Reading timing models for corner nom_typ_1p20V_25C…
Reading timing library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib'…
Reading OpenROAD database at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-11_20-30-25/37-openroad-resizertimingpostcts/DigitalSine.odb'…
Reading design constraints file at '/nix/store/sfc122jplczjy5i6pd5radwb3k94mh33-python3.12-librelane-3.0.0.dev45/lib/python3.12/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 5
[INFO] Setting input delay to: 5
[INFO] Setting load to: 0.006
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.15
[INFO] Setting timing derate to: 5%
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000047    0.144052 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002372    0.022075    0.162423    0.306474 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.022075    0.000006    0.306481 ^ hold3/A (sg13g2_dlygate4sd3_1)
     1    0.009532    0.057853    0.376522    0.683002 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057853    0.000027    0.683029 ^ fanout73/A (sg13g2_buf_8)
     7    0.039244    0.033347    0.089956    0.772985 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.033347    0.000052    0.773037 ^ _128_/A (sg13g2_inv_2)
     5    0.017944    0.034861    0.042591    0.815628 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.034861    0.000055    0.815683 v _293_/D (sg13g2_dfrbpq_1)
                                              0.815683   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000047    0.144052 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.394052   clock uncertainty
                                  0.000000    0.394052   clock reconvergence pessimism
                                 -0.038470    0.355582   library hold time
                                              0.355582   data required time
---------------------------------------------------------------------------------------------
                                              0.355582   data required time
                                             -0.815683   data arrival time
---------------------------------------------------------------------------------------------
                                              0.460101   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000047    0.144052 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002372    0.022075    0.162423    0.306474 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.022075    0.000006    0.306481 ^ hold3/A (sg13g2_dlygate4sd3_1)
     1    0.009532    0.057853    0.376522    0.683002 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057853    0.000027    0.683029 ^ fanout73/A (sg13g2_buf_8)
     7    0.039244    0.033347    0.089956    0.772985 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.033347    0.000028    0.773013 ^ _192_/A (sg13g2_xnor2_1)
     1    0.001820    0.027835    0.057418    0.830431 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.027835    0.000002    0.830434 v _294_/D (sg13g2_dfrbpq_1)
                                              0.830434   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000023    0.144027 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.394027   clock uncertainty
                                  0.000000    0.394027   clock reconvergence pessimism
                                 -0.036244    0.357784   library hold time
                                              0.357784   data required time
---------------------------------------------------------------------------------------------
                                              0.357784   data required time
                                             -0.830434   data arrival time
---------------------------------------------------------------------------------------------
                                              0.472650   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000022    0.144027 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.001882    0.020543    0.160995    0.305022 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.020543    0.000002    0.305024 ^ hold6/A (sg13g2_dlygate4sd3_1)
     2    0.011881    0.066957    0.383895    0.688919 ^ hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.066957    0.000025    0.688944 ^ fanout52/A (sg13g2_buf_8)
     8    0.039809    0.033972    0.094605    0.783549 ^ fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.033972    0.000135    0.783684 ^ _195_/B (sg13g2_xor2_1)
     2    0.008651    0.043930    0.078167    0.861851 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.043930    0.000010    0.861861 v _196_/B (sg13g2_xor2_1)
     1    0.001962    0.025079    0.052843    0.914704 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.025079    0.000003    0.914708 v _295_/D (sg13g2_dfrbpq_2)
                                              0.914708   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000015    0.143330 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.393330   clock uncertainty
                                  0.000000    0.393330   clock reconvergence pessimism
                                 -0.035566    0.357764   library hold time
                                              0.357764   data required time
---------------------------------------------------------------------------------------------
                                              0.357764   data required time
                                             -0.914708   data arrival time
---------------------------------------------------------------------------------------------
                                              0.556944   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000022    0.144027 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.001882    0.020543    0.160995    0.305022 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.020543    0.000002    0.305024 ^ hold6/A (sg13g2_dlygate4sd3_1)
     2    0.011881    0.066957    0.383895    0.688919 ^ hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.066957    0.000025    0.688944 ^ fanout52/A (sg13g2_buf_8)
     8    0.039809    0.033972    0.094605    0.783549 ^ fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.033972    0.000142    0.783691 ^ _199_/B (sg13g2_xnor2_1)
     2    0.008873    0.065062    0.081051    0.864742 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.065062    0.000007    0.864749 v _200_/B (sg13g2_xor2_1)
     1    0.001625    0.023926    0.059401    0.924150 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.023926    0.000001    0.924151 v _296_/D (sg13g2_dfrbpq_1)
                                              0.924151   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000012    0.143327 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.393327   clock uncertainty
                                  0.000000    0.393327   clock reconvergence pessimism
                                 -0.035168    0.358159   library hold time
                                              0.358159   data required time
---------------------------------------------------------------------------------------------
                                              0.358159   data required time
                                             -0.924151   data arrival time
---------------------------------------------------------------------------------------------
                                              0.565992   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000012    0.143327 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.005631    0.033710    0.171534    0.314862 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.033710    0.000016    0.314878 ^ hold11/A (sg13g2_dlygate4sd3_1)
     1    0.008859    0.057333    0.380254    0.695131 ^ hold11/X (sg13g2_dlygate4sd3_1)
                                                         net47 (net)
                      0.057333    0.000005    0.695136 ^ fanout66/A (sg13g2_buf_8)
     8    0.038176    0.032840    0.089226    0.784362 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.032841    0.000194    0.784556 ^ _198_/A (sg13g2_nand2_1)
     1    0.003354    0.034341    0.044544    0.829100 v _198_/Y (sg13g2_nand2_1)
                                                         _030_ (net)
                      0.034341    0.000003    0.829103 v _203_/B1 (sg13g2_o21ai_1)
     2    0.009313    0.058727    0.061298    0.890401 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.058727    0.000023    0.890424 ^ _204_/B (sg13g2_xor2_1)
     1    0.002362    0.025892    0.060330    0.950754 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.025892    0.000007    0.950760 v _297_/D (sg13g2_dfrbpq_2)
                                              0.950760   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000016    0.143331 ^ _297_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.393331   clock uncertainty
                                  0.000000    0.393331   clock reconvergence pessimism
                                 -0.035827    0.357503   library hold time
                                              0.357503   data required time
---------------------------------------------------------------------------------------------
                                              0.357503   data required time
                                             -0.950760   data arrival time
---------------------------------------------------------------------------------------------
                                              0.593257   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000022    0.144027 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.001919    0.017151    0.158651    0.302677 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.017151    0.000002    0.302680 v hold6/A (sg13g2_dlygate4sd3_1)
     2    0.011537    0.062253    0.394863    0.697543 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.062253    0.000000    0.697544 v fanout53/A (sg13g2_buf_1)
     5    0.022137    0.076873    0.123866    0.821410 v fanout53/X (sg13g2_buf_1)
                                                         net53 (net)
                      0.076873    0.000029    0.821439 v _206_/B (sg13g2_xnor2_1)
     2    0.009650    0.070279    0.100904    0.922343 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.070279    0.000008    0.922351 v _208_/A (sg13g2_xor2_1)
     1    0.003411    0.028831    0.074287    0.996638 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.028831    0.000018    0.996656 v _298_/D (sg13g2_dfrbpq_2)
                                              0.996656   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000019    0.144023 ^ _298_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.394023   clock uncertainty
                                  0.000000    0.394023   clock reconvergence pessimism
                                 -0.036610    0.357413   library hold time
                                              0.357413   data required time
---------------------------------------------------------------------------------------------
                                              0.357413   data required time
                                             -0.996656   data arrival time
---------------------------------------------------------------------------------------------
                                              0.639243   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000038    0.143353 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008566    0.036198    0.174547    0.317900 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036198    0.000005    0.317905 v fanout57/A (sg13g2_buf_8)
     8    0.031524    0.027131    0.082067    0.399972 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.027137    0.000401    0.400373 v fanout56/A (sg13g2_buf_2)
     6    0.024718    0.049590    0.096861    0.497234 v fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.049590    0.000067    0.497301 v _210_/B (sg13g2_xnor2_1)
     1    0.005683    0.048637    0.072793    0.570094 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.048637    0.000012    0.570106 v _211_/B (sg13g2_xnor2_1)
     1    0.002072    0.028612    0.056417    0.626522 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.028612    0.000004    0.626526 v hold9/A (sg13g2_dlygate4sd3_1)
     1    0.002115    0.034509    0.368357    0.994883 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.034509    0.000004    0.994887 v _299_/D (sg13g2_dfrbpq_1)
                                              0.994887   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000038    0.143353 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.393353   clock uncertainty
                                  0.000000    0.393353   clock reconvergence pessimism
                                 -0.038522    0.354831   library hold time
                                              0.354831   data required time
---------------------------------------------------------------------------------------------
                                              0.354831   data required time
                                             -0.994887   data arrival time
---------------------------------------------------------------------------------------------
                                              0.640056   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000015    0.143330 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.011955    0.038091    0.186361    0.329691 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.038091    0.000051    0.329742 ^ fanout68/A (sg13g2_buf_8)
     8    0.039713    0.032651    0.080289    0.410031 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.032685    0.000585    0.410616 ^ _140_/B (sg13g2_nor2_2)
     5    0.018160    0.037051    0.047348    0.457964 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.037051    0.000014    0.457978 v _144_/A (sg13g2_nand2_1)
     2    0.007376    0.041608    0.047386    0.505364 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.041608    0.000026    0.505390 ^ _212_/B (sg13g2_nor2_1)
     2    0.007839    0.034522    0.046239    0.551629 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.034522    0.000029    0.551658 v _213_/C (sg13g2_nand3_1)
     2    0.010854    0.056689    0.067146    0.618803 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.056689    0.000042    0.618845 ^ _214_/B (sg13g2_xnor2_1)
     1    0.001915    0.028742    0.058433    0.677278 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.028742    0.000003    0.677281 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.002146    0.034595    0.368535    1.045816 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net38 (net)
                      0.034595    0.000005    1.045820 v _300_/D (sg13g2_dfrbpq_2)
                                              1.045820   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000031    0.144036 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.394036   clock uncertainty
                                  0.000000    0.394036   clock reconvergence pessimism
                                 -0.038465    0.355571   library hold time
                                              0.355571   data required time
---------------------------------------------------------------------------------------------
                                              0.355571   data required time
                                             -1.045820   data arrival time
---------------------------------------------------------------------------------------------
                                              0.690250   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000038    0.143353 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008566    0.036198    0.174547    0.317900 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036198    0.000005    0.317905 v fanout57/A (sg13g2_buf_8)
     8    0.031524    0.027131    0.082067    0.399972 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.027137    0.000401    0.400373 v fanout56/A (sg13g2_buf_2)
     6    0.024718    0.049590    0.096861    0.497234 v fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.049590    0.000086    0.497320 v _182_/B (sg13g2_nand2_1)
     1    0.004509    0.034184    0.047781    0.545101 ^ _182_/Y (sg13g2_nand2_1)
                                                         _020_ (net)
                      0.034184    0.000020    0.545121 ^ _217_/A (sg13g2_nor3_1)
     1    0.004906    0.030830    0.043456    0.588577 v _217_/Y (sg13g2_nor3_1)
                                                         _043_ (net)
                      0.030830    0.000025    0.588603 v _218_/A2 (sg13g2_o21ai_1)
     1    0.002749    0.042922    0.075498    0.664101 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.042922    0.000010    0.664111 ^ hold7/A (sg13g2_dlygate4sd3_1)
     1    0.003017    0.035138    0.364733    1.028844 ^ hold7/X (sg13g2_dlygate4sd3_1)
                                                         net43 (net)
                      0.035138    0.000001    1.028845 ^ _219_/A (sg13g2_inv_1)
     1    0.001987    0.016069    0.026625    1.055471 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.016069    0.000004    1.055474 v _301_/D (sg13g2_dfrbpq_1)
                                              1.055474   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000022    0.144027 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.394027   clock uncertainty
                                  0.000000    0.394027   clock reconvergence pessimism
                                 -0.032514    0.361512   library hold time
                                              0.361512   data required time
---------------------------------------------------------------------------------------------
                                              0.361512   data required time
                                             -1.055474   data arrival time
---------------------------------------------------------------------------------------------
                                              0.693962   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004189    0.018038    0.002914    5.002914 v rst (in)
                                                         rst (net)
                      0.018038    0.000000    5.002914 v input1/A (sg13g2_buf_1)
     2    0.012456    0.046900    0.080659    5.083574 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046900    0.000021    5.083595 v _290_/A (sg13g2_inv_1)
     1    0.005652    0.036479    0.042666    5.126260 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.036479    0.000011    5.126271 ^ _299_/RESET_B (sg13g2_dfrbpq_1)
                                              5.126271   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000038    0.143353 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.393353   clock uncertainty
                                  0.000000    0.393353   clock reconvergence pessimism
                                 -0.105153    0.288200   library removal time
                                              0.288200   data required time
---------------------------------------------------------------------------------------------
                                              0.288200   data required time
                                             -5.126271   data arrival time
---------------------------------------------------------------------------------------------
                                              4.838071   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004189    0.018038    0.002914    5.002914 v rst (in)
                                                         rst (net)
                      0.018038    0.000000    5.002914 v input1/A (sg13g2_buf_1)
     2    0.012456    0.046900    0.080659    5.083574 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046900    0.000043    5.083617 v fanout74/A (sg13g2_buf_8)
     8    0.031371    0.027428    0.087223    5.170839 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027433    0.000240    5.171080 v _289_/A (sg13g2_inv_1)
     1    0.005422    0.031782    0.035966    5.207046 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.031782    0.000006    5.207052 ^ _298_/RESET_B (sg13g2_dfrbpq_2)
                                              5.207052   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000019    0.144023 ^ _298_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.394023   clock uncertainty
                                  0.000000    0.394023   clock reconvergence pessimism
                                 -0.103582    0.290441   library removal time
                                              0.290441   data required time
---------------------------------------------------------------------------------------------
                                              0.290441   data required time
                                             -5.207052   data arrival time
---------------------------------------------------------------------------------------------
                                              4.916610   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004189    0.018038    0.002914    5.002914 v rst (in)
                                                         rst (net)
                      0.018038    0.000000    5.002914 v input1/A (sg13g2_buf_1)
     2    0.012456    0.046900    0.080659    5.083574 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046900    0.000043    5.083617 v fanout74/A (sg13g2_buf_8)
     8    0.031371    0.027428    0.087223    5.170839 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027428    0.000020    5.170859 v _288_/A (sg13g2_inv_1)
     1    0.005422    0.031781    0.035965    5.206824 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.031781    0.000006    5.206830 ^ _297_/RESET_B (sg13g2_dfrbpq_2)
                                              5.206830   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000016    0.143331 ^ _297_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.393331   clock uncertainty
                                  0.000000    0.393331   clock reconvergence pessimism
                                 -0.103680    0.289651   library removal time
                                              0.289651   data required time
---------------------------------------------------------------------------------------------
                                              0.289651   data required time
                                             -5.206830   data arrival time
---------------------------------------------------------------------------------------------
                                              4.917179   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004189    0.018038    0.002914    5.002914 v rst (in)
                                                         rst (net)
                      0.018038    0.000000    5.002914 v input1/A (sg13g2_buf_1)
     2    0.012456    0.046900    0.080659    5.083574 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046900    0.000043    5.083617 v fanout74/A (sg13g2_buf_8)
     8    0.031371    0.027428    0.087223    5.170839 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027428    0.000047    5.170887 v _286_/A (sg13g2_inv_1)
     1    0.005422    0.031781    0.035965    5.206851 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.031781    0.000006    5.206857 ^ _295_/RESET_B (sg13g2_dfrbpq_2)
                                              5.206857   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000015    0.143330 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.393330   clock uncertainty
                                  0.000000    0.393330   clock reconvergence pessimism
                                 -0.103680    0.289650   library removal time
                                              0.289650   data required time
---------------------------------------------------------------------------------------------
                                              0.289650   data required time
                                             -5.206857   data arrival time
---------------------------------------------------------------------------------------------
                                              4.917208   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004189    0.018038    0.002914    5.002914 v rst (in)
                                                         rst (net)
                      0.018038    0.000000    5.002914 v input1/A (sg13g2_buf_1)
     2    0.012456    0.046900    0.080659    5.083574 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046900    0.000043    5.083617 v fanout74/A (sg13g2_buf_8)
     8    0.031371    0.027428    0.087223    5.170839 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027428    0.000046    5.170885 v _287_/A (sg13g2_inv_1)
     1    0.005501    0.032088    0.036200    5.207086 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.032088    0.000008    5.207093 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              5.207093   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000012    0.143327 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.393327   clock uncertainty
                                  0.000000    0.393327   clock reconvergence pessimism
                                 -0.103838    0.289489   library removal time
                                              0.289489   data required time
---------------------------------------------------------------------------------------------
                                              0.289489   data required time
                                             -5.207093   data arrival time
---------------------------------------------------------------------------------------------
                                              4.917604   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004189    0.018038    0.002914    5.002914 v rst (in)
                                                         rst (net)
                      0.018038    0.000000    5.002914 v input1/A (sg13g2_buf_1)
     2    0.012456    0.046900    0.080659    5.083574 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046900    0.000043    5.083617 v fanout74/A (sg13g2_buf_8)
     8    0.031371    0.027428    0.087223    5.170839 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027433    0.000279    5.171118 v _291_/A (sg13g2_inv_1)
     1    0.005708    0.032896    0.036820    5.207939 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.032896    0.000011    5.207950 ^ _300_/RESET_B (sg13g2_dfrbpq_2)
                                              5.207950   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000031    0.144036 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.394036   clock uncertainty
                                  0.000000    0.394036   clock reconvergence pessimism
                                 -0.103910    0.290126   library removal time
                                              0.290126   data required time
---------------------------------------------------------------------------------------------
                                              0.290126   data required time
                                             -5.207950   data arrival time
---------------------------------------------------------------------------------------------
                                              4.917824   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004189    0.018038    0.002914    5.002914 v rst (in)
                                                         rst (net)
                      0.018038    0.000000    5.002914 v input1/A (sg13g2_buf_1)
     2    0.012456    0.046900    0.080659    5.083574 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046900    0.000043    5.083617 v fanout74/A (sg13g2_buf_8)
     8    0.031371    0.027428    0.087223    5.170839 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027434    0.000322    5.171161 v _285_/A (sg13g2_inv_1)
     1    0.005865    0.032329    0.037282    5.208443 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.032329    0.000015    5.208458 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              5.208458   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000023    0.144027 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.394027   clock uncertainty
                                  0.000000    0.394027   clock reconvergence pessimism
                                 -0.103811    0.290216   library removal time
                                              0.290216   data required time
---------------------------------------------------------------------------------------------
                                              0.290216   data required time
                                             -5.208458   data arrival time
---------------------------------------------------------------------------------------------
                                              4.918242   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004189    0.018038    0.002914    5.002914 v rst (in)
                                                         rst (net)
                      0.018038    0.000000    5.002914 v input1/A (sg13g2_buf_1)
     2    0.012456    0.046900    0.080659    5.083574 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046900    0.000043    5.083617 v fanout74/A (sg13g2_buf_8)
     8    0.031371    0.027428    0.087223    5.170839 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027434    0.000308    5.171148 v _129_/A (sg13g2_inv_1)
     1    0.006044    0.033012    0.037816    5.208963 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.033012    0.000020    5.208983 ^ _293_/RESET_B (sg13g2_dfrbpq_1)
                                              5.208983   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000047    0.144052 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.394052   clock uncertainty
                                  0.000000    0.394052   clock reconvergence pessimism
                                 -0.104015    0.290036   library removal time
                                              0.290036   data required time
---------------------------------------------------------------------------------------------
                                              0.290036   data required time
                                             -5.208983   data arrival time
---------------------------------------------------------------------------------------------
                                              4.918946   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004189    0.018038    0.002914    5.002914 v rst (in)
                                                         rst (net)
                      0.018038    0.000000    5.002914 v input1/A (sg13g2_buf_1)
     2    0.012456    0.046900    0.080659    5.083574 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046900    0.000043    5.083617 v fanout74/A (sg13g2_buf_8)
     8    0.031371    0.027428    0.087223    5.170839 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027433    0.000220    5.171060 v _292_/A (sg13g2_inv_1)
     1    0.006220    0.033682    0.038340    5.209399 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.033682    0.000023    5.209423 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              5.209423   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000022    0.144027 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.394027   clock uncertainty
                                  0.000000    0.394027   clock reconvergence pessimism
                                 -0.104216    0.289811   library removal time
                                              0.289811   data required time
---------------------------------------------------------------------------------------------
                                              0.289811   data required time
                                             -5.209423   data arrival time
---------------------------------------------------------------------------------------------
                                              4.919612   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000031    0.144036 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.010923    0.030279    0.182411    0.326447 v _300_/Q (sg13g2_dfrbpq_2)
                                                         net2 (net)
                      0.030279    0.000058    0.326506 v output2/A (sg13g2_buf_1)
     1    0.008140    0.034356    0.075243    0.401749 v output2/X (sg13g2_buf_1)
                                                         sign (net)
                      0.034356    0.000054    0.401803 v sign (out)
                                              0.401803   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.401803   data arrival time
---------------------------------------------------------------------------------------------
                                              5.151803   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000031    0.144036 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.011048    0.036513    0.185325    0.329361 ^ _300_/Q (sg13g2_dfrbpq_2)
                                                         net2 (net)
                      0.036513    0.000008    0.329369 ^ _127_/A (sg13g2_inv_1)
     1    0.003809    0.021122    0.031726    0.361094 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.021122    0.000017    0.361112 v output3/A (sg13g2_buf_1)
     1    0.009050    0.036809    0.073569    0.434680 v output3/X (sg13g2_buf_1)
                                                         signB (net)
                      0.036809    0.000084    0.434764 v signB (out)
                                              0.434764   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.434764   data arrival time
---------------------------------------------------------------------------------------------
                                              5.184764   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000038    0.143353 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008566    0.036198    0.174547    0.317900 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036198    0.000005    0.317905 v fanout57/A (sg13g2_buf_8)
     8    0.031524    0.027131    0.082067    0.399972 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.027138    0.000509    0.400481 v _175_/A (sg13g2_nand2_1)
     1    0.003556    0.025552    0.032601    0.433082 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.025552    0.000014    0.433096 ^ output22/A (sg13g2_buf_1)
     1    0.007688    0.040156    0.072254    0.505350 ^ output22/X (sg13g2_buf_1)
                                                         sine_out[26] (net)
                      0.040156    0.000041    0.505391 ^ sine_out[26] (out)
                                              0.505391   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.505391   data arrival time
---------------------------------------------------------------------------------------------
                                              5.255391   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000038    0.143353 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008852    0.047297    0.180930    0.324282 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.047297    0.000005    0.324287 ^ fanout57/A (sg13g2_buf_8)
     8    0.031544    0.029477    0.081648    0.405936 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.029479    0.000342    0.406278 ^ _167_/A (sg13g2_nor2_1)
     1    0.003993    0.024834    0.036070    0.442348 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.024834    0.000021    0.442369 v output19/A (sg13g2_buf_1)
     1    0.006602    0.029762    0.069143    0.511512 v output19/X (sg13g2_buf_1)
                                                         sine_out[23] (net)
                      0.029762    0.000014    0.511526 v sine_out[23] (out)
                                              0.511526   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.511526   data arrival time
---------------------------------------------------------------------------------------------
                                              5.261526   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000038    0.143353 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008852    0.047297    0.180930    0.324282 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.047297    0.000005    0.324287 ^ fanout57/A (sg13g2_buf_8)
     8    0.031544    0.029477    0.081648    0.405936 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.029479    0.000388    0.406323 ^ _160_/A (sg13g2_nor2_1)
     1    0.004233    0.024739    0.036652    0.442975 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.024739    0.000025    0.442999 v output14/A (sg13g2_buf_1)
     1    0.006850    0.030472    0.069713    0.512712 v output14/X (sg13g2_buf_1)
                                                         sine_out[19] (net)
                      0.030472    0.000020    0.512733 v sine_out[19] (out)
                                              0.512733   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.512733   data arrival time
---------------------------------------------------------------------------------------------
                                              5.262733   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000019    0.144023 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.011156    0.036699    0.185494    0.329517 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.036699    0.000032    0.329549 ^ fanout58/A (sg13g2_buf_8)
     8    0.027914    0.027412    0.075110    0.404659 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.027417    0.000371    0.405030 ^ _275_/A (sg13g2_nor2_1)
     1    0.004450    0.024744    0.036398    0.441428 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.024744    0.000028    0.441456 v output30/A (sg13g2_buf_1)
     1    0.010438    0.041016    0.078514    0.519970 v output30/X (sg13g2_buf_1)
                                                         sine_out[3] (net)
                      0.041016    0.000136    0.520107 v sine_out[3] (out)
                                              0.520107   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.520107   data arrival time
---------------------------------------------------------------------------------------------
                                              5.270107   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000038    0.143353 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008852    0.047297    0.180930    0.324282 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.047297    0.000005    0.324287 ^ fanout57/A (sg13g2_buf_8)
     8    0.031544    0.029477    0.081648    0.405936 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.029480    0.000474    0.406410 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.004150    0.040150    0.051169    0.457579 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.040150    0.000023    0.457602 v output15/A (sg13g2_buf_1)
     1    0.006767    0.030653    0.076061    0.533663 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.030653    0.000018    0.533681 v sine_out[1] (out)
                                              0.533681   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.533681   data arrival time
---------------------------------------------------------------------------------------------
                                              5.283682   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000019    0.144023 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.011156    0.036699    0.185494    0.329517 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.036699    0.000032    0.329549 ^ fanout58/A (sg13g2_buf_8)
     8    0.027914    0.027412    0.075110    0.404659 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.027417    0.000311    0.404971 ^ _148_/A1 (sg13g2_a21oi_1)
     1    0.004619    0.029459    0.058323    0.463293 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.029459    0.000030    0.463323 v output11/A (sg13g2_buf_1)
     1    0.008477    0.035321    0.075721    0.539044 v output11/X (sg13g2_buf_1)
                                                         sine_out[16] (net)
                      0.035321    0.000064    0.539108 v sine_out[16] (out)
                                              0.539108   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.539108   data arrival time
---------------------------------------------------------------------------------------------
                                              5.289108   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000015    0.143330 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.011955    0.038091    0.186361    0.329691 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.038091    0.000051    0.329742 ^ fanout68/A (sg13g2_buf_8)
     8    0.039713    0.032651    0.080289    0.410031 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.032686    0.000593    0.410624 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.003437    0.040833    0.061694    0.472318 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.040833    0.000012    0.472330 v output28/A (sg13g2_buf_1)
     1    0.008078    0.034440    0.079588    0.551918 v output28/X (sg13g2_buf_1)
                                                         sine_out[31] (net)
                      0.034440    0.000053    0.551971 v sine_out[31] (out)
                                              0.551971   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.551971   data arrival time
---------------------------------------------------------------------------------------------
                                              5.301970   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000019    0.144023 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.011156    0.036699    0.185494    0.329517 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.036699    0.000032    0.329549 ^ fanout58/A (sg13g2_buf_8)
     8    0.027914    0.027412    0.075110    0.404659 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.027416    0.000239    0.404898 ^ _155_/A1 (sg13g2_a221oi_1)
     1    0.004879    0.039100    0.070578    0.475476 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.039100    0.000034    0.475510 v output12/A (sg13g2_buf_1)
     1    0.008063    0.034352    0.078812    0.554322 v output12/X (sg13g2_buf_1)
                                                         sine_out[17] (net)
                      0.034352    0.000052    0.554375 v sine_out[17] (out)
                                              0.554375   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.554375   data arrival time
---------------------------------------------------------------------------------------------
                                              5.304375   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000038    0.143353 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008852    0.047297    0.180930    0.324282 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.047297    0.000005    0.324287 ^ fanout57/A (sg13g2_buf_8)
     8    0.031544    0.029477    0.081648    0.405936 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.029479    0.000445    0.406381 ^ _255_/A (sg13g2_nor4_1)
     1    0.003593    0.032256    0.040834    0.447215 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.032256    0.000008    0.447223 v _256_/B2 (sg13g2_a22oi_1)
     1    0.003784    0.056935    0.060912    0.508135 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.056935    0.000017    0.508152 ^ output4/A (sg13g2_buf_1)
     1    0.007084    0.038790    0.083947    0.592099 ^ output4/X (sg13g2_buf_1)
                                                         sine_out[0] (net)
                      0.038790    0.000026    0.592125 ^ sine_out[0] (out)
                                              0.592125   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.592125   data arrival time
---------------------------------------------------------------------------------------------
                                              5.342125   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000019    0.144023 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.011156    0.036699    0.185494    0.329517 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.036699    0.000032    0.329549 ^ fanout58/A (sg13g2_buf_8)
     8    0.027914    0.027412    0.075110    0.404659 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.027417    0.000284    0.404943 ^ _168_/A (sg13g2_nor2_1)
     2    0.007514    0.034070    0.043760    0.448703 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.034070    0.000020    0.448723 v _171_/B (sg13g2_nand2_1)
     1    0.003448    0.030465    0.038933    0.487656 ^ _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.030465    0.000004    0.487661 ^ _172_/B (sg13g2_nand2_1)
     1    0.003652    0.032976    0.050049    0.537710 v _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.032976    0.000016    0.537725 v output21/A (sg13g2_buf_1)
     1    0.008176    0.034528    0.076481    0.614206 v output21/X (sg13g2_buf_1)
                                                         sine_out[25] (net)
                      0.034528    0.000056    0.614262 v sine_out[25] (out)
                                              0.614262   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.614262   data arrival time
---------------------------------------------------------------------------------------------
                                              5.364262   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000019    0.144023 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.011156    0.036699    0.185494    0.329517 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.036699    0.000032    0.329549 ^ fanout58/A (sg13g2_buf_8)
     8    0.027914    0.027412    0.075110    0.404659 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.027417    0.000284    0.404943 ^ _168_/A (sg13g2_nor2_1)
     2    0.007514    0.034070    0.043760    0.448703 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.034070    0.000004    0.448707 v _169_/B (sg13g2_nand2_1)
     1    0.004399    0.030650    0.041783    0.490490 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.030650    0.000018    0.490508 ^ _170_/B (sg13g2_nand2_1)
     1    0.004369    0.036645    0.053145    0.543653 v _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.036645    0.000026    0.543679 v output20/A (sg13g2_buf_1)
     1    0.007069    0.031421    0.075316    0.618995 v output20/X (sg13g2_buf_1)
                                                         sine_out[24] (net)
                      0.031421    0.000026    0.619021 v sine_out[24] (out)
                                              0.619021   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.619021   data arrival time
---------------------------------------------------------------------------------------------
                                              5.369021   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000038    0.143353 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008852    0.047297    0.180930    0.324282 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.047297    0.000005    0.324287 ^ fanout57/A (sg13g2_buf_8)
     8    0.031544    0.029477    0.081648    0.405936 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.029479    0.000401    0.406337 ^ fanout56/A (sg13g2_buf_2)
     6    0.025523    0.061512    0.098838    0.505175 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.061512    0.000173    0.505349 ^ _157_/B1 (sg13g2_a21oi_1)
     1    0.004662    0.029361    0.044222    0.549570 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.029361    0.000031    0.549602 v output13/A (sg13g2_buf_1)
     1    0.006678    0.030105    0.071255    0.620857 v output13/X (sg13g2_buf_1)
                                                         sine_out[18] (net)
                      0.030105    0.000016    0.620873 v sine_out[18] (out)
                                              0.620873   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.620873   data arrival time
---------------------------------------------------------------------------------------------
                                              5.370873   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000019    0.144023 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.010907    0.030259    0.182390    0.326413 v _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.030259    0.000031    0.326444 v fanout58/A (sg13g2_buf_8)
     8    0.028086    0.025813    0.078059    0.404503 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025817    0.000359    0.404861 v _181_/A (sg13g2_and2_1)
     4    0.013932    0.052396    0.091842    0.496704 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.052396    0.000025    0.496728 v _189_/B1 (sg13g2_o21ai_1)
     1    0.004371    0.038116    0.049472    0.546201 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.038116    0.000025    0.546225 ^ output29/A (sg13g2_buf_1)
     1    0.008208    0.042533    0.079165    0.625390 ^ output29/X (sg13g2_buf_1)
                                                         sine_out[32] (net)
                      0.042533    0.000057    0.625447 ^ sine_out[32] (out)
                                              0.625447   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.625447   data arrival time
---------------------------------------------------------------------------------------------
                                              5.375447   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000015    0.143330 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.011955    0.038091    0.186361    0.329691 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.038091    0.000051    0.329742 ^ fanout68/A (sg13g2_buf_8)
     8    0.039713    0.032651    0.080289    0.410031 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.032685    0.000585    0.410616 ^ _140_/B (sg13g2_nor2_2)
     5    0.018160    0.037051    0.047348    0.457964 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.037051    0.000014    0.457978 v _144_/A (sg13g2_nand2_1)
     2    0.007376    0.041608    0.047386    0.505364 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.041608    0.000026    0.505390 ^ _212_/B (sg13g2_nor2_1)
     2    0.007839    0.034522    0.046239    0.551629 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.034522    0.000033    0.551662 v output26/A (sg13g2_buf_1)
     1    0.007258    0.031906    0.074877    0.626539 v output26/X (sg13g2_buf_1)
                                                         sine_out[2] (net)
                      0.031906    0.000031    0.626570 v sine_out[2] (out)
                                              0.626570   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.626570   data arrival time
---------------------------------------------------------------------------------------------
                                              5.376570   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000019    0.144023 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.010907    0.030259    0.182390    0.326413 v _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.030259    0.000031    0.326444 v fanout58/A (sg13g2_buf_8)
     8    0.028086    0.025813    0.078059    0.404503 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025817    0.000359    0.404861 v _181_/A (sg13g2_and2_1)
     4    0.013932    0.052396    0.091842    0.496704 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.052396    0.000021    0.496725 v _186_/B1 (sg13g2_a21oi_1)
     1    0.003825    0.043206    0.051830    0.548555 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.043206    0.000017    0.548572 ^ output27/A (sg13g2_buf_1)
     1    0.008295    0.043013    0.081603    0.630174 ^ output27/X (sg13g2_buf_1)
                                                         sine_out[30] (net)
                      0.043013    0.000059    0.630234 ^ sine_out[30] (out)
                                              0.630234   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.630234   data arrival time
---------------------------------------------------------------------------------------------
                                              5.380234   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000038    0.143353 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008566    0.036198    0.174547    0.317900 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036198    0.000005    0.317905 v fanout57/A (sg13g2_buf_8)
     8    0.031524    0.027131    0.082067    0.399972 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.027137    0.000401    0.400373 v fanout56/A (sg13g2_buf_2)
     6    0.024718    0.049590    0.096861    0.497234 v fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.049590    0.000159    0.497393 v _176_/B1 (sg13g2_o21ai_1)
     1    0.004986    0.040153    0.050851    0.548244 ^ _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.040153    0.000035    0.548279 ^ output23/A (sg13g2_buf_1)
     1    0.008964    0.045515    0.082247    0.630526 ^ output23/X (sg13g2_buf_1)
                                                         sine_out[27] (net)
                      0.045515    0.000081    0.630607 ^ sine_out[27] (out)
                                              0.630607   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.630607   data arrival time
---------------------------------------------------------------------------------------------
                                              5.380607   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000019    0.144023 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.010907    0.030259    0.182390    0.326413 v _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.030259    0.000031    0.326444 v fanout58/A (sg13g2_buf_8)
     8    0.028086    0.025813    0.078059    0.404503 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025817    0.000359    0.404861 v _181_/A (sg13g2_and2_1)
     4    0.013932    0.052396    0.091842    0.496704 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.052396    0.000016    0.496719 v _184_/B1 (sg13g2_a21oi_1)
     1    0.003869    0.043439    0.052036    0.548755 ^ _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.043439    0.000017    0.548772 ^ output25/A (sg13g2_buf_1)
     1    0.008381    0.043354    0.081956    0.630728 ^ output25/X (sg13g2_buf_1)
                                                         sine_out[29] (net)
                      0.043354    0.000062    0.630790 ^ sine_out[29] (out)
                                              0.630790   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.630790   data arrival time
---------------------------------------------------------------------------------------------
                                              5.380791   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000016    0.143331 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.018599    0.050180    0.196759    0.340090 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.050180    0.000046    0.340136 ^ fanout65/A (sg13g2_buf_8)
     6    0.030361    0.029097    0.082633    0.422770 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.029098    0.000389    0.423158 ^ _178_/A1 (sg13g2_a21oi_1)
     1    0.004230    0.021836    0.057324    0.480482 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.021836    0.000018    0.480500 v _179_/B (sg13g2_nand2_1)
     2    0.007246    0.041559    0.045523    0.526024 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.041559    0.000019    0.526043 ^ _281_/B (sg13g2_nor2_1)
     1    0.003742    0.023095    0.035424    0.561466 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.023095    0.000017    0.561483 v output35/A (sg13g2_buf_1)
     1    0.008121    0.034121    0.072134    0.633617 v output35/X (sg13g2_buf_1)
                                                         sine_out[8] (net)
                      0.034121    0.000054    0.633671 v sine_out[8] (out)
                                              0.633671   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.633671   data arrival time
---------------------------------------------------------------------------------------------
                                              5.383671   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000019    0.144023 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.010907    0.030259    0.182390    0.326413 v _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.030259    0.000031    0.326444 v fanout58/A (sg13g2_buf_8)
     8    0.028086    0.025813    0.078059    0.404503 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025817    0.000359    0.404862 v _150_/A (sg13g2_and2_1)
     3    0.010637    0.041876    0.083581    0.488443 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.041876    0.000034    0.488477 v _162_/A1 (sg13g2_a21oi_1)
     1    0.002892    0.038580    0.065891    0.554368 ^ _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.038580    0.000006    0.554374 ^ output16/A (sg13g2_buf_1)
     1    0.008381    0.043216    0.079870    0.634244 ^ output16/X (sg13g2_buf_1)
                                                         sine_out[20] (net)
                      0.043216    0.000062    0.634306 ^ sine_out[20] (out)
                                              0.634306   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.634306   data arrival time
---------------------------------------------------------------------------------------------
                                              5.384306   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000015    0.143330 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.011955    0.038091    0.186361    0.329691 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.038091    0.000051    0.329742 ^ fanout68/A (sg13g2_buf_8)
     8    0.039713    0.032651    0.080289    0.410031 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.032685    0.000585    0.410616 ^ _140_/B (sg13g2_nor2_2)
     5    0.018160    0.037051    0.047348    0.457964 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.037051    0.000014    0.457978 v _144_/A (sg13g2_nand2_1)
     2    0.007376    0.041608    0.047386    0.505364 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.041608    0.000029    0.505393 ^ _145_/B (sg13g2_nand2_1)
     1    0.004094    0.036454    0.055680    0.561073 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.036454    0.000021    0.561095 v output9/A (sg13g2_buf_1)
     1    0.008153    0.034549    0.077907    0.639002 v output9/X (sg13g2_buf_1)
                                                         sine_out[14] (net)
                      0.034549    0.000055    0.639057 v sine_out[14] (out)
                                              0.639057   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.639057   data arrival time
---------------------------------------------------------------------------------------------
                                              5.389057   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000019    0.144023 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.010907    0.030259    0.182390    0.326413 v _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.030259    0.000031    0.326444 v fanout58/A (sg13g2_buf_8)
     8    0.028086    0.025813    0.078059    0.404503 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025817    0.000359    0.404862 v _150_/A (sg13g2_and2_1)
     3    0.010637    0.041876    0.083581    0.488443 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.041876    0.000022    0.488465 v _164_/A1 (sg13g2_a21oi_1)
     1    0.003680    0.041998    0.070596    0.559060 ^ _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.041998    0.000015    0.559075 ^ output17/A (sg13g2_buf_1)
     1    0.008468    0.043648    0.081591    0.640666 ^ output17/X (sg13g2_buf_1)
                                                         sine_out[21] (net)
                      0.043648    0.000065    0.640731 ^ sine_out[21] (out)
                                              0.640731   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.640731   data arrival time
---------------------------------------------------------------------------------------------
                                              5.390731   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000019    0.144023 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.010907    0.030259    0.182390    0.326413 v _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.030259    0.000031    0.326444 v fanout58/A (sg13g2_buf_8)
     8    0.028086    0.025813    0.078059    0.404503 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025817    0.000359    0.404862 v _150_/A (sg13g2_and2_1)
     3    0.010637    0.041876    0.083581    0.488443 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.041876    0.000026    0.488469 v _165_/A1 (sg13g2_a21oi_1)
     1    0.004027    0.043854    0.072668    0.561137 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.043854    0.000020    0.561157 ^ output18/A (sg13g2_buf_1)
     1    0.007988    0.041850    0.080983    0.642140 ^ output18/X (sg13g2_buf_1)
                                                         sine_out[22] (net)
                      0.041850    0.000051    0.642191 ^ sine_out[22] (out)
                                              0.642191   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.642191   data arrival time
---------------------------------------------------------------------------------------------
                                              5.392191   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000019    0.144023 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.011156    0.036699    0.185494    0.329517 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.036699    0.000032    0.329549 ^ fanout58/A (sg13g2_buf_8)
     8    0.027914    0.027412    0.075110    0.404659 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.027417    0.000367    0.405027 ^ _131_/A (sg13g2_or2_1)
     6    0.020221    0.089510    0.117188    0.522215 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.089510    0.000083    0.522298 ^ _139_/B1 (sg13g2_a21oi_1)
     1    0.003152    0.030762    0.048298    0.570596 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.030762    0.000009    0.570606 v output8/A (sg13g2_buf_1)
     1    0.006904    0.030789    0.072406    0.643012 v output8/X (sg13g2_buf_1)
                                                         sine_out[13] (net)
                      0.030789    0.000022    0.643034 v sine_out[13] (out)
                                              0.643034   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.643034   data arrival time
---------------------------------------------------------------------------------------------
                                              5.393034   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000019    0.144023 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.011156    0.036699    0.185494    0.329517 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.036699    0.000032    0.329549 ^ fanout58/A (sg13g2_buf_8)
     8    0.027914    0.027412    0.075110    0.404659 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.027417    0.000367    0.405027 ^ _131_/A (sg13g2_or2_1)
     6    0.020221    0.089510    0.117188    0.522215 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.089510    0.000029    0.522244 ^ _280_/B1 (sg13g2_a21oi_1)
     1    0.002914    0.030165    0.047508    0.569752 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.030165    0.000006    0.569758 v output36/A (sg13g2_buf_1)
     1    0.007766    0.033262    0.074271    0.644029 v output36/X (sg13g2_buf_1)
                                                         sine_out[9] (net)
                      0.033262    0.000046    0.644076 v sine_out[9] (out)
                                              0.644076   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.644076   data arrival time
---------------------------------------------------------------------------------------------
                                              5.394075   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000019    0.144023 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.011156    0.036699    0.185494    0.329517 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.036699    0.000032    0.329549 ^ fanout58/A (sg13g2_buf_8)
     8    0.027914    0.027412    0.075110    0.404659 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.027417    0.000367    0.405027 ^ _131_/A (sg13g2_or2_1)
     6    0.020221    0.089510    0.117188    0.522215 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.089510    0.000064    0.522278 ^ _283_/B1 (sg13g2_a21oi_1)
     1    0.002805    0.030358    0.047145    0.569423 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.030358    0.000005    0.569429 v output6/A (sg13g2_buf_1)
     1    0.008121    0.034304    0.075229    0.644657 v output6/X (sg13g2_buf_1)
                                                         sine_out[11] (net)
                      0.034304    0.000057    0.644714 v sine_out[11] (out)
                                              0.644714   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.644714   data arrival time
---------------------------------------------------------------------------------------------
                                              5.394714   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000019    0.144023 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.011156    0.036699    0.185494    0.329517 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.036699    0.000032    0.329549 ^ fanout58/A (sg13g2_buf_8)
     8    0.027914    0.027412    0.075110    0.404659 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.027417    0.000367    0.405027 ^ _131_/A (sg13g2_or2_1)
     6    0.020221    0.089510    0.117188    0.522215 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.089510    0.000080    0.522295 ^ _282_/B1 (sg13g2_a21oi_1)
     1    0.003968    0.032809    0.051013    0.573308 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.032809    0.000020    0.573327 v output5/A (sg13g2_buf_1)
     1    0.008488    0.035436    0.077176    0.650503 v output5/X (sg13g2_buf_1)
                                                         sine_out[10] (net)
                      0.035436    0.000067    0.650570 v sine_out[10] (out)
                                              0.650570   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.650570   data arrival time
---------------------------------------------------------------------------------------------
                                              5.400570   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000016    0.143331 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.018599    0.050180    0.196759    0.340090 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.050180    0.000046    0.340136 ^ fanout65/A (sg13g2_buf_8)
     6    0.030361    0.029097    0.082633    0.422770 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.029098    0.000389    0.423158 ^ _178_/A1 (sg13g2_a21oi_1)
     1    0.004230    0.021836    0.057324    0.480482 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.021836    0.000018    0.480500 v _179_/B (sg13g2_nand2_1)
     2    0.007246    0.041559    0.045523    0.526024 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.041559    0.000008    0.526032 ^ _180_/B (sg13g2_nand2_1)
     1    0.002889    0.031296    0.050468    0.576500 v _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.031296    0.000006    0.576506 v output24/A (sg13g2_buf_1)
     1    0.007861    0.033569    0.074990    0.651496 v output24/X (sg13g2_buf_1)
                                                         sine_out[28] (net)
                      0.033569    0.000046    0.651542 v sine_out[28] (out)
                                              0.651542   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.651542   data arrival time
---------------------------------------------------------------------------------------------
                                              5.401543   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000015    0.143330 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.011955    0.038091    0.186361    0.329691 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.038091    0.000051    0.329742 ^ fanout68/A (sg13g2_buf_8)
     8    0.039713    0.032651    0.080289    0.410031 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.032685    0.000585    0.410616 ^ _140_/B (sg13g2_nor2_2)
     5    0.018160    0.037051    0.047348    0.457964 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.037051    0.000006    0.457969 v _152_/B (sg13g2_nor2_2)
     4    0.015736    0.079856    0.082870    0.540839 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.079856    0.000078    0.540917 ^ _277_/B (sg13g2_nor2_1)
     1    0.003156    0.024929    0.045489    0.586406 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.024929    0.000009    0.586415 v output32/A (sg13g2_buf_1)
     1    0.006994    0.030893    0.070148    0.656563 v output32/X (sg13g2_buf_1)
                                                         sine_out[5] (net)
                      0.030893    0.000024    0.656587 v sine_out[5] (out)
                                              0.656587   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.656587   data arrival time
---------------------------------------------------------------------------------------------
                                              5.406587   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000019    0.144023 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.011156    0.036699    0.185494    0.329517 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.036699    0.000032    0.329549 ^ fanout58/A (sg13g2_buf_8)
     8    0.027914    0.027412    0.075110    0.404659 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.027417    0.000367    0.405027 ^ _131_/A (sg13g2_or2_1)
     6    0.020221    0.089510    0.117188    0.522215 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.089510    0.000021    0.522236 ^ _149_/A (sg13g2_nand2_1)
     1    0.004210    0.036909    0.066758    0.588994 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.036909    0.000023    0.589017 v output10/A (sg13g2_buf_1)
     1    0.008129    0.034490    0.078040    0.667057 v output10/X (sg13g2_buf_1)
                                                         sine_out[15] (net)
                      0.034490    0.000057    0.667114 v sine_out[15] (out)
                                              0.667114   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.667114   data arrival time
---------------------------------------------------------------------------------------------
                                              5.417114   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000038    0.143353 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008852    0.047297    0.180930    0.324282 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.047297    0.000005    0.324287 ^ fanout57/A (sg13g2_buf_8)
     8    0.031544    0.029477    0.081648    0.405936 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.029479    0.000401    0.406337 ^ fanout56/A (sg13g2_buf_2)
     6    0.025523    0.061512    0.098838    0.505175 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.061512    0.000190    0.505365 ^ _130_/B (sg13g2_nor2_1)
     2    0.011145    0.048176    0.063235    0.568600 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.048176    0.000040    0.568639 v _284_/A (sg13g2_and2_1)
     1    0.003890    0.023394    0.076382    0.645021 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.023394    0.000019    0.645040 v output7/A (sg13g2_buf_1)
     1    0.006769    0.030202    0.068941    0.713982 v output7/X (sg13g2_buf_1)
                                                         sine_out[12] (net)
                      0.030202    0.000019    0.714000 v sine_out[12] (out)
                                              0.714000   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.714000   data arrival time
---------------------------------------------------------------------------------------------
                                              5.464001   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000015    0.143330 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.011706    0.031328    0.183092    0.326422 v _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.031328    0.000050    0.326472 v fanout68/A (sg13g2_buf_8)
     8    0.037950    0.029076    0.081937    0.408409 v fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.029079    0.000488    0.408897 v _146_/B1 (sg13g2_o21ai_1)
     4    0.017791    0.096088    0.089527    0.498423 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.096088    0.000092    0.498515 ^ _185_/B (sg13g2_nor2_2)
     5    0.021449    0.044297    0.082513    0.581028 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.044297    0.000088    0.581116 v _278_/B (sg13g2_nor2_1)
     1    0.003208    0.048863    0.056438    0.637555 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.048863    0.000009    0.637564 ^ output33/A (sg13g2_buf_1)
     1    0.006994    0.038200    0.080224    0.717788 ^ output33/X (sg13g2_buf_1)
                                                         sine_out[6] (net)
                      0.038200    0.000024    0.717812 ^ sine_out[6] (out)
                                              0.717812   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.717812   data arrival time
---------------------------------------------------------------------------------------------
                                              5.467812   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000015    0.143330 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.011706    0.031328    0.183092    0.326422 v _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.031328    0.000050    0.326472 v fanout68/A (sg13g2_buf_8)
     8    0.037950    0.029076    0.081937    0.408409 v fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.029078    0.000460    0.408869 v _132_/B (sg13g2_nand2_2)
     4    0.017670    0.045396    0.052693    0.461562 ^ _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.045396    0.000015    0.461577 ^ _163_/A2 (sg13g2_o21ai_1)
     4    0.014311    0.092749    0.105740    0.567316 v _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.092749    0.000075    0.567392 v _276_/B (sg13g2_nor2_1)
     1    0.003576    0.050287    0.073772    0.641164 ^ _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.050287    0.000013    0.641177 ^ output31/A (sg13g2_buf_1)
     1    0.008251    0.043047    0.084515    0.725692 ^ output31/X (sg13g2_buf_1)
                                                         sine_out[4] (net)
                      0.043047    0.000058    0.725750 ^ sine_out[4] (out)
                                              0.725750   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.725750   data arrival time
---------------------------------------------------------------------------------------------
                                              5.475750   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000038    0.143353 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008852    0.047297    0.180930    0.324282 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.047297    0.000005    0.324287 ^ fanout57/A (sg13g2_buf_8)
     8    0.031544    0.029477    0.081648    0.405936 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.029479    0.000401    0.406337 ^ fanout56/A (sg13g2_buf_2)
     6    0.025523    0.061512    0.098838    0.505175 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.061512    0.000190    0.505365 ^ _130_/B (sg13g2_nor2_1)
     2    0.011145    0.048176    0.063235    0.568600 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.048176    0.000060    0.568660 v _136_/B (sg13g2_nand2b_2)
     4    0.013877    0.041521    0.048423    0.617083 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.041521    0.000052    0.617134 ^ _279_/A (sg13g2_nor2_1)
     1    0.003149    0.024912    0.038385    0.655520 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.024912    0.000009    0.655529 v output34/A (sg13g2_buf_1)
     1    0.007837    0.033336    0.072211    0.727740 v output34/X (sg13g2_buf_1)
                                                         sine_out[7] (net)
                      0.033336    0.000046    0.727786 v sine_out[7] (out)
                                              0.727786   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.727786   data arrival time
---------------------------------------------------------------------------------------------
                                              5.477786   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000023    0.144027 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.001962    0.017275    0.158756    0.302784 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017275    0.000003    0.302787 v hold4/A (sg13g2_dlygate4sd3_1)
     2    0.015101    0.074488    0.407377    0.710163 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.074488    0.000025    0.710188 v fanout71/A (sg13g2_buf_8)
     8    0.035523    0.029654    0.101912    0.812100 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.029662    0.000209    0.812309 v fanout70/A (sg13g2_buf_8)
     8    0.034612    0.027941    0.080129    0.892437 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.027941    0.000036    0.892473 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017791    0.203066    0.188077    1.080550 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.203066    0.000073    1.080623 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.008804    0.087777    0.138699    1.219322 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.087777    0.000034    1.219356 v _267_/A1 (sg13g2_o21ai_1)
     1    0.003446    0.075830    0.109620    1.328976 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.075830    0.000005    1.328981 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.004148    0.052985    0.075514    1.404495 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.052985    0.000014    1.404509 v _273_/A (sg13g2_nor2_1)
     1    0.005095    0.063349    0.076915    1.481424 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.063349    0.000029    1.481453 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.004150    0.056125    0.068114    1.549567 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.056125    0.000023    1.549590 v output15/A (sg13g2_buf_1)
     1    0.006767    0.031088    0.082852    1.632442 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.031088    0.000018    1.632460 v sine_out[1] (out)
                                              1.632460   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.632460   data arrival time
---------------------------------------------------------------------------------------------
                                             18.117540   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000023    0.144027 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.001962    0.017275    0.158756    0.302784 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017275    0.000003    0.302787 v hold4/A (sg13g2_dlygate4sd3_1)
     2    0.015101    0.074488    0.407377    0.710163 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.074488    0.000025    0.710188 v fanout71/A (sg13g2_buf_8)
     8    0.035523    0.029654    0.101912    0.812100 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.029662    0.000209    0.812309 v fanout70/A (sg13g2_buf_8)
     8    0.034612    0.027941    0.080129    0.892437 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.027941    0.000036    0.892473 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017791    0.203066    0.188077    1.080550 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.203066    0.000073    1.080623 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.008804    0.087777    0.138699    1.219322 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.087777    0.000045    1.219367 v _235_/A2 (sg13g2_o21ai_1)
     1    0.003001    0.076176    0.099163    1.318530 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.076176    0.000004    1.318534 ^ _239_/B (sg13g2_and3_1)
     1    0.004188    0.036428    0.132561    1.451095 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.036428    0.000014    1.451109 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.003725    0.067940    0.067033    1.518142 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.067940    0.000017    1.518158 v output4/A (sg13g2_buf_1)
     1    0.007084    0.032299    0.088664    1.606822 v output4/X (sg13g2_buf_1)
                                                         sine_out[0] (net)
                      0.032299    0.000026    1.606848 v sine_out[0] (out)
                                              1.606848   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.606848   data arrival time
---------------------------------------------------------------------------------------------
                                             18.143152   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000016    0.143331 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.017871    0.040075    0.191476    0.334807 v _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.040075    0.000003    0.334810 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.008994    0.055782    0.398685    0.733495 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.055782    0.000018    0.733513 v fanout63/A (sg13g2_buf_8)
     8    0.038603    0.030060    0.093908    0.827422 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.030064    0.000629    0.828050 v fanout62/A (sg13g2_buf_8)
     8    0.027060    0.025467    0.077675    0.905725 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.025467    0.000133    0.905858 v _142_/A (sg13g2_or2_1)
     7    0.023845    0.085961    0.161033    1.066891 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.085961    0.000020    1.066911 v _143_/B (sg13g2_nor2_1)
     2    0.007707    0.091896    0.098066    1.164977 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.091896    0.000012    1.164989 ^ _144_/B (sg13g2_nand2_1)
     2    0.006993    0.062081    0.086187    1.251176 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.062081    0.000025    1.251200 v _212_/B (sg13g2_nor2_1)
     2    0.008139    0.091413    0.092615    1.343815 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.091413    0.000034    1.343850 ^ output26/A (sg13g2_buf_1)
     1    0.007258    0.040514    0.099245    1.443094 ^ output26/X (sg13g2_buf_1)
                                                         sine_out[2] (net)
                      0.040514    0.000031    1.443125 ^ sine_out[2] (out)
                                              1.443125   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.443125   data arrival time
---------------------------------------------------------------------------------------------
                                             18.306875   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000016    0.143331 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.017871    0.040075    0.191476    0.334807 v _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.040075    0.000003    0.334810 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.008994    0.055782    0.398685    0.733495 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.055782    0.000018    0.733513 v fanout63/A (sg13g2_buf_8)
     8    0.038603    0.030060    0.093908    0.827422 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.030064    0.000629    0.828050 v fanout62/A (sg13g2_buf_8)
     8    0.027060    0.025467    0.077675    0.905725 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.025467    0.000133    0.905858 v _142_/A (sg13g2_or2_1)
     7    0.023845    0.085961    0.161033    1.066891 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.085961    0.000020    1.066911 v _143_/B (sg13g2_nor2_1)
     2    0.007707    0.091896    0.098066    1.164977 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.091896    0.000009    1.164986 ^ _147_/A (sg13g2_nand2_1)
     2    0.006450    0.070219    0.078696    1.243682 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.070219    0.000016    1.243698 v _275_/B (sg13g2_nor2_1)
     1    0.004508    0.063079    0.072604    1.316303 ^ _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.063079    0.000029    1.316331 ^ output30/A (sg13g2_buf_1)
     1    0.010438    0.051815    0.096410    1.412742 ^ output30/X (sg13g2_buf_1)
                                                         sine_out[3] (net)
                      0.051815    0.000136    1.412878 ^ sine_out[3] (out)
                                              1.412878   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.412878   data arrival time
---------------------------------------------------------------------------------------------
                                             18.337120   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000023    0.144027 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.001962    0.017275    0.158756    0.302784 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017275    0.000003    0.302787 v hold4/A (sg13g2_dlygate4sd3_1)
     2    0.015101    0.074488    0.407377    0.710163 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.074488    0.000025    0.710188 v fanout71/A (sg13g2_buf_8)
     8    0.035523    0.029654    0.101912    0.812100 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.029662    0.000209    0.812309 v fanout70/A (sg13g2_buf_8)
     8    0.034612    0.027941    0.080129    0.892437 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.027941    0.000036    0.892473 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017791    0.203066    0.188077    1.080550 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.203066    0.000092    1.080642 ^ _185_/B (sg13g2_nor2_2)
     5    0.021449    0.082882    0.113789    1.194431 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.082882    0.000089    1.194520 v _189_/A2 (sg13g2_o21ai_1)
     1    0.004371    0.086114    0.107248    1.301768 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.086114    0.000025    1.301793 ^ output29/A (sg13g2_buf_1)
     1    0.008208    0.043914    0.099767    1.401560 ^ output29/X (sg13g2_buf_1)
                                                         sine_out[32] (net)
                      0.043914    0.000057    1.401616 ^ sine_out[32] (out)
                                              1.401616   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.401616   data arrival time
---------------------------------------------------------------------------------------------
                                             18.348383   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000016    0.143331 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.017871    0.040075    0.191476    0.334807 v _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.040075    0.000003    0.334810 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.008994    0.055782    0.398685    0.733495 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.055782    0.000018    0.733513 v fanout63/A (sg13g2_buf_8)
     8    0.038603    0.030060    0.093908    0.827422 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.030064    0.000629    0.828050 v fanout62/A (sg13g2_buf_8)
     8    0.027060    0.025467    0.077675    0.905725 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.025467    0.000133    0.905858 v _142_/A (sg13g2_or2_1)
     7    0.023845    0.085961    0.161033    1.066891 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.085961    0.000020    1.066911 v _143_/B (sg13g2_nor2_1)
     2    0.007707    0.091896    0.098066    1.164977 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.091896    0.000012    1.164989 ^ _144_/B (sg13g2_nand2_1)
     2    0.006993    0.062081    0.086187    1.251176 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.062081    0.000028    1.251203 v _145_/B (sg13g2_nand2_1)
     1    0.004153    0.038013    0.051177    1.302380 ^ _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.038013    0.000022    1.302402 ^ output9/A (sg13g2_buf_1)
     1    0.008153    0.042319    0.078961    1.381363 ^ output9/X (sg13g2_buf_1)
                                                         sine_out[14] (net)
                      0.042319    0.000055    1.381418 ^ sine_out[14] (out)
                                              1.381418   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.381418   data arrival time
---------------------------------------------------------------------------------------------
                                             18.368582   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000023    0.144027 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.001962    0.017275    0.158756    0.302784 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017275    0.000003    0.302787 v hold4/A (sg13g2_dlygate4sd3_1)
     2    0.015101    0.074488    0.407377    0.710163 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.074488    0.000025    0.710188 v fanout71/A (sg13g2_buf_8)
     8    0.035523    0.029654    0.101912    0.812100 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.029662    0.000209    0.812309 v fanout70/A (sg13g2_buf_8)
     8    0.034612    0.027941    0.080129    0.892437 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.027941    0.000036    0.892473 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017791    0.203066    0.188077    1.080550 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.203066    0.000092    1.080642 ^ _185_/B (sg13g2_nor2_2)
     5    0.021449    0.082882    0.113789    1.194431 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.082882    0.000076    1.194507 v _186_/A2 (sg13g2_a21oi_1)
     1    0.003825    0.062694    0.095268    1.289775 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.062694    0.000017    1.289792 ^ output27/A (sg13g2_buf_1)
     1    0.008295    0.043569    0.089968    1.379760 ^ output27/X (sg13g2_buf_1)
                                                         sine_out[30] (net)
                      0.043569    0.000059    1.379819 ^ sine_out[30] (out)
                                              1.379819   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.379819   data arrival time
---------------------------------------------------------------------------------------------
                                             18.370180   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000016    0.143331 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.017871    0.040075    0.191476    0.334807 v _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.040075    0.000003    0.334810 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.008994    0.055782    0.398685    0.733495 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.055782    0.000018    0.733513 v fanout63/A (sg13g2_buf_8)
     8    0.038603    0.030060    0.093908    0.827422 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.030064    0.000629    0.828050 v fanout62/A (sg13g2_buf_8)
     8    0.027060    0.025467    0.077675    0.905725 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.025467    0.000133    0.905858 v _142_/A (sg13g2_or2_1)
     7    0.023845    0.085961    0.161033    1.066891 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.085961    0.000020    1.066911 v _143_/B (sg13g2_nor2_1)
     2    0.007707    0.091896    0.098066    1.164977 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.091896    0.000009    1.164986 ^ _147_/A (sg13g2_nand2_1)
     2    0.006450    0.070219    0.078696    1.243682 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.070219    0.000015    1.243697 v _149_/B (sg13g2_nand2_1)
     1    0.004269    0.040030    0.054512    1.298210 ^ _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.040030    0.000024    1.298233 ^ output10/A (sg13g2_buf_1)
     1    0.008129    0.042283    0.079754    1.377987 ^ output10/X (sg13g2_buf_1)
                                                         sine_out[15] (net)
                      0.042283    0.000057    1.378045 ^ sine_out[15] (out)
                                              1.378045   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.378045   data arrival time
---------------------------------------------------------------------------------------------
                                             18.371956   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000016    0.143331 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.017871    0.040075    0.191476    0.334807 v _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.040075    0.000003    0.334810 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.008994    0.055782    0.398685    0.733495 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.055782    0.000018    0.733513 v fanout63/A (sg13g2_buf_8)
     8    0.038603    0.030060    0.093908    0.827422 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.030064    0.000629    0.828050 v fanout62/A (sg13g2_buf_8)
     8    0.027060    0.025467    0.077675    0.905725 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.025467    0.000133    0.905858 v _142_/A (sg13g2_or2_1)
     7    0.023845    0.085961    0.161033    1.066891 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.085961    0.000038    1.066929 v _168_/B (sg13g2_nor2_1)
     2    0.007986    0.093980    0.099848    1.166777 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.093980    0.000022    1.166799 ^ _171_/B (sg13g2_nand2_1)
     1    0.003212    0.062136    0.069230    1.236029 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.062136    0.000004    1.236033 v _172_/B (sg13g2_nand2_1)
     1    0.003711    0.036492    0.049749    1.285783 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.036492    0.000016    1.285799 ^ output21/A (sg13g2_buf_1)
     1    0.008176    0.042363    0.078374    1.364173 ^ output21/X (sg13g2_buf_1)
                                                         sine_out[25] (net)
                      0.042363    0.000056    1.364228 ^ sine_out[25] (out)
                                              1.364228   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.364228   data arrival time
---------------------------------------------------------------------------------------------
                                             18.385771   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000016    0.143331 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.017871    0.040075    0.191476    0.334807 v _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.040075    0.000003    0.334810 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.008994    0.055782    0.398685    0.733495 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.055782    0.000018    0.733513 v fanout63/A (sg13g2_buf_8)
     8    0.038603    0.030060    0.093908    0.827422 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.030064    0.000629    0.828050 v fanout62/A (sg13g2_buf_8)
     8    0.027060    0.025467    0.077675    0.905725 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.025467    0.000133    0.905858 v _142_/A (sg13g2_or2_1)
     7    0.023845    0.085961    0.161033    1.066891 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.085961    0.000038    1.066929 v _168_/B (sg13g2_nor2_1)
     2    0.007986    0.093980    0.099848    1.166777 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.093980    0.000005    1.166782 ^ _169_/B (sg13g2_nand2_1)
     1    0.004163    0.048642    0.073682    1.240463 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.048642    0.000017    1.240480 v _170_/B (sg13g2_nand2_1)
     1    0.004427    0.037649    0.047178    1.287659 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.037649    0.000027    1.287685 ^ output20/A (sg13g2_buf_1)
     1    0.007069    0.038138    0.075636    1.363321 ^ output20/X (sg13g2_buf_1)
                                                         sine_out[24] (net)
                      0.038138    0.000026    1.363347 ^ sine_out[24] (out)
                                              1.363347   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.363347   data arrival time
---------------------------------------------------------------------------------------------
                                             18.386652   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000023    0.144027 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.001962    0.017275    0.158756    0.302784 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017275    0.000003    0.302787 v hold4/A (sg13g2_dlygate4sd3_1)
     2    0.015101    0.074488    0.407377    0.710163 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.074488    0.000025    0.710188 v fanout71/A (sg13g2_buf_8)
     8    0.035523    0.029654    0.101912    0.812100 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.029662    0.000209    0.812309 v fanout70/A (sg13g2_buf_8)
     8    0.034612    0.027941    0.080129    0.892437 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.027941    0.000036    0.892473 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017791    0.203066    0.188077    1.080550 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.203066    0.000092    1.080642 ^ _185_/B (sg13g2_nor2_2)
     5    0.021449    0.082882    0.113789    1.194431 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.082882    0.000088    1.194519 v _278_/B (sg13g2_nor2_1)
     1    0.003208    0.057669    0.068360    1.262879 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.057669    0.000009    1.262888 ^ output33/A (sg13g2_buf_1)
     1    0.006994    0.038476    0.084001    1.346888 ^ output33/X (sg13g2_buf_1)
                                                         sine_out[6] (net)
                      0.038476    0.000024    1.346912 ^ sine_out[6] (out)
                                              1.346912   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.346912   data arrival time
---------------------------------------------------------------------------------------------
                                             18.403088   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000023    0.144027 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.001925    0.020709    0.161121    0.305148 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.020709    0.000003    0.305151 ^ hold4/A (sg13g2_dlygate4sd3_1)
     2    0.015454    0.082391    0.396418    0.701569 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.082391    0.000026    0.701595 ^ fanout71/A (sg13g2_buf_8)
     8    0.036689    0.033264    0.100867    0.802462 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.033265    0.000215    0.802677 ^ fanout70/A (sg13g2_buf_8)
     8    0.035377    0.030586    0.076421    0.879098 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.030586    0.000007    0.879105 ^ _132_/A (sg13g2_nand2_2)
     4    0.017123    0.062108    0.067524    0.946628 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.062108    0.000014    0.946642 v _163_/A2 (sg13g2_o21ai_1)
     4    0.014588    0.174915    0.172721    1.119363 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.174915    0.000060    1.119423 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.003968    0.060615    0.107061    1.226485 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.060615    0.000020    1.226504 v output5/A (sg13g2_buf_1)
     1    0.008488    0.036120    0.089037    1.315541 v output5/X (sg13g2_buf_1)
                                                         sine_out[10] (net)
                      0.036120    0.000067    1.315609 v sine_out[10] (out)
                                              1.315609   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.315609   data arrival time
---------------------------------------------------------------------------------------------
                                             18.434391   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000023    0.144027 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.001925    0.020709    0.161121    0.305148 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.020709    0.000003    0.305151 ^ hold4/A (sg13g2_dlygate4sd3_1)
     2    0.015454    0.082391    0.396418    0.701569 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.082391    0.000026    0.701595 ^ fanout71/A (sg13g2_buf_8)
     8    0.036689    0.033264    0.100867    0.802462 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.033265    0.000215    0.802677 ^ fanout70/A (sg13g2_buf_8)
     8    0.035377    0.030586    0.076421    0.879098 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.030586    0.000007    0.879105 ^ _132_/A (sg13g2_nand2_2)
     4    0.017123    0.062108    0.067524    0.946628 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.062108    0.000014    0.946642 v _163_/A2 (sg13g2_o21ai_1)
     4    0.014588    0.174915    0.172721    1.119363 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.174915    0.000073    1.119437 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.003810    0.068474    0.102888    1.222324 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.068474    0.000017    1.222341 v output25/A (sg13g2_buf_1)
     1    0.008381    0.036006    0.092125    1.314466 v output25/X (sg13g2_buf_1)
                                                         sine_out[29] (net)
                      0.036006    0.000062    1.314528 v sine_out[29] (out)
                                              1.314528   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.314528   data arrival time
---------------------------------------------------------------------------------------------
                                             18.435471   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000023    0.144027 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.001925    0.020709    0.161121    0.305148 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.020709    0.000003    0.305151 ^ hold4/A (sg13g2_dlygate4sd3_1)
     2    0.015454    0.082391    0.396418    0.701569 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.082391    0.000026    0.701595 ^ fanout71/A (sg13g2_buf_8)
     8    0.036689    0.033264    0.100867    0.802462 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.033265    0.000215    0.802677 ^ fanout70/A (sg13g2_buf_8)
     8    0.035377    0.030586    0.076421    0.879098 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.030586    0.000007    0.879105 ^ _132_/A (sg13g2_nand2_2)
     4    0.017123    0.062108    0.067524    0.946628 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.062108    0.000014    0.946642 v _163_/A2 (sg13g2_o21ai_1)
     4    0.014588    0.174915    0.172721    1.119363 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.174915    0.000080    1.119443 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.003622    0.058976    0.105257    1.224700 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.058976    0.000015    1.224715 v output17/A (sg13g2_buf_1)
     1    0.008468    0.036021    0.088290    1.313004 v output17/X (sg13g2_buf_1)
                                                         sine_out[21] (net)
                      0.036021    0.000065    1.313069 v sine_out[21] (out)
                                              1.313069   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.313069   data arrival time
---------------------------------------------------------------------------------------------
                                             18.436932   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000023    0.144027 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.001962    0.017275    0.158756    0.302784 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017275    0.000003    0.302787 v hold4/A (sg13g2_dlygate4sd3_1)
     2    0.015101    0.074488    0.407377    0.710163 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.074488    0.000025    0.710188 v fanout71/A (sg13g2_buf_8)
     8    0.035523    0.029654    0.101912    0.812100 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.029662    0.000209    0.812309 v fanout70/A (sg13g2_buf_8)
     8    0.034612    0.027941    0.080129    0.892437 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.027941    0.000103    0.892540 v _140_/A (sg13g2_nor2_2)
     5    0.018949    0.096068    0.096428    0.988968 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.096068    0.000006    0.988974 ^ _152_/B (sg13g2_nor2_2)
     4    0.015420    0.046311    0.069537    1.058511 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.046311    0.000047    1.058558 v _155_/B1 (sg13g2_a221oi_1)
     1    0.004937    0.128996    0.140387    1.198945 ^ _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.128996    0.000035    1.198980 ^ output12/A (sg13g2_buf_1)
     1    0.008063    0.044718    0.112650    1.311630 ^ output12/X (sg13g2_buf_1)
                                                         sine_out[17] (net)
                      0.044718    0.000052    1.311683 ^ sine_out[17] (out)
                                              1.311683   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.311683   data arrival time
---------------------------------------------------------------------------------------------
                                             18.438316   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000012    0.143327 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.005609    0.026727    0.167299    0.310626 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.026727    0.000016    0.310643 v hold11/A (sg13g2_dlygate4sd3_1)
     1    0.008573    0.054489    0.389834    0.700477 v hold11/X (sg13g2_dlygate4sd3_1)
                                                         net47 (net)
                      0.054489    0.000005    0.700482 v fanout66/A (sg13g2_buf_8)
     8    0.037314    0.029608    0.092954    0.793436 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029609    0.000258    0.793694 v _125_/A (sg13g2_inv_2)
     3    0.015625    0.039456    0.042505    0.836199 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.039456    0.000026    0.836225 ^ fanout51/A (sg13g2_buf_8)
     8    0.034057    0.030277    0.078949    0.915174 ^ fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.030277    0.000017    0.915191 ^ _161_/A (sg13g2_nand2_1)
     3    0.010786    0.072038    0.075815    0.991007 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.072038    0.000034    0.991041 v _177_/B (sg13g2_nand2_1)
     3    0.011556    0.066321    0.079779    1.070820 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.066321    0.000040    1.070860 ^ _179_/A (sg13g2_nand2_1)
     2    0.006863    0.058621    0.071680    1.142540 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.058621    0.000018    1.142559 v _281_/B (sg13g2_nor2_1)
     1    0.003800    0.055889    0.064529    1.207087 ^ _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.055889    0.000017    1.207105 ^ output35/A (sg13g2_buf_1)
     1    0.008121    0.042711    0.086540    1.293644 ^ output35/X (sg13g2_buf_1)
                                                         sine_out[8] (net)
                      0.042711    0.000054    1.293698 ^ sine_out[8] (out)
                                              1.293698   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.293698   data arrival time
---------------------------------------------------------------------------------------------
                                             18.456303   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000023    0.144027 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.001925    0.020709    0.161121    0.305148 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.020709    0.000003    0.305151 ^ hold4/A (sg13g2_dlygate4sd3_1)
     2    0.015454    0.082391    0.396418    0.701569 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.082391    0.000026    0.701595 ^ fanout71/A (sg13g2_buf_8)
     8    0.036689    0.033264    0.100867    0.802462 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.033265    0.000143    0.802605 ^ _137_/B (sg13g2_nand3_1)
     5    0.021070    0.193141    0.180872    0.983477 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.193141    0.000079    0.983556 v _138_/B (sg13g2_nor2_1)
     2    0.007267    0.105440    0.120563    1.104119 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.105440    0.000014    1.104133 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.003152    0.047696    0.084732    1.188865 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.047696    0.000009    1.188874 v output8/A (sg13g2_buf_1)
     1    0.006904    0.031246    0.079607    1.268482 v output8/X (sg13g2_buf_1)
                                                         sine_out[13] (net)
                      0.031246    0.000022    1.268503 v sine_out[13] (out)
                                              1.268503   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.268503   data arrival time
---------------------------------------------------------------------------------------------
                                             18.481497   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000023    0.144027 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.001925    0.020709    0.161121    0.305148 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.020709    0.000003    0.305151 ^ hold4/A (sg13g2_dlygate4sd3_1)
     2    0.015454    0.082391    0.396418    0.701569 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.082391    0.000026    0.701595 ^ fanout71/A (sg13g2_buf_8)
     8    0.036689    0.033264    0.100867    0.802462 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.033265    0.000215    0.802677 ^ fanout70/A (sg13g2_buf_8)
     8    0.035377    0.030586    0.076421    0.879098 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.030586    0.000007    0.879105 ^ _132_/A (sg13g2_nand2_2)
     4    0.017123    0.062108    0.067524    0.946628 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.062108    0.000014    0.946642 v _163_/A2 (sg13g2_o21ai_1)
     4    0.014588    0.174915    0.172721    1.119363 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.174915    0.000077    1.119440 ^ _276_/B (sg13g2_nor2_1)
     1    0.003517    0.045436    0.065842    1.185282 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.045436    0.000013    1.185296 v output31/A (sg13g2_buf_1)
     1    0.008251    0.035057    0.081978    1.267274 v output31/X (sg13g2_buf_1)
                                                         sine_out[4] (net)
                      0.035057    0.000058    1.267331 v sine_out[4] (out)
                                              1.267331   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.267331   data arrival time
---------------------------------------------------------------------------------------------
                                             18.482668   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000016    0.143331 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.017871    0.040075    0.191476    0.334807 v _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.040075    0.000003    0.334810 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.008994    0.055782    0.398685    0.733495 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.055782    0.000018    0.733513 v fanout63/A (sg13g2_buf_8)
     8    0.038603    0.030060    0.093908    0.827422 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.030064    0.000629    0.828050 v fanout62/A (sg13g2_buf_8)
     8    0.027060    0.025467    0.077675    0.905725 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.025467    0.000133    0.905858 v _142_/A (sg13g2_or2_1)
     7    0.023845    0.085961    0.161033    1.066891 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.085961    0.000033    1.066924 v _187_/A2 (sg13g2_o21ai_1)
     1    0.003495    0.080444    0.102071    1.168996 ^ _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.080444    0.000012    1.169008 ^ output28/A (sg13g2_buf_1)
     1    0.008078    0.043259    0.096952    1.265960 ^ output28/X (sg13g2_buf_1)
                                                         sine_out[31] (net)
                      0.043259    0.000053    1.266012 ^ sine_out[31] (out)
                                              1.266012   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.266012   data arrival time
---------------------------------------------------------------------------------------------
                                             18.483986   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000012    0.143327 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.005609    0.026727    0.167299    0.310626 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.026727    0.000016    0.310643 v hold11/A (sg13g2_dlygate4sd3_1)
     1    0.008573    0.054489    0.389834    0.700477 v hold11/X (sg13g2_dlygate4sd3_1)
                                                         net47 (net)
                      0.054489    0.000005    0.700482 v fanout66/A (sg13g2_buf_8)
     8    0.037314    0.029608    0.092954    0.793436 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029609    0.000258    0.793694 v _125_/A (sg13g2_inv_2)
     3    0.015625    0.039456    0.042505    0.836199 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.039456    0.000026    0.836225 ^ fanout51/A (sg13g2_buf_8)
     8    0.034057    0.030277    0.078949    0.915174 ^ fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.030277    0.000017    0.915191 ^ _161_/A (sg13g2_nand2_1)
     3    0.010786    0.072038    0.075815    0.991007 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.072038    0.000034    0.991041 v _177_/B (sg13g2_nand2_1)
     3    0.011556    0.066321    0.079779    1.070820 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.066321    0.000040    1.070860 ^ _179_/A (sg13g2_nand2_1)
     2    0.006863    0.058621    0.071680    1.142540 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.058621    0.000008    1.142548 v _180_/B (sg13g2_nand2_1)
     1    0.002948    0.033114    0.046017    1.188565 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.033114    0.000007    1.188572 ^ output24/A (sg13g2_buf_1)
     1    0.007861    0.041049    0.076005    1.264576 ^ output24/X (sg13g2_buf_1)
                                                         sine_out[28] (net)
                      0.041049    0.000046    1.264622 ^ sine_out[28] (out)
                                              1.264622   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.264622   data arrival time
---------------------------------------------------------------------------------------------
                                             18.485376   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000016    0.143331 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.017871    0.040075    0.191476    0.334807 v _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.040075    0.000003    0.334810 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.008994    0.055782    0.398685    0.733495 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.055782    0.000018    0.733513 v fanout63/A (sg13g2_buf_8)
     8    0.038603    0.030060    0.093908    0.827422 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.030064    0.000629    0.828050 v fanout62/A (sg13g2_buf_8)
     8    0.027060    0.025467    0.077675    0.905725 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.025467    0.000133    0.905858 v _142_/A (sg13g2_or2_1)
     7    0.023845    0.085961    0.161033    1.066891 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.085961    0.000036    1.066927 v _148_/A2 (sg13g2_a21oi_1)
     1    0.004678    0.068872    0.101573    1.168500 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.068872    0.000031    1.168530 ^ output11/A (sg13g2_buf_1)
     1    0.008477    0.044439    0.093155    1.261685 ^ output11/X (sg13g2_buf_1)
                                                         sine_out[16] (net)
                      0.044439    0.000064    1.261750 ^ sine_out[16] (out)
                                              1.261750   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.261750   data arrival time
---------------------------------------------------------------------------------------------
                                             18.488249   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000023    0.144027 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.001925    0.020709    0.161121    0.305148 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.020709    0.000003    0.305151 ^ hold4/A (sg13g2_dlygate4sd3_1)
     2    0.015454    0.082391    0.396418    0.701569 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.082391    0.000026    0.701595 ^ fanout71/A (sg13g2_buf_8)
     8    0.036689    0.033264    0.100867    0.802462 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.033265    0.000143    0.802605 ^ _137_/B (sg13g2_nand3_1)
     5    0.021070    0.193141    0.180872    0.983477 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.193141    0.000051    0.983528 v _156_/B (sg13g2_nand2b_1)
     2    0.007261    0.075713    0.098280    1.081808 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.075713    0.000011    1.081819 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.004662    0.053489    0.081282    1.163101 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.053489    0.000031    1.163132 v output13/A (sg13g2_buf_1)
     1    0.006678    0.030765    0.081510    1.244643 v output13/X (sg13g2_buf_1)
                                                         sine_out[18] (net)
                      0.030765    0.000016    1.244659 v sine_out[18] (out)
                                              1.244659   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.244659   data arrival time
---------------------------------------------------------------------------------------------
                                             18.505341   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000023    0.144027 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.001925    0.020709    0.161121    0.305148 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.020709    0.000003    0.305151 ^ hold4/A (sg13g2_dlygate4sd3_1)
     2    0.015454    0.082391    0.396418    0.701569 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.082391    0.000026    0.701595 ^ fanout71/A (sg13g2_buf_8)
     8    0.036689    0.033264    0.100867    0.802462 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.033265    0.000143    0.802605 ^ _137_/B (sg13g2_nand3_1)
     5    0.021070    0.193141    0.180872    0.983477 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.193141    0.000051    0.983528 v _156_/B (sg13g2_nand2b_1)
     2    0.007261    0.075713    0.098280    1.081808 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.075713    0.000006    1.081814 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.004927    0.051542    0.074388    1.156202 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.051542    0.000034    1.156236 v output23/A (sg13g2_buf_1)
     1    0.008964    0.037280    0.086345    1.242581 v output23/X (sg13g2_buf_1)
                                                         sine_out[27] (net)
                      0.037280    0.000081    1.242662 v sine_out[27] (out)
                                              1.242662   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.242662   data arrival time
---------------------------------------------------------------------------------------------
                                             18.507338   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000023    0.144027 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.001962    0.017275    0.158756    0.302784 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017275    0.000003    0.302787 v hold4/A (sg13g2_dlygate4sd3_1)
     2    0.015101    0.074488    0.407377    0.710163 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.074488    0.000025    0.710188 v fanout71/A (sg13g2_buf_8)
     8    0.035523    0.029654    0.101912    0.812100 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.029662    0.000213    0.812313 v _141_/A (sg13g2_or2_1)
     3    0.010242    0.047647    0.123602    0.935916 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.047647    0.000028    0.935944 v _173_/A2 (sg13g2_o21ai_1)
     2    0.007022    0.108296    0.112503    1.048447 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.108296    0.000014    1.048461 ^ _174_/B (sg13g2_nand2_1)
     1    0.003357    0.041734    0.073211    1.121672 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.041734    0.000006    1.121678 v _175_/B (sg13g2_nand2_1)
     1    0.003556    0.031822    0.041982    1.163659 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.031822    0.000014    1.163673 ^ output22/A (sg13g2_buf_1)
     1    0.007688    0.040341    0.074944    1.238617 ^ output22/X (sg13g2_buf_1)
                                                         sine_out[26] (net)
                      0.040341    0.000041    1.238658 ^ sine_out[26] (out)
                                              1.238658   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.238658   data arrival time
---------------------------------------------------------------------------------------------
                                             18.511341   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000023    0.144027 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.001925    0.020709    0.161121    0.305148 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.020709    0.000003    0.305151 ^ hold4/A (sg13g2_dlygate4sd3_1)
     2    0.015454    0.082391    0.396418    0.701569 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.082391    0.000026    0.701595 ^ fanout71/A (sg13g2_buf_8)
     8    0.036689    0.033264    0.100867    0.802462 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.033265    0.000143    0.802605 ^ _137_/B (sg13g2_nand3_1)
     5    0.021070    0.193141    0.180872    0.983477 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.193141    0.000079    0.983556 v _138_/B (sg13g2_nor2_1)
     2    0.007267    0.105440    0.120563    1.104119 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.105440    0.000002    1.104121 ^ _279_/B (sg13g2_nor2_1)
     1    0.003149    0.033404    0.052091    1.156212 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.033404    0.000009    1.156221 v output34/A (sg13g2_buf_1)
     1    0.007837    0.033553    0.075828    1.232050 v output34/X (sg13g2_buf_1)
                                                         sine_out[7] (net)
                      0.033553    0.000046    1.232096 v sine_out[7] (out)
                                              1.232096   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.232096   data arrival time
---------------------------------------------------------------------------------------------
                                             18.517904   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000023    0.144027 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.001962    0.017275    0.158756    0.302784 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017275    0.000003    0.302787 v hold4/A (sg13g2_dlygate4sd3_1)
     2    0.015101    0.074488    0.407377    0.710163 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.074488    0.000025    0.710188 v fanout71/A (sg13g2_buf_8)
     8    0.035523    0.029654    0.101912    0.812100 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.029662    0.000209    0.812309 v fanout70/A (sg13g2_buf_8)
     8    0.034612    0.027941    0.080129    0.892437 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.027941    0.000103    0.892540 v _140_/A (sg13g2_nor2_2)
     5    0.018949    0.096068    0.096428    0.988968 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.096068    0.000006    0.988974 ^ _152_/B (sg13g2_nor2_2)
     4    0.015420    0.046311    0.069537    1.058511 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.046311    0.000047    1.058558 v _165_/A2 (sg13g2_a21oi_1)
     1    0.004027    0.063678    0.082965    1.141523 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.063678    0.000020    1.141543 ^ output18/A (sg13g2_buf_1)
     1    0.007988    0.042427    0.089491    1.231034 ^ output18/X (sg13g2_buf_1)
                                                         sine_out[22] (net)
                      0.042427    0.000051    1.231085 ^ sine_out[22] (out)
                                              1.231085   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.231085   data arrival time
---------------------------------------------------------------------------------------------
                                             18.518915   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000023    0.144027 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.001962    0.017275    0.158756    0.302784 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017275    0.000003    0.302787 v hold4/A (sg13g2_dlygate4sd3_1)
     2    0.015101    0.074488    0.407377    0.710163 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.074488    0.000025    0.710188 v fanout71/A (sg13g2_buf_8)
     8    0.035523    0.029654    0.101912    0.812100 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.029662    0.000209    0.812309 v fanout70/A (sg13g2_buf_8)
     8    0.034612    0.027941    0.080129    0.892437 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.027941    0.000103    0.892540 v _140_/A (sg13g2_nor2_2)
     5    0.018949    0.096068    0.096428    0.988968 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.096068    0.000006    0.988974 ^ _152_/B (sg13g2_nor2_2)
     4    0.015420    0.046311    0.069537    1.058511 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.046311    0.000063    1.058573 v _283_/A2 (sg13g2_a21oi_1)
     1    0.002863    0.060411    0.076043    1.134616 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.060411    0.000006    1.134622 ^ output6/A (sg13g2_buf_1)
     1    0.008121    0.042841    0.088479    1.223101 ^ output6/X (sg13g2_buf_1)
                                                         sine_out[11] (net)
                      0.042841    0.000057    1.223158 ^ sine_out[11] (out)
                                              1.223158   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.223158   data arrival time
---------------------------------------------------------------------------------------------
                                             18.526840   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000019    0.144023 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.010907    0.030259    0.182390    0.326413 v _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.030259    0.000008    0.326421 v hold8/A (sg13g2_dlygate4sd3_1)
     2    0.012615    0.066876    0.405886    0.732307 v hold8/X (sg13g2_dlygate4sd3_1)
                                                         net44 (net)
                      0.066876    0.000013    0.732320 v fanout59/A (sg13g2_buf_2)
     6    0.026090    0.052477    0.117521    0.849841 v fanout59/X (sg13g2_buf_2)
                                                         net59 (net)
                      0.052477    0.000252    0.850092 v _130_/A (sg13g2_nor2_1)
     2    0.011334    0.111387    0.114110    0.964203 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.111387    0.000062    0.964264 ^ _136_/B (sg13g2_nand2b_2)
     4    0.014105    0.066521    0.086933    1.051197 v _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.066521    0.000055    1.051252 v _277_/A (sg13g2_nor2_1)
     1    0.003214    0.050568    0.069885    1.121137 ^ _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.050568    0.000009    1.121147 ^ output32/A (sg13g2_buf_1)
     1    0.006994    0.038254    0.080956    1.202102 ^ output32/X (sg13g2_buf_1)
                                                         sine_out[5] (net)
                      0.038254    0.000024    1.202126 ^ sine_out[5] (out)
                                              1.202126   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.202126   data arrival time
---------------------------------------------------------------------------------------------
                                             18.547873   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000047    0.144052 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002409    0.018245    0.159850    0.303901 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.018245    0.000006    0.303908 v hold3/A (sg13g2_dlygate4sd3_1)
     1    0.009246    0.054722    0.387479    0.691387 v hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054722    0.000026    0.691413 v fanout73/A (sg13g2_buf_8)
     7    0.037881    0.029804    0.093321    0.784734 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029804    0.000059    0.784792 v fanout72/A (sg13g2_buf_8)
     8    0.031694    0.026986    0.079183    0.863975 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.026986    0.000025    0.864000 v _153_/B (sg13g2_nor2_1)
     3    0.011274    0.110875    0.099262    0.963262 ^ _153_/Y (sg13g2_nor2_1)
                                                         _119_ (net)
                      0.110875    0.000007    0.963269 ^ _159_/A1 (sg13g2_a21oi_1)
     1    0.003213    0.055317    0.082973    1.046242 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.055317    0.000004    1.046246 v _160_/B (sg13g2_nor2_1)
     1    0.004292    0.058774    0.066528    1.112774 ^ _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.058774    0.000025    1.112800 ^ output14/A (sg13g2_buf_1)
     1    0.006850    0.037965    0.084051    1.196851 ^ output14/X (sg13g2_buf_1)
                                                         sine_out[19] (net)
                      0.037965    0.000020    1.196871 ^ sine_out[19] (out)
                                              1.196871   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.196871   data arrival time
---------------------------------------------------------------------------------------------
                                             18.553129   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000023    0.144027 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.001925    0.020709    0.161121    0.305148 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.020709    0.000003    0.305151 ^ hold4/A (sg13g2_dlygate4sd3_1)
     2    0.015454    0.082391    0.396418    0.701569 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.082391    0.000026    0.701595 ^ fanout71/A (sg13g2_buf_8)
     8    0.036689    0.033264    0.100867    0.802462 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.033265    0.000143    0.802605 ^ _137_/B (sg13g2_nand3_1)
     5    0.021070    0.193141    0.180872    0.983477 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.193141    0.000033    0.983511 v _166_/A (sg13g2_nor2_1)
     1    0.003126    0.064830    0.095274    1.078785 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.064830    0.000002    1.078786 ^ _167_/B (sg13g2_nor2_1)
     1    0.003993    0.028124    0.043417    1.122204 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.028124    0.000021    1.122225 v output19/A (sg13g2_buf_1)
     1    0.006602    0.029852    0.070541    1.192765 v output19/X (sg13g2_buf_1)
                                                         sine_out[23] (net)
                      0.029852    0.000014    1.192780 v sine_out[23] (out)
                                              1.192780   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.192780   data arrival time
---------------------------------------------------------------------------------------------
                                             18.557220   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000012    0.143327 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.005609    0.026727    0.167299    0.310626 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.026727    0.000016    0.310643 v hold11/A (sg13g2_dlygate4sd3_1)
     1    0.008573    0.054489    0.389834    0.700477 v hold11/X (sg13g2_dlygate4sd3_1)
                                                         net47 (net)
                      0.054489    0.000005    0.700482 v fanout66/A (sg13g2_buf_8)
     8    0.037314    0.029608    0.092954    0.793436 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029609    0.000258    0.793694 v _125_/A (sg13g2_inv_2)
     3    0.015625    0.039456    0.042505    0.836199 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.039456    0.000026    0.836225 ^ fanout51/A (sg13g2_buf_8)
     8    0.034057    0.030277    0.078949    0.915174 ^ fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.030277    0.000017    0.915191 ^ _161_/A (sg13g2_nand2_1)
     3    0.010786    0.072038    0.075815    0.991007 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.072038    0.000052    0.991059 v _280_/A2 (sg13g2_a21oi_1)
     1    0.002973    0.061254    0.086134    1.077193 ^ _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.061254    0.000007    1.077199 ^ output36/A (sg13g2_buf_1)
     1    0.007766    0.041511    0.087798    1.164998 ^ output36/X (sg13g2_buf_1)
                                                         sine_out[9] (net)
                      0.041511    0.000046    1.165044 ^ sine_out[9] (out)
                                              1.165044   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.165044   data arrival time
---------------------------------------------------------------------------------------------
                                             18.584955   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000012    0.143327 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.005609    0.026727    0.167299    0.310626 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.026727    0.000016    0.310643 v hold11/A (sg13g2_dlygate4sd3_1)
     1    0.008573    0.054489    0.389834    0.700477 v hold11/X (sg13g2_dlygate4sd3_1)
                                                         net47 (net)
                      0.054489    0.000005    0.700482 v fanout66/A (sg13g2_buf_8)
     8    0.037314    0.029608    0.092954    0.793436 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029609    0.000258    0.793694 v _125_/A (sg13g2_inv_2)
     3    0.015625    0.039456    0.042505    0.836199 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.039456    0.000026    0.836225 ^ fanout51/A (sg13g2_buf_8)
     8    0.034057    0.030277    0.078949    0.915174 ^ fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.030277    0.000017    0.915191 ^ _161_/A (sg13g2_nand2_1)
     3    0.010786    0.072038    0.075815    0.991007 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.072038    0.000050    0.991057 v _162_/A2 (sg13g2_a21oi_1)
     1    0.002892    0.056264    0.085647    1.076704 ^ _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.056264    0.000006    1.076710 ^ output16/A (sg13g2_buf_1)
     1    0.008381    0.043717    0.087462    1.164172 ^ output16/X (sg13g2_buf_1)
                                                         sine_out[20] (net)
                      0.043717    0.000062    1.164234 ^ sine_out[20] (out)
                                              1.164234   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.164234   data arrival time
---------------------------------------------------------------------------------------------
                                             18.585766   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000019    0.144023 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.010907    0.030259    0.182390    0.326413 v _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.030259    0.000008    0.326421 v hold8/A (sg13g2_dlygate4sd3_1)
     2    0.012615    0.066876    0.405886    0.732307 v hold8/X (sg13g2_dlygate4sd3_1)
                                                         net44 (net)
                      0.066876    0.000013    0.732320 v fanout59/A (sg13g2_buf_2)
     6    0.026090    0.052477    0.117521    0.849841 v fanout59/X (sg13g2_buf_2)
                                                         net59 (net)
                      0.052477    0.000252    0.850092 v _130_/A (sg13g2_nor2_1)
     2    0.011334    0.111387    0.114110    0.964203 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.111387    0.000040    0.964243 ^ _284_/A (sg13g2_and2_1)
     1    0.003949    0.032299    0.111721    1.075964 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.032299    0.000020    1.075984 ^ output7/A (sg13g2_buf_1)
     1    0.006769    0.036820    0.072462    1.148446 ^ output7/X (sg13g2_buf_1)
                                                         sine_out[12] (net)
                      0.036820    0.000019    1.148465 ^ sine_out[12] (out)
                                              1.148465   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.148465   data arrival time
---------------------------------------------------------------------------------------------
                                             18.601536   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000031    0.144036 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.010923    0.030279    0.182411    0.326447 v _300_/Q (sg13g2_dfrbpq_2)
                                                         net2 (net)
                      0.030279    0.000008    0.326455 v _127_/A (sg13g2_inv_1)
     1    0.003868    0.025455    0.032125    0.358580 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.025455    0.000018    0.358598 ^ output3/A (sg13g2_buf_1)
     1    0.009050    0.045455    0.076187    0.434785 ^ output3/X (sg13g2_buf_1)
                                                         signB (net)
                      0.045455    0.000084    0.434868 ^ signB (out)
                                              0.434868   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.434868   data arrival time
---------------------------------------------------------------------------------------------
                                             19.315132   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000031    0.144036 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.011048    0.036513    0.185325    0.329361 ^ _300_/Q (sg13g2_dfrbpq_2)
                                                         net2 (net)
                      0.036513    0.000059    0.329420 ^ output2/A (sg13g2_buf_1)
     1    0.008140    0.042225    0.078278    0.407698 ^ output2/X (sg13g2_buf_1)
                                                         sign (net)
                      0.042225    0.000054    0.407752 ^ sign (out)
                                              0.407752   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.407752   data arrival time
---------------------------------------------------------------------------------------------
                                             19.342247   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004189    0.018038    0.002914    5.002914 v rst (in)
                                                         rst (net)
                      0.018038    0.000000    5.002914 v input1/A (sg13g2_buf_1)
     2    0.012456    0.046900    0.080659    5.083574 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046900    0.000043    5.083617 v fanout74/A (sg13g2_buf_8)
     8    0.031371    0.027428    0.087223    5.170839 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027433    0.000220    5.171060 v _292_/A (sg13g2_inv_1)
     1    0.006220    0.033682    0.038340    5.209399 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.033682    0.000023    5.209423 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              5.209423   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.012233    0.028486    0.010056   25.010056 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000   25.010056 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068345   25.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000060   25.078461 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065542   25.144003 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000023   25.144026 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.894028   clock uncertainty
                                  0.000000   24.894028   clock reconvergence pessimism
                                 -0.123802   24.770226   library recovery time
                                             24.770226   data required time
---------------------------------------------------------------------------------------------
                                             24.770226   data required time
                                             -5.209423   data arrival time
---------------------------------------------------------------------------------------------
                                             19.560802   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004189    0.018038    0.002914    5.002914 v rst (in)
                                                         rst (net)
                      0.018038    0.000000    5.002914 v input1/A (sg13g2_buf_1)
     2    0.012456    0.046900    0.080659    5.083574 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046900    0.000043    5.083617 v fanout74/A (sg13g2_buf_8)
     8    0.031371    0.027428    0.087223    5.170839 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027434    0.000308    5.171148 v _129_/A (sg13g2_inv_1)
     1    0.006044    0.033012    0.037816    5.208963 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.033012    0.000020    5.208983 ^ _293_/RESET_B (sg13g2_dfrbpq_1)
                                              5.208983   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.012233    0.028486    0.010056   25.010056 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000   25.010056 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068345   25.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000060   25.078461 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065542   25.144003 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000048   25.144051 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.894053   clock uncertainty
                                  0.000000   24.894053   clock reconvergence pessimism
                                 -0.123597   24.770454   library recovery time
                                             24.770454   data required time
---------------------------------------------------------------------------------------------
                                             24.770454   data required time
                                             -5.208983   data arrival time
---------------------------------------------------------------------------------------------
                                             19.561474   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004189    0.018038    0.002914    5.002914 v rst (in)
                                                         rst (net)
                      0.018038    0.000000    5.002914 v input1/A (sg13g2_buf_1)
     2    0.012456    0.046900    0.080659    5.083574 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046900    0.000043    5.083617 v fanout74/A (sg13g2_buf_8)
     8    0.031371    0.027428    0.087223    5.170839 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027434    0.000322    5.171161 v _285_/A (sg13g2_inv_1)
     1    0.005865    0.032329    0.037282    5.208443 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.032329    0.000015    5.208458 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              5.208458   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.012233    0.028486    0.010056   25.010056 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000   25.010056 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068345   25.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000060   25.078461 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065542   25.144003 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000023   25.144026 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.894028   clock uncertainty
                                  0.000000   24.894028   clock reconvergence pessimism
                                 -0.123389   24.770638   library recovery time
                                             24.770638   data required time
---------------------------------------------------------------------------------------------
                                             24.770638   data required time
                                             -5.208458   data arrival time
---------------------------------------------------------------------------------------------
                                             19.562180   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004189    0.018038    0.002914    5.002914 v rst (in)
                                                         rst (net)
                      0.018038    0.000000    5.002914 v input1/A (sg13g2_buf_1)
     2    0.012456    0.046900    0.080659    5.083574 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046900    0.000043    5.083617 v fanout74/A (sg13g2_buf_8)
     8    0.031371    0.027428    0.087223    5.170839 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027433    0.000279    5.171118 v _291_/A (sg13g2_inv_1)
     1    0.005708    0.032896    0.036820    5.207939 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.032896    0.000011    5.207950 ^ _300_/RESET_B (sg13g2_dfrbpq_2)
                                              5.207950   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.012233    0.028486    0.010056   25.010056 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000   25.010056 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068345   25.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000060   25.078461 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065542   25.144003 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000032   25.144035 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.894035   clock uncertainty
                                  0.000000   24.894035   clock reconvergence pessimism
                                 -0.123541   24.770496   library recovery time
                                             24.770496   data required time
---------------------------------------------------------------------------------------------
                                             24.770496   data required time
                                             -5.207950   data arrival time
---------------------------------------------------------------------------------------------
                                             19.562546   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004189    0.018038    0.002914    5.002914 v rst (in)
                                                         rst (net)
                      0.018038    0.000000    5.002914 v input1/A (sg13g2_buf_1)
     2    0.012456    0.046900    0.080659    5.083574 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046900    0.000043    5.083617 v fanout74/A (sg13g2_buf_8)
     8    0.031371    0.027428    0.087223    5.170839 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027428    0.000046    5.170885 v _287_/A (sg13g2_inv_1)
     1    0.005501    0.032088    0.036200    5.207086 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.032088    0.000008    5.207093 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              5.207093   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.012233    0.028486    0.010056   25.010056 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000   25.010056 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068345   25.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000055   25.078455 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858   25.143314 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000012   25.143326 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.893328   clock uncertainty
                                  0.000000   24.893328   clock reconvergence pessimism
                                 -0.123426   24.769903   library recovery time
                                             24.769903   data required time
---------------------------------------------------------------------------------------------
                                             24.769903   data required time
                                             -5.207093   data arrival time
---------------------------------------------------------------------------------------------
                                             19.562809   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004189    0.018038    0.002914    5.002914 v rst (in)
                                                         rst (net)
                      0.018038    0.000000    5.002914 v input1/A (sg13g2_buf_1)
     2    0.012456    0.046900    0.080659    5.083574 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046900    0.000043    5.083617 v fanout74/A (sg13g2_buf_8)
     8    0.031371    0.027428    0.087223    5.170839 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027428    0.000047    5.170887 v _286_/A (sg13g2_inv_1)
     1    0.005422    0.031781    0.035965    5.206851 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.031781    0.000006    5.206857 ^ _295_/RESET_B (sg13g2_dfrbpq_2)
                                              5.206857   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.012233    0.028486    0.010056   25.010056 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000   25.010056 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068345   25.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000055   25.078455 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858   25.143314 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000016   25.143330 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.893332   clock uncertainty
                                  0.000000   24.893332   clock reconvergence pessimism
                                 -0.123314   24.770016   library recovery time
                                             24.770016   data required time
---------------------------------------------------------------------------------------------
                                             24.770016   data required time
                                             -5.206857   data arrival time
---------------------------------------------------------------------------------------------
                                             19.563158   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004189    0.018038    0.002914    5.002914 v rst (in)
                                                         rst (net)
                      0.018038    0.000000    5.002914 v input1/A (sg13g2_buf_1)
     2    0.012456    0.046900    0.080659    5.083574 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046900    0.000043    5.083617 v fanout74/A (sg13g2_buf_8)
     8    0.031371    0.027428    0.087223    5.170839 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027428    0.000020    5.170859 v _288_/A (sg13g2_inv_1)
     1    0.005422    0.031781    0.035965    5.206824 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.031781    0.000006    5.206830 ^ _297_/RESET_B (sg13g2_dfrbpq_2)
                                              5.206830   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.012233    0.028486    0.010056   25.010056 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000   25.010056 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068345   25.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000055   25.078455 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858   25.143314 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000016   25.143330 ^ _297_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.893332   clock uncertainty
                                  0.000000   24.893332   clock reconvergence pessimism
                                 -0.123314   24.770016   library recovery time
                                             24.770016   data required time
---------------------------------------------------------------------------------------------
                                             24.770016   data required time
                                             -5.206830   data arrival time
---------------------------------------------------------------------------------------------
                                             19.563185   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004189    0.018038    0.002914    5.002914 v rst (in)
                                                         rst (net)
                      0.018038    0.000000    5.002914 v input1/A (sg13g2_buf_1)
     2    0.012456    0.046900    0.080659    5.083574 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046900    0.000043    5.083617 v fanout74/A (sg13g2_buf_8)
     8    0.031371    0.027428    0.087223    5.170839 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027433    0.000240    5.171080 v _289_/A (sg13g2_inv_1)
     1    0.005422    0.031782    0.035966    5.207046 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.031782    0.000006    5.207052 ^ _298_/RESET_B (sg13g2_dfrbpq_2)
                                              5.207052   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.012233    0.028486    0.010056   25.010056 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000   25.010056 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068345   25.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000060   25.078461 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065542   25.144003 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000020   25.144022 ^ _298_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.894024   clock uncertainty
                                  0.000000   24.894024   clock reconvergence pessimism
                                 -0.123201   24.770823   library recovery time
                                             24.770823   data required time
---------------------------------------------------------------------------------------------
                                             24.770823   data required time
                                             -5.207052   data arrival time
---------------------------------------------------------------------------------------------
                                             19.563772   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004189    0.018038    0.002914    5.002914 v rst (in)
                                                         rst (net)
                      0.018038    0.000000    5.002914 v input1/A (sg13g2_buf_1)
     2    0.012456    0.046900    0.080659    5.083574 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046900    0.000021    5.083595 v _290_/A (sg13g2_inv_1)
     1    0.005652    0.036479    0.042666    5.126260 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.036479    0.000011    5.126271 ^ _299_/RESET_B (sg13g2_dfrbpq_1)
                                              5.126271   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.012233    0.028486    0.010056   25.010056 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000   25.010056 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068345   25.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000055   25.078455 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858   25.143314 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000037   25.143351 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.893353   clock uncertainty
                                  0.000000   24.893353   clock reconvergence pessimism
                                 -0.124766   24.768585   library recovery time
                                             24.768585   data required time
---------------------------------------------------------------------------------------------
                                             24.768585   data required time
                                             -5.126271   data arrival time
---------------------------------------------------------------------------------------------
                                             19.642315   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000022    0.144027 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.001919    0.017151    0.158651    0.302677 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.017151    0.000002    0.302680 v hold6/A (sg13g2_dlygate4sd3_1)
     2    0.011537    0.062253    0.394863    0.697543 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.062253    0.000024    0.697567 v fanout52/A (sg13g2_buf_8)
     8    0.038895    0.030368    0.097276    0.794843 v fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.030368    0.000117    0.794959 v _191_/B (sg13g2_xnor2_1)
     2    0.005693    0.058457    0.095966    0.890925 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.058457    0.000006    0.890932 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010081    0.138015    0.138806    1.029738 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.138015    0.000029    1.029766 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010253    0.096214    0.126998    1.156765 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.096214    0.000037    1.156802 v _203_/A1 (sg13g2_o21ai_1)
     2    0.009313    0.132251    0.154834    1.311636 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.132251    0.000012    1.311648 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.010891    0.090853    0.129437    1.441084 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.090853    0.000083    1.441168 v _209_/A2 (sg13g2_o21ai_1)
     1    0.007413    0.112830    0.132562    1.573730 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.112830    0.000043    1.573773 ^ _211_/A (sg13g2_xnor2_1)
     1    0.002034    0.058132    0.111550    1.685323 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.058132    0.000004    1.685326 ^ hold9/A (sg13g2_dlygate4sd3_1)
     1    0.002095    0.031405    0.369446    2.054772 ^ hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.031405    0.000004    2.054776 ^ _299_/D (sg13g2_dfrbpq_1)
                                              2.054776   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.012233    0.028486    0.010056   25.010056 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000   25.010056 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068345   25.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000055   25.078455 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858   25.143314 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000037   25.143351 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.893353   clock uncertainty
                                  0.000000   24.893353   clock reconvergence pessimism
                                 -0.116115   24.777237   library setup time
                                             24.777237   data required time
---------------------------------------------------------------------------------------------
                                             24.777237   data required time
                                             -2.054776   data arrival time
---------------------------------------------------------------------------------------------
                                             22.722462   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000016    0.143331 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.017871    0.040075    0.191476    0.334807 v _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.040075    0.000003    0.334810 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.008994    0.055782    0.398685    0.733495 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.055782    0.000018    0.733513 v fanout63/A (sg13g2_buf_8)
     8    0.038603    0.030060    0.093908    0.827422 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.030064    0.000629    0.828050 v fanout62/A (sg13g2_buf_8)
     8    0.027060    0.025467    0.077675    0.905725 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.025467    0.000133    0.905858 v _142_/A (sg13g2_or2_1)
     7    0.023845    0.085961    0.161033    1.066891 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.085961    0.000020    1.066911 v _143_/B (sg13g2_nor2_1)
     2    0.007707    0.091896    0.098066    1.164977 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.091896    0.000012    1.164989 ^ _144_/B (sg13g2_nand2_1)
     2    0.006993    0.062081    0.086187    1.251176 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.062081    0.000025    1.251200 v _212_/B (sg13g2_nor2_1)
     2    0.008139    0.091413    0.092615    1.343815 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.091413    0.000030    1.343846 ^ _213_/C (sg13g2_nand3_1)
     2    0.010632    0.113346    0.141596    1.485441 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.113346    0.000042    1.485483 v _214_/B (sg13g2_xnor2_1)
     1    0.001915    0.035306    0.112294    1.597777 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.035306    0.000003    1.597779 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.002146    0.034595    0.372166    1.969945 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net38 (net)
                      0.034595    0.000005    1.969950 v _300_/D (sg13g2_dfrbpq_2)
                                              1.969950   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.012233    0.028486    0.010056   25.010056 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000   25.010056 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068345   25.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000060   25.078461 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065542   25.144003 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000032   25.144035 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.894035   clock uncertainty
                                  0.000000   24.894035   clock reconvergence pessimism
                                 -0.117119   24.776917   library setup time
                                             24.776917   data required time
---------------------------------------------------------------------------------------------
                                             24.776917   data required time
                                             -1.969950   data arrival time
---------------------------------------------------------------------------------------------
                                             22.806967   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000016    0.143331 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.017871    0.040075    0.191476    0.334807 v _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.040075    0.000003    0.334810 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.008994    0.055782    0.398685    0.733495 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.055782    0.000018    0.733513 v fanout63/A (sg13g2_buf_8)
     8    0.038603    0.030060    0.093908    0.827422 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.030064    0.000629    0.828050 v fanout62/A (sg13g2_buf_8)
     8    0.027060    0.025467    0.077675    0.905725 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.025467    0.000133    0.905858 v _142_/A (sg13g2_or2_1)
     7    0.023845    0.085961    0.161033    1.066891 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.085961    0.000020    1.066911 v _143_/B (sg13g2_nor2_1)
     2    0.007707    0.091896    0.098066    1.164977 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.091896    0.000012    1.164989 ^ _144_/B (sg13g2_nand2_1)
     2    0.006993    0.062081    0.086187    1.251176 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.062081    0.000025    1.251200 v _212_/B (sg13g2_nor2_1)
     2    0.008139    0.091413    0.092615    1.343815 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.091413    0.000030    1.343846 ^ _213_/C (sg13g2_nand3_1)
     2    0.010632    0.113346    0.141596    1.485441 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.113346    0.000024    1.485466 v _218_/B1 (sg13g2_o21ai_1)
     1    0.002749    0.066156    0.060693    1.546158 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.066156    0.000010    1.546168 ^ hold7/A (sg13g2_dlygate4sd3_1)
     1    0.003017    0.035138    0.376833    1.923002 ^ hold7/X (sg13g2_dlygate4sd3_1)
                                                         net43 (net)
                      0.035138    0.000001    1.923003 ^ _219_/A (sg13g2_inv_1)
     1    0.001987    0.016069    0.026625    1.949628 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.016069    0.000004    1.949631 v _301_/D (sg13g2_dfrbpq_1)
                                              1.949631   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.012233    0.028486    0.010056   25.010056 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000   25.010056 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068345   25.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000060   25.078461 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065542   25.144003 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000023   25.144026 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.894028   clock uncertainty
                                  0.000000   24.894028   clock reconvergence pessimism
                                 -0.110445   24.783583   library setup time
                                             24.783583   data required time
---------------------------------------------------------------------------------------------
                                             24.783583   data required time
                                             -1.949631   data arrival time
---------------------------------------------------------------------------------------------
                                             22.833950   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000022    0.144027 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.001919    0.017151    0.158651    0.302677 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.017151    0.000002    0.302680 v hold6/A (sg13g2_dlygate4sd3_1)
     2    0.011537    0.062253    0.394863    0.697543 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.062253    0.000024    0.697567 v fanout52/A (sg13g2_buf_8)
     8    0.038895    0.030368    0.097276    0.794843 v fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.030368    0.000117    0.794959 v _191_/B (sg13g2_xnor2_1)
     2    0.005693    0.058457    0.095966    0.890925 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.058457    0.000006    0.890932 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010081    0.138015    0.138806    1.029738 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.138015    0.000029    1.029766 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010253    0.096214    0.126998    1.156765 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.096214    0.000037    1.156802 v _203_/A1 (sg13g2_o21ai_1)
     2    0.009313    0.132251    0.154834    1.311636 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.132251    0.000012    1.311648 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.010891    0.090853    0.129437    1.441084 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.090853    0.000076    1.441160 v _208_/B (sg13g2_xor2_1)
     1    0.003411    0.057786    0.116576    1.557736 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.057786    0.000018    1.557754 v _298_/D (sg13g2_dfrbpq_2)
                                              1.557754   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.012233    0.028486    0.010056   25.010056 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000   25.010056 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068345   25.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000060   25.078461 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065542   25.144003 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000020   25.144022 ^ _298_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.894024   clock uncertainty
                                  0.000000   24.894024   clock reconvergence pessimism
                                 -0.125474   24.768549   library setup time
                                             24.768549   data required time
---------------------------------------------------------------------------------------------
                                             24.768549   data required time
                                             -1.557754   data arrival time
---------------------------------------------------------------------------------------------
                                             23.210794   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000022    0.144027 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.001919    0.017151    0.158651    0.302677 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.017151    0.000002    0.302680 v hold6/A (sg13g2_dlygate4sd3_1)
     2    0.011537    0.062253    0.394863    0.697543 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.062253    0.000024    0.697567 v fanout52/A (sg13g2_buf_8)
     8    0.038895    0.030368    0.097276    0.794843 v fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.030368    0.000117    0.794959 v _191_/B (sg13g2_xnor2_1)
     2    0.005693    0.058457    0.095966    0.890925 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.058457    0.000006    0.890932 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010081    0.138015    0.138806    1.029738 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.138015    0.000029    1.029766 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010253    0.096214    0.126998    1.156765 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.096214    0.000037    1.156802 v _203_/A1 (sg13g2_o21ai_1)
     2    0.009313    0.132251    0.154834    1.311636 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.132251    0.000023    1.311659 ^ _204_/B (sg13g2_xor2_1)
     1    0.002342    0.054245    0.123816    1.435474 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.054245    0.000006    1.435481 ^ _297_/D (sg13g2_dfrbpq_2)
                                              1.435481   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.012233    0.028486    0.010056   25.010056 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000   25.010056 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068345   25.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000055   25.078455 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858   25.143314 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000016   25.143330 ^ _297_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.893332   clock uncertainty
                                  0.000000   24.893332   clock reconvergence pessimism
                                 -0.123357   24.769974   library setup time
                                             24.769974   data required time
---------------------------------------------------------------------------------------------
                                             24.769974   data required time
                                             -1.435481   data arrival time
---------------------------------------------------------------------------------------------
                                             23.334492   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000022    0.144027 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.001919    0.017151    0.158651    0.302677 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.017151    0.000002    0.302680 v hold6/A (sg13g2_dlygate4sd3_1)
     2    0.011537    0.062253    0.394863    0.697543 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.062253    0.000024    0.697567 v fanout52/A (sg13g2_buf_8)
     8    0.038895    0.030368    0.097276    0.794843 v fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.030368    0.000117    0.794959 v _191_/B (sg13g2_xnor2_1)
     2    0.005693    0.058457    0.095966    0.890925 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.058457    0.000004    0.890929 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.005594    0.045367    0.396996    1.287925 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.045367    0.000011    1.287936 v _192_/B (sg13g2_xnor2_1)
     1    0.001820    0.033703    0.086300    1.374236 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.033703    0.000002    1.374238 v _294_/D (sg13g2_dfrbpq_1)
                                              1.374238   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.012233    0.028486    0.010056   25.010056 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000   25.010056 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068345   25.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000060   25.078461 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065542   25.144003 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000023   25.144026 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.894028   clock uncertainty
                                  0.000000   24.894028   clock reconvergence pessimism
                                 -0.116798   24.777227   library setup time
                                             24.777227   data required time
---------------------------------------------------------------------------------------------
                                             24.777227   data required time
                                             -1.374238   data arrival time
---------------------------------------------------------------------------------------------
                                             23.402990   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000022    0.144027 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.001919    0.017151    0.158651    0.302677 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.017151    0.000002    0.302680 v hold6/A (sg13g2_dlygate4sd3_1)
     2    0.011537    0.062253    0.394863    0.697543 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.062253    0.000024    0.697567 v fanout52/A (sg13g2_buf_8)
     8    0.038895    0.030368    0.097276    0.794843 v fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.030368    0.000117    0.794959 v _191_/B (sg13g2_xnor2_1)
     2    0.005693    0.058457    0.095966    0.890925 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.058457    0.000006    0.890932 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010081    0.138015    0.138806    1.029738 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.138015    0.000029    1.029766 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010253    0.096214    0.126998    1.156765 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.096214    0.000032    1.156797 v _200_/A (sg13g2_xor2_1)
     1    0.001625    0.047661    0.118184    1.274981 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.047661    0.000001    1.274982 v _296_/D (sg13g2_dfrbpq_1)
                                              1.274982   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.012233    0.028486    0.010056   25.010056 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000   25.010056 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068345   25.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000055   25.078455 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858   25.143314 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000012   25.143326 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.893328   clock uncertainty
                                  0.000000   24.893328   clock reconvergence pessimism
                                 -0.122027   24.771301   library setup time
                                             24.771301   data required time
---------------------------------------------------------------------------------------------
                                             24.771301   data required time
                                             -1.274982   data arrival time
---------------------------------------------------------------------------------------------
                                             23.496319   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000022    0.144027 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.001919    0.017151    0.158651    0.302677 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.017151    0.000002    0.302680 v hold6/A (sg13g2_dlygate4sd3_1)
     2    0.011537    0.062253    0.394863    0.697543 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.062253    0.000024    0.697567 v fanout52/A (sg13g2_buf_8)
     8    0.038895    0.030368    0.097276    0.794843 v fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.030368    0.000117    0.794959 v _191_/B (sg13g2_xnor2_1)
     2    0.005693    0.058457    0.095966    0.890925 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.058457    0.000006    0.890932 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010081    0.138015    0.138806    1.029738 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.138015    0.000040    1.029778 ^ _196_/A (sg13g2_xor2_1)
     1    0.001943    0.054386    0.127618    1.157396 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.054386    0.000003    1.157399 ^ _295_/D (sg13g2_dfrbpq_2)
                                              1.157399   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.012233    0.028486    0.010056   25.010056 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000   25.010056 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068345   25.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000055   25.078455 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858   25.143314 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000016   25.143330 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.893332   clock uncertainty
                                  0.000000   24.893332   clock reconvergence pessimism
                                 -0.123402   24.769930   library setup time
                                             24.769930   data required time
---------------------------------------------------------------------------------------------
                                             24.769930   data required time
                                             -1.157399   data arrival time
---------------------------------------------------------------------------------------------
                                             23.612530   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000047    0.144052 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002409    0.018245    0.159850    0.303901 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.018245    0.000006    0.303908 v hold3/A (sg13g2_dlygate4sd3_1)
     1    0.009246    0.054722    0.387479    0.691387 v hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054722    0.000026    0.691413 v fanout73/A (sg13g2_buf_8)
     7    0.037881    0.029804    0.093321    0.784734 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029804    0.000050    0.784783 v _128_/A (sg13g2_inv_2)
     5    0.018180    0.044490    0.046474    0.831257 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.044490    0.000056    0.831313 ^ _293_/D (sg13g2_dfrbpq_1)
                                              0.831313   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.012233    0.028486    0.010056   25.010056 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000   25.010056 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068345   25.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000060   25.078461 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065542   25.144003 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000048   25.144051 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.894053   clock uncertainty
                                  0.000000   24.894053   clock reconvergence pessimism
                                 -0.120251   24.773802   library setup time
                                             24.773802   data required time
---------------------------------------------------------------------------------------------
                                             24.773802   data required time
                                             -0.831313   data arrival time
---------------------------------------------------------------------------------------------
                                             23.942488   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004189    0.018038    0.002914    5.002914 v rst (in)
                                                         rst (net)
                      0.018038    0.000000    5.002914 v input1/A (sg13g2_buf_1)
     2    0.012456    0.046900    0.080659    5.083574 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046900    0.000043    5.083617 v fanout74/A (sg13g2_buf_8)
     8    0.031371    0.027428    0.087223    5.170839 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027433    0.000220    5.171060 v _292_/A (sg13g2_inv_1)
     1    0.006220    0.033682    0.038340    5.209399 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.033682    0.000023    5.209423 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              5.209423   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.012233    0.028486    0.010056   25.010056 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000   25.010056 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068345   25.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000060   25.078461 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065542   25.144003 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000023   25.144026 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.894028   clock uncertainty
                                  0.000000   24.894028   clock reconvergence pessimism
                                 -0.123802   24.770226   library recovery time
                                             24.770226   data required time
---------------------------------------------------------------------------------------------
                                             24.770226   data required time
                                             -5.209423   data arrival time
---------------------------------------------------------------------------------------------
                                             19.560802   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000023    0.144027 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.001962    0.017275    0.158756    0.302784 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017275    0.000003    0.302787 v hold4/A (sg13g2_dlygate4sd3_1)
     2    0.015101    0.074488    0.407377    0.710163 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.074488    0.000025    0.710188 v fanout71/A (sg13g2_buf_8)
     8    0.035523    0.029654    0.101912    0.812100 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.029662    0.000209    0.812309 v fanout70/A (sg13g2_buf_8)
     8    0.034612    0.027941    0.080129    0.892437 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.027941    0.000036    0.892473 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017791    0.203066    0.188077    1.080550 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.203066    0.000073    1.080623 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.008804    0.087777    0.138699    1.219322 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.087777    0.000034    1.219356 v _267_/A1 (sg13g2_o21ai_1)
     1    0.003446    0.075830    0.109620    1.328976 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.075830    0.000005    1.328981 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.004148    0.052985    0.075514    1.404495 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.052985    0.000014    1.404509 v _273_/A (sg13g2_nor2_1)
     1    0.005095    0.063349    0.076915    1.481424 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.063349    0.000029    1.481453 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.004150    0.056125    0.068114    1.549567 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.056125    0.000023    1.549590 v output15/A (sg13g2_buf_1)
     1    0.006767    0.031088    0.082852    1.632442 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.031088    0.000018    1.632460 v sine_out[1] (out)
                                              1.632460   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.632460   data arrival time
---------------------------------------------------------------------------------------------
                                             18.117540   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_typ_1p20V_25C: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_typ_1p20V_25C: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_typ_1p20V_25C: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           1.888562e-05 0.000000e+00 4.691985e-09 1.889031e-05  59.7%
Combinational        2.277340e-07 2.773474e-07 4.177117e-08 5.468526e-07   1.7%
Clock                8.900437e-06 3.305443e-06 2.141074e-09 1.220802e-05  38.6%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                2.801379e-05 3.582790e-06 4.860422e-08 3.164518e-05 100.0%
                            88.5%        11.3%         0.2%
Writing metric power__internal__total: 2.801379196171183e-5
Writing metric power__switching__total: 3.5827902138407808e-6
Writing metric power__leakage__total: 4.860421753960509e-8
Writing metric power__total: 3.1645184208173305e-5

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
Writing metric clock__skew__worst_hold__corner:nom_typ_1p20V_25C: -0.2507087386433896
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.143327 source latency _296_/CLK ^
-0.144036 target latency _300_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
-0.250709 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
Writing metric clock__skew__worst_setup__corner:nom_typ_1p20V_25C: 0.2507246148330907
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.144052 source latency _293_/CLK ^
-0.143327 target latency _296_/CLK ^
0.250000 clock uncertainty
0.000000 CRPR
--------------
0.250725 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
Writing metric timing__hold__ws__corner:nom_typ_1p20V_25C: 0.4601014699464284
nom_typ_1p20V_25C: 0.4601014699464284
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
Writing metric timing__setup__ws__corner:nom_typ_1p20V_25C: 18.117539981075137
nom_typ_1p20V_25C: 18.117539981075137
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
Writing metric timing__hold__tns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
Writing metric timing__setup__tns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
Writing metric timing__hold__wns__corner:nom_typ_1p20V_25C: 0
nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
Writing metric timing__setup__wns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
Writing metric timing__hold_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__hold_r2r__ws__corner:nom_typ_1p20V_25C: 0.460101
Writing metric timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__setup_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__setup_r2r__ws__corner:nom_typ_1p20V_25C: 22.722462
Writing metric timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 25.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                  25.000000    0.000000 12.500000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.143327         network latency _296_/CLK
        0.144052 network latency _293_/CLK
---------------
0.143327 0.144052 latency
        0.000725 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.150655         network latency _296_/CLK
        0.151192 network latency _293_/CLK
---------------
0.150655 0.151192 latency
        0.000537 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 2.28 fmax = 439.07
%OL_END_REPORT
