
Smart_Pillbox.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000040b4  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000028  0800423c  0800423c  0001423c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08004264  08004264  00014264  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08004268  08004268  00014268  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000704  20000000  0800426c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020704  2**0
                  CONTENTS
  7 .bss          00000048  20000704  20000704  00020704  2**2
                  ALLOC
  8 ._user_heap_stack 00000080  2000074c  2000074c  00020704  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020704  2**0
                  CONTENTS, READONLY
 10 .debug_info   00008db9  00000000  00000000  00020734  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00001ed0  00000000  00000000  000294ed  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000be0  00000000  00000000  0002b3c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000ab0  00000000  00000000  0002bfa0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00004b15  00000000  00000000  0002ca50  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00002a5a  00000000  00000000  00031565  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00033fbf  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002f50  00000000  00000000  0003403c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000704 	.word	0x20000704
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08004224 	.word	0x08004224

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000708 	.word	0x20000708
 80001c4:	08004224 	.word	0x08004224

080001c8 <LL_ADC_REG_SetSequencerRanks>:
  *         (5) On STM32F3, ADC channel available only on all ADC instances, but
  *             only one ADC instance is allowed to be connected to VrefInt at the same time.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b089      	sub	sp, #36	; 0x24
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	60f8      	str	r0, [r7, #12]
 80001d0:	60b9      	str	r1, [r7, #8]
 80001d2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, __ADC_MASK_SHIFT(Rank, ADC_REG_SQRX_REGOFFSET_MASK));
 80001d4:	68fb      	ldr	r3, [r7, #12]
 80001d6:	3330      	adds	r3, #48	; 0x30
 80001d8:	4619      	mov	r1, r3
 80001da:	68bb      	ldr	r3, [r7, #8]
 80001dc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80001e0:	f44f 7240 	mov.w	r2, #768	; 0x300
 80001e4:	61ba      	str	r2, [r7, #24]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80001e6:	69ba      	ldr	r2, [r7, #24]
 80001e8:	fa92 f2a2 	rbit	r2, r2
 80001ec:	617a      	str	r2, [r7, #20]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80001ee:	697a      	ldr	r2, [r7, #20]
 80001f0:	fab2 f282 	clz	r2, r2
 80001f4:	b2d2      	uxtb	r2, r2
 80001f6:	40d3      	lsrs	r3, r2
 80001f8:	009b      	lsls	r3, r3, #2
 80001fa:	440b      	add	r3, r1
 80001fc:	61fb      	str	r3, [r7, #28]
  
  MODIFY_REG(*preg,
 80001fe:	69fb      	ldr	r3, [r7, #28]
 8000200:	681a      	ldr	r2, [r3, #0]
 8000202:	68bb      	ldr	r3, [r7, #8]
 8000204:	f003 031f 	and.w	r3, r3, #31
 8000208:	211f      	movs	r1, #31
 800020a:	fa01 f303 	lsl.w	r3, r1, r3
 800020e:	43db      	mvns	r3, r3
 8000210:	401a      	ands	r2, r3
 8000212:	687b      	ldr	r3, [r7, #4]
 8000214:	0e9b      	lsrs	r3, r3, #26
 8000216:	f003 011f 	and.w	r1, r3, #31
 800021a:	68bb      	ldr	r3, [r7, #8]
 800021c:	f003 031f 	and.w	r3, r3, #31
 8000220:	fa01 f303 	lsl.w	r3, r1, r3
 8000224:	431a      	orrs	r2, r3
 8000226:	69fb      	ldr	r3, [r7, #28]
 8000228:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800022a:	bf00      	nop
 800022c:	3724      	adds	r7, #36	; 0x24
 800022e:	46bd      	mov	sp, r7
 8000230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000234:	4770      	bx	lr

08000236 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_181CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_601CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8000236:	b480      	push	{r7}
 8000238:	b08d      	sub	sp, #52	; 0x34
 800023a:	af00      	add	r7, sp, #0
 800023c:	60f8      	str	r0, [r7, #12]
 800023e:	60b9      	str	r1, [r7, #8]
 8000240:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPRX_REGOFFSET_MASK));
 8000242:	68fb      	ldr	r3, [r7, #12]
 8000244:	3314      	adds	r3, #20
 8000246:	4619      	mov	r1, r3
 8000248:	68bb      	ldr	r3, [r7, #8]
 800024a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800024e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8000252:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000254:	69ba      	ldr	r2, [r7, #24]
 8000256:	fa92 f2a2 	rbit	r2, r2
 800025a:	617a      	str	r2, [r7, #20]
  return result;
 800025c:	697a      	ldr	r2, [r7, #20]
 800025e:	fab2 f282 	clz	r2, r2
 8000262:	b2d2      	uxtb	r2, r2
 8000264:	40d3      	lsrs	r3, r2
 8000266:	009b      	lsls	r3, r3, #2
 8000268:	440b      	add	r3, r1
 800026a:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  MODIFY_REG(*preg,
 800026c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800026e:	681a      	ldr	r2, [r3, #0]
 8000270:	68bb      	ldr	r3, [r7, #8]
 8000272:	f003 73f8 	and.w	r3, r3, #32505856	; 0x1f00000
 8000276:	f04f 71f8 	mov.w	r1, #32505856	; 0x1f00000
 800027a:	6239      	str	r1, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800027c:	6a39      	ldr	r1, [r7, #32]
 800027e:	fa91 f1a1 	rbit	r1, r1
 8000282:	61f9      	str	r1, [r7, #28]
  return result;
 8000284:	69f9      	ldr	r1, [r7, #28]
 8000286:	fab1 f181 	clz	r1, r1
 800028a:	b2c9      	uxtb	r1, r1
 800028c:	40cb      	lsrs	r3, r1
 800028e:	2107      	movs	r1, #7
 8000290:	fa01 f303 	lsl.w	r3, r1, r3
 8000294:	43db      	mvns	r3, r3
 8000296:	401a      	ands	r2, r3
 8000298:	68bb      	ldr	r3, [r7, #8]
 800029a:	f003 73f8 	and.w	r3, r3, #32505856	; 0x1f00000
 800029e:	f04f 71f8 	mov.w	r1, #32505856	; 0x1f00000
 80002a2:	62b9      	str	r1, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80002a4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80002a6:	fa91 f1a1 	rbit	r1, r1
 80002aa:	6279      	str	r1, [r7, #36]	; 0x24
  return result;
 80002ac:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80002ae:	fab1 f181 	clz	r1, r1
 80002b2:	b2c9      	uxtb	r1, r1
 80002b4:	40cb      	lsrs	r3, r1
 80002b6:	6879      	ldr	r1, [r7, #4]
 80002b8:	fa01 f303 	lsl.w	r3, r1, r3
 80002bc:	431a      	orrs	r2, r3
 80002be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80002c0:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK),
             SamplingTime   << __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK));
}
 80002c2:	bf00      	nop
 80002c4:	3734      	adds	r7, #52	; 0x34
 80002c6:	46bd      	mov	sp, r7
 80002c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002cc:	4770      	bx	lr
	...

080002d0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80002d0:	b480      	push	{r7}
 80002d2:	b085      	sub	sp, #20
 80002d4:	af00      	add	r7, sp, #0
 80002d6:	60f8      	str	r0, [r7, #12]
 80002d8:	60b9      	str	r1, [r7, #8]
 80002da:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80002dc:	68fb      	ldr	r3, [r7, #12]
 80002de:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80002e2:	68b9      	ldr	r1, [r7, #8]
 80002e4:	4b0b      	ldr	r3, [pc, #44]	; (8000314 <LL_ADC_SetChannelSingleDiff+0x44>)
 80002e6:	400b      	ands	r3, r1
 80002e8:	43db      	mvns	r3, r3
 80002ea:	401a      	ands	r2, r3
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	f003 0318 	and.w	r3, r3, #24
 80002f2:	4908      	ldr	r1, [pc, #32]	; (8000314 <LL_ADC_SetChannelSingleDiff+0x44>)
 80002f4:	40d9      	lsrs	r1, r3
 80002f6:	68bb      	ldr	r3, [r7, #8]
 80002f8:	4019      	ands	r1, r3
 80002fa:	4b06      	ldr	r3, [pc, #24]	; (8000314 <LL_ADC_SetChannelSingleDiff+0x44>)
 80002fc:	400b      	ands	r3, r1
 80002fe:	431a      	orrs	r2, r3
 8000300:	68fb      	ldr	r3, [r7, #12]
 8000302:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8000306:	bf00      	nop
 8000308:	3714      	adds	r7, #20
 800030a:	46bd      	mov	sp, r7
 800030c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000310:	4770      	bx	lr
 8000312:	bf00      	nop
 8000314:	0007fffe 	.word	0x0007fffe

08000318 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8000318:	b480      	push	{r7}
 800031a:	b083      	sub	sp, #12
 800031c:	af00      	add	r7, sp, #0
 800031e:	6078      	str	r0, [r7, #4]
  /* 1. Set the intermediate state before moving the ADC voltage regulator    */
  /*    to state enable.                                                      */
  CLEAR_BIT(ADCx->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8000320:	687b      	ldr	r3, [r7, #4]
 8000322:	689b      	ldr	r3, [r3, #8]
 8000324:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8000328:	687b      	ldr	r3, [r7, #4]
 800032a:	609a      	str	r2, [r3, #8]
  /* 2. Set the final state of ADC voltage regulator enable                   */
  /*    (ADVREGEN bits set to 0x01).                                          */
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800032c:	687b      	ldr	r3, [r7, #4]
 800032e:	689b      	ldr	r3, [r3, #8]
 8000330:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8000334:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000338:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800033c:	687b      	ldr	r3, [r7, #4]
 800033e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN_0);
}
 8000340:	bf00      	nop
 8000342:	370c      	adds	r7, #12
 8000344:	46bd      	mov	sp, r7
 8000346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800034a:	4770      	bx	lr

0800034c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800034c:	b480      	push	{r7}
 800034e:	b083      	sub	sp, #12
 8000350:	af00      	add	r7, sp, #0
 8000352:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000354:	687b      	ldr	r3, [r7, #4]
 8000356:	689b      	ldr	r3, [r3, #8]
 8000358:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800035c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000360:	f043 0201 	orr.w	r2, r3, #1
 8000364:	687b      	ldr	r3, [r7, #4]
 8000366:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8000368:	bf00      	nop
 800036a:	370c      	adds	r7, #12
 800036c:	46bd      	mov	sp, r7
 800036e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000372:	4770      	bx	lr

08000374 <LL_ADC_StartCalibration>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_StartCalibration(ADC_TypeDef *ADCx, uint32_t SingleDiff)
{
 8000374:	b480      	push	{r7}
 8000376:	b083      	sub	sp, #12
 8000378:	af00      	add	r7, sp, #0
 800037a:	6078      	str	r0, [r7, #4]
 800037c:	6039      	str	r1, [r7, #0]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800037e:	687b      	ldr	r3, [r7, #4]
 8000380:	689b      	ldr	r3, [r3, #8]
 8000382:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8000386:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800038a:	683a      	ldr	r2, [r7, #0]
 800038c:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8000390:	4313      	orrs	r3, r2
 8000392:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8000396:	687b      	ldr	r3, [r7, #4]
 8000398:	609a      	str	r2, [r3, #8]
             ADC_CR_ADCALDIF | ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADCAL | (SingleDiff & ADC_SINGLEDIFF_CALIB_START_MASK));
}
 800039a:	bf00      	nop
 800039c:	370c      	adds	r7, #12
 800039e:	46bd      	mov	sp, r7
 80003a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003a4:	4770      	bx	lr

080003a6 <LL_ADC_IsCalibrationOnGoing>:
  * @rmtoll CR       ADCAL          LL_ADC_IsCalibrationOnGoing
  * @param  ADCx ADC instance
  * @retval 0: calibration complete, 1: calibration in progress.
  */
__STATIC_INLINE uint32_t LL_ADC_IsCalibrationOnGoing(ADC_TypeDef *ADCx)
{
 80003a6:	b480      	push	{r7}
 80003a8:	b083      	sub	sp, #12
 80003aa:	af00      	add	r7, sp, #0
 80003ac:	6078      	str	r0, [r7, #4]
  return (READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL));
 80003ae:	687b      	ldr	r3, [r7, #4]
 80003b0:	689b      	ldr	r3, [r3, #8]
 80003b2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80003b6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80003ba:	bf0c      	ite	eq
 80003bc:	2301      	moveq	r3, #1
 80003be:	2300      	movne	r3, #0
 80003c0:	b2db      	uxtb	r3, r3
}
 80003c2:	4618      	mov	r0, r3
 80003c4:	370c      	adds	r7, #12
 80003c6:	46bd      	mov	sp, r7
 80003c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003cc:	4770      	bx	lr

080003ce <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80003ce:	b480      	push	{r7}
 80003d0:	b083      	sub	sp, #12
 80003d2:	af00      	add	r7, sp, #0
 80003d4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80003d6:	687b      	ldr	r3, [r7, #4]
 80003d8:	689b      	ldr	r3, [r3, #8]
 80003da:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80003de:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80003e2:	f043 0204 	orr.w	r2, r3, #4
 80003e6:	687b      	ldr	r3, [r7, #4]
 80003e8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80003ea:	bf00      	nop
 80003ec:	370c      	adds	r7, #12
 80003ee:	46bd      	mov	sp, r7
 80003f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003f4:	4770      	bx	lr

080003f6 <LL_ADC_REG_ReadConversionData8>:
  * @rmtoll DR       RDATA          LL_ADC_REG_ReadConversionData8
  * @param  ADCx ADC instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_ADC_REG_ReadConversionData8(ADC_TypeDef *ADCx)
{
 80003f6:	b480      	push	{r7}
 80003f8:	b083      	sub	sp, #12
 80003fa:	af00      	add	r7, sp, #0
 80003fc:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 80003fe:	687b      	ldr	r3, [r7, #4]
 8000400:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000402:	b2db      	uxtb	r3, r3
}
 8000404:	4618      	mov	r0, r3
 8000406:	370c      	adds	r7, #12
 8000408:	46bd      	mov	sp, r7
 800040a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800040e:	4770      	bx	lr

08000410 <LL_ADC_IsActiveFlag_ADRDY>:
  * @rmtoll ISR      ADRDY          LL_ADC_IsActiveFlag_ADRDY
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_ADRDY(ADC_TypeDef *ADCx)
{
 8000410:	b480      	push	{r7}
 8000412:	b083      	sub	sp, #12
 8000414:	af00      	add	r7, sp, #0
 8000416:	6078      	str	r0, [r7, #4]
  return (READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY));
 8000418:	687b      	ldr	r3, [r7, #4]
 800041a:	681b      	ldr	r3, [r3, #0]
 800041c:	f003 0301 	and.w	r3, r3, #1
 8000420:	2b01      	cmp	r3, #1
 8000422:	bf0c      	ite	eq
 8000424:	2301      	moveq	r3, #1
 8000426:	2300      	movne	r3, #0
 8000428:	b2db      	uxtb	r3, r3
}
 800042a:	4618      	mov	r0, r3
 800042c:	370c      	adds	r7, #12
 800042e:	46bd      	mov	sp, r7
 8000430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000434:	4770      	bx	lr

08000436 <LL_ADC_IsActiveFlag_EOC>:
  * @rmtoll ISR      EOC            LL_ADC_IsActiveFlag_EOC
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOC(ADC_TypeDef *ADCx)
{
 8000436:	b480      	push	{r7}
 8000438:	b083      	sub	sp, #12
 800043a:	af00      	add	r7, sp, #0
 800043c:	6078      	str	r0, [r7, #4]
  return (READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC));
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	681b      	ldr	r3, [r3, #0]
 8000442:	f003 0304 	and.w	r3, r3, #4
 8000446:	2b04      	cmp	r3, #4
 8000448:	bf0c      	ite	eq
 800044a:	2301      	moveq	r3, #1
 800044c:	2300      	movne	r3, #0
 800044e:	b2db      	uxtb	r3, r3
}
 8000450:	4618      	mov	r0, r3
 8000452:	370c      	adds	r7, #12
 8000454:	46bd      	mov	sp, r7
 8000456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800045a:	4770      	bx	lr

0800045c <LL_ADC_ClearFlag_EOC>:
  * @rmtoll ISR      EOC            LL_ADC_ClearFlag_EOC
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_EOC(ADC_TypeDef *ADCx)
{
 800045c:	b480      	push	{r7}
 800045e:	b083      	sub	sp, #12
 8000460:	af00      	add	r7, sp, #0
 8000462:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8000464:	687b      	ldr	r3, [r7, #4]
 8000466:	2204      	movs	r2, #4
 8000468:	601a      	str	r2, [r3, #0]
}
 800046a:	bf00      	nop
 800046c:	370c      	adds	r7, #12
 800046e:	46bd      	mov	sp, r7
 8000470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000474:	4770      	bx	lr
	...

08000478 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000478:	b480      	push	{r7}
 800047a:	b085      	sub	sp, #20
 800047c:	af00      	add	r7, sp, #0
 800047e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 8000480:	4908      	ldr	r1, [pc, #32]	; (80004a4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000482:	4b08      	ldr	r3, [pc, #32]	; (80004a4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000484:	695a      	ldr	r2, [r3, #20]
 8000486:	687b      	ldr	r3, [r7, #4]
 8000488:	4313      	orrs	r3, r2
 800048a:	614b      	str	r3, [r1, #20]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 800048c:	4b05      	ldr	r3, [pc, #20]	; (80004a4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800048e:	695a      	ldr	r2, [r3, #20]
 8000490:	687b      	ldr	r3, [r7, #4]
 8000492:	4013      	ands	r3, r2
 8000494:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000496:	68fb      	ldr	r3, [r7, #12]
}
 8000498:	bf00      	nop
 800049a:	3714      	adds	r7, #20
 800049c:	46bd      	mov	sp, r7
 800049e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004a2:	4770      	bx	lr
 80004a4:	40021000 	.word	0x40021000

080004a8 <MX_ADC1_Init>:
const uint32_t ADC_Sampling_Time_Map[ADC_Channel_Num] = {LL_ADC_SAMPLINGTIME_601CYCLES_5, LL_ADC_SAMPLINGTIME_601CYCLES_5};
/* USER CODE END 0 */

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	b094      	sub	sp, #80	; 0x50
 80004ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 80004ae:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80004b2:	2200      	movs	r2, #0
 80004b4:	601a      	str	r2, [r3, #0]
 80004b6:	605a      	str	r2, [r3, #4]
 80004b8:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 80004ba:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80004be:	2200      	movs	r2, #0
 80004c0:	601a      	str	r2, [r3, #0]
 80004c2:	605a      	str	r2, [r3, #4]
 80004c4:	609a      	str	r2, [r3, #8]
 80004c6:	60da      	str	r2, [r3, #12]
 80004c8:	611a      	str	r2, [r3, #16]
 80004ca:	615a      	str	r2, [r3, #20]
  LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 80004cc:	f107 0318 	add.w	r3, r7, #24
 80004d0:	2200      	movs	r2, #0
 80004d2:	601a      	str	r2, [r3, #0]
 80004d4:	605a      	str	r2, [r3, #4]
 80004d6:	609a      	str	r2, [r3, #8]
 80004d8:	60da      	str	r2, [r3, #12]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004da:	463b      	mov	r3, r7
 80004dc:	2200      	movs	r2, #0
 80004de:	601a      	str	r2, [r3, #0]
 80004e0:	605a      	str	r2, [r3, #4]
 80004e2:	609a      	str	r2, [r3, #8]
 80004e4:	60da      	str	r2, [r3, #12]
 80004e6:	611a      	str	r2, [r3, #16]
 80004e8:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_ADC12);
 80004ea:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 80004ee:	f7ff ffc3 	bl	8000478 <LL_AHB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80004f2:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80004f6:	f7ff ffbf 	bl	8000478 <LL_AHB1_GRP1_EnableClock>
  /**ADC1 GPIO Configuration
  PA0   ------> ADC1_IN1
  PA1   ------> ADC1_IN2
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1;
 80004fa:	2303      	movs	r3, #3
 80004fc:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 80004fe:	2303      	movs	r3, #3
 8000500:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000502:	2300      	movs	r3, #0
 8000504:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000506:	463b      	mov	r3, r7
 8000508:	4619      	mov	r1, r3
 800050a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800050e:	f002 fdc6 	bl	800309e <LL_GPIO_Init>
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_8B;
 8000512:	2310      	movs	r3, #16
 8000514:	643b      	str	r3, [r7, #64]	; 0x40
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 8000516:	2300      	movs	r3, #0
 8000518:	647b      	str	r3, [r7, #68]	; 0x44
  ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 800051a:	2300      	movs	r3, #0
 800051c:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 800051e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000522:	4619      	mov	r1, r3
 8000524:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8000528:	f002 fc44 	bl	8002db4 <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 800052c:	2300      	movs	r3, #0
 800052e:	62bb      	str	r3, [r7, #40]	; 0x28
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_DISABLE;
 8000530:	2300      	movs	r3, #0
 8000532:	62fb      	str	r3, [r7, #44]	; 0x2c
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 8000534:	2300      	movs	r3, #0
 8000536:	633b      	str	r3, [r7, #48]	; 0x30
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 8000538:	2300      	movs	r3, #0
 800053a:	637b      	str	r3, [r7, #52]	; 0x34
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_LIMITED;
 800053c:	2301      	movs	r3, #1
 800053e:	63bb      	str	r3, [r7, #56]	; 0x38
  ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_OVERWRITTEN;
 8000540:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000544:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 8000546:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800054a:	4619      	mov	r1, r3
 800054c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8000550:	f002 fc56 	bl	8002e00 <LL_ADC_REG_Init>
  ADC_CommonInitStruct.CommonClock = LL_ADC_CLOCK_ASYNC_DIV1;
 8000554:	2300      	movs	r3, #0
 8000556:	61bb      	str	r3, [r7, #24]
  ADC_CommonInitStruct.Multimode = LL_ADC_MULTI_INDEPENDENT;
 8000558:	2300      	movs	r3, #0
 800055a:	61fb      	str	r3, [r7, #28]
  LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC1), &ADC_CommonInitStruct);
 800055c:	f107 0318 	add.w	r3, r7, #24
 8000560:	4619      	mov	r1, r3
 8000562:	481a      	ldr	r0, [pc, #104]	; (80005cc <MX_ADC1_Init+0x124>)
 8000564:	f002 fbe6 	bl	8002d34 <LL_ADC_CommonInit>

  /* Enable ADC internal voltage regulator */
  LL_ADC_EnableInternalRegulator(ADC1);
 8000568:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800056c:	f7ff fed4 	bl	8000318 <LL_ADC_EnableInternalRegulator>
  /* Note: Variable divided by 2 to compensate partially */
  /* CPU processing cycles (depends on compilation optimization). */
  /* Note: If system core clock frequency is below 200kHz, wait time */
  /* is only a few CPU processing cycles. */
  uint32_t wait_loop_index;
  wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / (100000 * 2))) / 10);
 8000570:	4b17      	ldr	r3, [pc, #92]	; (80005d0 <MX_ADC1_Init+0x128>)
 8000572:	681b      	ldr	r3, [r3, #0]
 8000574:	099b      	lsrs	r3, r3, #6
 8000576:	4a17      	ldr	r2, [pc, #92]	; (80005d4 <MX_ADC1_Init+0x12c>)
 8000578:	fba2 2303 	umull	r2, r3, r2, r3
 800057c:	099a      	lsrs	r2, r3, #6
 800057e:	4613      	mov	r3, r2
 8000580:	009b      	lsls	r3, r3, #2
 8000582:	4413      	add	r3, r2
 8000584:	005b      	lsls	r3, r3, #1
 8000586:	461a      	mov	r2, r3
 8000588:	4b13      	ldr	r3, [pc, #76]	; (80005d8 <MX_ADC1_Init+0x130>)
 800058a:	fba3 2302 	umull	r2, r3, r3, r2
 800058e:	08db      	lsrs	r3, r3, #3
 8000590:	64fb      	str	r3, [r7, #76]	; 0x4c
  while(wait_loop_index != 0)
 8000592:	e002      	b.n	800059a <MX_ADC1_Init+0xf2>
  {
    wait_loop_index--;
 8000594:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000596:	3b01      	subs	r3, #1
 8000598:	64fb      	str	r3, [r7, #76]	; 0x4c
  while(wait_loop_index != 0)
 800059a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800059c:	2b00      	cmp	r3, #0
 800059e:	d1f9      	bne.n	8000594 <MX_ADC1_Init+0xec>
  }
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_1);
 80005a0:	4a0e      	ldr	r2, [pc, #56]	; (80005dc <MX_ADC1_Init+0x134>)
 80005a2:	2106      	movs	r1, #6
 80005a4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80005a8:	f7ff fe0e 	bl	80001c8 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SAMPLINGTIME_601CYCLES_5);
 80005ac:	2207      	movs	r2, #7
 80005ae:	490b      	ldr	r1, [pc, #44]	; (80005dc <MX_ADC1_Init+0x134>)
 80005b0:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80005b4:	f7ff fe3f 	bl	8000236 <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SINGLE_ENDED);
 80005b8:	227f      	movs	r2, #127	; 0x7f
 80005ba:	4908      	ldr	r1, [pc, #32]	; (80005dc <MX_ADC1_Init+0x134>)
 80005bc:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80005c0:	f7ff fe86 	bl	80002d0 <LL_ADC_SetChannelSingleDiff>
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80005c4:	bf00      	nop
 80005c6:	3750      	adds	r7, #80	; 0x50
 80005c8:	46bd      	mov	sp, r7
 80005ca:	bd80      	pop	{r7, pc}
 80005cc:	50000300 	.word	0x50000300
 80005d0:	20000204 	.word	0x20000204
 80005d4:	053e2d63 	.word	0x053e2d63
 80005d8:	cccccccd 	.word	0xcccccccd
 80005dc:	04300002 	.word	0x04300002

080005e0 <MX_ADC1_Enable>:

/* USER CODE BEGIN 1 */

/*This function enable ADC*/
void MX_ADC1_Enable(void)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	af00      	add	r7, sp, #0
	LL_ADC_Enable(ADC1);
 80005e4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80005e8:	f7ff feb0 	bl	800034c <LL_ADC_Enable>
	while(!LL_ADC_IsActiveFlag_ADRDY(ADC1));
 80005ec:	bf00      	nop
 80005ee:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80005f2:	f7ff ff0d 	bl	8000410 <LL_ADC_IsActiveFlag_ADRDY>
 80005f6:	4603      	mov	r3, r0
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	d0f8      	beq.n	80005ee <MX_ADC1_Enable+0xe>

	return;
 80005fc:	bf00      	nop
}
 80005fe:	bd80      	pop	{r7, pc}

08000600 <MX_ADC1_Calibration>:
/*This Function start the ADC calibration and wait into the cycle until calibration is in progress*/
void MX_ADC1_Calibration(void)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	af00      	add	r7, sp, #0
	LL_ADC_StartCalibration(ADC1, LL_ADC_SINGLE_ENDED);
 8000604:	217f      	movs	r1, #127	; 0x7f
 8000606:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800060a:	f7ff feb3 	bl	8000374 <LL_ADC_StartCalibration>
	while(LL_ADC_IsCalibrationOnGoing(ADC1));
 800060e:	bf00      	nop
 8000610:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8000614:	f7ff fec7 	bl	80003a6 <LL_ADC_IsCalibrationOnGoing>
 8000618:	4603      	mov	r3, r0
 800061a:	2b00      	cmp	r3, #0
 800061c:	d1f8      	bne.n	8000610 <MX_ADC1_Calibration+0x10>

	return;
 800061e:	bf00      	nop
}
 8000620:	bd80      	pop	{r7, pc}
	...

08000624 <MX_ADC1_SetChannel>:
 * just use one of the following arguments:
 * Channel 1: ADC_Channel_1
 * Channel 2: ADC_Channel_2
 */
void MX_ADC1_SetChannel(uint32_t Channel)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b082      	sub	sp, #8
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]
	LL_ADC_REG_SetSequencerRanks(ADC1,LL_ADC_REG_RANK_1, ADC_Channel_Map[Channel]);
 800062c:	4a0d      	ldr	r2, [pc, #52]	; (8000664 <MX_ADC1_SetChannel+0x40>)
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000634:	461a      	mov	r2, r3
 8000636:	2106      	movs	r1, #6
 8000638:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800063c:	f7ff fdc4 	bl	80001c8 <LL_ADC_REG_SetSequencerRanks>
	LL_ADC_SetChannelSamplingTime(ADC1,ADC_Channel_Map[Channel],ADC_Sampling_Time_Map[Channel]);
 8000640:	4a08      	ldr	r2, [pc, #32]	; (8000664 <MX_ADC1_SetChannel+0x40>)
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8000648:	4a07      	ldr	r2, [pc, #28]	; (8000668 <MX_ADC1_SetChannel+0x44>)
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000650:	461a      	mov	r2, r3
 8000652:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8000656:	f7ff fdee 	bl	8000236 <LL_ADC_SetChannelSamplingTime>

	return;
 800065a:	bf00      	nop
}
 800065c:	3708      	adds	r7, #8
 800065e:	46bd      	mov	sp, r7
 8000660:	bd80      	pop	{r7, pc}
 8000662:	bf00      	nop
 8000664:	08004254 	.word	0x08004254
 8000668:	0800425c 	.word	0x0800425c

0800066c <MX_ADC1_StartConversion>:

/*This function start the ADC conversion process*/
void MX_ADC1_StartConversion(void)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	af00      	add	r7, sp, #0
	LL_ADC_REG_StartConversion(ADC1);
 8000670:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8000674:	f7ff feab 	bl	80003ce <LL_ADC_REG_StartConversion>
	/*This cycle waits until the end of conversion flag is active*/
	while(!LL_ADC_IsActiveFlag_EOC(ADC1));
 8000678:	bf00      	nop
 800067a:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800067e:	f7ff feda 	bl	8000436 <LL_ADC_IsActiveFlag_EOC>
 8000682:	4603      	mov	r3, r0
 8000684:	2b00      	cmp	r3, #0
 8000686:	d0f8      	beq.n	800067a <MX_ADC1_StartConversion+0xe>
	/*When ADC finish the conversion just clear the EOC flag*/
	LL_ADC_ClearFlag_EOC(ADC1);
 8000688:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800068c:	f7ff fee6 	bl	800045c <LL_ADC_ClearFlag_EOC>

	return;
 8000690:	bf00      	nop
}
 8000692:	bd80      	pop	{r7, pc}

08000694 <MX_ADC1_GetValue>:

/*This function get the ADC value on a 8 bits format*/
uint16_t MX_ADC1_GetValue(void)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	b082      	sub	sp, #8
 8000698:	af00      	add	r7, sp, #0
	uint16_t ADC_value;
	ADC_value=LL_ADC_REG_ReadConversionData8(ADC1);
 800069a:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800069e:	f7ff feaa 	bl	80003f6 <LL_ADC_REG_ReadConversionData8>
 80006a2:	4603      	mov	r3, r0
 80006a4:	80fb      	strh	r3, [r7, #6]
	return ADC_value;
 80006a6:	88fb      	ldrh	r3, [r7, #6]
}
 80006a8:	4618      	mov	r0, r3
 80006aa:	3708      	adds	r7, #8
 80006ac:	46bd      	mov	sp, r7
 80006ae:	bd80      	pop	{r7, pc}

080006b0 <LL_AHB1_GRP1_EnableClock>:
{
 80006b0:	b480      	push	{r7}
 80006b2:	b085      	sub	sp, #20
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 80006b8:	4908      	ldr	r1, [pc, #32]	; (80006dc <LL_AHB1_GRP1_EnableClock+0x2c>)
 80006ba:	4b08      	ldr	r3, [pc, #32]	; (80006dc <LL_AHB1_GRP1_EnableClock+0x2c>)
 80006bc:	695a      	ldr	r2, [r3, #20]
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	4313      	orrs	r3, r2
 80006c2:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 80006c4:	4b05      	ldr	r3, [pc, #20]	; (80006dc <LL_AHB1_GRP1_EnableClock+0x2c>)
 80006c6:	695a      	ldr	r2, [r3, #20]
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	4013      	ands	r3, r2
 80006cc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80006ce:	68fb      	ldr	r3, [r7, #12]
}
 80006d0:	bf00      	nop
 80006d2:	3714      	adds	r7, #20
 80006d4:	46bd      	mov	sp, r7
 80006d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006da:	4770      	bx	lr
 80006dc:	40021000 	.word	0x40021000

080006e0 <LL_GPIO_IsInputPinSet>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80006e0:	b480      	push	{r7}
 80006e2:	b083      	sub	sp, #12
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]
 80006e8:	6039      	str	r1, [r7, #0]
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	691a      	ldr	r2, [r3, #16]
 80006ee:	683b      	ldr	r3, [r7, #0]
 80006f0:	401a      	ands	r2, r3
 80006f2:	683b      	ldr	r3, [r7, #0]
 80006f4:	429a      	cmp	r2, r3
 80006f6:	bf0c      	ite	eq
 80006f8:	2301      	moveq	r3, #1
 80006fa:	2300      	movne	r3, #0
 80006fc:	b2db      	uxtb	r3, r3
}
 80006fe:	4618      	mov	r0, r3
 8000700:	370c      	adds	r7, #12
 8000702:	46bd      	mov	sp, r7
 8000704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000708:	4770      	bx	lr

0800070a <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800070a:	b480      	push	{r7}
 800070c:	b083      	sub	sp, #12
 800070e:	af00      	add	r7, sp, #0
 8000710:	6078      	str	r0, [r7, #4]
 8000712:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	683a      	ldr	r2, [r7, #0]
 8000718:	619a      	str	r2, [r3, #24]
}
 800071a:	bf00      	nop
 800071c:	370c      	adds	r7, #12
 800071e:	46bd      	mov	sp, r7
 8000720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000724:	4770      	bx	lr

08000726 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000726:	b480      	push	{r7}
 8000728:	b083      	sub	sp, #12
 800072a:	af00      	add	r7, sp, #0
 800072c:	6078      	str	r0, [r7, #4]
 800072e:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	683a      	ldr	r2, [r7, #0]
 8000734:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000736:	bf00      	nop
 8000738:	370c      	adds	r7, #12
 800073a:	46bd      	mov	sp, r7
 800073c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000740:	4770      	bx	lr
	...

08000744 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	b086      	sub	sp, #24
 8000748:	af00      	add	r7, sp, #0

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800074a:	463b      	mov	r3, r7
 800074c:	2200      	movs	r2, #0
 800074e:	601a      	str	r2, [r3, #0]
 8000750:	605a      	str	r2, [r3, #4]
 8000752:	609a      	str	r2, [r3, #8]
 8000754:	60da      	str	r2, [r3, #12]
 8000756:	611a      	str	r2, [r3, #16]
 8000758:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 800075a:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800075e:	f7ff ffa7 	bl	80006b0 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8000762:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000766:	f7ff ffa3 	bl	80006b0 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 800076a:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800076e:	f7ff ff9f 	bl	80006b0 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_SetOutputPin(GPIOA, LCD_RESET_Pin|LCD_A0_Pin);
 8000772:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8000776:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800077a:	f7ff ffc6 	bl	800070a <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(LCD_CS_N_GPIO_Port, LCD_CS_N_Pin);
 800077e:	2140      	movs	r1, #64	; 0x40
 8000780:	483b      	ldr	r0, [pc, #236]	; (8000870 <MX_GPIO_Init+0x12c>)
 8000782:	f7ff ffc2 	bl	800070a <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED_G_GPIO_Port, LED_G_Pin);
 8000786:	2180      	movs	r1, #128	; 0x80
 8000788:	483a      	ldr	r0, [pc, #232]	; (8000874 <MX_GPIO_Init+0x130>)
 800078a:	f7ff ffcc 	bl	8000726 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED_B_GPIO_Port, LED_B_Pin);
 800078e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000792:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000796:	f7ff ffc6 	bl	8000726 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED_R_GPIO_Port, LED_R_Pin);
 800079a:	2110      	movs	r1, #16
 800079c:	4834      	ldr	r0, [pc, #208]	; (8000870 <MX_GPIO_Init+0x12c>)
 800079e:	f7ff ffc2 	bl	8000726 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = J_RIGHT_Pin|J_LEFT_Pin;
 80007a2:	2303      	movs	r3, #3
 80007a4:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80007a6:	2300      	movs	r3, #0
 80007a8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80007aa:	2300      	movs	r3, #0
 80007ac:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007ae:	463b      	mov	r3, r7
 80007b0:	4619      	mov	r1, r3
 80007b2:	4830      	ldr	r0, [pc, #192]	; (8000874 <MX_GPIO_Init+0x130>)
 80007b4:	f002 fc73 	bl	800309e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = J_UP_Pin;
 80007b8:	2310      	movs	r3, #16
 80007ba:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80007bc:	2300      	movs	r3, #0
 80007be:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80007c0:	2300      	movs	r3, #0
 80007c2:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(J_UP_GPIO_Port, &GPIO_InitStruct);
 80007c4:	463b      	mov	r3, r7
 80007c6:	4619      	mov	r1, r3
 80007c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80007cc:	f002 fc67 	bl	800309e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LCD_RESET_Pin|LCD_A0_Pin;
 80007d0:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80007d4:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80007d6:	2301      	movs	r3, #1
 80007d8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80007da:	2300      	movs	r3, #0
 80007dc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80007de:	2300      	movs	r3, #0
 80007e0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80007e2:	2301      	movs	r3, #1
 80007e4:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007e6:	463b      	mov	r3, r7
 80007e8:	4619      	mov	r1, r3
 80007ea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80007ee:	f002 fc56 	bl	800309e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = J_DOWN_Pin|J_CENTER_Pin;
 80007f2:	2321      	movs	r3, #33	; 0x21
 80007f4:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80007f6:	2300      	movs	r3, #0
 80007f8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80007fa:	2300      	movs	r3, #0
 80007fc:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007fe:	463b      	mov	r3, r7
 8000800:	4619      	mov	r1, r3
 8000802:	481b      	ldr	r0, [pc, #108]	; (8000870 <MX_GPIO_Init+0x12c>)
 8000804:	f002 fc4b 	bl	800309e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED_G_Pin;
 8000808:	2380      	movs	r3, #128	; 0x80
 800080a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800080c:	2301      	movs	r3, #1
 800080e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000810:	2300      	movs	r3, #0
 8000812:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000814:	2300      	movs	r3, #0
 8000816:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000818:	2300      	movs	r3, #0
 800081a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED_G_GPIO_Port, &GPIO_InitStruct);
 800081c:	463b      	mov	r3, r7
 800081e:	4619      	mov	r1, r3
 8000820:	4814      	ldr	r0, [pc, #80]	; (8000874 <MX_GPIO_Init+0x130>)
 8000822:	f002 fc3c 	bl	800309e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED_B_Pin;
 8000826:	f44f 7300 	mov.w	r3, #512	; 0x200
 800082a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800082c:	2301      	movs	r3, #1
 800082e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000830:	2300      	movs	r3, #0
 8000832:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000834:	2300      	movs	r3, #0
 8000836:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000838:	2300      	movs	r3, #0
 800083a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED_B_GPIO_Port, &GPIO_InitStruct);
 800083c:	463b      	mov	r3, r7
 800083e:	4619      	mov	r1, r3
 8000840:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000844:	f002 fc2b 	bl	800309e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED_R_Pin|LCD_CS_N_Pin;
 8000848:	2350      	movs	r3, #80	; 0x50
 800084a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800084c:	2301      	movs	r3, #1
 800084e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000850:	2300      	movs	r3, #0
 8000852:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000854:	2300      	movs	r3, #0
 8000856:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000858:	2300      	movs	r3, #0
 800085a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800085c:	463b      	mov	r3, r7
 800085e:	4619      	mov	r1, r3
 8000860:	4803      	ldr	r0, [pc, #12]	; (8000870 <MX_GPIO_Init+0x12c>)
 8000862:	f002 fc1c 	bl	800309e <LL_GPIO_Init>

}
 8000866:	bf00      	nop
 8000868:	3718      	adds	r7, #24
 800086a:	46bd      	mov	sp, r7
 800086c:	bd80      	pop	{r7, pc}
 800086e:	bf00      	nop
 8000870:	48000400 	.word	0x48000400
 8000874:	48000800 	.word	0x48000800

08000878 <MX_Joystick_Up>:

/* USER CODE BEGIN 2 */
short MX_Joystick_Up(){
 8000878:	b580      	push	{r7, lr}
 800087a:	b082      	sub	sp, #8
 800087c:	af00      	add	r7, sp, #0
	/* Deteccion de Joystick Up */
	short v = LL_GPIO_IsInputPinSet(GPIOA,J_UP_Pin);
 800087e:	2110      	movs	r1, #16
 8000880:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000884:	f7ff ff2c 	bl	80006e0 <LL_GPIO_IsInputPinSet>
 8000888:	4603      	mov	r3, r0
 800088a:	80fb      	strh	r3, [r7, #6]
	return v;
 800088c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8000890:	4618      	mov	r0, r3
 8000892:	3708      	adds	r7, #8
 8000894:	46bd      	mov	sp, r7
 8000896:	bd80      	pop	{r7, pc}

08000898 <MX_Joystick_Down>:
short MX_Joystick_Down(){
 8000898:	b580      	push	{r7, lr}
 800089a:	b082      	sub	sp, #8
 800089c:	af00      	add	r7, sp, #0
	/* Deteccion de Joystick Down */
	short v = LL_GPIO_IsInputPinSet(GPIOB,J_DOWN_Pin);
 800089e:	2101      	movs	r1, #1
 80008a0:	4805      	ldr	r0, [pc, #20]	; (80008b8 <MX_Joystick_Down+0x20>)
 80008a2:	f7ff ff1d 	bl	80006e0 <LL_GPIO_IsInputPinSet>
 80008a6:	4603      	mov	r3, r0
 80008a8:	80fb      	strh	r3, [r7, #6]
	return v;
 80008aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 80008ae:	4618      	mov	r0, r3
 80008b0:	3708      	adds	r7, #8
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bd80      	pop	{r7, pc}
 80008b6:	bf00      	nop
 80008b8:	48000400 	.word	0x48000400

080008bc <MX_Joystick_Right>:
short MX_Joystick_Right(){
 80008bc:	b580      	push	{r7, lr}
 80008be:	b082      	sub	sp, #8
 80008c0:	af00      	add	r7, sp, #0
	/* Deteccion de Joystick Right */
	short v = LL_GPIO_IsInputPinSet(GPIOC,J_RIGHT_Pin);
 80008c2:	2101      	movs	r1, #1
 80008c4:	4805      	ldr	r0, [pc, #20]	; (80008dc <MX_Joystick_Right+0x20>)
 80008c6:	f7ff ff0b 	bl	80006e0 <LL_GPIO_IsInputPinSet>
 80008ca:	4603      	mov	r3, r0
 80008cc:	80fb      	strh	r3, [r7, #6]
	return v;
 80008ce:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 80008d2:	4618      	mov	r0, r3
 80008d4:	3708      	adds	r7, #8
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bd80      	pop	{r7, pc}
 80008da:	bf00      	nop
 80008dc:	48000800 	.word	0x48000800

080008e0 <MX_Joystick_Left>:
short MX_Joystick_Left(){
 80008e0:	b580      	push	{r7, lr}
 80008e2:	b082      	sub	sp, #8
 80008e4:	af00      	add	r7, sp, #0
	/* Deteccion de Joystick Left */
	short v = LL_GPIO_IsInputPinSet(GPIOC,J_LEFT_Pin);
 80008e6:	2102      	movs	r1, #2
 80008e8:	4805      	ldr	r0, [pc, #20]	; (8000900 <MX_Joystick_Left+0x20>)
 80008ea:	f7ff fef9 	bl	80006e0 <LL_GPIO_IsInputPinSet>
 80008ee:	4603      	mov	r3, r0
 80008f0:	80fb      	strh	r3, [r7, #6]
	return v;
 80008f2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 80008f6:	4618      	mov	r0, r3
 80008f8:	3708      	adds	r7, #8
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bd80      	pop	{r7, pc}
 80008fe:	bf00      	nop
 8000900:	48000800 	.word	0x48000800

08000904 <MX_Joystick_Center>:
short MX_Joystick_Center(){
 8000904:	b580      	push	{r7, lr}
 8000906:	b082      	sub	sp, #8
 8000908:	af00      	add	r7, sp, #0
	/* Deteccion de Joystick Center */
	short v = LL_GPIO_IsInputPinSet(GPIOB,J_CENTER_Pin);
 800090a:	2120      	movs	r1, #32
 800090c:	4805      	ldr	r0, [pc, #20]	; (8000924 <MX_Joystick_Center+0x20>)
 800090e:	f7ff fee7 	bl	80006e0 <LL_GPIO_IsInputPinSet>
 8000912:	4603      	mov	r3, r0
 8000914:	80fb      	strh	r3, [r7, #6]
	return v;
 8000916:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 800091a:	4618      	mov	r0, r3
 800091c:	3708      	adds	r7, #8
 800091e:	46bd      	mov	sp, r7
 8000920:	bd80      	pop	{r7, pc}
 8000922:	bf00      	nop
 8000924:	48000400 	.word	0x48000400

08000928 <MX_RGB_Red>:
void MX_RGB_Red(short v){
 8000928:	b580      	push	{r7, lr}
 800092a:	b082      	sub	sp, #8
 800092c:	af00      	add	r7, sp, #0
 800092e:	4603      	mov	r3, r0
 8000930:	80fb      	strh	r3, [r7, #6]
	/* Activacion o desactivacion led R */
	if (v == 1)
 8000932:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000936:	2b01      	cmp	r3, #1
 8000938:	d104      	bne.n	8000944 <MX_RGB_Red+0x1c>
		LL_GPIO_SetOutputPin(GPIOB,LED_R_Pin);
 800093a:	2110      	movs	r1, #16
 800093c:	4807      	ldr	r0, [pc, #28]	; (800095c <MX_RGB_Red+0x34>)
 800093e:	f7ff fee4 	bl	800070a <LL_GPIO_SetOutputPin>
	else if (v == 0)
		LL_GPIO_ResetOutputPin(GPIOB,LED_R_Pin);
}
 8000942:	e007      	b.n	8000954 <MX_RGB_Red+0x2c>
	else if (v == 0)
 8000944:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000948:	2b00      	cmp	r3, #0
 800094a:	d103      	bne.n	8000954 <MX_RGB_Red+0x2c>
		LL_GPIO_ResetOutputPin(GPIOB,LED_R_Pin);
 800094c:	2110      	movs	r1, #16
 800094e:	4803      	ldr	r0, [pc, #12]	; (800095c <MX_RGB_Red+0x34>)
 8000950:	f7ff fee9 	bl	8000726 <LL_GPIO_ResetOutputPin>
}
 8000954:	bf00      	nop
 8000956:	3708      	adds	r7, #8
 8000958:	46bd      	mov	sp, r7
 800095a:	bd80      	pop	{r7, pc}
 800095c:	48000400 	.word	0x48000400

08000960 <MX_RGB_Green>:
void MX_RGB_Green(short v){
 8000960:	b580      	push	{r7, lr}
 8000962:	b082      	sub	sp, #8
 8000964:	af00      	add	r7, sp, #0
 8000966:	4603      	mov	r3, r0
 8000968:	80fb      	strh	r3, [r7, #6]
	/* Activacion o desactivacion led G */
	if (v == 1)
 800096a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800096e:	2b01      	cmp	r3, #1
 8000970:	d104      	bne.n	800097c <MX_RGB_Green+0x1c>
		LL_GPIO_SetOutputPin(GPIOC,LED_G_Pin);
 8000972:	2180      	movs	r1, #128	; 0x80
 8000974:	4807      	ldr	r0, [pc, #28]	; (8000994 <MX_RGB_Green+0x34>)
 8000976:	f7ff fec8 	bl	800070a <LL_GPIO_SetOutputPin>
	else if (v == 0)
		LL_GPIO_ResetOutputPin(GPIOC,LED_G_Pin);
}
 800097a:	e007      	b.n	800098c <MX_RGB_Green+0x2c>
	else if (v == 0)
 800097c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000980:	2b00      	cmp	r3, #0
 8000982:	d103      	bne.n	800098c <MX_RGB_Green+0x2c>
		LL_GPIO_ResetOutputPin(GPIOC,LED_G_Pin);
 8000984:	2180      	movs	r1, #128	; 0x80
 8000986:	4803      	ldr	r0, [pc, #12]	; (8000994 <MX_RGB_Green+0x34>)
 8000988:	f7ff fecd 	bl	8000726 <LL_GPIO_ResetOutputPin>
}
 800098c:	bf00      	nop
 800098e:	3708      	adds	r7, #8
 8000990:	46bd      	mov	sp, r7
 8000992:	bd80      	pop	{r7, pc}
 8000994:	48000800 	.word	0x48000800

08000998 <MX_RGB_Blue>:
void MX_RGB_Blue(short v){
 8000998:	b580      	push	{r7, lr}
 800099a:	b082      	sub	sp, #8
 800099c:	af00      	add	r7, sp, #0
 800099e:	4603      	mov	r3, r0
 80009a0:	80fb      	strh	r3, [r7, #6]
	/* Activacion o desactivacion led B */
	if (v == 1)
 80009a2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80009a6:	2b01      	cmp	r3, #1
 80009a8:	d106      	bne.n	80009b8 <MX_RGB_Blue+0x20>
		LL_GPIO_SetOutputPin(GPIOA,LED_B_Pin);
 80009aa:	f44f 7100 	mov.w	r1, #512	; 0x200
 80009ae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009b2:	f7ff feaa 	bl	800070a <LL_GPIO_SetOutputPin>
	else if (v == 0)
		LL_GPIO_ResetOutputPin(GPIOA,LED_B_Pin);
}
 80009b6:	e009      	b.n	80009cc <MX_RGB_Blue+0x34>
	else if (v == 0)
 80009b8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80009bc:	2b00      	cmp	r3, #0
 80009be:	d105      	bne.n	80009cc <MX_RGB_Blue+0x34>
		LL_GPIO_ResetOutputPin(GPIOA,LED_B_Pin);
 80009c0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80009c4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009c8:	f7ff fead 	bl	8000726 <LL_GPIO_ResetOutputPin>
}
 80009cc:	bf00      	nop
 80009ce:	3708      	adds	r7, #8
 80009d0:	46bd      	mov	sp, r7
 80009d2:	bd80      	pop	{r7, pc}

080009d4 <LL_I2C_EnableClockStretching>:
  * @rmtoll CR1          NOSTRETCH     LL_I2C_EnableClockStretching
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableClockStretching(I2C_TypeDef *I2Cx)
{
 80009d4:	b480      	push	{r7}
 80009d6:	b083      	sub	sp, #12
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH);
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	601a      	str	r2, [r3, #0]
}
 80009e8:	bf00      	nop
 80009ea:	370c      	adds	r7, #12
 80009ec:	46bd      	mov	sp, r7
 80009ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f2:	4770      	bx	lr

080009f4 <LL_I2C_DisableGeneralCall>:
  * @rmtoll CR1          GCEN          LL_I2C_DisableGeneralCall
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableGeneralCall(I2C_TypeDef *I2Cx)
{
 80009f4:	b480      	push	{r7}
 80009f6:	b083      	sub	sp, #12
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_GCEN);
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	601a      	str	r2, [r3, #0]
}
 8000a08:	bf00      	nop
 8000a0a:	370c      	adds	r7, #12
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a12:	4770      	bx	lr

08000a14 <LL_I2C_SetMasterAddressingMode>:
  *         @arg @ref LL_I2C_ADDRESSING_MODE_7BIT
  *         @arg @ref LL_I2C_ADDRESSING_MODE_10BIT
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetMasterAddressingMode(I2C_TypeDef *I2Cx, uint32_t AddressingMode)
{
 8000a14:	b480      	push	{r7}
 8000a16:	b083      	sub	sp, #12
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	6078      	str	r0, [r7, #4]
 8000a1c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_ADD10, AddressingMode);
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	685b      	ldr	r3, [r3, #4]
 8000a22:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8000a26:	683b      	ldr	r3, [r7, #0]
 8000a28:	431a      	orrs	r2, r3
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	605a      	str	r2, [r3, #4]
}
 8000a2e:	bf00      	nop
 8000a30:	370c      	adds	r7, #12
 8000a32:	46bd      	mov	sp, r7
 8000a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a38:	4770      	bx	lr

08000a3a <LL_I2C_SetOwnAddress2>:
  *         @arg @ref LL_I2C_OWNADDRESS2_MASK06
  *         @arg @ref LL_I2C_OWNADDRESS2_MASK07
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetOwnAddress2(I2C_TypeDef *I2Cx, uint32_t OwnAddress2, uint32_t OwnAddrMask)
{
 8000a3a:	b480      	push	{r7}
 8000a3c:	b085      	sub	sp, #20
 8000a3e:	af00      	add	r7, sp, #0
 8000a40:	60f8      	str	r0, [r7, #12]
 8000a42:	60b9      	str	r1, [r7, #8]
 8000a44:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR2, I2C_OAR2_OA2 | I2C_OAR2_OA2MSK, OwnAddress2 | OwnAddrMask);
 8000a46:	68fb      	ldr	r3, [r7, #12]
 8000a48:	68db      	ldr	r3, [r3, #12]
 8000a4a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8000a4e:	f023 0306 	bic.w	r3, r3, #6
 8000a52:	68b9      	ldr	r1, [r7, #8]
 8000a54:	687a      	ldr	r2, [r7, #4]
 8000a56:	430a      	orrs	r2, r1
 8000a58:	431a      	orrs	r2, r3
 8000a5a:	68fb      	ldr	r3, [r7, #12]
 8000a5c:	60da      	str	r2, [r3, #12]
}
 8000a5e:	bf00      	nop
 8000a60:	3714      	adds	r7, #20
 8000a62:	46bd      	mov	sp, r7
 8000a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a68:	4770      	bx	lr

08000a6a <LL_I2C_DisableOwnAddress2>:
  * @rmtoll OAR2         OA2EN         LL_I2C_DisableOwnAddress2
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableOwnAddress2(I2C_TypeDef *I2Cx)
{
 8000a6a:	b480      	push	{r7}
 8000a6c:	b083      	sub	sp, #12
 8000a6e:	af00      	add	r7, sp, #0
 8000a70:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR2, I2C_OAR2_OA2EN);
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	68db      	ldr	r3, [r3, #12]
 8000a76:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	60da      	str	r2, [r3, #12]
}
 8000a7e:	bf00      	nop
 8000a80:	370c      	adds	r7, #12
 8000a82:	46bd      	mov	sp, r7
 8000a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a88:	4770      	bx	lr

08000a8a <LL_I2C_IsActiveFlag_TXIS>:
  * @rmtoll ISR          TXIS          LL_I2C_IsActiveFlag_TXIS
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TXIS(I2C_TypeDef *I2Cx)
{
 8000a8a:	b480      	push	{r7}
 8000a8c:	b083      	sub	sp, #12
 8000a8e:	af00      	add	r7, sp, #0
 8000a90:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(I2Cx->ISR, I2C_ISR_TXIS) == (I2C_ISR_TXIS)) ? 1UL : 0UL);
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	699b      	ldr	r3, [r3, #24]
 8000a96:	f003 0302 	and.w	r3, r3, #2
 8000a9a:	2b02      	cmp	r3, #2
 8000a9c:	d101      	bne.n	8000aa2 <LL_I2C_IsActiveFlag_TXIS+0x18>
 8000a9e:	2301      	movs	r3, #1
 8000aa0:	e000      	b.n	8000aa4 <LL_I2C_IsActiveFlag_TXIS+0x1a>
 8000aa2:	2300      	movs	r3, #0
}
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	370c      	adds	r7, #12
 8000aa8:	46bd      	mov	sp, r7
 8000aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aae:	4770      	bx	lr

08000ab0 <LL_I2C_IsActiveFlag_RXNE>:
  * @rmtoll ISR          RXNE          LL_I2C_IsActiveFlag_RXNE
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_RXNE(I2C_TypeDef *I2Cx)
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	b083      	sub	sp, #12
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(I2Cx->ISR, I2C_ISR_RXNE) == (I2C_ISR_RXNE)) ? 1UL : 0UL);
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	699b      	ldr	r3, [r3, #24]
 8000abc:	f003 0304 	and.w	r3, r3, #4
 8000ac0:	2b04      	cmp	r3, #4
 8000ac2:	d101      	bne.n	8000ac8 <LL_I2C_IsActiveFlag_RXNE+0x18>
 8000ac4:	2301      	movs	r3, #1
 8000ac6:	e000      	b.n	8000aca <LL_I2C_IsActiveFlag_RXNE+0x1a>
 8000ac8:	2300      	movs	r3, #0
}
 8000aca:	4618      	mov	r0, r3
 8000acc:	370c      	adds	r7, #12
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad4:	4770      	bx	lr

08000ad6 <LL_I2C_IsActiveFlag_STOP>:
  * @rmtoll ISR          STOPF         LL_I2C_IsActiveFlag_STOP
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_STOP(I2C_TypeDef *I2Cx)
{
 8000ad6:	b480      	push	{r7}
 8000ad8:	b083      	sub	sp, #12
 8000ada:	af00      	add	r7, sp, #0
 8000adc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(I2Cx->ISR, I2C_ISR_STOPF) == (I2C_ISR_STOPF)) ? 1UL : 0UL);
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	699b      	ldr	r3, [r3, #24]
 8000ae2:	f003 0320 	and.w	r3, r3, #32
 8000ae6:	2b20      	cmp	r3, #32
 8000ae8:	d101      	bne.n	8000aee <LL_I2C_IsActiveFlag_STOP+0x18>
 8000aea:	2301      	movs	r3, #1
 8000aec:	e000      	b.n	8000af0 <LL_I2C_IsActiveFlag_STOP+0x1a>
 8000aee:	2300      	movs	r3, #0
}
 8000af0:	4618      	mov	r0, r3
 8000af2:	370c      	adds	r7, #12
 8000af4:	46bd      	mov	sp, r7
 8000af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afa:	4770      	bx	lr

08000afc <LL_I2C_ClearFlag_STOP>:
  * @rmtoll ICR          STOPCF        LL_I2C_ClearFlag_STOP
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_ClearFlag_STOP(I2C_TypeDef *I2Cx)
{
 8000afc:	b480      	push	{r7}
 8000afe:	b083      	sub	sp, #12
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->ICR, I2C_ICR_STOPCF);
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	69db      	ldr	r3, [r3, #28]
 8000b08:	f043 0220 	orr.w	r2, r3, #32
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	61da      	str	r2, [r3, #28]
}
 8000b10:	bf00      	nop
 8000b12:	370c      	adds	r7, #12
 8000b14:	46bd      	mov	sp, r7
 8000b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1a:	4770      	bx	lr

08000b1c <LL_I2C_EnableAutoEndMode>:
  * @rmtoll CR2          AUTOEND       LL_I2C_EnableAutoEndMode
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableAutoEndMode(I2C_TypeDef *I2Cx)
{
 8000b1c:	b480      	push	{r7}
 8000b1e:	b083      	sub	sp, #12
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR2, I2C_CR2_AUTOEND);
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	685b      	ldr	r3, [r3, #4]
 8000b28:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	605a      	str	r2, [r3, #4]
}
 8000b30:	bf00      	nop
 8000b32:	370c      	adds	r7, #12
 8000b34:	46bd      	mov	sp, r7
 8000b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3a:	4770      	bx	lr

08000b3c <LL_I2C_SetTransferSize>:
  * @param  I2Cx I2C Instance.
  * @param  TransferSize This parameter must be a value between Min_Data=0x00 and Max_Data=0xFF.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetTransferSize(I2C_TypeDef *I2Cx, uint32_t TransferSize)
{
 8000b3c:	b480      	push	{r7}
 8000b3e:	b083      	sub	sp, #12
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	6078      	str	r0, [r7, #4]
 8000b44:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_NBYTES, TransferSize << I2C_CR2_NBYTES_Pos);
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	685b      	ldr	r3, [r3, #4]
 8000b4a:	f423 027f 	bic.w	r2, r3, #16711680	; 0xff0000
 8000b4e:	683b      	ldr	r3, [r7, #0]
 8000b50:	041b      	lsls	r3, r3, #16
 8000b52:	431a      	orrs	r2, r3
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	605a      	str	r2, [r3, #4]
}
 8000b58:	bf00      	nop
 8000b5a:	370c      	adds	r7, #12
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b62:	4770      	bx	lr

08000b64 <LL_I2C_GenerateStartCondition>:
  * @rmtoll CR2          START           LL_I2C_GenerateStartCondition
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_GenerateStartCondition(I2C_TypeDef *I2Cx)
{
 8000b64:	b480      	push	{r7}
 8000b66:	b083      	sub	sp, #12
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR2, I2C_CR2_START);
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	685b      	ldr	r3, [r3, #4]
 8000b70:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	605a      	str	r2, [r3, #4]
}
 8000b78:	bf00      	nop
 8000b7a:	370c      	adds	r7, #12
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b82:	4770      	bx	lr

08000b84 <LL_I2C_SetTransferRequest>:
  *         @arg @ref LL_I2C_REQUEST_WRITE
  *         @arg @ref LL_I2C_REQUEST_READ
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetTransferRequest(I2C_TypeDef *I2Cx, uint32_t TransferRequest)
{
 8000b84:	b480      	push	{r7}
 8000b86:	b083      	sub	sp, #12
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
 8000b8c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_RD_WRN, TransferRequest);
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	685b      	ldr	r3, [r3, #4]
 8000b92:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8000b96:	683b      	ldr	r3, [r7, #0]
 8000b98:	431a      	orrs	r2, r3
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	605a      	str	r2, [r3, #4]
}
 8000b9e:	bf00      	nop
 8000ba0:	370c      	adds	r7, #12
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba8:	4770      	bx	lr

08000baa <LL_I2C_SetSlaveAddr>:
  * @param  I2Cx I2C Instance.
  * @param  SlaveAddr This parameter must be a value between Min_Data=0x00 and Max_Data=0x3F.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetSlaveAddr(I2C_TypeDef *I2Cx, uint32_t SlaveAddr)
{
 8000baa:	b480      	push	{r7}
 8000bac:	b083      	sub	sp, #12
 8000bae:	af00      	add	r7, sp, #0
 8000bb0:	6078      	str	r0, [r7, #4]
 8000bb2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_SADD, SlaveAddr);
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	685b      	ldr	r3, [r3, #4]
 8000bb8:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8000bbc:	f023 0303 	bic.w	r3, r3, #3
 8000bc0:	683a      	ldr	r2, [r7, #0]
 8000bc2:	431a      	orrs	r2, r3
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	605a      	str	r2, [r3, #4]
}
 8000bc8:	bf00      	nop
 8000bca:	370c      	adds	r7, #12
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd2:	4770      	bx	lr

08000bd4 <LL_I2C_ReceiveData8>:
  * @rmtoll RXDR         RXDATA        LL_I2C_ReceiveData8
  * @param  I2Cx I2C Instance.
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_I2C_ReceiveData8(I2C_TypeDef *I2Cx)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	b083      	sub	sp, #12
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(I2Cx->RXDR, I2C_RXDR_RXDATA));
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000be0:	b2db      	uxtb	r3, r3
}
 8000be2:	4618      	mov	r0, r3
 8000be4:	370c      	adds	r7, #12
 8000be6:	46bd      	mov	sp, r7
 8000be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bec:	4770      	bx	lr

08000bee <LL_I2C_TransmitData8>:
  * @param  I2Cx I2C Instance.
  * @param  Data Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_I2C_TransmitData8(I2C_TypeDef *I2Cx, uint8_t Data)
{
 8000bee:	b480      	push	{r7}
 8000bf0:	b083      	sub	sp, #12
 8000bf2:	af00      	add	r7, sp, #0
 8000bf4:	6078      	str	r0, [r7, #4]
 8000bf6:	460b      	mov	r3, r1
 8000bf8:	70fb      	strb	r3, [r7, #3]
  WRITE_REG(I2Cx->TXDR, Data);
 8000bfa:	78fa      	ldrb	r2, [r7, #3]
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000c00:	bf00      	nop
 8000c02:	370c      	adds	r7, #12
 8000c04:	46bd      	mov	sp, r7
 8000c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0a:	4770      	bx	lr

08000c0c <LL_AHB1_GRP1_EnableClock>:
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	b085      	sub	sp, #20
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 8000c14:	4908      	ldr	r1, [pc, #32]	; (8000c38 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000c16:	4b08      	ldr	r3, [pc, #32]	; (8000c38 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000c18:	695a      	ldr	r2, [r3, #20]
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	4313      	orrs	r3, r2
 8000c1e:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8000c20:	4b05      	ldr	r3, [pc, #20]	; (8000c38 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000c22:	695a      	ldr	r2, [r3, #20]
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	4013      	ands	r3, r2
 8000c28:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000c2a:	68fb      	ldr	r3, [r7, #12]
}
 8000c2c:	bf00      	nop
 8000c2e:	3714      	adds	r7, #20
 8000c30:	46bd      	mov	sp, r7
 8000c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c36:	4770      	bx	lr
 8000c38:	40021000 	.word	0x40021000

08000c3c <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	b085      	sub	sp, #20
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8000c44:	4908      	ldr	r1, [pc, #32]	; (8000c68 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000c46:	4b08      	ldr	r3, [pc, #32]	; (8000c68 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000c48:	69da      	ldr	r2, [r3, #28]
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	4313      	orrs	r3, r2
 8000c4e:	61cb      	str	r3, [r1, #28]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8000c50:	4b05      	ldr	r3, [pc, #20]	; (8000c68 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000c52:	69da      	ldr	r2, [r3, #28]
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	4013      	ands	r3, r2
 8000c58:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000c5a:	68fb      	ldr	r3, [r7, #12]
}
 8000c5c:	bf00      	nop
 8000c5e:	3714      	adds	r7, #20
 8000c60:	46bd      	mov	sp, r7
 8000c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c66:	4770      	bx	lr
 8000c68:	40021000 	.word	0x40021000

08000c6c <MX_I2C1_Init>:

/* USER CODE END 0 */

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b08e      	sub	sp, #56	; 0x38
 8000c70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN I2C1_Init 0 */

  /* USER CODE END I2C1_Init 0 */

  LL_I2C_InitTypeDef I2C_InitStruct = {0};
 8000c72:	f107 031c 	add.w	r3, r7, #28
 8000c76:	2200      	movs	r2, #0
 8000c78:	601a      	str	r2, [r3, #0]
 8000c7a:	605a      	str	r2, [r3, #4]
 8000c7c:	609a      	str	r2, [r3, #8]
 8000c7e:	60da      	str	r2, [r3, #12]
 8000c80:	611a      	str	r2, [r3, #16]
 8000c82:	615a      	str	r2, [r3, #20]
 8000c84:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c86:	1d3b      	adds	r3, r7, #4
 8000c88:	2200      	movs	r2, #0
 8000c8a:	601a      	str	r2, [r3, #0]
 8000c8c:	605a      	str	r2, [r3, #4]
 8000c8e:	609a      	str	r2, [r3, #8]
 8000c90:	60da      	str	r2, [r3, #12]
 8000c92:	611a      	str	r2, [r3, #16]
 8000c94:	615a      	str	r2, [r3, #20]

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8000c96:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8000c9a:	f7ff ffb7 	bl	8000c0c <LL_AHB1_GRP1_EnableClock>
  /**I2C1 GPIO Configuration
  PB8   ------> I2C1_SCL
  PB9   ------> I2C1_SDA
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8|LL_GPIO_PIN_9;
 8000c9e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000ca2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000ca4:	2302      	movs	r3, #2
 8000ca6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8000ca8:	2303      	movs	r3, #3
 8000caa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 8000cac:	2301      	movs	r3, #1
 8000cae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
 8000cb4:	2304      	movs	r3, #4
 8000cb6:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cb8:	1d3b      	adds	r3, r7, #4
 8000cba:	4619      	mov	r1, r3
 8000cbc:	481a      	ldr	r0, [pc, #104]	; (8000d28 <MX_I2C1_Init+0xbc>)
 8000cbe:	f002 f9ee 	bl	800309e <LL_GPIO_Init>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C1);
 8000cc2:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8000cc6:	f7ff ffb9 	bl	8000c3c <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  /** I2C Initialization
  */
  LL_I2C_EnableAutoEndMode(I2C1);
 8000cca:	4818      	ldr	r0, [pc, #96]	; (8000d2c <MX_I2C1_Init+0xc0>)
 8000ccc:	f7ff ff26 	bl	8000b1c <LL_I2C_EnableAutoEndMode>
  LL_I2C_DisableOwnAddress2(I2C1);
 8000cd0:	4816      	ldr	r0, [pc, #88]	; (8000d2c <MX_I2C1_Init+0xc0>)
 8000cd2:	f7ff feca 	bl	8000a6a <LL_I2C_DisableOwnAddress2>
  LL_I2C_DisableGeneralCall(I2C1);
 8000cd6:	4815      	ldr	r0, [pc, #84]	; (8000d2c <MX_I2C1_Init+0xc0>)
 8000cd8:	f7ff fe8c 	bl	80009f4 <LL_I2C_DisableGeneralCall>
  LL_I2C_EnableClockStretching(I2C1);
 8000cdc:	4813      	ldr	r0, [pc, #76]	; (8000d2c <MX_I2C1_Init+0xc0>)
 8000cde:	f7ff fe79 	bl	80009d4 <LL_I2C_EnableClockStretching>
  I2C_InitStruct.PeripheralMode = LL_I2C_MODE_I2C;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	61fb      	str	r3, [r7, #28]
  I2C_InitStruct.Timing = 0x00101D7C;
 8000ce6:	4b12      	ldr	r3, [pc, #72]	; (8000d30 <MX_I2C1_Init+0xc4>)
 8000ce8:	623b      	str	r3, [r7, #32]
  I2C_InitStruct.AnalogFilter = LL_I2C_ANALOGFILTER_ENABLE;
 8000cea:	2300      	movs	r3, #0
 8000cec:	627b      	str	r3, [r7, #36]	; 0x24
  I2C_InitStruct.DigitalFilter = 0;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	62bb      	str	r3, [r7, #40]	; 0x28
  I2C_InitStruct.OwnAddress1 = 0;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	62fb      	str	r3, [r7, #44]	; 0x2c
  I2C_InitStruct.TypeAcknowledge = LL_I2C_ACK;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	633b      	str	r3, [r7, #48]	; 0x30
  I2C_InitStruct.OwnAddrSize = LL_I2C_OWNADDRESS1_10BIT;
 8000cfa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000cfe:	637b      	str	r3, [r7, #52]	; 0x34
  LL_I2C_Init(I2C1, &I2C_InitStruct);
 8000d00:	f107 031c 	add.w	r3, r7, #28
 8000d04:	4619      	mov	r1, r3
 8000d06:	4809      	ldr	r0, [pc, #36]	; (8000d2c <MX_I2C1_Init+0xc0>)
 8000d08:	f002 fadc 	bl	80032c4 <LL_I2C_Init>
  LL_I2C_SetOwnAddress2(I2C1, 0, LL_I2C_OWNADDRESS2_NOMASK);
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	2100      	movs	r1, #0
 8000d10:	4806      	ldr	r0, [pc, #24]	; (8000d2c <MX_I2C1_Init+0xc0>)
 8000d12:	f7ff fe92 	bl	8000a3a <LL_I2C_SetOwnAddress2>
  LL_I2C_SetMasterAddressingMode(I2C1, LL_I2C_ADDRESSING_MODE_10BIT);
 8000d16:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000d1a:	4804      	ldr	r0, [pc, #16]	; (8000d2c <MX_I2C1_Init+0xc0>)
 8000d1c:	f7ff fe7a 	bl	8000a14 <LL_I2C_SetMasterAddressingMode>
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000d20:	bf00      	nop
 8000d22:	3738      	adds	r7, #56	; 0x38
 8000d24:	46bd      	mov	sp, r7
 8000d26:	bd80      	pop	{r7, pc}
 8000d28:	48000400 	.word	0x48000400
 8000d2c:	40005400 	.word	0x40005400
 8000d30:	00101d7c 	.word	0x00101d7c

08000d34 <MX_I2C1_MasterInit>:

/* USER CODE BEGIN 1 */

void MX_I2C1_MasterInit(MX_I2C1_XferType transferType, uint8_t transferSize, uint16_t periph_addr)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b082      	sub	sp, #8
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	71fb      	strb	r3, [r7, #7]
 8000d3e:	460b      	mov	r3, r1
 8000d40:	71bb      	strb	r3, [r7, #6]
 8000d42:	4613      	mov	r3, r2
 8000d44:	80bb      	strh	r3, [r7, #4]
	/*Define Addressing mode*/
	LL_I2C_SetMasterAddressingMode(I2C1, LL_I2C_ADDRESSING_MODE_7BIT);
 8000d46:	2100      	movs	r1, #0
 8000d48:	4810      	ldr	r0, [pc, #64]	; (8000d8c <MX_I2C1_MasterInit+0x58>)
 8000d4a:	f7ff fe63 	bl	8000a14 <LL_I2C_SetMasterAddressingMode>

	/*Define Slave Address*/
	LL_I2C_SetSlaveAddr(I2C1, periph_addr);
 8000d4e:	88bb      	ldrh	r3, [r7, #4]
 8000d50:	4619      	mov	r1, r3
 8000d52:	480e      	ldr	r0, [pc, #56]	; (8000d8c <MX_I2C1_MasterInit+0x58>)
 8000d54:	f7ff ff29 	bl	8000baa <LL_I2C_SetSlaveAddr>

	/*Define Transfer Type*/
	if(transferType == MX_I2C1_xferRead)
 8000d58:	79fb      	ldrb	r3, [r7, #7]
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d105      	bne.n	8000d6a <MX_I2C1_MasterInit+0x36>
	{
		LL_I2C_SetTransferRequest(I2C1, LL_I2C_REQUEST_READ);
 8000d5e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d62:	480a      	ldr	r0, [pc, #40]	; (8000d8c <MX_I2C1_MasterInit+0x58>)
 8000d64:	f7ff ff0e 	bl	8000b84 <LL_I2C_SetTransferRequest>
 8000d68:	e003      	b.n	8000d72 <MX_I2C1_MasterInit+0x3e>
	}
	else
	{
		LL_I2C_SetTransferRequest(I2C1, LL_I2C_REQUEST_WRITE);
 8000d6a:	2100      	movs	r1, #0
 8000d6c:	4807      	ldr	r0, [pc, #28]	; (8000d8c <MX_I2C1_MasterInit+0x58>)
 8000d6e:	f7ff ff09 	bl	8000b84 <LL_I2C_SetTransferRequest>
	}

	/*Define transfer size*/
	LL_I2C_SetTransferSize(I2C1, transferSize);
 8000d72:	79bb      	ldrb	r3, [r7, #6]
 8000d74:	4619      	mov	r1, r3
 8000d76:	4805      	ldr	r0, [pc, #20]	; (8000d8c <MX_I2C1_MasterInit+0x58>)
 8000d78:	f7ff fee0 	bl	8000b3c <LL_I2C_SetTransferSize>

	/*Enable Auto End Mode*/
	LL_I2C_EnableAutoEndMode(I2C1);
 8000d7c:	4803      	ldr	r0, [pc, #12]	; (8000d8c <MX_I2C1_MasterInit+0x58>)
 8000d7e:	f7ff fecd 	bl	8000b1c <LL_I2C_EnableAutoEndMode>

	return;
 8000d82:	bf00      	nop
}
 8000d84:	3708      	adds	r7, #8
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}
 8000d8a:	bf00      	nop
 8000d8c:	40005400 	.word	0x40005400

08000d90 <MX_I2C_Read>:

void MX_I2C_Read (uint8_t transferSize, uint8_t *dataRx, uint16_t periph_addr)
{
 8000d90:	b590      	push	{r4, r7, lr}
 8000d92:	b085      	sub	sp, #20
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	4603      	mov	r3, r0
 8000d98:	6039      	str	r1, [r7, #0]
 8000d9a:	71fb      	strb	r3, [r7, #7]
 8000d9c:	4613      	mov	r3, r2
 8000d9e:	80bb      	strh	r3, [r7, #4]
	/*Counter to read data*/
	uint8_t i = 0;
 8000da0:	2300      	movs	r3, #0
 8000da2:	73fb      	strb	r3, [r7, #15]

	/*Master Initialization*/
	MX_I2C1_MasterInit(MX_I2C1_xferRead, transferSize, periph_addr);
 8000da4:	88ba      	ldrh	r2, [r7, #4]
 8000da6:	79fb      	ldrb	r3, [r7, #7]
 8000da8:	4619      	mov	r1, r3
 8000daa:	2000      	movs	r0, #0
 8000dac:	f7ff ffc2 	bl	8000d34 <MX_I2C1_MasterInit>

	/*Generate Start Condition*/
	LL_I2C_GenerateStartCondition(I2C1);
 8000db0:	4810      	ldr	r0, [pc, #64]	; (8000df4 <MX_I2C_Read+0x64>)
 8000db2:	f7ff fed7 	bl	8000b64 <LL_I2C_GenerateStartCondition>

	/*Check if Stop Flag is active or not*/
	while(!LL_I2C_IsActiveFlag_STOP(I2C1))
 8000db6:	e010      	b.n	8000dda <MX_I2C_Read+0x4a>
	{
		/*This condition is used to check if the buffer is not empty, if not dataRx pointer take information from the salve*/
		if(LL_I2C_IsActiveFlag_RXNE(I2C1))
 8000db8:	480e      	ldr	r0, [pc, #56]	; (8000df4 <MX_I2C_Read+0x64>)
 8000dba:	f7ff fe79 	bl	8000ab0 <LL_I2C_IsActiveFlag_RXNE>
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d00a      	beq.n	8000dda <MX_I2C_Read+0x4a>
		{
			dataRx[i++] = LL_I2C_ReceiveData8(I2C1);
 8000dc4:	7bfb      	ldrb	r3, [r7, #15]
 8000dc6:	1c5a      	adds	r2, r3, #1
 8000dc8:	73fa      	strb	r2, [r7, #15]
 8000dca:	461a      	mov	r2, r3
 8000dcc:	683b      	ldr	r3, [r7, #0]
 8000dce:	189c      	adds	r4, r3, r2
 8000dd0:	4808      	ldr	r0, [pc, #32]	; (8000df4 <MX_I2C_Read+0x64>)
 8000dd2:	f7ff feff 	bl	8000bd4 <LL_I2C_ReceiveData8>
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	7023      	strb	r3, [r4, #0]
	while(!LL_I2C_IsActiveFlag_STOP(I2C1))
 8000dda:	4806      	ldr	r0, [pc, #24]	; (8000df4 <MX_I2C_Read+0x64>)
 8000ddc:	f7ff fe7b 	bl	8000ad6 <LL_I2C_IsActiveFlag_STOP>
 8000de0:	4603      	mov	r3, r0
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d0e8      	beq.n	8000db8 <MX_I2C_Read+0x28>
		}
	}

	/*Clear Stop flag when the data transmission has ended*/
	LL_I2C_ClearFlag_STOP(I2C1);
 8000de6:	4803      	ldr	r0, [pc, #12]	; (8000df4 <MX_I2C_Read+0x64>)
 8000de8:	f7ff fe88 	bl	8000afc <LL_I2C_ClearFlag_STOP>

	return;
 8000dec:	bf00      	nop
}
 8000dee:	3714      	adds	r7, #20
 8000df0:	46bd      	mov	sp, r7
 8000df2:	bd90      	pop	{r4, r7, pc}
 8000df4:	40005400 	.word	0x40005400

08000df8 <MX_I2C1_Write>:

void MX_I2C1_Write (uint8_t transferSize, uint8_t *dataTx, uint16_t periph_addr)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b084      	sub	sp, #16
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	4603      	mov	r3, r0
 8000e00:	6039      	str	r1, [r7, #0]
 8000e02:	71fb      	strb	r3, [r7, #7]
 8000e04:	4613      	mov	r3, r2
 8000e06:	80bb      	strh	r3, [r7, #4]
	uint8_t i = 0;
 8000e08:	2300      	movs	r3, #0
 8000e0a:	73fb      	strb	r3, [r7, #15]

	/*Master Initialization*/
	MX_I2C1_MasterInit(MX_I2C1_xferWrite, transferSize, periph_addr);
 8000e0c:	88ba      	ldrh	r2, [r7, #4]
 8000e0e:	79fb      	ldrb	r3, [r7, #7]
 8000e10:	4619      	mov	r1, r3
 8000e12:	2001      	movs	r0, #1
 8000e14:	f7ff ff8e 	bl	8000d34 <MX_I2C1_MasterInit>

	/*Generate Start Condition*/
	LL_I2C_GenerateStartCondition(I2C1);
 8000e18:	4810      	ldr	r0, [pc, #64]	; (8000e5c <MX_I2C1_Write+0x64>)
 8000e1a:	f7ff fea3 	bl	8000b64 <LL_I2C_GenerateStartCondition>

	/*Check if Stop Flag is active or not*/
	while(!LL_I2C_IsActiveFlag_STOP(I2C1))
 8000e1e:	e010      	b.n	8000e42 <MX_I2C1_Write+0x4a>
	{
		if(LL_I2C_IsActiveFlag_TXIS(I2C1))
 8000e20:	480e      	ldr	r0, [pc, #56]	; (8000e5c <MX_I2C1_Write+0x64>)
 8000e22:	f7ff fe32 	bl	8000a8a <LL_I2C_IsActiveFlag_TXIS>
 8000e26:	4603      	mov	r3, r0
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d00a      	beq.n	8000e42 <MX_I2C1_Write+0x4a>
		{
			LL_I2C_TransmitData8(I2C1, dataTx[i++]);
 8000e2c:	7bfb      	ldrb	r3, [r7, #15]
 8000e2e:	1c5a      	adds	r2, r3, #1
 8000e30:	73fa      	strb	r2, [r7, #15]
 8000e32:	461a      	mov	r2, r3
 8000e34:	683b      	ldr	r3, [r7, #0]
 8000e36:	4413      	add	r3, r2
 8000e38:	781b      	ldrb	r3, [r3, #0]
 8000e3a:	4619      	mov	r1, r3
 8000e3c:	4807      	ldr	r0, [pc, #28]	; (8000e5c <MX_I2C1_Write+0x64>)
 8000e3e:	f7ff fed6 	bl	8000bee <LL_I2C_TransmitData8>
	while(!LL_I2C_IsActiveFlag_STOP(I2C1))
 8000e42:	4806      	ldr	r0, [pc, #24]	; (8000e5c <MX_I2C1_Write+0x64>)
 8000e44:	f7ff fe47 	bl	8000ad6 <LL_I2C_IsActiveFlag_STOP>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d0e8      	beq.n	8000e20 <MX_I2C1_Write+0x28>
		}
	}

	/*Clear Stop flag when the data transmission has ended*/
	LL_I2C_ClearFlag_STOP(I2C1);
 8000e4e:	4803      	ldr	r0, [pc, #12]	; (8000e5c <MX_I2C1_Write+0x64>)
 8000e50:	f7ff fe54 	bl	8000afc <LL_I2C_ClearFlag_STOP>

	return;
 8000e54:	bf00      	nop
}
 8000e56:	3710      	adds	r7, #16
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	bd80      	pop	{r7, pc}
 8000e5c:	40005400 	.word	0x40005400

08000e60 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e60:	b480      	push	{r7}
 8000e62:	b085      	sub	sp, #20
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	f003 0307 	and.w	r3, r3, #7
 8000e6e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e70:	4b0c      	ldr	r3, [pc, #48]	; (8000ea4 <__NVIC_SetPriorityGrouping+0x44>)
 8000e72:	68db      	ldr	r3, [r3, #12]
 8000e74:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e76:	68ba      	ldr	r2, [r7, #8]
 8000e78:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e7c:	4013      	ands	r3, r2
 8000e7e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e80:	68fb      	ldr	r3, [r7, #12]
 8000e82:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e84:	68bb      	ldr	r3, [r7, #8]
 8000e86:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e88:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e8c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e90:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e92:	4a04      	ldr	r2, [pc, #16]	; (8000ea4 <__NVIC_SetPriorityGrouping+0x44>)
 8000e94:	68bb      	ldr	r3, [r7, #8]
 8000e96:	60d3      	str	r3, [r2, #12]
}
 8000e98:	bf00      	nop
 8000e9a:	3714      	adds	r7, #20
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea2:	4770      	bx	lr
 8000ea4:	e000ed00 	.word	0xe000ed00

08000ea8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000eac:	4b04      	ldr	r3, [pc, #16]	; (8000ec0 <__NVIC_GetPriorityGrouping+0x18>)
 8000eae:	68db      	ldr	r3, [r3, #12]
 8000eb0:	0a1b      	lsrs	r3, r3, #8
 8000eb2:	f003 0307 	and.w	r3, r3, #7
}
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebe:	4770      	bx	lr
 8000ec0:	e000ed00 	.word	0xe000ed00

08000ec4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	b083      	sub	sp, #12
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	4603      	mov	r3, r0
 8000ecc:	6039      	str	r1, [r7, #0]
 8000ece:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ed0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	db0a      	blt.n	8000eee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ed8:	490d      	ldr	r1, [pc, #52]	; (8000f10 <__NVIC_SetPriority+0x4c>)
 8000eda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ede:	683a      	ldr	r2, [r7, #0]
 8000ee0:	b2d2      	uxtb	r2, r2
 8000ee2:	0112      	lsls	r2, r2, #4
 8000ee4:	b2d2      	uxtb	r2, r2
 8000ee6:	440b      	add	r3, r1
 8000ee8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000eec:	e00a      	b.n	8000f04 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000eee:	4909      	ldr	r1, [pc, #36]	; (8000f14 <__NVIC_SetPriority+0x50>)
 8000ef0:	79fb      	ldrb	r3, [r7, #7]
 8000ef2:	f003 030f 	and.w	r3, r3, #15
 8000ef6:	3b04      	subs	r3, #4
 8000ef8:	683a      	ldr	r2, [r7, #0]
 8000efa:	b2d2      	uxtb	r2, r2
 8000efc:	0112      	lsls	r2, r2, #4
 8000efe:	b2d2      	uxtb	r2, r2
 8000f00:	440b      	add	r3, r1
 8000f02:	761a      	strb	r2, [r3, #24]
}
 8000f04:	bf00      	nop
 8000f06:	370c      	adds	r7, #12
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0e:	4770      	bx	lr
 8000f10:	e000e100 	.word	0xe000e100
 8000f14:	e000ed00 	.word	0xe000ed00

08000f18 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	b089      	sub	sp, #36	; 0x24
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	60f8      	str	r0, [r7, #12]
 8000f20:	60b9      	str	r1, [r7, #8]
 8000f22:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f24:	68fb      	ldr	r3, [r7, #12]
 8000f26:	f003 0307 	and.w	r3, r3, #7
 8000f2a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f2c:	69fb      	ldr	r3, [r7, #28]
 8000f2e:	f1c3 0307 	rsb	r3, r3, #7
 8000f32:	2b04      	cmp	r3, #4
 8000f34:	bf28      	it	cs
 8000f36:	2304      	movcs	r3, #4
 8000f38:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f3a:	69fb      	ldr	r3, [r7, #28]
 8000f3c:	3304      	adds	r3, #4
 8000f3e:	2b06      	cmp	r3, #6
 8000f40:	d902      	bls.n	8000f48 <NVIC_EncodePriority+0x30>
 8000f42:	69fb      	ldr	r3, [r7, #28]
 8000f44:	3b03      	subs	r3, #3
 8000f46:	e000      	b.n	8000f4a <NVIC_EncodePriority+0x32>
 8000f48:	2300      	movs	r3, #0
 8000f4a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f4c:	2201      	movs	r2, #1
 8000f4e:	69bb      	ldr	r3, [r7, #24]
 8000f50:	fa02 f303 	lsl.w	r3, r2, r3
 8000f54:	1e5a      	subs	r2, r3, #1
 8000f56:	68bb      	ldr	r3, [r7, #8]
 8000f58:	401a      	ands	r2, r3
 8000f5a:	697b      	ldr	r3, [r7, #20]
 8000f5c:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f5e:	2101      	movs	r1, #1
 8000f60:	697b      	ldr	r3, [r7, #20]
 8000f62:	fa01 f303 	lsl.w	r3, r1, r3
 8000f66:	1e59      	subs	r1, r3, #1
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f6c:	4313      	orrs	r3, r2
         );
}
 8000f6e:	4618      	mov	r0, r3
 8000f70:	3724      	adds	r7, #36	; 0x24
 8000f72:	46bd      	mov	sp, r7
 8000f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f78:	4770      	bx	lr
	...

08000f7c <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8000f80:	4a05      	ldr	r2, [pc, #20]	; (8000f98 <LL_RCC_HSI_Enable+0x1c>)
 8000f82:	4b05      	ldr	r3, [pc, #20]	; (8000f98 <LL_RCC_HSI_Enable+0x1c>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	f043 0301 	orr.w	r3, r3, #1
 8000f8a:	6013      	str	r3, [r2, #0]
}
 8000f8c:	bf00      	nop
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f94:	4770      	bx	lr
 8000f96:	bf00      	nop
 8000f98:	40021000 	.word	0x40021000

08000f9c <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8000fa0:	4b06      	ldr	r3, [pc, #24]	; (8000fbc <LL_RCC_HSI_IsReady+0x20>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	f003 0302 	and.w	r3, r3, #2
 8000fa8:	2b02      	cmp	r3, #2
 8000faa:	bf0c      	ite	eq
 8000fac:	2301      	moveq	r3, #1
 8000fae:	2300      	movne	r3, #0
 8000fb0:	b2db      	uxtb	r3, r3
}
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fba:	4770      	bx	lr
 8000fbc:	40021000 	.word	0x40021000

08000fc0 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value between Min_Data = 0x00 and Max_Data = 0x1F
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	b083      	sub	sp, #12
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 8000fc8:	4907      	ldr	r1, [pc, #28]	; (8000fe8 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8000fca:	4b07      	ldr	r3, [pc, #28]	; (8000fe8 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	00db      	lsls	r3, r3, #3
 8000fd6:	4313      	orrs	r3, r2
 8000fd8:	600b      	str	r3, [r1, #0]
}
 8000fda:	bf00      	nop
 8000fdc:	370c      	adds	r7, #12
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe4:	4770      	bx	lr
 8000fe6:	bf00      	nop
 8000fe8:	40021000 	.word	0x40021000

08000fec <LL_RCC_LSI_Enable>:
  * @brief  Enable LSI Oscillator
  * @rmtoll CSR          LSION         LL_RCC_LSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Enable(void)
{
 8000fec:	b480      	push	{r7}
 8000fee:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 8000ff0:	4a05      	ldr	r2, [pc, #20]	; (8001008 <LL_RCC_LSI_Enable+0x1c>)
 8000ff2:	4b05      	ldr	r3, [pc, #20]	; (8001008 <LL_RCC_LSI_Enable+0x1c>)
 8000ff4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ff6:	f043 0301 	orr.w	r3, r3, #1
 8000ffa:	6253      	str	r3, [r2, #36]	; 0x24
}
 8000ffc:	bf00      	nop
 8000ffe:	46bd      	mov	sp, r7
 8001000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001004:	4770      	bx	lr
 8001006:	bf00      	nop
 8001008:	40021000 	.word	0x40021000

0800100c <LL_RCC_LSI_IsReady>:
  * @brief  Check if LSI is Ready
  * @rmtoll CSR          LSIRDY        LL_RCC_LSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
{
 800100c:	b480      	push	{r7}
 800100e:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY));
 8001010:	4b06      	ldr	r3, [pc, #24]	; (800102c <LL_RCC_LSI_IsReady+0x20>)
 8001012:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001014:	f003 0302 	and.w	r3, r3, #2
 8001018:	2b02      	cmp	r3, #2
 800101a:	bf0c      	ite	eq
 800101c:	2301      	moveq	r3, #1
 800101e:	2300      	movne	r3, #0
 8001020:	b2db      	uxtb	r3, r3
}
 8001022:	4618      	mov	r0, r3
 8001024:	46bd      	mov	sp, r7
 8001026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102a:	4770      	bx	lr
 800102c:	40021000 	.word	0x40021000

08001030 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8001030:	b480      	push	{r7}
 8001032:	b083      	sub	sp, #12
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001038:	4906      	ldr	r1, [pc, #24]	; (8001054 <LL_RCC_SetSysClkSource+0x24>)
 800103a:	4b06      	ldr	r3, [pc, #24]	; (8001054 <LL_RCC_SetSysClkSource+0x24>)
 800103c:	685b      	ldr	r3, [r3, #4]
 800103e:	f023 0203 	bic.w	r2, r3, #3
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	4313      	orrs	r3, r2
 8001046:	604b      	str	r3, [r1, #4]
}
 8001048:	bf00      	nop
 800104a:	370c      	adds	r7, #12
 800104c:	46bd      	mov	sp, r7
 800104e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001052:	4770      	bx	lr
 8001054:	40021000 	.word	0x40021000

08001058 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8001058:	b480      	push	{r7}
 800105a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800105c:	4b04      	ldr	r3, [pc, #16]	; (8001070 <LL_RCC_GetSysClkSource+0x18>)
 800105e:	685b      	ldr	r3, [r3, #4]
 8001060:	f003 030c 	and.w	r3, r3, #12
}
 8001064:	4618      	mov	r0, r3
 8001066:	46bd      	mov	sp, r7
 8001068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop
 8001070:	40021000 	.word	0x40021000

08001074 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8001074:	b480      	push	{r7}
 8001076:	b083      	sub	sp, #12
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800107c:	4906      	ldr	r1, [pc, #24]	; (8001098 <LL_RCC_SetAHBPrescaler+0x24>)
 800107e:	4b06      	ldr	r3, [pc, #24]	; (8001098 <LL_RCC_SetAHBPrescaler+0x24>)
 8001080:	685b      	ldr	r3, [r3, #4]
 8001082:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	4313      	orrs	r3, r2
 800108a:	604b      	str	r3, [r1, #4]
}
 800108c:	bf00      	nop
 800108e:	370c      	adds	r7, #12
 8001090:	46bd      	mov	sp, r7
 8001092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001096:	4770      	bx	lr
 8001098:	40021000 	.word	0x40021000

0800109c <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 800109c:	b480      	push	{r7}
 800109e:	b083      	sub	sp, #12
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80010a4:	4906      	ldr	r1, [pc, #24]	; (80010c0 <LL_RCC_SetAPB1Prescaler+0x24>)
 80010a6:	4b06      	ldr	r3, [pc, #24]	; (80010c0 <LL_RCC_SetAPB1Prescaler+0x24>)
 80010a8:	685b      	ldr	r3, [r3, #4]
 80010aa:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	4313      	orrs	r3, r2
 80010b2:	604b      	str	r3, [r1, #4]
}
 80010b4:	bf00      	nop
 80010b6:	370c      	adds	r7, #12
 80010b8:	46bd      	mov	sp, r7
 80010ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010be:	4770      	bx	lr
 80010c0:	40021000 	.word	0x40021000

080010c4 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 80010c4:	b480      	push	{r7}
 80010c6:	b083      	sub	sp, #12
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80010cc:	4906      	ldr	r1, [pc, #24]	; (80010e8 <LL_RCC_SetAPB2Prescaler+0x24>)
 80010ce:	4b06      	ldr	r3, [pc, #24]	; (80010e8 <LL_RCC_SetAPB2Prescaler+0x24>)
 80010d0:	685b      	ldr	r3, [r3, #4]
 80010d2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	4313      	orrs	r3, r2
 80010da:	604b      	str	r3, [r1, #4]
}
 80010dc:	bf00      	nop
 80010de:	370c      	adds	r7, #12
 80010e0:	46bd      	mov	sp, r7
 80010e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e6:	4770      	bx	lr
 80010e8:	40021000 	.word	0x40021000

080010ec <LL_RCC_SetI2CClockSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetI2CClockSource(uint32_t I2CxSource)
{
 80010ec:	b480      	push	{r7}
 80010ee:	b083      	sub	sp, #12
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR3, ((I2CxSource  & 0xFF000000U) >> 24U), (I2CxSource & 0x00FFFFFFU));
 80010f4:	4908      	ldr	r1, [pc, #32]	; (8001118 <LL_RCC_SetI2CClockSource+0x2c>)
 80010f6:	4b08      	ldr	r3, [pc, #32]	; (8001118 <LL_RCC_SetI2CClockSource+0x2c>)
 80010f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	0e1b      	lsrs	r3, r3, #24
 80010fe:	43db      	mvns	r3, r3
 8001100:	401a      	ands	r2, r3
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001108:	4313      	orrs	r3, r2
 800110a:	630b      	str	r3, [r1, #48]	; 0x30
}
 800110c:	bf00      	nop
 800110e:	370c      	adds	r7, #12
 8001110:	46bd      	mov	sp, r7
 8001112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001116:	4770      	bx	lr
 8001118:	40021000 	.word	0x40021000

0800111c <LL_RCC_SetADCClockSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetADCClockSource(uint32_t ADCxSource)
{
 800111c:	b480      	push	{r7}
 800111e:	b083      	sub	sp, #12
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
#if defined(RCC_CFGR2_ADCPRE34)
  MODIFY_REG(RCC->CFGR2, (ADCxSource >> 16U), (ADCxSource & 0x0000FFFFU));
#else
  MODIFY_REG(RCC->CFGR2, RCC_CFGR2_ADCPRE12, ADCxSource);
 8001124:	4906      	ldr	r1, [pc, #24]	; (8001140 <LL_RCC_SetADCClockSource+0x24>)
 8001126:	4b06      	ldr	r3, [pc, #24]	; (8001140 <LL_RCC_SetADCClockSource+0x24>)
 8001128:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800112a:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	4313      	orrs	r3, r2
 8001132:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR2_ADCPRE34 */
}
 8001134:	bf00      	nop
 8001136:	370c      	adds	r7, #12
 8001138:	46bd      	mov	sp, r7
 800113a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113e:	4770      	bx	lr
 8001140:	40021000 	.word	0x40021000

08001144 <LL_RCC_SetRTCClockSource>:
  *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
  *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV32
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetRTCClockSource(uint32_t Source)
{
 8001144:	b480      	push	{r7}
 8001146:	b083      	sub	sp, #12
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 800114c:	4906      	ldr	r1, [pc, #24]	; (8001168 <LL_RCC_SetRTCClockSource+0x24>)
 800114e:	4b06      	ldr	r3, [pc, #24]	; (8001168 <LL_RCC_SetRTCClockSource+0x24>)
 8001150:	6a1b      	ldr	r3, [r3, #32]
 8001152:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	4313      	orrs	r3, r2
 800115a:	620b      	str	r3, [r1, #32]
}
 800115c:	bf00      	nop
 800115e:	370c      	adds	r7, #12
 8001160:	46bd      	mov	sp, r7
 8001162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001166:	4770      	bx	lr
 8001168:	40021000 	.word	0x40021000

0800116c <LL_RCC_GetRTCClockSource>:
  *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSE
  *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
  *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV32
  */
__STATIC_INLINE uint32_t LL_RCC_GetRTCClockSource(void)
{
 800116c:	b480      	push	{r7}
 800116e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8001170:	4b04      	ldr	r3, [pc, #16]	; (8001184 <LL_RCC_GetRTCClockSource+0x18>)
 8001172:	6a1b      	ldr	r3, [r3, #32]
 8001174:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 8001178:	4618      	mov	r0, r3
 800117a:	46bd      	mov	sp, r7
 800117c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001180:	4770      	bx	lr
 8001182:	bf00      	nop
 8001184:	40021000 	.word	0x40021000

08001188 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8001188:	b480      	push	{r7}
 800118a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 800118c:	4a05      	ldr	r2, [pc, #20]	; (80011a4 <LL_RCC_EnableRTC+0x1c>)
 800118e:	4b05      	ldr	r3, [pc, #20]	; (80011a4 <LL_RCC_EnableRTC+0x1c>)
 8001190:	6a1b      	ldr	r3, [r3, #32]
 8001192:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001196:	6213      	str	r3, [r2, #32]
}
 8001198:	bf00      	nop
 800119a:	46bd      	mov	sp, r7
 800119c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a0:	4770      	bx	lr
 80011a2:	bf00      	nop
 80011a4:	40021000 	.word	0x40021000

080011a8 <LL_RCC_ForceBackupDomainReset>:
  * @brief  Force the Backup domain reset
  * @rmtoll BDCR         BDRST         LL_RCC_ForceBackupDomainReset
  * @retval None
  */
__STATIC_INLINE void LL_RCC_ForceBackupDomainReset(void)
{
 80011a8:	b480      	push	{r7}
 80011aa:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80011ac:	4a05      	ldr	r2, [pc, #20]	; (80011c4 <LL_RCC_ForceBackupDomainReset+0x1c>)
 80011ae:	4b05      	ldr	r3, [pc, #20]	; (80011c4 <LL_RCC_ForceBackupDomainReset+0x1c>)
 80011b0:	6a1b      	ldr	r3, [r3, #32]
 80011b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011b6:	6213      	str	r3, [r2, #32]
}
 80011b8:	bf00      	nop
 80011ba:	46bd      	mov	sp, r7
 80011bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c0:	4770      	bx	lr
 80011c2:	bf00      	nop
 80011c4:	40021000 	.word	0x40021000

080011c8 <LL_RCC_ReleaseBackupDomainReset>:
  * @brief  Release the Backup domain reset
  * @rmtoll BDCR         BDRST         LL_RCC_ReleaseBackupDomainReset
  * @retval None
  */
__STATIC_INLINE void LL_RCC_ReleaseBackupDomainReset(void)
{
 80011c8:	b480      	push	{r7}
 80011ca:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80011cc:	4a05      	ldr	r2, [pc, #20]	; (80011e4 <LL_RCC_ReleaseBackupDomainReset+0x1c>)
 80011ce:	4b05      	ldr	r3, [pc, #20]	; (80011e4 <LL_RCC_ReleaseBackupDomainReset+0x1c>)
 80011d0:	6a1b      	ldr	r3, [r3, #32]
 80011d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80011d6:	6213      	str	r3, [r2, #32]
}
 80011d8:	bf00      	nop
 80011da:	46bd      	mov	sp, r7
 80011dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e0:	4770      	bx	lr
 80011e2:	bf00      	nop
 80011e4:	40021000 	.word	0x40021000

080011e8 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 80011e8:	b480      	push	{r7}
 80011ea:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80011ec:	4a05      	ldr	r2, [pc, #20]	; (8001204 <LL_RCC_PLL_Enable+0x1c>)
 80011ee:	4b05      	ldr	r3, [pc, #20]	; (8001204 <LL_RCC_PLL_Enable+0x1c>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80011f6:	6013      	str	r3, [r2, #0]
}
 80011f8:	bf00      	nop
 80011fa:	46bd      	mov	sp, r7
 80011fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001200:	4770      	bx	lr
 8001202:	bf00      	nop
 8001204:	40021000 	.word	0x40021000

08001208 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8001208:	b480      	push	{r7}
 800120a:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 800120c:	4b07      	ldr	r3, [pc, #28]	; (800122c <LL_RCC_PLL_IsReady+0x24>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001214:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001218:	bf0c      	ite	eq
 800121a:	2301      	moveq	r3, #1
 800121c:	2300      	movne	r3, #0
 800121e:	b2db      	uxtb	r3, r3
}
 8001220:	4618      	mov	r0, r3
 8001222:	46bd      	mov	sp, r7
 8001224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001228:	4770      	bx	lr
 800122a:	bf00      	nop
 800122c:	40021000 	.word	0x40021000

08001230 <LL_RCC_PLL_ConfigDomain_SYS>:
  *         @arg @ref LL_RCC_PLL_MUL_15
  *         @arg @ref LL_RCC_PLL_MUL_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLMul)
{
 8001230:	b480      	push	{r7}
 8001232:	b083      	sub	sp, #12
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
 8001238:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL, (Source & RCC_CFGR_PLLSRC) | PLLMul);
 800123a:	480e      	ldr	r0, [pc, #56]	; (8001274 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 800123c:	4b0d      	ldr	r3, [pc, #52]	; (8001274 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 800123e:	685b      	ldr	r3, [r3, #4]
 8001240:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	f403 3180 	and.w	r1, r3, #65536	; 0x10000
 800124a:	683b      	ldr	r3, [r7, #0]
 800124c:	430b      	orrs	r3, r1
 800124e:	4313      	orrs	r3, r2
 8001250:	6043      	str	r3, [r0, #4]
  MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PREDIV, (Source & RCC_CFGR2_PREDIV));
 8001252:	4908      	ldr	r1, [pc, #32]	; (8001274 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8001254:	4b07      	ldr	r3, [pc, #28]	; (8001274 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8001256:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001258:	f023 020f 	bic.w	r2, r3, #15
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	f003 030f 	and.w	r3, r3, #15
 8001262:	4313      	orrs	r3, r2
 8001264:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8001266:	bf00      	nop
 8001268:	370c      	adds	r7, #12
 800126a:	46bd      	mov	sp, r7
 800126c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001270:	4770      	bx	lr
 8001272:	bf00      	nop
 8001274:	40021000 	.word	0x40021000

08001278 <LL_APB1_GRP1_EnableClock>:
{
 8001278:	b480      	push	{r7}
 800127a:	b085      	sub	sp, #20
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8001280:	4908      	ldr	r1, [pc, #32]	; (80012a4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001282:	4b08      	ldr	r3, [pc, #32]	; (80012a4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001284:	69da      	ldr	r2, [r3, #28]
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	4313      	orrs	r3, r2
 800128a:	61cb      	str	r3, [r1, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 800128c:	4b05      	ldr	r3, [pc, #20]	; (80012a4 <LL_APB1_GRP1_EnableClock+0x2c>)
 800128e:	69da      	ldr	r2, [r3, #28]
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	4013      	ands	r3, r2
 8001294:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001296:	68fb      	ldr	r3, [r7, #12]
}
 8001298:	bf00      	nop
 800129a:	3714      	adds	r7, #20
 800129c:	46bd      	mov	sp, r7
 800129e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a2:	4770      	bx	lr
 80012a4:	40021000 	.word	0x40021000

080012a8 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80012a8:	b480      	push	{r7}
 80012aa:	b085      	sub	sp, #20
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80012b0:	4908      	ldr	r1, [pc, #32]	; (80012d4 <LL_APB2_GRP1_EnableClock+0x2c>)
 80012b2:	4b08      	ldr	r3, [pc, #32]	; (80012d4 <LL_APB2_GRP1_EnableClock+0x2c>)
 80012b4:	699a      	ldr	r2, [r3, #24]
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	4313      	orrs	r3, r2
 80012ba:	618b      	str	r3, [r1, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80012bc:	4b05      	ldr	r3, [pc, #20]	; (80012d4 <LL_APB2_GRP1_EnableClock+0x2c>)
 80012be:	699a      	ldr	r2, [r3, #24]
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	4013      	ands	r3, r2
 80012c4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80012c6:	68fb      	ldr	r3, [r7, #12]
}
 80012c8:	bf00      	nop
 80012ca:	3714      	adds	r7, #20
 80012cc:	46bd      	mov	sp, r7
 80012ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d2:	4770      	bx	lr
 80012d4:	40021000 	.word	0x40021000

080012d8 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 80012d8:	b480      	push	{r7}
 80012da:	b083      	sub	sp, #12
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 80012e0:	4906      	ldr	r1, [pc, #24]	; (80012fc <LL_FLASH_SetLatency+0x24>)
 80012e2:	4b06      	ldr	r3, [pc, #24]	; (80012fc <LL_FLASH_SetLatency+0x24>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	f023 0207 	bic.w	r2, r3, #7
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	4313      	orrs	r3, r2
 80012ee:	600b      	str	r3, [r1, #0]
}
 80012f0:	bf00      	nop
 80012f2:	370c      	adds	r7, #12
 80012f4:	46bd      	mov	sp, r7
 80012f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fa:	4770      	bx	lr
 80012fc:	40022000 	.word	0x40022000

08001300 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8001300:	b480      	push	{r7}
 8001302:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8001304:	4b04      	ldr	r3, [pc, #16]	; (8001318 <LL_FLASH_GetLatency+0x18>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	f003 0307 	and.w	r3, r3, #7
}
 800130c:	4618      	mov	r0, r3
 800130e:	46bd      	mov	sp, r7
 8001310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001314:	4770      	bx	lr
 8001316:	bf00      	nop
 8001318:	40022000 	.word	0x40022000

0800131c <LL_PWR_EnableBkUpAccess>:
  * @brief  Enable access to the backup domain
  * @rmtoll CR    DBP       LL_PWR_EnableBkUpAccess
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableBkUpAccess(void)
{
 800131c:	b480      	push	{r7}
 800131e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR, PWR_CR_DBP);
 8001320:	4a05      	ldr	r2, [pc, #20]	; (8001338 <LL_PWR_EnableBkUpAccess+0x1c>)
 8001322:	4b05      	ldr	r3, [pc, #20]	; (8001338 <LL_PWR_EnableBkUpAccess+0x1c>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800132a:	6013      	str	r3, [r2, #0]
}
 800132c:	bf00      	nop
 800132e:	46bd      	mov	sp, r7
 8001330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001334:	4770      	bx	lr
 8001336:	bf00      	nop
 8001338:	40007000 	.word	0x40007000

0800133c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800133c:	b590      	push	{r4, r7, lr}
 800133e:	b087      	sub	sp, #28
 8001340:	af02      	add	r7, sp, #8

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8001342:	2001      	movs	r0, #1
 8001344:	f7ff ffb0 	bl	80012a8 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8001348:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 800134c:	f7ff ff94 	bl	8001278 <LL_APB1_GRP1_EnableClock>

  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001350:	2003      	movs	r0, #3
 8001352:	f7ff fd85 	bl	8000e60 <__NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* SysTick_IRQn interrupt configuration */
  NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),15, 0));
 8001356:	f7ff fda7 	bl	8000ea8 <__NVIC_GetPriorityGrouping>
 800135a:	4603      	mov	r3, r0
 800135c:	2200      	movs	r2, #0
 800135e:	210f      	movs	r1, #15
 8001360:	4618      	mov	r0, r3
 8001362:	f7ff fdd9 	bl	8000f18 <NVIC_EncodePriority>
 8001366:	4603      	mov	r3, r0
 8001368:	4619      	mov	r1, r3
 800136a:	f04f 30ff 	mov.w	r0, #4294967295
 800136e:	f7ff fda9 	bl	8000ec4 <__NVIC_SetPriority>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001372:	f000 f8d7 	bl	8001524 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001376:	f7ff f9e5 	bl	8000744 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  HAL_TEMPSen_Init();
 800137a:	f002 feab 	bl	80040d4 <HAL_TEMPSen_Init>
  HAL_RTC_Init();
 800137e:	f002 fe7b 	bl	8004078 <HAL_RTC_Init>
  HAL_LCD_Init();
 8001382:	f002 fc36 	bl	8003bf2 <HAL_LCD_Init>
  HAL_POT_Init();
 8001386:	f002 fdcd 	bl	8003f24 <HAL_POT_Init>
  /* USER CODE END 2 */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  HAL_LCD_Write_AsciiString(word[iniciando],36,1);
 800138a:	2201      	movs	r2, #1
 800138c:	2124      	movs	r1, #36	; 0x24
 800138e:	4853      	ldr	r0, [pc, #332]	; (80014dc <main+0x1a0>)
 8001390:	f002 fd66 	bl	8003e60 <HAL_LCD_Write_AsciiString>
  LL_mDelay(1000);
 8001394:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001398:	f002 fbb8 	bl	8003b0c <LL_mDelay>
  HAL_LCD_Clear();
 800139c:	f002 fca2 	bl	8003ce4 <HAL_LCD_Clear>
  uint8_t inicio2=0;
 80013a0:	2300      	movs	r3, #0
 80013a2:	73fb      	strb	r3, [r7, #15]
  while (1)
  {
	  //La temperatura se debe leer en todo momento, por lo que se llama a la funcion de ReadTemperature de la libreria HAL del sensor LM75B
	  Temp = HAL_TEMPSen_ReadTemperature();
 80013a4:	f002 fe9c 	bl	80040e0 <HAL_TEMPSen_ReadTemperature>
 80013a8:	4603      	mov	r3, r0
 80013aa:	461a      	mov	r2, r3
 80013ac:	4b4c      	ldr	r3, [pc, #304]	; (80014e0 <main+0x1a4>)
 80013ae:	701a      	strb	r2, [r3, #0]

	  HAL_Get_ActualTime(&Hora,&Minuto,&Segundo);
 80013b0:	4a4c      	ldr	r2, [pc, #304]	; (80014e4 <main+0x1a8>)
 80013b2:	494d      	ldr	r1, [pc, #308]	; (80014e8 <main+0x1ac>)
 80013b4:	484d      	ldr	r0, [pc, #308]	; (80014ec <main+0x1b0>)
 80013b6:	f002 fe65 	bl	8004084 <HAL_Get_ActualTime>

	  if (inicio==1)
 80013ba:	4b4d      	ldr	r3, [pc, #308]	; (80014f0 <main+0x1b4>)
 80013bc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013c0:	2b01      	cmp	r3, #1
 80013c2:	d159      	bne.n	8001478 <main+0x13c>
	  	  {

		  if (IntervaloH1==Hora && IntervaloM1==Minuto && alarma1==inactive)
 80013c4:	4b4b      	ldr	r3, [pc, #300]	; (80014f4 <main+0x1b8>)
 80013c6:	781a      	ldrb	r2, [r3, #0]
 80013c8:	4b48      	ldr	r3, [pc, #288]	; (80014ec <main+0x1b0>)
 80013ca:	781b      	ldrb	r3, [r3, #0]
 80013cc:	429a      	cmp	r2, r3
 80013ce:	d117      	bne.n	8001400 <main+0xc4>
 80013d0:	4b49      	ldr	r3, [pc, #292]	; (80014f8 <main+0x1bc>)
 80013d2:	781a      	ldrb	r2, [r3, #0]
 80013d4:	4b44      	ldr	r3, [pc, #272]	; (80014e8 <main+0x1ac>)
 80013d6:	781b      	ldrb	r3, [r3, #0]
 80013d8:	429a      	cmp	r2, r3
 80013da:	d111      	bne.n	8001400 <main+0xc4>
 80013dc:	4b47      	ldr	r3, [pc, #284]	; (80014fc <main+0x1c0>)
 80013de:	781b      	ldrb	r3, [r3, #0]
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d10d      	bne.n	8001400 <main+0xc4>
		  {
			  if (inicio2==0)
 80013e4:	7bfb      	ldrb	r3, [r7, #15]
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d104      	bne.n	80013f4 <main+0xb8>
			  {
				  first=0;
 80013ea:	4b45      	ldr	r3, [pc, #276]	; (8001500 <main+0x1c4>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	801a      	strh	r2, [r3, #0]
				  inicio2=1;
 80013f0:	2301      	movs	r3, #1
 80013f2:	73fb      	strb	r3, [r7, #15]
			  }
		  	  EA=E5;
 80013f4:	4b43      	ldr	r3, [pc, #268]	; (8001504 <main+0x1c8>)
 80013f6:	2205      	movs	r2, #5
 80013f8:	701a      	strb	r2, [r3, #0]
		  	  alarma1=active;
 80013fa:	4b40      	ldr	r3, [pc, #256]	; (80014fc <main+0x1c0>)
 80013fc:	2201      	movs	r2, #1
 80013fe:	701a      	strb	r2, [r3, #0]

		  }
		  if (IntervaloH2==Hora && IntervaloM2==Minuto && alarma2==inactive)
 8001400:	4b41      	ldr	r3, [pc, #260]	; (8001508 <main+0x1cc>)
 8001402:	781a      	ldrb	r2, [r3, #0]
 8001404:	4b39      	ldr	r3, [pc, #228]	; (80014ec <main+0x1b0>)
 8001406:	781b      	ldrb	r3, [r3, #0]
 8001408:	429a      	cmp	r2, r3
 800140a:	d117      	bne.n	800143c <main+0x100>
 800140c:	4b3f      	ldr	r3, [pc, #252]	; (800150c <main+0x1d0>)
 800140e:	781a      	ldrb	r2, [r3, #0]
 8001410:	4b35      	ldr	r3, [pc, #212]	; (80014e8 <main+0x1ac>)
 8001412:	781b      	ldrb	r3, [r3, #0]
 8001414:	429a      	cmp	r2, r3
 8001416:	d111      	bne.n	800143c <main+0x100>
 8001418:	4b3d      	ldr	r3, [pc, #244]	; (8001510 <main+0x1d4>)
 800141a:	781b      	ldrb	r3, [r3, #0]
 800141c:	2b00      	cmp	r3, #0
 800141e:	d10d      	bne.n	800143c <main+0x100>
		  {
			  if (inicio2==0)
 8001420:	7bfb      	ldrb	r3, [r7, #15]
 8001422:	2b00      	cmp	r3, #0
 8001424:	d104      	bne.n	8001430 <main+0xf4>
			  {
			  first=0;
 8001426:	4b36      	ldr	r3, [pc, #216]	; (8001500 <main+0x1c4>)
 8001428:	2200      	movs	r2, #0
 800142a:	801a      	strh	r2, [r3, #0]
			  inicio2=1;
 800142c:	2301      	movs	r3, #1
 800142e:	73fb      	strb	r3, [r7, #15]
			  }
			  EA=E5;
 8001430:	4b34      	ldr	r3, [pc, #208]	; (8001504 <main+0x1c8>)
 8001432:	2205      	movs	r2, #5
 8001434:	701a      	strb	r2, [r3, #0]
		  	  alarma2=active;
 8001436:	4b36      	ldr	r3, [pc, #216]	; (8001510 <main+0x1d4>)
 8001438:	2201      	movs	r2, #1
 800143a:	701a      	strb	r2, [r3, #0]

		  }
		  if (IntervaloH3 == Hora && IntervaloM3 == Minuto && alarma3==inactive)
 800143c:	4b35      	ldr	r3, [pc, #212]	; (8001514 <main+0x1d8>)
 800143e:	781a      	ldrb	r2, [r3, #0]
 8001440:	4b2a      	ldr	r3, [pc, #168]	; (80014ec <main+0x1b0>)
 8001442:	781b      	ldrb	r3, [r3, #0]
 8001444:	429a      	cmp	r2, r3
 8001446:	d117      	bne.n	8001478 <main+0x13c>
 8001448:	4b33      	ldr	r3, [pc, #204]	; (8001518 <main+0x1dc>)
 800144a:	781a      	ldrb	r2, [r3, #0]
 800144c:	4b26      	ldr	r3, [pc, #152]	; (80014e8 <main+0x1ac>)
 800144e:	781b      	ldrb	r3, [r3, #0]
 8001450:	429a      	cmp	r2, r3
 8001452:	d111      	bne.n	8001478 <main+0x13c>
 8001454:	4b31      	ldr	r3, [pc, #196]	; (800151c <main+0x1e0>)
 8001456:	781b      	ldrb	r3, [r3, #0]
 8001458:	2b00      	cmp	r3, #0
 800145a:	d10d      	bne.n	8001478 <main+0x13c>
		  {
			  if (inicio2==0)
 800145c:	7bfb      	ldrb	r3, [r7, #15]
 800145e:	2b00      	cmp	r3, #0
 8001460:	d104      	bne.n	800146c <main+0x130>
			  {
			  first=0;
 8001462:	4b27      	ldr	r3, [pc, #156]	; (8001500 <main+0x1c4>)
 8001464:	2200      	movs	r2, #0
 8001466:	801a      	strh	r2, [r3, #0]
			  inicio2=1;
 8001468:	2301      	movs	r3, #1
 800146a:	73fb      	strb	r3, [r7, #15]
			  }
			  EA=E5;
 800146c:	4b25      	ldr	r3, [pc, #148]	; (8001504 <main+0x1c8>)
 800146e:	2205      	movs	r2, #5
 8001470:	701a      	strb	r2, [r3, #0]
		  	  alarma3=active;
 8001472:	4b2a      	ldr	r3, [pc, #168]	; (800151c <main+0x1e0>)
 8001474:	2201      	movs	r2, #1
 8001476:	701a      	strb	r2, [r3, #0]

		  }
	  }


	  if(Temp >= Temp_limit)
 8001478:	4b19      	ldr	r3, [pc, #100]	; (80014e0 <main+0x1a4>)
 800147a:	781b      	ldrb	r3, [r3, #0]
 800147c:	2b18      	cmp	r3, #24
 800147e:	d906      	bls.n	800148e <main+0x152>
	  {
		  temp_alert = active;
 8001480:	4b27      	ldr	r3, [pc, #156]	; (8001520 <main+0x1e4>)
 8001482:	2201      	movs	r2, #1
 8001484:	701a      	strb	r2, [r3, #0]
		  EA = E8;
 8001486:	4b1f      	ldr	r3, [pc, #124]	; (8001504 <main+0x1c8>)
 8001488:	2208      	movs	r2, #8
 800148a:	701a      	strb	r2, [r3, #0]
 800148c:	e002      	b.n	8001494 <main+0x158>
	  }else
	  {
		  temp_alert = inactive;
 800148e:	4b24      	ldr	r3, [pc, #144]	; (8001520 <main+0x1e4>)
 8001490:	2200      	movs	r2, #0
 8001492:	701a      	strb	r2, [r3, #0]
	  }

	  short btnu = HAL_JOYSTICK_UpPressed();
 8001494:	f002 fb75 	bl	8003b82 <HAL_JOYSTICK_UpPressed>
 8001498:	4603      	mov	r3, r0
 800149a:	81bb      	strh	r3, [r7, #12]

	 // LL_mDelay(2);
	  short btnd = HAL_JOYSTICK_DownPressed();
 800149c:	f002 fb78 	bl	8003b90 <HAL_JOYSTICK_DownPressed>
 80014a0:	4603      	mov	r3, r0
 80014a2:	817b      	strh	r3, [r7, #10]
	  //LL_mDelay(2);
	  short btnl = HAL_JOYSTICK_LeftPressed();
 80014a4:	f002 fb82 	bl	8003bac <HAL_JOYSTICK_LeftPressed>
 80014a8:	4603      	mov	r3, r0
 80014aa:	813b      	strh	r3, [r7, #8]
	  //LL_mDelay(2);
	  short btnr = HAL_JOYSTICK_RightPressed();
 80014ac:	f002 fb77 	bl	8003b9e <HAL_JOYSTICK_RightPressed>
 80014b0:	4603      	mov	r3, r0
 80014b2:	80fb      	strh	r3, [r7, #6]
	 // LL_mDelay(2);
	  short btnc = HAL_JOYSTICK_CenterPressed();
 80014b4:	f002 fb5e 	bl	8003b74 <HAL_JOYSTICK_CenterPressed>
 80014b8:	4603      	mov	r3, r0
 80014ba:	80bb      	strh	r3, [r7, #4]
	  fsm(btnu, btnd, btnl, btnr, btnc);
 80014bc:	f9b7 4006 	ldrsh.w	r4, [r7, #6]
 80014c0:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80014c4:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 80014c8:	f9b7 000c 	ldrsh.w	r0, [r7, #12]
 80014cc:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80014d0:	9300      	str	r3, [sp, #0]
 80014d2:	4623      	mov	r3, r4
 80014d4:	f000 ffda 	bl	800248c <fsm>
  {
 80014d8:	e764      	b.n	80013a4 <main+0x68>
 80014da:	bf00      	nop
 80014dc:	20000069 	.word	0x20000069
 80014e0:	20000728 	.word	0x20000728
 80014e4:	20000745 	.word	0x20000745
 80014e8:	2000073f 	.word	0x2000073f
 80014ec:	20000748 	.word	0x20000748
 80014f0:	20000726 	.word	0x20000726
 80014f4:	20000744 	.word	0x20000744
 80014f8:	20000743 	.word	0x20000743
 80014fc:	20000740 	.word	0x20000740
 8001500:	20000724 	.word	0x20000724
 8001504:	20000720 	.word	0x20000720
 8001508:	20000746 	.word	0x20000746
 800150c:	20000747 	.word	0x20000747
 8001510:	20000749 	.word	0x20000749
 8001514:	2000074a 	.word	0x2000074a
 8001518:	20000741 	.word	0x20000741
 800151c:	20000742 	.word	0x20000742
 8001520:	20000729 	.word	0x20000729

08001524 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_2);
 8001528:	2002      	movs	r0, #2
 800152a:	f7ff fed5 	bl	80012d8 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_2)
 800152e:	bf00      	nop
 8001530:	f7ff fee6 	bl	8001300 <LL_FLASH_GetLatency>
 8001534:	4603      	mov	r3, r0
 8001536:	2b02      	cmp	r3, #2
 8001538:	d1fa      	bne.n	8001530 <SystemClock_Config+0xc>
  {
  }
  LL_RCC_HSI_Enable();
 800153a:	f7ff fd1f 	bl	8000f7c <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 800153e:	bf00      	nop
 8001540:	f7ff fd2c 	bl	8000f9c <LL_RCC_HSI_IsReady>
 8001544:	4603      	mov	r3, r0
 8001546:	2b01      	cmp	r3, #1
 8001548:	d1fa      	bne.n	8001540 <SystemClock_Config+0x1c>
  {

  }
  LL_RCC_HSI_SetCalibTrimming(16);
 800154a:	2010      	movs	r0, #16
 800154c:	f7ff fd38 	bl	8000fc0 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_LSI_Enable();
 8001550:	f7ff fd4c 	bl	8000fec <LL_RCC_LSI_Enable>

   /* Wait till LSI is ready */
  while(LL_RCC_LSI_IsReady() != 1)
 8001554:	bf00      	nop
 8001556:	f7ff fd59 	bl	800100c <LL_RCC_LSI_IsReady>
 800155a:	4603      	mov	r3, r0
 800155c:	2b01      	cmp	r3, #1
 800155e:	d1fa      	bne.n	8001556 <SystemClock_Config+0x32>
  {

  }
  LL_PWR_EnableBkUpAccess();
 8001560:	f7ff fedc 	bl	800131c <LL_PWR_EnableBkUpAccess>
  if(LL_RCC_GetRTCClockSource() != LL_RCC_RTC_CLKSOURCE_LSI)
 8001564:	f7ff fe02 	bl	800116c <LL_RCC_GetRTCClockSource>
 8001568:	4603      	mov	r3, r0
 800156a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800156e:	d007      	beq.n	8001580 <SystemClock_Config+0x5c>
  {
    LL_RCC_ForceBackupDomainReset();
 8001570:	f7ff fe1a 	bl	80011a8 <LL_RCC_ForceBackupDomainReset>
    LL_RCC_ReleaseBackupDomainReset();
 8001574:	f7ff fe28 	bl	80011c8 <LL_RCC_ReleaseBackupDomainReset>
    LL_RCC_SetRTCClockSource(LL_RCC_RTC_CLKSOURCE_LSI);
 8001578:	f44f 7000 	mov.w	r0, #512	; 0x200
 800157c:	f7ff fde2 	bl	8001144 <LL_RCC_SetRTCClockSource>
  }
  LL_RCC_EnableRTC();
 8001580:	f7ff fe02 	bl	8001188 <LL_RCC_EnableRTC>
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI_DIV_2, LL_RCC_PLL_MUL_16);
 8001584:	f44f 1160 	mov.w	r1, #3670016	; 0x380000
 8001588:	2000      	movs	r0, #0
 800158a:	f7ff fe51 	bl	8001230 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_Enable();
 800158e:	f7ff fe2b 	bl	80011e8 <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 8001592:	bf00      	nop
 8001594:	f7ff fe38 	bl	8001208 <LL_RCC_PLL_IsReady>
 8001598:	4603      	mov	r3, r0
 800159a:	2b01      	cmp	r3, #1
 800159c:	d1fa      	bne.n	8001594 <SystemClock_Config+0x70>
  {

  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 800159e:	2000      	movs	r0, #0
 80015a0:	f7ff fd68 	bl	8001074 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_2);
 80015a4:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80015a8:	f7ff fd78 	bl	800109c <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_16);
 80015ac:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 80015b0:	f7ff fd88 	bl	80010c4 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 80015b4:	2002      	movs	r0, #2
 80015b6:	f7ff fd3b 	bl	8001030 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 80015ba:	bf00      	nop
 80015bc:	f7ff fd4c 	bl	8001058 <LL_RCC_GetSysClkSource>
 80015c0:	4603      	mov	r3, r0
 80015c2:	2b08      	cmp	r3, #8
 80015c4:	d1fa      	bne.n	80015bc <SystemClock_Config+0x98>
  {

  }
  LL_Init1msTick(64000000);
 80015c6:	4808      	ldr	r0, [pc, #32]	; (80015e8 <SystemClock_Config+0xc4>)
 80015c8:	f002 fa92 	bl	8003af0 <LL_Init1msTick>
  LL_SetSystemCoreClock(64000000);
 80015cc:	4806      	ldr	r0, [pc, #24]	; (80015e8 <SystemClock_Config+0xc4>)
 80015ce:	f002 fac1 	bl	8003b54 <LL_SetSystemCoreClock>
  LL_RCC_SetI2CClockSource(LL_RCC_I2C1_CLKSOURCE_HSI);
 80015d2:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 80015d6:	f7ff fd89 	bl	80010ec <LL_RCC_SetI2CClockSource>
  LL_RCC_SetADCClockSource(LL_RCC_ADC12_CLKSRC_PLL_DIV_1);
 80015da:	f44f 7080 	mov.w	r0, #256	; 0x100
 80015de:	f7ff fd9d 	bl	800111c <LL_RCC_SetADCClockSource>
}
 80015e2:	bf00      	nop
 80015e4:	bd80      	pop	{r7, pc}
 80015e6:	bf00      	nop
 80015e8:	03d09000 	.word	0x03d09000

080015ec <estado_Anterior>:

/* USER CODE BEGIN 4 */
void estado_Anterior(short btnU, short btnD, short btnL, short btnR, short btnC){
 80015ec:	b490      	push	{r4, r7}
 80015ee:	b082      	sub	sp, #8
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	4604      	mov	r4, r0
 80015f4:	4608      	mov	r0, r1
 80015f6:	4611      	mov	r1, r2
 80015f8:	461a      	mov	r2, r3
 80015fa:	4623      	mov	r3, r4
 80015fc:	80fb      	strh	r3, [r7, #6]
 80015fe:	4603      	mov	r3, r0
 8001600:	80bb      	strh	r3, [r7, #4]
 8001602:	460b      	mov	r3, r1
 8001604:	807b      	strh	r3, [r7, #2]
 8001606:	4613      	mov	r3, r2
 8001608:	803b      	strh	r3, [r7, #0]
	btnUa = btnU;
 800160a:	4a0a      	ldr	r2, [pc, #40]	; (8001634 <estado_Anterior+0x48>)
 800160c:	88fb      	ldrh	r3, [r7, #6]
 800160e:	8013      	strh	r3, [r2, #0]
	btnDa = btnD;
 8001610:	4a09      	ldr	r2, [pc, #36]	; (8001638 <estado_Anterior+0x4c>)
 8001612:	88bb      	ldrh	r3, [r7, #4]
 8001614:	8013      	strh	r3, [r2, #0]
	btnLa = btnL;
 8001616:	4a09      	ldr	r2, [pc, #36]	; (800163c <estado_Anterior+0x50>)
 8001618:	887b      	ldrh	r3, [r7, #2]
 800161a:	8013      	strh	r3, [r2, #0]
	btnRa = btnR;
 800161c:	4a08      	ldr	r2, [pc, #32]	; (8001640 <estado_Anterior+0x54>)
 800161e:	883b      	ldrh	r3, [r7, #0]
 8001620:	8013      	strh	r3, [r2, #0]
	btnCa = btnC;
 8001622:	4a08      	ldr	r2, [pc, #32]	; (8001644 <estado_Anterior+0x58>)
 8001624:	8a3b      	ldrh	r3, [r7, #16]
 8001626:	8013      	strh	r3, [r2, #0]
}
 8001628:	bf00      	nop
 800162a:	3708      	adds	r7, #8
 800162c:	46bd      	mov	sp, r7
 800162e:	bc90      	pop	{r4, r7}
 8001630:	4770      	bx	lr
 8001632:	bf00      	nop
 8001634:	20000732 	.word	0x20000732
 8001638:	2000072e 	.word	0x2000072e
 800163c:	20000730 	.word	0x20000730
 8001640:	2000072a 	.word	0x2000072a
 8001644:	20000736 	.word	0x20000736

08001648 <EDO_0>:

// Funciones por estado
void EDO_0(short btnU, short btnD, short btnL, short btnR, short btnC){
 8001648:	b590      	push	{r4, r7, lr}
 800164a:	b085      	sub	sp, #20
 800164c:	af02      	add	r7, sp, #8
 800164e:	4604      	mov	r4, r0
 8001650:	4608      	mov	r0, r1
 8001652:	4611      	mov	r1, r2
 8001654:	461a      	mov	r2, r3
 8001656:	4623      	mov	r3, r4
 8001658:	80fb      	strh	r3, [r7, #6]
 800165a:	4603      	mov	r3, r0
 800165c:	80bb      	strh	r3, [r7, #4]
 800165e:	460b      	mov	r3, r1
 8001660:	807b      	strh	r3, [r7, #2]
 8001662:	4613      	mov	r3, r2
 8001664:	803b      	strh	r3, [r7, #0]
	// Configuracion de reloj
	if(first == 0){
 8001666:	4b4d      	ldr	r3, [pc, #308]	; (800179c <EDO_0+0x154>)
 8001668:	f9b3 3000 	ldrsh.w	r3, [r3]
 800166c:	2b00      	cmp	r3, #0
 800166e:	d116      	bne.n	800169e <EDO_0+0x56>
		// Mostrado de valores fijos
		HAL_LCD_Write_AsciiString(word[configuracion],24,0);
 8001670:	2200      	movs	r2, #0
 8001672:	2118      	movs	r1, #24
 8001674:	484a      	ldr	r0, [pc, #296]	; (80017a0 <EDO_0+0x158>)
 8001676:	f002 fbf3 	bl	8003e60 <HAL_LCD_Write_AsciiString>
		HAL_LCD_Write_AsciiString(word[reloj],48,1);
 800167a:	2201      	movs	r2, #1
 800167c:	2130      	movs	r1, #48	; 0x30
 800167e:	4849      	ldr	r0, [pc, #292]	; (80017a4 <EDO_0+0x15c>)
 8001680:	f002 fbee 	bl	8003e60 <HAL_LCD_Write_AsciiString>
		HAL_LCD_Write_ascii(':',60,2);
 8001684:	2202      	movs	r2, #2
 8001686:	213c      	movs	r1, #60	; 0x3c
 8001688:	203a      	movs	r0, #58	; 0x3a
 800168a:	f002 fb81 	bl	8003d90 <HAL_LCD_Write_ascii>
		HAL_LCD_Write_AsciiString(word[aceptar],36,3);
 800168e:	2203      	movs	r2, #3
 8001690:	2124      	movs	r1, #36	; 0x24
 8001692:	4845      	ldr	r0, [pc, #276]	; (80017a8 <EDO_0+0x160>)
 8001694:	f002 fbe4 	bl	8003e60 <HAL_LCD_Write_AsciiString>
		first = 1;
 8001698:	4b40      	ldr	r3, [pc, #256]	; (800179c <EDO_0+0x154>)
 800169a:	2201      	movs	r2, #1
 800169c:	801a      	strh	r2, [r3, #0]
	}
	Horas = HAL_POT_Percentage(POT1_Channel)*23/100;
 800169e:	2000      	movs	r0, #0
 80016a0:	f002 fc62 	bl	8003f68 <HAL_POT_Percentage>
 80016a4:	4603      	mov	r3, r0
 80016a6:	461a      	mov	r2, r3
 80016a8:	4613      	mov	r3, r2
 80016aa:	005b      	lsls	r3, r3, #1
 80016ac:	4413      	add	r3, r2
 80016ae:	00db      	lsls	r3, r3, #3
 80016b0:	1a9b      	subs	r3, r3, r2
 80016b2:	4a3e      	ldr	r2, [pc, #248]	; (80017ac <EDO_0+0x164>)
 80016b4:	fb82 1203 	smull	r1, r2, r2, r3
 80016b8:	1152      	asrs	r2, r2, #5
 80016ba:	17db      	asrs	r3, r3, #31
 80016bc:	1ad3      	subs	r3, r2, r3
 80016be:	b2da      	uxtb	r2, r3
 80016c0:	4b3b      	ldr	r3, [pc, #236]	; (80017b0 <EDO_0+0x168>)
 80016c2:	701a      	strb	r2, [r3, #0]
	Minutos = HAL_POT_Percentage(POT2_Channel)*59/100;
 80016c4:	2001      	movs	r0, #1
 80016c6:	f002 fc4f 	bl	8003f68 <HAL_POT_Percentage>
 80016ca:	4603      	mov	r3, r0
 80016cc:	461a      	mov	r2, r3
 80016ce:	4613      	mov	r3, r2
 80016d0:	011b      	lsls	r3, r3, #4
 80016d2:	1a9b      	subs	r3, r3, r2
 80016d4:	009b      	lsls	r3, r3, #2
 80016d6:	1a9b      	subs	r3, r3, r2
 80016d8:	4a34      	ldr	r2, [pc, #208]	; (80017ac <EDO_0+0x164>)
 80016da:	fb82 1203 	smull	r1, r2, r2, r3
 80016de:	1152      	asrs	r2, r2, #5
 80016e0:	17db      	asrs	r3, r3, #31
 80016e2:	1ad3      	subs	r3, r2, r3
 80016e4:	b2da      	uxtb	r2, r3
 80016e6:	4b33      	ldr	r3, [pc, #204]	; (80017b4 <EDO_0+0x16c>)
 80016e8:	701a      	strb	r2, [r3, #0]
	HAL_LCD_Write_Number(&Horas,48,2);
 80016ea:	2202      	movs	r2, #2
 80016ec:	2130      	movs	r1, #48	; 0x30
 80016ee:	4830      	ldr	r0, [pc, #192]	; (80017b0 <EDO_0+0x168>)
 80016f0:	f002 fbe6 	bl	8003ec0 <HAL_LCD_Write_Number>
	HAL_LCD_Write_Number(&Minutos,67,2);
 80016f4:	2202      	movs	r2, #2
 80016f6:	2143      	movs	r1, #67	; 0x43
 80016f8:	482e      	ldr	r0, [pc, #184]	; (80017b4 <EDO_0+0x16c>)
 80016fa:	f002 fbe1 	bl	8003ec0 <HAL_LCD_Write_Number>
	if(btnC == 1 && btnC != btnCa && inicio == 0){
 80016fe:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001702:	2b01      	cmp	r3, #1
 8001704:	d11c      	bne.n	8001740 <EDO_0+0xf8>
 8001706:	4b2c      	ldr	r3, [pc, #176]	; (80017b8 <EDO_0+0x170>)
 8001708:	f9b3 3000 	ldrsh.w	r3, [r3]
 800170c:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8001710:	429a      	cmp	r2, r3
 8001712:	d015      	beq.n	8001740 <EDO_0+0xf8>
 8001714:	4b29      	ldr	r3, [pc, #164]	; (80017bc <EDO_0+0x174>)
 8001716:	f9b3 3000 	ldrsh.w	r3, [r3]
 800171a:	2b00      	cmp	r3, #0
 800171c:	d110      	bne.n	8001740 <EDO_0+0xf8>
		// Cambio de estado
		EA = E1;
 800171e:	4b28      	ldr	r3, [pc, #160]	; (80017c0 <EDO_0+0x178>)
 8001720:	2201      	movs	r2, #1
 8001722:	701a      	strb	r2, [r3, #0]
		first = 0;
 8001724:	4b1d      	ldr	r3, [pc, #116]	; (800179c <EDO_0+0x154>)
 8001726:	2200      	movs	r2, #0
 8001728:	801a      	strh	r2, [r3, #0]
		HAL_LCD_Clear();
 800172a:	f002 fadb 	bl	8003ce4 <HAL_LCD_Clear>
		HAL_Set_ActualTime(Horas,Minutos,0);
 800172e:	4b20      	ldr	r3, [pc, #128]	; (80017b0 <EDO_0+0x168>)
 8001730:	7818      	ldrb	r0, [r3, #0]
 8001732:	4b20      	ldr	r3, [pc, #128]	; (80017b4 <EDO_0+0x16c>)
 8001734:	781b      	ldrb	r3, [r3, #0]
 8001736:	2200      	movs	r2, #0
 8001738:	4619      	mov	r1, r3
 800173a:	f002 fcb5 	bl	80040a8 <HAL_Set_ActualTime>
 800173e:	e01a      	b.n	8001776 <EDO_0+0x12e>
	}
	else if(btnC == 1 && btnC != btnCa){
 8001740:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001744:	2b01      	cmp	r3, #1
 8001746:	d116      	bne.n	8001776 <EDO_0+0x12e>
 8001748:	4b1b      	ldr	r3, [pc, #108]	; (80017b8 <EDO_0+0x170>)
 800174a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800174e:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8001752:	429a      	cmp	r2, r3
 8001754:	d00f      	beq.n	8001776 <EDO_0+0x12e>
		// Cambio de estado
		EA = E3;
 8001756:	4b1a      	ldr	r3, [pc, #104]	; (80017c0 <EDO_0+0x178>)
 8001758:	2203      	movs	r2, #3
 800175a:	701a      	strb	r2, [r3, #0]
		first = 0;
 800175c:	4b0f      	ldr	r3, [pc, #60]	; (800179c <EDO_0+0x154>)
 800175e:	2200      	movs	r2, #0
 8001760:	801a      	strh	r2, [r3, #0]
		HAL_LCD_Clear();
 8001762:	f002 fabf 	bl	8003ce4 <HAL_LCD_Clear>
		HAL_Set_ActualTime(Horas,Minutos,0);
 8001766:	4b12      	ldr	r3, [pc, #72]	; (80017b0 <EDO_0+0x168>)
 8001768:	7818      	ldrb	r0, [r3, #0]
 800176a:	4b12      	ldr	r3, [pc, #72]	; (80017b4 <EDO_0+0x16c>)
 800176c:	781b      	ldrb	r3, [r3, #0]
 800176e:	2200      	movs	r2, #0
 8001770:	4619      	mov	r1, r3
 8001772:	f002 fc99 	bl	80040a8 <HAL_Set_ActualTime>
	}
	estado_Anterior(btnU, btnD, btnL, btnR, btnC);
 8001776:	f9b7 4000 	ldrsh.w	r4, [r7]
 800177a:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 800177e:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001782:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001786:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 800178a:	9300      	str	r3, [sp, #0]
 800178c:	4623      	mov	r3, r4
 800178e:	f7ff ff2d 	bl	80015ec <estado_Anterior>
}
 8001792:	bf00      	nop
 8001794:	370c      	adds	r7, #12
 8001796:	46bd      	mov	sp, r7
 8001798:	bd90      	pop	{r4, r7, pc}
 800179a:	bf00      	nop
 800179c:	20000724 	.word	0x20000724
 80017a0:	20000000 	.word	0x20000000
 80017a4:	20000015 	.word	0x20000015
 80017a8:	2000002a 	.word	0x2000002a
 80017ac:	51eb851f 	.word	0x51eb851f
 80017b0:	2000074b 	.word	0x2000074b
 80017b4:	2000073e 	.word	0x2000073e
 80017b8:	20000736 	.word	0x20000736
 80017bc:	20000726 	.word	0x20000726
 80017c0:	20000720 	.word	0x20000720

080017c4 <EDO_1>:

void EDO_1(short btnU, short btnD, short btnL, short btnR, short btnC){
 80017c4:	b590      	push	{r4, r7, lr}
 80017c6:	b085      	sub	sp, #20
 80017c8:	af02      	add	r7, sp, #8
 80017ca:	4604      	mov	r4, r0
 80017cc:	4608      	mov	r0, r1
 80017ce:	4611      	mov	r1, r2
 80017d0:	461a      	mov	r2, r3
 80017d2:	4623      	mov	r3, r4
 80017d4:	80fb      	strh	r3, [r7, #6]
 80017d6:	4603      	mov	r3, r0
 80017d8:	80bb      	strh	r3, [r7, #4]
 80017da:	460b      	mov	r3, r1
 80017dc:	807b      	strh	r3, [r7, #2]
 80017de:	4613      	mov	r3, r2
 80017e0:	803b      	strh	r3, [r7, #0]
	// Configuracion pastillas
	if(first == 0){
 80017e2:	4bbc      	ldr	r3, [pc, #752]	; (8001ad4 <EDO_1+0x310>)
 80017e4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d125      	bne.n	8001838 <EDO_1+0x74>
		// Mostrado de valores fijos
		HAL_LCD_Write_AsciiString(word[pastillasABC],18,0);
 80017ec:	2200      	movs	r2, #0
 80017ee:	2112      	movs	r1, #18
 80017f0:	48b9      	ldr	r0, [pc, #740]	; (8001ad8 <EDO_1+0x314>)
 80017f2:	f002 fb35 	bl	8003e60 <HAL_LCD_Write_AsciiString>
		HAL_LCD_Write_AsciiString(word[intervalo],36,1);
 80017f6:	2201      	movs	r2, #1
 80017f8:	2124      	movs	r1, #36	; 0x24
 80017fa:	48b8      	ldr	r0, [pc, #736]	; (8001adc <EDO_1+0x318>)
 80017fc:	f002 fb30 	bl	8003e60 <HAL_LCD_Write_AsciiString>
		HAL_LCD_Write_ascii(':',60,2);
 8001800:	2202      	movs	r2, #2
 8001802:	213c      	movs	r1, #60	; 0x3c
 8001804:	203a      	movs	r0, #58	; 0x3a
 8001806:	f002 fac3 	bl	8003d90 <HAL_LCD_Write_ascii>
		HAL_LCD_Write_AsciiString(word[aceptar],36,3);
 800180a:	2203      	movs	r2, #3
 800180c:	2124      	movs	r1, #36	; 0x24
 800180e:	48b4      	ldr	r0, [pc, #720]	; (8001ae0 <EDO_1+0x31c>)
 8001810:	f002 fb26 	bl	8003e60 <HAL_LCD_Write_AsciiString>
		// > en A la primera vez
		HAL_LCD_Write_ascii('>',72,0);
 8001814:	2200      	movs	r2, #0
 8001816:	2148      	movs	r1, #72	; 0x48
 8001818:	203e      	movs	r0, #62	; 0x3e
 800181a:	f002 fab9 	bl	8003d90 <HAL_LCD_Write_ascii>
		HAL_LCD_Write_ascii(' ',84,0);
 800181e:	2200      	movs	r2, #0
 8001820:	2154      	movs	r1, #84	; 0x54
 8001822:	2020      	movs	r0, #32
 8001824:	f002 fab4 	bl	8003d90 <HAL_LCD_Write_ascii>
		HAL_LCD_Write_ascii(' ',96,0);
 8001828:	2200      	movs	r2, #0
 800182a:	2160      	movs	r1, #96	; 0x60
 800182c:	2020      	movs	r0, #32
 800182e:	f002 faaf 	bl	8003d90 <HAL_LCD_Write_ascii>
		first = 1;
 8001832:	4ba8      	ldr	r3, [pc, #672]	; (8001ad4 <EDO_1+0x310>)
 8001834:	2201      	movs	r2, #1
 8001836:	801a      	strh	r2, [r3, #0]
	}
	// Obtencion horas y minutos
	Horas = HAL_POT_Percentage(POT1_Channel)*23/100;
 8001838:	2000      	movs	r0, #0
 800183a:	f002 fb95 	bl	8003f68 <HAL_POT_Percentage>
 800183e:	4603      	mov	r3, r0
 8001840:	461a      	mov	r2, r3
 8001842:	4613      	mov	r3, r2
 8001844:	005b      	lsls	r3, r3, #1
 8001846:	4413      	add	r3, r2
 8001848:	00db      	lsls	r3, r3, #3
 800184a:	1a9b      	subs	r3, r3, r2
 800184c:	4aa5      	ldr	r2, [pc, #660]	; (8001ae4 <EDO_1+0x320>)
 800184e:	fb82 1203 	smull	r1, r2, r2, r3
 8001852:	1152      	asrs	r2, r2, #5
 8001854:	17db      	asrs	r3, r3, #31
 8001856:	1ad3      	subs	r3, r2, r3
 8001858:	b2da      	uxtb	r2, r3
 800185a:	4ba3      	ldr	r3, [pc, #652]	; (8001ae8 <EDO_1+0x324>)
 800185c:	701a      	strb	r2, [r3, #0]
	Minutos = HAL_POT_Percentage(POT2_Channel)*59/100;
 800185e:	2001      	movs	r0, #1
 8001860:	f002 fb82 	bl	8003f68 <HAL_POT_Percentage>
 8001864:	4603      	mov	r3, r0
 8001866:	461a      	mov	r2, r3
 8001868:	4613      	mov	r3, r2
 800186a:	011b      	lsls	r3, r3, #4
 800186c:	1a9b      	subs	r3, r3, r2
 800186e:	009b      	lsls	r3, r3, #2
 8001870:	1a9b      	subs	r3, r3, r2
 8001872:	4a9c      	ldr	r2, [pc, #624]	; (8001ae4 <EDO_1+0x320>)
 8001874:	fb82 1203 	smull	r1, r2, r2, r3
 8001878:	1152      	asrs	r2, r2, #5
 800187a:	17db      	asrs	r3, r3, #31
 800187c:	1ad3      	subs	r3, r2, r3
 800187e:	b2da      	uxtb	r2, r3
 8001880:	4b9a      	ldr	r3, [pc, #616]	; (8001aec <EDO_1+0x328>)
 8001882:	701a      	strb	r2, [r3, #0]
	// Mostrado valor seleccionado
	HAL_LCD_Write_Number(&Horas,48,2);
 8001884:	2202      	movs	r2, #2
 8001886:	2130      	movs	r1, #48	; 0x30
 8001888:	4897      	ldr	r0, [pc, #604]	; (8001ae8 <EDO_1+0x324>)
 800188a:	f002 fb19 	bl	8003ec0 <HAL_LCD_Write_Number>
	HAL_LCD_Write_Number(&Minutos,67,2);
 800188e:	2202      	movs	r2, #2
 8001890:	2143      	movs	r1, #67	; 0x43
 8001892:	4896      	ldr	r0, [pc, #600]	; (8001aec <EDO_1+0x328>)
 8001894:	f002 fb14 	bl	8003ec0 <HAL_LCD_Write_Number>

	if(Puntero == 0){
 8001898:	4b95      	ldr	r3, [pc, #596]	; (8001af0 <EDO_1+0x32c>)
 800189a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d108      	bne.n	80018b4 <EDO_1+0xf0>
		// Si el puntero esta en A carga los valores a A
		IntervaloH1 = Horas;
 80018a2:	4b91      	ldr	r3, [pc, #580]	; (8001ae8 <EDO_1+0x324>)
 80018a4:	781a      	ldrb	r2, [r3, #0]
 80018a6:	4b93      	ldr	r3, [pc, #588]	; (8001af4 <EDO_1+0x330>)
 80018a8:	701a      	strb	r2, [r3, #0]
		IntervaloM1 = Minutos;
 80018aa:	4b90      	ldr	r3, [pc, #576]	; (8001aec <EDO_1+0x328>)
 80018ac:	781a      	ldrb	r2, [r3, #0]
 80018ae:	4b92      	ldr	r3, [pc, #584]	; (8001af8 <EDO_1+0x334>)
 80018b0:	701a      	strb	r2, [r3, #0]
 80018b2:	e01a      	b.n	80018ea <EDO_1+0x126>
	}
	else if(Puntero == 1){
 80018b4:	4b8e      	ldr	r3, [pc, #568]	; (8001af0 <EDO_1+0x32c>)
 80018b6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80018ba:	2b01      	cmp	r3, #1
 80018bc:	d108      	bne.n	80018d0 <EDO_1+0x10c>
		// Si el puntero esta en B carga los valores a B
		IntervaloH2 = Horas;
 80018be:	4b8a      	ldr	r3, [pc, #552]	; (8001ae8 <EDO_1+0x324>)
 80018c0:	781a      	ldrb	r2, [r3, #0]
 80018c2:	4b8e      	ldr	r3, [pc, #568]	; (8001afc <EDO_1+0x338>)
 80018c4:	701a      	strb	r2, [r3, #0]
		IntervaloM2 = Minutos;
 80018c6:	4b89      	ldr	r3, [pc, #548]	; (8001aec <EDO_1+0x328>)
 80018c8:	781a      	ldrb	r2, [r3, #0]
 80018ca:	4b8d      	ldr	r3, [pc, #564]	; (8001b00 <EDO_1+0x33c>)
 80018cc:	701a      	strb	r2, [r3, #0]
 80018ce:	e00c      	b.n	80018ea <EDO_1+0x126>
	}
	else if(Puntero == 2){
 80018d0:	4b87      	ldr	r3, [pc, #540]	; (8001af0 <EDO_1+0x32c>)
 80018d2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80018d6:	2b02      	cmp	r3, #2
 80018d8:	d107      	bne.n	80018ea <EDO_1+0x126>
		// Si el puntero esta en C carga los valores a C
		IntervaloH3 = Horas;
 80018da:	4b83      	ldr	r3, [pc, #524]	; (8001ae8 <EDO_1+0x324>)
 80018dc:	781a      	ldrb	r2, [r3, #0]
 80018de:	4b89      	ldr	r3, [pc, #548]	; (8001b04 <EDO_1+0x340>)
 80018e0:	701a      	strb	r2, [r3, #0]
		IntervaloM3 = Minutos;
 80018e2:	4b82      	ldr	r3, [pc, #520]	; (8001aec <EDO_1+0x328>)
 80018e4:	781a      	ldrb	r2, [r3, #0]
 80018e6:	4b88      	ldr	r3, [pc, #544]	; (8001b08 <EDO_1+0x344>)
 80018e8:	701a      	strb	r2, [r3, #0]
	}
	// Puntero
	if(btnL == 1 && btnL != btnLa && btnR == 0){
 80018ea:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80018ee:	2b01      	cmp	r3, #1
 80018f0:	d156      	bne.n	80019a0 <EDO_1+0x1dc>
 80018f2:	4b86      	ldr	r3, [pc, #536]	; (8001b0c <EDO_1+0x348>)
 80018f4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80018f8:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80018fc:	429a      	cmp	r2, r3
 80018fe:	d04f      	beq.n	80019a0 <EDO_1+0x1dc>
 8001900:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001904:	2b00      	cmp	r3, #0
 8001906:	d14b      	bne.n	80019a0 <EDO_1+0x1dc>
		Puntero -= 1;
 8001908:	4b79      	ldr	r3, [pc, #484]	; (8001af0 <EDO_1+0x32c>)
 800190a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800190e:	b29b      	uxth	r3, r3
 8001910:	3b01      	subs	r3, #1
 8001912:	b29b      	uxth	r3, r3
 8001914:	b21a      	sxth	r2, r3
 8001916:	4b76      	ldr	r3, [pc, #472]	; (8001af0 <EDO_1+0x32c>)
 8001918:	801a      	strh	r2, [r3, #0]
		if (Puntero < 0)
 800191a:	4b75      	ldr	r3, [pc, #468]	; (8001af0 <EDO_1+0x32c>)
 800191c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001920:	2b00      	cmp	r3, #0
 8001922:	da02      	bge.n	800192a <EDO_1+0x166>
			Puntero = 2;
 8001924:	4b72      	ldr	r3, [pc, #456]	; (8001af0 <EDO_1+0x32c>)
 8001926:	2202      	movs	r2, #2
 8001928:	801a      	strh	r2, [r3, #0]
		switch (Puntero){
 800192a:	4b71      	ldr	r3, [pc, #452]	; (8001af0 <EDO_1+0x32c>)
 800192c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001930:	2b01      	cmp	r3, #1
 8001932:	d014      	beq.n	800195e <EDO_1+0x19a>
 8001934:	2b02      	cmp	r3, #2
 8001936:	d022      	beq.n	800197e <EDO_1+0x1ba>
 8001938:	2b00      	cmp	r3, #0
 800193a:	d000      	beq.n	800193e <EDO_1+0x17a>
				HAL_LCD_Write_ascii(' ',72,0);
				HAL_LCD_Write_ascii(' ',84,0);
				HAL_LCD_Write_ascii('>',96,0);
				break;
		}
	}
 800193c:	e089      	b.n	8001a52 <EDO_1+0x28e>
				HAL_LCD_Write_ascii('>',72,0);
 800193e:	2200      	movs	r2, #0
 8001940:	2148      	movs	r1, #72	; 0x48
 8001942:	203e      	movs	r0, #62	; 0x3e
 8001944:	f002 fa24 	bl	8003d90 <HAL_LCD_Write_ascii>
				HAL_LCD_Write_ascii(' ',84,0);
 8001948:	2200      	movs	r2, #0
 800194a:	2154      	movs	r1, #84	; 0x54
 800194c:	2020      	movs	r0, #32
 800194e:	f002 fa1f 	bl	8003d90 <HAL_LCD_Write_ascii>
				HAL_LCD_Write_ascii(' ',96,0);
 8001952:	2200      	movs	r2, #0
 8001954:	2160      	movs	r1, #96	; 0x60
 8001956:	2020      	movs	r0, #32
 8001958:	f002 fa1a 	bl	8003d90 <HAL_LCD_Write_ascii>
				break;
 800195c:	e01f      	b.n	800199e <EDO_1+0x1da>
				HAL_LCD_Write_ascii(' ',72,0);
 800195e:	2200      	movs	r2, #0
 8001960:	2148      	movs	r1, #72	; 0x48
 8001962:	2020      	movs	r0, #32
 8001964:	f002 fa14 	bl	8003d90 <HAL_LCD_Write_ascii>
				HAL_LCD_Write_ascii('>',84,0);
 8001968:	2200      	movs	r2, #0
 800196a:	2154      	movs	r1, #84	; 0x54
 800196c:	203e      	movs	r0, #62	; 0x3e
 800196e:	f002 fa0f 	bl	8003d90 <HAL_LCD_Write_ascii>
				HAL_LCD_Write_ascii(' ',96,0);
 8001972:	2200      	movs	r2, #0
 8001974:	2160      	movs	r1, #96	; 0x60
 8001976:	2020      	movs	r0, #32
 8001978:	f002 fa0a 	bl	8003d90 <HAL_LCD_Write_ascii>
				break;
 800197c:	e00f      	b.n	800199e <EDO_1+0x1da>
				HAL_LCD_Write_ascii(' ',72,0);
 800197e:	2200      	movs	r2, #0
 8001980:	2148      	movs	r1, #72	; 0x48
 8001982:	2020      	movs	r0, #32
 8001984:	f002 fa04 	bl	8003d90 <HAL_LCD_Write_ascii>
				HAL_LCD_Write_ascii(' ',84,0);
 8001988:	2200      	movs	r2, #0
 800198a:	2154      	movs	r1, #84	; 0x54
 800198c:	2020      	movs	r0, #32
 800198e:	f002 f9ff 	bl	8003d90 <HAL_LCD_Write_ascii>
				HAL_LCD_Write_ascii('>',96,0);
 8001992:	2200      	movs	r2, #0
 8001994:	2160      	movs	r1, #96	; 0x60
 8001996:	203e      	movs	r0, #62	; 0x3e
 8001998:	f002 f9fa 	bl	8003d90 <HAL_LCD_Write_ascii>
				break;
 800199c:	bf00      	nop
	}
 800199e:	e058      	b.n	8001a52 <EDO_1+0x28e>
	else if(btnR == 1 && btnR != btnRa && btnL == 0){
 80019a0:	f9b7 3000 	ldrsh.w	r3, [r7]
 80019a4:	2b01      	cmp	r3, #1
 80019a6:	d154      	bne.n	8001a52 <EDO_1+0x28e>
 80019a8:	4b59      	ldr	r3, [pc, #356]	; (8001b10 <EDO_1+0x34c>)
 80019aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019ae:	f9b7 2000 	ldrsh.w	r2, [r7]
 80019b2:	429a      	cmp	r2, r3
 80019b4:	d04d      	beq.n	8001a52 <EDO_1+0x28e>
 80019b6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d149      	bne.n	8001a52 <EDO_1+0x28e>
		Puntero += 1;
 80019be:	4b4c      	ldr	r3, [pc, #304]	; (8001af0 <EDO_1+0x32c>)
 80019c0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019c4:	b29b      	uxth	r3, r3
 80019c6:	3301      	adds	r3, #1
 80019c8:	b29b      	uxth	r3, r3
 80019ca:	b21a      	sxth	r2, r3
 80019cc:	4b48      	ldr	r3, [pc, #288]	; (8001af0 <EDO_1+0x32c>)
 80019ce:	801a      	strh	r2, [r3, #0]
		if (Puntero > 2)
 80019d0:	4b47      	ldr	r3, [pc, #284]	; (8001af0 <EDO_1+0x32c>)
 80019d2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019d6:	2b02      	cmp	r3, #2
 80019d8:	dd02      	ble.n	80019e0 <EDO_1+0x21c>
			Puntero = 0;
 80019da:	4b45      	ldr	r3, [pc, #276]	; (8001af0 <EDO_1+0x32c>)
 80019dc:	2200      	movs	r2, #0
 80019de:	801a      	strh	r2, [r3, #0]
		switch (Puntero){
 80019e0:	4b43      	ldr	r3, [pc, #268]	; (8001af0 <EDO_1+0x32c>)
 80019e2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019e6:	2b01      	cmp	r3, #1
 80019e8:	d013      	beq.n	8001a12 <EDO_1+0x24e>
 80019ea:	2b02      	cmp	r3, #2
 80019ec:	d021      	beq.n	8001a32 <EDO_1+0x26e>
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d12f      	bne.n	8001a52 <EDO_1+0x28e>
			case 0:
				HAL_LCD_Write_ascii('>',72,0);
 80019f2:	2200      	movs	r2, #0
 80019f4:	2148      	movs	r1, #72	; 0x48
 80019f6:	203e      	movs	r0, #62	; 0x3e
 80019f8:	f002 f9ca 	bl	8003d90 <HAL_LCD_Write_ascii>
				HAL_LCD_Write_ascii(' ',84,0);
 80019fc:	2200      	movs	r2, #0
 80019fe:	2154      	movs	r1, #84	; 0x54
 8001a00:	2020      	movs	r0, #32
 8001a02:	f002 f9c5 	bl	8003d90 <HAL_LCD_Write_ascii>
				HAL_LCD_Write_ascii(' ',96,0);
 8001a06:	2200      	movs	r2, #0
 8001a08:	2160      	movs	r1, #96	; 0x60
 8001a0a:	2020      	movs	r0, #32
 8001a0c:	f002 f9c0 	bl	8003d90 <HAL_LCD_Write_ascii>
				break;
 8001a10:	e01f      	b.n	8001a52 <EDO_1+0x28e>
			case 1:
				HAL_LCD_Write_ascii(' ',72,0);
 8001a12:	2200      	movs	r2, #0
 8001a14:	2148      	movs	r1, #72	; 0x48
 8001a16:	2020      	movs	r0, #32
 8001a18:	f002 f9ba 	bl	8003d90 <HAL_LCD_Write_ascii>
				HAL_LCD_Write_ascii('>',84,0);
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	2154      	movs	r1, #84	; 0x54
 8001a20:	203e      	movs	r0, #62	; 0x3e
 8001a22:	f002 f9b5 	bl	8003d90 <HAL_LCD_Write_ascii>
				HAL_LCD_Write_ascii(' ',96,0);
 8001a26:	2200      	movs	r2, #0
 8001a28:	2160      	movs	r1, #96	; 0x60
 8001a2a:	2020      	movs	r0, #32
 8001a2c:	f002 f9b0 	bl	8003d90 <HAL_LCD_Write_ascii>
				break;
 8001a30:	e00f      	b.n	8001a52 <EDO_1+0x28e>
			case 2:
				HAL_LCD_Write_ascii(' ',72,0);
 8001a32:	2200      	movs	r2, #0
 8001a34:	2148      	movs	r1, #72	; 0x48
 8001a36:	2020      	movs	r0, #32
 8001a38:	f002 f9aa 	bl	8003d90 <HAL_LCD_Write_ascii>
				HAL_LCD_Write_ascii(' ',84,0);
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	2154      	movs	r1, #84	; 0x54
 8001a40:	2020      	movs	r0, #32
 8001a42:	f002 f9a5 	bl	8003d90 <HAL_LCD_Write_ascii>
				HAL_LCD_Write_ascii('>',96,0);
 8001a46:	2200      	movs	r2, #0
 8001a48:	2160      	movs	r1, #96	; 0x60
 8001a4a:	203e      	movs	r0, #62	; 0x3e
 8001a4c:	f002 f9a0 	bl	8003d90 <HAL_LCD_Write_ascii>
				break;
 8001a50:	bf00      	nop
		}
	}


	// Aceptar
	if(btnC == 1 && btnC != btnCa && inicio == 0){
 8001a52:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001a56:	2b01      	cmp	r3, #1
 8001a58:	d117      	bne.n	8001a8a <EDO_1+0x2c6>
 8001a5a:	4b2e      	ldr	r3, [pc, #184]	; (8001b14 <EDO_1+0x350>)
 8001a5c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a60:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8001a64:	429a      	cmp	r2, r3
 8001a66:	d010      	beq.n	8001a8a <EDO_1+0x2c6>
 8001a68:	4b2b      	ldr	r3, [pc, #172]	; (8001b18 <EDO_1+0x354>)
 8001a6a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d10b      	bne.n	8001a8a <EDO_1+0x2c6>
		// Cambio de estado
		EA = E2;
 8001a72:	4b2a      	ldr	r3, [pc, #168]	; (8001b1c <EDO_1+0x358>)
 8001a74:	2202      	movs	r2, #2
 8001a76:	701a      	strb	r2, [r3, #0]
		first = 0;
 8001a78:	4b16      	ldr	r3, [pc, #88]	; (8001ad4 <EDO_1+0x310>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	801a      	strh	r2, [r3, #0]
		inicio = 1; //cambio, se setea en 0 cuando entramos a imprimir
 8001a7e:	4b26      	ldr	r3, [pc, #152]	; (8001b18 <EDO_1+0x354>)
 8001a80:	2201      	movs	r2, #1
 8001a82:	801a      	strh	r2, [r3, #0]
		HAL_LCD_Clear();
 8001a84:	f002 f92e 	bl	8003ce4 <HAL_LCD_Clear>
 8001a88:	e012      	b.n	8001ab0 <EDO_1+0x2ec>
	}
	else if(btnC == 1 && btnC != btnCa){
 8001a8a:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001a8e:	2b01      	cmp	r3, #1
 8001a90:	d10e      	bne.n	8001ab0 <EDO_1+0x2ec>
 8001a92:	4b20      	ldr	r3, [pc, #128]	; (8001b14 <EDO_1+0x350>)
 8001a94:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a98:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8001a9c:	429a      	cmp	r2, r3
 8001a9e:	d007      	beq.n	8001ab0 <EDO_1+0x2ec>
		// Cambio de estado
		EA = E3;
 8001aa0:	4b1e      	ldr	r3, [pc, #120]	; (8001b1c <EDO_1+0x358>)
 8001aa2:	2203      	movs	r2, #3
 8001aa4:	701a      	strb	r2, [r3, #0]
		first = 0;
 8001aa6:	4b0b      	ldr	r3, [pc, #44]	; (8001ad4 <EDO_1+0x310>)
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	801a      	strh	r2, [r3, #0]
		HAL_LCD_Clear();
 8001aac:	f002 f91a 	bl	8003ce4 <HAL_LCD_Clear>
	}
	estado_Anterior(btnU, btnD, btnL, btnR, btnC);
 8001ab0:	f9b7 4000 	ldrsh.w	r4, [r7]
 8001ab4:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001ab8:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001abc:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001ac0:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001ac4:	9300      	str	r3, [sp, #0]
 8001ac6:	4623      	mov	r3, r4
 8001ac8:	f7ff fd90 	bl	80015ec <estado_Anterior>
}
 8001acc:	bf00      	nop
 8001ace:	370c      	adds	r7, #12
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bd90      	pop	{r4, r7, pc}
 8001ad4:	20000724 	.word	0x20000724
 8001ad8:	2000003f 	.word	0x2000003f
 8001adc:	20000054 	.word	0x20000054
 8001ae0:	2000002a 	.word	0x2000002a
 8001ae4:	51eb851f 	.word	0x51eb851f
 8001ae8:	2000074b 	.word	0x2000074b
 8001aec:	2000073e 	.word	0x2000073e
 8001af0:	20000722 	.word	0x20000722
 8001af4:	20000744 	.word	0x20000744
 8001af8:	20000743 	.word	0x20000743
 8001afc:	20000746 	.word	0x20000746
 8001b00:	20000747 	.word	0x20000747
 8001b04:	2000074a 	.word	0x2000074a
 8001b08:	20000741 	.word	0x20000741
 8001b0c:	20000730 	.word	0x20000730
 8001b10:	2000072a 	.word	0x2000072a
 8001b14:	20000736 	.word	0x20000736
 8001b18:	20000726 	.word	0x20000726
 8001b1c:	20000720 	.word	0x20000720

08001b20 <EDO_2>:

void EDO_2(short btnU, short btnD, short btnL, short btnR, short btnC){
 8001b20:	b590      	push	{r4, r7, lr}
 8001b22:	b085      	sub	sp, #20
 8001b24:	af02      	add	r7, sp, #8
 8001b26:	4604      	mov	r4, r0
 8001b28:	4608      	mov	r0, r1
 8001b2a:	4611      	mov	r1, r2
 8001b2c:	461a      	mov	r2, r3
 8001b2e:	4623      	mov	r3, r4
 8001b30:	80fb      	strh	r3, [r7, #6]
 8001b32:	4603      	mov	r3, r0
 8001b34:	80bb      	strh	r3, [r7, #4]
 8001b36:	460b      	mov	r3, r1
 8001b38:	807b      	strh	r3, [r7, #2]
 8001b3a:	4613      	mov	r3, r2
 8001b3c:	803b      	strh	r3, [r7, #0]
	// Pantalla principal
	if(first == 0){
 8001b3e:	4b2a      	ldr	r3, [pc, #168]	; (8001be8 <EDO_2+0xc8>)
 8001b40:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d11b      	bne.n	8001b80 <EDO_2+0x60>
		// Mostrado de valores fijos
		HAL_LCD_Write_AsciiString(word[reloj],48,0);
 8001b48:	2200      	movs	r2, #0
 8001b4a:	2130      	movs	r1, #48	; 0x30
 8001b4c:	4827      	ldr	r0, [pc, #156]	; (8001bec <EDO_2+0xcc>)
 8001b4e:	f002 f987 	bl	8003e60 <HAL_LCD_Write_AsciiString>
		HAL_LCD_Write_ascii(':',60,1);
 8001b52:	2201      	movs	r2, #1
 8001b54:	213c      	movs	r1, #60	; 0x3c
 8001b56:	203a      	movs	r0, #58	; 0x3a
 8001b58:	f002 f91a 	bl	8003d90 <HAL_LCD_Write_ascii>
		HAL_LCD_Write_AsciiString(word[temperatura],30,2);
 8001b5c:	2202      	movs	r2, #2
 8001b5e:	211e      	movs	r1, #30
 8001b60:	4823      	ldr	r0, [pc, #140]	; (8001bf0 <EDO_2+0xd0>)
 8001b62:	f002 f97d 	bl	8003e60 <HAL_LCD_Write_AsciiString>
		HAL_LCD_Write_ascii(SYMBOL_ASCII_CELSIUS,66,3);
 8001b66:	2203      	movs	r2, #3
 8001b68:	2142      	movs	r1, #66	; 0x42
 8001b6a:	20f8      	movs	r0, #248	; 0xf8
 8001b6c:	f002 f910 	bl	8003d90 <HAL_LCD_Write_ascii>
		HAL_LCD_Write_ascii('C',72,3);
 8001b70:	2203      	movs	r2, #3
 8001b72:	2148      	movs	r1, #72	; 0x48
 8001b74:	2043      	movs	r0, #67	; 0x43
 8001b76:	f002 f90b 	bl	8003d90 <HAL_LCD_Write_ascii>
		first = 1;
 8001b7a:	4b1b      	ldr	r3, [pc, #108]	; (8001be8 <EDO_2+0xc8>)
 8001b7c:	2201      	movs	r2, #1
 8001b7e:	801a      	strh	r2, [r3, #0]
	}
	// Obtener tiempo
	// Mostrar tiempo
	HAL_LCD_Write_Number(&Hora,48,1);
 8001b80:	2201      	movs	r2, #1
 8001b82:	2130      	movs	r1, #48	; 0x30
 8001b84:	481b      	ldr	r0, [pc, #108]	; (8001bf4 <EDO_2+0xd4>)
 8001b86:	f002 f99b 	bl	8003ec0 <HAL_LCD_Write_Number>
	HAL_LCD_Write_Number(&Minuto,66,1);
 8001b8a:	2201      	movs	r2, #1
 8001b8c:	2142      	movs	r1, #66	; 0x42
 8001b8e:	481a      	ldr	r0, [pc, #104]	; (8001bf8 <EDO_2+0xd8>)
 8001b90:	f002 f996 	bl	8003ec0 <HAL_LCD_Write_Number>
	// Mostrar Temperaura
	HAL_LCD_Write_Number(&Temp,54,3);
 8001b94:	2203      	movs	r2, #3
 8001b96:	2136      	movs	r1, #54	; 0x36
 8001b98:	4818      	ldr	r0, [pc, #96]	; (8001bfc <EDO_2+0xdc>)
 8001b9a:	f002 f991 	bl	8003ec0 <HAL_LCD_Write_Number>
	if(btnC == 1 && btnC != btnCa){
 8001b9e:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001ba2:	2b01      	cmp	r3, #1
 8001ba4:	d10e      	bne.n	8001bc4 <EDO_2+0xa4>
 8001ba6:	4b16      	ldr	r3, [pc, #88]	; (8001c00 <EDO_2+0xe0>)
 8001ba8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001bac:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8001bb0:	429a      	cmp	r2, r3
 8001bb2:	d007      	beq.n	8001bc4 <EDO_2+0xa4>
		// Cambio de estado
		EA = E3;
 8001bb4:	4b13      	ldr	r3, [pc, #76]	; (8001c04 <EDO_2+0xe4>)
 8001bb6:	2203      	movs	r2, #3
 8001bb8:	701a      	strb	r2, [r3, #0]
		first = 0;
 8001bba:	4b0b      	ldr	r3, [pc, #44]	; (8001be8 <EDO_2+0xc8>)
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	801a      	strh	r2, [r3, #0]
		HAL_LCD_Clear();
 8001bc0:	f002 f890 	bl	8003ce4 <HAL_LCD_Clear>
	}
	estado_Anterior(btnU, btnD, btnL, btnR, btnC);
 8001bc4:	f9b7 4000 	ldrsh.w	r4, [r7]
 8001bc8:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001bcc:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001bd0:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001bd4:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001bd8:	9300      	str	r3, [sp, #0]
 8001bda:	4623      	mov	r3, r4
 8001bdc:	f7ff fd06 	bl	80015ec <estado_Anterior>
}
 8001be0:	bf00      	nop
 8001be2:	370c      	adds	r7, #12
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bd90      	pop	{r4, r7, pc}
 8001be8:	20000724 	.word	0x20000724
 8001bec:	20000015 	.word	0x20000015
 8001bf0:	2000007e 	.word	0x2000007e
 8001bf4:	20000748 	.word	0x20000748
 8001bf8:	2000073f 	.word	0x2000073f
 8001bfc:	20000728 	.word	0x20000728
 8001c00:	20000736 	.word	0x20000736
 8001c04:	20000720 	.word	0x20000720

08001c08 <EDO_3>:

void EDO_3(short btnU, short btnD, short btnL, short btnR, short btnC){
 8001c08:	b590      	push	{r4, r7, lr}
 8001c0a:	b085      	sub	sp, #20
 8001c0c:	af02      	add	r7, sp, #8
 8001c0e:	4604      	mov	r4, r0
 8001c10:	4608      	mov	r0, r1
 8001c12:	4611      	mov	r1, r2
 8001c14:	461a      	mov	r2, r3
 8001c16:	4623      	mov	r3, r4
 8001c18:	80fb      	strh	r3, [r7, #6]
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	80bb      	strh	r3, [r7, #4]
 8001c1e:	460b      	mov	r3, r1
 8001c20:	807b      	strh	r3, [r7, #2]
 8001c22:	4613      	mov	r3, r2
 8001c24:	803b      	strh	r3, [r7, #0]
	// Menu
	if(first == 0){
 8001c26:	4bcf      	ldr	r3, [pc, #828]	; (8001f64 <EDO_3+0x35c>)
 8001c28:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d12d      	bne.n	8001c8c <EDO_3+0x84>
			// Mostrado de valores fijos
			HAL_LCD_Write_AsciiString(word[ajustarReloj],24,0);
 8001c30:	2200      	movs	r2, #0
 8001c32:	2118      	movs	r1, #24
 8001c34:	48cc      	ldr	r0, [pc, #816]	; (8001f68 <EDO_3+0x360>)
 8001c36:	f002 f913 	bl	8003e60 <HAL_LCD_Write_AsciiString>
			HAL_LCD_Write_AsciiString(word[ajustarPastilla],12,1);
 8001c3a:	2201      	movs	r2, #1
 8001c3c:	210c      	movs	r1, #12
 8001c3e:	48cb      	ldr	r0, [pc, #812]	; (8001f6c <EDO_3+0x364>)
 8001c40:	f002 f90e 	bl	8003e60 <HAL_LCD_Write_AsciiString>
			HAL_LCD_Write_AsciiString(word[HoraYtemperatura],13,2);
 8001c44:	2202      	movs	r2, #2
 8001c46:	210d      	movs	r1, #13
 8001c48:	48c9      	ldr	r0, [pc, #804]	; (8001f70 <EDO_3+0x368>)
 8001c4a:	f002 f909 	bl	8003e60 <HAL_LCD_Write_AsciiString>
			HAL_LCD_Write_AsciiString(word[intervalosPastilla],6,3);
 8001c4e:	2203      	movs	r2, #3
 8001c50:	2106      	movs	r1, #6
 8001c52:	48c8      	ldr	r0, [pc, #800]	; (8001f74 <EDO_3+0x36c>)
 8001c54:	f002 f904 	bl	8003e60 <HAL_LCD_Write_AsciiString>
			// > en A la primera vez
			HAL_LCD_Write_ascii('>',18,0);
 8001c58:	2200      	movs	r2, #0
 8001c5a:	2112      	movs	r1, #18
 8001c5c:	203e      	movs	r0, #62	; 0x3e
 8001c5e:	f002 f897 	bl	8003d90 <HAL_LCD_Write_ascii>
			HAL_LCD_Write_ascii(' ',6,1);
 8001c62:	2201      	movs	r2, #1
 8001c64:	2106      	movs	r1, #6
 8001c66:	2020      	movs	r0, #32
 8001c68:	f002 f892 	bl	8003d90 <HAL_LCD_Write_ascii>
			HAL_LCD_Write_ascii(' ',6,2);
 8001c6c:	2202      	movs	r2, #2
 8001c6e:	2106      	movs	r1, #6
 8001c70:	2020      	movs	r0, #32
 8001c72:	f002 f88d 	bl	8003d90 <HAL_LCD_Write_ascii>
			HAL_LCD_Write_ascii(' ',0,3);
 8001c76:	2203      	movs	r2, #3
 8001c78:	2100      	movs	r1, #0
 8001c7a:	2020      	movs	r0, #32
 8001c7c:	f002 f888 	bl	8003d90 <HAL_LCD_Write_ascii>
			first = 1;
 8001c80:	4bb8      	ldr	r3, [pc, #736]	; (8001f64 <EDO_3+0x35c>)
 8001c82:	2201      	movs	r2, #1
 8001c84:	801a      	strh	r2, [r3, #0]
			Puntero=0;
 8001c86:	4bbc      	ldr	r3, [pc, #752]	; (8001f78 <EDO_3+0x370>)
 8001c88:	2200      	movs	r2, #0
 8001c8a:	801a      	strh	r2, [r3, #0]
		}

	if(Puntero == 0 && btnC == 1 && btnC != btnCa){
 8001c8c:	4bba      	ldr	r3, [pc, #744]	; (8001f78 <EDO_3+0x370>)
 8001c8e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d113      	bne.n	8001cbe <EDO_3+0xb6>
 8001c96:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001c9a:	2b01      	cmp	r3, #1
 8001c9c:	d10f      	bne.n	8001cbe <EDO_3+0xb6>
 8001c9e:	4bb7      	ldr	r3, [pc, #732]	; (8001f7c <EDO_3+0x374>)
 8001ca0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ca4:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8001ca8:	429a      	cmp	r2, r3
 8001caa:	d008      	beq.n	8001cbe <EDO_3+0xb6>
		//Si puntero es igual a 0 y el boton central es presionado, ira a ajustar reloj
		EA=E0;
 8001cac:	4bb4      	ldr	r3, [pc, #720]	; (8001f80 <EDO_3+0x378>)
 8001cae:	2200      	movs	r2, #0
 8001cb0:	701a      	strb	r2, [r3, #0]
		HAL_LCD_Clear();
 8001cb2:	f002 f817 	bl	8003ce4 <HAL_LCD_Clear>
		first=0;
 8001cb6:	4bab      	ldr	r3, [pc, #684]	; (8001f64 <EDO_3+0x35c>)
 8001cb8:	2200      	movs	r2, #0
 8001cba:	801a      	strh	r2, [r3, #0]
 8001cbc:	e049      	b.n	8001d52 <EDO_3+0x14a>
	}
	else if(Puntero == 1 && btnC == 1 && btnC != btnCa){
 8001cbe:	4bae      	ldr	r3, [pc, #696]	; (8001f78 <EDO_3+0x370>)
 8001cc0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001cc4:	2b01      	cmp	r3, #1
 8001cc6:	d113      	bne.n	8001cf0 <EDO_3+0xe8>
 8001cc8:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001ccc:	2b01      	cmp	r3, #1
 8001cce:	d10f      	bne.n	8001cf0 <EDO_3+0xe8>
 8001cd0:	4baa      	ldr	r3, [pc, #680]	; (8001f7c <EDO_3+0x374>)
 8001cd2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001cd6:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8001cda:	429a      	cmp	r2, r3
 8001cdc:	d008      	beq.n	8001cf0 <EDO_3+0xe8>
		//Si puntero es igual a 1 y el boton central es presionado, ira a ajustar intervalos pastilla
		EA=E1;
 8001cde:	4ba8      	ldr	r3, [pc, #672]	; (8001f80 <EDO_3+0x378>)
 8001ce0:	2201      	movs	r2, #1
 8001ce2:	701a      	strb	r2, [r3, #0]
		HAL_LCD_Clear();
 8001ce4:	f001 fffe 	bl	8003ce4 <HAL_LCD_Clear>
		first=0;
 8001ce8:	4b9e      	ldr	r3, [pc, #632]	; (8001f64 <EDO_3+0x35c>)
 8001cea:	2200      	movs	r2, #0
 8001cec:	801a      	strh	r2, [r3, #0]
 8001cee:	e030      	b.n	8001d52 <EDO_3+0x14a>
	}
	else if(Puntero == 2 && btnC == 1 && btnC != btnCa){
 8001cf0:	4ba1      	ldr	r3, [pc, #644]	; (8001f78 <EDO_3+0x370>)
 8001cf2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001cf6:	2b02      	cmp	r3, #2
 8001cf8:	d113      	bne.n	8001d22 <EDO_3+0x11a>
 8001cfa:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001cfe:	2b01      	cmp	r3, #1
 8001d00:	d10f      	bne.n	8001d22 <EDO_3+0x11a>
 8001d02:	4b9e      	ldr	r3, [pc, #632]	; (8001f7c <EDO_3+0x374>)
 8001d04:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d08:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8001d0c:	429a      	cmp	r2, r3
 8001d0e:	d008      	beq.n	8001d22 <EDO_3+0x11a>
		//Si puntero es igual a 2 y el boton central es presionado, ira a mostrar hora actual y temp
		EA=E2;
 8001d10:	4b9b      	ldr	r3, [pc, #620]	; (8001f80 <EDO_3+0x378>)
 8001d12:	2202      	movs	r2, #2
 8001d14:	701a      	strb	r2, [r3, #0]
		HAL_LCD_Clear();
 8001d16:	f001 ffe5 	bl	8003ce4 <HAL_LCD_Clear>
		first=0;
 8001d1a:	4b92      	ldr	r3, [pc, #584]	; (8001f64 <EDO_3+0x35c>)
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	801a      	strh	r2, [r3, #0]
 8001d20:	e017      	b.n	8001d52 <EDO_3+0x14a>
	}
	else if(Puntero == 3 && btnC == 1 && btnC != btnCa){
 8001d22:	4b95      	ldr	r3, [pc, #596]	; (8001f78 <EDO_3+0x370>)
 8001d24:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d28:	2b03      	cmp	r3, #3
 8001d2a:	d112      	bne.n	8001d52 <EDO_3+0x14a>
 8001d2c:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001d30:	2b01      	cmp	r3, #1
 8001d32:	d10e      	bne.n	8001d52 <EDO_3+0x14a>
 8001d34:	4b91      	ldr	r3, [pc, #580]	; (8001f7c <EDO_3+0x374>)
 8001d36:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d3a:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8001d3e:	429a      	cmp	r2, r3
 8001d40:	d007      	beq.n	8001d52 <EDO_3+0x14a>
		//Si puntero es igual a 3 y el boton central es presionado, ira a mostrar los intervalos configurados
		EA=E7;
 8001d42:	4b8f      	ldr	r3, [pc, #572]	; (8001f80 <EDO_3+0x378>)
 8001d44:	2207      	movs	r2, #7
 8001d46:	701a      	strb	r2, [r3, #0]
		HAL_LCD_Clear();
 8001d48:	f001 ffcc 	bl	8003ce4 <HAL_LCD_Clear>
		first=0;
 8001d4c:	4b85      	ldr	r3, [pc, #532]	; (8001f64 <EDO_3+0x35c>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	801a      	strh	r2, [r3, #0]
		}
	// Puntero
	if(btnD == 1 && btnD != btnDa && btnU == 0){
 8001d52:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001d56:	2b01      	cmp	r3, #1
 8001d58:	f040 8091 	bne.w	8001e7e <EDO_3+0x276>
 8001d5c:	4b89      	ldr	r3, [pc, #548]	; (8001f84 <EDO_3+0x37c>)
 8001d5e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d62:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001d66:	429a      	cmp	r2, r3
 8001d68:	f000 8089 	beq.w	8001e7e <EDO_3+0x276>
 8001d6c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	f040 8084 	bne.w	8001e7e <EDO_3+0x276>
		Puntero += 1;
 8001d76:	4b80      	ldr	r3, [pc, #512]	; (8001f78 <EDO_3+0x370>)
 8001d78:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d7c:	b29b      	uxth	r3, r3
 8001d7e:	3301      	adds	r3, #1
 8001d80:	b29b      	uxth	r3, r3
 8001d82:	b21a      	sxth	r2, r3
 8001d84:	4b7c      	ldr	r3, [pc, #496]	; (8001f78 <EDO_3+0x370>)
 8001d86:	801a      	strh	r2, [r3, #0]
		if (Puntero > 3)
 8001d88:	4b7b      	ldr	r3, [pc, #492]	; (8001f78 <EDO_3+0x370>)
 8001d8a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d8e:	2b03      	cmp	r3, #3
 8001d90:	dd02      	ble.n	8001d98 <EDO_3+0x190>
			Puntero = 0;
 8001d92:	4b79      	ldr	r3, [pc, #484]	; (8001f78 <EDO_3+0x370>)
 8001d94:	2200      	movs	r2, #0
 8001d96:	801a      	strh	r2, [r3, #0]
		switch (Puntero){
 8001d98:	4b77      	ldr	r3, [pc, #476]	; (8001f78 <EDO_3+0x370>)
 8001d9a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d9e:	2b03      	cmp	r3, #3
 8001da0:	f200 8109 	bhi.w	8001fb6 <EDO_3+0x3ae>
 8001da4:	a201      	add	r2, pc, #4	; (adr r2, 8001dac <EDO_3+0x1a4>)
 8001da6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001daa:	bf00      	nop
 8001dac:	08001dbd 	.word	0x08001dbd
 8001db0:	08001ded 	.word	0x08001ded
 8001db4:	08001e1d 	.word	0x08001e1d
 8001db8:	08001e4d 	.word	0x08001e4d
			case 0:
				LL_mDelay(1);
 8001dbc:	2001      	movs	r0, #1
 8001dbe:	f001 fea5 	bl	8003b0c <LL_mDelay>
				HAL_LCD_Write_ascii('>',18,0);
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	2112      	movs	r1, #18
 8001dc6:	203e      	movs	r0, #62	; 0x3e
 8001dc8:	f001 ffe2 	bl	8003d90 <HAL_LCD_Write_ascii>
				HAL_LCD_Write_ascii(' ',6,1);
 8001dcc:	2201      	movs	r2, #1
 8001dce:	2106      	movs	r1, #6
 8001dd0:	2020      	movs	r0, #32
 8001dd2:	f001 ffdd 	bl	8003d90 <HAL_LCD_Write_ascii>
				HAL_LCD_Write_ascii(' ',6,2);
 8001dd6:	2202      	movs	r2, #2
 8001dd8:	2106      	movs	r1, #6
 8001dda:	2020      	movs	r0, #32
 8001ddc:	f001 ffd8 	bl	8003d90 <HAL_LCD_Write_ascii>
				HAL_LCD_Write_ascii(' ',0,3);
 8001de0:	2203      	movs	r2, #3
 8001de2:	2100      	movs	r1, #0
 8001de4:	2020      	movs	r0, #32
 8001de6:	f001 ffd3 	bl	8003d90 <HAL_LCD_Write_ascii>
				break;
 8001dea:	e047      	b.n	8001e7c <EDO_3+0x274>
			case 1:
				LL_mDelay(1);
 8001dec:	2001      	movs	r0, #1
 8001dee:	f001 fe8d 	bl	8003b0c <LL_mDelay>
				HAL_LCD_Write_ascii(' ',18,0);
 8001df2:	2200      	movs	r2, #0
 8001df4:	2112      	movs	r1, #18
 8001df6:	2020      	movs	r0, #32
 8001df8:	f001 ffca 	bl	8003d90 <HAL_LCD_Write_ascii>
				HAL_LCD_Write_ascii('>',6,1);
 8001dfc:	2201      	movs	r2, #1
 8001dfe:	2106      	movs	r1, #6
 8001e00:	203e      	movs	r0, #62	; 0x3e
 8001e02:	f001 ffc5 	bl	8003d90 <HAL_LCD_Write_ascii>
				HAL_LCD_Write_ascii(' ',6,2);
 8001e06:	2202      	movs	r2, #2
 8001e08:	2106      	movs	r1, #6
 8001e0a:	2020      	movs	r0, #32
 8001e0c:	f001 ffc0 	bl	8003d90 <HAL_LCD_Write_ascii>
				HAL_LCD_Write_ascii(' ',0,3);
 8001e10:	2203      	movs	r2, #3
 8001e12:	2100      	movs	r1, #0
 8001e14:	2020      	movs	r0, #32
 8001e16:	f001 ffbb 	bl	8003d90 <HAL_LCD_Write_ascii>
				break;
 8001e1a:	e02f      	b.n	8001e7c <EDO_3+0x274>
			case 2:
				LL_mDelay(1);
 8001e1c:	2001      	movs	r0, #1
 8001e1e:	f001 fe75 	bl	8003b0c <LL_mDelay>
				HAL_LCD_Write_ascii(' ',18,0);
 8001e22:	2200      	movs	r2, #0
 8001e24:	2112      	movs	r1, #18
 8001e26:	2020      	movs	r0, #32
 8001e28:	f001 ffb2 	bl	8003d90 <HAL_LCD_Write_ascii>
				HAL_LCD_Write_ascii(' ',6,1);
 8001e2c:	2201      	movs	r2, #1
 8001e2e:	2106      	movs	r1, #6
 8001e30:	2020      	movs	r0, #32
 8001e32:	f001 ffad 	bl	8003d90 <HAL_LCD_Write_ascii>
				HAL_LCD_Write_ascii('>',6,2);
 8001e36:	2202      	movs	r2, #2
 8001e38:	2106      	movs	r1, #6
 8001e3a:	203e      	movs	r0, #62	; 0x3e
 8001e3c:	f001 ffa8 	bl	8003d90 <HAL_LCD_Write_ascii>
				HAL_LCD_Write_ascii(' ',0,3);
 8001e40:	2203      	movs	r2, #3
 8001e42:	2100      	movs	r1, #0
 8001e44:	2020      	movs	r0, #32
 8001e46:	f001 ffa3 	bl	8003d90 <HAL_LCD_Write_ascii>
				break;
 8001e4a:	e017      	b.n	8001e7c <EDO_3+0x274>
			case 3:
				LL_mDelay(1);
 8001e4c:	2001      	movs	r0, #1
 8001e4e:	f001 fe5d 	bl	8003b0c <LL_mDelay>
				HAL_LCD_Write_ascii(' ',18,0);
 8001e52:	2200      	movs	r2, #0
 8001e54:	2112      	movs	r1, #18
 8001e56:	2020      	movs	r0, #32
 8001e58:	f001 ff9a 	bl	8003d90 <HAL_LCD_Write_ascii>
				HAL_LCD_Write_ascii(' ',6,1);
 8001e5c:	2201      	movs	r2, #1
 8001e5e:	2106      	movs	r1, #6
 8001e60:	2020      	movs	r0, #32
 8001e62:	f001 ff95 	bl	8003d90 <HAL_LCD_Write_ascii>
				HAL_LCD_Write_ascii(' ',6,2);
 8001e66:	2202      	movs	r2, #2
 8001e68:	2106      	movs	r1, #6
 8001e6a:	2020      	movs	r0, #32
 8001e6c:	f001 ff90 	bl	8003d90 <HAL_LCD_Write_ascii>
				HAL_LCD_Write_ascii('>',0,3);
 8001e70:	2203      	movs	r2, #3
 8001e72:	2100      	movs	r1, #0
 8001e74:	203e      	movs	r0, #62	; 0x3e
 8001e76:	f001 ff8b 	bl	8003d90 <HAL_LCD_Write_ascii>
							break;
 8001e7a:	bf00      	nop
		}
	}
 8001e7c:	e09b      	b.n	8001fb6 <EDO_3+0x3ae>
	else if(btnU == 1 && btnU != btnUa && btnD == 0){
 8001e7e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001e82:	2b01      	cmp	r3, #1
 8001e84:	f040 8098 	bne.w	8001fb8 <EDO_3+0x3b0>
 8001e88:	4b3f      	ldr	r3, [pc, #252]	; (8001f88 <EDO_3+0x380>)
 8001e8a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e8e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001e92:	429a      	cmp	r2, r3
 8001e94:	f000 8090 	beq.w	8001fb8 <EDO_3+0x3b0>
 8001e98:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	f040 808b 	bne.w	8001fb8 <EDO_3+0x3b0>
			Puntero -= 1;
 8001ea2:	4b35      	ldr	r3, [pc, #212]	; (8001f78 <EDO_3+0x370>)
 8001ea4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ea8:	b29b      	uxth	r3, r3
 8001eaa:	3b01      	subs	r3, #1
 8001eac:	b29b      	uxth	r3, r3
 8001eae:	b21a      	sxth	r2, r3
 8001eb0:	4b31      	ldr	r3, [pc, #196]	; (8001f78 <EDO_3+0x370>)
 8001eb2:	801a      	strh	r2, [r3, #0]
			if (Puntero < 0)
 8001eb4:	4b30      	ldr	r3, [pc, #192]	; (8001f78 <EDO_3+0x370>)
 8001eb6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	da02      	bge.n	8001ec4 <EDO_3+0x2bc>
				Puntero = 3;
 8001ebe:	4b2e      	ldr	r3, [pc, #184]	; (8001f78 <EDO_3+0x370>)
 8001ec0:	2203      	movs	r2, #3
 8001ec2:	801a      	strh	r2, [r3, #0]
			switch (Puntero){
 8001ec4:	4b2c      	ldr	r3, [pc, #176]	; (8001f78 <EDO_3+0x370>)
 8001ec6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001eca:	2b03      	cmp	r3, #3
 8001ecc:	d874      	bhi.n	8001fb8 <EDO_3+0x3b0>
 8001ece:	a201      	add	r2, pc, #4	; (adr r2, 8001ed4 <EDO_3+0x2cc>)
 8001ed0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ed4:	08001ee5 	.word	0x08001ee5
 8001ed8:	08001f0f 	.word	0x08001f0f
 8001edc:	08001f39 	.word	0x08001f39
 8001ee0:	08001f8d 	.word	0x08001f8d
				case 0:
					//LL_mDelay(1);
					HAL_LCD_Write_ascii('>',18,0);
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	2112      	movs	r1, #18
 8001ee8:	203e      	movs	r0, #62	; 0x3e
 8001eea:	f001 ff51 	bl	8003d90 <HAL_LCD_Write_ascii>
					HAL_LCD_Write_ascii(' ',6,1);
 8001eee:	2201      	movs	r2, #1
 8001ef0:	2106      	movs	r1, #6
 8001ef2:	2020      	movs	r0, #32
 8001ef4:	f001 ff4c 	bl	8003d90 <HAL_LCD_Write_ascii>
					HAL_LCD_Write_ascii(' ',6,2);
 8001ef8:	2202      	movs	r2, #2
 8001efa:	2106      	movs	r1, #6
 8001efc:	2020      	movs	r0, #32
 8001efe:	f001 ff47 	bl	8003d90 <HAL_LCD_Write_ascii>
					HAL_LCD_Write_ascii(' ',0,3);
 8001f02:	2203      	movs	r2, #3
 8001f04:	2100      	movs	r1, #0
 8001f06:	2020      	movs	r0, #32
 8001f08:	f001 ff42 	bl	8003d90 <HAL_LCD_Write_ascii>
					break;
 8001f0c:	e054      	b.n	8001fb8 <EDO_3+0x3b0>
				case 1:
					//LL_mDelay(1);
					HAL_LCD_Write_ascii(' ',18,0);
 8001f0e:	2200      	movs	r2, #0
 8001f10:	2112      	movs	r1, #18
 8001f12:	2020      	movs	r0, #32
 8001f14:	f001 ff3c 	bl	8003d90 <HAL_LCD_Write_ascii>
					HAL_LCD_Write_ascii('>',6,1);
 8001f18:	2201      	movs	r2, #1
 8001f1a:	2106      	movs	r1, #6
 8001f1c:	203e      	movs	r0, #62	; 0x3e
 8001f1e:	f001 ff37 	bl	8003d90 <HAL_LCD_Write_ascii>
					HAL_LCD_Write_ascii(' ',6,2);
 8001f22:	2202      	movs	r2, #2
 8001f24:	2106      	movs	r1, #6
 8001f26:	2020      	movs	r0, #32
 8001f28:	f001 ff32 	bl	8003d90 <HAL_LCD_Write_ascii>
					HAL_LCD_Write_ascii(' ',0,3);
 8001f2c:	2203      	movs	r2, #3
 8001f2e:	2100      	movs	r1, #0
 8001f30:	2020      	movs	r0, #32
 8001f32:	f001 ff2d 	bl	8003d90 <HAL_LCD_Write_ascii>
					break;
 8001f36:	e03f      	b.n	8001fb8 <EDO_3+0x3b0>
				case 2:
					//LL_mDelay(1);
					HAL_LCD_Write_ascii(' ',18,0);
 8001f38:	2200      	movs	r2, #0
 8001f3a:	2112      	movs	r1, #18
 8001f3c:	2020      	movs	r0, #32
 8001f3e:	f001 ff27 	bl	8003d90 <HAL_LCD_Write_ascii>
					HAL_LCD_Write_ascii(' ',6,1);
 8001f42:	2201      	movs	r2, #1
 8001f44:	2106      	movs	r1, #6
 8001f46:	2020      	movs	r0, #32
 8001f48:	f001 ff22 	bl	8003d90 <HAL_LCD_Write_ascii>
					HAL_LCD_Write_ascii('>',6,2);
 8001f4c:	2202      	movs	r2, #2
 8001f4e:	2106      	movs	r1, #6
 8001f50:	203e      	movs	r0, #62	; 0x3e
 8001f52:	f001 ff1d 	bl	8003d90 <HAL_LCD_Write_ascii>
					HAL_LCD_Write_ascii(' ',0,3);
 8001f56:	2203      	movs	r2, #3
 8001f58:	2100      	movs	r1, #0
 8001f5a:	2020      	movs	r0, #32
 8001f5c:	f001 ff18 	bl	8003d90 <HAL_LCD_Write_ascii>
					break;
 8001f60:	e02a      	b.n	8001fb8 <EDO_3+0x3b0>
 8001f62:	bf00      	nop
 8001f64:	20000724 	.word	0x20000724
 8001f68:	20000093 	.word	0x20000093
 8001f6c:	200000a8 	.word	0x200000a8
 8001f70:	200000bd 	.word	0x200000bd
 8001f74:	200000d2 	.word	0x200000d2
 8001f78:	20000722 	.word	0x20000722
 8001f7c:	20000736 	.word	0x20000736
 8001f80:	20000720 	.word	0x20000720
 8001f84:	2000072e 	.word	0x2000072e
 8001f88:	20000732 	.word	0x20000732
				case 3:
					//LL_mDelay(1);
					HAL_LCD_Write_ascii(' ',18,0);
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	2112      	movs	r1, #18
 8001f90:	2020      	movs	r0, #32
 8001f92:	f001 fefd 	bl	8003d90 <HAL_LCD_Write_ascii>
					HAL_LCD_Write_ascii(' ',6,1);
 8001f96:	2201      	movs	r2, #1
 8001f98:	2106      	movs	r1, #6
 8001f9a:	2020      	movs	r0, #32
 8001f9c:	f001 fef8 	bl	8003d90 <HAL_LCD_Write_ascii>
					HAL_LCD_Write_ascii(' ',6,2);
 8001fa0:	2202      	movs	r2, #2
 8001fa2:	2106      	movs	r1, #6
 8001fa4:	2020      	movs	r0, #32
 8001fa6:	f001 fef3 	bl	8003d90 <HAL_LCD_Write_ascii>
					HAL_LCD_Write_ascii('>',0,3);
 8001faa:	2203      	movs	r2, #3
 8001fac:	2100      	movs	r1, #0
 8001fae:	203e      	movs	r0, #62	; 0x3e
 8001fb0:	f001 feee 	bl	8003d90 <HAL_LCD_Write_ascii>
								break;
 8001fb4:	e000      	b.n	8001fb8 <EDO_3+0x3b0>
	}
 8001fb6:	bf00      	nop
		// Cambio de estado

		first = 0;
		HAL_LCD_Clear();
	}*/
	estado_Anterior(btnU, btnD, btnL, btnR, btnC);
 8001fb8:	f9b7 4000 	ldrsh.w	r4, [r7]
 8001fbc:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001fc0:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001fc4:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001fc8:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001fcc:	9300      	str	r3, [sp, #0]
 8001fce:	4623      	mov	r3, r4
 8001fd0:	f7ff fb0c 	bl	80015ec <estado_Anterior>
}
 8001fd4:	bf00      	nop
 8001fd6:	370c      	adds	r7, #12
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	bd90      	pop	{r4, r7, pc}

08001fdc <EDO_4>:

void EDO_4(short btnU, short btnD, short btnL, short btnR, short btnC){
 8001fdc:	b590      	push	{r4, r7, lr}
 8001fde:	b083      	sub	sp, #12
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	4604      	mov	r4, r0
 8001fe4:	4608      	mov	r0, r1
 8001fe6:	4611      	mov	r1, r2
 8001fe8:	461a      	mov	r2, r3
 8001fea:	4623      	mov	r3, r4
 8001fec:	80fb      	strh	r3, [r7, #6]
 8001fee:	4603      	mov	r3, r0
 8001ff0:	80bb      	strh	r3, [r7, #4]
 8001ff2:	460b      	mov	r3, r1
 8001ff4:	807b      	strh	r3, [r7, #2]
 8001ff6:	4613      	mov	r3, r2
 8001ff8:	803b      	strh	r3, [r7, #0]
	// Alarma Temperatura
	if(first == 0){
 8001ffa:	4b11      	ldr	r3, [pc, #68]	; (8002040 <EDO_4+0x64>)
 8001ffc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002000:	2b00      	cmp	r3, #0
 8002002:	d10c      	bne.n	800201e <EDO_4+0x42>
		// Mostrado de valores fijos
		HAL_LCD_Write_AsciiString("Temperatura",30,1);
 8002004:	2201      	movs	r2, #1
 8002006:	211e      	movs	r1, #30
 8002008:	480e      	ldr	r0, [pc, #56]	; (8002044 <EDO_4+0x68>)
 800200a:	f001 ff29 	bl	8003e60 <HAL_LCD_Write_AsciiString>
		HAL_LCD_Write_AsciiString("Sobrepasada",30,2);
 800200e:	2202      	movs	r2, #2
 8002010:	211e      	movs	r1, #30
 8002012:	480d      	ldr	r0, [pc, #52]	; (8002048 <EDO_4+0x6c>)
 8002014:	f001 ff24 	bl	8003e60 <HAL_LCD_Write_AsciiString>
		first = 1;
 8002018:	4b09      	ldr	r3, [pc, #36]	; (8002040 <EDO_4+0x64>)
 800201a:	2201      	movs	r2, #1
 800201c:	801a      	strh	r2, [r3, #0]
	}
	if(HAL_TEMPSen_ReadTemperature() < 40){
 800201e:	f002 f85f 	bl	80040e0 <HAL_TEMPSen_ReadTemperature>
 8002022:	4603      	mov	r3, r0
 8002024:	2b27      	cmp	r3, #39	; 0x27
 8002026:	d807      	bhi.n	8002038 <EDO_4+0x5c>
		// Cambio de estado
		EA = E2;
 8002028:	4b08      	ldr	r3, [pc, #32]	; (800204c <EDO_4+0x70>)
 800202a:	2202      	movs	r2, #2
 800202c:	701a      	strb	r2, [r3, #0]
		first = 0;
 800202e:	4b04      	ldr	r3, [pc, #16]	; (8002040 <EDO_4+0x64>)
 8002030:	2200      	movs	r2, #0
 8002032:	801a      	strh	r2, [r3, #0]
		HAL_LCD_Clear();
 8002034:	f001 fe56 	bl	8003ce4 <HAL_LCD_Clear>
	}
}
 8002038:	bf00      	nop
 800203a:	370c      	adds	r7, #12
 800203c:	46bd      	mov	sp, r7
 800203e:	bd90      	pop	{r4, r7, pc}
 8002040:	20000724 	.word	0x20000724
 8002044:	0800423c 	.word	0x0800423c
 8002048:	08004248 	.word	0x08004248
 800204c:	20000720 	.word	0x20000720

08002050 <EDO_5>:

void EDO_5(short btnU, short btnD, short btnL, short btnR, short btnC){
 8002050:	b590      	push	{r4, r7, lr}
 8002052:	b085      	sub	sp, #20
 8002054:	af02      	add	r7, sp, #8
 8002056:	4604      	mov	r4, r0
 8002058:	4608      	mov	r0, r1
 800205a:	4611      	mov	r1, r2
 800205c:	461a      	mov	r2, r3
 800205e:	4623      	mov	r3, r4
 8002060:	80fb      	strh	r3, [r7, #6]
 8002062:	4603      	mov	r3, r0
 8002064:	80bb      	strh	r3, [r7, #4]
 8002066:	460b      	mov	r3, r1
 8002068:	807b      	strh	r3, [r7, #2]
 800206a:	4613      	mov	r3, r2
 800206c:	803b      	strh	r3, [r7, #0]
	// Alarma Pastilla
	if(first == 0){
 800206e:	4b5f      	ldr	r3, [pc, #380]	; (80021ec <EDO_5+0x19c>)
 8002070:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002074:	2b00      	cmp	r3, #0
 8002076:	d11d      	bne.n	80020b4 <EDO_5+0x64>
		// Mostrado de valores fijos
		HAL_LCD_Clear();
 8002078:	f001 fe34 	bl	8003ce4 <HAL_LCD_Clear>
		HAL_LCD_Write_AsciiString(word[tomePastilla],24,0);
 800207c:	2200      	movs	r2, #0
 800207e:	2118      	movs	r1, #24
 8002080:	485b      	ldr	r0, [pc, #364]	; (80021f0 <EDO_5+0x1a0>)
 8002082:	f001 feed 	bl	8003e60 <HAL_LCD_Write_AsciiString>
		HAL_LCD_Write_AsciiString(word[rojo],36,1);
 8002086:	2201      	movs	r2, #1
 8002088:	2124      	movs	r1, #36	; 0x24
 800208a:	485a      	ldr	r0, [pc, #360]	; (80021f4 <EDO_5+0x1a4>)
 800208c:	f001 fee8 	bl	8003e60 <HAL_LCD_Write_AsciiString>
		HAL_LCD_Write_AsciiString(word[verde],66,1);
 8002090:	2201      	movs	r2, #1
 8002092:	2142      	movs	r1, #66	; 0x42
 8002094:	4858      	ldr	r0, [pc, #352]	; (80021f8 <EDO_5+0x1a8>)
 8002096:	f001 fee3 	bl	8003e60 <HAL_LCD_Write_AsciiString>
		HAL_LCD_Write_AsciiString(word[azul],54,2);
 800209a:	2202      	movs	r2, #2
 800209c:	2136      	movs	r1, #54	; 0x36
 800209e:	4857      	ldr	r0, [pc, #348]	; (80021fc <EDO_5+0x1ac>)
 80020a0:	f001 fede 	bl	8003e60 <HAL_LCD_Write_AsciiString>
		HAL_LCD_Write_AsciiString(word[entendido],30,3);
 80020a4:	2203      	movs	r2, #3
 80020a6:	211e      	movs	r1, #30
 80020a8:	4855      	ldr	r0, [pc, #340]	; (8002200 <EDO_5+0x1b0>)
 80020aa:	f001 fed9 	bl	8003e60 <HAL_LCD_Write_AsciiString>
		first = 1;
 80020ae:	4b4f      	ldr	r3, [pc, #316]	; (80021ec <EDO_5+0x19c>)
 80020b0:	2201      	movs	r2, #1
 80020b2:	801a      	strh	r2, [r3, #0]
	}
	if (alarma1==active && alarma2 ==inactive && alarma3 == inactive)
 80020b4:	4b53      	ldr	r3, [pc, #332]	; (8002204 <EDO_5+0x1b4>)
 80020b6:	781b      	ldrb	r3, [r3, #0]
 80020b8:	2b01      	cmp	r3, #1
 80020ba:	d10f      	bne.n	80020dc <EDO_5+0x8c>
 80020bc:	4b52      	ldr	r3, [pc, #328]	; (8002208 <EDO_5+0x1b8>)
 80020be:	781b      	ldrb	r3, [r3, #0]
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d10b      	bne.n	80020dc <EDO_5+0x8c>
 80020c4:	4b51      	ldr	r3, [pc, #324]	; (800220c <EDO_5+0x1bc>)
 80020c6:	781b      	ldrb	r3, [r3, #0]
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d107      	bne.n	80020dc <EDO_5+0x8c>
	{
		HAL_LCD_Write_ascii('>',30,1);
 80020cc:	2201      	movs	r2, #1
 80020ce:	211e      	movs	r1, #30
 80020d0:	203e      	movs	r0, #62	; 0x3e
 80020d2:	f001 fe5d 	bl	8003d90 <HAL_LCD_Write_ascii>
		rgb_rojo();
 80020d6:	f001 ff67 	bl	8003fa8 <rgb_rojo>
 80020da:	e056      	b.n	800218a <EDO_5+0x13a>
	}
	else if (alarma2==active && alarma1 == inactive && alarma3 == inactive)
 80020dc:	4b4a      	ldr	r3, [pc, #296]	; (8002208 <EDO_5+0x1b8>)
 80020de:	781b      	ldrb	r3, [r3, #0]
 80020e0:	2b01      	cmp	r3, #1
 80020e2:	d10f      	bne.n	8002104 <EDO_5+0xb4>
 80020e4:	4b47      	ldr	r3, [pc, #284]	; (8002204 <EDO_5+0x1b4>)
 80020e6:	781b      	ldrb	r3, [r3, #0]
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d10b      	bne.n	8002104 <EDO_5+0xb4>
 80020ec:	4b47      	ldr	r3, [pc, #284]	; (800220c <EDO_5+0x1bc>)
 80020ee:	781b      	ldrb	r3, [r3, #0]
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d107      	bne.n	8002104 <EDO_5+0xb4>
	{
		HAL_LCD_Write_ascii('>',60,1);
 80020f4:	2201      	movs	r2, #1
 80020f6:	213c      	movs	r1, #60	; 0x3c
 80020f8:	203e      	movs	r0, #62	; 0x3e
 80020fa:	f001 fe49 	bl	8003d90 <HAL_LCD_Write_ascii>
		rgb_verde();
 80020fe:	f001 ff60 	bl	8003fc2 <rgb_verde>
 8002102:	e042      	b.n	800218a <EDO_5+0x13a>
	}
	else  if (alarma3==active && alarma1 ==inactive && alarma2 ==inactive)
 8002104:	4b41      	ldr	r3, [pc, #260]	; (800220c <EDO_5+0x1bc>)
 8002106:	781b      	ldrb	r3, [r3, #0]
 8002108:	2b01      	cmp	r3, #1
 800210a:	d10f      	bne.n	800212c <EDO_5+0xdc>
 800210c:	4b3d      	ldr	r3, [pc, #244]	; (8002204 <EDO_5+0x1b4>)
 800210e:	781b      	ldrb	r3, [r3, #0]
 8002110:	2b00      	cmp	r3, #0
 8002112:	d10b      	bne.n	800212c <EDO_5+0xdc>
 8002114:	4b3c      	ldr	r3, [pc, #240]	; (8002208 <EDO_5+0x1b8>)
 8002116:	781b      	ldrb	r3, [r3, #0]
 8002118:	2b00      	cmp	r3, #0
 800211a:	d107      	bne.n	800212c <EDO_5+0xdc>
	{
		HAL_LCD_Write_ascii('>',48,2);
 800211c:	2202      	movs	r2, #2
 800211e:	2130      	movs	r1, #48	; 0x30
 8002120:	203e      	movs	r0, #62	; 0x3e
 8002122:	f001 fe35 	bl	8003d90 <HAL_LCD_Write_ascii>
		rgb_azul();
 8002126:	f001 ff59 	bl	8003fdc <rgb_azul>
 800212a:	e02e      	b.n	800218a <EDO_5+0x13a>
	}
	else if (alarma1==active && alarma2 == active && alarma3 ==inactive)
 800212c:	4b35      	ldr	r3, [pc, #212]	; (8002204 <EDO_5+0x1b4>)
 800212e:	781b      	ldrb	r3, [r3, #0]
 8002130:	2b01      	cmp	r3, #1
 8002132:	d10a      	bne.n	800214a <EDO_5+0xfa>
 8002134:	4b34      	ldr	r3, [pc, #208]	; (8002208 <EDO_5+0x1b8>)
 8002136:	781b      	ldrb	r3, [r3, #0]
 8002138:	2b01      	cmp	r3, #1
 800213a:	d106      	bne.n	800214a <EDO_5+0xfa>
 800213c:	4b33      	ldr	r3, [pc, #204]	; (800220c <EDO_5+0x1bc>)
 800213e:	781b      	ldrb	r3, [r3, #0]
 8002140:	2b00      	cmp	r3, #0
 8002142:	d102      	bne.n	800214a <EDO_5+0xfa>
		rgb_amarillo();
 8002144:	f001 ff57 	bl	8003ff6 <rgb_amarillo>
 8002148:	e01f      	b.n	800218a <EDO_5+0x13a>
	else if (alarma1==inactive && alarma2 == active && alarma3 ==active)
 800214a:	4b2e      	ldr	r3, [pc, #184]	; (8002204 <EDO_5+0x1b4>)
 800214c:	781b      	ldrb	r3, [r3, #0]
 800214e:	2b00      	cmp	r3, #0
 8002150:	d10a      	bne.n	8002168 <EDO_5+0x118>
 8002152:	4b2d      	ldr	r3, [pc, #180]	; (8002208 <EDO_5+0x1b8>)
 8002154:	781b      	ldrb	r3, [r3, #0]
 8002156:	2b01      	cmp	r3, #1
 8002158:	d106      	bne.n	8002168 <EDO_5+0x118>
 800215a:	4b2c      	ldr	r3, [pc, #176]	; (800220c <EDO_5+0x1bc>)
 800215c:	781b      	ldrb	r3, [r3, #0]
 800215e:	2b01      	cmp	r3, #1
 8002160:	d102      	bne.n	8002168 <EDO_5+0x118>
		rgb_celeste();
 8002162:	f001 ff55 	bl	8004010 <rgb_celeste>
 8002166:	e010      	b.n	800218a <EDO_5+0x13a>
	else if (alarma1==active && alarma2 == inactive && alarma3 ==active)
 8002168:	4b26      	ldr	r3, [pc, #152]	; (8002204 <EDO_5+0x1b4>)
 800216a:	781b      	ldrb	r3, [r3, #0]
 800216c:	2b01      	cmp	r3, #1
 800216e:	d10a      	bne.n	8002186 <EDO_5+0x136>
 8002170:	4b25      	ldr	r3, [pc, #148]	; (8002208 <EDO_5+0x1b8>)
 8002172:	781b      	ldrb	r3, [r3, #0]
 8002174:	2b00      	cmp	r3, #0
 8002176:	d106      	bne.n	8002186 <EDO_5+0x136>
 8002178:	4b24      	ldr	r3, [pc, #144]	; (800220c <EDO_5+0x1bc>)
 800217a:	781b      	ldrb	r3, [r3, #0]
 800217c:	2b01      	cmp	r3, #1
 800217e:	d102      	bne.n	8002186 <EDO_5+0x136>
		rgb_morado();
 8002180:	f001 ff53 	bl	800402a <rgb_morado>
 8002184:	e001      	b.n	800218a <EDO_5+0x13a>
	else
		rgb_blanco();
 8002186:	f001 ff5d 	bl	8004044 <rgb_blanco>





	if(btnC == 1 && btnC != btnCa){
 800218a:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 800218e:	2b01      	cmp	r3, #1
 8002190:	d119      	bne.n	80021c6 <EDO_5+0x176>
 8002192:	4b1f      	ldr	r3, [pc, #124]	; (8002210 <EDO_5+0x1c0>)
 8002194:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002198:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 800219c:	429a      	cmp	r2, r3
 800219e:	d012      	beq.n	80021c6 <EDO_5+0x176>
		// Cambio de estado
		EA = E3;
 80021a0:	4b1c      	ldr	r3, [pc, #112]	; (8002214 <EDO_5+0x1c4>)
 80021a2:	2203      	movs	r2, #3
 80021a4:	701a      	strb	r2, [r3, #0]
		first = 0;
 80021a6:	4b11      	ldr	r3, [pc, #68]	; (80021ec <EDO_5+0x19c>)
 80021a8:	2200      	movs	r2, #0
 80021aa:	801a      	strh	r2, [r3, #0]
		HAL_LCD_Clear();
 80021ac:	f001 fd9a 	bl	8003ce4 <HAL_LCD_Clear>
		rgb_apagado();
 80021b0:	f001 ff55 	bl	800405e <rgb_apagado>
		alarma1=inactive;
 80021b4:	4b13      	ldr	r3, [pc, #76]	; (8002204 <EDO_5+0x1b4>)
 80021b6:	2200      	movs	r2, #0
 80021b8:	701a      	strb	r2, [r3, #0]
		alarma2=inactive;
 80021ba:	4b13      	ldr	r3, [pc, #76]	; (8002208 <EDO_5+0x1b8>)
 80021bc:	2200      	movs	r2, #0
 80021be:	701a      	strb	r2, [r3, #0]
		alarma3=inactive;
 80021c0:	4b12      	ldr	r3, [pc, #72]	; (800220c <EDO_5+0x1bc>)
 80021c2:	2200      	movs	r2, #0
 80021c4:	701a      	strb	r2, [r3, #0]
	}
	estado_Anterior(btnU, btnD, btnL, btnR, btnC);
 80021c6:	f9b7 4000 	ldrsh.w	r4, [r7]
 80021ca:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80021ce:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80021d2:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80021d6:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80021da:	9300      	str	r3, [sp, #0]
 80021dc:	4623      	mov	r3, r4
 80021de:	f7ff fa05 	bl	80015ec <estado_Anterior>
}
 80021e2:	bf00      	nop
 80021e4:	370c      	adds	r7, #12
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bd90      	pop	{r4, r7, pc}
 80021ea:	bf00      	nop
 80021ec:	20000724 	.word	0x20000724
 80021f0:	200000fc 	.word	0x200000fc
 80021f4:	20000111 	.word	0x20000111
 80021f8:	20000126 	.word	0x20000126
 80021fc:	2000013b 	.word	0x2000013b
 8002200:	20000150 	.word	0x20000150
 8002204:	20000740 	.word	0x20000740
 8002208:	20000749 	.word	0x20000749
 800220c:	20000742 	.word	0x20000742
 8002210:	20000736 	.word	0x20000736
 8002214:	20000720 	.word	0x20000720

08002218 <EDO_6>:

void EDO_6(short btnU, short btnD, short btnL, short btnR, short btnC){
 8002218:	b590      	push	{r4, r7, lr}
 800221a:	b085      	sub	sp, #20
 800221c:	af02      	add	r7, sp, #8
 800221e:	4604      	mov	r4, r0
 8002220:	4608      	mov	r0, r1
 8002222:	4611      	mov	r1, r2
 8002224:	461a      	mov	r2, r3
 8002226:	4623      	mov	r3, r4
 8002228:	80fb      	strh	r3, [r7, #6]
 800222a:	4603      	mov	r3, r0
 800222c:	80bb      	strh	r3, [r7, #4]
 800222e:	460b      	mov	r3, r1
 8002230:	807b      	strh	r3, [r7, #2]
 8002232:	4613      	mov	r3, r2
 8002234:	803b      	strh	r3, [r7, #0]
	// Codigo de estado inicio

	if(btnC == 1 && btnC != btnCa){
 8002236:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 800223a:	2b01      	cmp	r3, #1
 800223c:	d10e      	bne.n	800225c <EDO_6+0x44>
 800223e:	4b10      	ldr	r3, [pc, #64]	; (8002280 <EDO_6+0x68>)
 8002240:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002244:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8002248:	429a      	cmp	r2, r3
 800224a:	d007      	beq.n	800225c <EDO_6+0x44>
		// Cambio de estado
		EA = E3;
 800224c:	4b0d      	ldr	r3, [pc, #52]	; (8002284 <EDO_6+0x6c>)
 800224e:	2203      	movs	r2, #3
 8002250:	701a      	strb	r2, [r3, #0]
		first = 0;
 8002252:	4b0d      	ldr	r3, [pc, #52]	; (8002288 <EDO_6+0x70>)
 8002254:	2200      	movs	r2, #0
 8002256:	801a      	strh	r2, [r3, #0]
		HAL_LCD_Clear();
 8002258:	f001 fd44 	bl	8003ce4 <HAL_LCD_Clear>
	}
	estado_Anterior(btnU, btnD, btnL, btnR, btnC);
 800225c:	f9b7 4000 	ldrsh.w	r4, [r7]
 8002260:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8002264:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8002268:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 800226c:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8002270:	9300      	str	r3, [sp, #0]
 8002272:	4623      	mov	r3, r4
 8002274:	f7ff f9ba 	bl	80015ec <estado_Anterior>
}
 8002278:	bf00      	nop
 800227a:	370c      	adds	r7, #12
 800227c:	46bd      	mov	sp, r7
 800227e:	bd90      	pop	{r4, r7, pc}
 8002280:	20000736 	.word	0x20000736
 8002284:	20000720 	.word	0x20000720
 8002288:	20000724 	.word	0x20000724

0800228c <EDO_7>:

void EDO_7(short btnU, short btnD, short btnL, short btnR, short btnC){
 800228c:	b590      	push	{r4, r7, lr}
 800228e:	b085      	sub	sp, #20
 8002290:	af02      	add	r7, sp, #8
 8002292:	4604      	mov	r4, r0
 8002294:	4608      	mov	r0, r1
 8002296:	4611      	mov	r1, r2
 8002298:	461a      	mov	r2, r3
 800229a:	4623      	mov	r3, r4
 800229c:	80fb      	strh	r3, [r7, #6]
 800229e:	4603      	mov	r3, r0
 80022a0:	80bb      	strh	r3, [r7, #4]
 80022a2:	460b      	mov	r3, r1
 80022a4:	807b      	strh	r3, [r7, #2]
 80022a6:	4613      	mov	r3, r2
 80022a8:	803b      	strh	r3, [r7, #0]
	//Intervalos pastillas
	if (first==0)
 80022aa:	4b37      	ldr	r3, [pc, #220]	; (8002388 <EDO_7+0xfc>)
 80022ac:	f9b3 3000 	ldrsh.w	r3, [r3]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d143      	bne.n	800233c <EDO_7+0xb0>
	{
		HAL_LCD_Write_AsciiString(word[alarmas],42,0);
 80022b4:	2200      	movs	r2, #0
 80022b6:	212a      	movs	r1, #42	; 0x2a
 80022b8:	4834      	ldr	r0, [pc, #208]	; (800238c <EDO_7+0x100>)
 80022ba:	f001 fdd1 	bl	8003e60 <HAL_LCD_Write_AsciiString>
		HAL_LCD_Write_AsciiString(word[rojo],30,1);
 80022be:	2201      	movs	r2, #1
 80022c0:	211e      	movs	r1, #30
 80022c2:	4833      	ldr	r0, [pc, #204]	; (8002390 <EDO_7+0x104>)
 80022c4:	f001 fdcc 	bl	8003e60 <HAL_LCD_Write_AsciiString>
		HAL_LCD_Write_AsciiString(word[verde],30,2);
 80022c8:	2202      	movs	r2, #2
 80022ca:	211e      	movs	r1, #30
 80022cc:	4831      	ldr	r0, [pc, #196]	; (8002394 <EDO_7+0x108>)
 80022ce:	f001 fdc7 	bl	8003e60 <HAL_LCD_Write_AsciiString>
		HAL_LCD_Write_AsciiString(word[azul],30,3);
 80022d2:	2203      	movs	r2, #3
 80022d4:	211e      	movs	r1, #30
 80022d6:	4830      	ldr	r0, [pc, #192]	; (8002398 <EDO_7+0x10c>)
 80022d8:	f001 fdc2 	bl	8003e60 <HAL_LCD_Write_AsciiString>
		HAL_LCD_Write_ascii(':',78,1);
 80022dc:	2201      	movs	r2, #1
 80022de:	214e      	movs	r1, #78	; 0x4e
 80022e0:	203a      	movs	r0, #58	; 0x3a
 80022e2:	f001 fd55 	bl	8003d90 <HAL_LCD_Write_ascii>
		HAL_LCD_Write_ascii(':',78,2);
 80022e6:	2202      	movs	r2, #2
 80022e8:	214e      	movs	r1, #78	; 0x4e
 80022ea:	203a      	movs	r0, #58	; 0x3a
 80022ec:	f001 fd50 	bl	8003d90 <HAL_LCD_Write_ascii>
		HAL_LCD_Write_ascii(':',78,3);
 80022f0:	2203      	movs	r2, #3
 80022f2:	214e      	movs	r1, #78	; 0x4e
 80022f4:	203a      	movs	r0, #58	; 0x3a
 80022f6:	f001 fd4b 	bl	8003d90 <HAL_LCD_Write_ascii>
		HAL_LCD_Write_Number(&IntervaloH1,66,1);
 80022fa:	2201      	movs	r2, #1
 80022fc:	2142      	movs	r1, #66	; 0x42
 80022fe:	4827      	ldr	r0, [pc, #156]	; (800239c <EDO_7+0x110>)
 8002300:	f001 fdde 	bl	8003ec0 <HAL_LCD_Write_Number>
		HAL_LCD_Write_Number(&IntervaloM1,84,1);
 8002304:	2201      	movs	r2, #1
 8002306:	2154      	movs	r1, #84	; 0x54
 8002308:	4825      	ldr	r0, [pc, #148]	; (80023a0 <EDO_7+0x114>)
 800230a:	f001 fdd9 	bl	8003ec0 <HAL_LCD_Write_Number>
		HAL_LCD_Write_Number(&IntervaloH2,66,2);
 800230e:	2202      	movs	r2, #2
 8002310:	2142      	movs	r1, #66	; 0x42
 8002312:	4824      	ldr	r0, [pc, #144]	; (80023a4 <EDO_7+0x118>)
 8002314:	f001 fdd4 	bl	8003ec0 <HAL_LCD_Write_Number>
		HAL_LCD_Write_Number(&IntervaloM2,84,2);
 8002318:	2202      	movs	r2, #2
 800231a:	2154      	movs	r1, #84	; 0x54
 800231c:	4822      	ldr	r0, [pc, #136]	; (80023a8 <EDO_7+0x11c>)
 800231e:	f001 fdcf 	bl	8003ec0 <HAL_LCD_Write_Number>
		HAL_LCD_Write_Number(&IntervaloH3,66,3);
 8002322:	2203      	movs	r2, #3
 8002324:	2142      	movs	r1, #66	; 0x42
 8002326:	4821      	ldr	r0, [pc, #132]	; (80023ac <EDO_7+0x120>)
 8002328:	f001 fdca 	bl	8003ec0 <HAL_LCD_Write_Number>
		HAL_LCD_Write_Number(&IntervaloM3,84,3);
 800232c:	2203      	movs	r2, #3
 800232e:	2154      	movs	r1, #84	; 0x54
 8002330:	481f      	ldr	r0, [pc, #124]	; (80023b0 <EDO_7+0x124>)
 8002332:	f001 fdc5 	bl	8003ec0 <HAL_LCD_Write_Number>
		first=1;
 8002336:	4b14      	ldr	r3, [pc, #80]	; (8002388 <EDO_7+0xfc>)
 8002338:	2201      	movs	r2, #1
 800233a:	801a      	strh	r2, [r3, #0]
	}

	if(btnC == 1 && btnC != btnCa){
 800233c:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8002340:	2b01      	cmp	r3, #1
 8002342:	d10e      	bne.n	8002362 <EDO_7+0xd6>
 8002344:	4b1b      	ldr	r3, [pc, #108]	; (80023b4 <EDO_7+0x128>)
 8002346:	f9b3 3000 	ldrsh.w	r3, [r3]
 800234a:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 800234e:	429a      	cmp	r2, r3
 8002350:	d007      	beq.n	8002362 <EDO_7+0xd6>
		// Cambio de estado
		first = 0;
 8002352:	4b0d      	ldr	r3, [pc, #52]	; (8002388 <EDO_7+0xfc>)
 8002354:	2200      	movs	r2, #0
 8002356:	801a      	strh	r2, [r3, #0]
		HAL_LCD_Clear();
 8002358:	f001 fcc4 	bl	8003ce4 <HAL_LCD_Clear>
		EA=E3;
 800235c:	4b16      	ldr	r3, [pc, #88]	; (80023b8 <EDO_7+0x12c>)
 800235e:	2203      	movs	r2, #3
 8002360:	701a      	strb	r2, [r3, #0]
	}
	estado_Anterior(btnU, btnD, btnL, btnR, btnC);
 8002362:	f9b7 4000 	ldrsh.w	r4, [r7]
 8002366:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 800236a:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800236e:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8002372:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8002376:	9300      	str	r3, [sp, #0]
 8002378:	4623      	mov	r3, r4
 800237a:	f7ff f937 	bl	80015ec <estado_Anterior>
}
 800237e:	bf00      	nop
 8002380:	370c      	adds	r7, #12
 8002382:	46bd      	mov	sp, r7
 8002384:	bd90      	pop	{r4, r7, pc}
 8002386:	bf00      	nop
 8002388:	20000724 	.word	0x20000724
 800238c:	20000165 	.word	0x20000165
 8002390:	20000111 	.word	0x20000111
 8002394:	20000126 	.word	0x20000126
 8002398:	2000013b 	.word	0x2000013b
 800239c:	20000744 	.word	0x20000744
 80023a0:	20000743 	.word	0x20000743
 80023a4:	20000746 	.word	0x20000746
 80023a8:	20000747 	.word	0x20000747
 80023ac:	2000074a 	.word	0x2000074a
 80023b0:	20000741 	.word	0x20000741
 80023b4:	20000736 	.word	0x20000736
 80023b8:	20000720 	.word	0x20000720

080023bc <EDO_8>:

//Funcin usada para el estado de "Alarma de Temperatura Activa"
void EDO_8(short btnU, short btnD, short btnL, short btnR, short btnC)
{
 80023bc:	b590      	push	{r4, r7, lr}
 80023be:	b085      	sub	sp, #20
 80023c0:	af02      	add	r7, sp, #8
 80023c2:	4604      	mov	r4, r0
 80023c4:	4608      	mov	r0, r1
 80023c6:	4611      	mov	r1, r2
 80023c8:	461a      	mov	r2, r3
 80023ca:	4623      	mov	r3, r4
 80023cc:	80fb      	strh	r3, [r7, #6]
 80023ce:	4603      	mov	r3, r0
 80023d0:	80bb      	strh	r3, [r7, #4]
 80023d2:	460b      	mov	r3, r1
 80023d4:	807b      	strh	r3, [r7, #2]
 80023d6:	4613      	mov	r3, r2
 80023d8:	803b      	strh	r3, [r7, #0]
	if(first == 0)
 80023da:	4b24      	ldr	r3, [pc, #144]	; (800246c <EDO_8+0xb0>)
 80023dc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d122      	bne.n	800242a <EDO_8+0x6e>
	{
		// Mostrado de valores fijos
		HAL_LCD_Clear();
 80023e4:	f001 fc7e 	bl	8003ce4 <HAL_LCD_Clear>
		HAL_LCD_Write_AsciiString(word[alerta],30,0);
 80023e8:	2200      	movs	r2, #0
 80023ea:	211e      	movs	r1, #30
 80023ec:	4820      	ldr	r0, [pc, #128]	; (8002470 <EDO_8+0xb4>)
 80023ee:	f001 fd37 	bl	8003e60 <HAL_LCD_Write_AsciiString>
		HAL_LCD_Write_AsciiString(word[de],72,0);
 80023f2:	2200      	movs	r2, #0
 80023f4:	2148      	movs	r1, #72	; 0x48
 80023f6:	481f      	ldr	r0, [pc, #124]	; (8002474 <EDO_8+0xb8>)
 80023f8:	f001 fd32 	bl	8003e60 <HAL_LCD_Write_AsciiString>
		HAL_LCD_Write_AsciiString(word[temperatura],24,1);
 80023fc:	2201      	movs	r2, #1
 80023fe:	2118      	movs	r1, #24
 8002400:	481d      	ldr	r0, [pc, #116]	; (8002478 <EDO_8+0xbc>)
 8002402:	f001 fd2d 	bl	8003e60 <HAL_LCD_Write_AsciiString>
		HAL_LCD_Write_AsciiString(word[elevada],36,2);
 8002406:	2202      	movs	r2, #2
 8002408:	2124      	movs	r1, #36	; 0x24
 800240a:	481c      	ldr	r0, [pc, #112]	; (800247c <EDO_8+0xc0>)
 800240c:	f001 fd28 	bl	8003e60 <HAL_LCD_Write_AsciiString>
		HAL_LCD_Write_ascii(SYMBOL_ASCII_CELSIUS,60,3);
 8002410:	2203      	movs	r2, #3
 8002412:	213c      	movs	r1, #60	; 0x3c
 8002414:	20f8      	movs	r0, #248	; 0xf8
 8002416:	f001 fcbb 	bl	8003d90 <HAL_LCD_Write_ascii>
		HAL_LCD_Write_ascii('C',66,3);
 800241a:	2203      	movs	r2, #3
 800241c:	2142      	movs	r1, #66	; 0x42
 800241e:	2043      	movs	r0, #67	; 0x43
 8002420:	f001 fcb6 	bl	8003d90 <HAL_LCD_Write_ascii>
		first = 1;
 8002424:	4b11      	ldr	r3, [pc, #68]	; (800246c <EDO_8+0xb0>)
 8002426:	2201      	movs	r2, #1
 8002428:	801a      	strh	r2, [r3, #0]
	}

	HAL_LCD_Write_Number(&Temp,48,3);
 800242a:	2203      	movs	r2, #3
 800242c:	2130      	movs	r1, #48	; 0x30
 800242e:	4814      	ldr	r0, [pc, #80]	; (8002480 <EDO_8+0xc4>)
 8002430:	f001 fd46 	bl	8003ec0 <HAL_LCD_Write_Number>
	/*El estado actual se mantendr en el Estado 8 (estado alerta de temperatura elevada) mientras  temp_alert este activa
	 esto debido a que la temperatura no a decendido del valor limite
	*/
	if(!temp_alert)
 8002434:	4b13      	ldr	r3, [pc, #76]	; (8002484 <EDO_8+0xc8>)
 8002436:	781b      	ldrb	r3, [r3, #0]
 8002438:	2b00      	cmp	r3, #0
 800243a:	d105      	bne.n	8002448 <EDO_8+0x8c>
	{
		//Si la temperatura deciende del valor limite, el estado regresa a mostrar la pantalla principal
		first = 0;
 800243c:	4b0b      	ldr	r3, [pc, #44]	; (800246c <EDO_8+0xb0>)
 800243e:	2200      	movs	r2, #0
 8002440:	801a      	strh	r2, [r3, #0]
		EA = E2;
 8002442:	4b11      	ldr	r3, [pc, #68]	; (8002488 <EDO_8+0xcc>)
 8002444:	2202      	movs	r2, #2
 8002446:	701a      	strb	r2, [r3, #0]
	}

	estado_Anterior(btnU, btnD, btnL, btnR, btnC);
 8002448:	f9b7 4000 	ldrsh.w	r4, [r7]
 800244c:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8002450:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8002454:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8002458:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 800245c:	9300      	str	r3, [sp, #0]
 800245e:	4623      	mov	r3, r4
 8002460:	f7ff f8c4 	bl	80015ec <estado_Anterior>

}
 8002464:	bf00      	nop
 8002466:	370c      	adds	r7, #12
 8002468:	46bd      	mov	sp, r7
 800246a:	bd90      	pop	{r4, r7, pc}
 800246c:	20000724 	.word	0x20000724
 8002470:	2000017a 	.word	0x2000017a
 8002474:	2000018f 	.word	0x2000018f
 8002478:	2000007e 	.word	0x2000007e
 800247c:	200001a4 	.word	0x200001a4
 8002480:	20000728 	.word	0x20000728
 8002484:	20000729 	.word	0x20000729
 8002488:	20000720 	.word	0x20000720

0800248c <fsm>:
		{E6,EDO_6},
		{E7,EDO_7},
		{E8,EDO_8}
};

void fsm(short btnU, short btnD,short btnL, short btnR, short btnC){
 800248c:	b5b0      	push	{r4, r5, r7, lr}
 800248e:	b084      	sub	sp, #16
 8002490:	af02      	add	r7, sp, #8
 8002492:	4604      	mov	r4, r0
 8002494:	4608      	mov	r0, r1
 8002496:	4611      	mov	r1, r2
 8002498:	461a      	mov	r2, r3
 800249a:	4623      	mov	r3, r4
 800249c:	80fb      	strh	r3, [r7, #6]
 800249e:	4603      	mov	r3, r0
 80024a0:	80bb      	strh	r3, [r7, #4]
 80024a2:	460b      	mov	r3, r1
 80024a4:	807b      	strh	r3, [r7, #2]
 80024a6:	4613      	mov	r3, r2
 80024a8:	803b      	strh	r3, [r7, #0]
	MDE[EA].func(btnU, btnD, btnL, btnR, btnC);
 80024aa:	4b0b      	ldr	r3, [pc, #44]	; (80024d8 <fsm+0x4c>)
 80024ac:	781b      	ldrb	r3, [r3, #0]
 80024ae:	4a0b      	ldr	r2, [pc, #44]	; (80024dc <fsm+0x50>)
 80024b0:	00db      	lsls	r3, r3, #3
 80024b2:	4413      	add	r3, r2
 80024b4:	685c      	ldr	r4, [r3, #4]
 80024b6:	f9b7 5000 	ldrsh.w	r5, [r7]
 80024ba:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80024be:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80024c2:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80024c6:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80024ca:	9300      	str	r3, [sp, #0]
 80024cc:	462b      	mov	r3, r5
 80024ce:	47a0      	blx	r4
}
 80024d0:	bf00      	nop
 80024d2:	3708      	adds	r7, #8
 80024d4:	46bd      	mov	sp, r7
 80024d6:	bdb0      	pop	{r4, r5, r7, pc}
 80024d8:	20000720 	.word	0x20000720
 80024dc:	200001bc 	.word	0x200001bc

080024e0 <LL_RCC_EnableRTC>:
{
 80024e0:	b480      	push	{r7}
 80024e2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 80024e4:	4a05      	ldr	r2, [pc, #20]	; (80024fc <LL_RCC_EnableRTC+0x1c>)
 80024e6:	4b05      	ldr	r3, [pc, #20]	; (80024fc <LL_RCC_EnableRTC+0x1c>)
 80024e8:	6a1b      	ldr	r3, [r3, #32]
 80024ea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80024ee:	6213      	str	r3, [r2, #32]
}
 80024f0:	bf00      	nop
 80024f2:	46bd      	mov	sp, r7
 80024f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f8:	4770      	bx	lr
 80024fa:	bf00      	nop
 80024fc:	40021000 	.word	0x40021000

08002500 <LL_RTC_EnableInitMode>:
  * @rmtoll ISR          INIT          LL_RTC_EnableInitMode
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableInitMode(RTC_TypeDef *RTCx)
{
 8002500:	b480      	push	{r7}
 8002502:	b083      	sub	sp, #12
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
  /* Set the Initialization mode */
  WRITE_REG(RTCx->ISR, RTC_INIT_MASK);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	f04f 32ff 	mov.w	r2, #4294967295
 800250e:	60da      	str	r2, [r3, #12]
}
 8002510:	bf00      	nop
 8002512:	370c      	adds	r7, #12
 8002514:	46bd      	mov	sp, r7
 8002516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251a:	4770      	bx	lr

0800251c <LL_RTC_DisableInitMode>:
  * @rmtoll ISR          INIT          LL_RTC_DisableInitMode
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableInitMode(RTC_TypeDef *RTCx)
{
 800251c:	b480      	push	{r7}
 800251e:	b083      	sub	sp, #12
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
  /* Exit Initialization mode */
  WRITE_REG(RTCx->ISR, (uint32_t)~RTC_ISR_INIT);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800252a:	60da      	str	r2, [r3, #12]
}
 800252c:	bf00      	nop
 800252e:	370c      	adds	r7, #12
 8002530:	46bd      	mov	sp, r7
 8002532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002536:	4770      	bx	lr

08002538 <LL_RTC_SetAsynchPrescaler>:
  * @param  RTCx RTC Instance
  * @param  AsynchPrescaler Value between Min_Data = 0 and Max_Data = 0x7F
  * @retval None
  */
__STATIC_INLINE void LL_RTC_SetAsynchPrescaler(RTC_TypeDef *RTCx, uint32_t AsynchPrescaler)
{
 8002538:	b480      	push	{r7}
 800253a:	b083      	sub	sp, #12
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
 8002540:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->PRER, RTC_PRER_PREDIV_A, AsynchPrescaler << RTC_PRER_PREDIV_A_Pos);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	691b      	ldr	r3, [r3, #16]
 8002546:	f423 02fe 	bic.w	r2, r3, #8323072	; 0x7f0000
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	041b      	lsls	r3, r3, #16
 800254e:	431a      	orrs	r2, r3
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	611a      	str	r2, [r3, #16]
}
 8002554:	bf00      	nop
 8002556:	370c      	adds	r7, #12
 8002558:	46bd      	mov	sp, r7
 800255a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255e:	4770      	bx	lr

08002560 <LL_RTC_SetSynchPrescaler>:
  * @param  RTCx RTC Instance
  * @param  SynchPrescaler Value between Min_Data = 0 and Max_Data = 0x7FFF
  * @retval None
  */
__STATIC_INLINE void LL_RTC_SetSynchPrescaler(RTC_TypeDef *RTCx, uint32_t SynchPrescaler)
{
 8002560:	b480      	push	{r7}
 8002562:	b083      	sub	sp, #12
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
 8002568:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->PRER, RTC_PRER_PREDIV_S, SynchPrescaler);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	691b      	ldr	r3, [r3, #16]
 800256e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8002572:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002576:	683a      	ldr	r2, [r7, #0]
 8002578:	431a      	orrs	r2, r3
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	611a      	str	r2, [r3, #16]
}
 800257e:	bf00      	nop
 8002580:	370c      	adds	r7, #12
 8002582:	46bd      	mov	sp, r7
 8002584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002588:	4770      	bx	lr

0800258a <LL_RTC_EnableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_EnableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableWriteProtection(RTC_TypeDef *RTCx)
{
 800258a:	b480      	push	{r7}
 800258c:	b083      	sub	sp, #12
 800258e:	af00      	add	r7, sp, #0
 8002590:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	22ff      	movs	r2, #255	; 0xff
 8002596:	625a      	str	r2, [r3, #36]	; 0x24
}
 8002598:	bf00      	nop
 800259a:	370c      	adds	r7, #12
 800259c:	46bd      	mov	sp, r7
 800259e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a2:	4770      	bx	lr

080025a4 <LL_RTC_DisableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_DisableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx)
{
 80025a4:	b480      	push	{r7}
 80025a6:	b083      	sub	sp, #12
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	22ca      	movs	r2, #202	; 0xca
 80025b0:	625a      	str	r2, [r3, #36]	; 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	2253      	movs	r2, #83	; 0x53
 80025b6:	625a      	str	r2, [r3, #36]	; 0x24
}
 80025b8:	bf00      	nop
 80025ba:	370c      	adds	r7, #12
 80025bc:	46bd      	mov	sp, r7
 80025be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c2:	4770      	bx	lr

080025c4 <LL_RTC_TIME_GetHour>:
  *         TR           HU            LL_RTC_TIME_GetHour
  * @param  RTCx RTC Instance
  * @retval Value between Min_Data=0x01 and Max_Data=0x12 or between Min_Data=0x00 and Max_Data=0x23
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetHour(RTC_TypeDef *RTCx)
{
 80025c4:	b480      	push	{r7}
 80025c6:	b083      	sub	sp, #12
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
  return (uint32_t)((READ_BIT(RTCx->TR, (RTC_TR_HT | RTC_TR_HU))) >> RTC_TR_HU_Pos);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	0c1b      	lsrs	r3, r3, #16
 80025d2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 80025d6:	4618      	mov	r0, r3
 80025d8:	370c      	adds	r7, #12
 80025da:	46bd      	mov	sp, r7
 80025dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e0:	4770      	bx	lr

080025e2 <LL_RTC_TIME_GetMinute>:
  *         TR           MNU           LL_RTC_TIME_GetMinute
  * @param  RTCx RTC Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0x59
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetMinute(RTC_TypeDef *RTCx)
{
 80025e2:	b480      	push	{r7}
 80025e4:	b083      	sub	sp, #12
 80025e6:	af00      	add	r7, sp, #0
 80025e8:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RTCx->TR, (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	0a1b      	lsrs	r3, r3, #8
 80025f0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 80025f4:	4618      	mov	r0, r3
 80025f6:	370c      	adds	r7, #12
 80025f8:	46bd      	mov	sp, r7
 80025fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fe:	4770      	bx	lr

08002600 <LL_RTC_TIME_GetSecond>:
  *         TR           SU            LL_RTC_TIME_GetSecond
  * @param  RTCx RTC Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0x59
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetSecond(RTC_TypeDef *RTCx)
{
 8002600:	b480      	push	{r7}
 8002602:	b083      	sub	sp, #12
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RTCx->TR, (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8002610:	4618      	mov	r0, r3
 8002612:	370c      	adds	r7, #12
 8002614:	46bd      	mov	sp, r7
 8002616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261a:	4770      	bx	lr

0800261c <LL_RTC_TIME_Config>:
  * @param  Minutes Value between Min_Data=0x00 and Max_Data=0x59
  * @param  Seconds Value between Min_Data=0x00 and Max_Data=0x59
  * @retval None
  */
__STATIC_INLINE void LL_RTC_TIME_Config(RTC_TypeDef *RTCx, uint32_t Format12_24, uint32_t Hours, uint32_t Minutes, uint32_t Seconds)
{
 800261c:	b480      	push	{r7}
 800261e:	b087      	sub	sp, #28
 8002620:	af00      	add	r7, sp, #0
 8002622:	60f8      	str	r0, [r7, #12]
 8002624:	60b9      	str	r1, [r7, #8]
 8002626:	607a      	str	r2, [r7, #4]
 8002628:	603b      	str	r3, [r7, #0]
  uint32_t temp = 0U;
 800262a:	2300      	movs	r3, #0
 800262c:	617b      	str	r3, [r7, #20]

  temp = Format12_24                                                                                    | \
         (((Hours & 0xF0U) << (RTC_TR_HT_Pos - 4U)) | ((Hours & 0x0FU) << RTC_TR_HU_Pos))     | \
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	041b      	lsls	r3, r3, #16
 8002632:	f403 027f 	and.w	r2, r3, #16711680	; 0xff0000
  temp = Format12_24                                                                                    | \
 8002636:	68bb      	ldr	r3, [r7, #8]
 8002638:	431a      	orrs	r2, r3
         (((Minutes & 0xF0U) << (RTC_TR_MNT_Pos - 4U)) | ((Minutes & 0x0FU) << RTC_TR_MNU_Pos)) | \
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	021b      	lsls	r3, r3, #8
 800263e:	b29b      	uxth	r3, r3
         (((Hours & 0xF0U) << (RTC_TR_HT_Pos - 4U)) | ((Hours & 0x0FU) << RTC_TR_HU_Pos))     | \
 8002640:	431a      	orrs	r2, r3
         (((Seconds & 0xF0U) << (RTC_TR_ST_Pos - 4U)) | ((Seconds & 0x0FU) << RTC_TR_SU_Pos));
 8002642:	6a3b      	ldr	r3, [r7, #32]
 8002644:	b2db      	uxtb	r3, r3
  temp = Format12_24                                                                                    | \
 8002646:	4313      	orrs	r3, r2
 8002648:	617b      	str	r3, [r7, #20]
  MODIFY_REG(RTCx->TR, (RTC_TR_PM | RTC_TR_HT | RTC_TR_HU | RTC_TR_MNT | RTC_TR_MNU | RTC_TR_ST | RTC_TR_SU), temp);
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f023 137f 	bic.w	r3, r3, #8323199	; 0x7f007f
 8002652:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002656:	697a      	ldr	r2, [r7, #20]
 8002658:	431a      	orrs	r2, r3
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	601a      	str	r2, [r3, #0]
}
 800265e:	bf00      	nop
 8002660:	371c      	adds	r7, #28
 8002662:	46bd      	mov	sp, r7
 8002664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002668:	4770      	bx	lr

0800266a <LL_RTC_BAK_SetRegister>:
  *         (*) value not defined in all devices.
  * @param  Data Value between Min_Data=0x00 and Max_Data=0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_RTC_BAK_SetRegister(RTC_TypeDef *RTCx, uint32_t BackupRegister, uint32_t Data)
{
 800266a:	b480      	push	{r7}
 800266c:	b087      	sub	sp, #28
 800266e:	af00      	add	r7, sp, #0
 8002670:	60f8      	str	r0, [r7, #12]
 8002672:	60b9      	str	r1, [r7, #8]
 8002674:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8002676:	2300      	movs	r3, #0
 8002678:	617b      	str	r3, [r7, #20]

  tmp = (uint32_t)(&(RTCx->BKP0R));
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	3350      	adds	r3, #80	; 0x50
 800267e:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8002680:	68bb      	ldr	r3, [r7, #8]
 8002682:	009b      	lsls	r3, r3, #2
 8002684:	697a      	ldr	r2, [r7, #20]
 8002686:	4413      	add	r3, r2
 8002688:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 800268a:	697b      	ldr	r3, [r7, #20]
 800268c:	687a      	ldr	r2, [r7, #4]
 800268e:	601a      	str	r2, [r3, #0]
}
 8002690:	bf00      	nop
 8002692:	371c      	adds	r7, #28
 8002694:	46bd      	mov	sp, r7
 8002696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269a:	4770      	bx	lr

0800269c <LL_RTC_BAK_GetRegister>:
  *
  *         (*) value not defined in all devices.
  * @retval Value between Min_Data=0x00 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_RTC_BAK_GetRegister(RTC_TypeDef *RTCx, uint32_t BackupRegister)
{
 800269c:	b480      	push	{r7}
 800269e:	b085      	sub	sp, #20
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
 80026a4:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 80026a6:	2300      	movs	r3, #0
 80026a8:	60fb      	str	r3, [r7, #12]

  tmp = (uint32_t)(&(RTCx->BKP0R));
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	3350      	adds	r3, #80	; 0x50
 80026ae:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	009b      	lsls	r3, r3, #2
 80026b4:	68fa      	ldr	r2, [r7, #12]
 80026b6:	4413      	add	r3, r2
 80026b8:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	681b      	ldr	r3, [r3, #0]
}
 80026be:	4618      	mov	r0, r3
 80026c0:	3714      	adds	r7, #20
 80026c2:	46bd      	mov	sp, r7
 80026c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c8:	4770      	bx	lr

080026ca <LL_RTC_IsActiveFlag_INIT>:
  * @rmtoll ISR          INITF         LL_RTC_IsActiveFlag_INIT
  * @param  RTCx RTC Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_INIT(RTC_TypeDef *RTCx)
{
 80026ca:	b480      	push	{r7}
 80026cc:	b083      	sub	sp, #12
 80026ce:	af00      	add	r7, sp, #0
 80026d0:	6078      	str	r0, [r7, #4]
  return (READ_BIT(RTCx->ISR, RTC_ISR_INITF) == (RTC_ISR_INITF));
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	68db      	ldr	r3, [r3, #12]
 80026d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80026da:	2b40      	cmp	r3, #64	; 0x40
 80026dc:	bf0c      	ite	eq
 80026de:	2301      	moveq	r3, #1
 80026e0:	2300      	movne	r3, #0
 80026e2:	b2db      	uxtb	r3, r3
}
 80026e4:	4618      	mov	r0, r3
 80026e6:	370c      	adds	r7, #12
 80026e8:	46bd      	mov	sp, r7
 80026ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ee:	4770      	bx	lr

080026f0 <LL_RTC_IsActiveFlag_RS>:
  * @rmtoll ISR          RSF           LL_RTC_IsActiveFlag_RS
  * @param  RTCx RTC Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_RS(RTC_TypeDef *RTCx)
{
 80026f0:	b480      	push	{r7}
 80026f2:	b083      	sub	sp, #12
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  return (READ_BIT(RTCx->ISR, RTC_ISR_RSF) == (RTC_ISR_RSF));
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	68db      	ldr	r3, [r3, #12]
 80026fc:	f003 0320 	and.w	r3, r3, #32
 8002700:	2b20      	cmp	r3, #32
 8002702:	bf0c      	ite	eq
 8002704:	2301      	moveq	r3, #1
 8002706:	2300      	movne	r3, #0
 8002708:	b2db      	uxtb	r3, r3
}
 800270a:	4618      	mov	r0, r3
 800270c:	370c      	adds	r7, #12
 800270e:	46bd      	mov	sp, r7
 8002710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002714:	4770      	bx	lr

08002716 <LL_RTC_ClearFlag_RS>:
  * @rmtoll ISR          RSF           LL_RTC_ClearFlag_RS
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_ClearFlag_RS(RTC_TypeDef *RTCx)
{
 8002716:	b480      	push	{r7}
 8002718:	b083      	sub	sp, #12
 800271a:	af00      	add	r7, sp, #0
 800271c:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->ISR, (~((RTC_ISR_RSF | RTC_ISR_INIT) & 0x0000FFFFU) | (RTCx->ISR & RTC_ISR_INIT)));
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	68db      	ldr	r3, [r3, #12]
 8002722:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002726:	f063 02a0 	orn	r2, r3, #160	; 0xa0
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	60da      	str	r2, [r3, #12]
}
 800272e:	bf00      	nop
 8002730:	370c      	adds	r7, #12
 8002732:	46bd      	mov	sp, r7
 8002734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002738:	4770      	bx	lr
	...

0800273c <MX_RTC_Init>:

/* USER CODE END 0 */

/* RTC init function */
void MX_RTC_Init(void)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b086      	sub	sp, #24
 8002740:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  LL_RTC_InitTypeDef RTC_InitStruct = {0};
 8002742:	f107 030c 	add.w	r3, r7, #12
 8002746:	2200      	movs	r2, #0
 8002748:	601a      	str	r2, [r3, #0]
 800274a:	605a      	str	r2, [r3, #4]
 800274c:	609a      	str	r2, [r3, #8]
  LL_RTC_TimeTypeDef RTC_TimeStruct = {0};
 800274e:	1d3b      	adds	r3, r7, #4
 8002750:	2200      	movs	r2, #0
 8002752:	601a      	str	r2, [r3, #0]
 8002754:	605a      	str	r2, [r3, #4]
  LL_RTC_DateTypeDef RTC_DateStruct = {0};
 8002756:	2300      	movs	r3, #0
 8002758:	603b      	str	r3, [r7, #0]

  /* Peripheral clock enable */
  LL_RCC_EnableRTC();
 800275a:	f7ff fec1 	bl	80024e0 <LL_RCC_EnableRTC>
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC and set the Time and Date
  */
  RTC_InitStruct.HourFormat = LL_RTC_HOURFORMAT_24HOUR;
 800275e:	2300      	movs	r3, #0
 8002760:	60fb      	str	r3, [r7, #12]
  RTC_InitStruct.AsynchPrescaler = 127;
 8002762:	237f      	movs	r3, #127	; 0x7f
 8002764:	613b      	str	r3, [r7, #16]
  RTC_InitStruct.SynchPrescaler = 255;
 8002766:	23ff      	movs	r3, #255	; 0xff
 8002768:	617b      	str	r3, [r7, #20]
  LL_RTC_Init(RTC, &RTC_InitStruct);
 800276a:	f107 030c 	add.w	r3, r7, #12
 800276e:	4619      	mov	r1, r3
 8002770:	481f      	ldr	r0, [pc, #124]	; (80027f0 <MX_RTC_Init+0xb4>)
 8002772:	f000 ff15 	bl	80035a0 <LL_RTC_Init>
  LL_RTC_SetAsynchPrescaler(RTC, 127);
 8002776:	217f      	movs	r1, #127	; 0x7f
 8002778:	481d      	ldr	r0, [pc, #116]	; (80027f0 <MX_RTC_Init+0xb4>)
 800277a:	f7ff fedd 	bl	8002538 <LL_RTC_SetAsynchPrescaler>
  LL_RTC_SetSynchPrescaler(RTC, 255);
 800277e:	21ff      	movs	r1, #255	; 0xff
 8002780:	481b      	ldr	r0, [pc, #108]	; (80027f0 <MX_RTC_Init+0xb4>)
 8002782:	f7ff feed 	bl	8002560 <LL_RTC_SetSynchPrescaler>
  /** Initialize RTC and set the Time and Date
  */
  if(LL_RTC_BAK_GetRegister(RTC, LL_RTC_BKP_DR0) != 0x32F2){
 8002786:	2100      	movs	r1, #0
 8002788:	4819      	ldr	r0, [pc, #100]	; (80027f0 <MX_RTC_Init+0xb4>)
 800278a:	f7ff ff87 	bl	800269c <LL_RTC_BAK_GetRegister>
 800278e:	4602      	mov	r2, r0
 8002790:	f243 23f2 	movw	r3, #13042	; 0x32f2
 8002794:	429a      	cmp	r2, r3
 8002796:	d01d      	beq.n	80027d4 <MX_RTC_Init+0x98>

  RTC_TimeStruct.Hours = 0;
 8002798:	2300      	movs	r3, #0
 800279a:	723b      	strb	r3, [r7, #8]
  RTC_TimeStruct.Minutes = 0;
 800279c:	2300      	movs	r3, #0
 800279e:	727b      	strb	r3, [r7, #9]
  RTC_TimeStruct.Seconds = 0;
 80027a0:	2300      	movs	r3, #0
 80027a2:	72bb      	strb	r3, [r7, #10]
  LL_RTC_TIME_Init(RTC, LL_RTC_FORMAT_BIN, &RTC_TimeStruct);
 80027a4:	1d3b      	adds	r3, r7, #4
 80027a6:	461a      	mov	r2, r3
 80027a8:	2100      	movs	r1, #0
 80027aa:	4811      	ldr	r0, [pc, #68]	; (80027f0 <MX_RTC_Init+0xb4>)
 80027ac:	f000 ff28 	bl	8003600 <LL_RTC_TIME_Init>
  RTC_DateStruct.WeekDay = LL_RTC_WEEKDAY_MONDAY;
 80027b0:	2301      	movs	r3, #1
 80027b2:	703b      	strb	r3, [r7, #0]
  RTC_DateStruct.Month = LL_RTC_MONTH_JANUARY;
 80027b4:	2301      	movs	r3, #1
 80027b6:	707b      	strb	r3, [r7, #1]
  RTC_DateStruct.Year = 0;
 80027b8:	2300      	movs	r3, #0
 80027ba:	70fb      	strb	r3, [r7, #3]
  LL_RTC_DATE_Init(RTC, LL_RTC_FORMAT_BIN, &RTC_DateStruct);
 80027bc:	463b      	mov	r3, r7
 80027be:	461a      	mov	r2, r3
 80027c0:	2100      	movs	r1, #0
 80027c2:	480b      	ldr	r0, [pc, #44]	; (80027f0 <MX_RTC_Init+0xb4>)
 80027c4:	f000 ffc2 	bl	800374c <LL_RTC_DATE_Init>
    LL_RTC_BAK_SetRegister(RTC,LL_RTC_BKP_DR0,0x32F2);
 80027c8:	f243 22f2 	movw	r2, #13042	; 0x32f2
 80027cc:	2100      	movs	r1, #0
 80027ce:	4808      	ldr	r0, [pc, #32]	; (80027f0 <MX_RTC_Init+0xb4>)
 80027d0:	f7ff ff4b 	bl	800266a <LL_RTC_BAK_SetRegister>
  }
  /* USER CODE BEGIN RTC_Init 2 */
  LL_RTC_DisableWriteProtection(RTC);
 80027d4:	4806      	ldr	r0, [pc, #24]	; (80027f0 <MX_RTC_Init+0xb4>)
 80027d6:	f7ff fee5 	bl	80025a4 <LL_RTC_DisableWriteProtection>
  MX_RTC_Enter_InitMode();
 80027da:	f000 f80b 	bl	80027f4 <MX_RTC_Enter_InitMode>

  MX_RTC_Exit_InitMode();
 80027de:	f000 f819 	bl	8002814 <MX_RTC_Exit_InitMode>
  LL_RTC_EnableWriteProtection(RTC);
 80027e2:	4803      	ldr	r0, [pc, #12]	; (80027f0 <MX_RTC_Init+0xb4>)
 80027e4:	f7ff fed1 	bl	800258a <LL_RTC_EnableWriteProtection>
  /* USER CODE END RTC_Init 2 */

}
 80027e8:	bf00      	nop
 80027ea:	3718      	adds	r7, #24
 80027ec:	46bd      	mov	sp, r7
 80027ee:	bd80      	pop	{r7, pc}
 80027f0:	40002800 	.word	0x40002800

080027f4 <MX_RTC_Enter_InitMode>:

/* USER CODE BEGIN 1 */

/*This functions is to start the RTC initialization mode*/
void MX_RTC_Enter_InitMode(void)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	af00      	add	r7, sp, #0
	LL_RTC_EnableInitMode(RTC);
 80027f8:	4805      	ldr	r0, [pc, #20]	; (8002810 <MX_RTC_Enter_InitMode+0x1c>)
 80027fa:	f7ff fe81 	bl	8002500 <LL_RTC_EnableInitMode>
	while (!LL_RTC_IsActiveFlag_INIT(RTC));
 80027fe:	bf00      	nop
 8002800:	4803      	ldr	r0, [pc, #12]	; (8002810 <MX_RTC_Enter_InitMode+0x1c>)
 8002802:	f7ff ff62 	bl	80026ca <LL_RTC_IsActiveFlag_INIT>
 8002806:	4603      	mov	r3, r0
 8002808:	2b00      	cmp	r3, #0
 800280a:	d0f9      	beq.n	8002800 <MX_RTC_Enter_InitMode+0xc>

	return;
 800280c:	bf00      	nop
}
 800280e:	bd80      	pop	{r7, pc}
 8002810:	40002800 	.word	0x40002800

08002814 <MX_RTC_Exit_InitMode>:

/*This functions is to finish the RTC initialization mode*/
void MX_RTC_Exit_InitMode (void)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	af00      	add	r7, sp, #0
	LL_RTC_DisableInitMode(RTC);
 8002818:	4807      	ldr	r0, [pc, #28]	; (8002838 <MX_RTC_Exit_InitMode+0x24>)
 800281a:	f7ff fe7f 	bl	800251c <LL_RTC_DisableInitMode>
	LL_RTC_ClearFlag_RS(RTC);
 800281e:	4806      	ldr	r0, [pc, #24]	; (8002838 <MX_RTC_Exit_InitMode+0x24>)
 8002820:	f7ff ff79 	bl	8002716 <LL_RTC_ClearFlag_RS>
	while (!LL_RTC_IsActiveFlag_RS(RTC));
 8002824:	bf00      	nop
 8002826:	4804      	ldr	r0, [pc, #16]	; (8002838 <MX_RTC_Exit_InitMode+0x24>)
 8002828:	f7ff ff62 	bl	80026f0 <LL_RTC_IsActiveFlag_RS>
 800282c:	4603      	mov	r3, r0
 800282e:	2b00      	cmp	r3, #0
 8002830:	d0f9      	beq.n	8002826 <MX_RTC_Exit_InitMode+0x12>
}
 8002832:	bf00      	nop
 8002834:	bd80      	pop	{r7, pc}
 8002836:	bf00      	nop
 8002838:	40002800 	.word	0x40002800

0800283c <MX_RTC_GetTime>:

/*This function returns the actual time*/
void MX_RTC_GetTime(uint8_t *hours, uint8_t *minutes, uint8_t *seconds)
{
 800283c:	b590      	push	{r4, r7, lr}
 800283e:	b085      	sub	sp, #20
 8002840:	af00      	add	r7, sp, #0
 8002842:	60f8      	str	r0, [r7, #12]
 8002844:	60b9      	str	r1, [r7, #8]
 8002846:	607a      	str	r2, [r7, #4]
	*hours   = __LL_RTC_CONVERT_BCD2BIN (LL_RTC_TIME_GetHour(RTC));
 8002848:	482a      	ldr	r0, [pc, #168]	; (80028f4 <MX_RTC_GetTime+0xb8>)
 800284a:	f7ff febb 	bl	80025c4 <LL_RTC_TIME_GetHour>
 800284e:	4603      	mov	r3, r0
 8002850:	b2db      	uxtb	r3, r3
 8002852:	111b      	asrs	r3, r3, #4
 8002854:	b2db      	uxtb	r3, r3
 8002856:	f003 030f 	and.w	r3, r3, #15
 800285a:	b2db      	uxtb	r3, r3
 800285c:	461a      	mov	r2, r3
 800285e:	0092      	lsls	r2, r2, #2
 8002860:	4413      	add	r3, r2
 8002862:	005b      	lsls	r3, r3, #1
 8002864:	b2dc      	uxtb	r4, r3
 8002866:	4823      	ldr	r0, [pc, #140]	; (80028f4 <MX_RTC_GetTime+0xb8>)
 8002868:	f7ff feac 	bl	80025c4 <LL_RTC_TIME_GetHour>
 800286c:	4603      	mov	r3, r0
 800286e:	b2db      	uxtb	r3, r3
 8002870:	f003 030f 	and.w	r3, r3, #15
 8002874:	b2db      	uxtb	r3, r3
 8002876:	4423      	add	r3, r4
 8002878:	b2da      	uxtb	r2, r3
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	701a      	strb	r2, [r3, #0]
	*minutes = __LL_RTC_CONVERT_BCD2BIN (LL_RTC_TIME_GetMinute(RTC));
 800287e:	481d      	ldr	r0, [pc, #116]	; (80028f4 <MX_RTC_GetTime+0xb8>)
 8002880:	f7ff feaf 	bl	80025e2 <LL_RTC_TIME_GetMinute>
 8002884:	4603      	mov	r3, r0
 8002886:	b2db      	uxtb	r3, r3
 8002888:	111b      	asrs	r3, r3, #4
 800288a:	b2db      	uxtb	r3, r3
 800288c:	f003 030f 	and.w	r3, r3, #15
 8002890:	b2db      	uxtb	r3, r3
 8002892:	461a      	mov	r2, r3
 8002894:	0092      	lsls	r2, r2, #2
 8002896:	4413      	add	r3, r2
 8002898:	005b      	lsls	r3, r3, #1
 800289a:	b2dc      	uxtb	r4, r3
 800289c:	4815      	ldr	r0, [pc, #84]	; (80028f4 <MX_RTC_GetTime+0xb8>)
 800289e:	f7ff fea0 	bl	80025e2 <LL_RTC_TIME_GetMinute>
 80028a2:	4603      	mov	r3, r0
 80028a4:	b2db      	uxtb	r3, r3
 80028a6:	f003 030f 	and.w	r3, r3, #15
 80028aa:	b2db      	uxtb	r3, r3
 80028ac:	4423      	add	r3, r4
 80028ae:	b2da      	uxtb	r2, r3
 80028b0:	68bb      	ldr	r3, [r7, #8]
 80028b2:	701a      	strb	r2, [r3, #0]
	*seconds = __LL_RTC_CONVERT_BCD2BIN (LL_RTC_TIME_GetSecond(RTC));
 80028b4:	480f      	ldr	r0, [pc, #60]	; (80028f4 <MX_RTC_GetTime+0xb8>)
 80028b6:	f7ff fea3 	bl	8002600 <LL_RTC_TIME_GetSecond>
 80028ba:	4603      	mov	r3, r0
 80028bc:	b2db      	uxtb	r3, r3
 80028be:	111b      	asrs	r3, r3, #4
 80028c0:	b2db      	uxtb	r3, r3
 80028c2:	f003 030f 	and.w	r3, r3, #15
 80028c6:	b2db      	uxtb	r3, r3
 80028c8:	461a      	mov	r2, r3
 80028ca:	0092      	lsls	r2, r2, #2
 80028cc:	4413      	add	r3, r2
 80028ce:	005b      	lsls	r3, r3, #1
 80028d0:	b2dc      	uxtb	r4, r3
 80028d2:	4808      	ldr	r0, [pc, #32]	; (80028f4 <MX_RTC_GetTime+0xb8>)
 80028d4:	f7ff fe94 	bl	8002600 <LL_RTC_TIME_GetSecond>
 80028d8:	4603      	mov	r3, r0
 80028da:	b2db      	uxtb	r3, r3
 80028dc:	f003 030f 	and.w	r3, r3, #15
 80028e0:	b2db      	uxtb	r3, r3
 80028e2:	4423      	add	r3, r4
 80028e4:	b2da      	uxtb	r2, r3
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	701a      	strb	r2, [r3, #0]
	return;
 80028ea:	bf00      	nop
}
 80028ec:	3714      	adds	r7, #20
 80028ee:	46bd      	mov	sp, r7
 80028f0:	bd90      	pop	{r4, r7, pc}
 80028f2:	bf00      	nop
 80028f4:	40002800 	.word	0x40002800

080028f8 <MX_RTC_SetTime>:
	return;
}

/*This function allows to set manually actual time*/
void MX_RTC_SetTime(uint8_t hour, uint8_t minutes, uint8_t seconds)
{
 80028f8:	b5b0      	push	{r4, r5, r7, lr}
 80028fa:	b084      	sub	sp, #16
 80028fc:	af02      	add	r7, sp, #8
 80028fe:	4603      	mov	r3, r0
 8002900:	71fb      	strb	r3, [r7, #7]
 8002902:	460b      	mov	r3, r1
 8002904:	71bb      	strb	r3, [r7, #6]
 8002906:	4613      	mov	r3, r2
 8002908:	717b      	strb	r3, [r7, #5]
	LL_RTC_DisableWriteProtection(RTC);
 800290a:	482b      	ldr	r0, [pc, #172]	; (80029b8 <MX_RTC_SetTime+0xc0>)
 800290c:	f7ff fe4a 	bl	80025a4 <LL_RTC_DisableWriteProtection>
	MX_RTC_Enter_InitMode();
 8002910:	f7ff ff70 	bl	80027f4 <MX_RTC_Enter_InitMode>
	LL_RTC_TIME_Config(RTC,LL_RTC_HOURFORMAT_24HOUR, __LL_RTC_CONVERT_BIN2BCD (hour), __LL_RTC_CONVERT_BIN2BCD (minutes), __LL_RTC_CONVERT_BIN2BCD (seconds));
 8002914:	79fb      	ldrb	r3, [r7, #7]
 8002916:	4a29      	ldr	r2, [pc, #164]	; (80029bc <MX_RTC_SetTime+0xc4>)
 8002918:	fba2 2303 	umull	r2, r3, r2, r3
 800291c:	08db      	lsrs	r3, r3, #3
 800291e:	b2db      	uxtb	r3, r3
 8002920:	011b      	lsls	r3, r3, #4
 8002922:	b2d8      	uxtb	r0, r3
 8002924:	79fa      	ldrb	r2, [r7, #7]
 8002926:	4b25      	ldr	r3, [pc, #148]	; (80029bc <MX_RTC_SetTime+0xc4>)
 8002928:	fba3 1302 	umull	r1, r3, r3, r2
 800292c:	08d9      	lsrs	r1, r3, #3
 800292e:	460b      	mov	r3, r1
 8002930:	009b      	lsls	r3, r3, #2
 8002932:	440b      	add	r3, r1
 8002934:	005b      	lsls	r3, r3, #1
 8002936:	1ad3      	subs	r3, r2, r3
 8002938:	b2db      	uxtb	r3, r3
 800293a:	4303      	orrs	r3, r0
 800293c:	b2db      	uxtb	r3, r3
 800293e:	461c      	mov	r4, r3
 8002940:	79bb      	ldrb	r3, [r7, #6]
 8002942:	4a1e      	ldr	r2, [pc, #120]	; (80029bc <MX_RTC_SetTime+0xc4>)
 8002944:	fba2 2303 	umull	r2, r3, r2, r3
 8002948:	08db      	lsrs	r3, r3, #3
 800294a:	b2db      	uxtb	r3, r3
 800294c:	011b      	lsls	r3, r3, #4
 800294e:	b2d8      	uxtb	r0, r3
 8002950:	79ba      	ldrb	r2, [r7, #6]
 8002952:	4b1a      	ldr	r3, [pc, #104]	; (80029bc <MX_RTC_SetTime+0xc4>)
 8002954:	fba3 1302 	umull	r1, r3, r3, r2
 8002958:	08d9      	lsrs	r1, r3, #3
 800295a:	460b      	mov	r3, r1
 800295c:	009b      	lsls	r3, r3, #2
 800295e:	440b      	add	r3, r1
 8002960:	005b      	lsls	r3, r3, #1
 8002962:	1ad3      	subs	r3, r2, r3
 8002964:	b2db      	uxtb	r3, r3
 8002966:	4303      	orrs	r3, r0
 8002968:	b2db      	uxtb	r3, r3
 800296a:	461d      	mov	r5, r3
 800296c:	797b      	ldrb	r3, [r7, #5]
 800296e:	4a13      	ldr	r2, [pc, #76]	; (80029bc <MX_RTC_SetTime+0xc4>)
 8002970:	fba2 2303 	umull	r2, r3, r2, r3
 8002974:	08db      	lsrs	r3, r3, #3
 8002976:	b2db      	uxtb	r3, r3
 8002978:	011b      	lsls	r3, r3, #4
 800297a:	b2d8      	uxtb	r0, r3
 800297c:	797a      	ldrb	r2, [r7, #5]
 800297e:	4b0f      	ldr	r3, [pc, #60]	; (80029bc <MX_RTC_SetTime+0xc4>)
 8002980:	fba3 1302 	umull	r1, r3, r3, r2
 8002984:	08d9      	lsrs	r1, r3, #3
 8002986:	460b      	mov	r3, r1
 8002988:	009b      	lsls	r3, r3, #2
 800298a:	440b      	add	r3, r1
 800298c:	005b      	lsls	r3, r3, #1
 800298e:	1ad3      	subs	r3, r2, r3
 8002990:	b2db      	uxtb	r3, r3
 8002992:	4303      	orrs	r3, r0
 8002994:	b2db      	uxtb	r3, r3
 8002996:	9300      	str	r3, [sp, #0]
 8002998:	462b      	mov	r3, r5
 800299a:	4622      	mov	r2, r4
 800299c:	2100      	movs	r1, #0
 800299e:	4806      	ldr	r0, [pc, #24]	; (80029b8 <MX_RTC_SetTime+0xc0>)
 80029a0:	f7ff fe3c 	bl	800261c <LL_RTC_TIME_Config>
	MX_RTC_Exit_InitMode();
 80029a4:	f7ff ff36 	bl	8002814 <MX_RTC_Exit_InitMode>
	LL_RTC_EnableWriteProtection(RTC);
 80029a8:	4803      	ldr	r0, [pc, #12]	; (80029b8 <MX_RTC_SetTime+0xc0>)
 80029aa:	f7ff fdee 	bl	800258a <LL_RTC_EnableWriteProtection>
	return;
 80029ae:	bf00      	nop
}
 80029b0:	3708      	adds	r7, #8
 80029b2:	46bd      	mov	sp, r7
 80029b4:	bdb0      	pop	{r4, r5, r7, pc}
 80029b6:	bf00      	nop
 80029b8:	40002800 	.word	0x40002800
 80029bc:	cccccccd 	.word	0xcccccccd

080029c0 <LL_AHB1_GRP1_EnableClock>:
{
 80029c0:	b480      	push	{r7}
 80029c2:	b085      	sub	sp, #20
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 80029c8:	4908      	ldr	r1, [pc, #32]	; (80029ec <LL_AHB1_GRP1_EnableClock+0x2c>)
 80029ca:	4b08      	ldr	r3, [pc, #32]	; (80029ec <LL_AHB1_GRP1_EnableClock+0x2c>)
 80029cc:	695a      	ldr	r2, [r3, #20]
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	4313      	orrs	r3, r2
 80029d2:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 80029d4:	4b05      	ldr	r3, [pc, #20]	; (80029ec <LL_AHB1_GRP1_EnableClock+0x2c>)
 80029d6:	695a      	ldr	r2, [r3, #20]
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	4013      	ands	r3, r2
 80029dc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80029de:	68fb      	ldr	r3, [r7, #12]
}
 80029e0:	bf00      	nop
 80029e2:	3714      	adds	r7, #20
 80029e4:	46bd      	mov	sp, r7
 80029e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ea:	4770      	bx	lr
 80029ec:	40021000 	.word	0x40021000

080029f0 <LL_APB2_GRP1_EnableClock>:
{
 80029f0:	b480      	push	{r7}
 80029f2:	b085      	sub	sp, #20
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80029f8:	4908      	ldr	r1, [pc, #32]	; (8002a1c <LL_APB2_GRP1_EnableClock+0x2c>)
 80029fa:	4b08      	ldr	r3, [pc, #32]	; (8002a1c <LL_APB2_GRP1_EnableClock+0x2c>)
 80029fc:	699a      	ldr	r2, [r3, #24]
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	4313      	orrs	r3, r2
 8002a02:	618b      	str	r3, [r1, #24]
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002a04:	4b05      	ldr	r3, [pc, #20]	; (8002a1c <LL_APB2_GRP1_EnableClock+0x2c>)
 8002a06:	699a      	ldr	r2, [r3, #24]
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	4013      	ands	r3, r2
 8002a0c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002a0e:	68fb      	ldr	r3, [r7, #12]
}
 8002a10:	bf00      	nop
 8002a12:	3714      	adds	r7, #20
 8002a14:	46bd      	mov	sp, r7
 8002a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1a:	4770      	bx	lr
 8002a1c:	40021000 	.word	0x40021000

08002a20 <LL_SPI_Enable>:
  * @rmtoll CR1          SPE           LL_SPI_Enable
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
{
 8002a20:	b480      	push	{r7}
 8002a22:	b083      	sub	sp, #12
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	601a      	str	r2, [r3, #0]
}
 8002a34:	bf00      	nop
 8002a36:	370c      	adds	r7, #12
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3e:	4770      	bx	lr

08002a40 <LL_SPI_SetStandard>:
  *         @arg @ref LL_SPI_PROTOCOL_MOTOROLA
  *         @arg @ref LL_SPI_PROTOCOL_TI
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
{
 8002a40:	b480      	push	{r7}
 8002a42:	b083      	sub	sp, #12
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
 8002a48:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	685b      	ldr	r3, [r3, #4]
 8002a4e:	f023 0210 	bic.w	r2, r3, #16
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	431a      	orrs	r2, r3
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	605a      	str	r2, [r3, #4]
}
 8002a5a:	bf00      	nop
 8002a5c:	370c      	adds	r7, #12
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a64:	4770      	bx	lr

08002a66 <LL_SPI_DisableNSSPulseMgt>:
  * @rmtoll CR2          NSSP          LL_SPI_DisableNSSPulseMgt
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_DisableNSSPulseMgt(SPI_TypeDef *SPIx)
{
 8002a66:	b480      	push	{r7}
 8002a68:	b083      	sub	sp, #12
 8002a6a:	af00      	add	r7, sp, #0
 8002a6c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(SPIx->CR2, SPI_CR2_NSSP);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	685b      	ldr	r3, [r3, #4]
 8002a72:	f023 0208 	bic.w	r2, r3, #8
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	605a      	str	r2, [r3, #4]
}
 8002a7a:	bf00      	nop
 8002a7c:	370c      	adds	r7, #12
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a84:	4770      	bx	lr

08002a86 <LL_SPI_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_SPI_IsActiveFlag_TXE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(SPI_TypeDef *SPIx)
{
 8002a86:	b480      	push	{r7}
 8002a88:	b083      	sub	sp, #12
 8002a8a:	af00      	add	r7, sp, #0
 8002a8c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	689b      	ldr	r3, [r3, #8]
 8002a92:	f003 0302 	and.w	r3, r3, #2
 8002a96:	2b02      	cmp	r3, #2
 8002a98:	d101      	bne.n	8002a9e <LL_SPI_IsActiveFlag_TXE+0x18>
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	e000      	b.n	8002aa0 <LL_SPI_IsActiveFlag_TXE+0x1a>
 8002a9e:	2300      	movs	r3, #0
}
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	370c      	adds	r7, #12
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aaa:	4770      	bx	lr

08002aac <LL_SPI_IsActiveFlag_BSY>:
  * @rmtoll SR           BSY           LL_SPI_IsActiveFlag_BSY
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_BSY(SPI_TypeDef *SPIx)
{
 8002aac:	b480      	push	{r7}
 8002aae:	b083      	sub	sp, #12
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	689b      	ldr	r3, [r3, #8]
 8002ab8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002abc:	2b80      	cmp	r3, #128	; 0x80
 8002abe:	d101      	bne.n	8002ac4 <LL_SPI_IsActiveFlag_BSY+0x18>
 8002ac0:	2301      	movs	r3, #1
 8002ac2:	e000      	b.n	8002ac6 <LL_SPI_IsActiveFlag_BSY+0x1a>
 8002ac4:	2300      	movs	r3, #0
}
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	370c      	adds	r7, #12
 8002aca:	46bd      	mov	sp, r7
 8002acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad0:	4770      	bx	lr

08002ad2 <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 8002ad2:	b480      	push	{r7}
 8002ad4:	b085      	sub	sp, #20
 8002ad6:	af00      	add	r7, sp, #0
 8002ad8:	6078      	str	r0, [r7, #4]
 8002ada:	460b      	mov	r3, r1
 8002adc:	70fb      	strb	r3, [r7, #3]
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	330c      	adds	r3, #12
 8002ae2:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	78fa      	ldrb	r2, [r7, #3]
 8002ae8:	701a      	strb	r2, [r3, #0]
#else
  *((__IO uint8_t *)&SPIx->DR) = TxData;
#endif /* __GNUC__ */
}
 8002aea:	bf00      	nop
 8002aec:	3714      	adds	r7, #20
 8002aee:	46bd      	mov	sp, r7
 8002af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af4:	4770      	bx	lr

08002af6 <LL_GPIO_SetOutputPin>:
{
 8002af6:	b480      	push	{r7}
 8002af8:	b083      	sub	sp, #12
 8002afa:	af00      	add	r7, sp, #0
 8002afc:	6078      	str	r0, [r7, #4]
 8002afe:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	683a      	ldr	r2, [r7, #0]
 8002b04:	619a      	str	r2, [r3, #24]
}
 8002b06:	bf00      	nop
 8002b08:	370c      	adds	r7, #12
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b10:	4770      	bx	lr

08002b12 <LL_GPIO_ResetOutputPin>:
{
 8002b12:	b480      	push	{r7}
 8002b14:	b083      	sub	sp, #12
 8002b16:	af00      	add	r7, sp, #0
 8002b18:	6078      	str	r0, [r7, #4]
 8002b1a:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	683a      	ldr	r2, [r7, #0]
 8002b20:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002b22:	bf00      	nop
 8002b24:	370c      	adds	r7, #12
 8002b26:	46bd      	mov	sp, r7
 8002b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2c:	4770      	bx	lr
	...

08002b30 <MX_SPI1_Init>:

/* USER CODE END 0 */

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b090      	sub	sp, #64	; 0x40
 8002b34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 0 */

  /* USER CODE END SPI1_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8002b36:	f107 0318 	add.w	r3, r7, #24
 8002b3a:	2228      	movs	r2, #40	; 0x28
 8002b3c:	2100      	movs	r1, #0
 8002b3e:	4618      	mov	r0, r3
 8002b40:	f001 fb68 	bl	8004214 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b44:	463b      	mov	r3, r7
 8002b46:	2200      	movs	r2, #0
 8002b48:	601a      	str	r2, [r3, #0]
 8002b4a:	605a      	str	r2, [r3, #4]
 8002b4c:	609a      	str	r2, [r3, #8]
 8002b4e:	60da      	str	r2, [r3, #12]
 8002b50:	611a      	str	r2, [r3, #16]
 8002b52:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8002b54:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002b58:	f7ff ff4a 	bl	80029f0 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8002b5c:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002b60:	f7ff ff2e 	bl	80029c0 <LL_AHB1_GRP1_EnableClock>
  /**SPI1 GPIO Configuration
  PA5   ------> SPI1_SCK
  PA7   ------> SPI1_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5;
 8002b64:	2320      	movs	r3, #32
 8002b66:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002b68:	2302      	movs	r3, #2
 8002b6a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8002b6c:	2303      	movs	r3, #3
 8002b6e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002b70:	2300      	movs	r3, #0
 8002b72:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8002b74:	2301      	movs	r3, #1
 8002b76:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8002b78:	2305      	movs	r3, #5
 8002b7a:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b7c:	463b      	mov	r3, r7
 8002b7e:	4619      	mov	r1, r3
 8002b80:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002b84:	f000 fa8b 	bl	800309e <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_7;
 8002b88:	2380      	movs	r3, #128	; 0x80
 8002b8a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002b8c:	2302      	movs	r3, #2
 8002b8e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8002b90:	2303      	movs	r3, #3
 8002b92:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002b94:	2300      	movs	r3, #0
 8002b96:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8002b98:	2302      	movs	r3, #2
 8002b9a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8002b9c:	2305      	movs	r3, #5
 8002b9e:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ba0:	463b      	mov	r3, r7
 8002ba2:	4619      	mov	r1, r3
 8002ba4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002ba8:	f000 fa79 	bl	800309e <LL_GPIO_Init>

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8002bac:	2300      	movs	r3, #0
 8002bae:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8002bb0:	f44f 7382 	mov.w	r3, #260	; 0x104
 8002bb4:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8002bb6:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8002bba:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8002bbc:	2302      	movs	r3, #2
 8002bbe:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8002bc0:	2301      	movs	r3, #1
 8002bc2:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8002bc4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002bc8:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV256;
 8002bca:	2338      	movs	r3, #56	; 0x38
 8002bcc:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8002bce:	2300      	movs	r3, #0
 8002bd0:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 7;
 8002bd6:	2307      	movs	r3, #7
 8002bd8:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 8002bda:	f107 0318 	add.w	r3, r7, #24
 8002bde:	4619      	mov	r1, r3
 8002be0:	4808      	ldr	r0, [pc, #32]	; (8002c04 <MX_SPI1_Init+0xd4>)
 8002be2:	f000 ff13 	bl	8003a0c <LL_SPI_Init>
  LL_SPI_SetStandard(SPI1, LL_SPI_PROTOCOL_MOTOROLA);
 8002be6:	2100      	movs	r1, #0
 8002be8:	4806      	ldr	r0, [pc, #24]	; (8002c04 <MX_SPI1_Init+0xd4>)
 8002bea:	f7ff ff29 	bl	8002a40 <LL_SPI_SetStandard>
  LL_SPI_DisableNSSPulseMgt(SPI1);
 8002bee:	4805      	ldr	r0, [pc, #20]	; (8002c04 <MX_SPI1_Init+0xd4>)
 8002bf0:	f7ff ff39 	bl	8002a66 <LL_SPI_DisableNSSPulseMgt>
  /* USER CODE BEGIN SPI1_Init 2 */
 LL_SPI_Enable(SPI1);
 8002bf4:	4803      	ldr	r0, [pc, #12]	; (8002c04 <MX_SPI1_Init+0xd4>)
 8002bf6:	f7ff ff13 	bl	8002a20 <LL_SPI_Enable>
  /* USER CODE END SPI1_Init 2 */

}
 8002bfa:	bf00      	nop
 8002bfc:	3740      	adds	r7, #64	; 0x40
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bd80      	pop	{r7, pc}
 8002c02:	bf00      	nop
 8002c04:	40013000 	.word	0x40013000

08002c08 <MX_SPI1_Send>:

/* USER CODE BEGIN 1 */
void MX_SPI1_Send(uint8_t tx)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b082      	sub	sp, #8
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	4603      	mov	r3, r0
 8002c10:	71fb      	strb	r3, [r7, #7]
	/*This functions sends a command/data of 8 bits, if A0=0, we send a command
	, if A0=1, we send a data*/

	/*Check BSY flag, SPI is not busy */
	while (LL_SPI_IsActiveFlag_BSY(SPI1));
 8002c12:	bf00      	nop
 8002c14:	480a      	ldr	r0, [pc, #40]	; (8002c40 <MX_SPI1_Send+0x38>)
 8002c16:	f7ff ff49 	bl	8002aac <LL_SPI_IsActiveFlag_BSY>
 8002c1a:	4603      	mov	r3, r0
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d1f9      	bne.n	8002c14 <MX_SPI1_Send+0xc>

	/*Send data of 8 bits*/
	LL_SPI_TransmitData8(SPI1, tx);
 8002c20:	79fb      	ldrb	r3, [r7, #7]
 8002c22:	4619      	mov	r1, r3
 8002c24:	4806      	ldr	r0, [pc, #24]	; (8002c40 <MX_SPI1_Send+0x38>)
 8002c26:	f7ff ff54 	bl	8002ad2 <LL_SPI_TransmitData8>

	/*Wait until the Tx Buffer is empty*/
	while (!LL_SPI_IsActiveFlag_TXE(SPI1));
 8002c2a:	bf00      	nop
 8002c2c:	4804      	ldr	r0, [pc, #16]	; (8002c40 <MX_SPI1_Send+0x38>)
 8002c2e:	f7ff ff2a 	bl	8002a86 <LL_SPI_IsActiveFlag_TXE>
 8002c32:	4603      	mov	r3, r0
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d0f9      	beq.n	8002c2c <MX_SPI1_Send+0x24>

	return;
 8002c38:	bf00      	nop

}
 8002c3a:	3708      	adds	r7, #8
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	bd80      	pop	{r7, pc}
 8002c40:	40013000 	.word	0x40013000

08002c44 <MX_SPI1_CS_Enable>:
void MX_SPI1_CS_Enable(void)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	af00      	add	r7, sp, #0
	/*Pin PB6 is configured as CHIP SELECT signal of SPI1,
	CPOL=1, therefore, it is active in LOW
	PB6   ------> SPI1_CS_N*/

	LL_GPIO_ResetOutputPin(LCD_CS_N_GPIO_Port,LCD_CS_N_Pin );
 8002c48:	2140      	movs	r1, #64	; 0x40
 8002c4a:	4802      	ldr	r0, [pc, #8]	; (8002c54 <MX_SPI1_CS_Enable+0x10>)
 8002c4c:	f7ff ff61 	bl	8002b12 <LL_GPIO_ResetOutputPin>
}
 8002c50:	bf00      	nop
 8002c52:	bd80      	pop	{r7, pc}
 8002c54:	48000400 	.word	0x48000400

08002c58 <MX_SPI1_CS_Disable>:
void MX_SPI1_CS_Disable(void)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	af00      	add	r7, sp, #0
	/*Pin PB6 is configured as CHIP SELECT signal of SPI1,
	CPOL=1, therefore, it is disable in HIGH
	PB6   ------> SPI1_CS_N*/

	LL_GPIO_SetOutputPin(LCD_CS_N_GPIO_Port,LCD_CS_N_Pin);
 8002c5c:	2140      	movs	r1, #64	; 0x40
 8002c5e:	4802      	ldr	r0, [pc, #8]	; (8002c68 <MX_SPI1_CS_Disable+0x10>)
 8002c60:	f7ff ff49 	bl	8002af6 <LL_GPIO_SetOutputPin>
}
 8002c64:	bf00      	nop
 8002c66:	bd80      	pop	{r7, pc}
 8002c68:	48000400 	.word	0x48000400

08002c6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002c70:	e7fe      	b.n	8002c70 <NMI_Handler+0x4>

08002c72 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002c72:	b480      	push	{r7}
 8002c74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002c76:	e7fe      	b.n	8002c76 <HardFault_Handler+0x4>

08002c78 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002c7c:	e7fe      	b.n	8002c7c <MemManage_Handler+0x4>

08002c7e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002c7e:	b480      	push	{r7}
 8002c80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002c82:	e7fe      	b.n	8002c82 <BusFault_Handler+0x4>

08002c84 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002c84:	b480      	push	{r7}
 8002c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002c88:	e7fe      	b.n	8002c88 <UsageFault_Handler+0x4>

08002c8a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002c8a:	b480      	push	{r7}
 8002c8c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002c8e:	bf00      	nop
 8002c90:	46bd      	mov	sp, r7
 8002c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c96:	4770      	bx	lr

08002c98 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002c98:	b480      	push	{r7}
 8002c9a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002c9c:	bf00      	nop
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca4:	4770      	bx	lr

08002ca6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002ca6:	b480      	push	{r7}
 8002ca8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002caa:	bf00      	nop
 8002cac:	46bd      	mov	sp, r7
 8002cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb2:	4770      	bx	lr

08002cb4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002cb8:	bf00      	nop
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc0:	4770      	bx	lr
	...

08002cc4 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002cc8:	4a06      	ldr	r2, [pc, #24]	; (8002ce4 <SystemInit+0x20>)
 8002cca:	4b06      	ldr	r3, [pc, #24]	; (8002ce4 <SystemInit+0x20>)
 8002ccc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cd0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002cd4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002cd8:	bf00      	nop
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce0:	4770      	bx	lr
 8002ce2:	bf00      	nop
 8002ce4:	e000ed00 	.word	0xe000ed00

08002ce8 <LL_ADC_REG_SetSequencerLength>:
{
 8002ce8:	b480      	push	{r7}
 8002cea:	b083      	sub	sp, #12
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
 8002cf0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cf6:	f023 020f 	bic.w	r2, r3, #15
 8002cfa:	683b      	ldr	r3, [r7, #0]
 8002cfc:	431a      	orrs	r2, r3
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002d02:	bf00      	nop
 8002d04:	370c      	adds	r7, #12
 8002d06:	46bd      	mov	sp, r7
 8002d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0c:	4770      	bx	lr

08002d0e <LL_ADC_IsEnabled>:
{
 8002d0e:	b480      	push	{r7}
 8002d10:	b083      	sub	sp, #12
 8002d12:	af00      	add	r7, sp, #0
 8002d14:	6078      	str	r0, [r7, #4]
  return (READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN));
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	689b      	ldr	r3, [r3, #8]
 8002d1a:	f003 0301 	and.w	r3, r3, #1
 8002d1e:	2b01      	cmp	r3, #1
 8002d20:	bf0c      	ite	eq
 8002d22:	2301      	moveq	r3, #1
 8002d24:	2300      	movne	r3, #0
 8002d26:	b2db      	uxtb	r3, r3
}
 8002d28:	4618      	mov	r0, r3
 8002d2a:	370c      	adds	r7, #12
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d32:	4770      	bx	lr

08002d34 <LL_ADC_CommonInit>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC common registers are initialized
  *          - ERROR: ADC common registers are not initialized
  */
ErrorStatus LL_ADC_CommonInit(ADC_Common_TypeDef *ADCxy_COMMON, LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct)
{
 8002d34:	b590      	push	{r4, r7, lr}
 8002d36:	b085      	sub	sp, #20
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
 8002d3c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8002d3e:	2300      	movs	r3, #0
 8002d40:	73fb      	strb	r3, [r7, #15]
  /* Note: Hardware constraint (refer to description of functions             */
  /*       "LL_ADC_SetCommonXXX()" and "LL_ADC_SetMultiXXX()"):               */
  /*       On this STM32 serie, setting of these features is conditioned to   */
  /*       ADC state:                                                         */
  /*       All ADC instances of the ADC common group must be disabled.        */
  if(__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(ADCxy_COMMON) == 0U)
 8002d42:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002d46:	f7ff ffe2 	bl	8002d0e <LL_ADC_IsEnabled>
 8002d4a:	4604      	mov	r4, r0
 8002d4c:	4817      	ldr	r0, [pc, #92]	; (8002dac <LL_ADC_CommonInit+0x78>)
 8002d4e:	f7ff ffde 	bl	8002d0e <LL_ADC_IsEnabled>
 8002d52:	4603      	mov	r3, r0
 8002d54:	4323      	orrs	r3, r4
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d120      	bne.n	8002d9c <LL_ADC_CommonInit+0x68>
    /*    selected device)                                                    */
    /*    - Set ADC multimode configuration                                   */
    /*    - Set ADC multimode DMA transfer                                    */
    /*    - Set ADC multimode: delay between 2 sampling phases                */
#if defined(ADC_MULTIMODE_SUPPORT)
    if(ADC_CommonInitStruct->Multimode != LL_ADC_MULTI_INDEPENDENT)
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	685b      	ldr	r3, [r3, #4]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d012      	beq.n	8002d88 <LL_ADC_CommonInit+0x54>
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	689a      	ldr	r2, [r3, #8]
 8002d66:	4b12      	ldr	r3, [pc, #72]	; (8002db0 <LL_ADC_CommonInit+0x7c>)
 8002d68:	4013      	ands	r3, r2
 8002d6a:	683a      	ldr	r2, [r7, #0]
 8002d6c:	6811      	ldr	r1, [r2, #0]
 8002d6e:	683a      	ldr	r2, [r7, #0]
 8002d70:	6852      	ldr	r2, [r2, #4]
 8002d72:	4311      	orrs	r1, r2
 8002d74:	683a      	ldr	r2, [r7, #0]
 8002d76:	6892      	ldr	r2, [r2, #8]
 8002d78:	4311      	orrs	r1, r2
 8002d7a:	683a      	ldr	r2, [r7, #0]
 8002d7c:	68d2      	ldr	r2, [r2, #12]
 8002d7e:	430a      	orrs	r2, r1
 8002d80:	431a      	orrs	r2, r3
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	609a      	str	r2, [r3, #8]
 8002d86:	e00b      	b.n	8002da0 <LL_ADC_CommonInit+0x6c>
                 | ADC_CommonInitStruct->MultiTwoSamplingDelay
                );
    }
    else
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	689a      	ldr	r2, [r3, #8]
 8002d8c:	4b08      	ldr	r3, [pc, #32]	; (8002db0 <LL_ADC_CommonInit+0x7c>)
 8002d8e:	4013      	ands	r3, r2
 8002d90:	683a      	ldr	r2, [r7, #0]
 8002d92:	6812      	ldr	r2, [r2, #0]
 8002d94:	431a      	orrs	r2, r3
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	609a      	str	r2, [r3, #8]
 8002d9a:	e001      	b.n	8002da0 <LL_ADC_CommonInit+0x6c>
  }
  else
  {
    /* Initialization error: One or several ADC instances belonging to        */
    /* the same ADC common instance are not disabled.                         */
    status = ERROR;
 8002d9c:	2301      	movs	r3, #1
 8002d9e:	73fb      	strb	r3, [r7, #15]
  }
  
  return status;
 8002da0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002da2:	4618      	mov	r0, r3
 8002da4:	3714      	adds	r7, #20
 8002da6:	46bd      	mov	sp, r7
 8002da8:	bd90      	pop	{r4, r7, pc}
 8002daa:	bf00      	nop
 8002dac:	50000100 	.word	0x50000100
 8002db0:	fffc30e0 	.word	0xfffc30e0

08002db4 <LL_ADC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b084      	sub	sp, #16
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
 8002dbc:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_DATA_ALIGN(ADC_InitStruct->DataAlignment));
  assert_param(IS_LL_ADC_LOW_POWER(ADC_InitStruct->LowPowerMode));
  
  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if(LL_ADC_IsEnabled(ADCx) == 0U)
 8002dc2:	6878      	ldr	r0, [r7, #4]
 8002dc4:	f7ff ffa3 	bl	8002d0e <LL_ADC_IsEnabled>
 8002dc8:	4603      	mov	r3, r0
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d111      	bne.n	8002df2 <LL_ADC_Init+0x3e>
    /* Configuration of ADC hierarchical scope:                               */
    /*  - ADC instance                                                        */
    /*    - Set ADC data resolution                                           */
    /*    - Set ADC conversion data alignment                                 */
    /*    - Set ADC low power mode                                            */
    MODIFY_REG(ADCx->CFGR,
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	68db      	ldr	r3, [r3, #12]
 8002dd2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002dd6:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 8002dda:	683a      	ldr	r2, [r7, #0]
 8002ddc:	6811      	ldr	r1, [r2, #0]
 8002dde:	683a      	ldr	r2, [r7, #0]
 8002de0:	6852      	ldr	r2, [r2, #4]
 8002de2:	4311      	orrs	r1, r2
 8002de4:	683a      	ldr	r2, [r7, #0]
 8002de6:	6892      	ldr	r2, [r2, #8]
 8002de8:	430a      	orrs	r2, r1
 8002dea:	431a      	orrs	r2, r3
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	60da      	str	r2, [r3, #12]
 8002df0:	e001      	b.n	8002df6 <LL_ADC_Init+0x42>
    
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 8002df2:	2301      	movs	r3, #1
 8002df4:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 8002df6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002df8:	4618      	mov	r0, r3
 8002dfa:	3710      	adds	r7, #16
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	bd80      	pop	{r7, pc}

08002e00 <LL_ADC_REG_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b084      	sub	sp, #16
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
 8002e08:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_REG_DMA_TRANSFER(ADC_REG_InitStruct->DMATransfer));
  assert_param(IS_LL_ADC_REG_OVR_DATA_BEHAVIOR(ADC_REG_InitStruct->Overrun));
  
  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if(LL_ADC_IsEnabled(ADCx) == 0U)
 8002e0e:	6878      	ldr	r0, [r7, #4]
 8002e10:	f7ff ff7d 	bl	8002d0e <LL_ADC_IsEnabled>
 8002e14:	4603      	mov	r3, r0
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d132      	bne.n	8002e80 <LL_ADC_REG_Init+0x80>
    /*    - Set ADC group regular conversion data transfer: no transfer or    */
    /*      transfer by DMA, and DMA requests mode                            */
    /*    - Set ADC group regular overrun behavior                            */
    /* Note: On this STM32 serie, ADC trigger edge is set to value 0x0 by     */
    /*       setting of trigger source to SW start.                           */
    if(ADC_REG_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	685b      	ldr	r3, [r3, #4]
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d015      	beq.n	8002e4e <LL_ADC_REG_Init+0x4e>
    {
      MODIFY_REG(ADCx->CFGR,
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	68da      	ldr	r2, [r3, #12]
 8002e26:	4b1a      	ldr	r3, [pc, #104]	; (8002e90 <LL_ADC_REG_Init+0x90>)
 8002e28:	4013      	ands	r3, r2
 8002e2a:	683a      	ldr	r2, [r7, #0]
 8002e2c:	6811      	ldr	r1, [r2, #0]
 8002e2e:	683a      	ldr	r2, [r7, #0]
 8002e30:	6892      	ldr	r2, [r2, #8]
 8002e32:	4311      	orrs	r1, r2
 8002e34:	683a      	ldr	r2, [r7, #0]
 8002e36:	68d2      	ldr	r2, [r2, #12]
 8002e38:	4311      	orrs	r1, r2
 8002e3a:	683a      	ldr	r2, [r7, #0]
 8002e3c:	6912      	ldr	r2, [r2, #16]
 8002e3e:	4311      	orrs	r1, r2
 8002e40:	683a      	ldr	r2, [r7, #0]
 8002e42:	6952      	ldr	r2, [r2, #20]
 8002e44:	430a      	orrs	r2, r1
 8002e46:	431a      	orrs	r2, r3
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	60da      	str	r2, [r3, #12]
 8002e4c:	e011      	b.n	8002e72 <LL_ADC_REG_Init+0x72>
                 | ADC_REG_InitStruct->Overrun
                );
    }
    else
    {
      MODIFY_REG(ADCx->CFGR,
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	68da      	ldr	r2, [r3, #12]
 8002e52:	4b0f      	ldr	r3, [pc, #60]	; (8002e90 <LL_ADC_REG_Init+0x90>)
 8002e54:	4013      	ands	r3, r2
 8002e56:	683a      	ldr	r2, [r7, #0]
 8002e58:	6811      	ldr	r1, [r2, #0]
 8002e5a:	683a      	ldr	r2, [r7, #0]
 8002e5c:	68d2      	ldr	r2, [r2, #12]
 8002e5e:	4311      	orrs	r1, r2
 8002e60:	683a      	ldr	r2, [r7, #0]
 8002e62:	6912      	ldr	r2, [r2, #16]
 8002e64:	4311      	orrs	r1, r2
 8002e66:	683a      	ldr	r2, [r7, #0]
 8002e68:	6952      	ldr	r2, [r2, #20]
 8002e6a:	430a      	orrs	r2, r1
 8002e6c:	431a      	orrs	r2, r3
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	60da      	str	r2, [r3, #12]
                 | ADC_REG_InitStruct->Overrun
                );
    }
    
    /* Set ADC group regular sequencer length and scan direction */
    LL_ADC_REG_SetSequencerLength(ADCx, ADC_REG_InitStruct->SequencerLength);
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	4619      	mov	r1, r3
 8002e78:	6878      	ldr	r0, [r7, #4]
 8002e7a:	f7ff ff35 	bl	8002ce8 <LL_ADC_REG_SetSequencerLength>
 8002e7e:	e001      	b.n	8002e84 <LL_ADC_REG_Init+0x84>
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 8002e80:	2301      	movs	r3, #1
 8002e82:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 8002e84:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e86:	4618      	mov	r0, r3
 8002e88:	3710      	adds	r7, #16
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bd80      	pop	{r7, pc}
 8002e8e:	bf00      	nop
 8002e90:	fff0c03c 	.word	0xfff0c03c

08002e94 <LL_GPIO_SetPinMode>:
{
 8002e94:	b480      	push	{r7}
 8002e96:	b089      	sub	sp, #36	; 0x24
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	60f8      	str	r0, [r7, #12]
 8002e9c:	60b9      	str	r1, [r7, #8]
 8002e9e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	681a      	ldr	r2, [r3, #0]
 8002ea4:	68bb      	ldr	r3, [r7, #8]
 8002ea6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ea8:	697b      	ldr	r3, [r7, #20]
 8002eaa:	fa93 f3a3 	rbit	r3, r3
 8002eae:	613b      	str	r3, [r7, #16]
  return result;
 8002eb0:	693b      	ldr	r3, [r7, #16]
 8002eb2:	fab3 f383 	clz	r3, r3
 8002eb6:	b2db      	uxtb	r3, r3
 8002eb8:	005b      	lsls	r3, r3, #1
 8002eba:	2103      	movs	r1, #3
 8002ebc:	fa01 f303 	lsl.w	r3, r1, r3
 8002ec0:	43db      	mvns	r3, r3
 8002ec2:	401a      	ands	r2, r3
 8002ec4:	68bb      	ldr	r3, [r7, #8]
 8002ec6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ec8:	69fb      	ldr	r3, [r7, #28]
 8002eca:	fa93 f3a3 	rbit	r3, r3
 8002ece:	61bb      	str	r3, [r7, #24]
  return result;
 8002ed0:	69bb      	ldr	r3, [r7, #24]
 8002ed2:	fab3 f383 	clz	r3, r3
 8002ed6:	b2db      	uxtb	r3, r3
 8002ed8:	005b      	lsls	r3, r3, #1
 8002eda:	6879      	ldr	r1, [r7, #4]
 8002edc:	fa01 f303 	lsl.w	r3, r1, r3
 8002ee0:	431a      	orrs	r2, r3
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	601a      	str	r2, [r3, #0]
}
 8002ee6:	bf00      	nop
 8002ee8:	3724      	adds	r7, #36	; 0x24
 8002eea:	46bd      	mov	sp, r7
 8002eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef0:	4770      	bx	lr

08002ef2 <LL_GPIO_SetPinOutputType>:
{
 8002ef2:	b480      	push	{r7}
 8002ef4:	b085      	sub	sp, #20
 8002ef6:	af00      	add	r7, sp, #0
 8002ef8:	60f8      	str	r0, [r7, #12]
 8002efa:	60b9      	str	r1, [r7, #8]
 8002efc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	685a      	ldr	r2, [r3, #4]
 8002f02:	68bb      	ldr	r3, [r7, #8]
 8002f04:	43db      	mvns	r3, r3
 8002f06:	401a      	ands	r2, r3
 8002f08:	68bb      	ldr	r3, [r7, #8]
 8002f0a:	6879      	ldr	r1, [r7, #4]
 8002f0c:	fb01 f303 	mul.w	r3, r1, r3
 8002f10:	431a      	orrs	r2, r3
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	605a      	str	r2, [r3, #4]
}
 8002f16:	bf00      	nop
 8002f18:	3714      	adds	r7, #20
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f20:	4770      	bx	lr

08002f22 <LL_GPIO_SetPinSpeed>:
{
 8002f22:	b480      	push	{r7}
 8002f24:	b089      	sub	sp, #36	; 0x24
 8002f26:	af00      	add	r7, sp, #0
 8002f28:	60f8      	str	r0, [r7, #12]
 8002f2a:	60b9      	str	r1, [r7, #8]
 8002f2c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	689a      	ldr	r2, [r3, #8]
 8002f32:	68bb      	ldr	r3, [r7, #8]
 8002f34:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f36:	697b      	ldr	r3, [r7, #20]
 8002f38:	fa93 f3a3 	rbit	r3, r3
 8002f3c:	613b      	str	r3, [r7, #16]
  return result;
 8002f3e:	693b      	ldr	r3, [r7, #16]
 8002f40:	fab3 f383 	clz	r3, r3
 8002f44:	b2db      	uxtb	r3, r3
 8002f46:	005b      	lsls	r3, r3, #1
 8002f48:	2103      	movs	r1, #3
 8002f4a:	fa01 f303 	lsl.w	r3, r1, r3
 8002f4e:	43db      	mvns	r3, r3
 8002f50:	401a      	ands	r2, r3
 8002f52:	68bb      	ldr	r3, [r7, #8]
 8002f54:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f56:	69fb      	ldr	r3, [r7, #28]
 8002f58:	fa93 f3a3 	rbit	r3, r3
 8002f5c:	61bb      	str	r3, [r7, #24]
  return result;
 8002f5e:	69bb      	ldr	r3, [r7, #24]
 8002f60:	fab3 f383 	clz	r3, r3
 8002f64:	b2db      	uxtb	r3, r3
 8002f66:	005b      	lsls	r3, r3, #1
 8002f68:	6879      	ldr	r1, [r7, #4]
 8002f6a:	fa01 f303 	lsl.w	r3, r1, r3
 8002f6e:	431a      	orrs	r2, r3
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	609a      	str	r2, [r3, #8]
}
 8002f74:	bf00      	nop
 8002f76:	3724      	adds	r7, #36	; 0x24
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7e:	4770      	bx	lr

08002f80 <LL_GPIO_SetPinPull>:
{
 8002f80:	b480      	push	{r7}
 8002f82:	b089      	sub	sp, #36	; 0x24
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	60f8      	str	r0, [r7, #12]
 8002f88:	60b9      	str	r1, [r7, #8]
 8002f8a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	68da      	ldr	r2, [r3, #12]
 8002f90:	68bb      	ldr	r3, [r7, #8]
 8002f92:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f94:	697b      	ldr	r3, [r7, #20]
 8002f96:	fa93 f3a3 	rbit	r3, r3
 8002f9a:	613b      	str	r3, [r7, #16]
  return result;
 8002f9c:	693b      	ldr	r3, [r7, #16]
 8002f9e:	fab3 f383 	clz	r3, r3
 8002fa2:	b2db      	uxtb	r3, r3
 8002fa4:	005b      	lsls	r3, r3, #1
 8002fa6:	2103      	movs	r1, #3
 8002fa8:	fa01 f303 	lsl.w	r3, r1, r3
 8002fac:	43db      	mvns	r3, r3
 8002fae:	401a      	ands	r2, r3
 8002fb0:	68bb      	ldr	r3, [r7, #8]
 8002fb2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fb4:	69fb      	ldr	r3, [r7, #28]
 8002fb6:	fa93 f3a3 	rbit	r3, r3
 8002fba:	61bb      	str	r3, [r7, #24]
  return result;
 8002fbc:	69bb      	ldr	r3, [r7, #24]
 8002fbe:	fab3 f383 	clz	r3, r3
 8002fc2:	b2db      	uxtb	r3, r3
 8002fc4:	005b      	lsls	r3, r3, #1
 8002fc6:	6879      	ldr	r1, [r7, #4]
 8002fc8:	fa01 f303 	lsl.w	r3, r1, r3
 8002fcc:	431a      	orrs	r2, r3
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	60da      	str	r2, [r3, #12]
}
 8002fd2:	bf00      	nop
 8002fd4:	3724      	adds	r7, #36	; 0x24
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fdc:	4770      	bx	lr

08002fde <LL_GPIO_SetAFPin_0_7>:
{
 8002fde:	b480      	push	{r7}
 8002fe0:	b089      	sub	sp, #36	; 0x24
 8002fe2:	af00      	add	r7, sp, #0
 8002fe4:	60f8      	str	r0, [r7, #12]
 8002fe6:	60b9      	str	r1, [r7, #8]
 8002fe8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFRL0 << (POSITION_VAL(Pin) * 4U)),
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	6a1a      	ldr	r2, [r3, #32]
 8002fee:	68bb      	ldr	r3, [r7, #8]
 8002ff0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ff2:	697b      	ldr	r3, [r7, #20]
 8002ff4:	fa93 f3a3 	rbit	r3, r3
 8002ff8:	613b      	str	r3, [r7, #16]
  return result;
 8002ffa:	693b      	ldr	r3, [r7, #16]
 8002ffc:	fab3 f383 	clz	r3, r3
 8003000:	b2db      	uxtb	r3, r3
 8003002:	009b      	lsls	r3, r3, #2
 8003004:	210f      	movs	r1, #15
 8003006:	fa01 f303 	lsl.w	r3, r1, r3
 800300a:	43db      	mvns	r3, r3
 800300c:	401a      	ands	r2, r3
 800300e:	68bb      	ldr	r3, [r7, #8]
 8003010:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003012:	69fb      	ldr	r3, [r7, #28]
 8003014:	fa93 f3a3 	rbit	r3, r3
 8003018:	61bb      	str	r3, [r7, #24]
  return result;
 800301a:	69bb      	ldr	r3, [r7, #24]
 800301c:	fab3 f383 	clz	r3, r3
 8003020:	b2db      	uxtb	r3, r3
 8003022:	009b      	lsls	r3, r3, #2
 8003024:	6879      	ldr	r1, [r7, #4]
 8003026:	fa01 f303 	lsl.w	r3, r1, r3
 800302a:	431a      	orrs	r2, r3
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	621a      	str	r2, [r3, #32]
}
 8003030:	bf00      	nop
 8003032:	3724      	adds	r7, #36	; 0x24
 8003034:	46bd      	mov	sp, r7
 8003036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303a:	4770      	bx	lr

0800303c <LL_GPIO_SetAFPin_8_15>:
{
 800303c:	b480      	push	{r7}
 800303e:	b089      	sub	sp, #36	; 0x24
 8003040:	af00      	add	r7, sp, #0
 8003042:	60f8      	str	r0, [r7, #12]
 8003044:	60b9      	str	r1, [r7, #8]
 8003046:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFRH0 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800304c:	68bb      	ldr	r3, [r7, #8]
 800304e:	0a1b      	lsrs	r3, r3, #8
 8003050:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003052:	697b      	ldr	r3, [r7, #20]
 8003054:	fa93 f3a3 	rbit	r3, r3
 8003058:	613b      	str	r3, [r7, #16]
  return result;
 800305a:	693b      	ldr	r3, [r7, #16]
 800305c:	fab3 f383 	clz	r3, r3
 8003060:	b2db      	uxtb	r3, r3
 8003062:	009b      	lsls	r3, r3, #2
 8003064:	210f      	movs	r1, #15
 8003066:	fa01 f303 	lsl.w	r3, r1, r3
 800306a:	43db      	mvns	r3, r3
 800306c:	401a      	ands	r2, r3
 800306e:	68bb      	ldr	r3, [r7, #8]
 8003070:	0a1b      	lsrs	r3, r3, #8
 8003072:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003074:	69fb      	ldr	r3, [r7, #28]
 8003076:	fa93 f3a3 	rbit	r3, r3
 800307a:	61bb      	str	r3, [r7, #24]
  return result;
 800307c:	69bb      	ldr	r3, [r7, #24]
 800307e:	fab3 f383 	clz	r3, r3
 8003082:	b2db      	uxtb	r3, r3
 8003084:	009b      	lsls	r3, r3, #2
 8003086:	6879      	ldr	r1, [r7, #4]
 8003088:	fa01 f303 	lsl.w	r3, r1, r3
 800308c:	431a      	orrs	r2, r3
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	625a      	str	r2, [r3, #36]	; 0x24
}
 8003092:	bf00      	nop
 8003094:	3724      	adds	r7, #36	; 0x24
 8003096:	46bd      	mov	sp, r7
 8003098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309c:	4770      	bx	lr

0800309e <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800309e:	b580      	push	{r7, lr}
 80030a0:	b088      	sub	sp, #32
 80030a2:	af00      	add	r7, sp, #0
 80030a4:	6078      	str	r0, [r7, #4]
 80030a6:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030ae:	697b      	ldr	r3, [r7, #20]
 80030b0:	fa93 f3a3 	rbit	r3, r3
 80030b4:	613b      	str	r3, [r7, #16]
  return result;
 80030b6:	693b      	ldr	r3, [r7, #16]
 80030b8:	fab3 f383 	clz	r3, r3
 80030bc:	b2db      	uxtb	r3, r3
 80030be:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 80030c0:	e051      	b.n	8003166 <LL_GPIO_Init+0xc8>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 80030c2:	683b      	ldr	r3, [r7, #0]
 80030c4:	681a      	ldr	r2, [r3, #0]
 80030c6:	2101      	movs	r1, #1
 80030c8:	69fb      	ldr	r3, [r7, #28]
 80030ca:	fa01 f303 	lsl.w	r3, r1, r3
 80030ce:	4013      	ands	r3, r2
 80030d0:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 80030d2:	69bb      	ldr	r3, [r7, #24]
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d043      	beq.n	8003160 <LL_GPIO_Init+0xc2>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	685b      	ldr	r3, [r3, #4]
 80030dc:	2b01      	cmp	r3, #1
 80030de:	d003      	beq.n	80030e8 <LL_GPIO_Init+0x4a>
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	685b      	ldr	r3, [r3, #4]
 80030e4:	2b02      	cmp	r3, #2
 80030e6:	d10e      	bne.n	8003106 <LL_GPIO_Init+0x68>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	689b      	ldr	r3, [r3, #8]
 80030ec:	461a      	mov	r2, r3
 80030ee:	69b9      	ldr	r1, [r7, #24]
 80030f0:	6878      	ldr	r0, [r7, #4]
 80030f2:	f7ff ff16 	bl	8002f22 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 80030f6:	683b      	ldr	r3, [r7, #0]
 80030f8:	6819      	ldr	r1, [r3, #0]
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	68db      	ldr	r3, [r3, #12]
 80030fe:	461a      	mov	r2, r3
 8003100:	6878      	ldr	r0, [r7, #4]
 8003102:	f7ff fef6 	bl	8002ef2 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	691b      	ldr	r3, [r3, #16]
 800310a:	461a      	mov	r2, r3
 800310c:	69b9      	ldr	r1, [r7, #24]
 800310e:	6878      	ldr	r0, [r7, #4]
 8003110:	f7ff ff36 	bl	8002f80 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	685b      	ldr	r3, [r3, #4]
 8003118:	2b02      	cmp	r3, #2
 800311a:	d11a      	bne.n	8003152 <LL_GPIO_Init+0xb4>
 800311c:	69bb      	ldr	r3, [r7, #24]
 800311e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	fa93 f3a3 	rbit	r3, r3
 8003126:	60bb      	str	r3, [r7, #8]
  return result;
 8003128:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 800312a:	fab3 f383 	clz	r3, r3
 800312e:	b2db      	uxtb	r3, r3
 8003130:	2b07      	cmp	r3, #7
 8003132:	d807      	bhi.n	8003144 <LL_GPIO_Init+0xa6>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	695b      	ldr	r3, [r3, #20]
 8003138:	461a      	mov	r2, r3
 800313a:	69b9      	ldr	r1, [r7, #24]
 800313c:	6878      	ldr	r0, [r7, #4]
 800313e:	f7ff ff4e 	bl	8002fde <LL_GPIO_SetAFPin_0_7>
 8003142:	e006      	b.n	8003152 <LL_GPIO_Init+0xb4>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	695b      	ldr	r3, [r3, #20]
 8003148:	461a      	mov	r2, r3
 800314a:	69b9      	ldr	r1, [r7, #24]
 800314c:	6878      	ldr	r0, [r7, #4]
 800314e:	f7ff ff75 	bl	800303c <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	685b      	ldr	r3, [r3, #4]
 8003156:	461a      	mov	r2, r3
 8003158:	69b9      	ldr	r1, [r7, #24]
 800315a:	6878      	ldr	r0, [r7, #4]
 800315c:	f7ff fe9a 	bl	8002e94 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8003160:	69fb      	ldr	r3, [r7, #28]
 8003162:	3301      	adds	r3, #1
 8003164:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	681a      	ldr	r2, [r3, #0]
 800316a:	69fb      	ldr	r3, [r7, #28]
 800316c:	fa22 f303 	lsr.w	r3, r2, r3
 8003170:	2b00      	cmp	r3, #0
 8003172:	d1a6      	bne.n	80030c2 <LL_GPIO_Init+0x24>
  }

  return (SUCCESS);
 8003174:	2300      	movs	r3, #0
}
 8003176:	4618      	mov	r0, r3
 8003178:	3720      	adds	r7, #32
 800317a:	46bd      	mov	sp, r7
 800317c:	bd80      	pop	{r7, pc}

0800317e <LL_I2C_Enable>:
{
 800317e:	b480      	push	{r7}
 8003180:	b083      	sub	sp, #12
 8003182:	af00      	add	r7, sp, #0
 8003184:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f043 0201 	orr.w	r2, r3, #1
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	601a      	str	r2, [r3, #0]
}
 8003192:	bf00      	nop
 8003194:	370c      	adds	r7, #12
 8003196:	46bd      	mov	sp, r7
 8003198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319c:	4770      	bx	lr

0800319e <LL_I2C_Disable>:
{
 800319e:	b480      	push	{r7}
 80031a0:	b083      	sub	sp, #12
 80031a2:	af00      	add	r7, sp, #0
 80031a4:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f023 0201 	bic.w	r2, r3, #1
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	601a      	str	r2, [r3, #0]
}
 80031b2:	bf00      	nop
 80031b4:	370c      	adds	r7, #12
 80031b6:	46bd      	mov	sp, r7
 80031b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031bc:	4770      	bx	lr

080031be <LL_I2C_ConfigFilters>:
{
 80031be:	b480      	push	{r7}
 80031c0:	b085      	sub	sp, #20
 80031c2:	af00      	add	r7, sp, #0
 80031c4:	60f8      	str	r0, [r7, #12]
 80031c6:	60b9      	str	r1, [r7, #8]
 80031c8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_ANFOFF | I2C_CR1_DNF, AnalogFilter | (DigitalFilter << I2C_CR1_DNF_Pos));
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	0219      	lsls	r1, r3, #8
 80031d6:	68bb      	ldr	r3, [r7, #8]
 80031d8:	430b      	orrs	r3, r1
 80031da:	431a      	orrs	r2, r3
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	601a      	str	r2, [r3, #0]
}
 80031e0:	bf00      	nop
 80031e2:	3714      	adds	r7, #20
 80031e4:	46bd      	mov	sp, r7
 80031e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ea:	4770      	bx	lr

080031ec <LL_I2C_SetOwnAddress1>:
{
 80031ec:	b480      	push	{r7}
 80031ee:	b085      	sub	sp, #20
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	60f8      	str	r0, [r7, #12]
 80031f4:	60b9      	str	r1, [r7, #8]
 80031f6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR1, I2C_OAR1_OA1 | I2C_OAR1_OA1MODE, OwnAddress1 | OwnAddrSize);
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	689b      	ldr	r3, [r3, #8]
 80031fc:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8003200:	f023 0307 	bic.w	r3, r3, #7
 8003204:	68b9      	ldr	r1, [r7, #8]
 8003206:	687a      	ldr	r2, [r7, #4]
 8003208:	430a      	orrs	r2, r1
 800320a:	431a      	orrs	r2, r3
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	609a      	str	r2, [r3, #8]
}
 8003210:	bf00      	nop
 8003212:	3714      	adds	r7, #20
 8003214:	46bd      	mov	sp, r7
 8003216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321a:	4770      	bx	lr

0800321c <LL_I2C_EnableOwnAddress1>:
{
 800321c:	b480      	push	{r7}
 800321e:	b083      	sub	sp, #12
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	689b      	ldr	r3, [r3, #8]
 8003228:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	609a      	str	r2, [r3, #8]
}
 8003230:	bf00      	nop
 8003232:	370c      	adds	r7, #12
 8003234:	46bd      	mov	sp, r7
 8003236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323a:	4770      	bx	lr

0800323c <LL_I2C_DisableOwnAddress1>:
{
 800323c:	b480      	push	{r7}
 800323e:	b083      	sub	sp, #12
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	689b      	ldr	r3, [r3, #8]
 8003248:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	609a      	str	r2, [r3, #8]
}
 8003250:	bf00      	nop
 8003252:	370c      	adds	r7, #12
 8003254:	46bd      	mov	sp, r7
 8003256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325a:	4770      	bx	lr

0800325c <LL_I2C_SetTiming>:
{
 800325c:	b480      	push	{r7}
 800325e:	b083      	sub	sp, #12
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
 8003264:	6039      	str	r1, [r7, #0]
  WRITE_REG(I2Cx->TIMINGR, Timing);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	683a      	ldr	r2, [r7, #0]
 800326a:	611a      	str	r2, [r3, #16]
}
 800326c:	bf00      	nop
 800326e:	370c      	adds	r7, #12
 8003270:	46bd      	mov	sp, r7
 8003272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003276:	4770      	bx	lr

08003278 <LL_I2C_SetMode>:
{
 8003278:	b480      	push	{r7}
 800327a:	b083      	sub	sp, #12
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
 8003280:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_SMBHEN | I2C_CR1_SMBDEN, PeripheralMode);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	431a      	orrs	r2, r3
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	601a      	str	r2, [r3, #0]
}
 8003292:	bf00      	nop
 8003294:	370c      	adds	r7, #12
 8003296:	46bd      	mov	sp, r7
 8003298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329c:	4770      	bx	lr

0800329e <LL_I2C_AcknowledgeNextData>:
{
 800329e:	b480      	push	{r7}
 80032a0:	b083      	sub	sp, #12
 80032a2:	af00      	add	r7, sp, #0
 80032a4:	6078      	str	r0, [r7, #4]
 80032a6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_NACK, TypeAcknowledge);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	431a      	orrs	r2, r3
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	605a      	str	r2, [r3, #4]
}
 80032b8:	bf00      	nop
 80032ba:	370c      	adds	r7, #12
 80032bc:	46bd      	mov	sp, r7
 80032be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c2:	4770      	bx	lr

080032c4 <LL_I2C_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: I2C registers are initialized
  *          - ERROR: Not applicable
  */
ErrorStatus LL_I2C_Init(I2C_TypeDef *I2Cx, LL_I2C_InitTypeDef *I2C_InitStruct)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b082      	sub	sp, #8
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
 80032cc:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_I2C_OWN_ADDRESS1(I2C_InitStruct->OwnAddress1));
  assert_param(IS_LL_I2C_TYPE_ACKNOWLEDGE(I2C_InitStruct->TypeAcknowledge));
  assert_param(IS_LL_I2C_OWN_ADDRSIZE(I2C_InitStruct->OwnAddrSize));

  /* Disable the selected I2Cx Peripheral */
  LL_I2C_Disable(I2Cx);
 80032ce:	6878      	ldr	r0, [r7, #4]
 80032d0:	f7ff ff65 	bl	800319e <LL_I2C_Disable>
  /*---------------------------- I2Cx CR1 Configuration ------------------------
   * Configure the analog and digital noise filters with parameters :
   * - AnalogFilter: I2C_CR1_ANFOFF bit
   * - DigitalFilter: I2C_CR1_DNF[3:0] bits
   */
  LL_I2C_ConfigFilters(I2Cx, I2C_InitStruct->AnalogFilter, I2C_InitStruct->DigitalFilter);
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	6899      	ldr	r1, [r3, #8]
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	68db      	ldr	r3, [r3, #12]
 80032dc:	461a      	mov	r2, r3
 80032de:	6878      	ldr	r0, [r7, #4]
 80032e0:	f7ff ff6d 	bl	80031be <LL_I2C_ConfigFilters>
  /*---------------------------- I2Cx TIMINGR Configuration --------------------
   * Configure the SDA setup, hold time and the SCL high, low period with parameter :
   * - Timing: I2C_TIMINGR_PRESC[3:0], I2C_TIMINGR_SCLDEL[3:0], I2C_TIMINGR_SDADEL[3:0],
   *           I2C_TIMINGR_SCLH[7:0] and I2C_TIMINGR_SCLL[7:0] bits
   */
  LL_I2C_SetTiming(I2Cx, I2C_InitStruct->Timing);
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	4619      	mov	r1, r3
 80032ea:	6878      	ldr	r0, [r7, #4]
 80032ec:	f7ff ffb6 	bl	800325c <LL_I2C_SetTiming>

  /* Enable the selected I2Cx Peripheral */
  LL_I2C_Enable(I2Cx);
 80032f0:	6878      	ldr	r0, [r7, #4]
 80032f2:	f7ff ff44 	bl	800317e <LL_I2C_Enable>
  /*---------------------------- I2Cx OAR1 Configuration -----------------------
   * Disable, Configure and Enable I2Cx device own address 1 with parameters :
   * - OwnAddress1:  I2C_OAR1_OA1[9:0] bits
   * - OwnAddrSize:  I2C_OAR1_OA1MODE bit
   */
  LL_I2C_DisableOwnAddress1(I2Cx);
 80032f6:	6878      	ldr	r0, [r7, #4]
 80032f8:	f7ff ffa0 	bl	800323c <LL_I2C_DisableOwnAddress1>
  LL_I2C_SetOwnAddress1(I2Cx, I2C_InitStruct->OwnAddress1, I2C_InitStruct->OwnAddrSize);
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	6919      	ldr	r1, [r3, #16]
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	699b      	ldr	r3, [r3, #24]
 8003304:	461a      	mov	r2, r3
 8003306:	6878      	ldr	r0, [r7, #4]
 8003308:	f7ff ff70 	bl	80031ec <LL_I2C_SetOwnAddress1>

  /* OwnAdress1 == 0 is reserved for General Call address */
  if (I2C_InitStruct->OwnAddress1 != 0U)
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	691b      	ldr	r3, [r3, #16]
 8003310:	2b00      	cmp	r3, #0
 8003312:	d002      	beq.n	800331a <LL_I2C_Init+0x56>
  {
    LL_I2C_EnableOwnAddress1(I2Cx);
 8003314:	6878      	ldr	r0, [r7, #4]
 8003316:	f7ff ff81 	bl	800321c <LL_I2C_EnableOwnAddress1>

  /*---------------------------- I2Cx MODE Configuration -----------------------
  * Configure I2Cx peripheral mode with parameter :
   * - PeripheralMode: I2C_CR1_SMBDEN and I2C_CR1_SMBHEN bits
   */
  LL_I2C_SetMode(I2Cx, I2C_InitStruct->PeripheralMode);
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	4619      	mov	r1, r3
 8003320:	6878      	ldr	r0, [r7, #4]
 8003322:	f7ff ffa9 	bl	8003278 <LL_I2C_SetMode>
  /*---------------------------- I2Cx CR2 Configuration ------------------------
   * Configure the ACKnowledge or Non ACKnowledge condition
   * after the address receive match code or next received byte with parameter :
   * - TypeAcknowledge: I2C_CR2_NACK bit
   */
  LL_I2C_AcknowledgeNextData(I2Cx, I2C_InitStruct->TypeAcknowledge);
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	695b      	ldr	r3, [r3, #20]
 800332a:	4619      	mov	r1, r3
 800332c:	6878      	ldr	r0, [r7, #4]
 800332e:	f7ff ffb6 	bl	800329e <LL_I2C_AcknowledgeNextData>

  return SUCCESS;
 8003332:	2300      	movs	r3, #0
}
 8003334:	4618      	mov	r0, r3
 8003336:	3708      	adds	r7, #8
 8003338:	46bd      	mov	sp, r7
 800333a:	bd80      	pop	{r7, pc}

0800333c <LL_RTC_SetHourFormat>:
{
 800333c:	b480      	push	{r7}
 800333e:	b083      	sub	sp, #12
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
 8003344:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->CR, RTC_CR_FMT, HourFormat);
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	689b      	ldr	r3, [r3, #8]
 800334a:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	431a      	orrs	r2, r3
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	609a      	str	r2, [r3, #8]
}
 8003356:	bf00      	nop
 8003358:	370c      	adds	r7, #12
 800335a:	46bd      	mov	sp, r7
 800335c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003360:	4770      	bx	lr

08003362 <LL_RTC_GetHourFormat>:
{
 8003362:	b480      	push	{r7}
 8003364:	b083      	sub	sp, #12
 8003366:	af00      	add	r7, sp, #0
 8003368:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RTCx->CR, RTC_CR_FMT));
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	689b      	ldr	r3, [r3, #8]
 800336e:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
 8003372:	4618      	mov	r0, r3
 8003374:	370c      	adds	r7, #12
 8003376:	46bd      	mov	sp, r7
 8003378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337c:	4770      	bx	lr

0800337e <LL_RTC_EnableInitMode>:
{
 800337e:	b480      	push	{r7}
 8003380:	b083      	sub	sp, #12
 8003382:	af00      	add	r7, sp, #0
 8003384:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->ISR, RTC_INIT_MASK);
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	f04f 32ff 	mov.w	r2, #4294967295
 800338c:	60da      	str	r2, [r3, #12]
}
 800338e:	bf00      	nop
 8003390:	370c      	adds	r7, #12
 8003392:	46bd      	mov	sp, r7
 8003394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003398:	4770      	bx	lr

0800339a <LL_RTC_DisableInitMode>:
{
 800339a:	b480      	push	{r7}
 800339c:	b083      	sub	sp, #12
 800339e:	af00      	add	r7, sp, #0
 80033a0:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->ISR, (uint32_t)~RTC_ISR_INIT);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80033a8:	60da      	str	r2, [r3, #12]
}
 80033aa:	bf00      	nop
 80033ac:	370c      	adds	r7, #12
 80033ae:	46bd      	mov	sp, r7
 80033b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b4:	4770      	bx	lr

080033b6 <LL_RTC_IsShadowRegBypassEnabled>:
{
 80033b6:	b480      	push	{r7}
 80033b8:	b083      	sub	sp, #12
 80033ba:	af00      	add	r7, sp, #0
 80033bc:	6078      	str	r0, [r7, #4]
  return (READ_BIT(RTCx->CR, RTC_CR_BYPSHAD) == (RTC_CR_BYPSHAD));
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	689b      	ldr	r3, [r3, #8]
 80033c2:	f003 0320 	and.w	r3, r3, #32
 80033c6:	2b20      	cmp	r3, #32
 80033c8:	bf0c      	ite	eq
 80033ca:	2301      	moveq	r3, #1
 80033cc:	2300      	movne	r3, #0
 80033ce:	b2db      	uxtb	r3, r3
}
 80033d0:	4618      	mov	r0, r3
 80033d2:	370c      	adds	r7, #12
 80033d4:	46bd      	mov	sp, r7
 80033d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033da:	4770      	bx	lr

080033dc <LL_RTC_SetAsynchPrescaler>:
{
 80033dc:	b480      	push	{r7}
 80033de:	b083      	sub	sp, #12
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
 80033e4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->PRER, RTC_PRER_PREDIV_A, AsynchPrescaler << RTC_PRER_PREDIV_A_Pos);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	691b      	ldr	r3, [r3, #16]
 80033ea:	f423 02fe 	bic.w	r2, r3, #8323072	; 0x7f0000
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	041b      	lsls	r3, r3, #16
 80033f2:	431a      	orrs	r2, r3
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	611a      	str	r2, [r3, #16]
}
 80033f8:	bf00      	nop
 80033fa:	370c      	adds	r7, #12
 80033fc:	46bd      	mov	sp, r7
 80033fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003402:	4770      	bx	lr

08003404 <LL_RTC_SetSynchPrescaler>:
{
 8003404:	b480      	push	{r7}
 8003406:	b083      	sub	sp, #12
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
 800340c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->PRER, RTC_PRER_PREDIV_S, SynchPrescaler);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	691b      	ldr	r3, [r3, #16]
 8003412:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8003416:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800341a:	683a      	ldr	r2, [r7, #0]
 800341c:	431a      	orrs	r2, r3
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	611a      	str	r2, [r3, #16]
}
 8003422:	bf00      	nop
 8003424:	370c      	adds	r7, #12
 8003426:	46bd      	mov	sp, r7
 8003428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342c:	4770      	bx	lr

0800342e <LL_RTC_EnableWriteProtection>:
{
 800342e:	b480      	push	{r7}
 8003430:	b083      	sub	sp, #12
 8003432:	af00      	add	r7, sp, #0
 8003434:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	22ff      	movs	r2, #255	; 0xff
 800343a:	625a      	str	r2, [r3, #36]	; 0x24
}
 800343c:	bf00      	nop
 800343e:	370c      	adds	r7, #12
 8003440:	46bd      	mov	sp, r7
 8003442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003446:	4770      	bx	lr

08003448 <LL_RTC_DisableWriteProtection>:
{
 8003448:	b480      	push	{r7}
 800344a:	b083      	sub	sp, #12
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	22ca      	movs	r2, #202	; 0xca
 8003454:	625a      	str	r2, [r3, #36]	; 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	2253      	movs	r2, #83	; 0x53
 800345a:	625a      	str	r2, [r3, #36]	; 0x24
}
 800345c:	bf00      	nop
 800345e:	370c      	adds	r7, #12
 8003460:	46bd      	mov	sp, r7
 8003462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003466:	4770      	bx	lr

08003468 <LL_RTC_TIME_Config>:
{
 8003468:	b480      	push	{r7}
 800346a:	b087      	sub	sp, #28
 800346c:	af00      	add	r7, sp, #0
 800346e:	60f8      	str	r0, [r7, #12]
 8003470:	60b9      	str	r1, [r7, #8]
 8003472:	607a      	str	r2, [r7, #4]
 8003474:	603b      	str	r3, [r7, #0]
  uint32_t temp = 0U;
 8003476:	2300      	movs	r3, #0
 8003478:	617b      	str	r3, [r7, #20]
         (((Hours & 0xF0U) << (RTC_TR_HT_Pos - 4U)) | ((Hours & 0x0FU) << RTC_TR_HU_Pos))     | \
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	041b      	lsls	r3, r3, #16
 800347e:	f403 027f 	and.w	r2, r3, #16711680	; 0xff0000
  temp = Format12_24                                                                                    | \
 8003482:	68bb      	ldr	r3, [r7, #8]
 8003484:	431a      	orrs	r2, r3
         (((Minutes & 0xF0U) << (RTC_TR_MNT_Pos - 4U)) | ((Minutes & 0x0FU) << RTC_TR_MNU_Pos)) | \
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	021b      	lsls	r3, r3, #8
 800348a:	b29b      	uxth	r3, r3
         (((Hours & 0xF0U) << (RTC_TR_HT_Pos - 4U)) | ((Hours & 0x0FU) << RTC_TR_HU_Pos))     | \
 800348c:	431a      	orrs	r2, r3
         (((Seconds & 0xF0U) << (RTC_TR_ST_Pos - 4U)) | ((Seconds & 0x0FU) << RTC_TR_SU_Pos));
 800348e:	6a3b      	ldr	r3, [r7, #32]
 8003490:	b2db      	uxtb	r3, r3
  temp = Format12_24                                                                                    | \
 8003492:	4313      	orrs	r3, r2
 8003494:	617b      	str	r3, [r7, #20]
  MODIFY_REG(RTCx->TR, (RTC_TR_PM | RTC_TR_HT | RTC_TR_HU | RTC_TR_MNT | RTC_TR_MNU | RTC_TR_ST | RTC_TR_SU), temp);
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f023 137f 	bic.w	r3, r3, #8323199	; 0x7f007f
 800349e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80034a2:	697a      	ldr	r2, [r7, #20]
 80034a4:	431a      	orrs	r2, r3
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	601a      	str	r2, [r3, #0]
}
 80034aa:	bf00      	nop
 80034ac:	371c      	adds	r7, #28
 80034ae:	46bd      	mov	sp, r7
 80034b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b4:	4770      	bx	lr
	...

080034b8 <LL_RTC_DATE_Config>:
{
 80034b8:	b480      	push	{r7}
 80034ba:	b087      	sub	sp, #28
 80034bc:	af00      	add	r7, sp, #0
 80034be:	60f8      	str	r0, [r7, #12]
 80034c0:	60b9      	str	r1, [r7, #8]
 80034c2:	607a      	str	r2, [r7, #4]
 80034c4:	603b      	str	r3, [r7, #0]
  uint32_t temp = 0U;
 80034c6:	2300      	movs	r3, #0
 80034c8:	617b      	str	r3, [r7, #20]
  temp = (WeekDay << RTC_DR_WDU_Pos)                                                        | \
 80034ca:	68bb      	ldr	r3, [r7, #8]
 80034cc:	035a      	lsls	r2, r3, #13
         (((Year & 0xF0U) << (RTC_DR_YT_Pos - 4U)) | ((Year & 0x0FU) << RTC_DR_YU_Pos))   | \
 80034ce:	6a3b      	ldr	r3, [r7, #32]
 80034d0:	041b      	lsls	r3, r3, #16
 80034d2:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  temp = (WeekDay << RTC_DR_WDU_Pos)                                                        | \
 80034d6:	431a      	orrs	r2, r3
         (((Month & 0xF0U) << (RTC_DR_MT_Pos - 4U)) | ((Month & 0x0FU) << RTC_DR_MU_Pos)) | \
 80034d8:	683b      	ldr	r3, [r7, #0]
 80034da:	021b      	lsls	r3, r3, #8
 80034dc:	b29b      	uxth	r3, r3
         (((Year & 0xF0U) << (RTC_DR_YT_Pos - 4U)) | ((Year & 0x0FU) << RTC_DR_YU_Pos))   | \
 80034de:	431a      	orrs	r2, r3
         (((Day & 0xF0U) << (RTC_DR_DT_Pos - 4U)) | ((Day & 0x0FU) << RTC_DR_DU_Pos));
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	b2db      	uxtb	r3, r3
  temp = (WeekDay << RTC_DR_WDU_Pos)                                                        | \
 80034e4:	4313      	orrs	r3, r2
 80034e6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(RTCx->DR, (RTC_DR_WDU | RTC_DR_MT | RTC_DR_MU | RTC_DR_DT | RTC_DR_DU | RTC_DR_YT | RTC_DR_YU), temp);
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	685a      	ldr	r2, [r3, #4]
 80034ec:	4b05      	ldr	r3, [pc, #20]	; (8003504 <LL_RTC_DATE_Config+0x4c>)
 80034ee:	4013      	ands	r3, r2
 80034f0:	697a      	ldr	r2, [r7, #20]
 80034f2:	431a      	orrs	r2, r3
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	605a      	str	r2, [r3, #4]
}
 80034f8:	bf00      	nop
 80034fa:	371c      	adds	r7, #28
 80034fc:	46bd      	mov	sp, r7
 80034fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003502:	4770      	bx	lr
 8003504:	ff0000c0 	.word	0xff0000c0

08003508 <LL_RTC_IsActiveFlag_INIT>:
{
 8003508:	b480      	push	{r7}
 800350a:	b083      	sub	sp, #12
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(RTCx->ISR, RTC_ISR_INITF) == (RTC_ISR_INITF));
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	68db      	ldr	r3, [r3, #12]
 8003514:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003518:	2b40      	cmp	r3, #64	; 0x40
 800351a:	bf0c      	ite	eq
 800351c:	2301      	moveq	r3, #1
 800351e:	2300      	movne	r3, #0
 8003520:	b2db      	uxtb	r3, r3
}
 8003522:	4618      	mov	r0, r3
 8003524:	370c      	adds	r7, #12
 8003526:	46bd      	mov	sp, r7
 8003528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352c:	4770      	bx	lr

0800352e <LL_RTC_IsActiveFlag_RS>:
{
 800352e:	b480      	push	{r7}
 8003530:	b083      	sub	sp, #12
 8003532:	af00      	add	r7, sp, #0
 8003534:	6078      	str	r0, [r7, #4]
  return (READ_BIT(RTCx->ISR, RTC_ISR_RSF) == (RTC_ISR_RSF));
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	68db      	ldr	r3, [r3, #12]
 800353a:	f003 0320 	and.w	r3, r3, #32
 800353e:	2b20      	cmp	r3, #32
 8003540:	bf0c      	ite	eq
 8003542:	2301      	moveq	r3, #1
 8003544:	2300      	movne	r3, #0
 8003546:	b2db      	uxtb	r3, r3
}
 8003548:	4618      	mov	r0, r3
 800354a:	370c      	adds	r7, #12
 800354c:	46bd      	mov	sp, r7
 800354e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003552:	4770      	bx	lr

08003554 <LL_RTC_ClearFlag_RS>:
{
 8003554:	b480      	push	{r7}
 8003556:	b083      	sub	sp, #12
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->ISR, (~((RTC_ISR_RSF | RTC_ISR_INIT) & 0x0000FFFFU) | (RTCx->ISR & RTC_ISR_INIT)));
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	68db      	ldr	r3, [r3, #12]
 8003560:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003564:	f063 02a0 	orn	r2, r3, #160	; 0xa0
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	60da      	str	r2, [r3, #12]
}
 800356c:	bf00      	nop
 800356e:	370c      	adds	r7, #12
 8003570:	46bd      	mov	sp, r7
 8003572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003576:	4770      	bx	lr

08003578 <LL_SYSTICK_IsActiveCounterFlag>:
  * @note   It can be used in timeout function on application side.
  * @rmtoll STK_CTRL     COUNTFLAG     LL_SYSTICK_IsActiveCounterFlag
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SYSTICK_IsActiveCounterFlag(void)
{
 8003578:	b480      	push	{r7}
 800357a:	af00      	add	r7, sp, #0
  return ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) == (SysTick_CTRL_COUNTFLAG_Msk));
 800357c:	4b07      	ldr	r3, [pc, #28]	; (800359c <LL_SYSTICK_IsActiveCounterFlag+0x24>)
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003584:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003588:	bf0c      	ite	eq
 800358a:	2301      	moveq	r3, #1
 800358c:	2300      	movne	r3, #0
 800358e:	b2db      	uxtb	r3, r3
}
 8003590:	4618      	mov	r0, r3
 8003592:	46bd      	mov	sp, r7
 8003594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003598:	4770      	bx	lr
 800359a:	bf00      	nop
 800359c:	e000e010 	.word	0xe000e010

080035a0 <LL_RTC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC registers are initialized
  *          - ERROR: RTC registers are not initialized
  */
ErrorStatus LL_RTC_Init(RTC_TypeDef *RTCx, LL_RTC_InitTypeDef *RTC_InitStruct)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b084      	sub	sp, #16
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
 80035a8:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 80035aa:	2301      	movs	r3, #1
 80035ac:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_RTC_HOURFORMAT(RTC_InitStruct->HourFormat));
  assert_param(IS_LL_RTC_ASYNCH_PREDIV(RTC_InitStruct->AsynchPrescaler));
  assert_param(IS_LL_RTC_SYNCH_PREDIV(RTC_InitStruct->SynchPrescaler));

  /* Disable the write protection for RTC registers */
  LL_RTC_DisableWriteProtection(RTCx);
 80035ae:	6878      	ldr	r0, [r7, #4]
 80035b0:	f7ff ff4a 	bl	8003448 <LL_RTC_DisableWriteProtection>

  /* Set Initialization mode */
  if (LL_RTC_EnterInitMode(RTCx) != ERROR)
 80035b4:	6878      	ldr	r0, [r7, #4]
 80035b6:	f000 f96d 	bl	8003894 <LL_RTC_EnterInitMode>
 80035ba:	4603      	mov	r3, r0
 80035bc:	2b01      	cmp	r3, #1
 80035be:	d016      	beq.n	80035ee <LL_RTC_Init+0x4e>
  {
    /* Set Hour Format */
    LL_RTC_SetHourFormat(RTCx, RTC_InitStruct->HourFormat);
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	4619      	mov	r1, r3
 80035c6:	6878      	ldr	r0, [r7, #4]
 80035c8:	f7ff feb8 	bl	800333c <LL_RTC_SetHourFormat>

    /* Configure Synchronous and Asynchronous prescaler factor */
    LL_RTC_SetSynchPrescaler(RTCx, RTC_InitStruct->SynchPrescaler);
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	689b      	ldr	r3, [r3, #8]
 80035d0:	4619      	mov	r1, r3
 80035d2:	6878      	ldr	r0, [r7, #4]
 80035d4:	f7ff ff16 	bl	8003404 <LL_RTC_SetSynchPrescaler>
    LL_RTC_SetAsynchPrescaler(RTCx, RTC_InitStruct->AsynchPrescaler);
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	685b      	ldr	r3, [r3, #4]
 80035dc:	4619      	mov	r1, r3
 80035de:	6878      	ldr	r0, [r7, #4]
 80035e0:	f7ff fefc 	bl	80033dc <LL_RTC_SetAsynchPrescaler>

    /* Exit Initialization mode */
    LL_RTC_DisableInitMode(RTCx);
 80035e4:	6878      	ldr	r0, [r7, #4]
 80035e6:	f7ff fed8 	bl	800339a <LL_RTC_DisableInitMode>

    status = SUCCESS;
 80035ea:	2300      	movs	r3, #0
 80035ec:	73fb      	strb	r3, [r7, #15]
  }
  /* Enable the write protection for RTC registers */
  LL_RTC_EnableWriteProtection(RTCx);
 80035ee:	6878      	ldr	r0, [r7, #4]
 80035f0:	f7ff ff1d 	bl	800342e <LL_RTC_EnableWriteProtection>

  return status;
 80035f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80035f6:	4618      	mov	r0, r3
 80035f8:	3710      	adds	r7, #16
 80035fa:	46bd      	mov	sp, r7
 80035fc:	bd80      	pop	{r7, pc}
	...

08003600 <LL_RTC_TIME_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC Time register is configured
  *          - ERROR: RTC Time register is not configured
  */
ErrorStatus LL_RTC_TIME_Init(RTC_TypeDef *RTCx, uint32_t RTC_Format, LL_RTC_TimeTypeDef *RTC_TimeStruct)
{
 8003600:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003602:	b089      	sub	sp, #36	; 0x24
 8003604:	af02      	add	r7, sp, #8
 8003606:	60f8      	str	r0, [r7, #12]
 8003608:	60b9      	str	r1, [r7, #8]
 800360a:	607a      	str	r2, [r7, #4]
  ErrorStatus status = ERROR;
 800360c:	2301      	movs	r3, #1
 800360e:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_RTC_ALL_INSTANCE(RTCx));
  assert_param(IS_LL_RTC_FORMAT(RTC_Format));

  if (RTC_Format == LL_RTC_FORMAT_BIN)
 8003610:	68bb      	ldr	r3, [r7, #8]
 8003612:	2b00      	cmp	r3, #0
 8003614:	d109      	bne.n	800362a <LL_RTC_TIME_Init+0x2a>
  {
    if (LL_RTC_GetHourFormat(RTCx) != LL_RTC_HOURFORMAT_24HOUR)
 8003616:	68f8      	ldr	r0, [r7, #12]
 8003618:	f7ff fea3 	bl	8003362 <LL_RTC_GetHourFormat>
 800361c:	4603      	mov	r3, r0
 800361e:	2b00      	cmp	r3, #0
 8003620:	d10c      	bne.n	800363c <LL_RTC_TIME_Init+0x3c>
      assert_param(IS_LL_RTC_HOUR12(RTC_TimeStruct->Hours));
      assert_param(IS_LL_RTC_TIME_FORMAT(RTC_TimeStruct->TimeFormat));
    }
    else
    {
      RTC_TimeStruct->TimeFormat = 0x00U;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	2200      	movs	r2, #0
 8003626:	601a      	str	r2, [r3, #0]
 8003628:	e008      	b.n	800363c <LL_RTC_TIME_Init+0x3c>
    assert_param(IS_LL_RTC_MINUTES(RTC_TimeStruct->Minutes));
    assert_param(IS_LL_RTC_SECONDS(RTC_TimeStruct->Seconds));
  }
  else
  {
    if (LL_RTC_GetHourFormat(RTCx) != LL_RTC_HOURFORMAT_24HOUR)
 800362a:	68f8      	ldr	r0, [r7, #12]
 800362c:	f7ff fe99 	bl	8003362 <LL_RTC_GetHourFormat>
 8003630:	4603      	mov	r3, r0
 8003632:	2b00      	cmp	r3, #0
 8003634:	d102      	bne.n	800363c <LL_RTC_TIME_Init+0x3c>
      assert_param(IS_LL_RTC_HOUR12(__LL_RTC_CONVERT_BCD2BIN(RTC_TimeStruct->Hours)));
      assert_param(IS_LL_RTC_TIME_FORMAT(RTC_TimeStruct->TimeFormat));
    }
    else
    {
      RTC_TimeStruct->TimeFormat = 0x00U;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	2200      	movs	r2, #0
 800363a:	601a      	str	r2, [r3, #0]
    assert_param(IS_LL_RTC_MINUTES(__LL_RTC_CONVERT_BCD2BIN(RTC_TimeStruct->Minutes)));
    assert_param(IS_LL_RTC_SECONDS(__LL_RTC_CONVERT_BCD2BIN(RTC_TimeStruct->Seconds)));
  }

  /* Disable the write protection for RTC registers */
  LL_RTC_DisableWriteProtection(RTCx);
 800363c:	68f8      	ldr	r0, [r7, #12]
 800363e:	f7ff ff03 	bl	8003448 <LL_RTC_DisableWriteProtection>

  /* Set Initialization mode */
  if (LL_RTC_EnterInitMode(RTCx) != ERROR)
 8003642:	68f8      	ldr	r0, [r7, #12]
 8003644:	f000 f926 	bl	8003894 <LL_RTC_EnterInitMode>
 8003648:	4603      	mov	r3, r0
 800364a:	2b01      	cmp	r3, #1
 800364c:	d073      	beq.n	8003736 <LL_RTC_TIME_Init+0x136>
  {
    /* Check the input parameters format */
    if (RTC_Format != LL_RTC_FORMAT_BIN)
 800364e:	68bb      	ldr	r3, [r7, #8]
 8003650:	2b00      	cmp	r3, #0
 8003652:	d00f      	beq.n	8003674 <LL_RTC_TIME_Init+0x74>
    {
      LL_RTC_TIME_Config(RTCx, RTC_TimeStruct->TimeFormat, RTC_TimeStruct->Hours,
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6819      	ldr	r1, [r3, #0]
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	791b      	ldrb	r3, [r3, #4]
 800365c:	461a      	mov	r2, r3
                         RTC_TimeStruct->Minutes, RTC_TimeStruct->Seconds);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	795b      	ldrb	r3, [r3, #5]
      LL_RTC_TIME_Config(RTCx, RTC_TimeStruct->TimeFormat, RTC_TimeStruct->Hours,
 8003662:	4618      	mov	r0, r3
                         RTC_TimeStruct->Minutes, RTC_TimeStruct->Seconds);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	799b      	ldrb	r3, [r3, #6]
      LL_RTC_TIME_Config(RTCx, RTC_TimeStruct->TimeFormat, RTC_TimeStruct->Hours,
 8003668:	9300      	str	r3, [sp, #0]
 800366a:	4603      	mov	r3, r0
 800366c:	68f8      	ldr	r0, [r7, #12]
 800366e:	f7ff fefb 	bl	8003468 <LL_RTC_TIME_Config>
 8003672:	e04f      	b.n	8003714 <LL_RTC_TIME_Init+0x114>
    }
    else
    {
      LL_RTC_TIME_Config(RTCx, RTC_TimeStruct->TimeFormat, __LL_RTC_CONVERT_BIN2BCD(RTC_TimeStruct->Hours),
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681c      	ldr	r4, [r3, #0]
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	791b      	ldrb	r3, [r3, #4]
 800367c:	4a32      	ldr	r2, [pc, #200]	; (8003748 <LL_RTC_TIME_Init+0x148>)
 800367e:	fba2 2303 	umull	r2, r3, r2, r3
 8003682:	08db      	lsrs	r3, r3, #3
 8003684:	b2db      	uxtb	r3, r3
 8003686:	011b      	lsls	r3, r3, #4
 8003688:	b2d8      	uxtb	r0, r3
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	791a      	ldrb	r2, [r3, #4]
 800368e:	4b2e      	ldr	r3, [pc, #184]	; (8003748 <LL_RTC_TIME_Init+0x148>)
 8003690:	fba3 1302 	umull	r1, r3, r3, r2
 8003694:	08d9      	lsrs	r1, r3, #3
 8003696:	460b      	mov	r3, r1
 8003698:	009b      	lsls	r3, r3, #2
 800369a:	440b      	add	r3, r1
 800369c:	005b      	lsls	r3, r3, #1
 800369e:	1ad3      	subs	r3, r2, r3
 80036a0:	b2db      	uxtb	r3, r3
 80036a2:	4303      	orrs	r3, r0
 80036a4:	b2db      	uxtb	r3, r3
 80036a6:	461d      	mov	r5, r3
                         __LL_RTC_CONVERT_BIN2BCD(RTC_TimeStruct->Minutes),
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	795b      	ldrb	r3, [r3, #5]
 80036ac:	4a26      	ldr	r2, [pc, #152]	; (8003748 <LL_RTC_TIME_Init+0x148>)
 80036ae:	fba2 2303 	umull	r2, r3, r2, r3
 80036b2:	08db      	lsrs	r3, r3, #3
 80036b4:	b2db      	uxtb	r3, r3
 80036b6:	011b      	lsls	r3, r3, #4
 80036b8:	b2d8      	uxtb	r0, r3
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	795a      	ldrb	r2, [r3, #5]
 80036be:	4b22      	ldr	r3, [pc, #136]	; (8003748 <LL_RTC_TIME_Init+0x148>)
 80036c0:	fba3 1302 	umull	r1, r3, r3, r2
 80036c4:	08d9      	lsrs	r1, r3, #3
 80036c6:	460b      	mov	r3, r1
 80036c8:	009b      	lsls	r3, r3, #2
 80036ca:	440b      	add	r3, r1
 80036cc:	005b      	lsls	r3, r3, #1
 80036ce:	1ad3      	subs	r3, r2, r3
 80036d0:	b2db      	uxtb	r3, r3
 80036d2:	4303      	orrs	r3, r0
 80036d4:	b2db      	uxtb	r3, r3
      LL_RTC_TIME_Config(RTCx, RTC_TimeStruct->TimeFormat, __LL_RTC_CONVERT_BIN2BCD(RTC_TimeStruct->Hours),
 80036d6:	461e      	mov	r6, r3
                         __LL_RTC_CONVERT_BIN2BCD(RTC_TimeStruct->Seconds));
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	799b      	ldrb	r3, [r3, #6]
 80036dc:	4a1a      	ldr	r2, [pc, #104]	; (8003748 <LL_RTC_TIME_Init+0x148>)
 80036de:	fba2 2303 	umull	r2, r3, r2, r3
 80036e2:	08db      	lsrs	r3, r3, #3
 80036e4:	b2db      	uxtb	r3, r3
 80036e6:	011b      	lsls	r3, r3, #4
 80036e8:	b2d8      	uxtb	r0, r3
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	799a      	ldrb	r2, [r3, #6]
 80036ee:	4b16      	ldr	r3, [pc, #88]	; (8003748 <LL_RTC_TIME_Init+0x148>)
 80036f0:	fba3 1302 	umull	r1, r3, r3, r2
 80036f4:	08d9      	lsrs	r1, r3, #3
 80036f6:	460b      	mov	r3, r1
 80036f8:	009b      	lsls	r3, r3, #2
 80036fa:	440b      	add	r3, r1
 80036fc:	005b      	lsls	r3, r3, #1
 80036fe:	1ad3      	subs	r3, r2, r3
 8003700:	b2db      	uxtb	r3, r3
 8003702:	4303      	orrs	r3, r0
 8003704:	b2db      	uxtb	r3, r3
      LL_RTC_TIME_Config(RTCx, RTC_TimeStruct->TimeFormat, __LL_RTC_CONVERT_BIN2BCD(RTC_TimeStruct->Hours),
 8003706:	9300      	str	r3, [sp, #0]
 8003708:	4633      	mov	r3, r6
 800370a:	462a      	mov	r2, r5
 800370c:	4621      	mov	r1, r4
 800370e:	68f8      	ldr	r0, [r7, #12]
 8003710:	f7ff feaa 	bl	8003468 <LL_RTC_TIME_Config>
    }

    /* Exit Initialization mode */
    LL_RTC_DisableInitMode(RTCx);
 8003714:	68f8      	ldr	r0, [r7, #12]
 8003716:	f7ff fe40 	bl	800339a <LL_RTC_DisableInitMode>

    /* If  RTC_CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if (LL_RTC_IsShadowRegBypassEnabled(RTCx) == 0U)
 800371a:	68f8      	ldr	r0, [r7, #12]
 800371c:	f7ff fe4b 	bl	80033b6 <LL_RTC_IsShadowRegBypassEnabled>
 8003720:	4603      	mov	r3, r0
 8003722:	2b00      	cmp	r3, #0
 8003724:	d105      	bne.n	8003732 <LL_RTC_TIME_Init+0x132>
    {
      status = LL_RTC_WaitForSynchro(RTCx);
 8003726:	68f8      	ldr	r0, [r7, #12]
 8003728:	f000 f8e9 	bl	80038fe <LL_RTC_WaitForSynchro>
 800372c:	4603      	mov	r3, r0
 800372e:	75fb      	strb	r3, [r7, #23]
 8003730:	e001      	b.n	8003736 <LL_RTC_TIME_Init+0x136>
    }
    else
    {
      status = SUCCESS;
 8003732:	2300      	movs	r3, #0
 8003734:	75fb      	strb	r3, [r7, #23]
    }
  }
  /* Enable the write protection for RTC registers */
  LL_RTC_EnableWriteProtection(RTCx);
 8003736:	68f8      	ldr	r0, [r7, #12]
 8003738:	f7ff fe79 	bl	800342e <LL_RTC_EnableWriteProtection>

  return status;
 800373c:	7dfb      	ldrb	r3, [r7, #23]
}
 800373e:	4618      	mov	r0, r3
 8003740:	371c      	adds	r7, #28
 8003742:	46bd      	mov	sp, r7
 8003744:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003746:	bf00      	nop
 8003748:	cccccccd 	.word	0xcccccccd

0800374c <LL_RTC_DATE_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC Day register is configured
  *          - ERROR: RTC Day register is not configured
  */
ErrorStatus LL_RTC_DATE_Init(RTC_TypeDef *RTCx, uint32_t RTC_Format, LL_RTC_DateTypeDef *RTC_DateStruct)
{
 800374c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800374e:	b089      	sub	sp, #36	; 0x24
 8003750:	af02      	add	r7, sp, #8
 8003752:	60f8      	str	r0, [r7, #12]
 8003754:	60b9      	str	r1, [r7, #8]
 8003756:	607a      	str	r2, [r7, #4]
  ErrorStatus status = ERROR;
 8003758:	2301      	movs	r3, #1
 800375a:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_RTC_ALL_INSTANCE(RTCx));
  assert_param(IS_LL_RTC_FORMAT(RTC_Format));

  if ((RTC_Format == LL_RTC_FORMAT_BIN) && ((RTC_DateStruct->Month & 0x10U) == 0x10U))
 800375c:	68bb      	ldr	r3, [r7, #8]
 800375e:	2b00      	cmp	r3, #0
 8003760:	d10e      	bne.n	8003780 <LL_RTC_DATE_Init+0x34>
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	785b      	ldrb	r3, [r3, #1]
 8003766:	f003 0310 	and.w	r3, r3, #16
 800376a:	2b00      	cmp	r3, #0
 800376c:	d008      	beq.n	8003780 <LL_RTC_DATE_Init+0x34>
  {
    RTC_DateStruct->Month = (RTC_DateStruct->Month & (uint32_t)~(0x10U)) + 0x0AU;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	785b      	ldrb	r3, [r3, #1]
 8003772:	f023 0310 	bic.w	r3, r3, #16
 8003776:	b2db      	uxtb	r3, r3
 8003778:	330a      	adds	r3, #10
 800377a:	b2da      	uxtb	r2, r3
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	705a      	strb	r2, [r3, #1]
    assert_param(IS_LL_RTC_DAY(__LL_RTC_CONVERT_BCD2BIN(RTC_DateStruct->Day)));
  }
  assert_param(IS_LL_RTC_WEEKDAY(RTC_DateStruct->WeekDay));

  /* Disable the write protection for RTC registers */
  LL_RTC_DisableWriteProtection(RTCx);
 8003780:	68f8      	ldr	r0, [r7, #12]
 8003782:	f7ff fe61 	bl	8003448 <LL_RTC_DisableWriteProtection>

  /* Set Initialization mode */
  if (LL_RTC_EnterInitMode(RTCx) != ERROR)
 8003786:	68f8      	ldr	r0, [r7, #12]
 8003788:	f000 f884 	bl	8003894 <LL_RTC_EnterInitMode>
 800378c:	4603      	mov	r3, r0
 800378e:	2b01      	cmp	r3, #1
 8003790:	d075      	beq.n	800387e <LL_RTC_DATE_Init+0x132>
  {
    /* Check the input parameters format */
    if (RTC_Format != LL_RTC_FORMAT_BIN)
 8003792:	68bb      	ldr	r3, [r7, #8]
 8003794:	2b00      	cmp	r3, #0
 8003796:	d010      	beq.n	80037ba <LL_RTC_DATE_Init+0x6e>
    {
      LL_RTC_DATE_Config(RTCx, RTC_DateStruct->WeekDay, RTC_DateStruct->Day, RTC_DateStruct->Month, RTC_DateStruct->Year);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	781b      	ldrb	r3, [r3, #0]
 800379c:	4619      	mov	r1, r3
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	789b      	ldrb	r3, [r3, #2]
 80037a2:	461a      	mov	r2, r3
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	785b      	ldrb	r3, [r3, #1]
 80037a8:	4618      	mov	r0, r3
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	78db      	ldrb	r3, [r3, #3]
 80037ae:	9300      	str	r3, [sp, #0]
 80037b0:	4603      	mov	r3, r0
 80037b2:	68f8      	ldr	r0, [r7, #12]
 80037b4:	f7ff fe80 	bl	80034b8 <LL_RTC_DATE_Config>
 80037b8:	e050      	b.n	800385c <LL_RTC_DATE_Init+0x110>
    }
    else
    {
      LL_RTC_DATE_Config(RTCx, RTC_DateStruct->WeekDay, __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Day),
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	781b      	ldrb	r3, [r3, #0]
 80037be:	461c      	mov	r4, r3
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	789b      	ldrb	r3, [r3, #2]
 80037c4:	4a32      	ldr	r2, [pc, #200]	; (8003890 <LL_RTC_DATE_Init+0x144>)
 80037c6:	fba2 2303 	umull	r2, r3, r2, r3
 80037ca:	08db      	lsrs	r3, r3, #3
 80037cc:	b2db      	uxtb	r3, r3
 80037ce:	011b      	lsls	r3, r3, #4
 80037d0:	b2d8      	uxtb	r0, r3
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	789a      	ldrb	r2, [r3, #2]
 80037d6:	4b2e      	ldr	r3, [pc, #184]	; (8003890 <LL_RTC_DATE_Init+0x144>)
 80037d8:	fba3 1302 	umull	r1, r3, r3, r2
 80037dc:	08d9      	lsrs	r1, r3, #3
 80037de:	460b      	mov	r3, r1
 80037e0:	009b      	lsls	r3, r3, #2
 80037e2:	440b      	add	r3, r1
 80037e4:	005b      	lsls	r3, r3, #1
 80037e6:	1ad3      	subs	r3, r2, r3
 80037e8:	b2db      	uxtb	r3, r3
 80037ea:	4303      	orrs	r3, r0
 80037ec:	b2db      	uxtb	r3, r3
 80037ee:	461d      	mov	r5, r3
                         __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Month), __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Year));
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	785b      	ldrb	r3, [r3, #1]
 80037f4:	4a26      	ldr	r2, [pc, #152]	; (8003890 <LL_RTC_DATE_Init+0x144>)
 80037f6:	fba2 2303 	umull	r2, r3, r2, r3
 80037fa:	08db      	lsrs	r3, r3, #3
 80037fc:	b2db      	uxtb	r3, r3
 80037fe:	011b      	lsls	r3, r3, #4
 8003800:	b2d8      	uxtb	r0, r3
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	785a      	ldrb	r2, [r3, #1]
 8003806:	4b22      	ldr	r3, [pc, #136]	; (8003890 <LL_RTC_DATE_Init+0x144>)
 8003808:	fba3 1302 	umull	r1, r3, r3, r2
 800380c:	08d9      	lsrs	r1, r3, #3
 800380e:	460b      	mov	r3, r1
 8003810:	009b      	lsls	r3, r3, #2
 8003812:	440b      	add	r3, r1
 8003814:	005b      	lsls	r3, r3, #1
 8003816:	1ad3      	subs	r3, r2, r3
 8003818:	b2db      	uxtb	r3, r3
 800381a:	4303      	orrs	r3, r0
 800381c:	b2db      	uxtb	r3, r3
      LL_RTC_DATE_Config(RTCx, RTC_DateStruct->WeekDay, __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Day),
 800381e:	461e      	mov	r6, r3
                         __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Month), __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Year));
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	78db      	ldrb	r3, [r3, #3]
 8003824:	4a1a      	ldr	r2, [pc, #104]	; (8003890 <LL_RTC_DATE_Init+0x144>)
 8003826:	fba2 2303 	umull	r2, r3, r2, r3
 800382a:	08db      	lsrs	r3, r3, #3
 800382c:	b2db      	uxtb	r3, r3
 800382e:	011b      	lsls	r3, r3, #4
 8003830:	b2d8      	uxtb	r0, r3
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	78da      	ldrb	r2, [r3, #3]
 8003836:	4b16      	ldr	r3, [pc, #88]	; (8003890 <LL_RTC_DATE_Init+0x144>)
 8003838:	fba3 1302 	umull	r1, r3, r3, r2
 800383c:	08d9      	lsrs	r1, r3, #3
 800383e:	460b      	mov	r3, r1
 8003840:	009b      	lsls	r3, r3, #2
 8003842:	440b      	add	r3, r1
 8003844:	005b      	lsls	r3, r3, #1
 8003846:	1ad3      	subs	r3, r2, r3
 8003848:	b2db      	uxtb	r3, r3
 800384a:	4303      	orrs	r3, r0
 800384c:	b2db      	uxtb	r3, r3
      LL_RTC_DATE_Config(RTCx, RTC_DateStruct->WeekDay, __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Day),
 800384e:	9300      	str	r3, [sp, #0]
 8003850:	4633      	mov	r3, r6
 8003852:	462a      	mov	r2, r5
 8003854:	4621      	mov	r1, r4
 8003856:	68f8      	ldr	r0, [r7, #12]
 8003858:	f7ff fe2e 	bl	80034b8 <LL_RTC_DATE_Config>
    }

    /* Exit Initialization mode */
    LL_RTC_DisableInitMode(RTCx);
 800385c:	68f8      	ldr	r0, [r7, #12]
 800385e:	f7ff fd9c 	bl	800339a <LL_RTC_DisableInitMode>

    /* If  RTC_CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if (LL_RTC_IsShadowRegBypassEnabled(RTCx) == 0U)
 8003862:	68f8      	ldr	r0, [r7, #12]
 8003864:	f7ff fda7 	bl	80033b6 <LL_RTC_IsShadowRegBypassEnabled>
 8003868:	4603      	mov	r3, r0
 800386a:	2b00      	cmp	r3, #0
 800386c:	d105      	bne.n	800387a <LL_RTC_DATE_Init+0x12e>
    {
      status = LL_RTC_WaitForSynchro(RTCx);
 800386e:	68f8      	ldr	r0, [r7, #12]
 8003870:	f000 f845 	bl	80038fe <LL_RTC_WaitForSynchro>
 8003874:	4603      	mov	r3, r0
 8003876:	75fb      	strb	r3, [r7, #23]
 8003878:	e001      	b.n	800387e <LL_RTC_DATE_Init+0x132>
    }
    else
    {
      status = SUCCESS;
 800387a:	2300      	movs	r3, #0
 800387c:	75fb      	strb	r3, [r7, #23]
    }
  }
  /* Enable the write protection for RTC registers */
  LL_RTC_EnableWriteProtection(RTCx);
 800387e:	68f8      	ldr	r0, [r7, #12]
 8003880:	f7ff fdd5 	bl	800342e <LL_RTC_EnableWriteProtection>

  return status;
 8003884:	7dfb      	ldrb	r3, [r7, #23]
}
 8003886:	4618      	mov	r0, r3
 8003888:	371c      	adds	r7, #28
 800388a:	46bd      	mov	sp, r7
 800388c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800388e:	bf00      	nop
 8003890:	cccccccd 	.word	0xcccccccd

08003894 <LL_RTC_EnterInitMode>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC is in Init mode
  *          - ERROR: RTC is not in Init mode
  */
ErrorStatus LL_RTC_EnterInitMode(RTC_TypeDef *RTCx)
{
 8003894:	b580      	push	{r7, lr}
 8003896:	b086      	sub	sp, #24
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
  __IO uint32_t timeout = RTC_INITMODE_TIMEOUT;
 800389c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80038a0:	60fb      	str	r3, [r7, #12]
  ErrorStatus status = SUCCESS;
 80038a2:	2300      	movs	r3, #0
 80038a4:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp = 0U;
 80038a6:	2300      	movs	r3, #0
 80038a8:	613b      	str	r3, [r7, #16]

  /* Check the parameter */
  assert_param(IS_RTC_ALL_INSTANCE(RTCx));

  /* Check if the Initialization mode is set */
  if (LL_RTC_IsActiveFlag_INIT(RTCx) == 0U)
 80038aa:	6878      	ldr	r0, [r7, #4]
 80038ac:	f7ff fe2c 	bl	8003508 <LL_RTC_IsActiveFlag_INIT>
 80038b0:	4603      	mov	r3, r0
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d11e      	bne.n	80038f4 <LL_RTC_EnterInitMode+0x60>
  {
    /* Set the Initialization mode */
    LL_RTC_EnableInitMode(RTCx);
 80038b6:	6878      	ldr	r0, [r7, #4]
 80038b8:	f7ff fd61 	bl	800337e <LL_RTC_EnableInitMode>

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    tmp = LL_RTC_IsActiveFlag_INIT(RTCx);
 80038bc:	6878      	ldr	r0, [r7, #4]
 80038be:	f7ff fe23 	bl	8003508 <LL_RTC_IsActiveFlag_INIT>
 80038c2:	6138      	str	r0, [r7, #16]
    while ((timeout != 0U) && (tmp != 1U))
 80038c4:	e010      	b.n	80038e8 <LL_RTC_EnterInitMode+0x54>
    {
      if (LL_SYSTICK_IsActiveCounterFlag() == 1U)
 80038c6:	f7ff fe57 	bl	8003578 <LL_SYSTICK_IsActiveCounterFlag>
 80038ca:	4603      	mov	r3, r0
 80038cc:	2b01      	cmp	r3, #1
 80038ce:	d102      	bne.n	80038d6 <LL_RTC_EnterInitMode+0x42>
      {
        timeout --;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	3b01      	subs	r3, #1
 80038d4:	60fb      	str	r3, [r7, #12]
      }
      tmp = LL_RTC_IsActiveFlag_INIT(RTCx);
 80038d6:	6878      	ldr	r0, [r7, #4]
 80038d8:	f7ff fe16 	bl	8003508 <LL_RTC_IsActiveFlag_INIT>
 80038dc:	6138      	str	r0, [r7, #16]
      if (timeout == 0U)
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d101      	bne.n	80038e8 <LL_RTC_EnterInitMode+0x54>
      {
        status = ERROR;
 80038e4:	2301      	movs	r3, #1
 80038e6:	75fb      	strb	r3, [r7, #23]
    while ((timeout != 0U) && (tmp != 1U))
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d002      	beq.n	80038f4 <LL_RTC_EnterInitMode+0x60>
 80038ee:	693b      	ldr	r3, [r7, #16]
 80038f0:	2b01      	cmp	r3, #1
 80038f2:	d1e8      	bne.n	80038c6 <LL_RTC_EnterInitMode+0x32>
      }
    }
  }
  return status;
 80038f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80038f6:	4618      	mov	r0, r3
 80038f8:	3718      	adds	r7, #24
 80038fa:	46bd      	mov	sp, r7
 80038fc:	bd80      	pop	{r7, pc}

080038fe <LL_RTC_WaitForSynchro>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC registers are synchronised
  *          - ERROR: RTC registers are not synchronised
  */
ErrorStatus LL_RTC_WaitForSynchro(RTC_TypeDef *RTCx)
{
 80038fe:	b580      	push	{r7, lr}
 8003900:	b086      	sub	sp, #24
 8003902:	af00      	add	r7, sp, #0
 8003904:	6078      	str	r0, [r7, #4]
  __IO uint32_t timeout = RTC_SYNCHRO_TIMEOUT;
 8003906:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800390a:	60fb      	str	r3, [r7, #12]
  ErrorStatus status = SUCCESS;
 800390c:	2300      	movs	r3, #0
 800390e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp = 0U;
 8003910:	2300      	movs	r3, #0
 8003912:	613b      	str	r3, [r7, #16]

  /* Check the parameter */
  assert_param(IS_RTC_ALL_INSTANCE(RTCx));

  /* Clear RSF flag */
  LL_RTC_ClearFlag_RS(RTCx);
 8003914:	6878      	ldr	r0, [r7, #4]
 8003916:	f7ff fe1d 	bl	8003554 <LL_RTC_ClearFlag_RS>

  /* Wait the registers to be synchronised */
  tmp = LL_RTC_IsActiveFlag_RS(RTCx);
 800391a:	6878      	ldr	r0, [r7, #4]
 800391c:	f7ff fe07 	bl	800352e <LL_RTC_IsActiveFlag_RS>
 8003920:	6138      	str	r0, [r7, #16]
  while ((timeout != 0U) && (tmp != 0U))
 8003922:	e010      	b.n	8003946 <LL_RTC_WaitForSynchro+0x48>
  {
    if (LL_SYSTICK_IsActiveCounterFlag() == 1U)
 8003924:	f7ff fe28 	bl	8003578 <LL_SYSTICK_IsActiveCounterFlag>
 8003928:	4603      	mov	r3, r0
 800392a:	2b01      	cmp	r3, #1
 800392c:	d102      	bne.n	8003934 <LL_RTC_WaitForSynchro+0x36>
    {
      timeout--;
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	3b01      	subs	r3, #1
 8003932:	60fb      	str	r3, [r7, #12]
    }
    tmp = LL_RTC_IsActiveFlag_RS(RTCx);
 8003934:	6878      	ldr	r0, [r7, #4]
 8003936:	f7ff fdfa 	bl	800352e <LL_RTC_IsActiveFlag_RS>
 800393a:	6138      	str	r0, [r7, #16]
    if (timeout == 0U)
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	2b00      	cmp	r3, #0
 8003940:	d101      	bne.n	8003946 <LL_RTC_WaitForSynchro+0x48>
    {
      status = ERROR;
 8003942:	2301      	movs	r3, #1
 8003944:	75fb      	strb	r3, [r7, #23]
  while ((timeout != 0U) && (tmp != 0U))
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	2b00      	cmp	r3, #0
 800394a:	d002      	beq.n	8003952 <LL_RTC_WaitForSynchro+0x54>
 800394c:	693b      	ldr	r3, [r7, #16]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d1e8      	bne.n	8003924 <LL_RTC_WaitForSynchro+0x26>
    }
  }

  if (status != ERROR)
 8003952:	7dfb      	ldrb	r3, [r7, #23]
 8003954:	2b01      	cmp	r3, #1
 8003956:	d01e      	beq.n	8003996 <LL_RTC_WaitForSynchro+0x98>
  {
    timeout = RTC_SYNCHRO_TIMEOUT;
 8003958:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800395c:	60fb      	str	r3, [r7, #12]
    tmp = LL_RTC_IsActiveFlag_RS(RTCx);
 800395e:	6878      	ldr	r0, [r7, #4]
 8003960:	f7ff fde5 	bl	800352e <LL_RTC_IsActiveFlag_RS>
 8003964:	6138      	str	r0, [r7, #16]
    while ((timeout != 0U) && (tmp != 1U))
 8003966:	e010      	b.n	800398a <LL_RTC_WaitForSynchro+0x8c>
    {
      if (LL_SYSTICK_IsActiveCounterFlag() == 1U)
 8003968:	f7ff fe06 	bl	8003578 <LL_SYSTICK_IsActiveCounterFlag>
 800396c:	4603      	mov	r3, r0
 800396e:	2b01      	cmp	r3, #1
 8003970:	d102      	bne.n	8003978 <LL_RTC_WaitForSynchro+0x7a>
      {
        timeout--;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	3b01      	subs	r3, #1
 8003976:	60fb      	str	r3, [r7, #12]
      }
      tmp = LL_RTC_IsActiveFlag_RS(RTCx);
 8003978:	6878      	ldr	r0, [r7, #4]
 800397a:	f7ff fdd8 	bl	800352e <LL_RTC_IsActiveFlag_RS>
 800397e:	6138      	str	r0, [r7, #16]
      if (timeout == 0U)
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	2b00      	cmp	r3, #0
 8003984:	d101      	bne.n	800398a <LL_RTC_WaitForSynchro+0x8c>
      {
        status = ERROR;
 8003986:	2301      	movs	r3, #1
 8003988:	75fb      	strb	r3, [r7, #23]
    while ((timeout != 0U) && (tmp != 1U))
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	2b00      	cmp	r3, #0
 800398e:	d002      	beq.n	8003996 <LL_RTC_WaitForSynchro+0x98>
 8003990:	693b      	ldr	r3, [r7, #16]
 8003992:	2b01      	cmp	r3, #1
 8003994:	d1e8      	bne.n	8003968 <LL_RTC_WaitForSynchro+0x6a>
      }
    }
  }

  return (status);
 8003996:	7dfb      	ldrb	r3, [r7, #23]
}
 8003998:	4618      	mov	r0, r3
 800399a:	3718      	adds	r7, #24
 800399c:	46bd      	mov	sp, r7
 800399e:	bd80      	pop	{r7, pc}

080039a0 <LL_SPI_IsEnabled>:
{
 80039a0:	b480      	push	{r7}
 80039a2:	b083      	sub	sp, #12
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039b0:	2b40      	cmp	r3, #64	; 0x40
 80039b2:	d101      	bne.n	80039b8 <LL_SPI_IsEnabled+0x18>
 80039b4:	2301      	movs	r3, #1
 80039b6:	e000      	b.n	80039ba <LL_SPI_IsEnabled+0x1a>
 80039b8:	2300      	movs	r3, #0
}
 80039ba:	4618      	mov	r0, r3
 80039bc:	370c      	adds	r7, #12
 80039be:	46bd      	mov	sp, r7
 80039c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c4:	4770      	bx	lr

080039c6 <LL_SPI_SetRxFIFOThreshold>:
{
 80039c6:	b480      	push	{r7}
 80039c8:	b083      	sub	sp, #12
 80039ca:	af00      	add	r7, sp, #0
 80039cc:	6078      	str	r0, [r7, #4]
 80039ce:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRXTH, Threshold);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	431a      	orrs	r2, r3
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	605a      	str	r2, [r3, #4]
}
 80039e0:	bf00      	nop
 80039e2:	370c      	adds	r7, #12
 80039e4:	46bd      	mov	sp, r7
 80039e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ea:	4770      	bx	lr

080039ec <LL_SPI_SetCRCPolynomial>:
{
 80039ec:	b480      	push	{r7}
 80039ee:	b083      	sub	sp, #12
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
 80039f4:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 80039f6:	683b      	ldr	r3, [r7, #0]
 80039f8:	b29b      	uxth	r3, r3
 80039fa:	461a      	mov	r2, r3
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	611a      	str	r2, [r3, #16]
}
 8003a00:	bf00      	nop
 8003a02:	370c      	adds	r7, #12
 8003a04:	46bd      	mov	sp, r7
 8003a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0a:	4770      	bx	lr

08003a0c <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b084      	sub	sp, #16
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
 8003a14:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8003a16:	2301      	movs	r3, #1
 8003a18:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 8003a1a:	6878      	ldr	r0, [r7, #4]
 8003a1c:	f7ff ffc0 	bl	80039a0 <LL_SPI_IsEnabled>
 8003a20:	4603      	mov	r3, r0
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d145      	bne.n	8003ab2 <LL_SPI_Init+0xa6>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003a2e:	f023 03bf 	bic.w	r3, r3, #191	; 0xbf
 8003a32:	683a      	ldr	r2, [r7, #0]
 8003a34:	6811      	ldr	r1, [r2, #0]
 8003a36:	683a      	ldr	r2, [r7, #0]
 8003a38:	6852      	ldr	r2, [r2, #4]
 8003a3a:	4311      	orrs	r1, r2
 8003a3c:	683a      	ldr	r2, [r7, #0]
 8003a3e:	68d2      	ldr	r2, [r2, #12]
 8003a40:	4311      	orrs	r1, r2
 8003a42:	683a      	ldr	r2, [r7, #0]
 8003a44:	6912      	ldr	r2, [r2, #16]
 8003a46:	4311      	orrs	r1, r2
 8003a48:	683a      	ldr	r2, [r7, #0]
 8003a4a:	6952      	ldr	r2, [r2, #20]
 8003a4c:	4311      	orrs	r1, r2
 8003a4e:	683a      	ldr	r2, [r7, #0]
 8003a50:	6992      	ldr	r2, [r2, #24]
 8003a52:	4311      	orrs	r1, r2
 8003a54:	683a      	ldr	r2, [r7, #0]
 8003a56:	69d2      	ldr	r2, [r2, #28]
 8003a58:	4311      	orrs	r1, r2
 8003a5a:	683a      	ldr	r2, [r7, #0]
 8003a5c:	6a12      	ldr	r2, [r2, #32]
 8003a5e:	430a      	orrs	r2, r1
 8003a60:	431a      	orrs	r2, r3
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	601a      	str	r2, [r3, #0]
    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - DataWidth:          DS[3:0] bits
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2,
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	685b      	ldr	r3, [r3, #4]
 8003a6a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003a6e:	f023 0304 	bic.w	r3, r3, #4
 8003a72:	683a      	ldr	r2, [r7, #0]
 8003a74:	6891      	ldr	r1, [r2, #8]
 8003a76:	683a      	ldr	r2, [r7, #0]
 8003a78:	6952      	ldr	r2, [r2, #20]
 8003a7a:	0c12      	lsrs	r2, r2, #16
 8003a7c:	430a      	orrs	r2, r1
 8003a7e:	431a      	orrs	r2, r3
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	605a      	str	r2, [r3, #4]
               SPI_CR2_DS | SPI_CR2_SSOE,
               SPI_InitStruct->DataWidth | (SPI_InitStruct->NSS >> 16U));

    /* Set Rx FIFO to Quarter (1 Byte) in case of 8 Bits mode. No DataPacking by default */
    if (SPI_InitStruct->DataWidth < LL_SPI_DATAWIDTH_9BIT)
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	689b      	ldr	r3, [r3, #8]
 8003a88:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003a8c:	d204      	bcs.n	8003a98 <LL_SPI_Init+0x8c>
    {
      LL_SPI_SetRxFIFOThreshold(SPIx, LL_SPI_RX_FIFO_TH_QUARTER);
 8003a8e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003a92:	6878      	ldr	r0, [r7, #4]
 8003a94:	f7ff ff97 	bl	80039c6 <LL_SPI_SetRxFIFOThreshold>

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 8003a98:	683b      	ldr	r3, [r7, #0]
 8003a9a:	6a1b      	ldr	r3, [r3, #32]
 8003a9c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003aa0:	d105      	bne.n	8003aae <LL_SPI_Init+0xa2>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 8003aa2:	683b      	ldr	r3, [r7, #0]
 8003aa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aa6:	4619      	mov	r1, r3
 8003aa8:	6878      	ldr	r0, [r7, #4]
 8003aaa:	f7ff ff9f 	bl	80039ec <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 8003aae:	2300      	movs	r3, #0
 8003ab0:	73fb      	strb	r3, [r7, #15]

#if defined (SPI_I2S_SUPPORT)
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2S_SUPPORT */
  return status;
 8003ab2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	3710      	adds	r7, #16
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	bd80      	pop	{r7, pc}

08003abc <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8003abc:	b480      	push	{r7}
 8003abe:	b083      	sub	sp, #12
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
 8003ac4:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8003ac6:	4909      	ldr	r1, [pc, #36]	; (8003aec <LL_InitTick+0x30>)
 8003ac8:	687a      	ldr	r2, [r7, #4]
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ad0:	3b01      	subs	r3, #1
 8003ad2:	604b      	str	r3, [r1, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8003ad4:	4b05      	ldr	r3, [pc, #20]	; (8003aec <LL_InitTick+0x30>)
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003ada:	4b04      	ldr	r3, [pc, #16]	; (8003aec <LL_InitTick+0x30>)
 8003adc:	2205      	movs	r2, #5
 8003ade:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8003ae0:	bf00      	nop
 8003ae2:	370c      	adds	r7, #12
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aea:	4770      	bx	lr
 8003aec:	e000e010 	.word	0xe000e010

08003af0 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b082      	sub	sp, #8
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8003af8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003afc:	6878      	ldr	r0, [r7, #4]
 8003afe:	f7ff ffdd 	bl	8003abc <LL_InitTick>
}
 8003b02:	bf00      	nop
 8003b04:	3708      	adds	r7, #8
 8003b06:	46bd      	mov	sp, r7
 8003b08:	bd80      	pop	{r7, pc}
	...

08003b0c <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 8003b0c:	b480      	push	{r7}
 8003b0e:	b085      	sub	sp, #20
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8003b14:	4b0e      	ldr	r3, [pc, #56]	; (8003b50 <LL_mDelay+0x44>)
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	60fb      	str	r3, [r7, #12]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 8003b1a:	68fb      	ldr	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (Delay < LL_MAX_DELAY)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b22:	d00c      	beq.n	8003b3e <LL_mDelay+0x32>
  {
    Delay++;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	3301      	adds	r3, #1
 8003b28:	607b      	str	r3, [r7, #4]
  }

  while (Delay)
 8003b2a:	e008      	b.n	8003b3e <LL_mDelay+0x32>
  {
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8003b2c:	4b08      	ldr	r3, [pc, #32]	; (8003b50 <LL_mDelay+0x44>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d002      	beq.n	8003b3e <LL_mDelay+0x32>
    {
      Delay--;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	3b01      	subs	r3, #1
 8003b3c:	607b      	str	r3, [r7, #4]
  while (Delay)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d1f3      	bne.n	8003b2c <LL_mDelay+0x20>
    }
  }
}
 8003b44:	bf00      	nop
 8003b46:	3714      	adds	r7, #20
 8003b48:	46bd      	mov	sp, r7
 8003b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4e:	4770      	bx	lr
 8003b50:	e000e010 	.word	0xe000e010

08003b54 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8003b54:	b480      	push	{r7}
 8003b56:	b083      	sub	sp, #12
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8003b5c:	4a04      	ldr	r2, [pc, #16]	; (8003b70 <LL_SetSystemCoreClock+0x1c>)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6013      	str	r3, [r2, #0]
}
 8003b62:	bf00      	nop
 8003b64:	370c      	adds	r7, #12
 8003b66:	46bd      	mov	sp, r7
 8003b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6c:	4770      	bx	lr
 8003b6e:	bf00      	nop
 8003b70:	20000204 	.word	0x20000204

08003b74 <HAL_JOYSTICK_CenterPressed>:

#include "HAL_JOYSTICK.h"
#include "gpio.h"

short HAL_JOYSTICK_CenterPressed(void)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	af00      	add	r7, sp, #0
	return MX_Joystick_Center();
 8003b78:	f7fc fec4 	bl	8000904 <MX_Joystick_Center>
 8003b7c:	4603      	mov	r3, r0
}
 8003b7e:	4618      	mov	r0, r3
 8003b80:	bd80      	pop	{r7, pc}

08003b82 <HAL_JOYSTICK_UpPressed>:
short HAL_JOYSTICK_UpPressed(void)
{
 8003b82:	b580      	push	{r7, lr}
 8003b84:	af00      	add	r7, sp, #0
	return MX_Joystick_Up();
 8003b86:	f7fc fe77 	bl	8000878 <MX_Joystick_Up>
 8003b8a:	4603      	mov	r3, r0
}
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	bd80      	pop	{r7, pc}

08003b90 <HAL_JOYSTICK_DownPressed>:
short HAL_JOYSTICK_DownPressed(void)
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	af00      	add	r7, sp, #0
	return MX_Joystick_Down();
 8003b94:	f7fc fe80 	bl	8000898 <MX_Joystick_Down>
 8003b98:	4603      	mov	r3, r0
}
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	bd80      	pop	{r7, pc}

08003b9e <HAL_JOYSTICK_RightPressed>:
short HAL_JOYSTICK_RightPressed(void)
{
 8003b9e:	b580      	push	{r7, lr}
 8003ba0:	af00      	add	r7, sp, #0
	return MX_Joystick_Right();
 8003ba2:	f7fc fe8b 	bl	80008bc <MX_Joystick_Right>
 8003ba6:	4603      	mov	r3, r0
}
 8003ba8:	4618      	mov	r0, r3
 8003baa:	bd80      	pop	{r7, pc}

08003bac <HAL_JOYSTICK_LeftPressed>:
short HAL_JOYSTICK_LeftPressed(void)
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	af00      	add	r7, sp, #0
	return MX_Joystick_Left();
 8003bb0:	f7fc fe96 	bl	80008e0 <MX_Joystick_Left>
 8003bb4:	4603      	mov	r3, r0
}
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	bd80      	pop	{r7, pc}

08003bba <LL_GPIO_SetOutputPin>:
{
 8003bba:	b480      	push	{r7}
 8003bbc:	b083      	sub	sp, #12
 8003bbe:	af00      	add	r7, sp, #0
 8003bc0:	6078      	str	r0, [r7, #4]
 8003bc2:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	683a      	ldr	r2, [r7, #0]
 8003bc8:	619a      	str	r2, [r3, #24]
}
 8003bca:	bf00      	nop
 8003bcc:	370c      	adds	r7, #12
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd4:	4770      	bx	lr

08003bd6 <LL_GPIO_ResetOutputPin>:
{
 8003bd6:	b480      	push	{r7}
 8003bd8:	b083      	sub	sp, #12
 8003bda:	af00      	add	r7, sp, #0
 8003bdc:	6078      	str	r0, [r7, #4]
 8003bde:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	683a      	ldr	r2, [r7, #0]
 8003be4:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003be6:	bf00      	nop
 8003be8:	370c      	adds	r7, #12
 8003bea:	46bd      	mov	sp, r7
 8003bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf0:	4770      	bx	lr

08003bf2 <HAL_LCD_Init>:




void HAL_LCD_Init(void)
{
 8003bf2:	b580      	push	{r7, lr}
 8003bf4:	af00      	add	r7, sp, #0
	/* This function initialize the LCD, this function must be call first
	before performing any operation in the LCD, the used GPIOs were initialized in the main */

	/*Before starting sending information to the LCD,
	it is necessary to initialize the SPI communication*/
	MX_SPI1_Init();
 8003bf6:	f7fe ff9b 	bl	8002b30 <MX_SPI1_Init>

	/*We need to make sure the LCD reaches 3.3V, therefore we make a delay of 1ms after reseting the LCD
	to start sending information*/
	HAL_LCD_Reset();
 8003bfa:	f000 f822 	bl	8003c42 <HAL_LCD_Reset>
	LL_mDelay(1);
 8003bfe:	2001      	movs	r0, #1
 8003c00:	f7ff ff84 	bl	8003b0c <LL_mDelay>

	/*These commands are necessary to initialize the LCD, you can find
	them in the datasheet of the LCD NHD-C12832A1Z-FSW-FBW-3V3 or chip on glass ST7565R */

	/*We set the segment (columns) order to NORMAL*/
	HAL_LCD_Send_Command(CMD_ADC_SELECT(ADC_NORMAL));
 8003c04:	20a0      	movs	r0, #160	; 0xa0
 8003c06:	f000 f841 	bl	8003c8c <HAL_LCD_Send_Command>

	 /*TURNS OFF the display*/
	HAL_LCD_Send_Command(CMD_DISPLAY_ON_OFF(DISPLAY_OFF));
 8003c0a:	20ae      	movs	r0, #174	; 0xae
 8003c0c:	f000 f83e 	bl	8003c8c <HAL_LCD_Send_Command>

	/*Selects COM output scan direction to normal direction*/
	HAL_LCD_Send_Command(CMD_COM_DIRECTION(COM_DIRECTION_REVERSE));
 8003c10:	20c8      	movs	r0, #200	; 0xc8
 8003c12:	f000 f83b 	bl	8003c8c <HAL_LCD_Send_Command>

	/*Sets the LCD drive voltage bias ratio to 1/9*/
	HAL_LCD_Send_Command(CMD_BIAS_RATIO(CMD_BIAS_19));
 8003c16:	20a2      	movs	r0, #162	; 0xa2
 8003c18:	f000 f838 	bl	8003c8c <HAL_LCD_Send_Command>

	/*Select internal power supply 111*/
	HAL_LCD_Send_Command(CMD_PWR_CONTROL(PWR_INTERNAL_SUPPLY));
 8003c1c:	202f      	movs	r0, #47	; 0x2f
 8003c1e:	f000 f835 	bl	8003c8c <HAL_LCD_Send_Command>

	/*Select internal resistor ratio 001 */
	HAL_LCD_Send_Command(CMD_RES_RATIO(RES_RATIO_35));
 8003c22:	2021      	movs	r0, #33	; 0x21
 8003c24:	f000 f832 	bl	8003c8c <HAL_LCD_Send_Command>

	/*Electronic volume mode  */
	HAL_LCD_Send_Command(CMD_ELEC_VOL_MODE);
 8003c28:	2081      	movs	r0, #129	; 0x81
 8003c2a:	f000 f82f 	bl	8003c8c <HAL_LCD_Send_Command>

	/*SET electronic volume (contrast), please NOTE this value is different from the datasheet,
	the datasheet specifies to configure a 3F, however, the contrast is to high and we would have
	problems to see the configured pixel in further LCD configurations*/
	HAL_LCD_Send_Command(CMD_ELEC_VOL_SET_LOW);
 8003c2e:	201f      	movs	r0, #31
 8003c30:	f000 f82c 	bl	8003c8c <HAL_LCD_Send_Command>

	/* End of the initialization commands from datasheet, the following commands are just to prepare the
	 LCD before start implementing functions */

	/* With this command we want to set all the points in the LCD to work normal*/
	HAL_LCD_Send_Command(CMD_LCD_POINTS(LCD_POINTS_NORMAL));
 8003c34:	20a4      	movs	r0, #164	; 0xa4
 8003c36:	f000 f829 	bl	8003c8c <HAL_LCD_Send_Command>

	/*After initializating the LCD, it is necessary to clear all display because
	it could have information in RAM after it was turned off*/
	HAL_LCD_Clear();
 8003c3a:	f000 f853 	bl	8003ce4 <HAL_LCD_Clear>

	return;
 8003c3e:	bf00      	nop
}
 8003c40:	bd80      	pop	{r7, pc}

08003c42 <HAL_LCD_Reset>:
void HAL_LCD_Reset(void)
{
 8003c42:	b580      	push	{r7, lr}
 8003c44:	af00      	add	r7, sp, #0
	/*Pin PA6 is configured as RESET signal of LCD,
	when the reset signal is inactive, it is HIGH, if we want to reset the LCD
	, we reset the signal to LOW and release
	PA6   ------> LCD_RESET*/

	LL_GPIO_ResetOutputPin(LCD_RESET_GPIO_Port,LCD_RESET_Pin);
 8003c46:	2140      	movs	r1, #64	; 0x40
 8003c48:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003c4c:	f7ff ffc3 	bl	8003bd6 <LL_GPIO_ResetOutputPin>
	LL_mDelay(1);
 8003c50:	2001      	movs	r0, #1
 8003c52:	f7ff ff5b 	bl	8003b0c <LL_mDelay>
	LL_GPIO_SetOutputPin(LCD_RESET_GPIO_Port,LCD_RESET_Pin);
 8003c56:	2140      	movs	r1, #64	; 0x40
 8003c58:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003c5c:	f7ff ffad 	bl	8003bba <LL_GPIO_SetOutputPin>

	return;
 8003c60:	bf00      	nop
}
 8003c62:	bd80      	pop	{r7, pc}

08003c64 <HAL_LCD_A0_Data>:

void HAL_LCD_A0_Data(void)
{
 8003c64:	b580      	push	{r7, lr}
 8003c66:	af00      	add	r7, sp, #0
	/*Pin PA8 is configured as A0 signal of LCD,
	when the A0 is HIGH, the information is a DATA
	PA8   ------> LCD_A0*/
	LL_GPIO_SetOutputPin(LCD_A0_GPIO_Port,LCD_A0_Pin);
 8003c68:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003c6c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003c70:	f7ff ffa3 	bl	8003bba <LL_GPIO_SetOutputPin>

	return;
 8003c74:	bf00      	nop
}
 8003c76:	bd80      	pop	{r7, pc}

08003c78 <HAL_LCD_A0_Command>:
void HAL_LCD_A0_Command(void)
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	af00      	add	r7, sp, #0
	/*Pin PA8 is configured as A0 signal of LCD,
	when the A0 is LOW, the information is a COMMAND
	PA8   ------> LCD_A0*/
	LL_GPIO_ResetOutputPin(LCD_A0_GPIO_Port,LCD_A0_Pin);
 8003c7c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003c80:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003c84:	f7ff ffa7 	bl	8003bd6 <LL_GPIO_ResetOutputPin>

	return;
 8003c88:	bf00      	nop
}
 8003c8a:	bd80      	pop	{r7, pc}

08003c8c <HAL_LCD_Send_Command>:

void HAL_LCD_Send_Command(uint8_t command)
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	b082      	sub	sp, #8
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	4603      	mov	r3, r0
 8003c94:	71fb      	strb	r3, [r7, #7]
	/*Function to send a command through SPI1, it configures automatically the A0=0
	therefore, it is a command. It enables CHIP SELECT signal and disables it after transmission is done */
	MX_SPI1_CS_Enable();
 8003c96:	f7fe ffd5 	bl	8002c44 <MX_SPI1_CS_Enable>
	HAL_LCD_A0_Command();
 8003c9a:	f7ff ffed 	bl	8003c78 <HAL_LCD_A0_Command>
	MX_SPI1_Send(command);
 8003c9e:	79fb      	ldrb	r3, [r7, #7]
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	f7fe ffb1 	bl	8002c08 <MX_SPI1_Send>
	LL_mDelay(1);
 8003ca6:	2001      	movs	r0, #1
 8003ca8:	f7ff ff30 	bl	8003b0c <LL_mDelay>
	MX_SPI1_CS_Disable();
 8003cac:	f7fe ffd4 	bl	8002c58 <MX_SPI1_CS_Disable>

	return;
 8003cb0:	bf00      	nop
}
 8003cb2:	3708      	adds	r7, #8
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	bd80      	pop	{r7, pc}

08003cb8 <HAL_LCD_Send_Data>:

void HAL_LCD_Send_Data(uint8_t data)
{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	b082      	sub	sp, #8
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	4603      	mov	r3, r0
 8003cc0:	71fb      	strb	r3, [r7, #7]
	/*Function to send a data through SPI1, it configures automatically the A0=1
	therefore, it is a data. It enables CHIP SELECT signal and disables it after transmission is done */
	MX_SPI1_CS_Enable();
 8003cc2:	f7fe ffbf 	bl	8002c44 <MX_SPI1_CS_Enable>
	HAL_LCD_A0_Data();
 8003cc6:	f7ff ffcd 	bl	8003c64 <HAL_LCD_A0_Data>
	MX_SPI1_Send(data);
 8003cca:	79fb      	ldrb	r3, [r7, #7]
 8003ccc:	4618      	mov	r0, r3
 8003cce:	f7fe ff9b 	bl	8002c08 <MX_SPI1_Send>
	LL_mDelay(1);
 8003cd2:	2001      	movs	r0, #1
 8003cd4:	f7ff ff1a 	bl	8003b0c <LL_mDelay>
	MX_SPI1_CS_Disable();
 8003cd8:	f7fe ffbe 	bl	8002c58 <MX_SPI1_CS_Disable>

	return;
 8003cdc:	bf00      	nop
}
 8003cde:	3708      	adds	r7, #8
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	bd80      	pop	{r7, pc}

08003ce4 <HAL_LCD_Clear>:

void HAL_LCD_Clear(void)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b082      	sub	sp, #8
 8003ce8:	af00      	add	r7, sp, #0
	/*Function to clear ALL LCD, from page=0, column =0,
	to page = 3, column = 127, after clear, the cursor
	is set at page=0, column=0*/
	HAL_LCD_Send_Command(CMD_DISPLAY_ON_OFF(DISPLAY_OFF));
 8003cea:	20ae      	movs	r0, #174	; 0xae
 8003cec:	f7ff ffce 	bl	8003c8c <HAL_LCD_Send_Command>
	for (uint8_t page=0 ; page <= MAX_PAGES ; page++)
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	71fb      	strb	r3, [r7, #7]
 8003cf4:	e014      	b.n	8003d20 <HAL_LCD_Clear+0x3c>
	{

		HAL_LCD_Set_Position(0,page);
 8003cf6:	79fb      	ldrb	r3, [r7, #7]
 8003cf8:	4619      	mov	r1, r3
 8003cfa:	2000      	movs	r0, #0
 8003cfc:	f000 f81e 	bl	8003d3c <HAL_LCD_Set_Position>
		for(uint8_t column=0;column<= MAX_WIDHT ; column++)
 8003d00:	2300      	movs	r3, #0
 8003d02:	71bb      	strb	r3, [r7, #6]
 8003d04:	e005      	b.n	8003d12 <HAL_LCD_Clear+0x2e>
		{
			HAL_LCD_Send_Data(ERASE_BYTE);
 8003d06:	2000      	movs	r0, #0
 8003d08:	f7ff ffd6 	bl	8003cb8 <HAL_LCD_Send_Data>
		for(uint8_t column=0;column<= MAX_WIDHT ; column++)
 8003d0c:	79bb      	ldrb	r3, [r7, #6]
 8003d0e:	3301      	adds	r3, #1
 8003d10:	71bb      	strb	r3, [r7, #6]
 8003d12:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	daf5      	bge.n	8003d06 <HAL_LCD_Clear+0x22>
	for (uint8_t page=0 ; page <= MAX_PAGES ; page++)
 8003d1a:	79fb      	ldrb	r3, [r7, #7]
 8003d1c:	3301      	adds	r3, #1
 8003d1e:	71fb      	strb	r3, [r7, #7]
 8003d20:	79fb      	ldrb	r3, [r7, #7]
 8003d22:	2b03      	cmp	r3, #3
 8003d24:	d9e7      	bls.n	8003cf6 <HAL_LCD_Clear+0x12>
		}
	}
	HAL_LCD_Set_Position(0,0);
 8003d26:	2100      	movs	r1, #0
 8003d28:	2000      	movs	r0, #0
 8003d2a:	f000 f807 	bl	8003d3c <HAL_LCD_Set_Position>
	HAL_LCD_Send_Command(CMD_DISPLAY_ON_OFF(DISPLAY_ON));
 8003d2e:	20af      	movs	r0, #175	; 0xaf
 8003d30:	f7ff ffac 	bl	8003c8c <HAL_LCD_Send_Command>

	return;
 8003d34:	bf00      	nop
}
 8003d36:	3708      	adds	r7, #8
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	bd80      	pop	{r7, pc}

08003d3c <HAL_LCD_Set_Position>:

void HAL_LCD_Set_Position(uint8_t column, uint8_t page)
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b082      	sub	sp, #8
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	4603      	mov	r3, r0
 8003d44:	460a      	mov	r2, r1
 8003d46:	71fb      	strb	r3, [r7, #7]
 8003d48:	4613      	mov	r3, r2
 8003d4a:	71bb      	strb	r3, [r7, #6]
	/*This function sets the position of the cursor, remember that
	MAX COLUMN = 127 and MAX PAGE = 3, the cursor is not explicit showed in the LCD,
	it is just a reference word to understand where the LCD starting is*/
	HAL_LCD_Send_Command(CMD_COLUMN_MSB(column));
 8003d4c:	79fb      	ldrb	r3, [r7, #7]
 8003d4e:	091b      	lsrs	r3, r3, #4
 8003d50:	b2db      	uxtb	r3, r3
 8003d52:	b25b      	sxtb	r3, r3
 8003d54:	f043 0310 	orr.w	r3, r3, #16
 8003d58:	b25b      	sxtb	r3, r3
 8003d5a:	b2db      	uxtb	r3, r3
 8003d5c:	4618      	mov	r0, r3
 8003d5e:	f7ff ff95 	bl	8003c8c <HAL_LCD_Send_Command>
	HAL_LCD_Send_Command(CMD_COLUMN_LSB(column));
 8003d62:	79fb      	ldrb	r3, [r7, #7]
 8003d64:	f003 030f 	and.w	r3, r3, #15
 8003d68:	b2db      	uxtb	r3, r3
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	f7ff ff8e 	bl	8003c8c <HAL_LCD_Send_Command>
	HAL_LCD_Send_Command(CMD_PAGE(page));
 8003d70:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8003d74:	f003 030f 	and.w	r3, r3, #15
 8003d78:	b25b      	sxtb	r3, r3
 8003d7a:	f063 034f 	orn	r3, r3, #79	; 0x4f
 8003d7e:	b25b      	sxtb	r3, r3
 8003d80:	b2db      	uxtb	r3, r3
 8003d82:	4618      	mov	r0, r3
 8003d84:	f7ff ff82 	bl	8003c8c <HAL_LCD_Send_Command>

	return;
 8003d88:	bf00      	nop
}
 8003d8a:	3708      	adds	r7, #8
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	bd80      	pop	{r7, pc}

08003d90 <HAL_LCD_Write_ascii>:
void HAL_LCD_Write_ascii(uint8_t ascii, uint8_t column, uint8_t page)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b084      	sub	sp, #16
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	4603      	mov	r3, r0
 8003d98:	71fb      	strb	r3, [r7, #7]
 8003d9a:	460b      	mov	r3, r1
 8003d9c:	71bb      	strb	r3, [r7, #6]
 8003d9e:	4613      	mov	r3, r2
 8003da0:	717b      	strb	r3, [r7, #5]
	/*This function requires a byte to print a single ascii character in the LCD,
	this function also requires the exact page and column to print the ascii character in the lcd
	remember that, MAX_WIDTH = 127, MAX_PAGE = 3 */
	HAL_LCD_Send_Command(CMD_DISPLAY_ON_OFF(DISPLAY_ON));
 8003da2:	20af      	movs	r0, #175	; 0xaf
 8003da4:	f7ff ff72 	bl	8003c8c <HAL_LCD_Send_Command>
	HAL_LCD_Set_Position(column,page);
 8003da8:	797a      	ldrb	r2, [r7, #5]
 8003daa:	79bb      	ldrb	r3, [r7, #6]
 8003dac:	4611      	mov	r1, r2
 8003dae:	4618      	mov	r0, r3
 8003db0:	f7ff ffc4 	bl	8003d3c <HAL_LCD_Set_Position>

	for (uint8_t i=0; i<MAX_PIXEL_WIDTH ; i++)
 8003db4:	2300      	movs	r3, #0
 8003db6:	73fb      	strb	r3, [r7, #15]
 8003db8:	e011      	b.n	8003dde <HAL_LCD_Write_ascii+0x4e>
	{
		HAL_LCD_Send_Data(HAL_REVERSE_BYTE(font[(ascii*5)+i]));
 8003dba:	79fa      	ldrb	r2, [r7, #7]
 8003dbc:	4613      	mov	r3, r2
 8003dbe:	009b      	lsls	r3, r3, #2
 8003dc0:	441a      	add	r2, r3
 8003dc2:	7bfb      	ldrb	r3, [r7, #15]
 8003dc4:	4413      	add	r3, r2
 8003dc6:	4a0b      	ldr	r2, [pc, #44]	; (8003df4 <HAL_LCD_Write_ascii+0x64>)
 8003dc8:	5cd3      	ldrb	r3, [r2, r3]
 8003dca:	4618      	mov	r0, r3
 8003dcc:	f000 f814 	bl	8003df8 <HAL_REVERSE_BYTE>
 8003dd0:	4603      	mov	r3, r0
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	f7ff ff70 	bl	8003cb8 <HAL_LCD_Send_Data>
	for (uint8_t i=0; i<MAX_PIXEL_WIDTH ; i++)
 8003dd8:	7bfb      	ldrb	r3, [r7, #15]
 8003dda:	3301      	adds	r3, #1
 8003ddc:	73fb      	strb	r3, [r7, #15]
 8003dde:	7bfb      	ldrb	r3, [r7, #15]
 8003de0:	2b04      	cmp	r3, #4
 8003de2:	d9ea      	bls.n	8003dba <HAL_LCD_Write_ascii+0x2a>
	}

	HAL_LCD_Send_Data(LETTER_SEPARATOR_BYTE);
 8003de4:	2000      	movs	r0, #0
 8003de6:	f7ff ff67 	bl	8003cb8 <HAL_LCD_Send_Data>

	return;
 8003dea:	bf00      	nop
}
 8003dec:	3710      	adds	r7, #16
 8003dee:	46bd      	mov	sp, r7
 8003df0:	bd80      	pop	{r7, pc}
 8003df2:	bf00      	nop
 8003df4:	20000208 	.word	0x20000208

08003df8 <HAL_REVERSE_BYTE>:
uint8_t HAL_REVERSE_BYTE(uint8_t byte)
{
 8003df8:	b480      	push	{r7}
 8003dfa:	b083      	sub	sp, #12
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	4603      	mov	r3, r0
 8003e00:	71fb      	strb	r3, [r7, #7]
	/*This function reverse a single BYTE, why do we need this function?
	remember when we reversed the COMs in the HAL_LCD_Init() function, due this
	the line address of the pages was flip, this means that the MSB line of each page was in the bottom
	and the LSB was at the top. You need a function to reverse the data byte */
	byte = (byte & 0xF0) >> 4 | (byte & 0x0F) << 4;
 8003e02:	79fb      	ldrb	r3, [r7, #7]
 8003e04:	091b      	lsrs	r3, r3, #4
 8003e06:	b2db      	uxtb	r3, r3
 8003e08:	b25a      	sxtb	r2, r3
 8003e0a:	79fb      	ldrb	r3, [r7, #7]
 8003e0c:	011b      	lsls	r3, r3, #4
 8003e0e:	b25b      	sxtb	r3, r3
 8003e10:	4313      	orrs	r3, r2
 8003e12:	b25b      	sxtb	r3, r3
 8003e14:	71fb      	strb	r3, [r7, #7]
	byte = (byte & 0xCC) >> 2 | (byte & 0x33) << 2;
 8003e16:	79fb      	ldrb	r3, [r7, #7]
 8003e18:	109b      	asrs	r3, r3, #2
 8003e1a:	b25b      	sxtb	r3, r3
 8003e1c:	f003 0333 	and.w	r3, r3, #51	; 0x33
 8003e20:	b25a      	sxtb	r2, r3
 8003e22:	79fb      	ldrb	r3, [r7, #7]
 8003e24:	009b      	lsls	r3, r3, #2
 8003e26:	b25b      	sxtb	r3, r3
 8003e28:	f023 0333 	bic.w	r3, r3, #51	; 0x33
 8003e2c:	b25b      	sxtb	r3, r3
 8003e2e:	4313      	orrs	r3, r2
 8003e30:	b25b      	sxtb	r3, r3
 8003e32:	71fb      	strb	r3, [r7, #7]
	byte = (byte & 0xAA) >> 1 | (byte & 0x55) << 1;
 8003e34:	79fb      	ldrb	r3, [r7, #7]
 8003e36:	105b      	asrs	r3, r3, #1
 8003e38:	b25b      	sxtb	r3, r3
 8003e3a:	f003 0355 	and.w	r3, r3, #85	; 0x55
 8003e3e:	b25a      	sxtb	r2, r3
 8003e40:	79fb      	ldrb	r3, [r7, #7]
 8003e42:	005b      	lsls	r3, r3, #1
 8003e44:	b25b      	sxtb	r3, r3
 8003e46:	f023 0355 	bic.w	r3, r3, #85	; 0x55
 8003e4a:	b25b      	sxtb	r3, r3
 8003e4c:	4313      	orrs	r3, r2
 8003e4e:	b25b      	sxtb	r3, r3
 8003e50:	71fb      	strb	r3, [r7, #7]

	return byte;
 8003e52:	79fb      	ldrb	r3, [r7, #7]
}
 8003e54:	4618      	mov	r0, r3
 8003e56:	370c      	adds	r7, #12
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5e:	4770      	bx	lr

08003e60 <HAL_LCD_Write_AsciiString>:

void HAL_LCD_Write_AsciiString(uint8_t word[21], uint8_t column, uint8_t page)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b084      	sub	sp, #16
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
 8003e68:	460b      	mov	r3, r1
 8003e6a:	70fb      	strb	r3, [r7, #3]
 8003e6c:	4613      	mov	r3, r2
 8003e6e:	70bb      	strb	r3, [r7, #2]
	/*This function writes a ascii string on the display, it could be a string like
	"Hello", "123", "Hello123" or "Hello 123", this function considers also spaces*/
	HAL_LCD_Set_Position(column,page);
 8003e70:	78ba      	ldrb	r2, [r7, #2]
 8003e72:	78fb      	ldrb	r3, [r7, #3]
 8003e74:	4611      	mov	r1, r2
 8003e76:	4618      	mov	r0, r3
 8003e78:	f7ff ff60 	bl	8003d3c <HAL_LCD_Set_Position>
	for (uint8_t i=0;i<21;i++)
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	73fb      	strb	r3, [r7, #15]
 8003e80:	e014      	b.n	8003eac <HAL_LCD_Write_AsciiString+0x4c>
	{
		if (word[i]=='\0')
 8003e82:	7bfb      	ldrb	r3, [r7, #15]
 8003e84:	687a      	ldr	r2, [r7, #4]
 8003e86:	4413      	add	r3, r2
 8003e88:	781b      	ldrb	r3, [r3, #0]
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d013      	beq.n	8003eb6 <HAL_LCD_Write_AsciiString+0x56>
		{
			return;
		}
		HAL_LCD_Write_ascii(word[i],column,page);
 8003e8e:	7bfb      	ldrb	r3, [r7, #15]
 8003e90:	687a      	ldr	r2, [r7, #4]
 8003e92:	4413      	add	r3, r2
 8003e94:	781b      	ldrb	r3, [r3, #0]
 8003e96:	78ba      	ldrb	r2, [r7, #2]
 8003e98:	78f9      	ldrb	r1, [r7, #3]
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	f7ff ff78 	bl	8003d90 <HAL_LCD_Write_ascii>
		column+=6;
 8003ea0:	78fb      	ldrb	r3, [r7, #3]
 8003ea2:	3306      	adds	r3, #6
 8003ea4:	70fb      	strb	r3, [r7, #3]
	for (uint8_t i=0;i<21;i++)
 8003ea6:	7bfb      	ldrb	r3, [r7, #15]
 8003ea8:	3301      	adds	r3, #1
 8003eaa:	73fb      	strb	r3, [r7, #15]
 8003eac:	7bfb      	ldrb	r3, [r7, #15]
 8003eae:	2b14      	cmp	r3, #20
 8003eb0:	d9e7      	bls.n	8003e82 <HAL_LCD_Write_AsciiString+0x22>

	}

	return;
 8003eb2:	bf00      	nop
 8003eb4:	e000      	b.n	8003eb8 <HAL_LCD_Write_AsciiString+0x58>
			return;
 8003eb6:	bf00      	nop


}
 8003eb8:	3710      	adds	r7, #16
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	bd80      	pop	{r7, pc}
	...

08003ec0 <HAL_LCD_Write_Number>:

void HAL_LCD_Write_Number(uint8_t *number, uint8_t column, uint8_t page)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	b084      	sub	sp, #16
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
 8003ec8:	460b      	mov	r3, r1
 8003eca:	70fb      	strb	r3, [r7, #3]
 8003ecc:	4613      	mov	r3, r2
 8003ece:	70bb      	strb	r3, [r7, #2]
	/*This function writes a number of 2 digits, it also needs the column and page where you want the
	number, if the number is less than two digits, it will print 0#. Ex. If you want to print 9, the LCD
	will print 09*/
	uint8_t AsciiFirstDigit=*number/10+ADD_VALUE_TO_ASCII;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	781b      	ldrb	r3, [r3, #0]
 8003ed4:	4a12      	ldr	r2, [pc, #72]	; (8003f20 <HAL_LCD_Write_Number+0x60>)
 8003ed6:	fba2 2303 	umull	r2, r3, r2, r3
 8003eda:	08db      	lsrs	r3, r3, #3
 8003edc:	b2db      	uxtb	r3, r3
 8003ede:	3330      	adds	r3, #48	; 0x30
 8003ee0:	73fb      	strb	r3, [r7, #15]
	uint8_t AsciiSecondDigit = *number%10+ADD_VALUE_TO_ASCII;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	781a      	ldrb	r2, [r3, #0]
 8003ee6:	4b0e      	ldr	r3, [pc, #56]	; (8003f20 <HAL_LCD_Write_Number+0x60>)
 8003ee8:	fba3 1302 	umull	r1, r3, r3, r2
 8003eec:	08d9      	lsrs	r1, r3, #3
 8003eee:	460b      	mov	r3, r1
 8003ef0:	009b      	lsls	r3, r3, #2
 8003ef2:	440b      	add	r3, r1
 8003ef4:	005b      	lsls	r3, r3, #1
 8003ef6:	1ad3      	subs	r3, r2, r3
 8003ef8:	b2db      	uxtb	r3, r3
 8003efa:	3330      	adds	r3, #48	; 0x30
 8003efc:	73bb      	strb	r3, [r7, #14]
	uint8_t numberAscii [3]= {AsciiFirstDigit, AsciiSecondDigit,'\0'};
 8003efe:	7bfb      	ldrb	r3, [r7, #15]
 8003f00:	723b      	strb	r3, [r7, #8]
 8003f02:	7bbb      	ldrb	r3, [r7, #14]
 8003f04:	727b      	strb	r3, [r7, #9]
 8003f06:	2300      	movs	r3, #0
 8003f08:	72bb      	strb	r3, [r7, #10]
	HAL_LCD_Write_AsciiString(numberAscii,column,page);
 8003f0a:	78ba      	ldrb	r2, [r7, #2]
 8003f0c:	78f9      	ldrb	r1, [r7, #3]
 8003f0e:	f107 0308 	add.w	r3, r7, #8
 8003f12:	4618      	mov	r0, r3
 8003f14:	f7ff ffa4 	bl	8003e60 <HAL_LCD_Write_AsciiString>

	return;
 8003f18:	bf00      	nop
}
 8003f1a:	3710      	adds	r7, #16
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	bd80      	pop	{r7, pc}
 8003f20:	cccccccd 	.word	0xcccccccd

08003f24 <HAL_POT_Init>:
 */
#include "HAL_POT.h"

/*This function initialize the ADC*/
void HAL_POT_Init(void)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	af00      	add	r7, sp, #0
	MX_ADC1_Init();
 8003f28:	f7fc fabe 	bl	80004a8 <MX_ADC1_Init>
	MX_ADC1_Calibration();
 8003f2c:	f7fc fb68 	bl	8000600 <MX_ADC1_Calibration>
	MX_ADC1_Enable();
 8003f30:	f7fc fb56 	bl	80005e0 <MX_ADC1_Enable>
}
 8003f34:	bf00      	nop
 8003f36:	bd80      	pop	{r7, pc}

08003f38 <HAL_POT_GetBinaryValue>:

/*This function returns the ADC value i an 8 bits format*/
uint16_t HAL_POT_GetBinaryValue (uint32_t Channel)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b084      	sub	sp, #16
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
	uint16_t POT_value = 0;
 8003f40:	2300      	movs	r3, #0
 8003f42:	81fb      	strh	r3, [r7, #14]
	MX_ADC1_SetChannel(Channel);
 8003f44:	6878      	ldr	r0, [r7, #4]
 8003f46:	f7fc fb6d 	bl	8000624 <MX_ADC1_SetChannel>
	MX_ADC1_StartConversion();
 8003f4a:	f7fc fb8f 	bl	800066c <MX_ADC1_StartConversion>
	POT_value = MX_ADC1_GetValue();
 8003f4e:	f7fc fba1 	bl	8000694 <MX_ADC1_GetValue>
 8003f52:	4603      	mov	r3, r0
 8003f54:	81fb      	strh	r3, [r7, #14]
	LL_mDelay(10);
 8003f56:	200a      	movs	r0, #10
 8003f58:	f7ff fdd8 	bl	8003b0c <LL_mDelay>

	return POT_value;
 8003f5c:	89fb      	ldrh	r3, [r7, #14]
}
 8003f5e:	4618      	mov	r0, r3
 8003f60:	3710      	adds	r7, #16
 8003f62:	46bd      	mov	sp, r7
 8003f64:	bd80      	pop	{r7, pc}
	...

08003f68 <HAL_POT_Percentage>:
	return POT_VoltageValue;
}

/*This function returns the value of the potentiometer as a percentage*/
uint8_t HAL_POT_Percentage (uint32_t Channel)
{
 8003f68:	b580      	push	{r7, lr}
 8003f6a:	b084      	sub	sp, #16
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]
	uint8_t POT_Percent = 0;
 8003f70:	2300      	movs	r3, #0
 8003f72:	73fb      	strb	r3, [r7, #15]
	uint16_t measure = 0;
 8003f74:	2300      	movs	r3, #0
 8003f76:	81bb      	strh	r3, [r7, #12]

	measure = HAL_POT_GetBinaryValue(Channel);
 8003f78:	6878      	ldr	r0, [r7, #4]
 8003f7a:	f7ff ffdd 	bl	8003f38 <HAL_POT_GetBinaryValue>
 8003f7e:	4603      	mov	r3, r0
 8003f80:	81bb      	strh	r3, [r7, #12]
	POT_Percent = (measure * 100)/POT_MAX_Count;
 8003f82:	89bb      	ldrh	r3, [r7, #12]
 8003f84:	2264      	movs	r2, #100	; 0x64
 8003f86:	fb02 f303 	mul.w	r3, r2, r3
 8003f8a:	4a06      	ldr	r2, [pc, #24]	; (8003fa4 <HAL_POT_Percentage+0x3c>)
 8003f8c:	fb82 1203 	smull	r1, r2, r2, r3
 8003f90:	441a      	add	r2, r3
 8003f92:	11d2      	asrs	r2, r2, #7
 8003f94:	17db      	asrs	r3, r3, #31
 8003f96:	1ad3      	subs	r3, r2, r3
 8003f98:	73fb      	strb	r3, [r7, #15]

	return POT_Percent;
 8003f9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f9c:	4618      	mov	r0, r3
 8003f9e:	3710      	adds	r7, #16
 8003fa0:	46bd      	mov	sp, r7
 8003fa2:	bd80      	pop	{r7, pc}
 8003fa4:	80808081 	.word	0x80808081

08003fa8 <rgb_rojo>:
#include "HAL_RGB.h"
#include "gpio.h"

void rgb_rojo(){
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	af00      	add	r7, sp, #0
	MX_RGB_Red(0);
 8003fac:	2000      	movs	r0, #0
 8003fae:	f7fc fcbb 	bl	8000928 <MX_RGB_Red>
	MX_RGB_Green(1);
 8003fb2:	2001      	movs	r0, #1
 8003fb4:	f7fc fcd4 	bl	8000960 <MX_RGB_Green>
	MX_RGB_Blue(1);
 8003fb8:	2001      	movs	r0, #1
 8003fba:	f7fc fced 	bl	8000998 <MX_RGB_Blue>
}
 8003fbe:	bf00      	nop
 8003fc0:	bd80      	pop	{r7, pc}

08003fc2 <rgb_verde>:
void rgb_verde(){
 8003fc2:	b580      	push	{r7, lr}
 8003fc4:	af00      	add	r7, sp, #0
	MX_RGB_Red(1);
 8003fc6:	2001      	movs	r0, #1
 8003fc8:	f7fc fcae 	bl	8000928 <MX_RGB_Red>
	MX_RGB_Green(0);
 8003fcc:	2000      	movs	r0, #0
 8003fce:	f7fc fcc7 	bl	8000960 <MX_RGB_Green>
	MX_RGB_Blue(1);
 8003fd2:	2001      	movs	r0, #1
 8003fd4:	f7fc fce0 	bl	8000998 <MX_RGB_Blue>
}
 8003fd8:	bf00      	nop
 8003fda:	bd80      	pop	{r7, pc}

08003fdc <rgb_azul>:
void rgb_azul(){
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	af00      	add	r7, sp, #0
	MX_RGB_Red(1);
 8003fe0:	2001      	movs	r0, #1
 8003fe2:	f7fc fca1 	bl	8000928 <MX_RGB_Red>
	MX_RGB_Green(1);
 8003fe6:	2001      	movs	r0, #1
 8003fe8:	f7fc fcba 	bl	8000960 <MX_RGB_Green>
	MX_RGB_Blue(0);
 8003fec:	2000      	movs	r0, #0
 8003fee:	f7fc fcd3 	bl	8000998 <MX_RGB_Blue>
}
 8003ff2:	bf00      	nop
 8003ff4:	bd80      	pop	{r7, pc}

08003ff6 <rgb_amarillo>:
void rgb_amarillo(){
 8003ff6:	b580      	push	{r7, lr}
 8003ff8:	af00      	add	r7, sp, #0
	MX_RGB_Red(0);
 8003ffa:	2000      	movs	r0, #0
 8003ffc:	f7fc fc94 	bl	8000928 <MX_RGB_Red>
	MX_RGB_Green(0);
 8004000:	2000      	movs	r0, #0
 8004002:	f7fc fcad 	bl	8000960 <MX_RGB_Green>
	MX_RGB_Blue(1);
 8004006:	2001      	movs	r0, #1
 8004008:	f7fc fcc6 	bl	8000998 <MX_RGB_Blue>
}
 800400c:	bf00      	nop
 800400e:	bd80      	pop	{r7, pc}

08004010 <rgb_celeste>:
void rgb_celeste(){
 8004010:	b580      	push	{r7, lr}
 8004012:	af00      	add	r7, sp, #0
	MX_RGB_Red(1);
 8004014:	2001      	movs	r0, #1
 8004016:	f7fc fc87 	bl	8000928 <MX_RGB_Red>
	MX_RGB_Green(0);
 800401a:	2000      	movs	r0, #0
 800401c:	f7fc fca0 	bl	8000960 <MX_RGB_Green>
	MX_RGB_Blue(0);
 8004020:	2000      	movs	r0, #0
 8004022:	f7fc fcb9 	bl	8000998 <MX_RGB_Blue>
}
 8004026:	bf00      	nop
 8004028:	bd80      	pop	{r7, pc}

0800402a <rgb_morado>:
void rgb_morado(){
 800402a:	b580      	push	{r7, lr}
 800402c:	af00      	add	r7, sp, #0
	MX_RGB_Red(0);
 800402e:	2000      	movs	r0, #0
 8004030:	f7fc fc7a 	bl	8000928 <MX_RGB_Red>
	MX_RGB_Green(1);
 8004034:	2001      	movs	r0, #1
 8004036:	f7fc fc93 	bl	8000960 <MX_RGB_Green>
	MX_RGB_Blue(0);
 800403a:	2000      	movs	r0, #0
 800403c:	f7fc fcac 	bl	8000998 <MX_RGB_Blue>
}
 8004040:	bf00      	nop
 8004042:	bd80      	pop	{r7, pc}

08004044 <rgb_blanco>:
void rgb_blanco(){
 8004044:	b580      	push	{r7, lr}
 8004046:	af00      	add	r7, sp, #0
	MX_RGB_Red(0);
 8004048:	2000      	movs	r0, #0
 800404a:	f7fc fc6d 	bl	8000928 <MX_RGB_Red>
	MX_RGB_Green(0);
 800404e:	2000      	movs	r0, #0
 8004050:	f7fc fc86 	bl	8000960 <MX_RGB_Green>
	MX_RGB_Blue(0);
 8004054:	2000      	movs	r0, #0
 8004056:	f7fc fc9f 	bl	8000998 <MX_RGB_Blue>
}
 800405a:	bf00      	nop
 800405c:	bd80      	pop	{r7, pc}

0800405e <rgb_apagado>:
void rgb_apagado(){
 800405e:	b580      	push	{r7, lr}
 8004060:	af00      	add	r7, sp, #0
	MX_RGB_Red(1);
 8004062:	2001      	movs	r0, #1
 8004064:	f7fc fc60 	bl	8000928 <MX_RGB_Red>
	MX_RGB_Green(1);
 8004068:	2001      	movs	r0, #1
 800406a:	f7fc fc79 	bl	8000960 <MX_RGB_Green>
	MX_RGB_Blue(1);
 800406e:	2001      	movs	r0, #1
 8004070:	f7fc fc92 	bl	8000998 <MX_RGB_Blue>
}
 8004074:	bf00      	nop
 8004076:	bd80      	pop	{r7, pc}

08004078 <HAL_RTC_Init>:
 */
#include "HAL_RTC.h"

/*This function initialize the RTC module*/
void HAL_RTC_Init(void)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	af00      	add	r7, sp, #0
	MX_RTC_Init();
 800407c:	f7fe fb5e 	bl	800273c <MX_RTC_Init>
	return;
 8004080:	bf00      	nop
}
 8004082:	bd80      	pop	{r7, pc}

08004084 <HAL_Get_ActualTime>:

/*This function returns the actual time, the pointers should be put in the argument as following: hour, minutes, seconds*/
void HAL_Get_ActualTime(uint8_t *hh, uint8_t *mm, uint8_t *ss)
{
 8004084:	b580      	push	{r7, lr}
 8004086:	b084      	sub	sp, #16
 8004088:	af00      	add	r7, sp, #0
 800408a:	60f8      	str	r0, [r7, #12]
 800408c:	60b9      	str	r1, [r7, #8]
 800408e:	607a      	str	r2, [r7, #4]
	MX_RTC_GetTime(hh, mm, ss);
 8004090:	687a      	ldr	r2, [r7, #4]
 8004092:	68b9      	ldr	r1, [r7, #8]
 8004094:	68f8      	ldr	r0, [r7, #12]
 8004096:	f7fe fbd1 	bl	800283c <MX_RTC_GetTime>
	LL_mDelay(50);
 800409a:	2032      	movs	r0, #50	; 0x32
 800409c:	f7ff fd36 	bl	8003b0c <LL_mDelay>
	return;
 80040a0:	bf00      	nop
}
 80040a2:	3710      	adds	r7, #16
 80040a4:	46bd      	mov	sp, r7
 80040a6:	bd80      	pop	{r7, pc}

080040a8 <HAL_Set_ActualTime>:
}

/*This function allow to configure a new actual time, the value of the new time should be put in the argument as
 * following: hour, minutes, seconds*/
void HAL_Set_ActualTime(uint8_t hh, uint8_t mm, uint8_t ss)
{
 80040a8:	b580      	push	{r7, lr}
 80040aa:	b082      	sub	sp, #8
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	4603      	mov	r3, r0
 80040b0:	71fb      	strb	r3, [r7, #7]
 80040b2:	460b      	mov	r3, r1
 80040b4:	71bb      	strb	r3, [r7, #6]
 80040b6:	4613      	mov	r3, r2
 80040b8:	717b      	strb	r3, [r7, #5]
	MX_RTC_SetTime(hh, mm, ss);
 80040ba:	797a      	ldrb	r2, [r7, #5]
 80040bc:	79b9      	ldrb	r1, [r7, #6]
 80040be:	79fb      	ldrb	r3, [r7, #7]
 80040c0:	4618      	mov	r0, r3
 80040c2:	f7fe fc19 	bl	80028f8 <MX_RTC_SetTime>
	LL_mDelay(50);
 80040c6:	2032      	movs	r0, #50	; 0x32
 80040c8:	f7ff fd20 	bl	8003b0c <LL_mDelay>
	return;
 80040cc:	bf00      	nop
}
 80040ce:	3708      	adds	r7, #8
 80040d0:	46bd      	mov	sp, r7
 80040d2:	bd80      	pop	{r7, pc}

080040d4 <HAL_TEMPSen_Init>:
 *      Author: carlo
 */
#include "HAL_TEMPSen.h"

void HAL_TEMPSen_Init()
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	af00      	add	r7, sp, #0
	MX_I2C1_Init();
 80040d8:	f7fc fdc8 	bl	8000c6c <MX_I2C1_Init>
	return;
 80040dc:	bf00      	nop
}
 80040de:	bd80      	pop	{r7, pc}

080040e0 <HAL_TEMPSen_ReadTemperature>:

uint8_t HAL_TEMPSen_ReadTemperature(void)
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	b086      	sub	sp, #24
 80040e4:	af00      	add	r7, sp, #0
	  uint16_t measure = 0x00;
 80040e6:	2300      	movs	r3, #0
 80040e8:	82fb      	strh	r3, [r7, #22]
	  float tempConv = 0.0;
 80040ea:	f04f 0300 	mov.w	r3, #0
 80040ee:	60fb      	str	r3, [r7, #12]
	  uint8_t data[2];
	  uint8_t temp = 0;
 80040f0:	2300      	movs	r3, #0
 80040f2:	72fb      	strb	r3, [r7, #11]
	  data [0]= LM75B_CMD_Temp;
 80040f4:	2300      	movs	r3, #0
 80040f6:	723b      	strb	r3, [r7, #8]
	  MX_I2C1_Write(1, data, TEMP_Sens_ADDR);
 80040f8:	f107 0308 	add.w	r3, r7, #8
 80040fc:	2290      	movs	r2, #144	; 0x90
 80040fe:	4619      	mov	r1, r3
 8004100:	2001      	movs	r0, #1
 8004102:	f7fc fe79 	bl	8000df8 <MX_I2C1_Write>
	  MX_I2C_Read(2, data, TEMP_Sens_ADDR);
 8004106:	f107 0308 	add.w	r3, r7, #8
 800410a:	2290      	movs	r2, #144	; 0x90
 800410c:	4619      	mov	r1, r3
 800410e:	2002      	movs	r0, #2
 8004110:	f7fc fe3e 	bl	8000d90 <MX_I2C_Read>

	  for (int i=0; i<2; i++)
 8004114:	2300      	movs	r3, #0
 8004116:	613b      	str	r3, [r7, #16]
 8004118:	e010      	b.n	800413c <HAL_TEMPSen_ReadTemperature+0x5c>
	  {
		  if(i==0)
 800411a:	693b      	ldr	r3, [r7, #16]
 800411c:	2b00      	cmp	r3, #0
 800411e:	d105      	bne.n	800412c <HAL_TEMPSen_ReadTemperature+0x4c>
		  {
			  measure = data[0];
 8004120:	7a3b      	ldrb	r3, [r7, #8]
 8004122:	82fb      	strh	r3, [r7, #22]
			  measure = measure << 8;
 8004124:	8afb      	ldrh	r3, [r7, #22]
 8004126:	021b      	lsls	r3, r3, #8
 8004128:	82fb      	strh	r3, [r7, #22]
 800412a:	e004      	b.n	8004136 <HAL_TEMPSen_ReadTemperature+0x56>
		  }else
		  {
			  measure = measure | (data[1]);
 800412c:	7a7b      	ldrb	r3, [r7, #9]
 800412e:	b29a      	uxth	r2, r3
 8004130:	8afb      	ldrh	r3, [r7, #22]
 8004132:	4313      	orrs	r3, r2
 8004134:	82fb      	strh	r3, [r7, #22]
	  for (int i=0; i<2; i++)
 8004136:	693b      	ldr	r3, [r7, #16]
 8004138:	3301      	adds	r3, #1
 800413a:	613b      	str	r3, [r7, #16]
 800413c:	693b      	ldr	r3, [r7, #16]
 800413e:	2b01      	cmp	r3, #1
 8004140:	ddeb      	ble.n	800411a <HAL_TEMPSen_ReadTemperature+0x3a>
		  }
	  }
	  measure = measure >> 5;
 8004142:	8afb      	ldrh	r3, [r7, #22]
 8004144:	095b      	lsrs	r3, r3, #5
 8004146:	82fb      	strh	r3, [r7, #22]
	  tempConv = (float)(measure)*0.125;
 8004148:	8afb      	ldrh	r3, [r7, #22]
 800414a:	ee07 3a90 	vmov	s15, r3
 800414e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004152:	eeb4 7a00 	vmov.f32	s14, #64	; 0x3e000000  0.125
 8004156:	ee67 7a87 	vmul.f32	s15, s15, s14
 800415a:	edc7 7a03 	vstr	s15, [r7, #12]
	  temp = (uint8_t)tempConv;
 800415e:	edd7 7a03 	vldr	s15, [r7, #12]
 8004162:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004166:	edc7 7a01 	vstr	s15, [r7, #4]
 800416a:	793b      	ldrb	r3, [r7, #4]
 800416c:	72fb      	strb	r3, [r7, #11]

	  return temp;
 800416e:	7afb      	ldrb	r3, [r7, #11]
}
 8004170:	4618      	mov	r0, r3
 8004172:	3718      	adds	r7, #24
 8004174:	46bd      	mov	sp, r7
 8004176:	bd80      	pop	{r7, pc}

08004178 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004178:	f8df d034 	ldr.w	sp, [pc, #52]	; 80041b0 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800417c:	480d      	ldr	r0, [pc, #52]	; (80041b4 <LoopForever+0x6>)
  ldr r1, =_edata
 800417e:	490e      	ldr	r1, [pc, #56]	; (80041b8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004180:	4a0e      	ldr	r2, [pc, #56]	; (80041bc <LoopForever+0xe>)
  movs r3, #0
 8004182:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004184:	e002      	b.n	800418c <LoopCopyDataInit>

08004186 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004186:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004188:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800418a:	3304      	adds	r3, #4

0800418c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800418c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800418e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004190:	d3f9      	bcc.n	8004186 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004192:	4a0b      	ldr	r2, [pc, #44]	; (80041c0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004194:	4c0b      	ldr	r4, [pc, #44]	; (80041c4 <LoopForever+0x16>)
  movs r3, #0
 8004196:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004198:	e001      	b.n	800419e <LoopFillZerobss>

0800419a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800419a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800419c:	3204      	adds	r2, #4

0800419e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800419e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80041a0:	d3fb      	bcc.n	800419a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80041a2:	f7fe fd8f 	bl	8002cc4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80041a6:	f000 f811 	bl	80041cc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80041aa:	f7fd f8c7 	bl	800133c <main>

080041ae <LoopForever>:

LoopForever:
    b LoopForever
 80041ae:	e7fe      	b.n	80041ae <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80041b0:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 80041b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80041b8:	20000704 	.word	0x20000704
  ldr r2, =_sidata
 80041bc:	0800426c 	.word	0x0800426c
  ldr r2, =_sbss
 80041c0:	20000704 	.word	0x20000704
  ldr r4, =_ebss
 80041c4:	2000074c 	.word	0x2000074c

080041c8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80041c8:	e7fe      	b.n	80041c8 <ADC1_2_IRQHandler>
	...

080041cc <__libc_init_array>:
 80041cc:	b570      	push	{r4, r5, r6, lr}
 80041ce:	4e0d      	ldr	r6, [pc, #52]	; (8004204 <__libc_init_array+0x38>)
 80041d0:	4c0d      	ldr	r4, [pc, #52]	; (8004208 <__libc_init_array+0x3c>)
 80041d2:	1ba4      	subs	r4, r4, r6
 80041d4:	10a4      	asrs	r4, r4, #2
 80041d6:	2500      	movs	r5, #0
 80041d8:	42a5      	cmp	r5, r4
 80041da:	d109      	bne.n	80041f0 <__libc_init_array+0x24>
 80041dc:	4e0b      	ldr	r6, [pc, #44]	; (800420c <__libc_init_array+0x40>)
 80041de:	4c0c      	ldr	r4, [pc, #48]	; (8004210 <__libc_init_array+0x44>)
 80041e0:	f000 f820 	bl	8004224 <_init>
 80041e4:	1ba4      	subs	r4, r4, r6
 80041e6:	10a4      	asrs	r4, r4, #2
 80041e8:	2500      	movs	r5, #0
 80041ea:	42a5      	cmp	r5, r4
 80041ec:	d105      	bne.n	80041fa <__libc_init_array+0x2e>
 80041ee:	bd70      	pop	{r4, r5, r6, pc}
 80041f0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80041f4:	4798      	blx	r3
 80041f6:	3501      	adds	r5, #1
 80041f8:	e7ee      	b.n	80041d8 <__libc_init_array+0xc>
 80041fa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80041fe:	4798      	blx	r3
 8004200:	3501      	adds	r5, #1
 8004202:	e7f2      	b.n	80041ea <__libc_init_array+0x1e>
 8004204:	08004264 	.word	0x08004264
 8004208:	08004264 	.word	0x08004264
 800420c:	08004264 	.word	0x08004264
 8004210:	08004268 	.word	0x08004268

08004214 <memset>:
 8004214:	4402      	add	r2, r0
 8004216:	4603      	mov	r3, r0
 8004218:	4293      	cmp	r3, r2
 800421a:	d100      	bne.n	800421e <memset+0xa>
 800421c:	4770      	bx	lr
 800421e:	f803 1b01 	strb.w	r1, [r3], #1
 8004222:	e7f9      	b.n	8004218 <memset+0x4>

08004224 <_init>:
 8004224:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004226:	bf00      	nop
 8004228:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800422a:	bc08      	pop	{r3}
 800422c:	469e      	mov	lr, r3
 800422e:	4770      	bx	lr

08004230 <_fini>:
 8004230:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004232:	bf00      	nop
 8004234:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004236:	bc08      	pop	{r3}
 8004238:	469e      	mov	lr, r3
 800423a:	4770      	bx	lr
