%Warning-UNUSEDSIGNAL: //openlane/designs/RV32_pipelined/src/cpu.v:11:13: Bits of signal are not used: 'pc'[31:9,1:0]
                                                                        : ... In instance cpu
   11 | wire [31:0] pc, pcEX;
      |             ^~
                       ... For warning description see https://verilator.org/warn/UNUSEDSIGNAL?v=5.009
                       ... Use "/* verilator lint_off UNUSEDSIGNAL */" and lint_on around source to disable this message.
%Warning-UNUSEDSIGNAL: //openlane/designs/RV32_pipelined/src/Datapath.v:10:19: Bits of signal are not used: 'cwordID'[12:0]
                                                                             : ... In instance cpu.dp
   10 | input wire [22:0] cwordID, cwordEX, cwordMEM, cwordWB;
      |                   ^~~~~~~
%Warning-UNUSEDSIGNAL: //openlane/designs/RV32_pipelined/src/Datapath.v:10:28: Bits of signal are not used: 'cwordEX'[12:8]
                                                                             : ... In instance cpu.dp
   10 | input wire [22:0] cwordID, cwordEX, cwordMEM, cwordWB;
      |                            ^~~~~~~
%Warning-UNUSEDSIGNAL: //openlane/designs/RV32_pipelined/src/Datapath.v:10:37: Bits of signal are not used: 'cwordMEM'[17:13,7]
                                                                             : ... In instance cpu.dp
   10 | input wire [22:0] cwordID, cwordEX, cwordMEM, cwordWB;
      |                                     ^~~~~~~~
%Warning-UNUSEDSIGNAL: //openlane/designs/RV32_pipelined/src/Datapath.v:10:47: Bits of signal are not used: 'cwordWB'[22:13,7:4]
                                                                             : ... In instance cpu.dp
   10 | input wire [22:0] cwordID, cwordEX, cwordMEM, cwordWB;
      |                                               ^~~~~~~
%Warning-UNUSEDSIGNAL: //openlane/designs/RV32_pipelined/src/instr_dec.v:4:19: Bits of signal are not used: 'inst'[31,29:25,1:0]
                                                                             : ... In instance cpu.cu.instr_decWB
    4 | input wire [31:0] inst;
      |                   ^~~~
%Warning-UNUSEDSIGNAL: //openlane/designs/RV32_pipelined/src/pc_updater.v:8:17: Signal is not used: 'rst'
                                                                              : ... In instance cpu.cu.pc_updater
    8 | input wire clk, rst;  
      |                 ^~~
%Warning-UNUSEDSIGNAL: //openlane/designs/RV32_pipelined/src/pc_updater.v:13:19: Bits of signal are not used: 'cword'[22:7]
                                                                               : ... In instance cpu.cu.pc_updater
   13 | input wire [22:0] cword;
      |                   ^~~~~
%Warning-UNUSEDSIGNAL: //openlane/designs/RV32_pipelined/src/pc_updater.v:32:13: Bits of signal are not used: 'S'[1:0]
                                                                               : ... In instance cpu.cu.pc_updater
   32 | wire [31:0] S;
      |             ^
%Warning-UNUSEDSIGNAL: //openlane/designs/RV32_pipelined/src/pc_updater.v:33:6: Signal is not used: 'Cout'
                                                                              : ... In instance cpu.cu.pc_updater
   33 | wire Cout;
      |      ^~~~
%Warning-UNUSEDSIGNAL: //openlane/designs/RV32_pipelined/src/immed_gen.v:5:19: Bits of signal are not used: 'cword'[22:4]
                                                                             : ... In instance cpu.cu.immed_genMEM
    5 | input wire [22:0] cword;
      |                   ^~~~~
%Warning-UNUSEDSIGNAL: //openlane/designs/RV32_pipelined/src/immed_gen.v:6:19: Bits of signal are not used: 'inst'[6:0]
                                                                             : ... In instance cpu.cu.immed_genMEM
    6 | input wire [31:0] inst;
      |                   ^~~~
%Warning-UNUSEDSIGNAL: //openlane/designs/RV32_pipelined/src/ALU_LL.v:9:10: Signal is not driven, nor used: 'carry_out'
                                                                          : ... In instance cpu.dp.funit.alu
    9 |     wire carry_out;
      |          ^~~~~~~~~
%Warning-UNUSEDPARAM: //openlane/designs/RV32_pipelined/src/ALU_LL.v:19:5: Parameter is not used: 'ADD'
                                                                         : ... In instance cpu.dp.funit.alu
   19 |     ADD = 4'b0000,
      |     ^~~
%Warning-UNUSEDPARAM: //openlane/designs/RV32_pipelined/src/ALU_LL.v:20:5: Parameter is not used: 'SUB'
                                                                         : ... In instance cpu.dp.funit.alu
   20 |     SUB = 4'b0001,
      |     ^~~
%Warning-UNUSEDPARAM: //openlane/designs/RV32_pipelined/src/ALU_LL.v:21:5: Parameter is not used: 'XOR'
                                                                         : ... In instance cpu.dp.funit.alu
   21 |     XOR = 4'b1000,
      |     ^~~
%Warning-UNUSEDPARAM: //openlane/designs/RV32_pipelined/src/ALU_LL.v:22:5: Parameter is not used: 'OR'
                                                                         : ... In instance cpu.dp.funit.alu
   22 |     OR =  4'b1100,
      |     ^~
%Warning-UNUSEDPARAM: //openlane/designs/RV32_pipelined/src/ALU_LL.v:23:5: Parameter is not used: 'AND'
                                                                         : ... In instance cpu.dp.funit.alu
   23 |     AND = 4'b1110;
      |     ^~~
%Warning-UNUSEDSIGNAL: //openlane/designs/RV32_pipelined/src/ALU_LL.v:25:24: Bits of signal are not used: 'A_signed'[30:0]
                                                                           : ... In instance cpu.dp.funit.alu
   25 |     wire signed [31:0] A_signed, B_signed;
      |                        ^~~~~~~~
%Warning-UNUSEDSIGNAL: //openlane/designs/RV32_pipelined/src/ALU_LL.v:25:34: Bits of signal are not used: 'B_signed'[30:0]
                                                                           : ... In instance cpu.dp.funit.alu
   25 |     wire signed [31:0] A_signed, B_signed;
      |                                  ^~~~~~~~
%Warning-UNUSEDGENVAR: //openlane/designs/RV32_pipelined/src/shift_right.v:15:9: Genvar is not used: 'k'
                                                                               : ... In instance cpu.dp.funit.s.sr
   15 |  genvar k;
      |         ^
%Warning-SYNCASYNCNET: //openlane/designs/RV32_pipelined/src/cpu.v:5:12: Signal flopped as both synchronous and async: 'rst'
                       //openlane/designs/RV32_pipelined/src/pipeline_reg.v:17:13: ... Location of async usage
   17 |        if (!rst) begin
      |             ^~~
                       //openlane/designs/RV32_pipelined/src/data_mem.v:42:23: ... Location of sync usage
   42 |            if (we0 && rst) begin
      |                       ^~~
%Warning-UNOPTFLAT: //openlane/designs/RV32_pipelined/src/shift_right.v:12:239: Signal unoptimizable: Circular combinational logic: 'cpu.dp.funit.s.sr.muxconnector'
   12 |  wire [($clog2(data_length) >= 0 ? (($clog2(data_length) + 1) * data_length) - 1 : ((1 - $clog2(data_length)) * data_length) + (($clog2(data_length) * data_length) - 1)):($clog2(data_length) >= 0 ? 0 : $clog2(data_length) * data_length)] muxconnector;
      |                                                                                                                                                                                                                                               ^~~~~~~~~~~~
                    //openlane/designs/RV32_pipelined/src/shift_right.v:12:239:      Example path: cpu.dp.funit.s.sr.muxconnector
                    //openlane/designs/RV32_pipelined/src/mux_2to1.v:6:19:      Example path: ASSIGNW
                    //openlane/designs/RV32_pipelined/src/mux_2to1.v:2:45:      Example path: cpu.dp.funit.s.sr.__Vcellout__genblk1[4].genblk1[31].genblk1.mx__o_mux
                    //openlane/designs/RV32_pipelined/src/mux_2to1.v:2:45:      Example path: ASSIGNW
                    //openlane/designs/RV32_pipelined/src/shift_right.v:12:239:      Example path: cpu.dp.funit.s.sr.muxconnector
