<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SSS Orbital: File Members</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="Logo.png"/></td>
  <td id="projectalign">
   <div id="projectname">SSS Orbital<span id="projectnumber">&#160;v1.0.0</span>
   </div>
   <div id="projectbrief">API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('globals_defs_p.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="contents">
&#160;

<h3><a id="index_p" name="index_p"></a>- p -</h3><ul>
<li>PACKAGE_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#ga88fc8a2912bd1ac72c6eddb456f0b096">stm32l476xx.h</a></li>
<li>PERIPH_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">stm32l476xx.h</a></li>
<li>PERIPH_BB_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">stm32l476xx.h</a></li>
<li>PWR_CR1_DBP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga09950f76d292eb9d01f72dd825082f1b">stm32l476xx.h</a></li>
<li>PWR_CR1_DBP_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5f70526c8d2411d1172df0c8830e5689">stm32l476xx.h</a></li>
<li>PWR_CR1_LPMS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf533ae177088e3bea24206d65fdb8989">stm32l476xx.h</a></li>
<li>PWR_CR1_LPMS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d48b051fd88b83b1aab4183f901aa6a">stm32l476xx.h</a></li>
<li>PWR_CR1_LPMS_SHUTDOWN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a0f919c420ee00308da622a9114098e">stm32l476xx.h</a></li>
<li>PWR_CR1_LPMS_SHUTDOWN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga969144261924adca8e8ef16a64d8e5cb">stm32l476xx.h</a></li>
<li>PWR_CR1_LPMS_STANDBY&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac735f4a9afc62e1bb440a8a1a754b318">stm32l476xx.h</a></li>
<li>PWR_CR1_LPMS_STANDBY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0caae1ab755b7eb1d11d66b15021b69a">stm32l476xx.h</a></li>
<li>PWR_CR1_LPMS_STOP0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe01dba9de82ae058e04184f51850807">stm32l476xx.h</a></li>
<li>PWR_CR1_LPMS_STOP1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga79135a6c5f478987105f2a8855799c4b">stm32l476xx.h</a></li>
<li>PWR_CR1_LPMS_STOP1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga004e217141dd15b482659956bd30a759">stm32l476xx.h</a></li>
<li>PWR_CR1_LPMS_STOP2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga99c067f922a3d2e2d33266caa197c0b3">stm32l476xx.h</a></li>
<li>PWR_CR1_LPMS_STOP2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f3ba2ca1bdaf842b7aab79647ac26a5">stm32l476xx.h</a></li>
<li>PWR_CR1_LPR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa4f44f2d21d09b8200203851c6b7bac5">stm32l476xx.h</a></li>
<li>PWR_CR1_LPR_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga19c07c31ef996836fa71bf90ced48760">stm32l476xx.h</a></li>
<li>PWR_CR1_VOS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac0de060b7b7fbbb12926c28cf5252c61">stm32l476xx.h</a></li>
<li>PWR_CR1_VOS_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e74cd6e5c3d16efc03c27d75a4624cb">stm32l476xx.h</a></li>
<li>PWR_CR1_VOS_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaacc72946b4e421a4279cd7340f3135db">stm32l476xx.h</a></li>
<li>PWR_CR1_VOS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5dfbe64c96ed67690ff013965877df4d">stm32l476xx.h</a></li>
<li>PWR_CR2_IOSV&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae9d8006d773791870872b8b318f3ac14">stm32l476xx.h</a></li>
<li>PWR_CR2_IOSV_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga364a5f31612c683509ea6ff169ceb019">stm32l476xx.h</a></li>
<li>PWR_CR2_PLS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4b697d94b29f811dca702a8dfcd8266">stm32l476xx.h</a></li>
<li>PWR_CR2_PLS_LEV0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5001fe6c480f9743f9bd0ddb722617a9">stm32l476xx.h</a></li>
<li>PWR_CR2_PLS_LEV1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d2572eaaeb79bb0b5fc42cb1e2c9337">stm32l476xx.h</a></li>
<li>PWR_CR2_PLS_LEV1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d74fd5d4d95edc3dcb5783b5f9f3c96">stm32l476xx.h</a></li>
<li>PWR_CR2_PLS_LEV2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f5a92514e4567705daad5627591219e">stm32l476xx.h</a></li>
<li>PWR_CR2_PLS_LEV2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadfb1c9c18580e2c0a8decc7f289c3c7b">stm32l476xx.h</a></li>
<li>PWR_CR2_PLS_LEV3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga325fe32e32cc165ce8a85111a4ee02ab">stm32l476xx.h</a></li>
<li>PWR_CR2_PLS_LEV3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f2ec0508330810bc9f440a41ffd54e5">stm32l476xx.h</a></li>
<li>PWR_CR2_PLS_LEV4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga783b9dfbff88a44b12a9badf34786cf5">stm32l476xx.h</a></li>
<li>PWR_CR2_PLS_LEV4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab162707e8817679abd4a29b0b166d94e">stm32l476xx.h</a></li>
<li>PWR_CR2_PLS_LEV5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4009091a783a864b3872617ab8850201">stm32l476xx.h</a></li>
<li>PWR_CR2_PLS_LEV5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e956cba9069b626a148459ca54b8841">stm32l476xx.h</a></li>
<li>PWR_CR2_PLS_LEV6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaaa854c75dece3276eed0159a6cc22dc">stm32l476xx.h</a></li>
<li>PWR_CR2_PLS_LEV6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaba3ffa6118482f0f799f0331f6e8aa6f">stm32l476xx.h</a></li>
<li>PWR_CR2_PLS_LEV7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b26aec876888d8eded6a0b36192125a">stm32l476xx.h</a></li>
<li>PWR_CR2_PLS_LEV7_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga963742e2c2d7da7c89bce4abf872d999">stm32l476xx.h</a></li>
<li>PWR_CR2_PLS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaad8d978a187bb09239f2208baa0416a3">stm32l476xx.h</a></li>
<li>PWR_CR2_PVDE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaabd4b7fcf83841d5063a413eb6557bd8">stm32l476xx.h</a></li>
<li>PWR_CR2_PVDE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace8d26c78f270844dbe4d7136d7379b4">stm32l476xx.h</a></li>
<li>PWR_CR2_PVME&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6646b75407dc35a5be0d9599124d495">stm32l476xx.h</a></li>
<li>PWR_CR2_PVME1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9e924cc135e38863ef1341c784fa4683">stm32l476xx.h</a></li>
<li>PWR_CR2_PVME1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaffcd999c28573385415c890cc13ec79a">stm32l476xx.h</a></li>
<li>PWR_CR2_PVME2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga16e14385cd15086e42ecb8a7d85f3d4c">stm32l476xx.h</a></li>
<li>PWR_CR2_PVME2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad8ebdddac278bc35544a57a04a2f1edc">stm32l476xx.h</a></li>
<li>PWR_CR2_PVME3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga80af65fcb8afdaf6bbe6c2effabbac8c">stm32l476xx.h</a></li>
<li>PWR_CR2_PVME3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6e97d48b7fb78a6c61f2ad2a167dd42b">stm32l476xx.h</a></li>
<li>PWR_CR2_PVME4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc43a7ec26ef48575ec9bc3b5ca80780">stm32l476xx.h</a></li>
<li>PWR_CR2_PVME4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadbbb1bd5671e9bfef4a61f7a27880a03">stm32l476xx.h</a></li>
<li>PWR_CR2_PVME_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga290b2b19abf9680dfa60b751036d073b">stm32l476xx.h</a></li>
<li>PWR_CR2_USV&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga54c0c5d806608cabfc4e1b32e404b0fa">stm32l476xx.h</a></li>
<li>PWR_CR2_USV_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f38b2bdcb602072e2751cdf0c77aa51">stm32l476xx.h</a></li>
<li>PWR_CR3_APC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae2217dfc0235df242e58c074f5f3f4de">stm32l476xx.h</a></li>
<li>PWR_CR3_APC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4fb4b1ac74fe4a4c00d10e4e0e002532">stm32l476xx.h</a></li>
<li>PWR_CR3_EIWUL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga75f500918c09da1102b73a7811099648">stm32l476xx.h</a></li>
<li>PWR_CR3_EIWUL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac399f57ad4513125f3d8c73e7016bac9">stm32l476xx.h</a></li>
<li>PWR_CR3_EWUP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafd81a36df9d6c650511a6b4670707748">stm32l476xx.h</a></li>
<li>PWR_CR3_EWUP1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ba5b1bb0f7578bd4df5ffd485dad6f7">stm32l476xx.h</a></li>
<li>PWR_CR3_EWUP1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga582515d6641006a10ae00fcf387fec7b">stm32l476xx.h</a></li>
<li>PWR_CR3_EWUP2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga036dea83addcbda947918308749aef3e">stm32l476xx.h</a></li>
<li>PWR_CR3_EWUP2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab27d5233849940e027f97c8a9319cebb">stm32l476xx.h</a></li>
<li>PWR_CR3_EWUP3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga16bb381527e4565b3bd417c173bde522">stm32l476xx.h</a></li>
<li>PWR_CR3_EWUP3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5267c22e9f610ffc0173a8e22a296728">stm32l476xx.h</a></li>
<li>PWR_CR3_EWUP4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga05117e0615c20ef3d154b6e1381d88f3">stm32l476xx.h</a></li>
<li>PWR_CR3_EWUP4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac0490649114bfda685bde9aef8574ec3">stm32l476xx.h</a></li>
<li>PWR_CR3_EWUP5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac667974055c71c7b08e3ac108aa038df">stm32l476xx.h</a></li>
<li>PWR_CR3_EWUP5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8be368dc5402679cb39a078b8d86fb09">stm32l476xx.h</a></li>
<li>PWR_CR3_EWUP_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee069d3f1c0f287f7af6690f9fba6011">stm32l476xx.h</a></li>
<li>PWR_CR3_RRS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5cd066e703bf15c5cde88b673f99686f">stm32l476xx.h</a></li>
<li>PWR_CR3_RRS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad0c446f9b9c946e08323166f8cd66feb">stm32l476xx.h</a></li>
<li>PWR_CR4_EXT_SMPS_ON&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa1b008eb9fe9113073ee1f4cdd37e8f2">stm32l476xx.h</a></li>
<li>PWR_CR4_EXT_SMPS_ON_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3e2fcd24ad0bb8b2c6629585b2d8efa4">stm32l476xx.h</a></li>
<li>PWR_CR4_VBE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7cb65a447514614845b72f00250728cb">stm32l476xx.h</a></li>
<li>PWR_CR4_VBE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga349a505f85065abfe716cd1fd35539b4">stm32l476xx.h</a></li>
<li>PWR_CR4_VBRS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6932c5d73145f26e380271c73ac97a8f">stm32l476xx.h</a></li>
<li>PWR_CR4_VBRS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1019e7736b4ba30c1e7c2275f5a104b">stm32l476xx.h</a></li>
<li>PWR_CR4_WP1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafbb881b2131d164390abd9046375a465">stm32l476xx.h</a></li>
<li>PWR_CR4_WP1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3b70dec55bf73ec4176568e1942d71a">stm32l476xx.h</a></li>
<li>PWR_CR4_WP2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga633d809286b1e03055734e7eb447b00e">stm32l476xx.h</a></li>
<li>PWR_CR4_WP2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaecbcb453b609f134e765aaa19f46f2c9">stm32l476xx.h</a></li>
<li>PWR_CR4_WP3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a3b7f0e80a3db7c58fcabcb4c6c0358">stm32l476xx.h</a></li>
<li>PWR_CR4_WP3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga689e4bad5f1bc94a3cda907c478a9acf">stm32l476xx.h</a></li>
<li>PWR_CR4_WP4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6eeb1e8d0f91ac9c298ba6adbb297744">stm32l476xx.h</a></li>
<li>PWR_CR4_WP4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad81be4a9bea91ccbece744597c04c6d6">stm32l476xx.h</a></li>
<li>PWR_CR4_WP5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac81b32ad6cd95dab9691cde2fa3462e5">stm32l476xx.h</a></li>
<li>PWR_CR4_WP5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d0d324279bc55eafa64293c70793c3c">stm32l476xx.h</a></li>
<li>PWR_PDCRA_PA0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe33ba93d8caeda571f2d255494f2caa">stm32l476xx.h</a></li>
<li>PWR_PDCRA_PA0_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga53e3de4f8ac77a779a98b3aa3080a64d">stm32l476xx.h</a></li>
<li>PWR_PDCRA_PA1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae89c2b6bcc82f0c028e3e04e393cf264">stm32l476xx.h</a></li>
<li>PWR_PDCRA_PA10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb64169709bc6bb557076f5a85fe1504">stm32l476xx.h</a></li>
<li>PWR_PDCRA_PA10_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga275d31c4a20ced7408cb555667c1d425">stm32l476xx.h</a></li>
<li>PWR_PDCRA_PA11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga39758c425db38f7ae510c37b9e64722c">stm32l476xx.h</a></li>
<li>PWR_PDCRA_PA11_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad3af2137078270558bd54576674e11c8">stm32l476xx.h</a></li>
<li>PWR_PDCRA_PA12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga91911c5d20a197108c51537b04958b02">stm32l476xx.h</a></li>
<li>PWR_PDCRA_PA12_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga088f08cd4ff10d16a3e8233d50082e40">stm32l476xx.h</a></li>
<li>PWR_PDCRA_PA14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab64428d4a9dab9efce521cd7d923af64">stm32l476xx.h</a></li>
<li>PWR_PDCRA_PA14_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga700d6c54773f659bc57c38afeb86bf51">stm32l476xx.h</a></li>
<li>PWR_PDCRA_PA1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa539589ee6592bc1f92bc036675162e6">stm32l476xx.h</a></li>
<li>PWR_PDCRA_PA2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga771a8cc2433de6e3190618a12211d750">stm32l476xx.h</a></li>
<li>PWR_PDCRA_PA2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc7cc88265568e8ef7b0e8978eeaa3f4">stm32l476xx.h</a></li>
<li>PWR_PDCRA_PA3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c253f1fdca9a3927853daad5031d351">stm32l476xx.h</a></li>
<li>PWR_PDCRA_PA3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab44ba6d2692ecba3213aaf1236f6a985">stm32l476xx.h</a></li>
<li>PWR_PDCRA_PA4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3760e2a24c021505475f49022333a96c">stm32l476xx.h</a></li>
<li>PWR_PDCRA_PA4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a027d892d2f7122794c13c4d937140d">stm32l476xx.h</a></li>
<li>PWR_PDCRA_PA5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadc699a7651005b7b93e4fae230b3ef2e">stm32l476xx.h</a></li>
<li>PWR_PDCRA_PA5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0bfb96db542041102de79fc11bb01d06">stm32l476xx.h</a></li>
<li>PWR_PDCRA_PA6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4dca195c3d39108d4e9feb4f1fa431c5">stm32l476xx.h</a></li>
<li>PWR_PDCRA_PA6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga518779284420c211407770d6f434c901">stm32l476xx.h</a></li>
<li>PWR_PDCRA_PA7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf09275b29798705676d45c9c785f9976">stm32l476xx.h</a></li>
<li>PWR_PDCRA_PA7_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9df96cb99663dc62934da321aaecf8b1">stm32l476xx.h</a></li>
<li>PWR_PDCRA_PA8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4bcf52d2e7e1c34d4ea601c3ceddd04d">stm32l476xx.h</a></li>
<li>PWR_PDCRA_PA8_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93a982eda80652cae76ed398ca60ccd0">stm32l476xx.h</a></li>
<li>PWR_PDCRA_PA9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga88e244d97c388adb98fd406c08666f24">stm32l476xx.h</a></li>
<li>PWR_PDCRA_PA9_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga089cccb2c6553fa1b178e4e0ba9220ad">stm32l476xx.h</a></li>
<li>PWR_PDCRB_PB0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3bdff78a4b11bef7547e0d893ee7b7d5">stm32l476xx.h</a></li>
<li>PWR_PDCRB_PB0_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga15a6344178b5b993cc95a9be40746d0a">stm32l476xx.h</a></li>
<li>PWR_PDCRB_PB1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga70a3b62e431b262b4d225d25d2ec1feb">stm32l476xx.h</a></li>
<li>PWR_PDCRB_PB10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34ce803d2dafb5f99c5b621222a8ccda">stm32l476xx.h</a></li>
<li>PWR_PDCRB_PB10_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga43185721139c1f82cce33f0c559a333a">stm32l476xx.h</a></li>
<li>PWR_PDCRB_PB11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadeadd3241eb26dd0de6ad44ac878ffed">stm32l476xx.h</a></li>
<li>PWR_PDCRB_PB11_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6e8b8e6e89b9257dbf271de2a70039ec">stm32l476xx.h</a></li>
<li>PWR_PDCRB_PB12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac812e3841c1d2c7e3f17be6934b17754">stm32l476xx.h</a></li>
<li>PWR_PDCRB_PB12_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7108f4c1f332fb89e49cec215be82a6f">stm32l476xx.h</a></li>
<li>PWR_PDCRB_PB13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga194138623bfc79166685917211cf171c">stm32l476xx.h</a></li>
<li>PWR_PDCRB_PB13_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b6a69d9995a4bb0349c3abc06455109">stm32l476xx.h</a></li>
<li>PWR_PDCRB_PB14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1da678c53f34c77f39409eda53f793e2">stm32l476xx.h</a></li>
<li>PWR_PDCRB_PB14_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabc0f6e2f3d4d1924889bcd59d2e3f9c4">stm32l476xx.h</a></li>
<li>PWR_PDCRB_PB15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71a53829f108029eaef213068691ea2f">stm32l476xx.h</a></li>
<li>PWR_PDCRB_PB15_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b170531e58f4b880cd586eb0aa0b8d7">stm32l476xx.h</a></li>
<li>PWR_PDCRB_PB1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga79729f14980ea1adcac3e0137ad4f6ec">stm32l476xx.h</a></li>
<li>PWR_PDCRB_PB2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga646605e005f43ead924a6fc563fddf0a">stm32l476xx.h</a></li>
<li>PWR_PDCRB_PB2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga185a1fcee5d53fd424293212fc69a67c">stm32l476xx.h</a></li>
<li>PWR_PDCRB_PB3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga17c1856e03317e444f6b5f4a54072790">stm32l476xx.h</a></li>
<li>PWR_PDCRB_PB3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06e013f883e0f8800bd2b070ff05c6fd">stm32l476xx.h</a></li>
<li>PWR_PDCRB_PB5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8518c45d35163e51774548032a3670f0">stm32l476xx.h</a></li>
<li>PWR_PDCRB_PB5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga88c9599e11d339cf5256bfa0d9014c20">stm32l476xx.h</a></li>
<li>PWR_PDCRB_PB6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8aca8a173ba6e7feebceab89fa9c091">stm32l476xx.h</a></li>
<li>PWR_PDCRB_PB6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga05ebfbbf6a82ccaa00eb6bbae36946e5">stm32l476xx.h</a></li>
<li>PWR_PDCRB_PB7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga49fb2b285d7e997e7a75072a892c28c6">stm32l476xx.h</a></li>
<li>PWR_PDCRB_PB7_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf97c7daa768c5be12529068b9af64711">stm32l476xx.h</a></li>
<li>PWR_PDCRB_PB8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ff351a0b6cbb045bda3662e11b7b02e">stm32l476xx.h</a></li>
<li>PWR_PDCRB_PB8_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ba1a142c95aca29ea195edcdd1510c5">stm32l476xx.h</a></li>
<li>PWR_PDCRB_PB9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8c7e7fd4f1aa4bb3c3d8482c0601b4ab">stm32l476xx.h</a></li>
<li>PWR_PDCRB_PB9_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7950ae13b792c51cbcd96244976dda93">stm32l476xx.h</a></li>
<li>PWR_PDCRC_PC0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga08e93891d098e450b30a20f368b3b016">stm32l476xx.h</a></li>
<li>PWR_PDCRC_PC0_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeea5b914e2e2d14ff835a0b0038d0076">stm32l476xx.h</a></li>
<li>PWR_PDCRC_PC1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9430b83f56aeaa4bc18e56fab9d0933b">stm32l476xx.h</a></li>
<li>PWR_PDCRC_PC10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2cb0b0f596fb905e8c25b4de81df49eb">stm32l476xx.h</a></li>
<li>PWR_PDCRC_PC10_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga03f076fecffdd7fa7a4a781efcb95962">stm32l476xx.h</a></li>
<li>PWR_PDCRC_PC11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga66e7575494e2353a87b4cbe03ff9ab34">stm32l476xx.h</a></li>
<li>PWR_PDCRC_PC11_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac5ba6ea4c3bdeb64a6f35fbc5bcbe3b3">stm32l476xx.h</a></li>
<li>PWR_PDCRC_PC12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb81bfdb3571fc40434c56581efcc97e">stm32l476xx.h</a></li>
<li>PWR_PDCRC_PC12_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae960b97fa723fe06422a8e7cab626cd5">stm32l476xx.h</a></li>
<li>PWR_PDCRC_PC13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c6766e19dbd465fdcc14f06aa6bf1a8">stm32l476xx.h</a></li>
<li>PWR_PDCRC_PC13_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaf4feb5254b2653391c97eaa73792c84">stm32l476xx.h</a></li>
<li>PWR_PDCRC_PC14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d3d7adc6dc23b6ac775513ddc96c059">stm32l476xx.h</a></li>
<li>PWR_PDCRC_PC14_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga58433c2ed925858ecf2b4fe7426bfe23">stm32l476xx.h</a></li>
<li>PWR_PDCRC_PC15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8583cebcda7ee9ed53b75c783fd8174">stm32l476xx.h</a></li>
<li>PWR_PDCRC_PC15_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeea93537beb0f87d616f9dcc75152639">stm32l476xx.h</a></li>
<li>PWR_PDCRC_PC1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa1e369820a995c0d05770e4bdd6ffb21">stm32l476xx.h</a></li>
<li>PWR_PDCRC_PC2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab0166e629b31c38191eba9daaa6e5857">stm32l476xx.h</a></li>
<li>PWR_PDCRC_PC2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad7324f79ce0c59e4015119516949ad1b">stm32l476xx.h</a></li>
<li>PWR_PDCRC_PC3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2ed3afb5b6228139571eec959f08ca6f">stm32l476xx.h</a></li>
<li>PWR_PDCRC_PC3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab78136abe805477e35b3c05e3a46ad6a">stm32l476xx.h</a></li>
<li>PWR_PDCRC_PC4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae0af268d587a5d3c1a02c06791da6ea4">stm32l476xx.h</a></li>
<li>PWR_PDCRC_PC4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaef3149e8820a3f4acda984709cea9e7e">stm32l476xx.h</a></li>
<li>PWR_PDCRC_PC5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga45e1a8823acaafffc7c6851d708ea166">stm32l476xx.h</a></li>
<li>PWR_PDCRC_PC5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga26a22ef2ebee09e18ca01bb42691d1a2">stm32l476xx.h</a></li>
<li>PWR_PDCRC_PC6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8240b11fc928de312d5c8f9153e7f923">stm32l476xx.h</a></li>
<li>PWR_PDCRC_PC6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga45a5cb494862dbaf5adfff577d61c727">stm32l476xx.h</a></li>
<li>PWR_PDCRC_PC7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0358b2623cf2c91f8debd092131bced5">stm32l476xx.h</a></li>
<li>PWR_PDCRC_PC7_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2521ee461c38339839884ee84c85361d">stm32l476xx.h</a></li>
<li>PWR_PDCRC_PC8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3493966597d083ceb92c90c905267801">stm32l476xx.h</a></li>
<li>PWR_PDCRC_PC8_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga36fbd72516c26b2fdc68ce7a2aa17b3c">stm32l476xx.h</a></li>
<li>PWR_PDCRC_PC9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafbf0c4234a6e4e9ce7ea187e1319d415">stm32l476xx.h</a></li>
<li>PWR_PDCRC_PC9_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b6d737962aeb55f54214c8d828ffcb4">stm32l476xx.h</a></li>
<li>PWR_PDCRD_PD0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga446f536123f4db180005115066f224ab">stm32l476xx.h</a></li>
<li>PWR_PDCRD_PD0_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga78d543ffaaaf0a81b35d8495a570fddc">stm32l476xx.h</a></li>
<li>PWR_PDCRD_PD1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe63f1696de0249d1278c09aba65ea08">stm32l476xx.h</a></li>
<li>PWR_PDCRD_PD10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga31e190ab3b85e59737e7c92bdb0e3495">stm32l476xx.h</a></li>
<li>PWR_PDCRD_PD10_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga58f07c8618d0e174897a197b2895a727">stm32l476xx.h</a></li>
<li>PWR_PDCRD_PD11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3e89187ebe87e2794a0569334798f428">stm32l476xx.h</a></li>
<li>PWR_PDCRD_PD11_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad7cf5e7693860676357c7922e181b0f3">stm32l476xx.h</a></li>
<li>PWR_PDCRD_PD12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee91dc58c764bde9990044c864c586d6">stm32l476xx.h</a></li>
<li>PWR_PDCRD_PD12_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ca54ab5f98e3c5661f363dfc71646e5">stm32l476xx.h</a></li>
<li>PWR_PDCRD_PD13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaba5c62b80e4cef0f18ca7ce63300e541">stm32l476xx.h</a></li>
<li>PWR_PDCRD_PD13_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga75a4111365cba91c18773a2adaa21d48">stm32l476xx.h</a></li>
<li>PWR_PDCRD_PD14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga50d8b6259909445544900b6664a0fde6">stm32l476xx.h</a></li>
<li>PWR_PDCRD_PD14_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa50952f469cbd0c103a3fb2160145420">stm32l476xx.h</a></li>
<li>PWR_PDCRD_PD15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga69551a4fe0a4674a9eb3a6dbafd977ba">stm32l476xx.h</a></li>
<li>PWR_PDCRD_PD15_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1cd2a5791190c6792e13845b92bf8769">stm32l476xx.h</a></li>
<li>PWR_PDCRD_PD1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5ff3dc96bd5edc7707762cb6fb7d555">stm32l476xx.h</a></li>
<li>PWR_PDCRD_PD2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada5f536a9ed4498efc381b92ab2b142e">stm32l476xx.h</a></li>
<li>PWR_PDCRD_PD2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb06503b5cef878ad11d30a1ab3c8133">stm32l476xx.h</a></li>
<li>PWR_PDCRD_PD3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7abf4a6a4b4132dd28c49ed344532375">stm32l476xx.h</a></li>
<li>PWR_PDCRD_PD3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c8ed6c631b989fa252d35ec03c0ea0e">stm32l476xx.h</a></li>
<li>PWR_PDCRD_PD4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad5ccbc3ebdd4ef4c799bb39669ea129b">stm32l476xx.h</a></li>
<li>PWR_PDCRD_PD4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac6fb3528cfc87314ef6dd0c1702f273d">stm32l476xx.h</a></li>
<li>PWR_PDCRD_PD5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1717e1f47d2f9901ed12ee755563973b">stm32l476xx.h</a></li>
<li>PWR_PDCRD_PD5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e6b26313078df646fc0adc4d6707299">stm32l476xx.h</a></li>
<li>PWR_PDCRD_PD6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6c0fcdc9da49a5fc262d023ebefd2ac">stm32l476xx.h</a></li>
<li>PWR_PDCRD_PD6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf43c4a96f2fd9b28720b6a557e567c6f">stm32l476xx.h</a></li>
<li>PWR_PDCRD_PD7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1acf92c459b396c26997cdd6118c6402">stm32l476xx.h</a></li>
<li>PWR_PDCRD_PD7_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3066de4fdef4eba282ca555124cabee">stm32l476xx.h</a></li>
<li>PWR_PDCRD_PD8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga38613286e589fe736154466b3c73ea08">stm32l476xx.h</a></li>
<li>PWR_PDCRD_PD8_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f564f05f9f0a964c17ca1e36d2b4f73">stm32l476xx.h</a></li>
<li>PWR_PDCRD_PD9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga83edada9445a94dcf4aace278ce7bc0c">stm32l476xx.h</a></li>
<li>PWR_PDCRD_PD9_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga102e2f73011856c06305bcd2eaab360b">stm32l476xx.h</a></li>
<li>PWR_PDCRE_PE0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad2f164a27e668086dd0d43da488395a5">stm32l476xx.h</a></li>
<li>PWR_PDCRE_PE0_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf7ddf6f68bce1719ffdf5ce3e4ad2103">stm32l476xx.h</a></li>
<li>PWR_PDCRE_PE1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5fff1717fb62be399e203f5aca413f7">stm32l476xx.h</a></li>
<li>PWR_PDCRE_PE10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeceb6b5c9e52dcc760351826d869fa3c">stm32l476xx.h</a></li>
<li>PWR_PDCRE_PE10_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae52fcba43cb760925ceac9b793d6b537">stm32l476xx.h</a></li>
<li>PWR_PDCRE_PE11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaedaa66deadbec61b0388110f5814c45a">stm32l476xx.h</a></li>
<li>PWR_PDCRE_PE11_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga149b971a5f6b9b828e15415db5ca27e3">stm32l476xx.h</a></li>
<li>PWR_PDCRE_PE12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga40595053f24ce567f58df775fc08c482">stm32l476xx.h</a></li>
<li>PWR_PDCRE_PE12_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae020453d765e9c658f6a4e044b4b6d12">stm32l476xx.h</a></li>
<li>PWR_PDCRE_PE13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae71331f7cfcb9dd16b734e93aebfdbf5">stm32l476xx.h</a></li>
<li>PWR_PDCRE_PE13_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae489842c8b5d3c31b07e286a64eb0fd5">stm32l476xx.h</a></li>
<li>PWR_PDCRE_PE14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5f556d604a348596b80f923779194033">stm32l476xx.h</a></li>
<li>PWR_PDCRE_PE14_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga393349cce38d07c09cdfc7c412b1a52c">stm32l476xx.h</a></li>
<li>PWR_PDCRE_PE15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae48e5eca7ea41aa6ae2ac884fc288826">stm32l476xx.h</a></li>
<li>PWR_PDCRE_PE15_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafd8d5f3d876d23aa47036233df81d37c">stm32l476xx.h</a></li>
<li>PWR_PDCRE_PE1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga99a82c526a71cc9af18468c9ecc3e0c2">stm32l476xx.h</a></li>
<li>PWR_PDCRE_PE2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34a4930a5d9b5763878b6d998b027dc1">stm32l476xx.h</a></li>
<li>PWR_PDCRE_PE2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaec5e0d96cbaee4213a6494f5c2dcb180">stm32l476xx.h</a></li>
<li>PWR_PDCRE_PE3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga24b0b7a2d44f7d1e03aa9179d5736842">stm32l476xx.h</a></li>
<li>PWR_PDCRE_PE3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2be087e29eb4adc9b2196dd4671240aa">stm32l476xx.h</a></li>
<li>PWR_PDCRE_PE4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3a4c1a7af2605a2bb863b92bac4c3cbe">stm32l476xx.h</a></li>
<li>PWR_PDCRE_PE4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga79618a5306bf31dde6b96daca12d6bda">stm32l476xx.h</a></li>
<li>PWR_PDCRE_PE5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafa0dd63eb3ad80e969610a43bbcdd9f2">stm32l476xx.h</a></li>
<li>PWR_PDCRE_PE5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9746265d405a1db591a6fbffc174eb8e">stm32l476xx.h</a></li>
<li>PWR_PDCRE_PE6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga35f644d2399d456762c48acec6a3a4f4">stm32l476xx.h</a></li>
<li>PWR_PDCRE_PE6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaaff2c750a376fa322e5978f8b9a1213">stm32l476xx.h</a></li>
<li>PWR_PDCRE_PE7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga974372f2e1a29a17c48a7290a0eeb8ea">stm32l476xx.h</a></li>
<li>PWR_PDCRE_PE7_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf16ce0ea85e27fff18a2e3be53537bd1">stm32l476xx.h</a></li>
<li>PWR_PDCRE_PE8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga44721d3319fab6aa421517e283d19921">stm32l476xx.h</a></li>
<li>PWR_PDCRE_PE8_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0fe803830f196d3bb8a99e4a3dfce4b8">stm32l476xx.h</a></li>
<li>PWR_PDCRE_PE9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64190680f2006aaa84cbd90d8afa4bb2">stm32l476xx.h</a></li>
<li>PWR_PDCRE_PE9_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67299343ddc232ff15e1f6087d39f61a">stm32l476xx.h</a></li>
<li>PWR_PDCRF_PF0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1249460084b7832b927b6cc9a8292657">stm32l476xx.h</a></li>
<li>PWR_PDCRF_PF0_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3c2a352d2fe38e474ff998d075d7b6b3">stm32l476xx.h</a></li>
<li>PWR_PDCRF_PF1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1da53e455b188682c255788e03b8c71b">stm32l476xx.h</a></li>
<li>PWR_PDCRF_PF10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga16962678e8dd2a32dcc10b8ee832251e">stm32l476xx.h</a></li>
<li>PWR_PDCRF_PF10_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae9c17b45354df6ca826cd741661954e8">stm32l476xx.h</a></li>
<li>PWR_PDCRF_PF11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d8a2c76c994c0d3034a7b70b4a9d94c">stm32l476xx.h</a></li>
<li>PWR_PDCRF_PF11_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0e81506f4a61663bd29ac24efae9e5f">stm32l476xx.h</a></li>
<li>PWR_PDCRF_PF12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4c636997d4502073f132030d8de431d">stm32l476xx.h</a></li>
<li>PWR_PDCRF_PF12_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9b7c68cd541affd9e0b2107fefe08a61">stm32l476xx.h</a></li>
<li>PWR_PDCRF_PF13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae6149d6bd8a4a375310fd9853e89e3ee">stm32l476xx.h</a></li>
<li>PWR_PDCRF_PF13_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga30e850a08b9bb8a53c0f67e1b8bf86e7">stm32l476xx.h</a></li>
<li>PWR_PDCRF_PF14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6bf5f0c74062209eef6330535bd60e96">stm32l476xx.h</a></li>
<li>PWR_PDCRF_PF14_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa48797c9c561b5c7da09ab0a09a4d3b2">stm32l476xx.h</a></li>
<li>PWR_PDCRF_PF15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae8b69350dc35b106adfc43d9a53ae266">stm32l476xx.h</a></li>
<li>PWR_PDCRF_PF15_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa93289e4967423f8f0baa28071ac679f">stm32l476xx.h</a></li>
<li>PWR_PDCRF_PF1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e85bea195f101806236868218fe7c78">stm32l476xx.h</a></li>
<li>PWR_PDCRF_PF2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada94afc66422cadec5c5c83d9ff5fdc2">stm32l476xx.h</a></li>
<li>PWR_PDCRF_PF2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabce9de9c589bb552be6c6346f22c6764">stm32l476xx.h</a></li>
<li>PWR_PDCRF_PF3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b2a58b5ea32b7c1b4d2da1984f2a88b">stm32l476xx.h</a></li>
<li>PWR_PDCRF_PF3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaca631040e53c061928c57d3e91448f2">stm32l476xx.h</a></li>
<li>PWR_PDCRF_PF4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae7d83890f3459bc74e083b59ad67be58">stm32l476xx.h</a></li>
<li>PWR_PDCRF_PF4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa4b768b416736e7ffe150d7d62c1fa55">stm32l476xx.h</a></li>
<li>PWR_PDCRF_PF5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab0ae08ae30520cb73f7961275fac69c4">stm32l476xx.h</a></li>
<li>PWR_PDCRF_PF5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ad587cd8384a60cd3bbb3ff39d0b51e">stm32l476xx.h</a></li>
<li>PWR_PDCRF_PF6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga853a5c86aa7d5b506e82c7ebd63a644c">stm32l476xx.h</a></li>
<li>PWR_PDCRF_PF6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga36493c29794076214f45f9473f4463f1">stm32l476xx.h</a></li>
<li>PWR_PDCRF_PF7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafe437f1eb8066e6f0f7c19d7db3fc74a">stm32l476xx.h</a></li>
<li>PWR_PDCRF_PF7_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c075cee548c2e134b51ca2591e41a4e">stm32l476xx.h</a></li>
<li>PWR_PDCRF_PF8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8352de183e3e22d0a9f7e4a50a4b56ed">stm32l476xx.h</a></li>
<li>PWR_PDCRF_PF8_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6eae23341a240d50b01bcf4ffbfd2a7">stm32l476xx.h</a></li>
<li>PWR_PDCRF_PF9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6b14a30b78e98d40f35e877c05f13ea0">stm32l476xx.h</a></li>
<li>PWR_PDCRF_PF9_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga192ccabe19be59647bf84c2d2b6fa414">stm32l476xx.h</a></li>
<li>PWR_PDCRG_PG0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga94f8e0ed9011d69ebcf4bfb7ffa75301">stm32l476xx.h</a></li>
<li>PWR_PDCRG_PG0_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6e543028568f148269cbf422f3acea2d">stm32l476xx.h</a></li>
<li>PWR_PDCRG_PG1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab71ccc625beecf1fd0e0b47864efc10a">stm32l476xx.h</a></li>
<li>PWR_PDCRG_PG10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf888b5033e7022024868a74597b6c061">stm32l476xx.h</a></li>
<li>PWR_PDCRG_PG10_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ced4c4cfb9b49224d42bc1d4a09a90a">stm32l476xx.h</a></li>
<li>PWR_PDCRG_PG11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga39dad5ff231dee29047fe09a81b5ca50">stm32l476xx.h</a></li>
<li>PWR_PDCRG_PG11_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa7f94fd97da6a288129fad717fe9de71">stm32l476xx.h</a></li>
<li>PWR_PDCRG_PG12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa20dc93b90a7b96eb5ac541c5baa16cc">stm32l476xx.h</a></li>
<li>PWR_PDCRG_PG12_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d9d75ac3ad67a5793795b6ce9b8b048">stm32l476xx.h</a></li>
<li>PWR_PDCRG_PG13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9474dd3a7b174274809748102bfda182">stm32l476xx.h</a></li>
<li>PWR_PDCRG_PG13_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga401d89059fe775f99c5df1ab7390880b">stm32l476xx.h</a></li>
<li>PWR_PDCRG_PG14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb4a71d797c412ef500ffac29a2aae37">stm32l476xx.h</a></li>
<li>PWR_PDCRG_PG14_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4bfa05d3efc66290a96dd5eda84d61d2">stm32l476xx.h</a></li>
<li>PWR_PDCRG_PG15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6cb869d1e08281efa930d778fb21e30">stm32l476xx.h</a></li>
<li>PWR_PDCRG_PG15_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9db3c2cd477541dc565890db2c851c2d">stm32l476xx.h</a></li>
<li>PWR_PDCRG_PG1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee233d7b3f859331ef07a0e6916ca583">stm32l476xx.h</a></li>
<li>PWR_PDCRG_PG2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8b4e3b261acaa35368f3a37060b236b">stm32l476xx.h</a></li>
<li>PWR_PDCRG_PG2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f2a9f70ab17d3f34df593147e977b02">stm32l476xx.h</a></li>
<li>PWR_PDCRG_PG3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga016ee40af4c7d0042df72a8b4d3b4172">stm32l476xx.h</a></li>
<li>PWR_PDCRG_PG3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b20531f069564ae27c7470b971ae28d">stm32l476xx.h</a></li>
<li>PWR_PDCRG_PG4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga23a8e17fdb3744e26cb8367958e5d319">stm32l476xx.h</a></li>
<li>PWR_PDCRG_PG4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad79eb6f02434ee021b2b28cedf70fda8">stm32l476xx.h</a></li>
<li>PWR_PDCRG_PG5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7adb7e755a9f3f60e423ccaaeaa7f271">stm32l476xx.h</a></li>
<li>PWR_PDCRG_PG5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae80bac0853fb582dd0406761728e445a">stm32l476xx.h</a></li>
<li>PWR_PDCRG_PG6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga741cc32579dca58d57d2f546d9c26e12">stm32l476xx.h</a></li>
<li>PWR_PDCRG_PG6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac9e0b112f9d3431abc1c440a9a06e886">stm32l476xx.h</a></li>
<li>PWR_PDCRG_PG7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa471cdd56d60a4bceade041626469ed7">stm32l476xx.h</a></li>
<li>PWR_PDCRG_PG7_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab02d547ffa1fbf54d8467b428812c341">stm32l476xx.h</a></li>
<li>PWR_PDCRG_PG8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabfcc8bb90b591507ede5da8dcbfb7437">stm32l476xx.h</a></li>
<li>PWR_PDCRG_PG8_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga75131ceca84aaef475ce9aebae159c0f">stm32l476xx.h</a></li>
<li>PWR_PDCRG_PG9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabfd223001a7df6843c553e64c1f20446">stm32l476xx.h</a></li>
<li>PWR_PDCRG_PG9_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac44b8d1b3c6172c748782dccbdebeded">stm32l476xx.h</a></li>
<li>PWR_PDCRH_PH0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga04b24077c71f01ce3b07c5dba7f35fe9">stm32l476xx.h</a></li>
<li>PWR_PDCRH_PH0_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9bfd4fe0137a998eaad00b3ff716c69f">stm32l476xx.h</a></li>
<li>PWR_PDCRH_PH1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64e7d5ee5365aafe64e965ca5a0f2bbe">stm32l476xx.h</a></li>
<li>PWR_PDCRH_PH1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga11b52c8ddd94cabf3c9a79ac885cea90">stm32l476xx.h</a></li>
<li>PWR_PUCRA_PA0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga169c59fcd30cd6255743d076f51e6332">stm32l476xx.h</a></li>
<li>PWR_PUCRA_PA0_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga59b53d54c8c70d2afc6586b115db7aaf">stm32l476xx.h</a></li>
<li>PWR_PUCRA_PA1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga247c10f6a0573e1ac870a1a4de58ecc3">stm32l476xx.h</a></li>
<li>PWR_PUCRA_PA10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2cc170ec9f694d2e53e4185386539ab9">stm32l476xx.h</a></li>
<li>PWR_PUCRA_PA10_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafbe03ce2b32c6d2d99f96eb370471439">stm32l476xx.h</a></li>
<li>PWR_PUCRA_PA11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae0d18f1f2f4dae41593a9485bfa94d3c">stm32l476xx.h</a></li>
<li>PWR_PUCRA_PA11_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e22caf5cbbfec057ab9b61e47e85ea1">stm32l476xx.h</a></li>
<li>PWR_PUCRA_PA12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga24ea01deb040e636ed39d21098f25d4e">stm32l476xx.h</a></li>
<li>PWR_PUCRA_PA12_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga413606379c8e0c1a3e1038cde7f30868">stm32l476xx.h</a></li>
<li>PWR_PUCRA_PA13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ea0cce66170e2ccf02106afb53d1be1">stm32l476xx.h</a></li>
<li>PWR_PUCRA_PA13_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga30fca5031723da3035cd0ac84416c8e2">stm32l476xx.h</a></li>
<li>PWR_PUCRA_PA15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b3dcecac6d5bf3fb594f4842d6b97d6">stm32l476xx.h</a></li>
<li>PWR_PUCRA_PA15_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabee7372783982d4d000e2e847c8dc630">stm32l476xx.h</a></li>
<li>PWR_PUCRA_PA1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ef14597b5a97e2cae2be52962e5323b">stm32l476xx.h</a></li>
<li>PWR_PUCRA_PA2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae4dea15b84bf7b96f70e3ff1b47f5637">stm32l476xx.h</a></li>
<li>PWR_PUCRA_PA2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9e82a239452bb018157e3656eccf3afb">stm32l476xx.h</a></li>
<li>PWR_PUCRA_PA3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac091a74842ea29ed914029a65058702d">stm32l476xx.h</a></li>
<li>PWR_PUCRA_PA3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ae0d70425d15078cf339b01c7b8190a">stm32l476xx.h</a></li>
<li>PWR_PUCRA_PA4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga01a7945818e176f22294889671cefcc5">stm32l476xx.h</a></li>
<li>PWR_PUCRA_PA4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga02aeb0f5747375daee2488ee818535de">stm32l476xx.h</a></li>
<li>PWR_PUCRA_PA5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga49a21e0d55ef3b7c9e4b7904a51ee4e4">stm32l476xx.h</a></li>
<li>PWR_PUCRA_PA5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga28bb70b37b8d2539538d27510c554272">stm32l476xx.h</a></li>
<li>PWR_PUCRA_PA6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a03fc634507c4acd78f5a3d862e682a">stm32l476xx.h</a></li>
<li>PWR_PUCRA_PA6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga403ab985c027f1b20022c764687e00a4">stm32l476xx.h</a></li>
<li>PWR_PUCRA_PA7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafcc5bae0e836f9dced965b9ea5be7efb">stm32l476xx.h</a></li>
<li>PWR_PUCRA_PA7_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad05ab6805e6783126974d0e3dcb2a4d3">stm32l476xx.h</a></li>
<li>PWR_PUCRA_PA8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a388db394ce5118cbcc6f51d63b7aa2">stm32l476xx.h</a></li>
<li>PWR_PUCRA_PA8_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf2d5a3368e444f279a7af166c9823cd5">stm32l476xx.h</a></li>
<li>PWR_PUCRA_PA9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga96c73bae1a8797e0b0bb20840bbacb96">stm32l476xx.h</a></li>
<li>PWR_PUCRA_PA9_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad9dde6ee2c091baf19521149febaf7dd">stm32l476xx.h</a></li>
<li>PWR_PUCRB_PB0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga511b67a6d2a4745e92351a619b4aaa97">stm32l476xx.h</a></li>
<li>PWR_PUCRB_PB0_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga97a79251e6862e306db3a66efef348ce">stm32l476xx.h</a></li>
<li>PWR_PUCRB_PB1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4868b26376c5ce38025c617d9a45a81">stm32l476xx.h</a></li>
<li>PWR_PUCRB_PB10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac0656dd1959661573b20a5db7ac20708">stm32l476xx.h</a></li>
<li>PWR_PUCRB_PB10_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacb9df3c7cf2671832def322015e83a4c">stm32l476xx.h</a></li>
<li>PWR_PUCRB_PB11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae7891d31a8e1a142f7b0fa18bda9e959">stm32l476xx.h</a></li>
<li>PWR_PUCRB_PB11_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2d621fd8a99b329fcc3ebe2e00e0e2be">stm32l476xx.h</a></li>
<li>PWR_PUCRB_PB12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6bc4091b0e1fbab30f23af34741e3173">stm32l476xx.h</a></li>
<li>PWR_PUCRB_PB12_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga945c238b75adbc46ffd1f94cc5d35e7e">stm32l476xx.h</a></li>
<li>PWR_PUCRB_PB13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65b1ef48ac1593f33850cd9bf05343b3">stm32l476xx.h</a></li>
<li>PWR_PUCRB_PB13_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga39ea122f3c6baf3a4043160d6fcd0cb6">stm32l476xx.h</a></li>
<li>PWR_PUCRB_PB14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c81bbc64b7903d2a1b0269d6d52a284">stm32l476xx.h</a></li>
<li>PWR_PUCRB_PB14_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga50352afabef5f92da21a1231e8fc782b">stm32l476xx.h</a></li>
<li>PWR_PUCRB_PB15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a82158bc0e841126c7cf09e466d11ba">stm32l476xx.h</a></li>
<li>PWR_PUCRB_PB15_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0b43872f66b27a4b3384744a7de806b8">stm32l476xx.h</a></li>
<li>PWR_PUCRB_PB1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga185637d506df5bfb727bc67ff3f0d383">stm32l476xx.h</a></li>
<li>PWR_PUCRB_PB2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ee1eaf52a2e5d28819edc4c0de2e2bd">stm32l476xx.h</a></li>
<li>PWR_PUCRB_PB2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad4a9b734d743bff18dee0f4ef45f8a72">stm32l476xx.h</a></li>
<li>PWR_PUCRB_PB3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga90577c39614de0671db781f5168a2086">stm32l476xx.h</a></li>
<li>PWR_PUCRB_PB3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3811a7f8aa304f48a6c37260bedbd3b">stm32l476xx.h</a></li>
<li>PWR_PUCRB_PB4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ffa2061e37dad37437f5cb47be294a6">stm32l476xx.h</a></li>
<li>PWR_PUCRB_PB4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5856601dc7cc0fd024c066265cd66ab5">stm32l476xx.h</a></li>
<li>PWR_PUCRB_PB5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9178627a0718dfff48a9adf6bc0f963b">stm32l476xx.h</a></li>
<li>PWR_PUCRB_PB5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab850e2a2514542723a500e110e08d437">stm32l476xx.h</a></li>
<li>PWR_PUCRB_PB6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafdeb9e492aedae104ed536c66f8603db">stm32l476xx.h</a></li>
<li>PWR_PUCRB_PB6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga611c3f3c049a2b9fc3df268417d220fe">stm32l476xx.h</a></li>
<li>PWR_PUCRB_PB7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga263cdba9a8ee852bb343a38ebab11833">stm32l476xx.h</a></li>
<li>PWR_PUCRB_PB7_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga229b88fe3d8743a07df6944091110d46">stm32l476xx.h</a></li>
<li>PWR_PUCRB_PB8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga325bd47d4e80182dd0d4df86de234f08">stm32l476xx.h</a></li>
<li>PWR_PUCRB_PB8_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab52e58aa2430efd8ce4c3b56f25449c2">stm32l476xx.h</a></li>
<li>PWR_PUCRB_PB9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacd07d527d46866c35a88f22f54f984b0">stm32l476xx.h</a></li>
<li>PWR_PUCRB_PB9_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf60a9b563507d91e4e7df6a82bab5b2f">stm32l476xx.h</a></li>
<li>PWR_PUCRC_PC0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga046229fb09e925690d4d6ec66c9ae06b">stm32l476xx.h</a></li>
<li>PWR_PUCRC_PC0_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06a2e8cae26a5fa6b05ff698a6b65b56">stm32l476xx.h</a></li>
<li>PWR_PUCRC_PC1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4a4100baf8ef865087244f84dbba9134">stm32l476xx.h</a></li>
<li>PWR_PUCRC_PC10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b52afac62cb463b0f4e106020fed1d5">stm32l476xx.h</a></li>
<li>PWR_PUCRC_PC10_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9945cb77ea6653b98d13feeaa9037563">stm32l476xx.h</a></li>
<li>PWR_PUCRC_PC11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae678987da717d53544d84314fe783fc0">stm32l476xx.h</a></li>
<li>PWR_PUCRC_PC11_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac5c9c1b6a4febc8653cffe8a778017c1">stm32l476xx.h</a></li>
<li>PWR_PUCRC_PC12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa88b78d46e37804212f567909e51eba9">stm32l476xx.h</a></li>
<li>PWR_PUCRC_PC12_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacf026150987e94e4891d7f00c9266caf">stm32l476xx.h</a></li>
<li>PWR_PUCRC_PC13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d0f6a1b0a1d3bb63f223feca0789cc6">stm32l476xx.h</a></li>
<li>PWR_PUCRC_PC13_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga58c29d1494321ada2ff34fbb70f053e0">stm32l476xx.h</a></li>
<li>PWR_PUCRC_PC14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3e1bc8e91670bb5a3f29e9d05c79d879">stm32l476xx.h</a></li>
<li>PWR_PUCRC_PC14_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa1709fdf9272586848e07ec26681ef02">stm32l476xx.h</a></li>
<li>PWR_PUCRC_PC15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8fe36860f65a255740c13e5a8eff44cb">stm32l476xx.h</a></li>
<li>PWR_PUCRC_PC15_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf85fa303abe85c2039ef9e178111dc6d">stm32l476xx.h</a></li>
<li>PWR_PUCRC_PC1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga651dd7a106fea5d8e1de2c1ea8ca56ca">stm32l476xx.h</a></li>
<li>PWR_PUCRC_PC2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2138683c7ec914c2a9df05985a2a4981">stm32l476xx.h</a></li>
<li>PWR_PUCRC_PC2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga20b1dc9d3096bd558b207f546e38ce5a">stm32l476xx.h</a></li>
<li>PWR_PUCRC_PC3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b429a4ba2f61690da469884e9d40a42">stm32l476xx.h</a></li>
<li>PWR_PUCRC_PC3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad22badd8908bc488775ef31d9b7295b6">stm32l476xx.h</a></li>
<li>PWR_PUCRC_PC4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga76dc59c81842b8d108b79e0763b57549">stm32l476xx.h</a></li>
<li>PWR_PUCRC_PC4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac176491e7a952894ed8e2fb0f3095fdc">stm32l476xx.h</a></li>
<li>PWR_PUCRC_PC5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae162bdf158cd3698678f0a09e1d6f554">stm32l476xx.h</a></li>
<li>PWR_PUCRC_PC5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4a91e26e448892088eecee710d11a8b7">stm32l476xx.h</a></li>
<li>PWR_PUCRC_PC6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e4c8f7ea80f3289de4ddbebeff6243d">stm32l476xx.h</a></li>
<li>PWR_PUCRC_PC6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cb9b3cf8860312c689cab4b3ae050a9">stm32l476xx.h</a></li>
<li>PWR_PUCRC_PC7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf188cafd7b35ac9f997ee4207a978130">stm32l476xx.h</a></li>
<li>PWR_PUCRC_PC7_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b73c8884274758563b7711bb0377340">stm32l476xx.h</a></li>
<li>PWR_PUCRC_PC8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3c318e01011bdafb0c6defb8efd401b4">stm32l476xx.h</a></li>
<li>PWR_PUCRC_PC8_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a04d5ecc2909a7f13bd1da459912634">stm32l476xx.h</a></li>
<li>PWR_PUCRC_PC9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga741ff5b98a4efde33b0132a8b0998c50">stm32l476xx.h</a></li>
<li>PWR_PUCRC_PC9_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ce953c68bd6ffa2134a800a9def5048">stm32l476xx.h</a></li>
<li>PWR_PUCRD_PD0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga31d5e8a724f7cc5ac5b865f6cff4aaf6">stm32l476xx.h</a></li>
<li>PWR_PUCRD_PD0_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7223a1bd49d73fc9006535afcc39da72">stm32l476xx.h</a></li>
<li>PWR_PUCRD_PD1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad2b7e495016f1164d36a45c7c020d20e">stm32l476xx.h</a></li>
<li>PWR_PUCRD_PD10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga69554de42bcf66d7c389543d41b91212">stm32l476xx.h</a></li>
<li>PWR_PUCRD_PD10_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a09e53d9db196a1775189cea06da088">stm32l476xx.h</a></li>
<li>PWR_PUCRD_PD11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc9e680c9ba9255c02881b0d57e8515b">stm32l476xx.h</a></li>
<li>PWR_PUCRD_PD11_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95d221a707bf1c1a1986ab8323d4ca3b">stm32l476xx.h</a></li>
<li>PWR_PUCRD_PD12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6cf6efac6f8b8cde6d0860236e6de685">stm32l476xx.h</a></li>
<li>PWR_PUCRD_PD12_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab302411aab51a5552c4b14c9a4457c9a">stm32l476xx.h</a></li>
<li>PWR_PUCRD_PD13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7eec7d31e945de1814d10ee6e0836a70">stm32l476xx.h</a></li>
<li>PWR_PUCRD_PD13_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1326aea7d1cda2024a97f3eb4d50abc5">stm32l476xx.h</a></li>
<li>PWR_PUCRD_PD14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4f669dfaee1658ca5c9ef9af1c3e47a4">stm32l476xx.h</a></li>
<li>PWR_PUCRD_PD14_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga522375cdd173df1b4bb46a645017a533">stm32l476xx.h</a></li>
<li>PWR_PUCRD_PD15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabc5bd56c5665a47ee02e3e76c8edd6d8">stm32l476xx.h</a></li>
<li>PWR_PUCRD_PD15_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga66f8b751c23681cf95340024b8faa345">stm32l476xx.h</a></li>
<li>PWR_PUCRD_PD1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5329a2b374d34d3dfe00a681d787d4c">stm32l476xx.h</a></li>
<li>PWR_PUCRD_PD2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab5f7ee4898835aa712e9b348d4950e07">stm32l476xx.h</a></li>
<li>PWR_PUCRD_PD2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a24275189eedc30d97d76263492fdd4">stm32l476xx.h</a></li>
<li>PWR_PUCRD_PD3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabcdf5a1c04139b070993e5514efdcf55">stm32l476xx.h</a></li>
<li>PWR_PUCRD_PD3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga972e66fc4db5a5e7b263c6470755b2ff">stm32l476xx.h</a></li>
<li>PWR_PUCRD_PD4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac68536cc78cc9b6265897e1dd719e417">stm32l476xx.h</a></li>
<li>PWR_PUCRD_PD4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga97b23f6bd35fe3c40f48a3f46c613cf7">stm32l476xx.h</a></li>
<li>PWR_PUCRD_PD5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7bad963c3ef766f6146cdb80b9397e41">stm32l476xx.h</a></li>
<li>PWR_PUCRD_PD5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad97a495bf71ce3a6a07cb2947eeb2c9b">stm32l476xx.h</a></li>
<li>PWR_PUCRD_PD6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga41b95d5db45f153e779638e89345e770">stm32l476xx.h</a></li>
<li>PWR_PUCRD_PD6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga14c44a282c0059237a8bf4a509a529dd">stm32l476xx.h</a></li>
<li>PWR_PUCRD_PD7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga279c597e036895138188710e7edd6890">stm32l476xx.h</a></li>
<li>PWR_PUCRD_PD7_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac441774a60e5b1bf833f8998ef07bcbb">stm32l476xx.h</a></li>
<li>PWR_PUCRD_PD8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab85ebb38ef949389243c89e984c2e38e">stm32l476xx.h</a></li>
<li>PWR_PUCRD_PD8_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0f4a6b856d89914fc433c92e5c7f6aa9">stm32l476xx.h</a></li>
<li>PWR_PUCRD_PD9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad5644350c0d79e1ec4b7ad405c0cc462">stm32l476xx.h</a></li>
<li>PWR_PUCRD_PD9_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga61ec836aab56ab64f5f1b3d8ddbd4072">stm32l476xx.h</a></li>
<li>PWR_PUCRE_PE0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab0e4fb9ccc053df09dd7f8f6d0300d8b">stm32l476xx.h</a></li>
<li>PWR_PUCRE_PE0_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8946014c33a6af386712b08a118e2133">stm32l476xx.h</a></li>
<li>PWR_PUCRE_PE1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5774f3d94cf9f89286522a9b83a93be">stm32l476xx.h</a></li>
<li>PWR_PUCRE_PE10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaffd9582fcfa6944c1850c32f36073c37">stm32l476xx.h</a></li>
<li>PWR_PUCRE_PE10_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa4f6583650acb3ba7842b4dd5b3698ee">stm32l476xx.h</a></li>
<li>PWR_PUCRE_PE11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac0da3a0ed8bcc3e9c92827bbad5f7a0e">stm32l476xx.h</a></li>
<li>PWR_PUCRE_PE11_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b1e0d5113cbe22b5038551b585510eb">stm32l476xx.h</a></li>
<li>PWR_PUCRE_PE12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga37d0a0c0c8cf2d2c2fa567b6d1f6d1bf">stm32l476xx.h</a></li>
<li>PWR_PUCRE_PE12_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9fe007d494937df3755eb9ab0d42ad8a">stm32l476xx.h</a></li>
<li>PWR_PUCRE_PE13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf513b165d104f400404db5c98830a80c">stm32l476xx.h</a></li>
<li>PWR_PUCRE_PE13_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga60caeb02cfca32ffdc619a9298bf148e">stm32l476xx.h</a></li>
<li>PWR_PUCRE_PE14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga88d189f45137a4296a9286fb0d173db8">stm32l476xx.h</a></li>
<li>PWR_PUCRE_PE14_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga36d3e6d3039d4437c2aa20592c7614fe">stm32l476xx.h</a></li>
<li>PWR_PUCRE_PE15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab0233cadfd587347f09050178fe6bb5c">stm32l476xx.h</a></li>
<li>PWR_PUCRE_PE15_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb05819fb7d600bb76ba0d7867cf37bc">stm32l476xx.h</a></li>
<li>PWR_PUCRE_PE1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaea589137631934b7b740092064a50759">stm32l476xx.h</a></li>
<li>PWR_PUCRE_PE2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5040171c31a8b50135e96eb6452e2832">stm32l476xx.h</a></li>
<li>PWR_PUCRE_PE2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga549132188850f4b6fca1624518b9e200">stm32l476xx.h</a></li>
<li>PWR_PUCRE_PE3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafc1f44ffaad30426bbb8116f8551fb54">stm32l476xx.h</a></li>
<li>PWR_PUCRE_PE3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00c3a5a63412c153d083891be0e8169f">stm32l476xx.h</a></li>
<li>PWR_PUCRE_PE4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6723cfa1c5693e808535219da05cc570">stm32l476xx.h</a></li>
<li>PWR_PUCRE_PE4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ff84de041499f3952abd235e4c2d059">stm32l476xx.h</a></li>
<li>PWR_PUCRE_PE5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga559430d3c48f29fbd0bf28ee68588bfa">stm32l476xx.h</a></li>
<li>PWR_PUCRE_PE5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0907c0f76bf84a5243298e79cbd17ca6">stm32l476xx.h</a></li>
<li>PWR_PUCRE_PE6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad4fceb50bf3800c43cbf7aa5e3ac8e71">stm32l476xx.h</a></li>
<li>PWR_PUCRE_PE6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd1eaf993a3f19128f560c678e75e959">stm32l476xx.h</a></li>
<li>PWR_PUCRE_PE7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga30bdfaeafdb5e66c0e46615a1388eb3a">stm32l476xx.h</a></li>
<li>PWR_PUCRE_PE7_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga110ef5534cb00ace0a83b8db5ac7b4ef">stm32l476xx.h</a></li>
<li>PWR_PUCRE_PE8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga17f82a65faef3d609dd00d43072df919">stm32l476xx.h</a></li>
<li>PWR_PUCRE_PE8_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c238e136e72abf6d10ce064cff14f13">stm32l476xx.h</a></li>
<li>PWR_PUCRE_PE9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga850ade3df7b34713e9541cdc6877342d">stm32l476xx.h</a></li>
<li>PWR_PUCRE_PE9_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga783fa1d0b8cbd7f24e66d1e2a5e10faa">stm32l476xx.h</a></li>
<li>PWR_PUCRF_PF0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacdb4e583babc6ff6894c11e7c0b2b074">stm32l476xx.h</a></li>
<li>PWR_PUCRF_PF0_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad5f24c15efad79f6baeaf441ed46ed25">stm32l476xx.h</a></li>
<li>PWR_PUCRF_PF1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae241ad04514a90942bd41df864b77e2d">stm32l476xx.h</a></li>
<li>PWR_PUCRF_PF10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafe3fe132859d8148a04dd978ba9c03f4">stm32l476xx.h</a></li>
<li>PWR_PUCRF_PF10_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf5206adad5dbf78a87ba0c3b005bbc7c">stm32l476xx.h</a></li>
<li>PWR_PUCRF_PF11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c73bb2786874268ab35abdee7b8aff5">stm32l476xx.h</a></li>
<li>PWR_PUCRF_PF11_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga792037fe47e820aeaa7b201db93dc894">stm32l476xx.h</a></li>
<li>PWR_PUCRF_PF12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7907794168a5463ecc0962fdc01c5c60">stm32l476xx.h</a></li>
<li>PWR_PUCRF_PF12_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2799d1509abf98538790eb23a22b36d5">stm32l476xx.h</a></li>
<li>PWR_PUCRF_PF13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac46cc445dccae146104367714dc3c69d">stm32l476xx.h</a></li>
<li>PWR_PUCRF_PF13_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ab04f5576c8582db069dd122fd37819">stm32l476xx.h</a></li>
<li>PWR_PUCRF_PF14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadcd65f8497b677c26aae91a9276b342f">stm32l476xx.h</a></li>
<li>PWR_PUCRF_PF14_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad8ef070b26a84786186fc773d05bef4b">stm32l476xx.h</a></li>
<li>PWR_PUCRF_PF15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga744793e56dc442910b228c2159a4c2e2">stm32l476xx.h</a></li>
<li>PWR_PUCRF_PF15_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8676434b06a4ec8ad75a83fcdba689e5">stm32l476xx.h</a></li>
<li>PWR_PUCRF_PF1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga395f50325aa63842357ae846b1076693">stm32l476xx.h</a></li>
<li>PWR_PUCRF_PF2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0acf54dc862562b2666bea4c13218aac">stm32l476xx.h</a></li>
<li>PWR_PUCRF_PF2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9330fd0b4ae948c2f229d924b1599fc4">stm32l476xx.h</a></li>
<li>PWR_PUCRF_PF3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac99cd902858e931386db989b62a61d30">stm32l476xx.h</a></li>
<li>PWR_PUCRF_PF3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac404e9ad698a05daac075e074ce4408e">stm32l476xx.h</a></li>
<li>PWR_PUCRF_PF4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga91ececfb2a323e83ea05c23e7a8eace4">stm32l476xx.h</a></li>
<li>PWR_PUCRF_PF4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2993490899c428b492dceb1bc27d4d2b">stm32l476xx.h</a></li>
<li>PWR_PUCRF_PF5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85721d1ebc65ffbefc822502c4ec752b">stm32l476xx.h</a></li>
<li>PWR_PUCRF_PF5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c1684ba62149e8c93c667d441efa06e">stm32l476xx.h</a></li>
<li>PWR_PUCRF_PF6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga48dcf8e0d7cc31f251b741ddcb2ab16c">stm32l476xx.h</a></li>
<li>PWR_PUCRF_PF6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b9c66b864ea83f4fa4fa1f3fe4d4d8e">stm32l476xx.h</a></li>
<li>PWR_PUCRF_PF7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga62dfe4b403b9dbb07788389340db4bca">stm32l476xx.h</a></li>
<li>PWR_PUCRF_PF7_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2d79af7df347e65c79fa891f864924ff">stm32l476xx.h</a></li>
<li>PWR_PUCRF_PF8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac7bf02423b4362d954fc874beaaa51e8">stm32l476xx.h</a></li>
<li>PWR_PUCRF_PF8_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad0af3d7161373b3bb38365b79efc439c">stm32l476xx.h</a></li>
<li>PWR_PUCRF_PF9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad16d9983ac94f739c01372bf31976aaf">stm32l476xx.h</a></li>
<li>PWR_PUCRF_PF9_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga20940dc038844ed8747d86de78c3344f">stm32l476xx.h</a></li>
<li>PWR_PUCRG_PG0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad5e299f9a02ffcbfd8517562ba04e888">stm32l476xx.h</a></li>
<li>PWR_PUCRG_PG0_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93d01989dc49d8c9c953f3c3bf88ab99">stm32l476xx.h</a></li>
<li>PWR_PUCRG_PG1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaebf7017273eee06e9f9770ed8f0c6915">stm32l476xx.h</a></li>
<li>PWR_PUCRG_PG10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga42a6a56d985de87709d49f4337c4ea6e">stm32l476xx.h</a></li>
<li>PWR_PUCRG_PG10_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad5fe56b737fcf275060ac7e41c1632c2">stm32l476xx.h</a></li>
<li>PWR_PUCRG_PG11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga097c24c8c0f2e3d16a2fd84638b74f25">stm32l476xx.h</a></li>
<li>PWR_PUCRG_PG11_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab9e4bef334be6223fdf44b4f82a4dd0e">stm32l476xx.h</a></li>
<li>PWR_PUCRG_PG12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga52ce6de30b2c255f0013cd20dd12c6c7">stm32l476xx.h</a></li>
<li>PWR_PUCRG_PG12_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2bd68dfd6f97a3c52fc05cd9c555313a">stm32l476xx.h</a></li>
<li>PWR_PUCRG_PG13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga69ea26d5e7d2b4a08d060b105d5f5ac7">stm32l476xx.h</a></li>
<li>PWR_PUCRG_PG13_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1801804e792104acb1d41f292dd012c9">stm32l476xx.h</a></li>
<li>PWR_PUCRG_PG14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b6971a31d379eb6ac999707ecc4bd4c">stm32l476xx.h</a></li>
<li>PWR_PUCRG_PG14_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga04840d197520fe2d16a1ea3049fa7b8e">stm32l476xx.h</a></li>
<li>PWR_PUCRG_PG15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga951f03fc24736f7b0ae95f92bfecdfe2">stm32l476xx.h</a></li>
<li>PWR_PUCRG_PG15_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga51b09fe1f8cbbf1e4c19c84c9b0a92e9">stm32l476xx.h</a></li>
<li>PWR_PUCRG_PG1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad50641a4e7f79fb245054808ea417c61">stm32l476xx.h</a></li>
<li>PWR_PUCRG_PG2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga51e51bd0b11cc601c6b6238b18d35f71">stm32l476xx.h</a></li>
<li>PWR_PUCRG_PG2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga119fd5a93dabe310ad2904ced4ef77cd">stm32l476xx.h</a></li>
<li>PWR_PUCRG_PG3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2eb97b33373b2b6bf4b076519d86061e">stm32l476xx.h</a></li>
<li>PWR_PUCRG_PG3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae188205cbe1f548e5707a3af8f225f85">stm32l476xx.h</a></li>
<li>PWR_PUCRG_PG4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e64a3d953c10a10e4584db062119607">stm32l476xx.h</a></li>
<li>PWR_PUCRG_PG4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6f33d2da595b8d34916267319fb4629">stm32l476xx.h</a></li>
<li>PWR_PUCRG_PG5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga87998eff589b6a4d9cf5641462fbda6c">stm32l476xx.h</a></li>
<li>PWR_PUCRG_PG5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae5e3f338e014d7737a7da4a942cbcb4">stm32l476xx.h</a></li>
<li>PWR_PUCRG_PG6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga75f06bfa6e0eb028886f482782e5b80d">stm32l476xx.h</a></li>
<li>PWR_PUCRG_PG6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf798961da76aecc04dabeefaed4b614f">stm32l476xx.h</a></li>
<li>PWR_PUCRG_PG7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga90258c68c16453d53916ca819867c793">stm32l476xx.h</a></li>
<li>PWR_PUCRG_PG7_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab3a6ef75169247b4367b235838f407cd">stm32l476xx.h</a></li>
<li>PWR_PUCRG_PG8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga331df7856684cbd6c4554c6554f37d7a">stm32l476xx.h</a></li>
<li>PWR_PUCRG_PG8_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga027401391d97af6c999b8a03eaf834d7">stm32l476xx.h</a></li>
<li>PWR_PUCRG_PG9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf99c7c40a168e52a0ab6253049747935">stm32l476xx.h</a></li>
<li>PWR_PUCRG_PG9_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d92ffb1e39d274946f3a3b618edc746">stm32l476xx.h</a></li>
<li>PWR_PUCRH_PH0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7906b8b297c591da74d9a983258c6205">stm32l476xx.h</a></li>
<li>PWR_PUCRH_PH0_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab335397c4379a79cd6281bec43edbaae">stm32l476xx.h</a></li>
<li>PWR_PUCRH_PH1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga55938313629a9fc68c0470c05a832b3e">stm32l476xx.h</a></li>
<li>PWR_PUCRH_PH1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad252c7c7b4413c1a87ed648431d3c801">stm32l476xx.h</a></li>
<li>PWR_SCR_CSBF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabdddfe059abe4fdb479d6f77d41f5bc5">stm32l476xx.h</a></li>
<li>PWR_SCR_CSBF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7da6bdd44c4392f18d8216d3cc4e9c83">stm32l476xx.h</a></li>
<li>PWR_SCR_CWUF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab617e1bb3dca54f12c80d4c5b3a0ee3c">stm32l476xx.h</a></li>
<li>PWR_SCR_CWUF1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a12f5af4994abe5b34cf7eae3dacf70">stm32l476xx.h</a></li>
<li>PWR_SCR_CWUF1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga142fa620aec1ce292870d2a88c8e4bfc">stm32l476xx.h</a></li>
<li>PWR_SCR_CWUF2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4128b0b9a09d2443ce0e4eef81177a8d">stm32l476xx.h</a></li>
<li>PWR_SCR_CWUF2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga98a59ab189af3edee39d5f86586c1d4a">stm32l476xx.h</a></li>
<li>PWR_SCR_CWUF3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b435bfeeeb80cd6e640fa6f9210649a">stm32l476xx.h</a></li>
<li>PWR_SCR_CWUF3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe80c512090943bc2e4aea5068bed2c0">stm32l476xx.h</a></li>
<li>PWR_SCR_CWUF4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga032b297a06e80628d63eb25dd1388268">stm32l476xx.h</a></li>
<li>PWR_SCR_CWUF4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga02905174fda882abf1f543ca487c1ec4">stm32l476xx.h</a></li>
<li>PWR_SCR_CWUF5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf1cc08299b937e0c1c87e24aa153c005">stm32l476xx.h</a></li>
<li>PWR_SCR_CWUF5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5980fc735db6b2ea9adeb05d3e3c1f1">stm32l476xx.h</a></li>
<li>PWR_SCR_CWUF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9db68cb99dedae6f165584bfe2063920">stm32l476xx.h</a></li>
<li>PWR_SR1_EXT_SMPS_RDY&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad0f22daae508f1f9b432ab470912bd69">stm32l476xx.h</a></li>
<li>PWR_SR1_EXT_SMPS_RDY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf8aea00e2f9ea22bba3b3439f09b348e">stm32l476xx.h</a></li>
<li>PWR_SR1_SBF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga52067a339f2800cca29e0373f1b7d5f1">stm32l476xx.h</a></li>
<li>PWR_SR1_SBF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga46de86e5fa599d3aabe3646e5c83ff13">stm32l476xx.h</a></li>
<li>PWR_SR1_WUF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3cee25727108665face0ac2f709fcb72">stm32l476xx.h</a></li>
<li>PWR_SR1_WUF1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e5ea0407844efe67f89d52468199bf9">stm32l476xx.h</a></li>
<li>PWR_SR1_WUF1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae7cce63b523402f2ffea81b585fe3ef5">stm32l476xx.h</a></li>
<li>PWR_SR1_WUF2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0cb2045f5b3571c37bba90051c2b5ea6">stm32l476xx.h</a></li>
<li>PWR_SR1_WUF2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2da4b6c791875ae30474e2a13cb0af37">stm32l476xx.h</a></li>
<li>PWR_SR1_WUF3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ff45092647d089b93361f5cbaf6b1a1">stm32l476xx.h</a></li>
<li>PWR_SR1_WUF3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ee47e810678a998df7b130c61c76dc6">stm32l476xx.h</a></li>
<li>PWR_SR1_WUF4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga92613bf31b9b2a8d63c24a0a1e8c5516">stm32l476xx.h</a></li>
<li>PWR_SR1_WUF4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a13909fdce06449a0f1138df7635c31">stm32l476xx.h</a></li>
<li>PWR_SR1_WUF5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac119a7732cd690d01870ee0fa72b4d20">stm32l476xx.h</a></li>
<li>PWR_SR1_WUF5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa81a5e5608d24f04e510b981f23f550">stm32l476xx.h</a></li>
<li>PWR_SR1_WUF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ab4eafaa5b521406a181e970c4e5f04">stm32l476xx.h</a></li>
<li>PWR_SR1_WUFI&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab9bcd91a779fee2f98a91b1ac734b6c9">stm32l476xx.h</a></li>
<li>PWR_SR1_WUFI_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3292409f4ace61d403b652bb0ded849c">stm32l476xx.h</a></li>
<li>PWR_SR2_PVDO&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6fea15ae013036a5a24db22a52ca3147">stm32l476xx.h</a></li>
<li>PWR_SR2_PVDO_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga37bd23d53172d09b3e1a19f7bc7a6d06">stm32l476xx.h</a></li>
<li>PWR_SR2_PVMO1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga24326eb66176060b4fbfbf9648b149f8">stm32l476xx.h</a></li>
<li>PWR_SR2_PVMO1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga543077b17f78342367fb22eb2dbb5195">stm32l476xx.h</a></li>
<li>PWR_SR2_PVMO2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae475738960817bd81d391791d494a13c">stm32l476xx.h</a></li>
<li>PWR_SR2_PVMO2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c3a78d677e571cf3bfbc90344cd7505">stm32l476xx.h</a></li>
<li>PWR_SR2_PVMO3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaed2a4928dc037f410049cf67cde12a52">stm32l476xx.h</a></li>
<li>PWR_SR2_PVMO3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3689cfd285737059dbb4a748dbf117e1">stm32l476xx.h</a></li>
<li>PWR_SR2_PVMO4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacb35ad6cec90fea4a2a2770204bfa618">stm32l476xx.h</a></li>
<li>PWR_SR2_PVMO4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a2b0e8f56f9974148ea6272d0152668">stm32l476xx.h</a></li>
<li>PWR_SR2_REGLPF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b4c0d31f1dbb17ccb85a6e582a00b9d">stm32l476xx.h</a></li>
<li>PWR_SR2_REGLPF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3314b8d9a65423906e4b7dc6da6152c">stm32l476xx.h</a></li>
<li>PWR_SR2_REGLPS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga911a8a399671b6dc3fca4948f1ad6872">stm32l476xx.h</a></li>
<li>PWR_SR2_REGLPS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0dfb4cf2210dc6d42e3461de677d5cd4">stm32l476xx.h</a></li>
<li>PWR_SR2_VOSF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa16cbf806601b43cdbcba10b444c7f81">stm32l476xx.h</a></li>
<li>PWR_SR2_VOSF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77731b81c1c30295b5638e1502df5ab6">stm32l476xx.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6 </li>
  </ul>
</div>
</body>
</html>
