{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 21:46:10 2013 " "Info: Processing started: Tue Dec 03 21:46:10 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cpu -c cpu " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "cpu EP1C6Q240C8 " "Info: Selected device EP1C6Q240C8 for design \"cpu\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C12Q240C8 " "Info: Device EP1C12Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 24 " "Info: Pin ~nCSO~ is reserved at location 24" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 37 " "Info: Pin ~ASDO~ is reserved at location 37" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "103 129 " "Warning: No exact pin location assignment(s) for 103 pins of 129 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[7\] " "Info: Pin BUS\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { BUS[7] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -520 688 864 -504 "BUS\[7..0\]" "" } { -400 1528 1592 -384 "BUS\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[6\] " "Info: Pin BUS\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { BUS[6] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -520 688 864 -504 "BUS\[7..0\]" "" } { -400 1528 1592 -384 "BUS\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[5\] " "Info: Pin BUS\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { BUS[5] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -520 688 864 -504 "BUS\[7..0\]" "" } { -400 1528 1592 -384 "BUS\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[4\] " "Info: Pin BUS\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { BUS[4] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -520 688 864 -504 "BUS\[7..0\]" "" } { -400 1528 1592 -384 "BUS\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[3\] " "Info: Pin BUS\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { BUS[3] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -520 688 864 -504 "BUS\[7..0\]" "" } { -400 1528 1592 -384 "BUS\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[2\] " "Info: Pin BUS\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { BUS[2] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -520 688 864 -504 "BUS\[7..0\]" "" } { -400 1528 1592 -384 "BUS\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[1\] " "Info: Pin BUS\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { BUS[1] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -520 688 864 -504 "BUS\[7..0\]" "" } { -400 1528 1592 -384 "BUS\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[0\] " "Info: Pin BUS\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { BUS[0] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -520 688 864 -504 "BUS\[7..0\]" "" } { -400 1528 1592 -384 "BUS\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW_B " "Info: Pin SW_B not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SW_B } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -216 -136 40 -200 "SW_B" "" } { -146 360 376 -104 "SW_B" "" } { 16 -80 -42 32 "SW_B" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW_B } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[24\] " "Info: Pin M\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { M[24] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 8 1528 1704 24 "M\[24..1\]" "" } { -120 576 736 -104 "M\[18\]" "" } { -424 1000 1056 -408 "M\[24..21\]" "" } { -376 952 1040 -360 "M\[20\]" "" } { -360 952 1040 -344 "M\[19\]" "" } { 392 832 968 408 "M\[24..1\]" "" } { 384 320 376 400 "M\[6..1\]" "" } { 120 1200 1248 136 "M\[10\]" "" } { 136 1200 1248 152 "M\[11\]" "" } { 152 1200 1248 168 "M\[12\]" "" } { -304 1528 1592 -288 "M\[24..17\]" "" } { -288 1528 1592 -272 "M\[16..9\]" "" } { -272 1528 1592 -256 "M\[8..1\]" "" } { 16 -208 -166 32 "M\[16\]" "" } { 32 -200 -170 48 "M\[17\]" "" } { 304 1184 1248 320 "M\[7\]" "" } { 320 1184 1248 336 "M\[8\]" "" } { 336 1184 1248 352 "M\[9\]" "" } { -64 1208 1248 -48 "M\[13\]" "" } { -48 1208 1248 -32 "M\[14\]" "" } { -32 1208 1251 -16 "M\[15\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[23\] " "Info: Pin M\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { M[23] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 8 1528 1704 24 "M\[24..1\]" "" } { -120 576 736 -104 "M\[18\]" "" } { -424 1000 1056 -408 "M\[24..21\]" "" } { -376 952 1040 -360 "M\[20\]" "" } { -360 952 1040 -344 "M\[19\]" "" } { 392 832 968 408 "M\[24..1\]" "" } { 384 320 376 400 "M\[6..1\]" "" } { 120 1200 1248 136 "M\[10\]" "" } { 136 1200 1248 152 "M\[11\]" "" } { 152 1200 1248 168 "M\[12\]" "" } { -304 1528 1592 -288 "M\[24..17\]" "" } { -288 1528 1592 -272 "M\[16..9\]" "" } { -272 1528 1592 -256 "M\[8..1\]" "" } { 16 -208 -166 32 "M\[16\]" "" } { 32 -200 -170 48 "M\[17\]" "" } { 304 1184 1248 320 "M\[7\]" "" } { 320 1184 1248 336 "M\[8\]" "" } { 336 1184 1248 352 "M\[9\]" "" } { -64 1208 1248 -48 "M\[13\]" "" } { -48 1208 1248 -32 "M\[14\]" "" } { -32 1208 1251 -16 "M\[15\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[22\] " "Info: Pin M\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { M[22] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 8 1528 1704 24 "M\[24..1\]" "" } { -120 576 736 -104 "M\[18\]" "" } { -424 1000 1056 -408 "M\[24..21\]" "" } { -376 952 1040 -360 "M\[20\]" "" } { -360 952 1040 -344 "M\[19\]" "" } { 392 832 968 408 "M\[24..1\]" "" } { 384 320 376 400 "M\[6..1\]" "" } { 120 1200 1248 136 "M\[10\]" "" } { 136 1200 1248 152 "M\[11\]" "" } { 152 1200 1248 168 "M\[12\]" "" } { -304 1528 1592 -288 "M\[24..17\]" "" } { -288 1528 1592 -272 "M\[16..9\]" "" } { -272 1528 1592 -256 "M\[8..1\]" "" } { 16 -208 -166 32 "M\[16\]" "" } { 32 -200 -170 48 "M\[17\]" "" } { 304 1184 1248 320 "M\[7\]" "" } { 320 1184 1248 336 "M\[8\]" "" } { 336 1184 1248 352 "M\[9\]" "" } { -64 1208 1248 -48 "M\[13\]" "" } { -48 1208 1248 -32 "M\[14\]" "" } { -32 1208 1251 -16 "M\[15\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[21\] " "Info: Pin M\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { M[21] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 8 1528 1704 24 "M\[24..1\]" "" } { -120 576 736 -104 "M\[18\]" "" } { -424 1000 1056 -408 "M\[24..21\]" "" } { -376 952 1040 -360 "M\[20\]" "" } { -360 952 1040 -344 "M\[19\]" "" } { 392 832 968 408 "M\[24..1\]" "" } { 384 320 376 400 "M\[6..1\]" "" } { 120 1200 1248 136 "M\[10\]" "" } { 136 1200 1248 152 "M\[11\]" "" } { 152 1200 1248 168 "M\[12\]" "" } { -304 1528 1592 -288 "M\[24..17\]" "" } { -288 1528 1592 -272 "M\[16..9\]" "" } { -272 1528 1592 -256 "M\[8..1\]" "" } { 16 -208 -166 32 "M\[16\]" "" } { 32 -200 -170 48 "M\[17\]" "" } { 304 1184 1248 320 "M\[7\]" "" } { 320 1184 1248 336 "M\[8\]" "" } { 336 1184 1248 352 "M\[9\]" "" } { -64 1208 1248 -48 "M\[13\]" "" } { -48 1208 1248 -32 "M\[14\]" "" } { -32 1208 1251 -16 "M\[15\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[20\] " "Info: Pin M\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { M[20] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 8 1528 1704 24 "M\[24..1\]" "" } { -120 576 736 -104 "M\[18\]" "" } { -424 1000 1056 -408 "M\[24..21\]" "" } { -376 952 1040 -360 "M\[20\]" "" } { -360 952 1040 -344 "M\[19\]" "" } { 392 832 968 408 "M\[24..1\]" "" } { 384 320 376 400 "M\[6..1\]" "" } { 120 1200 1248 136 "M\[10\]" "" } { 136 1200 1248 152 "M\[11\]" "" } { 152 1200 1248 168 "M\[12\]" "" } { -304 1528 1592 -288 "M\[24..17\]" "" } { -288 1528 1592 -272 "M\[16..9\]" "" } { -272 1528 1592 -256 "M\[8..1\]" "" } { 16 -208 -166 32 "M\[16\]" "" } { 32 -200 -170 48 "M\[17\]" "" } { 304 1184 1248 320 "M\[7\]" "" } { 320 1184 1248 336 "M\[8\]" "" } { 336 1184 1248 352 "M\[9\]" "" } { -64 1208 1248 -48 "M\[13\]" "" } { -48 1208 1248 -32 "M\[14\]" "" } { -32 1208 1251 -16 "M\[15\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[19\] " "Info: Pin M\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { M[19] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 8 1528 1704 24 "M\[24..1\]" "" } { -120 576 736 -104 "M\[18\]" "" } { -424 1000 1056 -408 "M\[24..21\]" "" } { -376 952 1040 -360 "M\[20\]" "" } { -360 952 1040 -344 "M\[19\]" "" } { 392 832 968 408 "M\[24..1\]" "" } { 384 320 376 400 "M\[6..1\]" "" } { 120 1200 1248 136 "M\[10\]" "" } { 136 1200 1248 152 "M\[11\]" "" } { 152 1200 1248 168 "M\[12\]" "" } { -304 1528 1592 -288 "M\[24..17\]" "" } { -288 1528 1592 -272 "M\[16..9\]" "" } { -272 1528 1592 -256 "M\[8..1\]" "" } { 16 -208 -166 32 "M\[16\]" "" } { 32 -200 -170 48 "M\[17\]" "" } { 304 1184 1248 320 "M\[7\]" "" } { 320 1184 1248 336 "M\[8\]" "" } { 336 1184 1248 352 "M\[9\]" "" } { -64 1208 1248 -48 "M\[13\]" "" } { -48 1208 1248 -32 "M\[14\]" "" } { -32 1208 1251 -16 "M\[15\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[18\] " "Info: Pin M\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { M[18] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 8 1528 1704 24 "M\[24..1\]" "" } { -120 576 736 -104 "M\[18\]" "" } { -424 1000 1056 -408 "M\[24..21\]" "" } { -376 952 1040 -360 "M\[20\]" "" } { -360 952 1040 -344 "M\[19\]" "" } { 392 832 968 408 "M\[24..1\]" "" } { 384 320 376 400 "M\[6..1\]" "" } { 120 1200 1248 136 "M\[10\]" "" } { 136 1200 1248 152 "M\[11\]" "" } { 152 1200 1248 168 "M\[12\]" "" } { -304 1528 1592 -288 "M\[24..17\]" "" } { -288 1528 1592 -272 "M\[16..9\]" "" } { -272 1528 1592 -256 "M\[8..1\]" "" } { 16 -208 -166 32 "M\[16\]" "" } { 32 -200 -170 48 "M\[17\]" "" } { 304 1184 1248 320 "M\[7\]" "" } { 320 1184 1248 336 "M\[8\]" "" } { 336 1184 1248 352 "M\[9\]" "" } { -64 1208 1248 -48 "M\[13\]" "" } { -48 1208 1248 -32 "M\[14\]" "" } { -32 1208 1251 -16 "M\[15\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[17\] " "Info: Pin M\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { M[17] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 8 1528 1704 24 "M\[24..1\]" "" } { -120 576 736 -104 "M\[18\]" "" } { -424 1000 1056 -408 "M\[24..21\]" "" } { -376 952 1040 -360 "M\[20\]" "" } { -360 952 1040 -344 "M\[19\]" "" } { 392 832 968 408 "M\[24..1\]" "" } { 384 320 376 400 "M\[6..1\]" "" } { 120 1200 1248 136 "M\[10\]" "" } { 136 1200 1248 152 "M\[11\]" "" } { 152 1200 1248 168 "M\[12\]" "" } { -304 1528 1592 -288 "M\[24..17\]" "" } { -288 1528 1592 -272 "M\[16..9\]" "" } { -272 1528 1592 -256 "M\[8..1\]" "" } { 16 -208 -166 32 "M\[16\]" "" } { 32 -200 -170 48 "M\[17\]" "" } { 304 1184 1248 320 "M\[7\]" "" } { 320 1184 1248 336 "M\[8\]" "" } { 336 1184 1248 352 "M\[9\]" "" } { -64 1208 1248 -48 "M\[13\]" "" } { -48 1208 1248 -32 "M\[14\]" "" } { -32 1208 1251 -16 "M\[15\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[16\] " "Info: Pin M\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { M[16] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 8 1528 1704 24 "M\[24..1\]" "" } { -120 576 736 -104 "M\[18\]" "" } { -424 1000 1056 -408 "M\[24..21\]" "" } { -376 952 1040 -360 "M\[20\]" "" } { -360 952 1040 -344 "M\[19\]" "" } { 392 832 968 408 "M\[24..1\]" "" } { 384 320 376 400 "M\[6..1\]" "" } { 120 1200 1248 136 "M\[10\]" "" } { 136 1200 1248 152 "M\[11\]" "" } { 152 1200 1248 168 "M\[12\]" "" } { -304 1528 1592 -288 "M\[24..17\]" "" } { -288 1528 1592 -272 "M\[16..9\]" "" } { -272 1528 1592 -256 "M\[8..1\]" "" } { 16 -208 -166 32 "M\[16\]" "" } { 32 -200 -170 48 "M\[17\]" "" } { 304 1184 1248 320 "M\[7\]" "" } { 320 1184 1248 336 "M\[8\]" "" } { 336 1184 1248 352 "M\[9\]" "" } { -64 1208 1248 -48 "M\[13\]" "" } { -48 1208 1248 -32 "M\[14\]" "" } { -32 1208 1251 -16 "M\[15\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[15\] " "Info: Pin M\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { M[15] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 8 1528 1704 24 "M\[24..1\]" "" } { -120 576 736 -104 "M\[18\]" "" } { -424 1000 1056 -408 "M\[24..21\]" "" } { -376 952 1040 -360 "M\[20\]" "" } { -360 952 1040 -344 "M\[19\]" "" } { 392 832 968 408 "M\[24..1\]" "" } { 384 320 376 400 "M\[6..1\]" "" } { 120 1200 1248 136 "M\[10\]" "" } { 136 1200 1248 152 "M\[11\]" "" } { 152 1200 1248 168 "M\[12\]" "" } { -304 1528 1592 -288 "M\[24..17\]" "" } { -288 1528 1592 -272 "M\[16..9\]" "" } { -272 1528 1592 -256 "M\[8..1\]" "" } { 16 -208 -166 32 "M\[16\]" "" } { 32 -200 -170 48 "M\[17\]" "" } { 304 1184 1248 320 "M\[7\]" "" } { 320 1184 1248 336 "M\[8\]" "" } { 336 1184 1248 352 "M\[9\]" "" } { -64 1208 1248 -48 "M\[13\]" "" } { -48 1208 1248 -32 "M\[14\]" "" } { -32 1208 1251 -16 "M\[15\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[14\] " "Info: Pin M\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { M[14] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 8 1528 1704 24 "M\[24..1\]" "" } { -120 576 736 -104 "M\[18\]" "" } { -424 1000 1056 -408 "M\[24..21\]" "" } { -376 952 1040 -360 "M\[20\]" "" } { -360 952 1040 -344 "M\[19\]" "" } { 392 832 968 408 "M\[24..1\]" "" } { 384 320 376 400 "M\[6..1\]" "" } { 120 1200 1248 136 "M\[10\]" "" } { 136 1200 1248 152 "M\[11\]" "" } { 152 1200 1248 168 "M\[12\]" "" } { -304 1528 1592 -288 "M\[24..17\]" "" } { -288 1528 1592 -272 "M\[16..9\]" "" } { -272 1528 1592 -256 "M\[8..1\]" "" } { 16 -208 -166 32 "M\[16\]" "" } { 32 -200 -170 48 "M\[17\]" "" } { 304 1184 1248 320 "M\[7\]" "" } { 320 1184 1248 336 "M\[8\]" "" } { 336 1184 1248 352 "M\[9\]" "" } { -64 1208 1248 -48 "M\[13\]" "" } { -48 1208 1248 -32 "M\[14\]" "" } { -32 1208 1251 -16 "M\[15\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[13\] " "Info: Pin M\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { M[13] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 8 1528 1704 24 "M\[24..1\]" "" } { -120 576 736 -104 "M\[18\]" "" } { -424 1000 1056 -408 "M\[24..21\]" "" } { -376 952 1040 -360 "M\[20\]" "" } { -360 952 1040 -344 "M\[19\]" "" } { 392 832 968 408 "M\[24..1\]" "" } { 384 320 376 400 "M\[6..1\]" "" } { 120 1200 1248 136 "M\[10\]" "" } { 136 1200 1248 152 "M\[11\]" "" } { 152 1200 1248 168 "M\[12\]" "" } { -304 1528 1592 -288 "M\[24..17\]" "" } { -288 1528 1592 -272 "M\[16..9\]" "" } { -272 1528 1592 -256 "M\[8..1\]" "" } { 16 -208 -166 32 "M\[16\]" "" } { 32 -200 -170 48 "M\[17\]" "" } { 304 1184 1248 320 "M\[7\]" "" } { 320 1184 1248 336 "M\[8\]" "" } { 336 1184 1248 352 "M\[9\]" "" } { -64 1208 1248 -48 "M\[13\]" "" } { -48 1208 1248 -32 "M\[14\]" "" } { -32 1208 1251 -16 "M\[15\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[12\] " "Info: Pin M\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { M[12] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 8 1528 1704 24 "M\[24..1\]" "" } { -120 576 736 -104 "M\[18\]" "" } { -424 1000 1056 -408 "M\[24..21\]" "" } { -376 952 1040 -360 "M\[20\]" "" } { -360 952 1040 -344 "M\[19\]" "" } { 392 832 968 408 "M\[24..1\]" "" } { 384 320 376 400 "M\[6..1\]" "" } { 120 1200 1248 136 "M\[10\]" "" } { 136 1200 1248 152 "M\[11\]" "" } { 152 1200 1248 168 "M\[12\]" "" } { -304 1528 1592 -288 "M\[24..17\]" "" } { -288 1528 1592 -272 "M\[16..9\]" "" } { -272 1528 1592 -256 "M\[8..1\]" "" } { 16 -208 -166 32 "M\[16\]" "" } { 32 -200 -170 48 "M\[17\]" "" } { 304 1184 1248 320 "M\[7\]" "" } { 320 1184 1248 336 "M\[8\]" "" } { 336 1184 1248 352 "M\[9\]" "" } { -64 1208 1248 -48 "M\[13\]" "" } { -48 1208 1248 -32 "M\[14\]" "" } { -32 1208 1251 -16 "M\[15\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[11\] " "Info: Pin M\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { M[11] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 8 1528 1704 24 "M\[24..1\]" "" } { -120 576 736 -104 "M\[18\]" "" } { -424 1000 1056 -408 "M\[24..21\]" "" } { -376 952 1040 -360 "M\[20\]" "" } { -360 952 1040 -344 "M\[19\]" "" } { 392 832 968 408 "M\[24..1\]" "" } { 384 320 376 400 "M\[6..1\]" "" } { 120 1200 1248 136 "M\[10\]" "" } { 136 1200 1248 152 "M\[11\]" "" } { 152 1200 1248 168 "M\[12\]" "" } { -304 1528 1592 -288 "M\[24..17\]" "" } { -288 1528 1592 -272 "M\[16..9\]" "" } { -272 1528 1592 -256 "M\[8..1\]" "" } { 16 -208 -166 32 "M\[16\]" "" } { 32 -200 -170 48 "M\[17\]" "" } { 304 1184 1248 320 "M\[7\]" "" } { 320 1184 1248 336 "M\[8\]" "" } { 336 1184 1248 352 "M\[9\]" "" } { -64 1208 1248 -48 "M\[13\]" "" } { -48 1208 1248 -32 "M\[14\]" "" } { -32 1208 1251 -16 "M\[15\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[10\] " "Info: Pin M\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { M[10] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 8 1528 1704 24 "M\[24..1\]" "" } { -120 576 736 -104 "M\[18\]" "" } { -424 1000 1056 -408 "M\[24..21\]" "" } { -376 952 1040 -360 "M\[20\]" "" } { -360 952 1040 -344 "M\[19\]" "" } { 392 832 968 408 "M\[24..1\]" "" } { 384 320 376 400 "M\[6..1\]" "" } { 120 1200 1248 136 "M\[10\]" "" } { 136 1200 1248 152 "M\[11\]" "" } { 152 1200 1248 168 "M\[12\]" "" } { -304 1528 1592 -288 "M\[24..17\]" "" } { -288 1528 1592 -272 "M\[16..9\]" "" } { -272 1528 1592 -256 "M\[8..1\]" "" } { 16 -208 -166 32 "M\[16\]" "" } { 32 -200 -170 48 "M\[17\]" "" } { 304 1184 1248 320 "M\[7\]" "" } { 320 1184 1248 336 "M\[8\]" "" } { 336 1184 1248 352 "M\[9\]" "" } { -64 1208 1248 -48 "M\[13\]" "" } { -48 1208 1248 -32 "M\[14\]" "" } { -32 1208 1251 -16 "M\[15\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[9\] " "Info: Pin M\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { M[9] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 8 1528 1704 24 "M\[24..1\]" "" } { -120 576 736 -104 "M\[18\]" "" } { -424 1000 1056 -408 "M\[24..21\]" "" } { -376 952 1040 -360 "M\[20\]" "" } { -360 952 1040 -344 "M\[19\]" "" } { 392 832 968 408 "M\[24..1\]" "" } { 384 320 376 400 "M\[6..1\]" "" } { 120 1200 1248 136 "M\[10\]" "" } { 136 1200 1248 152 "M\[11\]" "" } { 152 1200 1248 168 "M\[12\]" "" } { -304 1528 1592 -288 "M\[24..17\]" "" } { -288 1528 1592 -272 "M\[16..9\]" "" } { -272 1528 1592 -256 "M\[8..1\]" "" } { 16 -208 -166 32 "M\[16\]" "" } { 32 -200 -170 48 "M\[17\]" "" } { 304 1184 1248 320 "M\[7\]" "" } { 320 1184 1248 336 "M\[8\]" "" } { 336 1184 1248 352 "M\[9\]" "" } { -64 1208 1248 -48 "M\[13\]" "" } { -48 1208 1248 -32 "M\[14\]" "" } { -32 1208 1251 -16 "M\[15\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[8\] " "Info: Pin M\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { M[8] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 8 1528 1704 24 "M\[24..1\]" "" } { -120 576 736 -104 "M\[18\]" "" } { -424 1000 1056 -408 "M\[24..21\]" "" } { -376 952 1040 -360 "M\[20\]" "" } { -360 952 1040 -344 "M\[19\]" "" } { 392 832 968 408 "M\[24..1\]" "" } { 384 320 376 400 "M\[6..1\]" "" } { 120 1200 1248 136 "M\[10\]" "" } { 136 1200 1248 152 "M\[11\]" "" } { 152 1200 1248 168 "M\[12\]" "" } { -304 1528 1592 -288 "M\[24..17\]" "" } { -288 1528 1592 -272 "M\[16..9\]" "" } { -272 1528 1592 -256 "M\[8..1\]" "" } { 16 -208 -166 32 "M\[16\]" "" } { 32 -200 -170 48 "M\[17\]" "" } { 304 1184 1248 320 "M\[7\]" "" } { 320 1184 1248 336 "M\[8\]" "" } { 336 1184 1248 352 "M\[9\]" "" } { -64 1208 1248 -48 "M\[13\]" "" } { -48 1208 1248 -32 "M\[14\]" "" } { -32 1208 1251 -16 "M\[15\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[7\] " "Info: Pin M\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { M[7] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 8 1528 1704 24 "M\[24..1\]" "" } { -120 576 736 -104 "M\[18\]" "" } { -424 1000 1056 -408 "M\[24..21\]" "" } { -376 952 1040 -360 "M\[20\]" "" } { -360 952 1040 -344 "M\[19\]" "" } { 392 832 968 408 "M\[24..1\]" "" } { 384 320 376 400 "M\[6..1\]" "" } { 120 1200 1248 136 "M\[10\]" "" } { 136 1200 1248 152 "M\[11\]" "" } { 152 1200 1248 168 "M\[12\]" "" } { -304 1528 1592 -288 "M\[24..17\]" "" } { -288 1528 1592 -272 "M\[16..9\]" "" } { -272 1528 1592 -256 "M\[8..1\]" "" } { 16 -208 -166 32 "M\[16\]" "" } { 32 -200 -170 48 "M\[17\]" "" } { 304 1184 1248 320 "M\[7\]" "" } { 320 1184 1248 336 "M\[8\]" "" } { 336 1184 1248 352 "M\[9\]" "" } { -64 1208 1248 -48 "M\[13\]" "" } { -48 1208 1248 -32 "M\[14\]" "" } { -32 1208 1251 -16 "M\[15\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[6\] " "Info: Pin M\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { M[6] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 8 1528 1704 24 "M\[24..1\]" "" } { -120 576 736 -104 "M\[18\]" "" } { -424 1000 1056 -408 "M\[24..21\]" "" } { -376 952 1040 -360 "M\[20\]" "" } { -360 952 1040 -344 "M\[19\]" "" } { 392 832 968 408 "M\[24..1\]" "" } { 384 320 376 400 "M\[6..1\]" "" } { 120 1200 1248 136 "M\[10\]" "" } { 136 1200 1248 152 "M\[11\]" "" } { 152 1200 1248 168 "M\[12\]" "" } { -304 1528 1592 -288 "M\[24..17\]" "" } { -288 1528 1592 -272 "M\[16..9\]" "" } { -272 1528 1592 -256 "M\[8..1\]" "" } { 16 -208 -166 32 "M\[16\]" "" } { 32 -200 -170 48 "M\[17\]" "" } { 304 1184 1248 320 "M\[7\]" "" } { 320 1184 1248 336 "M\[8\]" "" } { 336 1184 1248 352 "M\[9\]" "" } { -64 1208 1248 -48 "M\[13\]" "" } { -48 1208 1248 -32 "M\[14\]" "" } { -32 1208 1251 -16 "M\[15\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[5\] " "Info: Pin M\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { M[5] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 8 1528 1704 24 "M\[24..1\]" "" } { -120 576 736 -104 "M\[18\]" "" } { -424 1000 1056 -408 "M\[24..21\]" "" } { -376 952 1040 -360 "M\[20\]" "" } { -360 952 1040 -344 "M\[19\]" "" } { 392 832 968 408 "M\[24..1\]" "" } { 384 320 376 400 "M\[6..1\]" "" } { 120 1200 1248 136 "M\[10\]" "" } { 136 1200 1248 152 "M\[11\]" "" } { 152 1200 1248 168 "M\[12\]" "" } { -304 1528 1592 -288 "M\[24..17\]" "" } { -288 1528 1592 -272 "M\[16..9\]" "" } { -272 1528 1592 -256 "M\[8..1\]" "" } { 16 -208 -166 32 "M\[16\]" "" } { 32 -200 -170 48 "M\[17\]" "" } { 304 1184 1248 320 "M\[7\]" "" } { 320 1184 1248 336 "M\[8\]" "" } { 336 1184 1248 352 "M\[9\]" "" } { -64 1208 1248 -48 "M\[13\]" "" } { -48 1208 1248 -32 "M\[14\]" "" } { -32 1208 1251 -16 "M\[15\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[4\] " "Info: Pin M\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { M[4] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 8 1528 1704 24 "M\[24..1\]" "" } { -120 576 736 -104 "M\[18\]" "" } { -424 1000 1056 -408 "M\[24..21\]" "" } { -376 952 1040 -360 "M\[20\]" "" } { -360 952 1040 -344 "M\[19\]" "" } { 392 832 968 408 "M\[24..1\]" "" } { 384 320 376 400 "M\[6..1\]" "" } { 120 1200 1248 136 "M\[10\]" "" } { 136 1200 1248 152 "M\[11\]" "" } { 152 1200 1248 168 "M\[12\]" "" } { -304 1528 1592 -288 "M\[24..17\]" "" } { -288 1528 1592 -272 "M\[16..9\]" "" } { -272 1528 1592 -256 "M\[8..1\]" "" } { 16 -208 -166 32 "M\[16\]" "" } { 32 -200 -170 48 "M\[17\]" "" } { 304 1184 1248 320 "M\[7\]" "" } { 320 1184 1248 336 "M\[8\]" "" } { 336 1184 1248 352 "M\[9\]" "" } { -64 1208 1248 -48 "M\[13\]" "" } { -48 1208 1248 -32 "M\[14\]" "" } { -32 1208 1251 -16 "M\[15\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[3\] " "Info: Pin M\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { M[3] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 8 1528 1704 24 "M\[24..1\]" "" } { -120 576 736 -104 "M\[18\]" "" } { -424 1000 1056 -408 "M\[24..21\]" "" } { -376 952 1040 -360 "M\[20\]" "" } { -360 952 1040 -344 "M\[19\]" "" } { 392 832 968 408 "M\[24..1\]" "" } { 384 320 376 400 "M\[6..1\]" "" } { 120 1200 1248 136 "M\[10\]" "" } { 136 1200 1248 152 "M\[11\]" "" } { 152 1200 1248 168 "M\[12\]" "" } { -304 1528 1592 -288 "M\[24..17\]" "" } { -288 1528 1592 -272 "M\[16..9\]" "" } { -272 1528 1592 -256 "M\[8..1\]" "" } { 16 -208 -166 32 "M\[16\]" "" } { 32 -200 -170 48 "M\[17\]" "" } { 304 1184 1248 320 "M\[7\]" "" } { 320 1184 1248 336 "M\[8\]" "" } { 336 1184 1248 352 "M\[9\]" "" } { -64 1208 1248 -48 "M\[13\]" "" } { -48 1208 1248 -32 "M\[14\]" "" } { -32 1208 1251 -16 "M\[15\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[2\] " "Info: Pin M\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { M[2] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 8 1528 1704 24 "M\[24..1\]" "" } { -120 576 736 -104 "M\[18\]" "" } { -424 1000 1056 -408 "M\[24..21\]" "" } { -376 952 1040 -360 "M\[20\]" "" } { -360 952 1040 -344 "M\[19\]" "" } { 392 832 968 408 "M\[24..1\]" "" } { 384 320 376 400 "M\[6..1\]" "" } { 120 1200 1248 136 "M\[10\]" "" } { 136 1200 1248 152 "M\[11\]" "" } { 152 1200 1248 168 "M\[12\]" "" } { -304 1528 1592 -288 "M\[24..17\]" "" } { -288 1528 1592 -272 "M\[16..9\]" "" } { -272 1528 1592 -256 "M\[8..1\]" "" } { 16 -208 -166 32 "M\[16\]" "" } { 32 -200 -170 48 "M\[17\]" "" } { 304 1184 1248 320 "M\[7\]" "" } { 320 1184 1248 336 "M\[8\]" "" } { 336 1184 1248 352 "M\[9\]" "" } { -64 1208 1248 -48 "M\[13\]" "" } { -48 1208 1248 -32 "M\[14\]" "" } { -32 1208 1251 -16 "M\[15\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[1\] " "Info: Pin M\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { M[1] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 8 1528 1704 24 "M\[24..1\]" "" } { -120 576 736 -104 "M\[18\]" "" } { -424 1000 1056 -408 "M\[24..21\]" "" } { -376 952 1040 -360 "M\[20\]" "" } { -360 952 1040 -344 "M\[19\]" "" } { 392 832 968 408 "M\[24..1\]" "" } { 384 320 376 400 "M\[6..1\]" "" } { 120 1200 1248 136 "M\[10\]" "" } { 136 1200 1248 152 "M\[11\]" "" } { 152 1200 1248 168 "M\[12\]" "" } { -304 1528 1592 -288 "M\[24..17\]" "" } { -288 1528 1592 -272 "M\[16..9\]" "" } { -272 1528 1592 -256 "M\[8..1\]" "" } { 16 -208 -166 32 "M\[16\]" "" } { 32 -200 -170 48 "M\[17\]" "" } { 304 1184 1248 320 "M\[7\]" "" } { 320 1184 1248 336 "M\[8\]" "" } { 336 1184 1248 352 "M\[9\]" "" } { -64 1208 1248 -48 "M\[13\]" "" } { -48 1208 1248 -32 "M\[14\]" "" } { -32 1208 1251 -16 "M\[15\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T1 " "Info: Pin T1 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { T1 } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 504 952 1128 520 "T1" "" } { -88 568 736 -72 "T1" "" } { 400 624 672 416 "T1" "" } { 232 120 160 248 "T1" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { T1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T3 " "Info: Pin T3 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { T3 } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 560 952 1128 576 "T3" "" } { 416 328 376 432 "T3" "" } { 440 -24 0 456 "T3" "" } { 264 120 160 280 "T3" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { T3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR1\[7\] " "Info: Pin DR1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DR1[7] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -64 1528 1704 -48 "DR1\[7..0\]" "" } { -480 952 1024 -464 "DR1\[7..0\]" "" } { -432 1520 1592 -416 "DR1\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DR1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR1\[6\] " "Info: Pin DR1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DR1[6] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -64 1528 1704 -48 "DR1\[7..0\]" "" } { -480 952 1024 -464 "DR1\[7..0\]" "" } { -432 1520 1592 -416 "DR1\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DR1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR1\[5\] " "Info: Pin DR1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DR1[5] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -64 1528 1704 -48 "DR1\[7..0\]" "" } { -480 952 1024 -464 "DR1\[7..0\]" "" } { -432 1520 1592 -416 "DR1\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DR1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR1\[4\] " "Info: Pin DR1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DR1[4] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -64 1528 1704 -48 "DR1\[7..0\]" "" } { -480 952 1024 -464 "DR1\[7..0\]" "" } { -432 1520 1592 -416 "DR1\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DR1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR1\[3\] " "Info: Pin DR1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DR1[3] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -64 1528 1704 -48 "DR1\[7..0\]" "" } { -480 952 1024 -464 "DR1\[7..0\]" "" } { -432 1520 1592 -416 "DR1\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DR1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR1\[2\] " "Info: Pin DR1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DR1[2] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -64 1528 1704 -48 "DR1\[7..0\]" "" } { -480 952 1024 -464 "DR1\[7..0\]" "" } { -432 1520 1592 -416 "DR1\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DR1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR1\[1\] " "Info: Pin DR1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DR1[1] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -64 1528 1704 -48 "DR1\[7..0\]" "" } { -480 952 1024 -464 "DR1\[7..0\]" "" } { -432 1520 1592 -416 "DR1\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DR1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR1\[0\] " "Info: Pin DR1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DR1[0] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -64 1528 1704 -48 "DR1\[7..0\]" "" } { -480 952 1024 -464 "DR1\[7..0\]" "" } { -432 1520 1592 -416 "DR1\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DR1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T2 " "Info: Pin T2 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { T2 } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 536 952 1128 552 "T2" "" } { -392 272 344 -376 "T2" "" } { 424 -24 0 440 "T2" "" } { 32 464 504 48 "T2" "" } { 160 448 496 176 "T2" "" } { -184 424 464 -168 "T2" "" } { 272 480 528 288 "T2" "" } { 248 120 160 264 "T2" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { T2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[7\] " "Info: Pin ALU\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ALU[7] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -160 1528 1704 -144 "ALU\[7..0\]" "" } { -496 1520 1592 -480 "ALU\[7..0\]" "" } { -464 1208 1265 -448 "ALU\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[6\] " "Info: Pin ALU\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ALU[6] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -160 1528 1704 -144 "ALU\[7..0\]" "" } { -496 1520 1592 -480 "ALU\[7..0\]" "" } { -464 1208 1265 -448 "ALU\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[5\] " "Info: Pin ALU\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ALU[5] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -160 1528 1704 -144 "ALU\[7..0\]" "" } { -496 1520 1592 -480 "ALU\[7..0\]" "" } { -464 1208 1265 -448 "ALU\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[4\] " "Info: Pin ALU\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ALU[4] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -160 1528 1704 -144 "ALU\[7..0\]" "" } { -496 1520 1592 -480 "ALU\[7..0\]" "" } { -464 1208 1265 -448 "ALU\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[3\] " "Info: Pin ALU\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ALU[3] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -160 1528 1704 -144 "ALU\[7..0\]" "" } { -496 1520 1592 -480 "ALU\[7..0\]" "" } { -464 1208 1265 -448 "ALU\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[2\] " "Info: Pin ALU\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ALU[2] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -160 1528 1704 -144 "ALU\[7..0\]" "" } { -496 1520 1592 -480 "ALU\[7..0\]" "" } { -464 1208 1265 -448 "ALU\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[1\] " "Info: Pin ALU\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ALU[1] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -160 1528 1704 -144 "ALU\[7..0\]" "" } { -496 1520 1592 -480 "ALU\[7..0\]" "" } { -464 1208 1265 -448 "ALU\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[0\] " "Info: Pin ALU\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ALU[0] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -160 1528 1704 -144 "ALU\[7..0\]" "" } { -496 1520 1592 -480 "ALU\[7..0\]" "" } { -464 1208 1265 -448 "ALU\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_B " "Info: Pin RAM_B not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RAM_B } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -192 -136 40 -176 "RAM_B" "" } { -88 968 1014 -72 "RAM_B" "" } { 32 -80 -36 48 "RAM_B" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_B } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[7\] " "Info: Pin ADDR\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ADDR[7] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -16 1528 1704 0 "ADDR\[7..0\]" "" } { 8 896 968 24 "ADDR\[7..0\]" "" } { -368 1528 1593 -352 "ADDR\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[6\] " "Info: Pin ADDR\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ADDR[6] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -16 1528 1704 0 "ADDR\[7..0\]" "" } { 8 896 968 24 "ADDR\[7..0\]" "" } { -368 1528 1593 -352 "ADDR\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[5\] " "Info: Pin ADDR\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ADDR[5] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -16 1528 1704 0 "ADDR\[7..0\]" "" } { 8 896 968 24 "ADDR\[7..0\]" "" } { -368 1528 1593 -352 "ADDR\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[4\] " "Info: Pin ADDR\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ADDR[4] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -16 1528 1704 0 "ADDR\[7..0\]" "" } { 8 896 968 24 "ADDR\[7..0\]" "" } { -368 1528 1593 -352 "ADDR\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[3\] " "Info: Pin ADDR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ADDR[3] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -16 1528 1704 0 "ADDR\[7..0\]" "" } { 8 896 968 24 "ADDR\[7..0\]" "" } { -368 1528 1593 -352 "ADDR\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[2\] " "Info: Pin ADDR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ADDR[2] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -16 1528 1704 0 "ADDR\[7..0\]" "" } { 8 896 968 24 "ADDR\[7..0\]" "" } { -368 1528 1593 -352 "ADDR\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[1\] " "Info: Pin ADDR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ADDR[1] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -16 1528 1704 0 "ADDR\[7..0\]" "" } { 8 896 968 24 "ADDR\[7..0\]" "" } { -368 1528 1593 -352 "ADDR\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[0\] " "Info: Pin ADDR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ADDR[0] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -16 1528 1704 0 "ADDR\[7..0\]" "" } { 8 896 968 24 "ADDR\[7..0\]" "" } { -368 1528 1593 -352 "ADDR\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[7\] " "Info: Pin R0\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { R0[7] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -136 1528 1704 -120 "R0\[7..0\]" "" } { -480 1520 1592 -464 "R0\[7..0\]" "" } { -408 480 530 -392 "R0\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { R0[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[6\] " "Info: Pin R0\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { R0[6] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -136 1528 1704 -120 "R0\[7..0\]" "" } { -480 1520 1592 -464 "R0\[7..0\]" "" } { -408 480 530 -392 "R0\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { R0[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[5\] " "Info: Pin R0\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { R0[5] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -136 1528 1704 -120 "R0\[7..0\]" "" } { -480 1520 1592 -464 "R0\[7..0\]" "" } { -408 480 530 -392 "R0\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { R0[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[4\] " "Info: Pin R0\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { R0[4] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -136 1528 1704 -120 "R0\[7..0\]" "" } { -480 1520 1592 -464 "R0\[7..0\]" "" } { -408 480 530 -392 "R0\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { R0[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[3\] " "Info: Pin R0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { R0[3] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -136 1528 1704 -120 "R0\[7..0\]" "" } { -480 1520 1592 -464 "R0\[7..0\]" "" } { -408 480 530 -392 "R0\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { R0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[2\] " "Info: Pin R0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { R0[2] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -136 1528 1704 -120 "R0\[7..0\]" "" } { -480 1520 1592 -464 "R0\[7..0\]" "" } { -408 480 530 -392 "R0\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { R0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[1\] " "Info: Pin R0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { R0[1] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -136 1528 1704 -120 "R0\[7..0\]" "" } { -480 1520 1592 -464 "R0\[7..0\]" "" } { -408 480 530 -392 "R0\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { R0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[0\] " "Info: Pin R0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { R0[0] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -136 1528 1704 -120 "R0\[7..0\]" "" } { -480 1520 1592 -464 "R0\[7..0\]" "" } { -408 480 530 -392 "R0\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { R0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[7\] " "Info: Pin R2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { R2[7] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -88 1528 1704 -72 "R2\[7..0\]" "" } { -448 1520 1592 -432 "R2\[7..0\]" "" } { -360 512 528 -300 "R2\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { R2[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[6\] " "Info: Pin R2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { R2[6] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -88 1528 1704 -72 "R2\[7..0\]" "" } { -448 1520 1592 -432 "R2\[7..0\]" "" } { -360 512 528 -300 "R2\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { R2[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[5\] " "Info: Pin R2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { R2[5] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -88 1528 1704 -72 "R2\[7..0\]" "" } { -448 1520 1592 -432 "R2\[7..0\]" "" } { -360 512 528 -300 "R2\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { R2[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[4\] " "Info: Pin R2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { R2[4] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -88 1528 1704 -72 "R2\[7..0\]" "" } { -448 1520 1592 -432 "R2\[7..0\]" "" } { -360 512 528 -300 "R2\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { R2[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[3\] " "Info: Pin R2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { R2[3] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -88 1528 1704 -72 "R2\[7..0\]" "" } { -448 1520 1592 -432 "R2\[7..0\]" "" } { -360 512 528 -300 "R2\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { R2[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[2\] " "Info: Pin R2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { R2[2] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -88 1528 1704 -72 "R2\[7..0\]" "" } { -448 1520 1592 -432 "R2\[7..0\]" "" } { -360 512 528 -300 "R2\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { R2[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[1\] " "Info: Pin R2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { R2[1] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -88 1528 1704 -72 "R2\[7..0\]" "" } { -448 1520 1592 -432 "R2\[7..0\]" "" } { -360 512 528 -300 "R2\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { R2[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[0\] " "Info: Pin R2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { R2[0] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -88 1528 1704 -72 "R2\[7..0\]" "" } { -448 1520 1592 -432 "R2\[7..0\]" "" } { -360 512 528 -300 "R2\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { R2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[7\] " "Info: Pin R1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { R1[7] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -112 1528 1704 -96 "R1\[7..0\]" "" } { -464 1520 1592 -448 "R1\[7..0\]" "" } { -384 512 552 -368 "R1\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { R1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[6\] " "Info: Pin R1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { R1[6] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -112 1528 1704 -96 "R1\[7..0\]" "" } { -464 1520 1592 -448 "R1\[7..0\]" "" } { -384 512 552 -368 "R1\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { R1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[5\] " "Info: Pin R1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { R1[5] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -112 1528 1704 -96 "R1\[7..0\]" "" } { -464 1520 1592 -448 "R1\[7..0\]" "" } { -384 512 552 -368 "R1\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { R1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[4\] " "Info: Pin R1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { R1[4] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -112 1528 1704 -96 "R1\[7..0\]" "" } { -464 1520 1592 -448 "R1\[7..0\]" "" } { -384 512 552 -368 "R1\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { R1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[3\] " "Info: Pin R1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { R1[3] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -112 1528 1704 -96 "R1\[7..0\]" "" } { -464 1520 1592 -448 "R1\[7..0\]" "" } { -384 512 552 -368 "R1\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { R1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[2\] " "Info: Pin R1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { R1[2] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -112 1528 1704 -96 "R1\[7..0\]" "" } { -464 1520 1592 -448 "R1\[7..0\]" "" } { -384 512 552 -368 "R1\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { R1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[1\] " "Info: Pin R1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { R1[1] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -112 1528 1704 -96 "R1\[7..0\]" "" } { -464 1520 1592 -448 "R1\[7..0\]" "" } { -384 512 552 -368 "R1\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { R1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[0\] " "Info: Pin R1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { R1[0] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -112 1528 1704 -96 "R1\[7..0\]" "" } { -464 1520 1592 -448 "R1\[7..0\]" "" } { -384 512 552 -368 "R1\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { R1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T4 " "Info: Pin T4 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { T4 } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 584 952 1128 600 "T4" "" } { 24 24 96 40 "T4" "" } { 280 120 160 296 "T4" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { T4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR2\[7\] " "Info: Pin DR2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DR2[7] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -40 1528 1704 -24 "DR2\[7..0\]" "" } { -296 1008 1056 -280 "DR2\[7..0\]" "" } { -416 1528 1592 -400 "DR2\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DR2[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR2\[6\] " "Info: Pin DR2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DR2[6] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -40 1528 1704 -24 "DR2\[7..0\]" "" } { -296 1008 1056 -280 "DR2\[7..0\]" "" } { -416 1528 1592 -400 "DR2\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DR2[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR2\[5\] " "Info: Pin DR2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DR2[5] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -40 1528 1704 -24 "DR2\[7..0\]" "" } { -296 1008 1056 -280 "DR2\[7..0\]" "" } { -416 1528 1592 -400 "DR2\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DR2[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR2\[4\] " "Info: Pin DR2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DR2[4] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -40 1528 1704 -24 "DR2\[7..0\]" "" } { -296 1008 1056 -280 "DR2\[7..0\]" "" } { -416 1528 1592 -400 "DR2\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DR2[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR2\[3\] " "Info: Pin DR2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DR2[3] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -40 1528 1704 -24 "DR2\[7..0\]" "" } { -296 1008 1056 -280 "DR2\[7..0\]" "" } { -416 1528 1592 -400 "DR2\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DR2[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR2\[2\] " "Info: Pin DR2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DR2[2] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -40 1528 1704 -24 "DR2\[7..0\]" "" } { -296 1008 1056 -280 "DR2\[7..0\]" "" } { -416 1528 1592 -400 "DR2\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DR2[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR2\[1\] " "Info: Pin DR2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DR2[1] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -40 1528 1704 -24 "DR2\[7..0\]" "" } { -296 1008 1056 -280 "DR2\[7..0\]" "" } { -416 1528 1592 -400 "DR2\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DR2[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR2\[0\] " "Info: Pin DR2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DR2[0] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -40 1528 1704 -24 "DR2\[7..0\]" "" } { -296 1008 1056 -280 "DR2\[7..0\]" "" } { -416 1528 1592 -400 "DR2\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DR2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_B " "Info: Pin LED_B not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LED_B } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -160 -136 40 -144 "LED_B" "" } { 256 480 528 272 "LED_B" "" } { 48 -80 -38 64 "LED_B" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_B } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[7\] " "Info: Pin LED\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LED[7] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -184 1528 1704 -168 "LED\[7..0\]" "" } { 248 896 992 264 "LED\[7..0\]" "" } { -512 1520 1592 -496 "LED\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[6\] " "Info: Pin LED\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LED[6] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -184 1528 1704 -168 "LED\[7..0\]" "" } { 248 896 992 264 "LED\[7..0\]" "" } { -512 1520 1592 -496 "LED\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[5\] " "Info: Pin LED\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LED[5] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -184 1528 1704 -168 "LED\[7..0\]" "" } { 248 896 992 264 "LED\[7..0\]" "" } { -512 1520 1592 -496 "LED\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[4\] " "Info: Pin LED\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LED[4] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -184 1528 1704 -168 "LED\[7..0\]" "" } { 248 896 992 264 "LED\[7..0\]" "" } { -512 1520 1592 -496 "LED\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[3\] " "Info: Pin LED\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LED[3] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -184 1528 1704 -168 "LED\[7..0\]" "" } { 248 896 992 264 "LED\[7..0\]" "" } { -512 1520 1592 -496 "LED\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[2\] " "Info: Pin LED\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LED[2] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -184 1528 1704 -168 "LED\[7..0\]" "" } { 248 896 992 264 "LED\[7..0\]" "" } { -512 1520 1592 -496 "LED\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[1\] " "Info: Pin LED\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LED[1] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -184 1528 1704 -168 "LED\[7..0\]" "" } { 248 896 992 264 "LED\[7..0\]" "" } { -512 1520 1592 -496 "LED\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[0\] " "Info: Pin LED\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LED[0] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -184 1528 1704 -168 "LED\[7..0\]" "" } { 248 896 992 264 "LED\[7..0\]" "" } { -512 1520 1592 -496 "LED\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "CLK Global clock in PIN 28 " "Info: Automatically promoted some destinations of signal \"CLK\" to use Global clock in PIN 28" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "STEP4:inst10\|STEP:inst12\|16~I " "Info: Destination \"STEP4:inst10\|STEP:inst12\|16~I\" may be non-global or may not use global clock" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 147 23 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "STEP4:inst10\|POE\[3\]~I " "Info: Destination \"STEP4:inst10\|POE\[3\]~I\" may be non-global or may not use global clock" {  } { { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 200 1544 1720 216 "POE\[5..0\]" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 192 -216 -48 208 "CLK" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "altera_internal_jtag~TCKUTAP Global clock " "Info: Automatically promoted signal \"altera_internal_jtag~TCKUTAP\" to use Global clock" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "STEP4:inst10\|inst11 Global clock " "Info: Automatically promoted some destinations of signal \"STEP4:inst10\|inst11\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "T1 " "Info: Destination \"T1\" may be non-global or may not use global clock" {  } { { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 504 952 1128 520 "T1" "" } { -88 568 736 -72 "T1" "" } { 400 624 672 416 "T1" "" } { 232 120 160 248 "T1" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 145 13 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "inst27 Global clock " "Info: Automatically promoted signal \"inst27\" to use Global clock" {  } { { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -248 560 624 -200 "inst27" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "inst28 Global clock " "Info: Automatically promoted signal \"inst28\" to use Global clock" {  } { { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -200 560 624 -152 "inst28" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "inst33 Global clock " "Info: Automatically promoted signal \"inst33\" to use Global clock" {  } { { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 24 96 160 72 "inst33" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "inst34 Global clock " "Info: Automatically promoted signal \"inst34\" to use Global clock" {  } { { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 16 504 568 64 "inst34" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "inst35 Global clock " "Info: Automatically promoted signal \"inst35\" to use Global clock" {  } { { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 144 496 560 192 "inst35" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "103 unused 3.3V 0 103 0 " "Info: Number of I/O pins in group: 103 (unused VREF, 3.3V VCCIO, 0 input, 103 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 13 31 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 13 total pin(s) used --  31 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 14 34 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 5 44 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[0\] register lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[0\] -31.872 ns " "Info: Slack time is -31.872 ns between source register \"lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[0\]\" and destination register \"lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-18.181 ns + Largest register register " "Info: + Largest register to register requirement is -18.181 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 6.740 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK\" to destination register is 6.740 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK Unassigned 18 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 18; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 192 -216 -48 208 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(0.114 ns) 3.004 ns STEP4:inst10\|STEP:inst12\|18 2 COMB Unassigned 5 " "Info: 2: + IC(1.421 ns) + CELL(0.114 ns) = 3.004 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'STEP4:inst10\|STEP:inst12\|18'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { CLK STEP4:inst10|STEP:inst12|18 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 147 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.935 ns) 4.367 ns STEP4:inst10\|STEP:inst12\|1 3 REG Unassigned 3 " "Info: 3: + IC(0.428 ns) + CELL(0.935 ns) = 4.367 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'STEP4:inst10\|STEP:inst12\|1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { STEP4:inst10|STEP:inst12|18 STEP4:inst10|STEP:inst12|1 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 141 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.378 ns) 4.745 ns STEP4:inst10\|inst8 4 COMB Unassigned 9 " "Info: 4: + IC(0.000 ns) + CELL(0.378 ns) = 4.745 ns; Loc. = Unassigned; Fanout = 9; COMB Node = 'STEP4:inst10\|inst8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.378 ns" { STEP4:inst10|STEP:inst12|1 STEP4:inst10|inst8 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 148 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.442 ns) 6.087 ns inst36 5 COMB Unassigned 8 " "Info: 5: + IC(0.900 ns) + CELL(0.442 ns) = 6.087 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'inst36'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.342 ns" { STEP4:inst10|inst8 inst36 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 256 528 592 304 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.292 ns) 6.740 ns lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[0\] 6 REG Unassigned 2 " "Info: 6: + IC(0.361 ns) + CELL(0.292 ns) = 6.740 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { inst36 lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.630 ns ( 53.86 % ) " "Info: Total cell delay = 3.630 ns ( 53.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.110 ns ( 46.14 % ) " "Info: Total interconnect delay = 3.110 ns ( 46.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 192 -216 -48 208 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 20.235 ns   Longest register " "Info:   Longest clock path from clock \"CLK\" to destination register is 20.235 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK Unassigned 18 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 18; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 192 -216 -48 208 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.935 ns) 3.155 ns STEP4:inst10\|SCHKT:inst1\|Q\[5\] 2 REG Unassigned 8 " "Info: 2: + IC(0.751 ns) + CELL(0.935 ns) = 3.155 ns; Loc. = Unassigned; Fanout = 8; REG Node = 'STEP4:inst10\|SCHKT:inst1\|Q\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.686 ns" { CLK STEP4:inst10|SCHKT:inst1|Q[5] } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 155 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.484 ns) + CELL(0.292 ns) 4.931 ns STEP4:inst10\|SCHKT:inst1\|A1~24 3 COMB Unassigned 1 " "Info: 3: + IC(1.484 ns) + CELL(0.292 ns) = 4.931 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'STEP4:inst10\|SCHKT:inst1\|A1~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.776 ns" { STEP4:inst10|SCHKT:inst1|Q[5] STEP4:inst10|SCHKT:inst1|A1~24 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 137 26 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 5.584 ns STEP4:inst10\|SCHKT:inst1\|A1~22 4 COMB Unassigned 1 " "Info: 4: + IC(0.063 ns) + CELL(0.590 ns) = 5.584 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'STEP4:inst10\|SCHKT:inst1\|A1~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { STEP4:inst10|SCHKT:inst1|A1~24 STEP4:inst10|SCHKT:inst1|A1~22 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 138 26 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.935 ns) 6.947 ns STEP4:inst10\|SCHKT:inst1\|ENA 5 REG Unassigned 9 " "Info: 5: + IC(0.428 ns) + CELL(0.935 ns) = 6.947 ns; Loc. = Unassigned; Fanout = 9; REG Node = 'STEP4:inst10\|SCHKT:inst1\|ENA'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { STEP4:inst10|SCHKT:inst1|A1~22 STEP4:inst10|SCHKT:inst1|ENA } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 139 24 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.615 ns) + CELL(0.114 ns) 7.676 ns STEP4:inst10\|inst11 6 COMB Unassigned 305 " "Info: 6: + IC(0.615 ns) + CELL(0.114 ns) = 7.676 ns; Loc. = Unassigned; Fanout = 305; COMB Node = 'STEP4:inst10\|inst11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { STEP4:inst10|SCHKT:inst1|ENA STEP4:inst10|inst11 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 145 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.904 ns) + CELL(1.372 ns) 13.952 ns lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|ram_block3a15~porta_address_reg5 7 MEM Unassigned 1 " "Info: 7: + IC(4.904 ns) + CELL(1.372 ns) = 13.952 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|ram_block3a15~porta_address_reg5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.276 ns" { STEP4:inst10|inst11 lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_u272.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_u272.tdf" 519 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.308 ns) 18.260 ns lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[15\] 8 MEM Unassigned 14 " "Info: 8: + IC(0.000 ns) + CELL(4.308 ns) = 18.260 ns; Loc. = Unassigned; Fanout = 14; MEM Node = 'lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.308 ns" { lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5 lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[15] } "NODE_NAME" } } { "db/altsyncram_u272.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_u272.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.208 ns) + CELL(0.114 ns) 19.582 ns inst36 9 COMB Unassigned 8 " "Info: 9: + IC(1.208 ns) + CELL(0.114 ns) = 19.582 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'inst36'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.322 ns" { lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[15] inst36 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 256 528 592 304 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.292 ns) 20.235 ns lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[0\] 10 REG Unassigned 2 " "Info: 10: + IC(0.361 ns) + CELL(0.292 ns) = 20.235 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { inst36 lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.421 ns ( 51.50 % ) " "Info: Total cell delay = 10.421 ns ( 51.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.814 ns ( 48.50 % ) " "Info: Total interconnect delay = 9.814 ns ( 48.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 192 -216 -48 208 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 11.311 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK\" to source register is 11.311 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK Unassigned 18 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 18; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 192 -216 -48 208 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(0.114 ns) 3.004 ns STEP4:inst10\|STEP:inst12\|18 2 COMB Unassigned 5 " "Info: 2: + IC(1.421 ns) + CELL(0.114 ns) = 3.004 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'STEP4:inst10\|STEP:inst12\|18'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { CLK STEP4:inst10|STEP:inst12|18 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 147 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.935 ns) 4.367 ns STEP4:inst10\|STEP:inst12\|1 3 REG Unassigned 3 " "Info: 3: + IC(0.428 ns) + CELL(0.935 ns) = 4.367 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'STEP4:inst10\|STEP:inst12\|1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { STEP4:inst10|STEP:inst12|18 STEP4:inst10|STEP:inst12|1 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 141 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.378 ns) 4.745 ns STEP4:inst10\|inst8 4 COMB Unassigned 9 " "Info: 4: + IC(0.000 ns) + CELL(0.378 ns) = 4.745 ns; Loc. = Unassigned; Fanout = 9; COMB Node = 'STEP4:inst10\|inst8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.378 ns" { STEP4:inst10|STEP:inst12|1 STEP4:inst10|inst8 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 148 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.234 ns) + CELL(0.442 ns) 6.421 ns inst27 5 COMB Unassigned 8 " "Info: 5: + IC(1.234 ns) + CELL(0.442 ns) = 6.421 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'inst27'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.676 ns" { STEP4:inst10|inst8 inst27 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -248 560 624 -200 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.776 ns) + CELL(0.114 ns) 11.311 ns lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[0\] 6 REG Unassigned 36 " "Info: 6: + IC(4.776 ns) + CELL(0.114 ns) = 11.311 ns; Loc. = Unassigned; Fanout = 36; REG Node = 'lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.890 ns" { inst27 lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.452 ns ( 30.52 % ) " "Info: Total cell delay = 3.452 ns ( 30.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.859 ns ( 69.48 % ) " "Info: Total interconnect delay = 7.859 ns ( 69.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 192 -216 -48 208 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 24.387 ns   Longest register " "Info:   Longest clock path from clock \"CLK\" to source register is 24.387 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK Unassigned 18 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 18; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 192 -216 -48 208 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.935 ns) 3.155 ns STEP4:inst10\|SCHKT:inst1\|Q\[5\] 2 REG Unassigned 8 " "Info: 2: + IC(0.751 ns) + CELL(0.935 ns) = 3.155 ns; Loc. = Unassigned; Fanout = 8; REG Node = 'STEP4:inst10\|SCHKT:inst1\|Q\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.686 ns" { CLK STEP4:inst10|SCHKT:inst1|Q[5] } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 155 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.484 ns) + CELL(0.292 ns) 4.931 ns STEP4:inst10\|SCHKT:inst1\|A1~24 3 COMB Unassigned 1 " "Info: 3: + IC(1.484 ns) + CELL(0.292 ns) = 4.931 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'STEP4:inst10\|SCHKT:inst1\|A1~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.776 ns" { STEP4:inst10|SCHKT:inst1|Q[5] STEP4:inst10|SCHKT:inst1|A1~24 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 137 26 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 5.584 ns STEP4:inst10\|SCHKT:inst1\|A1~22 4 COMB Unassigned 1 " "Info: 4: + IC(0.063 ns) + CELL(0.590 ns) = 5.584 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'STEP4:inst10\|SCHKT:inst1\|A1~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { STEP4:inst10|SCHKT:inst1|A1~24 STEP4:inst10|SCHKT:inst1|A1~22 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 138 26 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.935 ns) 6.947 ns STEP4:inst10\|SCHKT:inst1\|ENA 5 REG Unassigned 9 " "Info: 5: + IC(0.428 ns) + CELL(0.935 ns) = 6.947 ns; Loc. = Unassigned; Fanout = 9; REG Node = 'STEP4:inst10\|SCHKT:inst1\|ENA'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { STEP4:inst10|SCHKT:inst1|A1~22 STEP4:inst10|SCHKT:inst1|ENA } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 139 24 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.615 ns) + CELL(0.114 ns) 7.676 ns STEP4:inst10\|inst11 6 COMB Unassigned 305 " "Info: 6: + IC(0.615 ns) + CELL(0.114 ns) = 7.676 ns; Loc. = Unassigned; Fanout = 305; COMB Node = 'STEP4:inst10\|inst11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { STEP4:inst10|SCHKT:inst1|ENA STEP4:inst10|inst11 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 145 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.904 ns) + CELL(1.372 ns) 13.952 ns lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|ram_block3a12~porta_address_reg5 7 MEM Unassigned 1 " "Info: 7: + IC(4.904 ns) + CELL(1.372 ns) = 13.952 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|ram_block3a12~porta_address_reg5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.276 ns" { STEP4:inst10|inst11 lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a12~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_u272.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_u272.tdf" 423 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.308 ns) 18.260 ns lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[12\] 8 MEM Unassigned 8 " "Info: 8: + IC(0.000 ns) + CELL(4.308 ns) = 18.260 ns; Loc. = Unassigned; Fanout = 8; MEM Node = 'lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[12\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.308 ns" { lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a12~porta_address_reg5 lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[12] } "NODE_NAME" } } { "db/altsyncram_u272.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_u272.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.123 ns) + CELL(0.114 ns) 19.497 ns inst27 9 COMB Unassigned 8 " "Info: 9: + IC(1.123 ns) + CELL(0.114 ns) = 19.497 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'inst27'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.237 ns" { lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[12] inst27 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -248 560 624 -200 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.776 ns) + CELL(0.114 ns) 24.387 ns lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[0\] 10 REG Unassigned 36 " "Info: 10: + IC(4.776 ns) + CELL(0.114 ns) = 24.387 ns; Loc. = Unassigned; Fanout = 36; REG Node = 'lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.890 ns" { inst27 lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.243 ns ( 42.00 % ) " "Info: Total cell delay = 10.243 ns ( 42.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.144 ns ( 58.00 % ) " "Info: Total interconnect delay = 14.144 ns ( 58.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 192 -216 -48 208 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns   " "Info:   Micro clock to output delay of source is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.534 ns   " "Info:   Micro setup delay of destination is 1.534 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.691 ns - Longest register register " "Info: - Longest register to register delay is 13.691 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[0\] 1 REG Unassigned 36 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 36; REG Node = 'lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.114 ns) 0.653 ns ALU181:inst17\|F9~225 2 COMB Unassigned 13 " "Info: 2: + IC(0.539 ns) + CELL(0.114 ns) = 0.653 ns; Loc. = Unassigned; Fanout = 13; COMB Node = 'ALU181:inst17\|F9~225'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] ALU181:inst17|F9~225 } "NODE_NAME" } } { "ALU181.vhd" "" { Text "C:/altera/90/quartus/cpu/ALU181.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.590 ns) 2.326 ns ALU181:inst17\|Add10~38 3 COMB Unassigned 1 " "Info: 3: + IC(1.083 ns) + CELL(0.590 ns) = 2.326 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU181:inst17\|Add10~38'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.673 ns" { ALU181:inst17|F9~225 ALU181:inst17|Add10~38 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 167 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.239 ns) + CELL(0.114 ns) 3.679 ns ALU181:inst17\|Mux8~9 4 COMB Unassigned 1 " "Info: 4: + IC(1.239 ns) + CELL(0.114 ns) = 3.679 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU181:inst17\|Mux8~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.353 ns" { ALU181:inst17|Add10~38 ALU181:inst17|Mux8~9 } "NODE_NAME" } } { "ALU181.vhd" "" { Text "C:/altera/90/quartus/cpu/ALU181.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.413 ns) + CELL(0.292 ns) 5.384 ns ALU181:inst17\|Mux8~10 5 COMB Unassigned 1 " "Info: 5: + IC(1.413 ns) + CELL(0.292 ns) = 5.384 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU181:inst17\|Mux8~10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.705 ns" { ALU181:inst17|Mux8~9 ALU181:inst17|Mux8~10 } "NODE_NAME" } } { "ALU181.vhd" "" { Text "C:/altera/90/quartus/cpu/ALU181.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.442 ns) 6.756 ns ALU181:inst17\|Mux8~11 6 COMB Unassigned 1 " "Info: 6: + IC(0.930 ns) + CELL(0.442 ns) = 6.756 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU181:inst17\|Mux8~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.372 ns" { ALU181:inst17|Mux8~10 ALU181:inst17|Mux8~11 } "NODE_NAME" } } { "ALU181.vhd" "" { Text "C:/altera/90/quartus/cpu/ALU181.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.292 ns) 8.121 ns ALU181:inst17\|Mux8~12 7 COMB Unassigned 1 " "Info: 7: + IC(1.073 ns) + CELL(0.292 ns) = 8.121 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU181:inst17\|Mux8~12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.365 ns" { ALU181:inst17|Mux8~11 ALU181:inst17|Mux8~12 } "NODE_NAME" } } { "ALU181.vhd" "" { Text "C:/altera/90/quartus/cpu/ALU181.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.114 ns) 8.774 ns ALU181:inst17\|Mux8~13 8 COMB Unassigned 1 " "Info: 8: + IC(0.539 ns) + CELL(0.114 ns) = 8.774 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU181:inst17\|Mux8~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { ALU181:inst17|Mux8~12 ALU181:inst17|Mux8~13 } "NODE_NAME" } } { "ALU181.vhd" "" { Text "C:/altera/90/quartus/cpu/ALU181.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.684 ns) + CELL(0.590 ns) 10.048 ns ALU181:inst17\|Mux8~19 9 COMB Unassigned 3 " "Info: 9: + IC(0.684 ns) + CELL(0.590 ns) = 10.048 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'ALU181:inst17\|Mux8~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { ALU181:inst17|Mux8~13 ALU181:inst17|Mux8~19 } "NODE_NAME" } } { "ALU181.vhd" "" { Text "C:/altera/90/quartus/cpu/ALU181.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 10.701 ns lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[0\]~38 10 COMB Unassigned 1 " "Info: 10: + IC(0.063 ns) + CELL(0.590 ns) = 10.701 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[0\]~38'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { ALU181:inst17|Mux8~19 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~38 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 11.354 ns lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[0\]~41 11 COMB Unassigned 2 " "Info: 11: + IC(0.063 ns) + CELL(0.590 ns) = 11.354 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[0\]~41'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~38 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~41 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.114 ns) 12.007 ns lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[0\]~63 12 COMB Unassigned 11 " "Info: 12: + IC(0.539 ns) + CELL(0.114 ns) = 12.007 ns; Loc. = Unassigned; Fanout = 11; COMB Node = 'lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[0\]~63'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~41 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~63 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.094 ns) + CELL(0.590 ns) 13.691 ns lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[0\] 13 REG Unassigned 2 " "Info: 13: + IC(1.094 ns) + CELL(0.590 ns) = 13.691 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.684 ns" { lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~63 lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.432 ns ( 32.37 % ) " "Info: Total cell delay = 4.432 ns ( 32.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.259 ns ( 67.63 % ) " "Info: Total interconnect delay = 9.259 ns ( 67.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.691 ns" { lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] ALU181:inst17|F9~225 ALU181:inst17|Add10~38 ALU181:inst17|Mux8~9 ALU181:inst17|Mux8~10 ALU181:inst17|Mux8~11 ALU181:inst17|Mux8~12 ALU181:inst17|Mux8~13 ALU181:inst17|Mux8~19 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~38 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~41 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~63 lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.691 ns" { lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] ALU181:inst17|F9~225 ALU181:inst17|Add10~38 ALU181:inst17|Mux8~9 ALU181:inst17|Mux8~10 ALU181:inst17|Mux8~11 ALU181:inst17|Mux8~12 ALU181:inst17|Mux8~13 ALU181:inst17|Mux8~19 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~38 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~41 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~63 lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "13.691 ns register register " "Info: Estimated most critical path is register to register delay of 13.691 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[0\] 1 REG LAB_X22_Y10 36 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X22_Y10; Fanout = 36; REG Node = 'lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.114 ns) 0.653 ns ALU181:inst17\|F9~225 2 COMB LAB_X22_Y10 13 " "Info: 2: + IC(0.539 ns) + CELL(0.114 ns) = 0.653 ns; Loc. = LAB_X22_Y10; Fanout = 13; COMB Node = 'ALU181:inst17\|F9~225'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] ALU181:inst17|F9~225 } "NODE_NAME" } } { "ALU181.vhd" "" { Text "C:/altera/90/quartus/cpu/ALU181.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.590 ns) 2.326 ns ALU181:inst17\|Add10~38 3 COMB LAB_X23_Y12 1 " "Info: 3: + IC(1.083 ns) + CELL(0.590 ns) = 2.326 ns; Loc. = LAB_X23_Y12; Fanout = 1; COMB Node = 'ALU181:inst17\|Add10~38'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.673 ns" { ALU181:inst17|F9~225 ALU181:inst17|Add10~38 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 167 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.239 ns) + CELL(0.114 ns) 3.679 ns ALU181:inst17\|Mux8~9 4 COMB LAB_X23_Y14 1 " "Info: 4: + IC(1.239 ns) + CELL(0.114 ns) = 3.679 ns; Loc. = LAB_X23_Y14; Fanout = 1; COMB Node = 'ALU181:inst17\|Mux8~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.353 ns" { ALU181:inst17|Add10~38 ALU181:inst17|Mux8~9 } "NODE_NAME" } } { "ALU181.vhd" "" { Text "C:/altera/90/quartus/cpu/ALU181.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.413 ns) + CELL(0.292 ns) 5.384 ns ALU181:inst17\|Mux8~10 5 COMB LAB_X19_Y10 1 " "Info: 5: + IC(1.413 ns) + CELL(0.292 ns) = 5.384 ns; Loc. = LAB_X19_Y10; Fanout = 1; COMB Node = 'ALU181:inst17\|Mux8~10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.705 ns" { ALU181:inst17|Mux8~9 ALU181:inst17|Mux8~10 } "NODE_NAME" } } { "ALU181.vhd" "" { Text "C:/altera/90/quartus/cpu/ALU181.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.442 ns) 6.756 ns ALU181:inst17\|Mux8~11 6 COMB LAB_X20_Y13 1 " "Info: 6: + IC(0.930 ns) + CELL(0.442 ns) = 6.756 ns; Loc. = LAB_X20_Y13; Fanout = 1; COMB Node = 'ALU181:inst17\|Mux8~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.372 ns" { ALU181:inst17|Mux8~10 ALU181:inst17|Mux8~11 } "NODE_NAME" } } { "ALU181.vhd" "" { Text "C:/altera/90/quartus/cpu/ALU181.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.292 ns) 8.121 ns ALU181:inst17\|Mux8~12 7 COMB LAB_X19_Y10 1 " "Info: 7: + IC(1.073 ns) + CELL(0.292 ns) = 8.121 ns; Loc. = LAB_X19_Y10; Fanout = 1; COMB Node = 'ALU181:inst17\|Mux8~12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.365 ns" { ALU181:inst17|Mux8~11 ALU181:inst17|Mux8~12 } "NODE_NAME" } } { "ALU181.vhd" "" { Text "C:/altera/90/quartus/cpu/ALU181.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.114 ns) 8.774 ns ALU181:inst17\|Mux8~13 8 COMB LAB_X19_Y10 1 " "Info: 8: + IC(0.539 ns) + CELL(0.114 ns) = 8.774 ns; Loc. = LAB_X19_Y10; Fanout = 1; COMB Node = 'ALU181:inst17\|Mux8~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { ALU181:inst17|Mux8~12 ALU181:inst17|Mux8~13 } "NODE_NAME" } } { "ALU181.vhd" "" { Text "C:/altera/90/quartus/cpu/ALU181.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.684 ns) + CELL(0.590 ns) 10.048 ns ALU181:inst17\|Mux8~19 9 COMB LAB_X22_Y10 3 " "Info: 9: + IC(0.684 ns) + CELL(0.590 ns) = 10.048 ns; Loc. = LAB_X22_Y10; Fanout = 3; COMB Node = 'ALU181:inst17\|Mux8~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { ALU181:inst17|Mux8~13 ALU181:inst17|Mux8~19 } "NODE_NAME" } } { "ALU181.vhd" "" { Text "C:/altera/90/quartus/cpu/ALU181.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 10.701 ns lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[0\]~38 10 COMB LAB_X22_Y10 1 " "Info: 10: + IC(0.063 ns) + CELL(0.590 ns) = 10.701 ns; Loc. = LAB_X22_Y10; Fanout = 1; COMB Node = 'lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[0\]~38'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { ALU181:inst17|Mux8~19 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~38 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 11.354 ns lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[0\]~41 11 COMB LAB_X22_Y10 2 " "Info: 11: + IC(0.063 ns) + CELL(0.590 ns) = 11.354 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[0\]~41'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~38 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~41 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.114 ns) 12.007 ns lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[0\]~63 12 COMB LAB_X22_Y10 11 " "Info: 12: + IC(0.539 ns) + CELL(0.114 ns) = 12.007 ns; Loc. = LAB_X22_Y10; Fanout = 11; COMB Node = 'lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[0\]~63'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~41 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~63 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.094 ns) + CELL(0.590 ns) 13.691 ns lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[0\] 13 REG LAB_X19_Y8 2 " "Info: 13: + IC(1.094 ns) + CELL(0.590 ns) = 13.691 ns; Loc. = LAB_X19_Y8; Fanout = 2; REG Node = 'lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.684 ns" { lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~63 lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.432 ns ( 32.37 % ) " "Info: Total cell delay = 4.432 ns ( 32.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.259 ns ( 67.63 % ) " "Info: Total interconnect delay = 9.259 ns ( 67.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.691 ns" { lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] ALU181:inst17|F9~225 ALU181:inst17|Add10~38 ALU181:inst17|Mux8~9 ALU181:inst17|Mux8~10 ALU181:inst17|Mux8~11 ALU181:inst17|Mux8~12 ALU181:inst17|Mux8~13 ALU181:inst17|Mux8~19 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~38 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~41 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~63 lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "3 3304 " "Info: 3 (of 3304) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Info: Average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X12_Y11 X23_Y21 " "Info: Peak interconnect usage is 23% of the available device resources in the region that extends from location X12_Y11 to location X23_Y21" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "2 " "Warning: Following 2 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "P36 GND " "Info: Pin P36 has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P36 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "P36" } } } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 1134 15 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P36 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "P37 GND " "Info: Pin P37 has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P37 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "P37" } } } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 1151 15 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P37 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/90/quartus/cpu/cpu.fit.smsg " "Info: Generated suppressed messages file C:/altera/90/quartus/cpu/cpu.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "209 " "Info: Peak virtual memory: 209 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 21:46:22 2013 " "Info: Processing ended: Tue Dec 03 21:46:22 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Info: Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
