// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition"

// DATE "06/06/2023 00:23:24"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for Questa Intel FPGA (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module Project (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	CLOCK_50,
	LEDR,
	LEDG,
	KEY,
	HEX7,
	HEX6,
	HEX5,
	HEX4,
	HEX3,
	HEX2,
	HEX1,
	HEX0,
	SW);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	reg CLOCK_50 ;
output 	logic [17:15] LEDR ;
output 	logic [4:2] LEDG ;
input 	logic [2:1] KEY ;
output 	logic [0:6] HEX7 ;
output 	logic [0:6] HEX6 ;
output 	logic [0:6] HEX5 ;
output 	logic [0:6] HEX4 ;
output 	logic [0:6] HEX3 ;
output 	logic [0:6] HEX2 ;
output 	logic [0:6] HEX1 ;
output 	logic [0:6] HEX0 ;
input 	logic [17:15] SW ;

// Design Ports Information
// LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[17]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_P5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20_combout ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \SW[15]~input_o ;
wire \SW[16]~input_o ;
wire \SW[17]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \multiplexer|Selector15~3_combout ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TDIUTAP ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ;
wire \~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~13 ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~15 ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~17 ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~19 ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~21 ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~23 ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~24_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~2_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~10_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~11_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~10_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8 ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12 ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14 ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16 ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18 ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20 ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~13_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~9 ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~0_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \Filter|Countdown[0]~33_combout ;
wire \button|Bi_~0_combout ;
wire \button|Bi_~q ;
wire \button|Bi~feeder_combout ;
wire \button|Bi~q ;
wire \button|State.S_A~feeder_combout ;
wire \button|State.S_A~q ;
wire \button|StateNext.S_B~0_combout ;
wire \button|State.S_B~q ;
wire \Filter|Equal0~3_combout ;
wire \Filter|Equal0~2_combout ;
wire \Filter|Equal0~0_combout ;
wire \Filter|Equal0~1_combout ;
wire \Filter|Equal0~4_combout ;
wire \Filter|Equal0~8_combout ;
wire \Filter|Equal0~7_combout ;
wire \Filter|Equal0~6_combout ;
wire \Filter|Equal0~5_combout ;
wire \Filter|Equal0~9_combout ;
wire \Filter|Equal0~10_combout ;
wire \Filter|Countdown[0]~34 ;
wire \Filter|Countdown[1]~35_combout ;
wire \Filter|Countdown[1]~36 ;
wire \Filter|Countdown[2]~37_combout ;
wire \Filter|Countdown[2]~38 ;
wire \Filter|Countdown[3]~39_combout ;
wire \Filter|Countdown[3]~40 ;
wire \Filter|Countdown[4]~41_combout ;
wire \Filter|Countdown[4]~42 ;
wire \Filter|Countdown[5]~43_combout ;
wire \Filter|Countdown[5]~44 ;
wire \Filter|Countdown[6]~45_combout ;
wire \Filter|Countdown[6]~46 ;
wire \Filter|Countdown[7]~47_combout ;
wire \Filter|Countdown[7]~48 ;
wire \Filter|Countdown[8]~49_combout ;
wire \Filter|Countdown[8]~50 ;
wire \Filter|Countdown[9]~51_combout ;
wire \Filter|Countdown[9]~52 ;
wire \Filter|Countdown[10]~53_combout ;
wire \Filter|Countdown[10]~54 ;
wire \Filter|Countdown[11]~55_combout ;
wire \Filter|Countdown[11]~56 ;
wire \Filter|Countdown[12]~57_combout ;
wire \Filter|Countdown[12]~58 ;
wire \Filter|Countdown[13]~59_combout ;
wire \Filter|Countdown[13]~60 ;
wire \Filter|Countdown[14]~61_combout ;
wire \Filter|Countdown[14]~62 ;
wire \Filter|Countdown[15]~63_combout ;
wire \Filter|Countdown[15]~64 ;
wire \Filter|Countdown[16]~65_combout ;
wire \Filter|Countdown[16]~66 ;
wire \Filter|Countdown[17]~67_combout ;
wire \Filter|Countdown[17]~68 ;
wire \Filter|Countdown[18]~69_combout ;
wire \Filter|Countdown[18]~70 ;
wire \Filter|Countdown[19]~71_combout ;
wire \Filter|Countdown[19]~72 ;
wire \Filter|Countdown[20]~73_combout ;
wire \Filter|Countdown[20]~74 ;
wire \Filter|Countdown[21]~75_combout ;
wire \Filter|Countdown[21]~76 ;
wire \Filter|Countdown[22]~77_combout ;
wire \Filter|Countdown[22]~78 ;
wire \Filter|Countdown[23]~79_combout ;
wire \Filter|Countdown[23]~80 ;
wire \Filter|Countdown[24]~81_combout ;
wire \Filter|Countdown[24]~82 ;
wire \Filter|Countdown[25]~83_combout ;
wire \Filter|Countdown[25]~84 ;
wire \Filter|Countdown[26]~85_combout ;
wire \Filter|Countdown[26]~86 ;
wire \Filter|Countdown[27]~87_combout ;
wire \Filter|Countdown[27]~88 ;
wire \Filter|Countdown[28]~89_combout ;
wire \Filter|Countdown[28]~90 ;
wire \Filter|Countdown[29]~91_combout ;
wire \Filter|Countdown[29]~92 ;
wire \Filter|Countdown[30]~93_combout ;
wire \Filter|Countdown[30]~94 ;
wire \Filter|Countdown[31]~95_combout ;
wire \Filter|Countdown[31]~96 ;
wire \Filter|Countdown[32]~97_combout ;
wire \Filter|Out~0_combout ;
wire \Filter|Out~q ;
wire \Filter|Out~clkctrl_outclk ;
wire \process|controller|counter|Addr[0]~7_combout ;
wire \process|controller|controller|currentState.Init~feeder_combout ;
wire \process|controller|controller|currentState.Init~q ;
wire \process|controller|counter|Addr[3]~17_combout ;
wire \process|controller|counter|Addr[0]~8 ;
wire \process|controller|counter|Addr[1]~9_combout ;
wire \process|controller|counter|Addr[1]~10 ;
wire \process|controller|counter|Addr[2]~11_combout ;
wire \process|controller|counter|Addr[2]~12 ;
wire \process|controller|counter|Addr[3]~13_combout ;
wire \process|controller|counter|Addr[3]~14 ;
wire \process|controller|counter|Addr[4]~15_combout ;
wire \process|controller|counter|Addr[4]~16 ;
wire \process|controller|counter|Addr[5]~18_combout ;
wire \process|controller|counter|Addr[5]~19 ;
wire \process|controller|counter|Addr[6]~20_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~2_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \process|controller|controller|currentState~20_combout ;
wire \process|controller|controller|currentState.Decode~q ;
wire \process|controller|controller|Selector0~0_combout ;
wire \process|controller|controller|currentState~21_combout ;
wire \process|controller|controller|currentState.HALT~q ;
wire \process|controller|controller|nextState.STORE~0_combout ;
wire \process|controller|controller|currentState~23_combout ;
wire \process|controller|controller|currentState.LOAD_A~q ;
wire \process|controller|controller|currentState~16_combout ;
wire \process|controller|controller|currentState~22_combout ;
wire \process|controller|controller|currentState.Fetch~q ;
wire \process|controller|controller|currentState~19_combout ;
wire \process|controller|controller|currentState.STORE~q ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \process|controller|controller|currentState~17_combout ;
wire \process|controller|controller|currentState.ADD~q ;
wire \process|controller|controller|currentState~18_combout ;
wire \process|controller|controller|currentState.SUB~q ;
wire \process|controller|controller|currentState~25_combout ;
wire \process|controller|controller|currentState.LOAD_B~q ;
wire \process|controller|controller|WideOr10~combout ;
wire \process|controller|controller|WideOr0~0_combout ;
wire \process|controller|controller|RF_W_addr[0]~16_combout ;
wire \process|controller|controller|RF_W_addr[2]~19_combout ;
wire \process|controller|controller|RF_W_addr[1]~17_combout ;
wire \process|controller|controller|RF_W_addr[3]~18_combout ;
wire \process|datapath|RegUnit|Decoder0~7_combout ;
wire \process|datapath|RegUnit|regfile[7][0]~q ;
wire \process|datapath|RegUnit|Decoder0~11_combout ;
wire \process|datapath|RegUnit|regfile[3][0]~q ;
wire \process|datapath|RegUnit|regfile~160_combout ;
wire \process|datapath|RegUnit|Decoder0~15_combout ;
wire \process|datapath|RegUnit|regfile[15][0]~q ;
wire \process|datapath|RegUnit|regfile~161_combout ;
wire \process|datapath|RegUnit|Decoder0~10_combout ;
wire \process|datapath|RegUnit|regfile[0][0]~q ;
wire \process|datapath|RegUnit|Decoder0~2_combout ;
wire \process|datapath|RegUnit|regfile[8][0]~q ;
wire \process|datapath|RegUnit|regfile~157_combout ;
wire \process|datapath|RegUnit|Decoder0~14_combout ;
wire \process|datapath|RegUnit|regfile[12][0]~q ;
wire \process|datapath|RegUnit|Decoder0~6_combout ;
wire \process|datapath|RegUnit|regfile[4][0]~q ;
wire \process|datapath|RegUnit|regfile~158_combout ;
wire \process|datapath|RegUnit|Decoder0~9_combout ;
wire \process|datapath|RegUnit|regfile[1][0]~q ;
wire \process|datapath|RegUnit|regfile[5][0]~feeder_combout ;
wire \process|datapath|RegUnit|Decoder0~4_combout ;
wire \process|datapath|RegUnit|regfile[5][0]~q ;
wire \process|datapath|RegUnit|regfile~155_combout ;
wire \process|datapath|RegUnit|regfile[13][0]~feeder_combout ;
wire \process|datapath|RegUnit|Decoder0~12_combout ;
wire \process|datapath|RegUnit|regfile[13][0]~q ;
wire \process|datapath|RegUnit|Decoder0~1_combout ;
wire \process|datapath|RegUnit|regfile[9][0]~q ;
wire \process|datapath|RegUnit|regfile~156_combout ;
wire \process|datapath|RegUnit|regfile~159_combout ;
wire \process|datapath|RegUnit|Decoder0~5_combout ;
wire \process|datapath|RegUnit|regfile[6][0]~q ;
wire \process|datapath|RegUnit|Decoder0~13_combout ;
wire \process|datapath|RegUnit|regfile[14][0]~q ;
wire \process|datapath|RegUnit|Decoder0~0_combout ;
wire \process|datapath|RegUnit|regfile[10][0]~q ;
wire \process|datapath|RegUnit|Decoder0~8_combout ;
wire \process|datapath|RegUnit|regfile[2][0]~q ;
wire \process|datapath|RegUnit|regfile~153_combout ;
wire \process|datapath|RegUnit|regfile~154_combout ;
wire \process|datapath|RegUnit|regfile~162_combout ;
wire \process|controller|controller|Selector8~0_combout ;
wire \process|controller|controller|Selector7~0_combout ;
wire \process|controller|controller|Selector6~0_combout ;
wire \process|controller|controller|Selector5~0_combout ;
wire \process|controller|controller|Selector4~0_combout ;
wire \process|controller|controller|Selector3~0_combout ;
wire \process|controller|controller|Selector2~0_combout ;
wire \process|controller|controller|Selector1~0_combout ;
wire \process|controller|controller|RF_Ra_addr[0]~1_combout ;
wire \process|datapath|RegUnit|regfile[1][2]~q ;
wire \process|datapath|RegUnit|regfile[9][2]~q ;
wire \process|datapath|RegUnit|regfile~129_combout ;
wire \process|datapath|RegUnit|regfile[5][2]~q ;
wire \process|datapath|RegUnit|regfile[13][2]~q ;
wire \process|datapath|RegUnit|regfile~130_combout ;
wire \process|datapath|RegUnit|regfile[0][2]~q ;
wire \process|datapath|RegUnit|regfile[4][2]~q ;
wire \process|datapath|RegUnit|regfile~133_combout ;
wire \process|datapath|RegUnit|regfile[12][2]~q ;
wire \process|datapath|RegUnit|regfile~134_combout ;
wire \process|datapath|RegUnit|regfile[10][2]~q ;
wire \process|datapath|RegUnit|regfile[2][2]~q ;
wire \process|datapath|RegUnit|regfile[6][2]~q ;
wire \process|datapath|RegUnit|regfile~131_combout ;
wire \process|datapath|RegUnit|regfile[14][2]~q ;
wire \process|datapath|RegUnit|regfile~132_combout ;
wire \process|datapath|RegUnit|regfile~135_combout ;
wire \process|datapath|RegUnit|regfile[11][2]~feeder_combout ;
wire \process|datapath|RegUnit|Decoder0~3_combout ;
wire \process|datapath|RegUnit|regfile[11][2]~q ;
wire \process|datapath|RegUnit|regfile[3][2]~feeder_combout ;
wire \process|datapath|RegUnit|regfile[3][2]~q ;
wire \process|datapath|RegUnit|regfile~136_combout ;
wire \process|datapath|RegUnit|regfile[15][2]~q ;
wire \process|datapath|RegUnit|regfile[7][2]~feeder_combout ;
wire \process|datapath|RegUnit|regfile[7][2]~q ;
wire \process|datapath|RegUnit|regfile~137_combout ;
wire \process|datapath|RegUnit|regfile~138_combout ;
wire \process|controller|controller|RF_Rb_addr[0]~1_combout ;
wire \process|datapath|RegUnit|regfile[8][3]~q ;
wire \process|datapath|RegUnit|regfile[9][3]~q ;
wire \process|controller|controller|RF_Rb_addr[1]~0_combout ;
wire \process|datapath|RegUnit|Mux28~0_combout ;
wire \process|datapath|RegUnit|regfile[10][3]~q ;
wire \process|datapath|RegUnit|Mux28~1_combout ;
wire \process|controller|controller|RF_Rb_addr[3]~2_combout ;
wire \process|datapath|RegUnit|regfile[2][3]~feeder_combout ;
wire \process|datapath|RegUnit|regfile[2][3]~q ;
wire \process|datapath|RegUnit|regfile[3][3]~q ;
wire \process|datapath|RegUnit|regfile[0][3]~q ;
wire \process|datapath|RegUnit|regfile[1][3]~q ;
wire \process|datapath|RegUnit|Mux28~4_combout ;
wire \process|datapath|RegUnit|Mux28~5_combout ;
wire \process|datapath|RegUnit|regfile[7][3]~q ;
wire \process|datapath|RegUnit|regfile[5][3]~feeder_combout ;
wire \process|datapath|RegUnit|regfile[5][3]~q ;
wire \process|datapath|RegUnit|regfile[6][3]~q ;
wire \process|datapath|RegUnit|regfile[4][3]~feeder_combout ;
wire \process|datapath|RegUnit|regfile[4][3]~q ;
wire \process|datapath|RegUnit|Mux28~2_combout ;
wire \process|datapath|RegUnit|Mux28~3_combout ;
wire \process|datapath|RegUnit|Mux28~6_combout ;
wire \process|datapath|RegUnit|regfile[15][3]~q ;
wire \process|datapath|RegUnit|regfile[12][3]~q ;
wire \process|datapath|RegUnit|regfile[14][3]~q ;
wire \process|datapath|RegUnit|Mux28~7_combout ;
wire \process|datapath|RegUnit|regfile[13][3]~q ;
wire \process|datapath|RegUnit|Mux28~8_combout ;
wire \process|datapath|RegUnit|Mux28~9_combout ;
wire \process|datapath|ALUunit|Add0~23_combout ;
wire \process|datapath|RegUnit|Mux29~0_combout ;
wire \process|datapath|RegUnit|Mux29~1_combout ;
wire \process|datapath|RegUnit|Mux29~7_combout ;
wire \process|datapath|RegUnit|Mux29~8_combout ;
wire \process|datapath|RegUnit|Mux29~2_combout ;
wire \process|datapath|RegUnit|Mux29~3_combout ;
wire \process|datapath|RegUnit|Mux29~4_combout ;
wire \process|datapath|RegUnit|Mux29~5_combout ;
wire \process|datapath|RegUnit|Mux29~6_combout ;
wire \process|datapath|RegUnit|Mux29~9_combout ;
wire \process|datapath|ALUunit|Add0~24_combout ;
wire \process|datapath|RegUnit|regfile[5][1]~q ;
wire \process|datapath|RegUnit|regfile[4][1]~q ;
wire \process|datapath|RegUnit|Mux30~0_combout ;
wire \process|datapath|RegUnit|regfile[7][1]~q ;
wire \process|datapath|RegUnit|Mux30~1_combout ;
wire \process|datapath|RegUnit|regfile[2][1]~feeder_combout ;
wire \process|datapath|RegUnit|regfile[2][1]~q ;
wire \process|datapath|RegUnit|regfile[0][1]~feeder_combout ;
wire \process|datapath|RegUnit|regfile[0][1]~q ;
wire \process|datapath|RegUnit|Mux30~4_combout ;
wire \process|datapath|RegUnit|regfile[3][1]~q ;
wire \process|datapath|RegUnit|regfile[1][1]~q ;
wire \process|datapath|RegUnit|Mux30~5_combout ;
wire \process|datapath|RegUnit|regfile[9][1]~feeder_combout ;
wire \process|datapath|RegUnit|regfile[9][1]~q ;
wire \process|datapath|RegUnit|regfile[8][1]~q ;
wire \process|datapath|RegUnit|regfile[10][1]~q ;
wire \process|datapath|RegUnit|Mux30~2_combout ;
wire \process|datapath|RegUnit|regfile[11][1]~q ;
wire \process|datapath|RegUnit|Mux30~3_combout ;
wire \process|datapath|RegUnit|Mux30~6_combout ;
wire \process|datapath|RegUnit|regfile[13][1]~q ;
wire \process|datapath|RegUnit|regfile[12][1]~feeder_combout ;
wire \process|datapath|RegUnit|regfile[12][1]~q ;
wire \process|datapath|RegUnit|Mux30~7_combout ;
wire \process|datapath|RegUnit|regfile[15][1]~q ;
wire \process|datapath|RegUnit|regfile[14][1]~q ;
wire \process|datapath|RegUnit|Mux30~8_combout ;
wire \process|datapath|RegUnit|Mux30~9_combout ;
wire \process|datapath|ALUunit|Add0~25_combout ;
wire \process|datapath|RegUnit|Mux31~0_combout ;
wire \process|datapath|RegUnit|Mux31~1_combout ;
wire \process|datapath|RegUnit|Mux31~7_combout ;
wire \process|datapath|RegUnit|Mux31~8_combout ;
wire \process|datapath|RegUnit|Mux31~4_combout ;
wire \process|datapath|RegUnit|Mux31~5_combout ;
wire \process|datapath|RegUnit|Mux31~2_combout ;
wire \process|datapath|RegUnit|Mux31~3_combout ;
wire \process|datapath|RegUnit|Mux31~6_combout ;
wire \process|datapath|RegUnit|Mux31~9_combout ;
wire \process|datapath|ALUunit|Add0~26_combout ;
wire \process|datapath|ALUunit|Add0~28_cout ;
wire \process|datapath|ALUunit|Add0~30 ;
wire \process|datapath|ALUunit|Add0~32 ;
wire \process|datapath|ALUunit|Add0~34 ;
wire \process|datapath|ALUunit|Add0~35_combout ;
wire \process|datapath|ALUunit|Add0~70_combout ;
wire \process|controller|controller|RF_Ra_addr[2]~3_combout ;
wire \process|controller|controller|RF_Ra_addr[3]~2_combout ;
wire \process|controller|controller|RF_Ra_addr[1]~0_combout ;
wire \process|datapath|RegUnit|regfile[15][6]~q ;
wire \process|datapath|RegUnit|regfile[7][6]~q ;
wire \process|datapath|RegUnit|regfile[3][6]~q ;
wire \process|datapath|RegUnit|regfile[11][6]~q ;
wire \process|datapath|RegUnit|Mux25~7_combout ;
wire \process|datapath|RegUnit|Mux25~8_combout ;
wire \process|datapath|RegUnit|regfile[0][6]~q ;
wire \process|datapath|RegUnit|regfile[4][6]~q ;
wire \process|datapath|RegUnit|Mux25~4_combout ;
wire \process|datapath|RegUnit|regfile[12][6]~q ;
wire \process|datapath|RegUnit|Mux25~5_combout ;
wire \process|datapath|RegUnit|regfile[14][6]~q ;
wire \process|datapath|RegUnit|regfile[2][6]~q ;
wire \process|datapath|RegUnit|regfile[6][6]~q ;
wire \process|datapath|RegUnit|Mux25~2_combout ;
wire \process|datapath|RegUnit|regfile[10][6]~q ;
wire \process|datapath|RegUnit|Mux25~3_combout ;
wire \process|datapath|RegUnit|Mux25~6_combout ;
wire \process|datapath|RegUnit|regfile[13][6]~q ;
wire \process|datapath|RegUnit|regfile[5][6]~q ;
wire \process|datapath|RegUnit|regfile[1][6]~q ;
wire \process|datapath|RegUnit|regfile[9][6]~q ;
wire \process|datapath|RegUnit|Mux25~0_combout ;
wire \process|datapath|RegUnit|Mux25~1_combout ;
wire \process|datapath|RegUnit|Mux25~9_combout ;
wire \process|datapath|ALUunit|Add0~20_combout ;
wire \process|datapath|RegUnit|regfile[15][5]~q ;
wire \process|datapath|RegUnit|regfile[13][5]~q ;
wire \process|datapath|RegUnit|regfile[12][5]~q ;
wire \process|datapath|RegUnit|Mux26~7_combout ;
wire \process|datapath|RegUnit|regfile[14][5]~q ;
wire \process|datapath|RegUnit|Mux26~8_combout ;
wire \process|datapath|RegUnit|regfile[11][5]~q ;
wire \process|datapath|RegUnit|regfile[8][5]~q ;
wire \process|datapath|RegUnit|regfile[10][5]~q ;
wire \process|datapath|RegUnit|Mux26~2_combout ;
wire \process|datapath|RegUnit|regfile[9][5]~q ;
wire \process|datapath|RegUnit|Mux26~3_combout ;
wire \process|datapath|RegUnit|regfile[2][5]~q ;
wire \process|datapath|RegUnit|regfile[0][5]~feeder_combout ;
wire \process|datapath|RegUnit|regfile[0][5]~q ;
wire \process|datapath|RegUnit|Mux26~4_combout ;
wire \process|datapath|RegUnit|regfile[1][5]~q ;
wire \process|datapath|RegUnit|regfile[3][5]~q ;
wire \process|datapath|RegUnit|Mux26~5_combout ;
wire \process|datapath|RegUnit|Mux26~6_combout ;
wire \process|datapath|RegUnit|regfile[5][5]~q ;
wire \process|datapath|RegUnit|Mux26~0_combout ;
wire \process|datapath|RegUnit|regfile[6][5]~feeder_combout ;
wire \process|datapath|RegUnit|regfile[6][5]~q ;
wire \process|datapath|RegUnit|regfile[7][5]~q ;
wire \process|datapath|RegUnit|Mux26~1_combout ;
wire \process|datapath|RegUnit|Mux26~9_combout ;
wire \process|datapath|ALUunit|Add0~21_combout ;
wire \process|datapath|RegUnit|regfile[13][4]~q ;
wire \process|datapath|RegUnit|regfile[1][4]~q ;
wire \process|datapath|RegUnit|regfile[5][4]~q ;
wire \process|datapath|RegUnit|Mux27~2_combout ;
wire \process|datapath|RegUnit|regfile[9][4]~q ;
wire \process|datapath|RegUnit|Mux27~3_combout ;
wire \process|datapath|RegUnit|regfile[12][4]~q ;
wire \process|datapath|RegUnit|regfile[8][4]~q ;
wire \process|datapath|RegUnit|regfile[0][4]~q ;
wire \process|datapath|RegUnit|Mux27~4_combout ;
wire \process|datapath|RegUnit|regfile[4][4]~q ;
wire \process|datapath|RegUnit|Mux27~5_combout ;
wire \process|datapath|RegUnit|Mux27~6_combout ;
wire \process|datapath|RegUnit|regfile[7][4]~q ;
wire \process|datapath|RegUnit|Mux27~7_combout ;
wire \process|datapath|RegUnit|regfile[15][4]~q ;
wire \process|datapath|RegUnit|regfile[11][4]~q ;
wire \process|datapath|RegUnit|Mux27~8_combout ;
wire \process|datapath|RegUnit|regfile[6][4]~q ;
wire \process|datapath|RegUnit|regfile[10][4]~q ;
wire \process|datapath|RegUnit|regfile[2][4]~q ;
wire \process|datapath|RegUnit|Mux27~0_combout ;
wire \process|datapath|RegUnit|regfile[14][4]~q ;
wire \process|datapath|RegUnit|Mux27~1_combout ;
wire \process|datapath|RegUnit|Mux27~9_combout ;
wire \process|datapath|ALUunit|Add0~22_combout ;
wire \process|datapath|ALUunit|Add0~36 ;
wire \process|datapath|ALUunit|Add0~38 ;
wire \process|datapath|ALUunit|Add0~40 ;
wire \process|datapath|ALUunit|Add0~41_combout ;
wire \process|datapath|RegUnit|regfile[13][8]~feeder_combout ;
wire \process|datapath|RegUnit|regfile[13][8]~q ;
wire \process|datapath|RegUnit|regfile[9][8]~q ;
wire \process|datapath|RegUnit|regfile[1][8]~feeder_combout ;
wire \process|datapath|RegUnit|regfile[1][8]~q ;
wire \process|datapath|RegUnit|regfile[5][8]~feeder_combout ;
wire \process|datapath|RegUnit|regfile[5][8]~q ;
wire \process|datapath|RegUnit|regfile~59_combout ;
wire \process|datapath|RegUnit|regfile~60_combout ;
wire \process|datapath|RegUnit|regfile[4][8]~q ;
wire \process|datapath|RegUnit|regfile[12][8]~q ;
wire \process|datapath|RegUnit|regfile[0][8]~q ;
wire \process|datapath|RegUnit|regfile[8][8]~q ;
wire \process|datapath|RegUnit|regfile~61_combout ;
wire \process|datapath|RegUnit|regfile~62_combout ;
wire \process|datapath|RegUnit|regfile~63_combout ;
wire \process|datapath|RegUnit|regfile[15][8]~feeder_combout ;
wire \process|datapath|RegUnit|regfile[15][8]~q ;
wire \process|datapath|RegUnit|regfile[11][8]~q ;
wire \process|datapath|RegUnit|regfile[3][8]~q ;
wire \process|datapath|RegUnit|regfile[7][8]~q ;
wire \process|datapath|RegUnit|regfile~64_combout ;
wire \process|datapath|RegUnit|regfile~65_combout ;
wire \process|datapath|RegUnit|regfile[6][8]~q ;
wire \process|datapath|RegUnit|regfile[10][8]~feeder_combout ;
wire \process|datapath|RegUnit|regfile[10][8]~q ;
wire \process|datapath|RegUnit|regfile[2][8]~q ;
wire \process|datapath|RegUnit|regfile~57_combout ;
wire \process|datapath|RegUnit|regfile~58_combout ;
wire \process|datapath|RegUnit|regfile~66_combout ;
wire \process|datapath|RegUnit|Mux23~0_combout ;
wire \process|datapath|RegUnit|Mux23~1_combout ;
wire \process|datapath|RegUnit|Mux23~4_combout ;
wire \process|datapath|RegUnit|Mux23~5_combout ;
wire \process|datapath|RegUnit|Mux23~2_combout ;
wire \process|datapath|RegUnit|Mux23~3_combout ;
wire \process|datapath|RegUnit|Mux23~6_combout ;
wire \process|datapath|RegUnit|Mux23~7_combout ;
wire \process|datapath|RegUnit|Mux23~8_combout ;
wire \process|datapath|RegUnit|Mux23~9_combout ;
wire \process|datapath|ALUunit|Add0~18_combout ;
wire \process|datapath|RegUnit|regfile[15][7]~q ;
wire \process|datapath|RegUnit|regfile[13][7]~q ;
wire \process|datapath|RegUnit|regfile[12][7]~q ;
wire \process|datapath|RegUnit|regfile[14][7]~q ;
wire \process|datapath|RegUnit|Mux24~7_combout ;
wire \process|datapath|RegUnit|Mux24~8_combout ;
wire \process|datapath|RegUnit|regfile[8][7]~q ;
wire \process|datapath|RegUnit|regfile[9][7]~q ;
wire \process|datapath|RegUnit|Mux24~0_combout ;
wire \process|datapath|RegUnit|regfile[11][7]~feeder_combout ;
wire \process|datapath|RegUnit|regfile[11][7]~q ;
wire \process|datapath|RegUnit|regfile[10][7]~feeder_combout ;
wire \process|datapath|RegUnit|regfile[10][7]~q ;
wire \process|datapath|RegUnit|Mux24~1_combout ;
wire \process|datapath|RegUnit|regfile[4][7]~q ;
wire \process|datapath|RegUnit|regfile[6][7]~feeder_combout ;
wire \process|datapath|RegUnit|regfile[6][7]~q ;
wire \process|datapath|RegUnit|Mux24~2_combout ;
wire \process|datapath|RegUnit|regfile[7][7]~q ;
wire \process|datapath|RegUnit|Mux24~3_combout ;
wire \process|datapath|RegUnit|regfile[2][7]~q ;
wire \process|datapath|RegUnit|regfile[3][7]~q ;
wire \process|datapath|RegUnit|regfile[1][7]~q ;
wire \process|datapath|RegUnit|regfile[0][7]~q ;
wire \process|datapath|RegUnit|Mux24~4_combout ;
wire \process|datapath|RegUnit|Mux24~5_combout ;
wire \process|datapath|RegUnit|Mux24~6_combout ;
wire \process|datapath|RegUnit|Mux24~9_combout ;
wire \process|datapath|ALUunit|Add0~19_combout ;
wire \process|datapath|ALUunit|Add0~42 ;
wire \process|datapath|ALUunit|Add0~44 ;
wire \process|datapath|ALUunit|Add0~45_combout ;
wire \process|datapath|ALUunit|Add0~64_combout ;
wire \process|datapath|RegUnit|regfile[15][9]~q ;
wire \process|datapath|RegUnit|regfile[14][9]~q ;
wire \process|datapath|RegUnit|regfile[12][9]~q ;
wire \process|datapath|RegUnit|regfile[13][9]~q ;
wire \process|datapath|RegUnit|regfile~52_combout ;
wire \process|datapath|RegUnit|regfile~53_combout ;
wire \process|datapath|RegUnit|regfile[6][9]~q ;
wire \process|datapath|RegUnit|regfile[7][9]~q ;
wire \process|datapath|RegUnit|regfile[4][9]~q ;
wire \process|datapath|RegUnit|regfile~45_combout ;
wire \process|datapath|RegUnit|regfile~46_combout ;
wire \process|datapath|RegUnit|regfile[1][9]~q ;
wire \process|datapath|RegUnit|regfile[3][9]~q ;
wire \process|datapath|RegUnit|regfile[0][9]~q ;
wire \process|datapath|RegUnit|regfile[2][9]~q ;
wire \process|datapath|RegUnit|regfile~49_combout ;
wire \process|datapath|RegUnit|regfile~50_combout ;
wire \process|datapath|RegUnit|regfile[11][9]~feeder_combout ;
wire \process|datapath|RegUnit|regfile[11][9]~q ;
wire \process|datapath|RegUnit|regfile[9][9]~q ;
wire \process|datapath|RegUnit|regfile[10][9]~q ;
wire \process|datapath|RegUnit|regfile[8][9]~q ;
wire \process|datapath|RegUnit|regfile~47_combout ;
wire \process|datapath|RegUnit|regfile~48_combout ;
wire \process|datapath|RegUnit|regfile~51_combout ;
wire \process|datapath|RegUnit|regfile~54_combout ;
wire \process|datapath|RegUnit|Mux22~7_combout ;
wire \process|datapath|RegUnit|Mux22~8_combout ;
wire \process|datapath|RegUnit|Mux22~2_combout ;
wire \process|datapath|RegUnit|Mux22~3_combout ;
wire \process|datapath|RegUnit|Mux22~4_combout ;
wire \process|datapath|RegUnit|Mux22~5_combout ;
wire \process|datapath|RegUnit|Mux22~6_combout ;
wire \process|datapath|RegUnit|Mux22~0_combout ;
wire \process|datapath|RegUnit|Mux22~1_combout ;
wire \process|datapath|RegUnit|Mux22~9_combout ;
wire \process|datapath|ALUunit|Add0~17_combout ;
wire \process|datapath|ALUunit|Add0~46 ;
wire \process|datapath|ALUunit|Add0~47_combout ;
wire \process|datapath|ALUunit|Add0~65_combout ;
wire \process|datapath|RegUnit|regfile[1][10]~feeder_combout ;
wire \process|datapath|RegUnit|regfile[1][10]~q ;
wire \process|datapath|RegUnit|regfile[9][10]~q ;
wire \process|datapath|RegUnit|Mux21~0_combout ;
wire \process|datapath|RegUnit|regfile[13][10]~q ;
wire \process|datapath|RegUnit|regfile[5][10]~q ;
wire \process|datapath|RegUnit|Mux21~1_combout ;
wire \process|datapath|RegUnit|regfile[15][10]~q ;
wire \process|datapath|RegUnit|regfile[7][10]~q ;
wire \process|datapath|RegUnit|regfile[11][10]~q ;
wire \process|datapath|RegUnit|regfile[3][10]~q ;
wire \process|datapath|RegUnit|Mux21~7_combout ;
wire \process|datapath|RegUnit|Mux21~8_combout ;
wire \process|datapath|RegUnit|regfile[12][10]~q ;
wire \process|datapath|RegUnit|regfile[0][10]~q ;
wire \process|datapath|RegUnit|regfile[4][10]~q ;
wire \process|datapath|RegUnit|Mux21~4_combout ;
wire \process|datapath|RegUnit|Mux21~5_combout ;
wire \process|datapath|RegUnit|regfile[2][10]~feeder_combout ;
wire \process|datapath|RegUnit|regfile[2][10]~q ;
wire \process|datapath|RegUnit|regfile[6][10]~q ;
wire \process|datapath|RegUnit|Mux21~2_combout ;
wire \process|datapath|RegUnit|regfile[14][10]~q ;
wire \process|datapath|RegUnit|regfile[10][10]~q ;
wire \process|datapath|RegUnit|Mux21~3_combout ;
wire \process|datapath|RegUnit|Mux21~6_combout ;
wire \process|datapath|RegUnit|Mux21~9_combout ;
wire \process|datapath|ALUunit|Add0~16_combout ;
wire \process|datapath|ALUunit|Add0~48 ;
wire \process|datapath|ALUunit|Add0~49_combout ;
wire \process|datapath|ALUunit|Add0~66_combout ;
wire \process|controller|controller|WideOr9~0_combout ;
wire \process|datapath|RegUnit|regfile[1][12]~q ;
wire \process|datapath|RegUnit|regfile[0][12]~q ;
wire \process|datapath|RegUnit|regfile~10_combout ;
wire \process|datapath|RegUnit|regfile[2][12]~q ;
wire \process|datapath|RegUnit|regfile[3][12]~q ;
wire \process|datapath|RegUnit|regfile~11_combout ;
wire \process|datapath|RegUnit|regfile[9][12]~q ;
wire \process|datapath|RegUnit|regfile[8][12]~q ;
wire \process|datapath|RegUnit|regfile~14_combout ;
wire \process|datapath|RegUnit|regfile[11][12]~q ;
wire \process|datapath|RegUnit|regfile[10][12]~q ;
wire \process|datapath|RegUnit|regfile~15_combout ;
wire \process|datapath|RegUnit|regfile[13][12]~feeder_combout ;
wire \process|datapath|RegUnit|regfile[13][12]~q ;
wire \process|datapath|RegUnit|regfile[12][12]~q ;
wire \process|datapath|RegUnit|regfile[14][12]~feeder_combout ;
wire \process|datapath|RegUnit|regfile[14][12]~q ;
wire \process|datapath|RegUnit|regfile~12_combout ;
wire \process|datapath|RegUnit|regfile~13_combout ;
wire \process|datapath|RegUnit|regfile~16_combout ;
wire \process|datapath|RegUnit|regfile[7][12]~feeder_combout ;
wire \process|datapath|RegUnit|regfile[7][12]~q ;
wire \process|datapath|RegUnit|regfile[5][12]~q ;
wire \process|datapath|RegUnit|regfile[4][12]~feeder_combout ;
wire \process|datapath|RegUnit|regfile[4][12]~q ;
wire \process|datapath|RegUnit|regfile[6][12]~q ;
wire \process|datapath|RegUnit|regfile~8_combout ;
wire \process|datapath|RegUnit|regfile~9_combout ;
wire \process|datapath|RegUnit|regfile~17_combout ;
wire \process|datapath|RegUnit|Mux19~2_combout ;
wire \process|datapath|RegUnit|Mux19~3_combout ;
wire \process|datapath|RegUnit|Mux19~4_combout ;
wire \process|datapath|RegUnit|Mux19~5_combout ;
wire \process|datapath|RegUnit|Mux19~6_combout ;
wire \process|datapath|RegUnit|Mux19~0_combout ;
wire \process|datapath|RegUnit|Mux19~1_combout ;
wire \process|datapath|RegUnit|Mux19~7_combout ;
wire \process|datapath|RegUnit|Mux19~8_combout ;
wire \process|datapath|RegUnit|Mux19~9_combout ;
wire \process|datapath|ALUunit|Add0~14_combout ;
wire \process|datapath|RegUnit|regfile[1][11]~q ;
wire \process|datapath|RegUnit|regfile[0][11]~q ;
wire \process|datapath|RegUnit|Mux20~4_combout ;
wire \process|datapath|RegUnit|regfile[2][11]~q ;
wire \process|datapath|RegUnit|regfile[3][11]~feeder_combout ;
wire \process|datapath|RegUnit|regfile[3][11]~q ;
wire \process|datapath|RegUnit|Mux20~5_combout ;
wire \process|datapath|RegUnit|regfile[6][11]~q ;
wire \process|datapath|RegUnit|Mux20~2_combout ;
wire \process|datapath|RegUnit|regfile[5][11]~feeder_combout ;
wire \process|datapath|RegUnit|regfile[5][11]~q ;
wire \process|datapath|RegUnit|regfile[7][11]~q ;
wire \process|datapath|RegUnit|Mux20~3_combout ;
wire \process|datapath|RegUnit|Mux20~6_combout ;
wire \process|datapath|RegUnit|regfile[13][11]~feeder_combout ;
wire \process|datapath|RegUnit|regfile[13][11]~q ;
wire \process|datapath|RegUnit|regfile[14][11]~feeder_combout ;
wire \process|datapath|RegUnit|regfile[14][11]~q ;
wire \process|datapath|RegUnit|regfile[12][11]~q ;
wire \process|datapath|RegUnit|Mux20~7_combout ;
wire \process|datapath|RegUnit|regfile[15][11]~feeder_combout ;
wire \process|datapath|RegUnit|regfile[15][11]~q ;
wire \process|datapath|RegUnit|Mux20~8_combout ;
wire \process|datapath|RegUnit|regfile[8][11]~q ;
wire \process|datapath|RegUnit|regfile[9][11]~q ;
wire \process|datapath|RegUnit|Mux20~0_combout ;
wire \process|datapath|RegUnit|regfile[11][11]~feeder_combout ;
wire \process|datapath|RegUnit|regfile[11][11]~q ;
wire \process|datapath|RegUnit|regfile[10][11]~q ;
wire \process|datapath|RegUnit|Mux20~1_combout ;
wire \process|datapath|RegUnit|Mux20~9_combout ;
wire \process|datapath|ALUunit|Add0~15_combout ;
wire \process|datapath|ALUunit|Add0~50 ;
wire \process|datapath|ALUunit|Add0~52 ;
wire \process|datapath|ALUunit|Add0~53_combout ;
wire \process|datapath|RegUnit|regfile[1][13]~q ;
wire \process|datapath|RegUnit|regfile[5][13]~q ;
wire \process|datapath|RegUnit|Mux18~2_combout ;
wire \process|datapath|RegUnit|regfile[13][13]~q ;
wire \process|datapath|RegUnit|regfile[9][13]~q ;
wire \process|datapath|RegUnit|Mux18~3_combout ;
wire \process|datapath|RegUnit|regfile[12][13]~q ;
wire \process|datapath|RegUnit|regfile[4][13]~q ;
wire \process|datapath|RegUnit|regfile[0][13]~q ;
wire \process|datapath|RegUnit|Mux18~4_combout ;
wire \process|datapath|RegUnit|Mux18~5_combout ;
wire \process|datapath|RegUnit|Mux18~6_combout ;
wire \process|datapath|RegUnit|regfile[11][13]~q ;
wire \process|datapath|RegUnit|regfile[7][13]~q ;
wire \process|datapath|RegUnit|regfile[3][13]~q ;
wire \process|datapath|RegUnit|Mux18~7_combout ;
wire \process|datapath|RegUnit|regfile[15][13]~q ;
wire \process|datapath|RegUnit|Mux18~8_combout ;
wire \process|datapath|RegUnit|regfile[6][13]~q ;
wire \process|datapath|RegUnit|regfile[2][13]~q ;
wire \process|datapath|RegUnit|regfile[10][13]~feeder_combout ;
wire \process|datapath|RegUnit|regfile[10][13]~q ;
wire \process|datapath|RegUnit|Mux18~0_combout ;
wire \process|datapath|RegUnit|regfile[14][13]~q ;
wire \process|datapath|RegUnit|Mux18~1_combout ;
wire \process|datapath|RegUnit|Mux18~9_combout ;
wire \process|datapath|ALUunit|Add0~55_combout ;
wire \process|datapath|ALUunit|Add0~54 ;
wire \process|datapath|ALUunit|Add0~56_combout ;
wire \process|datapath|RegUnit|regfile~168_combout ;
wire \process|datapath|RegUnit|regfile~169_combout ;
wire \process|datapath|RegUnit|regfile~170_combout ;
wire \process|datapath|RegUnit|regfile~171_combout ;
wire \process|datapath|RegUnit|regfile~172_combout ;
wire \process|datapath|RegUnit|regfile~166_combout ;
wire \process|datapath|RegUnit|regfile~167_combout ;
wire \process|datapath|RegUnit|regfile~164_combout ;
wire \process|datapath|RegUnit|regfile~165_combout ;
wire \process|datapath|RegUnit|regfile~173_combout ;
wire \process|datapath|RegUnit|regfile~174_combout ;
wire \process|datapath|RegUnit|regfile[8][14]~feeder_combout ;
wire \process|datapath|RegUnit|regfile[8][14]~q ;
wire \process|datapath|RegUnit|regfile[10][14]~feeder_combout ;
wire \process|datapath|RegUnit|regfile[10][14]~q ;
wire \process|datapath|RegUnit|Mux17~2_combout ;
wire \process|datapath|RegUnit|regfile[9][14]~q ;
wire \process|datapath|RegUnit|regfile[11][14]~q ;
wire \process|datapath|RegUnit|Mux17~3_combout ;
wire \process|datapath|RegUnit|regfile[2][14]~q ;
wire \process|datapath|RegUnit|regfile[0][14]~q ;
wire \process|datapath|RegUnit|Mux17~4_combout ;
wire \process|datapath|RegUnit|regfile[1][14]~q ;
wire \process|datapath|RegUnit|regfile[3][14]~q ;
wire \process|datapath|RegUnit|Mux17~5_combout ;
wire \process|datapath|RegUnit|Mux17~6_combout ;
wire \process|datapath|RegUnit|regfile[7][14]~q ;
wire \process|datapath|RegUnit|regfile[6][14]~q ;
wire \process|datapath|RegUnit|regfile[5][14]~q ;
wire \process|datapath|RegUnit|regfile[4][14]~q ;
wire \process|datapath|RegUnit|Mux17~0_combout ;
wire \process|datapath|RegUnit|Mux17~1_combout ;
wire \process|datapath|RegUnit|regfile[14][14]~q ;
wire \process|datapath|RegUnit|regfile[13][14]~feeder_combout ;
wire \process|datapath|RegUnit|regfile[13][14]~q ;
wire \process|datapath|RegUnit|regfile[12][14]~q ;
wire \process|datapath|RegUnit|Mux17~7_combout ;
wire \process|datapath|RegUnit|Mux17~8_combout ;
wire \process|datapath|RegUnit|Mux17~9_combout ;
wire \process|datapath|ALUunit|Add0~58_combout ;
wire \process|datapath|ALUunit|Add0~57 ;
wire \process|datapath|ALUunit|Add0~59_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~1_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~2_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \process|datapath|RegUnit|regfile~203_combout ;
wire \process|datapath|ALUunit|Add0~61_combout ;
wire \process|datapath|ALUunit|Add0~60 ;
wire \process|datapath|ALUunit|Add0~62_combout ;
wire \process|datapath|RegUnit|regfile~198_combout ;
wire \process|datapath|RegUnit|regfile[7][15]~feeder_combout ;
wire \process|datapath|RegUnit|regfile[7][15]~q ;
wire \process|datapath|RegUnit|regfile[15][15]~q ;
wire \process|datapath|RegUnit|regfile[3][15]~feeder_combout ;
wire \process|datapath|RegUnit|regfile[3][15]~q ;
wire \process|datapath|RegUnit|regfile[11][15]~feeder_combout ;
wire \process|datapath|RegUnit|regfile[11][15]~q ;
wire \process|datapath|RegUnit|regfile~195_combout ;
wire \process|datapath|RegUnit|regfile~196_combout ;
wire \process|datapath|RegUnit|regfile[10][15]~q ;
wire \process|datapath|RegUnit|regfile[14][15]~q ;
wire \process|datapath|RegUnit|regfile[2][15]~q ;
wire \process|datapath|RegUnit|regfile[6][15]~q ;
wire \process|datapath|RegUnit|regfile~190_combout ;
wire \process|datapath|RegUnit|regfile~191_combout ;
wire \process|datapath|RegUnit|regfile[4][15]~q ;
wire \process|datapath|RegUnit|regfile[0][15]~q ;
wire \process|datapath|RegUnit|regfile~192_combout ;
wire \process|datapath|RegUnit|regfile[8][15]~q ;
wire \process|datapath|RegUnit|regfile[12][15]~q ;
wire \process|datapath|RegUnit|regfile~193_combout ;
wire \process|datapath|RegUnit|regfile~194_combout ;
wire \process|datapath|RegUnit|regfile[1][15]~q ;
wire \process|datapath|RegUnit|regfile[9][15]~q ;
wire \process|datapath|RegUnit|regfile~188_combout ;
wire \process|datapath|RegUnit|regfile[5][15]~q ;
wire \process|datapath|RegUnit|regfile~189_combout ;
wire \process|datapath|RegUnit|regfile~197_combout ;
wire \process|datapath|RegUnit|regfile~202_combout ;
wire \process|datapath|RegUnit|regfile~199_combout ;
wire \process|datapath|RegUnit|regfile[13][15]~q ;
wire \process|datapath|RegUnit|Mux0~0_combout ;
wire \process|datapath|RegUnit|Mux0~1_combout ;
wire \process|datapath|RegUnit|Mux0~7_combout ;
wire \process|datapath|RegUnit|Mux0~8_combout ;
wire \process|datapath|RegUnit|Mux0~2_combout ;
wire \process|datapath|RegUnit|Mux0~3_combout ;
wire \process|datapath|RegUnit|Mux0~4_combout ;
wire \process|datapath|RegUnit|Mux0~5_combout ;
wire \process|datapath|RegUnit|Mux0~6_combout ;
wire \process|datapath|RegUnit|Mux0~9_combout ;
wire \process|datapath|RegUnit|regfile~186_combout ;
wire \process|datapath|RegUnit|regfile~176_combout ;
wire \process|datapath|RegUnit|regfile~177_combout ;
wire \process|datapath|RegUnit|regfile~180_combout ;
wire \process|datapath|RegUnit|regfile~181_combout ;
wire \process|datapath|RegUnit|regfile~182_combout ;
wire \process|datapath|RegUnit|regfile~183_combout ;
wire \process|datapath|RegUnit|regfile~184_combout ;
wire \process|datapath|RegUnit|regfile~178_combout ;
wire \process|datapath|RegUnit|regfile~179_combout ;
wire \process|datapath|RegUnit|regfile~185_combout ;
wire \process|datapath|RegUnit|regfile~187_combout ;
wire \process|datapath|RegUnit|regfile[15][14]~q ;
wire \process|datapath|RegUnit|Mux1~7_combout ;
wire \process|datapath|RegUnit|Mux1~8_combout ;
wire \process|datapath|RegUnit|Mux1~2_combout ;
wire \process|datapath|RegUnit|Mux1~3_combout ;
wire \process|datapath|RegUnit|Mux1~4_combout ;
wire \process|datapath|RegUnit|Mux1~5_combout ;
wire \process|datapath|RegUnit|Mux1~6_combout ;
wire \process|datapath|RegUnit|Mux1~0_combout ;
wire \process|datapath|RegUnit|Mux1~1_combout ;
wire \process|datapath|RegUnit|Mux1~9_combout ;
wire \process|datapath|RegUnit|regfile~201_combout ;
wire \process|datapath|RegUnit|regfile~175_combout ;
wire \process|datapath|RegUnit|regfile[8][13]~feeder_combout ;
wire \process|datapath|RegUnit|regfile[8][13]~q ;
wire \process|datapath|RegUnit|Mux2~4_combout ;
wire \process|datapath|RegUnit|Mux2~5_combout ;
wire \process|datapath|RegUnit|Mux2~2_combout ;
wire \process|datapath|RegUnit|Mux2~3_combout ;
wire \process|datapath|RegUnit|Mux2~6_combout ;
wire \process|datapath|RegUnit|Mux2~7_combout ;
wire \process|datapath|RegUnit|Mux2~8_combout ;
wire \process|datapath|RegUnit|Mux2~0_combout ;
wire \process|datapath|RegUnit|Mux2~1_combout ;
wire \process|datapath|RegUnit|Mux2~9_combout ;
wire \process|datapath|RegUnit|regfile~18_combout ;
wire \process|datapath|RegUnit|regfile~19_combout ;
wire \process|datapath|RegUnit|regfile[15][12]~q ;
wire \process|datapath|RegUnit|Mux3~7_combout ;
wire \process|datapath|RegUnit|Mux3~8_combout ;
wire \process|datapath|RegUnit|Mux3~4_combout ;
wire \process|datapath|RegUnit|Mux3~5_combout ;
wire \process|datapath|RegUnit|Mux3~2_combout ;
wire \process|datapath|RegUnit|Mux3~3_combout ;
wire \process|datapath|RegUnit|Mux3~6_combout ;
wire \process|datapath|RegUnit|Mux3~0_combout ;
wire \process|datapath|RegUnit|Mux3~1_combout ;
wire \process|datapath|RegUnit|Mux3~9_combout ;
wire \process|datapath|RegUnit|regfile~200_combout ;
wire \process|datapath|ALUunit|Add0~51_combout ;
wire \process|datapath|RegUnit|regfile~20_combout ;
wire \process|datapath|RegUnit|regfile~25_combout ;
wire \process|datapath|RegUnit|regfile~26_combout ;
wire \process|datapath|RegUnit|regfile~23_combout ;
wire \process|datapath|RegUnit|regfile~24_combout ;
wire \process|datapath|RegUnit|regfile~27_combout ;
wire \process|datapath|RegUnit|regfile~28_combout ;
wire \process|datapath|RegUnit|regfile~29_combout ;
wire \process|datapath|RegUnit|regfile~21_combout ;
wire \process|datapath|RegUnit|regfile~22_combout ;
wire \process|datapath|RegUnit|regfile~30_combout ;
wire \process|datapath|RegUnit|regfile~31_combout ;
wire \process|datapath|RegUnit|regfile[4][11]~feeder_combout ;
wire \process|datapath|RegUnit|regfile[4][11]~q ;
wire \process|datapath|RegUnit|Mux4~2_combout ;
wire \process|datapath|RegUnit|Mux4~3_combout ;
wire \process|datapath|RegUnit|Mux4~4_combout ;
wire \process|datapath|RegUnit|Mux4~5_combout ;
wire \process|datapath|RegUnit|Mux4~6_combout ;
wire \process|datapath|RegUnit|Mux4~7_combout ;
wire \process|datapath|RegUnit|Mux4~8_combout ;
wire \process|datapath|RegUnit|Mux4~0_combout ;
wire \process|datapath|RegUnit|Mux4~1_combout ;
wire \process|datapath|RegUnit|Mux4~9_combout ;
wire \process|datapath|RegUnit|regfile~32_combout ;
wire \process|datapath|RegUnit|regfile~37_combout ;
wire \process|datapath|RegUnit|regfile~38_combout ;
wire \process|datapath|RegUnit|regfile~35_combout ;
wire \process|datapath|RegUnit|regfile~36_combout ;
wire \process|datapath|RegUnit|regfile~39_combout ;
wire \process|datapath|RegUnit|regfile~33_combout ;
wire \process|datapath|RegUnit|regfile~34_combout ;
wire \process|datapath|RegUnit|regfile~40_combout ;
wire \process|datapath|RegUnit|regfile~41_combout ;
wire \process|datapath|RegUnit|regfile~42_combout ;
wire \process|datapath|RegUnit|regfile~43_combout ;
wire \process|datapath|RegUnit|regfile[8][10]~q ;
wire \process|datapath|RegUnit|Mux5~4_combout ;
wire \process|datapath|RegUnit|Mux5~5_combout ;
wire \process|datapath|RegUnit|Mux5~2_combout ;
wire \process|datapath|RegUnit|Mux5~3_combout ;
wire \process|datapath|RegUnit|Mux5~6_combout ;
wire \process|datapath|RegUnit|Mux5~7_combout ;
wire \process|datapath|RegUnit|Mux5~8_combout ;
wire \process|datapath|RegUnit|Mux5~0_combout ;
wire \process|datapath|RegUnit|Mux5~1_combout ;
wire \process|datapath|RegUnit|Mux5~9_combout ;
wire \process|datapath|RegUnit|regfile~44_combout ;
wire \process|datapath|RegUnit|regfile~55_combout ;
wire \process|datapath|RegUnit|regfile[5][9]~q ;
wire \process|datapath|RegUnit|Mux6~0_combout ;
wire \process|datapath|RegUnit|Mux6~1_combout ;
wire \process|datapath|RegUnit|Mux6~7_combout ;
wire \process|datapath|RegUnit|Mux6~8_combout ;
wire \process|datapath|RegUnit|Mux6~2_combout ;
wire \process|datapath|RegUnit|Mux6~3_combout ;
wire \process|datapath|RegUnit|Mux6~4_combout ;
wire \process|datapath|RegUnit|Mux6~5_combout ;
wire \process|datapath|RegUnit|Mux6~6_combout ;
wire \process|datapath|RegUnit|Mux6~9_combout ;
wire \process|datapath|RegUnit|regfile~56_combout ;
wire \process|datapath|RegUnit|regfile~67_combout ;
wire \process|datapath|RegUnit|regfile[14][8]~q ;
wire \process|datapath|RegUnit|Mux7~0_combout ;
wire \process|datapath|RegUnit|Mux7~1_combout ;
wire \process|datapath|RegUnit|Mux7~7_combout ;
wire \process|datapath|RegUnit|Mux7~8_combout ;
wire \process|datapath|RegUnit|Mux7~4_combout ;
wire \process|datapath|RegUnit|Mux7~5_combout ;
wire \process|datapath|RegUnit|Mux7~2_combout ;
wire \process|datapath|RegUnit|Mux7~3_combout ;
wire \process|datapath|RegUnit|Mux7~6_combout ;
wire \process|datapath|RegUnit|Mux7~9_combout ;
wire \process|datapath|ALUunit|Add0~43_combout ;
wire \process|datapath|RegUnit|regfile~68_combout ;
wire \process|datapath|RegUnit|regfile~76_combout ;
wire \process|datapath|RegUnit|regfile~77_combout ;
wire \process|datapath|RegUnit|regfile~69_combout ;
wire \process|datapath|RegUnit|regfile~70_combout ;
wire \process|datapath|RegUnit|regfile~71_combout ;
wire \process|datapath|RegUnit|regfile~72_combout ;
wire \process|datapath|RegUnit|regfile~73_combout ;
wire \process|datapath|RegUnit|regfile~74_combout ;
wire \process|datapath|RegUnit|regfile~75_combout ;
wire \process|datapath|RegUnit|regfile~78_combout ;
wire \process|datapath|RegUnit|regfile~79_combout ;
wire \process|datapath|RegUnit|regfile[5][7]~q ;
wire \process|datapath|RegUnit|Mux8~2_combout ;
wire \process|datapath|RegUnit|Mux8~3_combout ;
wire \process|datapath|RegUnit|Mux8~4_combout ;
wire \process|datapath|RegUnit|Mux8~5_combout ;
wire \process|datapath|RegUnit|Mux8~6_combout ;
wire \process|datapath|RegUnit|Mux8~7_combout ;
wire \process|datapath|RegUnit|Mux8~8_combout ;
wire \process|datapath|RegUnit|Mux8~0_combout ;
wire \process|datapath|RegUnit|Mux8~1_combout ;
wire \process|datapath|RegUnit|Mux8~9_combout ;
wire \process|datapath|RegUnit|regfile~80_combout ;
wire \process|datapath|RegUnit|regfile~88_combout ;
wire \process|datapath|RegUnit|regfile~89_combout ;
wire \process|datapath|RegUnit|regfile~83_combout ;
wire \process|datapath|RegUnit|regfile~84_combout ;
wire \process|datapath|RegUnit|regfile~85_combout ;
wire \process|datapath|RegUnit|regfile~86_combout ;
wire \process|datapath|RegUnit|regfile~87_combout ;
wire \process|datapath|RegUnit|regfile~81_combout ;
wire \process|datapath|RegUnit|regfile~82_combout ;
wire \process|datapath|RegUnit|regfile~90_combout ;
wire \process|datapath|RegUnit|regfile~91_combout ;
wire \process|datapath|RegUnit|regfile[8][6]~q ;
wire \process|datapath|RegUnit|Mux9~4_combout ;
wire \process|datapath|RegUnit|Mux9~5_combout ;
wire \process|datapath|RegUnit|Mux9~2_combout ;
wire \process|datapath|RegUnit|Mux9~3_combout ;
wire \process|datapath|RegUnit|Mux9~6_combout ;
wire \process|datapath|RegUnit|Mux9~7_combout ;
wire \process|datapath|RegUnit|Mux9~8_combout ;
wire \process|datapath|RegUnit|Mux9~0_combout ;
wire \process|datapath|RegUnit|Mux9~1_combout ;
wire \process|datapath|RegUnit|Mux9~9_combout ;
wire \process|datapath|ALUunit|Add0~39_combout ;
wire \process|datapath|RegUnit|regfile~92_combout ;
wire \process|datapath|RegUnit|regfile~100_combout ;
wire \process|datapath|RegUnit|regfile~101_combout ;
wire \process|datapath|RegUnit|regfile~97_combout ;
wire \process|datapath|RegUnit|regfile~98_combout ;
wire \process|datapath|RegUnit|regfile~95_combout ;
wire \process|datapath|RegUnit|regfile~96_combout ;
wire \process|datapath|RegUnit|regfile~99_combout ;
wire \process|datapath|RegUnit|regfile~93_combout ;
wire \process|datapath|RegUnit|regfile~94_combout ;
wire \process|datapath|RegUnit|regfile~102_combout ;
wire \process|datapath|RegUnit|regfile~103_combout ;
wire \process|datapath|RegUnit|regfile[4][5]~q ;
wire \process|datapath|RegUnit|Mux10~0_combout ;
wire \process|datapath|RegUnit|Mux10~1_combout ;
wire \process|datapath|RegUnit|Mux10~2_combout ;
wire \process|datapath|RegUnit|Mux10~3_combout ;
wire \process|datapath|RegUnit|Mux10~4_combout ;
wire \process|datapath|RegUnit|Mux10~5_combout ;
wire \process|datapath|RegUnit|Mux10~6_combout ;
wire \process|datapath|RegUnit|Mux10~7_combout ;
wire \process|datapath|RegUnit|Mux10~8_combout ;
wire \process|datapath|RegUnit|Mux10~9_combout ;
wire \process|datapath|ALUunit|Add0~37_combout ;
wire \process|datapath|RegUnit|regfile~104_combout ;
wire \process|datapath|RegUnit|regfile~107_combout ;
wire \process|datapath|RegUnit|regfile~108_combout ;
wire \process|datapath|RegUnit|regfile~109_combout ;
wire \process|datapath|RegUnit|regfile~110_combout ;
wire \process|datapath|RegUnit|regfile~111_combout ;
wire \process|datapath|RegUnit|regfile~112_combout ;
wire \process|datapath|RegUnit|regfile~113_combout ;
wire \process|datapath|RegUnit|regfile~105_combout ;
wire \process|datapath|RegUnit|regfile~106_combout ;
wire \process|datapath|RegUnit|regfile~114_combout ;
wire \process|datapath|RegUnit|regfile~115_combout ;
wire \process|datapath|RegUnit|regfile[3][4]~q ;
wire \process|datapath|RegUnit|Mux11~7_combout ;
wire \process|datapath|RegUnit|Mux11~8_combout ;
wire \process|datapath|RegUnit|Mux11~4_combout ;
wire \process|datapath|RegUnit|Mux11~5_combout ;
wire \process|datapath|RegUnit|Mux11~2_combout ;
wire \process|datapath|RegUnit|Mux11~3_combout ;
wire \process|datapath|RegUnit|Mux11~6_combout ;
wire \process|datapath|RegUnit|Mux11~0_combout ;
wire \process|datapath|RegUnit|Mux11~1_combout ;
wire \process|datapath|RegUnit|Mux11~9_combout ;
wire \process|datapath|RegUnit|regfile~116_combout ;
wire \process|datapath|RegUnit|regfile~124_combout ;
wire \process|datapath|RegUnit|regfile~125_combout ;
wire \process|datapath|RegUnit|regfile~117_combout ;
wire \process|datapath|RegUnit|regfile~118_combout ;
wire \process|datapath|RegUnit|regfile~119_combout ;
wire \process|datapath|RegUnit|regfile~120_combout ;
wire \process|datapath|RegUnit|regfile~121_combout ;
wire \process|datapath|RegUnit|regfile~122_combout ;
wire \process|datapath|RegUnit|regfile~123_combout ;
wire \process|datapath|RegUnit|regfile~126_combout ;
wire \process|datapath|RegUnit|regfile~127_combout ;
wire \process|datapath|RegUnit|regfile[11][3]~q ;
wire \process|datapath|RegUnit|Mux12~0_combout ;
wire \process|datapath|RegUnit|Mux12~1_combout ;
wire \process|datapath|RegUnit|Mux12~7_combout ;
wire \process|datapath|RegUnit|Mux12~8_combout ;
wire \process|datapath|RegUnit|Mux12~4_combout ;
wire \process|datapath|RegUnit|Mux12~5_combout ;
wire \process|datapath|RegUnit|Mux12~2_combout ;
wire \process|datapath|RegUnit|Mux12~3_combout ;
wire \process|datapath|RegUnit|Mux12~6_combout ;
wire \process|datapath|RegUnit|Mux12~9_combout ;
wire \process|datapath|ALUunit|Add0~33_combout ;
wire \process|datapath|ALUunit|Add0~69_combout ;
wire \process|datapath|RegUnit|regfile~128_combout ;
wire \process|datapath|RegUnit|regfile~139_combout ;
wire \process|datapath|RegUnit|regfile[8][2]~q ;
wire \process|datapath|RegUnit|Mux13~4_combout ;
wire \process|datapath|RegUnit|Mux13~5_combout ;
wire \process|datapath|RegUnit|Mux13~2_combout ;
wire \process|datapath|RegUnit|Mux13~3_combout ;
wire \process|datapath|RegUnit|Mux13~6_combout ;
wire \process|datapath|RegUnit|Mux13~0_combout ;
wire \process|datapath|RegUnit|Mux13~1_combout ;
wire \process|datapath|RegUnit|Mux13~7_combout ;
wire \process|datapath|RegUnit|Mux13~8_combout ;
wire \process|datapath|RegUnit|Mux13~9_combout ;
wire \process|datapath|ALUunit|Add0~31_combout ;
wire \process|datapath|ALUunit|Add0~68_combout ;
wire \process|datapath|RegUnit|regfile~140_combout ;
wire \process|datapath|RegUnit|regfile~141_combout ;
wire \process|datapath|RegUnit|regfile~142_combout ;
wire \process|datapath|RegUnit|regfile~148_combout ;
wire \process|datapath|RegUnit|regfile~149_combout ;
wire \process|datapath|RegUnit|regfile~145_combout ;
wire \process|datapath|RegUnit|regfile~146_combout ;
wire \process|datapath|RegUnit|regfile~143_combout ;
wire \process|datapath|RegUnit|regfile~144_combout ;
wire \process|datapath|RegUnit|regfile~147_combout ;
wire \process|datapath|RegUnit|regfile~150_combout ;
wire \process|datapath|RegUnit|regfile~151_combout ;
wire \process|datapath|RegUnit|regfile[6][1]~q ;
wire \process|datapath|RegUnit|Mux14~0_combout ;
wire \process|datapath|RegUnit|Mux14~1_combout ;
wire \process|datapath|RegUnit|Mux14~2_combout ;
wire \process|datapath|RegUnit|Mux14~3_combout ;
wire \process|datapath|RegUnit|Mux14~4_combout ;
wire \process|datapath|RegUnit|Mux14~5_combout ;
wire \process|datapath|RegUnit|Mux14~6_combout ;
wire \process|datapath|RegUnit|Mux14~7_combout ;
wire \process|datapath|RegUnit|Mux14~8_combout ;
wire \process|datapath|RegUnit|Mux14~9_combout ;
wire \process|datapath|ALUunit|Add0~29_combout ;
wire \process|datapath|ALUunit|Add0~67_combout ;
wire \process|datapath|RegUnit|regfile~152_combout ;
wire \process|datapath|RegUnit|regfile~163_combout ;
wire \process|datapath|RegUnit|regfile[11][0]~q ;
wire \process|datapath|RegUnit|Mux15~7_combout ;
wire \process|datapath|RegUnit|Mux15~8_combout ;
wire \process|datapath|RegUnit|Mux15~4_combout ;
wire \process|datapath|RegUnit|Mux15~5_combout ;
wire \process|datapath|RegUnit|Mux15~2_combout ;
wire \process|datapath|RegUnit|Mux15~3_combout ;
wire \process|datapath|RegUnit|Mux15~6_combout ;
wire \process|datapath|RegUnit|Mux15~0_combout ;
wire \process|datapath|RegUnit|Mux15~1_combout ;
wire \process|datapath|RegUnit|Mux15~9_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~4_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~6_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ;
wire \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|no_name_gen~0_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~10_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~6_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~11_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~9_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~10_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~23_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~22_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~14 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \process|controller|controller|RF_Rb_addr[2]~3_combout ;
wire \process|datapath|RegUnit|Mux16~7_combout ;
wire \process|datapath|RegUnit|Mux16~8_combout ;
wire \process|datapath|RegUnit|Mux16~2_combout ;
wire \process|datapath|RegUnit|Mux16~3_combout ;
wire \process|datapath|RegUnit|Mux16~4_combout ;
wire \process|datapath|RegUnit|Mux16~5_combout ;
wire \process|datapath|RegUnit|Mux16~6_combout ;
wire \process|datapath|RegUnit|Mux16~0_combout ;
wire \process|datapath|RegUnit|Mux16~1_combout ;
wire \process|datapath|RegUnit|Mux16~9_combout ;
wire \multiplexer|Selector15~0_combout ;
wire \multiplexer|Selector15~1_combout ;
wire \multiplexer|Selector15~2_combout ;
wire \multiplexer|Selector15~4_combout ;
wire \multiplexer|Selector12~0_combout ;
wire \multiplexer|Selector12~1_combout ;
wire \multiplexer|Selector12~2_combout ;
wire \multiplexer|Selector14~0_combout ;
wire \multiplexer|Selector14~1_combout ;
wire \multiplexer|Selector14~2_combout ;
wire \multiplexer|Selector13~0_combout ;
wire \multiplexer|Selector13~1_combout ;
wire \multiplexer|Selector13~2_combout ;
wire \hex7|WideOr6~0_combout ;
wire \hex7|WideOr5~0_combout ;
wire \hex7|WideOr4~0_combout ;
wire \hex7|WideOr3~0_combout ;
wire \hex7|WideOr2~0_combout ;
wire \hex7|WideOr1~0_combout ;
wire \hex7|WideOr0~0_combout ;
wire \multiplexer|Selector8~0_combout ;
wire \multiplexer|Selector8~1_combout ;
wire \multiplexer|Selector8~2_combout ;
wire \multiplexer|Selector10~0_combout ;
wire \multiplexer|Selector10~1_combout ;
wire \multiplexer|Selector10~2_combout ;
wire \multiplexer|Selector11~0_combout ;
wire \multiplexer|Selector11~1_combout ;
wire \multiplexer|Selector11~2_combout ;
wire \multiplexer|Selector9~0_combout ;
wire \multiplexer|Selector9~1_combout ;
wire \multiplexer|Selector9~2_combout ;
wire \hex6|WideOr6~0_combout ;
wire \hex6|WideOr5~0_combout ;
wire \hex6|WideOr4~0_combout ;
wire \hex6|WideOr3~0_combout ;
wire \hex6|WideOr2~0_combout ;
wire \hex6|WideOr1~0_combout ;
wire \hex6|WideOr0~0_combout ;
wire \multiplexer|Selector5~0_combout ;
wire \multiplexer|Selector5~1_combout ;
wire \multiplexer|Selector6~0_combout ;
wire \multiplexer|Selector6~1_combout ;
wire \multiplexer|Selector7~0_combout ;
wire \multiplexer|Selector7~1_combout ;
wire \multiplexer|Selector4~0_combout ;
wire \multiplexer|Selector4~1_combout ;
wire \hex5|WideOr6~0_combout ;
wire \hex5|WideOr5~0_combout ;
wire \hex5|WideOr4~0_combout ;
wire \hex5|WideOr3~0_combout ;
wire \hex5|WideOr2~0_combout ;
wire \hex5|WideOr1~0_combout ;
wire \hex5|WideOr0~0_combout ;
wire \process|controller|controller|WideOr3~combout ;
wire \process|controller|controller|WideOr0~combout ;
wire \multiplexer|Selector2~1_combout ;
wire \multiplexer|Selector2~2_combout ;
wire \multiplexer|Selector2~0_combout ;
wire \multiplexer|Selector2~3_combout ;
wire \multiplexer|Selector3~0_combout ;
wire \multiplexer|Selector3~1_combout ;
wire \multiplexer|Selector3~2_combout ;
wire \multiplexer|Selector3~3_combout ;
wire \process|controller|controller|nextState.NOOP~0_combout ;
wire \process|controller|controller|WideOr4~0_combout ;
wire \multiplexer|Selector0~0_combout ;
wire \process|controller|controller|currentState~24_combout ;
wire \process|controller|controller|currentState.NOOP~q ;
wire \process|controller|controller|WideOr1~0_combout ;
wire \multiplexer|Selector0~1_combout ;
wire \multiplexer|Selector0~2_combout ;
wire \multiplexer|Selector0~3_combout ;
wire \process|controller|controller|WideOr2~combout ;
wire \multiplexer|Selector1~2_combout ;
wire \multiplexer|Selector1~3_combout ;
wire \multiplexer|Selector1~1_combout ;
wire \multiplexer|Selector1~0_combout ;
wire \multiplexer|Selector1~4_combout ;
wire \hex4|WideOr6~0_combout ;
wire \hex4|WideOr5~0_combout ;
wire \hex4|WideOr4~0_combout ;
wire \hex4|WideOr3~0_combout ;
wire \hex4|WideOr2~0_combout ;
wire \hex4|WideOr1~0_combout ;
wire \hex4|WideOr0~0_combout ;
wire \hex3|WideOr6~0_combout ;
wire \hex3|WideOr5~0_combout ;
wire \hex3|WideOr4~0_combout ;
wire \hex3|WideOr3~0_combout ;
wire \hex3|WideOr2~0_combout ;
wire \hex3|WideOr1~0_combout ;
wire \hex3|WideOr0~0_combout ;
wire \hex2|WideOr6~0_combout ;
wire \hex2|WideOr5~0_combout ;
wire \hex2|WideOr4~0_combout ;
wire \hex2|WideOr3~0_combout ;
wire \hex2|WideOr2~0_combout ;
wire \hex2|WideOr1~0_combout ;
wire \hex2|WideOr0~0_combout ;
wire \hex1|WideOr6~0_combout ;
wire \hex1|WideOr5~0_combout ;
wire \hex1|WideOr4~0_combout ;
wire \hex1|WideOr3~0_combout ;
wire \hex1|WideOr2~0_combout ;
wire \hex1|WideOr1~0_combout ;
wire \hex1|WideOr0~0_combout ;
wire \hex0|WideOr6~0_combout ;
wire \hex0|WideOr5~0_combout ;
wire \hex0|WideOr4~0_combout ;
wire \hex0|WideOr3~0_combout ;
wire \hex0|WideOr2~0_combout ;
wire \hex0|WideOr1~0_combout ;
wire \hex0|WideOr0~0_combout ;
wire \altera_internal_jtag~TDO ;
wire [6:0] \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [6:0] \process|controller|counter|Addr ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [32:0] \Filter|Countdown ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [15:0] \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_a ;
wire [7:0] \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [15:0] \process|controller|instrucReg|outData ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 ;
wire [15:0] \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_b ;
wire [3:0] \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR ;
wire [6:0] \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [15:0] \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|q_b ;
wire [3:0] \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [15:0] \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [6:0] \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [15:0] \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [3:0] \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [4:0] \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [3:0] \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter ;
wire [4:0] \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;

wire [17:0] \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [17:0] \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [17:0] \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [17:0] \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;

assign \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_a [0] = \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];
assign \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_a [1] = \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1];
assign \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_a [2] = \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [2];
assign \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_a [3] = \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [3];
assign \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_a [4] = \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [4];
assign \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_a [5] = \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [5];
assign \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_a [6] = \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [6];
assign \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_a [7] = \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [7];
assign \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_a [8] = \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [8];
assign \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_a [9] = \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [9];
assign \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_a [10] = \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [10];
assign \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_a [11] = \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [11];
assign \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_a [12] = \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [12];
assign \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_a [13] = \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [13];
assign \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_a [14] = \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [14];
assign \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_a [15] = \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [15];

assign \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_b [0] = \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];
assign \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_b [1] = \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1];
assign \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_b [2] = \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [2];
assign \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_b [3] = \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [3];
assign \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_b [4] = \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [4];
assign \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_b [5] = \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [5];
assign \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_b [6] = \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [6];
assign \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_b [7] = \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [7];
assign \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_b [8] = \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [8];
assign \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_b [9] = \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [9];
assign \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_b [10] = \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [10];
assign \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_b [11] = \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [11];
assign \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_b [12] = \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [12];
assign \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_b [13] = \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [13];
assign \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_b [14] = \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [14];
assign \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_b [15] = \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [15];

assign \process|controller|instrucReg|outData [0] = \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];
assign \process|controller|instrucReg|outData [1] = \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1];
assign \process|controller|instrucReg|outData [2] = \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [2];
assign \process|controller|instrucReg|outData [3] = \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [3];
assign \process|controller|instrucReg|outData [4] = \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [4];
assign \process|controller|instrucReg|outData [5] = \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [5];
assign \process|controller|instrucReg|outData [6] = \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [6];
assign \process|controller|instrucReg|outData [7] = \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [7];
assign \process|controller|instrucReg|outData [8] = \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [8];
assign \process|controller|instrucReg|outData [9] = \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [9];
assign \process|controller|instrucReg|outData [10] = \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [10];
assign \process|controller|instrucReg|outData [11] = \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [11];
assign \process|controller|instrucReg|outData [12] = \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [12];
assign \process|controller|instrucReg|outData [13] = \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [13];
assign \process|controller|instrucReg|outData [14] = \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [14];
assign \process|controller|instrucReg|outData [15] = \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [15];

assign \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|q_b [0] = \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];
assign \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|q_b [1] = \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1];
assign \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|q_b [2] = \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [2];
assign \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|q_b [3] = \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [3];
assign \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|q_b [4] = \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [4];
assign \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|q_b [5] = \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [5];
assign \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|q_b [6] = \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [6];
assign \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|q_b [7] = \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [7];
assign \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|q_b [8] = \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [8];
assign \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|q_b [9] = \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [9];
assign \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|q_b [10] = \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [10];
assign \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|q_b [11] = \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [11];
assign \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|q_b [12] = \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [12];
assign \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|q_b [13] = \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [13];
assign \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|q_b [14] = \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [14];
assign \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|q_b [15] = \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [15];

// Location: FF_X47_Y42_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y42_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y42_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y42_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y42_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8 .lut_mask = 16'hAFA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y42_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9 .lut_mask = 16'hCFC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18 .lut_mask = 16'hFC0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19 .lut_mask = 16'hF3C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9 .lut_mask = 16'hF5A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10 .lut_mask = 16'hF5A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19 .lut_mask = 16'hEE44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20 .lut_mask = 16'hF5A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \LEDR[15]~output (
	.i(\SW[15]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[15]),
	.obar());
// synopsys translate_off
defparam \LEDR[15]~output .bus_hold = "false";
defparam \LEDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \LEDR[16]~output (
	.i(\SW[16]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[16]),
	.obar());
// synopsys translate_off
defparam \LEDR[16]~output .bus_hold = "false";
defparam \LEDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \LEDR[17]~output (
	.i(\SW[17]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[17]),
	.obar());
// synopsys translate_off
defparam \LEDR[17]~output .bus_hold = "false";
defparam \LEDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \LEDG[2]~output (
	.i(\KEY[1]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[2]),
	.obar());
// synopsys translate_off
defparam \LEDG[2]~output .bus_hold = "false";
defparam \LEDG[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \LEDG[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[3]),
	.obar());
// synopsys translate_off
defparam \LEDG[3]~output .bus_hold = "false";
defparam \LEDG[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \LEDG[4]~output (
	.i(\KEY[2]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[4]),
	.obar());
// synopsys translate_off
defparam \LEDG[4]~output .bus_hold = "false";
defparam \LEDG[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \HEX7[6]~output (
	.i(!\hex7|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[6]),
	.obar());
// synopsys translate_off
defparam \HEX7[6]~output .bus_hold = "false";
defparam \HEX7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \HEX7[5]~output (
	.i(\hex7|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[5]),
	.obar());
// synopsys translate_off
defparam \HEX7[5]~output .bus_hold = "false";
defparam \HEX7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \HEX7[4]~output (
	.i(\hex7|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[4]),
	.obar());
// synopsys translate_off
defparam \HEX7[4]~output .bus_hold = "false";
defparam \HEX7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \HEX7[3]~output (
	.i(\hex7|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[3]),
	.obar());
// synopsys translate_off
defparam \HEX7[3]~output .bus_hold = "false";
defparam \HEX7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \HEX7[2]~output (
	.i(\hex7|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[2]),
	.obar());
// synopsys translate_off
defparam \HEX7[2]~output .bus_hold = "false";
defparam \HEX7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \HEX7[1]~output (
	.i(\hex7|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[1]),
	.obar());
// synopsys translate_off
defparam \HEX7[1]~output .bus_hold = "false";
defparam \HEX7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \HEX7[0]~output (
	.i(\hex7|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[0]),
	.obar());
// synopsys translate_off
defparam \HEX7[0]~output .bus_hold = "false";
defparam \HEX7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \HEX6[6]~output (
	.i(!\hex6|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[6]),
	.obar());
// synopsys translate_off
defparam \HEX6[6]~output .bus_hold = "false";
defparam \HEX6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \HEX6[5]~output (
	.i(\hex6|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[5]),
	.obar());
// synopsys translate_off
defparam \HEX6[5]~output .bus_hold = "false";
defparam \HEX6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \HEX6[4]~output (
	.i(\hex6|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[4]),
	.obar());
// synopsys translate_off
defparam \HEX6[4]~output .bus_hold = "false";
defparam \HEX6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \HEX6[3]~output (
	.i(\hex6|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[3]),
	.obar());
// synopsys translate_off
defparam \HEX6[3]~output .bus_hold = "false";
defparam \HEX6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \HEX6[2]~output (
	.i(\hex6|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[2]),
	.obar());
// synopsys translate_off
defparam \HEX6[2]~output .bus_hold = "false";
defparam \HEX6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \HEX6[1]~output (
	.i(\hex6|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[1]),
	.obar());
// synopsys translate_off
defparam \HEX6[1]~output .bus_hold = "false";
defparam \HEX6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \HEX6[0]~output (
	.i(\hex6|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[0]),
	.obar());
// synopsys translate_off
defparam \HEX6[0]~output .bus_hold = "false";
defparam \HEX6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \HEX5[6]~output (
	.i(!\hex5|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \HEX5[5]~output (
	.i(\hex5|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \HEX5[4]~output (
	.i(\hex5|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \HEX5[3]~output (
	.i(\hex5|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \HEX5[2]~output (
	.i(\hex5|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \HEX5[1]~output (
	.i(\hex5|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \HEX5[0]~output (
	.i(\hex5|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \HEX4[6]~output (
	.i(!\hex4|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \HEX4[5]~output (
	.i(\hex4|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \HEX4[4]~output (
	.i(\hex4|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \HEX4[3]~output (
	.i(\hex4|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \HEX4[2]~output (
	.i(\hex4|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \HEX4[1]~output (
	.i(\hex4|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \HEX4[0]~output (
	.i(\hex4|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \HEX3[6]~output (
	.i(!\hex3|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(\hex3|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(\hex3|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \HEX3[3]~output (
	.i(\hex3|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \HEX3[2]~output (
	.i(\hex3|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(\hex3|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \HEX3[0]~output (
	.i(\hex3|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \HEX2[6]~output (
	.i(!\hex2|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(\hex2|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \HEX2[4]~output (
	.i(\hex2|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \HEX2[3]~output (
	.i(\hex2|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \HEX2[2]~output (
	.i(\hex2|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \HEX2[1]~output (
	.i(\hex2|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \HEX2[0]~output (
	.i(\hex2|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(!\hex1|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(\hex1|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(\hex1|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(\hex1|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(\hex1|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(\hex1|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(\hex1|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(!\hex0|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(\hex0|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(\hex0|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(\hex0|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(\hex0|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(\hex0|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(\hex0|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y37_N1
cycloneive_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \SW[15]~input (
	.i(SW[15]),
	.ibar(gnd),
	.o(\SW[15]~input_o ));
// synopsys translate_off
defparam \SW[15]~input .bus_hold = "false";
defparam \SW[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \SW[16]~input (
	.i(SW[16]),
	.ibar(gnd),
	.o(\SW[16]~input_o ));
// synopsys translate_off
defparam \SW[16]~input .bus_hold = "false";
defparam \SW[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \SW[17]~input (
	.i(SW[17]),
	.ibar(gnd),
	.o(\SW[17]~input_o ));
// synopsys translate_off
defparam \SW[17]~input .bus_hold = "false";
defparam \SW[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N28
cycloneive_lcell_comb \multiplexer|Selector15~3 (
// Equation(s):
// \multiplexer|Selector15~3_combout  = (!\SW[15]~input_o  & (!\SW[17]~input_o  & \SW[16]~input_o ))

	.dataa(\SW[15]~input_o ),
	.datab(\SW[17]~input_o ),
	.datac(\SW[16]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\multiplexer|Selector15~3_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer|Selector15~3 .lut_mask = 16'h1010;
defparam \multiplexer|Selector15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y38_N1
cycloneive_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y39_N1
cycloneive_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y40_N1
cycloneive_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X1_Y37_N0
cycloneive_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LCCOMB_X45_Y40_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0C0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y40_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 16'h0FF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y40_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 16'h5AF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y40_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 16'hFCFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y42_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y42_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 16'hF0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y42_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y42_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 16'hFFFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y42_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 16'hE0E0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y42_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y42_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y42_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hF0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y42_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 16'hFEFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y42_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 16'hF0E0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y42_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .lut_mask = 16'hAA00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y40_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 16'h5575;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y42_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y40_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y40_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y40_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y40_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y40_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y40_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y40_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y40_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y40_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 16'h0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y40_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 16'h0100;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 16'h0400;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y40_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y42_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 16'hFFFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y42_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~1 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~1 .lut_mask = 16'hF0CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8 .lut_mask = 16'h00F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N16
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\~GND~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\~GND~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~6 .lut_mask = 16'hA080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~7 .lut_mask = 16'hFF2A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~9 .lut_mask = 16'hFF80;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y40_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~10 .lut_mask = 16'hF870;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y40_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 16'hA800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .lut_mask = 16'hFAFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N10
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8 (
	.dataa(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8_combout ),
	.cout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~9 ));
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8 .lut_mask = 16'h55AA;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12 .lut_mask = 16'h0088;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 .lut_mask = 16'h5000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13 .lut_mask = 16'hECCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10 .lut_mask = 16'hFC30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~11 .lut_mask = 16'h1000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~12 .lut_mask = 16'hF020;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 16'hA0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 16'h0077;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5 .lut_mask = 16'hDD5D;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6 .lut_mask = 16'h0D0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .lut_mask = 16'h4000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y40_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .lut_mask = 16'hAAEA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4 .lut_mask = 16'hFAEA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y40_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N12
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12 (
	.dataa(gnd),
	.datab(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~9 ),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12_combout ),
	.cout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~13 ));
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12 .lut_mask = 16'h3C3F;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N14
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14 (
	.dataa(gnd),
	.datab(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~13 ),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14_combout ),
	.cout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~15 ));
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14 .lut_mask = 16'hC30C;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N16
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16 (
	.dataa(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~15 ),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16_combout ),
	.cout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~17 ));
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16 .lut_mask = 16'h5A5F;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N18
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18 (
	.dataa(gnd),
	.datab(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~17 ),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18_combout ),
	.cout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~19 ));
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18 .lut_mask = 16'hC30C;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N20
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20 (
	.dataa(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~19 ),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20_combout ),
	.cout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~21 ));
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20 .lut_mask = 16'h5A5F;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N22
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22 (
	.dataa(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~21 ),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22_combout ),
	.cout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~23 ));
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22 .lut_mask = 16'hA50A;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N24
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~24 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.cin(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~23 ),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~24 .lut_mask = 16'h0FF0;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15 .lut_mask = 16'hEE44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~14 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~14 .lut_mask = 16'hF3C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~13 .lut_mask = 16'hEE22;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N26
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|sdr~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.cin(gnd),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .lut_mask = 16'h0F00;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N22
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cin(gnd),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 .lut_mask = 16'hC800;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N20
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 (
	.dataa(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(gnd),
	.datac(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datad(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .lut_mask = 16'hAF0F;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N0
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|Add1~0 (
	.dataa(gnd),
	.datab(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.cout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ));
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .lut_mask = 16'h33CC;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N16
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 (
	.dataa(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~2_combout ),
	.datab(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datac(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.cin(gnd),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .lut_mask = 16'hB3A0;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N17
dffeas \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N2
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|Add1~2 (
	.dataa(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.cout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ));
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .lut_mask = 16'h5A5F;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N10
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 (
	.dataa(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datab(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.datac(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .lut_mask = 16'h08D8;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N11
dffeas \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N26
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~2 (
	.dataa(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(gnd),
	.datac(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datad(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~2 .lut_mask = 16'h050F;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N4
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|Add1~4 (
	.dataa(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.cout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ));
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .lut_mask = 16'hA50A;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N30
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 (
	.dataa(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~2_combout ),
	.datab(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.datac(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.cin(gnd),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .lut_mask = 16'hA0EC;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N31
dffeas \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N6
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|Add1~6 (
	.dataa(gnd),
	.datab(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.cout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ));
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .lut_mask = 16'h3C3F;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N28
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 (
	.dataa(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~2_combout ),
	.datab(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datac(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.cin(gnd),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .lut_mask = 16'hB3A0;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N29
dffeas \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .is_wysiwyg = "true";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N8
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|Add1~8 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.cin(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .lut_mask = 16'hF00F;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N18
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 (
	.dataa(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~2_combout ),
	.datab(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.datac(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.cin(gnd),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 .lut_mask = 16'hA0EC;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N19
dffeas \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .is_wysiwyg = "true";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N12
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 (
	.dataa(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datab(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datac(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.cin(gnd),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .lut_mask = 16'h4000;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N26
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datac(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datad(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cin(gnd),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~10 .lut_mask = 16'hFF80;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N4
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~11 (
	.dataa(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~10_combout ),
	.datad(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~11 .lut_mask = 16'hF0F8;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N25
dffeas \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~24_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y40_N23
dffeas \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22_combout ),
	.asdata(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y40_N21
dffeas \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20_combout ),
	.asdata(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y40_N19
dffeas \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18_combout ),
	.asdata(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y40_N17
dffeas \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16_combout ),
	.asdata(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y40_N15
dffeas \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14_combout ),
	.asdata(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N28
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.cin(gnd),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .lut_mask = 16'hFBC8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 .lut_mask = 16'hE040;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N8
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.cin(gnd),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h0800;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N7
dffeas \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N4
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~7 (
	.dataa(gnd),
	.datab(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~7_combout ),
	.cout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8 ));
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~7 .lut_mask = 16'h33CC;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6 .lut_mask = 16'hD8D8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 .lut_mask = 16'h0C00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 .lut_mask = 16'h0C80;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y42_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5 .lut_mask = 16'hCACA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 .lut_mask = 16'h02CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 .lut_mask = 16'h4040;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y42_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 16'hD5DD;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 16'h3310;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y40_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N18
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'h0080;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y42_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~4 .lut_mask = 16'hAFA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y42_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N30
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|sdr~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .lut_mask = 16'h00F0;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N20
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datad(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cin(gnd),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~9 .lut_mask = 16'hFF80;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4 .lut_mask = 16'hF5A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y42_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3 .lut_mask = 16'hD8D8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y43_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N24
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 .lut_mask = 16'hA080;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N22
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~0 (
	.dataa(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.cout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ));
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .lut_mask = 16'h55AA;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N24
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~2 (
	.dataa(gnd),
	.datab(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.cout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ));
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .lut_mask = 16'h3C3F;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N26
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~4 (
	.dataa(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.cout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ));
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .lut_mask = 16'hA50A;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N2
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 (
	.dataa(gnd),
	.datab(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datac(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .lut_mask = 16'h0333;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N12
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 (
	.dataa(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.datab(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datac(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.cin(gnd),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .lut_mask = 16'hF222;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N13
dffeas \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N28
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~6 (
	.dataa(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.cout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ));
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .lut_mask = 16'h5A5F;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N10
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 (
	.dataa(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datab(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.datac(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.cin(gnd),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .lut_mask = 16'hF444;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N11
dffeas \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .is_wysiwyg = "true";
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N30
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~8 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.cin(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .lut_mask = 16'hF00F;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N16
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 (
	.dataa(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.datab(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datac(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.cin(gnd),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 .lut_mask = 16'hF222;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N17
dffeas \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .is_wysiwyg = "true";
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N18
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 (
	.dataa(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datac(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.cin(gnd),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .lut_mask = 16'h2000;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N4
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 (
	.dataa(gnd),
	.datab(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datac(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .lut_mask = 16'hF333;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N6
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 (
	.dataa(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.datab(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datac(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.cin(gnd),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .lut_mask = 16'hF222;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N7
dffeas \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N0
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 (
	.dataa(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datab(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.datac(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .lut_mask = 16'h08D8;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N1
dffeas \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N22
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~10 (
	.dataa(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~9_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~10 .lut_mask = 16'hAEAA;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N5
dffeas \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~7_combout ),
	.asdata(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N6
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11 (
	.dataa(gnd),
	.datab(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8 ),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11_combout ),
	.cout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12 ));
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11 .lut_mask = 16'h3C3F;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y42_N7
dffeas \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11_combout ),
	.asdata(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N8
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13 (
	.dataa(gnd),
	.datab(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12 ),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13_combout ),
	.cout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14 ));
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13 .lut_mask = 16'hC30C;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y42_N9
dffeas \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13_combout ),
	.asdata(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N10
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15 (
	.dataa(gnd),
	.datab(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14 ),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15_combout ),
	.cout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16 ));
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15 .lut_mask = 16'h3C3F;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N12
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17 (
	.dataa(gnd),
	.datab(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16 ),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17_combout ),
	.cout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18 ));
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17 .lut_mask = 16'hC30C;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N14
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19 (
	.dataa(gnd),
	.datab(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18 ),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19_combout ),
	.cout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20 ));
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19 .lut_mask = 16'h3C3F;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N16
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.cin(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20 ),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21 .lut_mask = 16'hF00F;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y42_N17
dffeas \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y42_N15
dffeas \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19_combout ),
	.asdata(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y42_N13
dffeas \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17_combout ),
	.asdata(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y42_N11
dffeas \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15_combout ),
	.asdata(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y42_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 .lut_mask = 16'hCFC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y42_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N24
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFCFC;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N26
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h0080;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y42_N7
dffeas \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~0_combout ),
	.datab(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datac(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~13 .lut_mask = 16'hD800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N1
dffeas \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N16
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.cin(gnd),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y42_N17
dffeas \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~0_combout ),
	.datab(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.datac(gnd),
	.datad(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N18
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.cin(gnd),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N19
dffeas \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y42_N11
dffeas \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~0_combout ),
	.datab(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.datac(gnd),
	.datad(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N12
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.cin(gnd),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N13
dffeas \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N12
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.cin(gnd),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y42_N13
dffeas \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~0_combout ),
	.datab(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.datac(gnd),
	.datad(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y42_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y42_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y42_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .lut_mask = 16'h00F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~13_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~14 .lut_mask = 16'hFAD8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y42_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17 .lut_mask = 16'hCCAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16 .lut_mask = 16'hEE22;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N26
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.cin(gnd),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFFF0;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N29
dffeas \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y42_N21
dffeas \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~0_combout ),
	.datab(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datac(gnd),
	.datad(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y42_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15 .lut_mask = 16'hE2E2;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N28
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.cin(gnd),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'h4000;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N11
dffeas \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8_combout ),
	.asdata(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y40_N13
dffeas \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12_combout ),
	.asdata(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N2
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.cin(gnd),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N3
dffeas \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y42_N27
dffeas \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~0_combout ),
	.datab(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datac(gnd),
	.datad(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y42_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .lut_mask = 16'h4400;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7 .lut_mask = 16'h7250;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y42_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~0 .lut_mask = 16'hE2E2;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N24
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.cin(gnd),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N25
dffeas \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N24
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.cin(gnd),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y42_N25
dffeas \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~0_combout ),
	.datab(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datac(gnd),
	.datad(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y42_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .lut_mask = 16'h00FE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 .lut_mask = 16'h0080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 .lut_mask = 16'h8800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .lut_mask = 16'h0044;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4 .lut_mask = 16'hFAD0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y42_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 .lut_mask = 16'h0005;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y42_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 .lut_mask = 16'h88F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y42_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 16'hA0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y42_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y42_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0 .lut_mask = 16'hCFC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y43_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N2
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.cin(gnd),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'hCCFC;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y41_N3
dffeas \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N24
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(gnd),
	.datac(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.cin(gnd),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'hAAFA;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y42_N25
dffeas \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 (
	.dataa(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datab(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .lut_mask = 16'hCCAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y42_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 16'hA800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 16'hD8D8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y40_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 16'hFBFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N30
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.cin(gnd),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hCCF0;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N31
dffeas \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17 .lut_mask = 16'hB8B8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N10
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datac(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ),
	.cin(gnd),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .lut_mask = 16'h0010;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N16
cycloneive_lcell_comb \Filter|Countdown[0]~33 (
// Equation(s):
// \Filter|Countdown[0]~33_combout  = \Filter|Countdown [0] $ (VCC)
// \Filter|Countdown[0]~34  = CARRY(\Filter|Countdown [0])

	.dataa(gnd),
	.datab(\Filter|Countdown [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Filter|Countdown[0]~33_combout ),
	.cout(\Filter|Countdown[0]~34 ));
// synopsys translate_off
defparam \Filter|Countdown[0]~33 .lut_mask = 16'h33CC;
defparam \Filter|Countdown[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N6
cycloneive_lcell_comb \button|Bi_~0 (
// Equation(s):
// \button|Bi_~0_combout  = !\KEY[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\KEY[2]~input_o ),
	.cin(gnd),
	.combout(\button|Bi_~0_combout ),
	.cout());
// synopsys translate_off
defparam \button|Bi_~0 .lut_mask = 16'h00FF;
defparam \button|Bi_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N7
dffeas \button|Bi_ (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\button|Bi_~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\button|Bi_~q ),
	.prn(vcc));
// synopsys translate_off
defparam \button|Bi_ .is_wysiwyg = "true";
defparam \button|Bi_ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N10
cycloneive_lcell_comb \button|Bi~feeder (
// Equation(s):
// \button|Bi~feeder_combout  = \button|Bi_~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\button|Bi_~q ),
	.cin(gnd),
	.combout(\button|Bi~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \button|Bi~feeder .lut_mask = 16'hFF00;
defparam \button|Bi~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N11
dffeas \button|Bi (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\button|Bi~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\button|Bi~q ),
	.prn(vcc));
// synopsys translate_off
defparam \button|Bi .is_wysiwyg = "true";
defparam \button|Bi .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N12
cycloneive_lcell_comb \button|State.S_A~feeder (
// Equation(s):
// \button|State.S_A~feeder_combout  = \button|Bi~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\button|Bi~q ),
	.cin(gnd),
	.combout(\button|State.S_A~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \button|State.S_A~feeder .lut_mask = 16'hFF00;
defparam \button|State.S_A~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N13
dffeas \button|State.S_A (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\button|State.S_A~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\button|State.S_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam \button|State.S_A .is_wysiwyg = "true";
defparam \button|State.S_A .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N24
cycloneive_lcell_comb \button|StateNext.S_B~0 (
// Equation(s):
// \button|StateNext.S_B~0_combout  = (\button|Bi~q  & !\button|State.S_A~q )

	.dataa(\button|Bi~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\button|State.S_A~q ),
	.cin(gnd),
	.combout(\button|StateNext.S_B~0_combout ),
	.cout());
// synopsys translate_off
defparam \button|StateNext.S_B~0 .lut_mask = 16'h00AA;
defparam \button|StateNext.S_B~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N25
dffeas \button|State.S_B (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\button|StateNext.S_B~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\button|State.S_B~q ),
	.prn(vcc));
// synopsys translate_off
defparam \button|State.S_B .is_wysiwyg = "true";
defparam \button|State.S_B .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N6
cycloneive_lcell_comb \Filter|Equal0~3 (
// Equation(s):
// \Filter|Equal0~3_combout  = (!\Filter|Countdown [12] & (!\Filter|Countdown [15] & (!\Filter|Countdown [13] & !\Filter|Countdown [14])))

	.dataa(\Filter|Countdown [12]),
	.datab(\Filter|Countdown [15]),
	.datac(\Filter|Countdown [13]),
	.datad(\Filter|Countdown [14]),
	.cin(gnd),
	.combout(\Filter|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Filter|Equal0~3 .lut_mask = 16'h0001;
defparam \Filter|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N4
cycloneive_lcell_comb \Filter|Equal0~2 (
// Equation(s):
// \Filter|Equal0~2_combout  = (!\Filter|Countdown [8] & (!\Filter|Countdown [11] & (!\Filter|Countdown [10] & !\Filter|Countdown [9])))

	.dataa(\Filter|Countdown [8]),
	.datab(\Filter|Countdown [11]),
	.datac(\Filter|Countdown [10]),
	.datad(\Filter|Countdown [9]),
	.cin(gnd),
	.combout(\Filter|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Filter|Equal0~2 .lut_mask = 16'h0001;
defparam \Filter|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N8
cycloneive_lcell_comb \Filter|Equal0~0 (
// Equation(s):
// \Filter|Equal0~0_combout  = (!\Filter|Countdown [0] & (!\Filter|Countdown [1] & (!\Filter|Countdown [3] & !\Filter|Countdown [2])))

	.dataa(\Filter|Countdown [0]),
	.datab(\Filter|Countdown [1]),
	.datac(\Filter|Countdown [3]),
	.datad(\Filter|Countdown [2]),
	.cin(gnd),
	.combout(\Filter|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Filter|Equal0~0 .lut_mask = 16'h0001;
defparam \Filter|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N10
cycloneive_lcell_comb \Filter|Equal0~1 (
// Equation(s):
// \Filter|Equal0~1_combout  = (!\Filter|Countdown [7] & (!\Filter|Countdown [6] & (!\Filter|Countdown [5] & !\Filter|Countdown [4])))

	.dataa(\Filter|Countdown [7]),
	.datab(\Filter|Countdown [6]),
	.datac(\Filter|Countdown [5]),
	.datad(\Filter|Countdown [4]),
	.cin(gnd),
	.combout(\Filter|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Filter|Equal0~1 .lut_mask = 16'h0001;
defparam \Filter|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N0
cycloneive_lcell_comb \Filter|Equal0~4 (
// Equation(s):
// \Filter|Equal0~4_combout  = (\Filter|Equal0~3_combout  & (\Filter|Equal0~2_combout  & (\Filter|Equal0~0_combout  & \Filter|Equal0~1_combout )))

	.dataa(\Filter|Equal0~3_combout ),
	.datab(\Filter|Equal0~2_combout ),
	.datac(\Filter|Equal0~0_combout ),
	.datad(\Filter|Equal0~1_combout ),
	.cin(gnd),
	.combout(\Filter|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Filter|Equal0~4 .lut_mask = 16'h8000;
defparam \Filter|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N18
cycloneive_lcell_comb \Filter|Equal0~8 (
// Equation(s):
// \Filter|Equal0~8_combout  = (!\Filter|Countdown [30] & (!\Filter|Countdown [31] & (!\Filter|Countdown [28] & !\Filter|Countdown [29])))

	.dataa(\Filter|Countdown [30]),
	.datab(\Filter|Countdown [31]),
	.datac(\Filter|Countdown [28]),
	.datad(\Filter|Countdown [29]),
	.cin(gnd),
	.combout(\Filter|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Filter|Equal0~8 .lut_mask = 16'h0001;
defparam \Filter|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N24
cycloneive_lcell_comb \Filter|Equal0~7 (
// Equation(s):
// \Filter|Equal0~7_combout  = (!\Filter|Countdown [27] & (!\Filter|Countdown [25] & (!\Filter|Countdown [26] & !\Filter|Countdown [24])))

	.dataa(\Filter|Countdown [27]),
	.datab(\Filter|Countdown [25]),
	.datac(\Filter|Countdown [26]),
	.datad(\Filter|Countdown [24]),
	.cin(gnd),
	.combout(\Filter|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Filter|Equal0~7 .lut_mask = 16'h0001;
defparam \Filter|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N30
cycloneive_lcell_comb \Filter|Equal0~6 (
// Equation(s):
// \Filter|Equal0~6_combout  = (!\Filter|Countdown [22] & (!\Filter|Countdown [21] & (!\Filter|Countdown [23] & !\Filter|Countdown [20])))

	.dataa(\Filter|Countdown [22]),
	.datab(\Filter|Countdown [21]),
	.datac(\Filter|Countdown [23]),
	.datad(\Filter|Countdown [20]),
	.cin(gnd),
	.combout(\Filter|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Filter|Equal0~6 .lut_mask = 16'h0001;
defparam \Filter|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N28
cycloneive_lcell_comb \Filter|Equal0~5 (
// Equation(s):
// \Filter|Equal0~5_combout  = (!\Filter|Countdown [19] & (!\Filter|Countdown [18] & (!\Filter|Countdown [16] & !\Filter|Countdown [17])))

	.dataa(\Filter|Countdown [19]),
	.datab(\Filter|Countdown [18]),
	.datac(\Filter|Countdown [16]),
	.datad(\Filter|Countdown [17]),
	.cin(gnd),
	.combout(\Filter|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Filter|Equal0~5 .lut_mask = 16'h0001;
defparam \Filter|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N20
cycloneive_lcell_comb \Filter|Equal0~9 (
// Equation(s):
// \Filter|Equal0~9_combout  = (\Filter|Equal0~8_combout  & (\Filter|Equal0~7_combout  & (\Filter|Equal0~6_combout  & \Filter|Equal0~5_combout )))

	.dataa(\Filter|Equal0~8_combout ),
	.datab(\Filter|Equal0~7_combout ),
	.datac(\Filter|Equal0~6_combout ),
	.datad(\Filter|Equal0~5_combout ),
	.cin(gnd),
	.combout(\Filter|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \Filter|Equal0~9 .lut_mask = 16'h8000;
defparam \Filter|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N22
cycloneive_lcell_comb \Filter|Equal0~10 (
// Equation(s):
// \Filter|Equal0~10_combout  = (!\Filter|Countdown [32] & (\Filter|Equal0~4_combout  & \Filter|Equal0~9_combout ))

	.dataa(gnd),
	.datab(\Filter|Countdown [32]),
	.datac(\Filter|Equal0~4_combout ),
	.datad(\Filter|Equal0~9_combout ),
	.cin(gnd),
	.combout(\Filter|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \Filter|Equal0~10 .lut_mask = 16'h3000;
defparam \Filter|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N17
dffeas \Filter|Countdown[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[0]~33_combout ),
	.asdata(\button|State.S_B~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[0] .is_wysiwyg = "true";
defparam \Filter|Countdown[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N18
cycloneive_lcell_comb \Filter|Countdown[1]~35 (
// Equation(s):
// \Filter|Countdown[1]~35_combout  = (\Filter|Countdown [1] & (\Filter|Countdown[0]~34  & VCC)) # (!\Filter|Countdown [1] & (!\Filter|Countdown[0]~34 ))
// \Filter|Countdown[1]~36  = CARRY((!\Filter|Countdown [1] & !\Filter|Countdown[0]~34 ))

	.dataa(gnd),
	.datab(\Filter|Countdown [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[0]~34 ),
	.combout(\Filter|Countdown[1]~35_combout ),
	.cout(\Filter|Countdown[1]~36 ));
// synopsys translate_off
defparam \Filter|Countdown[1]~35 .lut_mask = 16'hC303;
defparam \Filter|Countdown[1]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y37_N19
dffeas \Filter|Countdown[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[1]~35_combout ),
	.asdata(\button|State.S_B~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[1] .is_wysiwyg = "true";
defparam \Filter|Countdown[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N20
cycloneive_lcell_comb \Filter|Countdown[2]~37 (
// Equation(s):
// \Filter|Countdown[2]~37_combout  = (\Filter|Countdown [2] & ((GND) # (!\Filter|Countdown[1]~36 ))) # (!\Filter|Countdown [2] & (\Filter|Countdown[1]~36  $ (GND)))
// \Filter|Countdown[2]~38  = CARRY((\Filter|Countdown [2]) # (!\Filter|Countdown[1]~36 ))

	.dataa(gnd),
	.datab(\Filter|Countdown [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[1]~36 ),
	.combout(\Filter|Countdown[2]~37_combout ),
	.cout(\Filter|Countdown[2]~38 ));
// synopsys translate_off
defparam \Filter|Countdown[2]~37 .lut_mask = 16'h3CCF;
defparam \Filter|Countdown[2]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y37_N21
dffeas \Filter|Countdown[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[2]~37_combout ),
	.asdata(\button|State.S_B~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[2] .is_wysiwyg = "true";
defparam \Filter|Countdown[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N22
cycloneive_lcell_comb \Filter|Countdown[3]~39 (
// Equation(s):
// \Filter|Countdown[3]~39_combout  = (\Filter|Countdown [3] & (\Filter|Countdown[2]~38  & VCC)) # (!\Filter|Countdown [3] & (!\Filter|Countdown[2]~38 ))
// \Filter|Countdown[3]~40  = CARRY((!\Filter|Countdown [3] & !\Filter|Countdown[2]~38 ))

	.dataa(\Filter|Countdown [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[2]~38 ),
	.combout(\Filter|Countdown[3]~39_combout ),
	.cout(\Filter|Countdown[3]~40 ));
// synopsys translate_off
defparam \Filter|Countdown[3]~39 .lut_mask = 16'hA505;
defparam \Filter|Countdown[3]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y37_N23
dffeas \Filter|Countdown[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[3]~39_combout ),
	.asdata(\button|State.S_B~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[3] .is_wysiwyg = "true";
defparam \Filter|Countdown[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N24
cycloneive_lcell_comb \Filter|Countdown[4]~41 (
// Equation(s):
// \Filter|Countdown[4]~41_combout  = (\Filter|Countdown [4] & ((GND) # (!\Filter|Countdown[3]~40 ))) # (!\Filter|Countdown [4] & (\Filter|Countdown[3]~40  $ (GND)))
// \Filter|Countdown[4]~42  = CARRY((\Filter|Countdown [4]) # (!\Filter|Countdown[3]~40 ))

	.dataa(gnd),
	.datab(\Filter|Countdown [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[3]~40 ),
	.combout(\Filter|Countdown[4]~41_combout ),
	.cout(\Filter|Countdown[4]~42 ));
// synopsys translate_off
defparam \Filter|Countdown[4]~41 .lut_mask = 16'h3CCF;
defparam \Filter|Countdown[4]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y37_N25
dffeas \Filter|Countdown[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[4]~41_combout ),
	.asdata(\button|State.S_B~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[4] .is_wysiwyg = "true";
defparam \Filter|Countdown[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N26
cycloneive_lcell_comb \Filter|Countdown[5]~43 (
// Equation(s):
// \Filter|Countdown[5]~43_combout  = (\Filter|Countdown [5] & (\Filter|Countdown[4]~42  & VCC)) # (!\Filter|Countdown [5] & (!\Filter|Countdown[4]~42 ))
// \Filter|Countdown[5]~44  = CARRY((!\Filter|Countdown [5] & !\Filter|Countdown[4]~42 ))

	.dataa(\Filter|Countdown [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[4]~42 ),
	.combout(\Filter|Countdown[5]~43_combout ),
	.cout(\Filter|Countdown[5]~44 ));
// synopsys translate_off
defparam \Filter|Countdown[5]~43 .lut_mask = 16'hA505;
defparam \Filter|Countdown[5]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y37_N27
dffeas \Filter|Countdown[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[5]~43_combout ),
	.asdata(\button|State.S_B~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[5] .is_wysiwyg = "true";
defparam \Filter|Countdown[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N28
cycloneive_lcell_comb \Filter|Countdown[6]~45 (
// Equation(s):
// \Filter|Countdown[6]~45_combout  = (\Filter|Countdown [6] & ((GND) # (!\Filter|Countdown[5]~44 ))) # (!\Filter|Countdown [6] & (\Filter|Countdown[5]~44  $ (GND)))
// \Filter|Countdown[6]~46  = CARRY((\Filter|Countdown [6]) # (!\Filter|Countdown[5]~44 ))

	.dataa(gnd),
	.datab(\Filter|Countdown [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[5]~44 ),
	.combout(\Filter|Countdown[6]~45_combout ),
	.cout(\Filter|Countdown[6]~46 ));
// synopsys translate_off
defparam \Filter|Countdown[6]~45 .lut_mask = 16'h3CCF;
defparam \Filter|Countdown[6]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y37_N29
dffeas \Filter|Countdown[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[6]~45_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[6] .is_wysiwyg = "true";
defparam \Filter|Countdown[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N30
cycloneive_lcell_comb \Filter|Countdown[7]~47 (
// Equation(s):
// \Filter|Countdown[7]~47_combout  = (\Filter|Countdown [7] & (\Filter|Countdown[6]~46  & VCC)) # (!\Filter|Countdown [7] & (!\Filter|Countdown[6]~46 ))
// \Filter|Countdown[7]~48  = CARRY((!\Filter|Countdown [7] & !\Filter|Countdown[6]~46 ))

	.dataa(\Filter|Countdown [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[6]~46 ),
	.combout(\Filter|Countdown[7]~47_combout ),
	.cout(\Filter|Countdown[7]~48 ));
// synopsys translate_off
defparam \Filter|Countdown[7]~47 .lut_mask = 16'hA505;
defparam \Filter|Countdown[7]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y37_N31
dffeas \Filter|Countdown[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[7]~47_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[7] .is_wysiwyg = "true";
defparam \Filter|Countdown[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N0
cycloneive_lcell_comb \Filter|Countdown[8]~49 (
// Equation(s):
// \Filter|Countdown[8]~49_combout  = (\Filter|Countdown [8] & ((GND) # (!\Filter|Countdown[7]~48 ))) # (!\Filter|Countdown [8] & (\Filter|Countdown[7]~48  $ (GND)))
// \Filter|Countdown[8]~50  = CARRY((\Filter|Countdown [8]) # (!\Filter|Countdown[7]~48 ))

	.dataa(gnd),
	.datab(\Filter|Countdown [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[7]~48 ),
	.combout(\Filter|Countdown[8]~49_combout ),
	.cout(\Filter|Countdown[8]~50 ));
// synopsys translate_off
defparam \Filter|Countdown[8]~49 .lut_mask = 16'h3CCF;
defparam \Filter|Countdown[8]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y36_N1
dffeas \Filter|Countdown[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[8]~49_combout ),
	.asdata(\button|State.S_B~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[8] .is_wysiwyg = "true";
defparam \Filter|Countdown[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N2
cycloneive_lcell_comb \Filter|Countdown[9]~51 (
// Equation(s):
// \Filter|Countdown[9]~51_combout  = (\Filter|Countdown [9] & (\Filter|Countdown[8]~50  & VCC)) # (!\Filter|Countdown [9] & (!\Filter|Countdown[8]~50 ))
// \Filter|Countdown[9]~52  = CARRY((!\Filter|Countdown [9] & !\Filter|Countdown[8]~50 ))

	.dataa(gnd),
	.datab(\Filter|Countdown [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[8]~50 ),
	.combout(\Filter|Countdown[9]~51_combout ),
	.cout(\Filter|Countdown[9]~52 ));
// synopsys translate_off
defparam \Filter|Countdown[9]~51 .lut_mask = 16'hC303;
defparam \Filter|Countdown[9]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y36_N3
dffeas \Filter|Countdown[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[9]~51_combout ),
	.asdata(\button|State.S_B~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[9] .is_wysiwyg = "true";
defparam \Filter|Countdown[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N4
cycloneive_lcell_comb \Filter|Countdown[10]~53 (
// Equation(s):
// \Filter|Countdown[10]~53_combout  = (\Filter|Countdown [10] & ((GND) # (!\Filter|Countdown[9]~52 ))) # (!\Filter|Countdown [10] & (\Filter|Countdown[9]~52  $ (GND)))
// \Filter|Countdown[10]~54  = CARRY((\Filter|Countdown [10]) # (!\Filter|Countdown[9]~52 ))

	.dataa(gnd),
	.datab(\Filter|Countdown [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[9]~52 ),
	.combout(\Filter|Countdown[10]~53_combout ),
	.cout(\Filter|Countdown[10]~54 ));
// synopsys translate_off
defparam \Filter|Countdown[10]~53 .lut_mask = 16'h3CCF;
defparam \Filter|Countdown[10]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y36_N5
dffeas \Filter|Countdown[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[10]~53_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[10] .is_wysiwyg = "true";
defparam \Filter|Countdown[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N6
cycloneive_lcell_comb \Filter|Countdown[11]~55 (
// Equation(s):
// \Filter|Countdown[11]~55_combout  = (\Filter|Countdown [11] & (\Filter|Countdown[10]~54  & VCC)) # (!\Filter|Countdown [11] & (!\Filter|Countdown[10]~54 ))
// \Filter|Countdown[11]~56  = CARRY((!\Filter|Countdown [11] & !\Filter|Countdown[10]~54 ))

	.dataa(\Filter|Countdown [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[10]~54 ),
	.combout(\Filter|Countdown[11]~55_combout ),
	.cout(\Filter|Countdown[11]~56 ));
// synopsys translate_off
defparam \Filter|Countdown[11]~55 .lut_mask = 16'hA505;
defparam \Filter|Countdown[11]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y36_N7
dffeas \Filter|Countdown[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[11]~55_combout ),
	.asdata(\button|State.S_B~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[11] .is_wysiwyg = "true";
defparam \Filter|Countdown[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N8
cycloneive_lcell_comb \Filter|Countdown[12]~57 (
// Equation(s):
// \Filter|Countdown[12]~57_combout  = (\Filter|Countdown [12] & ((GND) # (!\Filter|Countdown[11]~56 ))) # (!\Filter|Countdown [12] & (\Filter|Countdown[11]~56  $ (GND)))
// \Filter|Countdown[12]~58  = CARRY((\Filter|Countdown [12]) # (!\Filter|Countdown[11]~56 ))

	.dataa(gnd),
	.datab(\Filter|Countdown [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[11]~56 ),
	.combout(\Filter|Countdown[12]~57_combout ),
	.cout(\Filter|Countdown[12]~58 ));
// synopsys translate_off
defparam \Filter|Countdown[12]~57 .lut_mask = 16'h3CCF;
defparam \Filter|Countdown[12]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y36_N9
dffeas \Filter|Countdown[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[12]~57_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[12] .is_wysiwyg = "true";
defparam \Filter|Countdown[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N10
cycloneive_lcell_comb \Filter|Countdown[13]~59 (
// Equation(s):
// \Filter|Countdown[13]~59_combout  = (\Filter|Countdown [13] & (\Filter|Countdown[12]~58  & VCC)) # (!\Filter|Countdown [13] & (!\Filter|Countdown[12]~58 ))
// \Filter|Countdown[13]~60  = CARRY((!\Filter|Countdown [13] & !\Filter|Countdown[12]~58 ))

	.dataa(\Filter|Countdown [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[12]~58 ),
	.combout(\Filter|Countdown[13]~59_combout ),
	.cout(\Filter|Countdown[13]~60 ));
// synopsys translate_off
defparam \Filter|Countdown[13]~59 .lut_mask = 16'hA505;
defparam \Filter|Countdown[13]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y36_N11
dffeas \Filter|Countdown[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[13]~59_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[13] .is_wysiwyg = "true";
defparam \Filter|Countdown[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N12
cycloneive_lcell_comb \Filter|Countdown[14]~61 (
// Equation(s):
// \Filter|Countdown[14]~61_combout  = (\Filter|Countdown [14] & ((GND) # (!\Filter|Countdown[13]~60 ))) # (!\Filter|Countdown [14] & (\Filter|Countdown[13]~60  $ (GND)))
// \Filter|Countdown[14]~62  = CARRY((\Filter|Countdown [14]) # (!\Filter|Countdown[13]~60 ))

	.dataa(\Filter|Countdown [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[13]~60 ),
	.combout(\Filter|Countdown[14]~61_combout ),
	.cout(\Filter|Countdown[14]~62 ));
// synopsys translate_off
defparam \Filter|Countdown[14]~61 .lut_mask = 16'h5AAF;
defparam \Filter|Countdown[14]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y36_N13
dffeas \Filter|Countdown[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[14]~61_combout ),
	.asdata(\button|State.S_B~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[14] .is_wysiwyg = "true";
defparam \Filter|Countdown[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N14
cycloneive_lcell_comb \Filter|Countdown[15]~63 (
// Equation(s):
// \Filter|Countdown[15]~63_combout  = (\Filter|Countdown [15] & (\Filter|Countdown[14]~62  & VCC)) # (!\Filter|Countdown [15] & (!\Filter|Countdown[14]~62 ))
// \Filter|Countdown[15]~64  = CARRY((!\Filter|Countdown [15] & !\Filter|Countdown[14]~62 ))

	.dataa(gnd),
	.datab(\Filter|Countdown [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[14]~62 ),
	.combout(\Filter|Countdown[15]~63_combout ),
	.cout(\Filter|Countdown[15]~64 ));
// synopsys translate_off
defparam \Filter|Countdown[15]~63 .lut_mask = 16'hC303;
defparam \Filter|Countdown[15]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y36_N15
dffeas \Filter|Countdown[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[15]~63_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[15] .is_wysiwyg = "true";
defparam \Filter|Countdown[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N16
cycloneive_lcell_comb \Filter|Countdown[16]~65 (
// Equation(s):
// \Filter|Countdown[16]~65_combout  = (\Filter|Countdown [16] & ((GND) # (!\Filter|Countdown[15]~64 ))) # (!\Filter|Countdown [16] & (\Filter|Countdown[15]~64  $ (GND)))
// \Filter|Countdown[16]~66  = CARRY((\Filter|Countdown [16]) # (!\Filter|Countdown[15]~64 ))

	.dataa(gnd),
	.datab(\Filter|Countdown [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[15]~64 ),
	.combout(\Filter|Countdown[16]~65_combout ),
	.cout(\Filter|Countdown[16]~66 ));
// synopsys translate_off
defparam \Filter|Countdown[16]~65 .lut_mask = 16'h3CCF;
defparam \Filter|Countdown[16]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y36_N17
dffeas \Filter|Countdown[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[16]~65_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[16] .is_wysiwyg = "true";
defparam \Filter|Countdown[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N18
cycloneive_lcell_comb \Filter|Countdown[17]~67 (
// Equation(s):
// \Filter|Countdown[17]~67_combout  = (\Filter|Countdown [17] & (\Filter|Countdown[16]~66  & VCC)) # (!\Filter|Countdown [17] & (!\Filter|Countdown[16]~66 ))
// \Filter|Countdown[17]~68  = CARRY((!\Filter|Countdown [17] & !\Filter|Countdown[16]~66 ))

	.dataa(gnd),
	.datab(\Filter|Countdown [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[16]~66 ),
	.combout(\Filter|Countdown[17]~67_combout ),
	.cout(\Filter|Countdown[17]~68 ));
// synopsys translate_off
defparam \Filter|Countdown[17]~67 .lut_mask = 16'hC303;
defparam \Filter|Countdown[17]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y36_N19
dffeas \Filter|Countdown[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[17]~67_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[17] .is_wysiwyg = "true";
defparam \Filter|Countdown[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N20
cycloneive_lcell_comb \Filter|Countdown[18]~69 (
// Equation(s):
// \Filter|Countdown[18]~69_combout  = (\Filter|Countdown [18] & ((GND) # (!\Filter|Countdown[17]~68 ))) # (!\Filter|Countdown [18] & (\Filter|Countdown[17]~68  $ (GND)))
// \Filter|Countdown[18]~70  = CARRY((\Filter|Countdown [18]) # (!\Filter|Countdown[17]~68 ))

	.dataa(gnd),
	.datab(\Filter|Countdown [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[17]~68 ),
	.combout(\Filter|Countdown[18]~69_combout ),
	.cout(\Filter|Countdown[18]~70 ));
// synopsys translate_off
defparam \Filter|Countdown[18]~69 .lut_mask = 16'h3CCF;
defparam \Filter|Countdown[18]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y36_N21
dffeas \Filter|Countdown[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[18]~69_combout ),
	.asdata(\button|State.S_B~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[18] .is_wysiwyg = "true";
defparam \Filter|Countdown[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N22
cycloneive_lcell_comb \Filter|Countdown[19]~71 (
// Equation(s):
// \Filter|Countdown[19]~71_combout  = (\Filter|Countdown [19] & (\Filter|Countdown[18]~70  & VCC)) # (!\Filter|Countdown [19] & (!\Filter|Countdown[18]~70 ))
// \Filter|Countdown[19]~72  = CARRY((!\Filter|Countdown [19] & !\Filter|Countdown[18]~70 ))

	.dataa(\Filter|Countdown [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[18]~70 ),
	.combout(\Filter|Countdown[19]~71_combout ),
	.cout(\Filter|Countdown[19]~72 ));
// synopsys translate_off
defparam \Filter|Countdown[19]~71 .lut_mask = 16'hA505;
defparam \Filter|Countdown[19]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y36_N23
dffeas \Filter|Countdown[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[19]~71_combout ),
	.asdata(\button|State.S_B~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[19] .is_wysiwyg = "true";
defparam \Filter|Countdown[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N24
cycloneive_lcell_comb \Filter|Countdown[20]~73 (
// Equation(s):
// \Filter|Countdown[20]~73_combout  = (\Filter|Countdown [20] & ((GND) # (!\Filter|Countdown[19]~72 ))) # (!\Filter|Countdown [20] & (\Filter|Countdown[19]~72  $ (GND)))
// \Filter|Countdown[20]~74  = CARRY((\Filter|Countdown [20]) # (!\Filter|Countdown[19]~72 ))

	.dataa(gnd),
	.datab(\Filter|Countdown [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[19]~72 ),
	.combout(\Filter|Countdown[20]~73_combout ),
	.cout(\Filter|Countdown[20]~74 ));
// synopsys translate_off
defparam \Filter|Countdown[20]~73 .lut_mask = 16'h3CCF;
defparam \Filter|Countdown[20]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y36_N25
dffeas \Filter|Countdown[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[20]~73_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [20]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[20] .is_wysiwyg = "true";
defparam \Filter|Countdown[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N26
cycloneive_lcell_comb \Filter|Countdown[21]~75 (
// Equation(s):
// \Filter|Countdown[21]~75_combout  = (\Filter|Countdown [21] & (\Filter|Countdown[20]~74  & VCC)) # (!\Filter|Countdown [21] & (!\Filter|Countdown[20]~74 ))
// \Filter|Countdown[21]~76  = CARRY((!\Filter|Countdown [21] & !\Filter|Countdown[20]~74 ))

	.dataa(\Filter|Countdown [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[20]~74 ),
	.combout(\Filter|Countdown[21]~75_combout ),
	.cout(\Filter|Countdown[21]~76 ));
// synopsys translate_off
defparam \Filter|Countdown[21]~75 .lut_mask = 16'hA505;
defparam \Filter|Countdown[21]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y36_N27
dffeas \Filter|Countdown[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[21]~75_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[21] .is_wysiwyg = "true";
defparam \Filter|Countdown[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N28
cycloneive_lcell_comb \Filter|Countdown[22]~77 (
// Equation(s):
// \Filter|Countdown[22]~77_combout  = (\Filter|Countdown [22] & ((GND) # (!\Filter|Countdown[21]~76 ))) # (!\Filter|Countdown [22] & (\Filter|Countdown[21]~76  $ (GND)))
// \Filter|Countdown[22]~78  = CARRY((\Filter|Countdown [22]) # (!\Filter|Countdown[21]~76 ))

	.dataa(gnd),
	.datab(\Filter|Countdown [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[21]~76 ),
	.combout(\Filter|Countdown[22]~77_combout ),
	.cout(\Filter|Countdown[22]~78 ));
// synopsys translate_off
defparam \Filter|Countdown[22]~77 .lut_mask = 16'h3CCF;
defparam \Filter|Countdown[22]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y36_N29
dffeas \Filter|Countdown[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[22]~77_combout ),
	.asdata(\button|State.S_B~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[22] .is_wysiwyg = "true";
defparam \Filter|Countdown[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N30
cycloneive_lcell_comb \Filter|Countdown[23]~79 (
// Equation(s):
// \Filter|Countdown[23]~79_combout  = (\Filter|Countdown [23] & (\Filter|Countdown[22]~78  & VCC)) # (!\Filter|Countdown [23] & (!\Filter|Countdown[22]~78 ))
// \Filter|Countdown[23]~80  = CARRY((!\Filter|Countdown [23] & !\Filter|Countdown[22]~78 ))

	.dataa(\Filter|Countdown [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[22]~78 ),
	.combout(\Filter|Countdown[23]~79_combout ),
	.cout(\Filter|Countdown[23]~80 ));
// synopsys translate_off
defparam \Filter|Countdown[23]~79 .lut_mask = 16'hA505;
defparam \Filter|Countdown[23]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y36_N31
dffeas \Filter|Countdown[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[23]~79_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [23]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[23] .is_wysiwyg = "true";
defparam \Filter|Countdown[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N0
cycloneive_lcell_comb \Filter|Countdown[24]~81 (
// Equation(s):
// \Filter|Countdown[24]~81_combout  = (\Filter|Countdown [24] & ((GND) # (!\Filter|Countdown[23]~80 ))) # (!\Filter|Countdown [24] & (\Filter|Countdown[23]~80  $ (GND)))
// \Filter|Countdown[24]~82  = CARRY((\Filter|Countdown [24]) # (!\Filter|Countdown[23]~80 ))

	.dataa(gnd),
	.datab(\Filter|Countdown [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[23]~80 ),
	.combout(\Filter|Countdown[24]~81_combout ),
	.cout(\Filter|Countdown[24]~82 ));
// synopsys translate_off
defparam \Filter|Countdown[24]~81 .lut_mask = 16'h3CCF;
defparam \Filter|Countdown[24]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y35_N1
dffeas \Filter|Countdown[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[24]~81_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [24]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[24] .is_wysiwyg = "true";
defparam \Filter|Countdown[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N2
cycloneive_lcell_comb \Filter|Countdown[25]~83 (
// Equation(s):
// \Filter|Countdown[25]~83_combout  = (\Filter|Countdown [25] & (\Filter|Countdown[24]~82  & VCC)) # (!\Filter|Countdown [25] & (!\Filter|Countdown[24]~82 ))
// \Filter|Countdown[25]~84  = CARRY((!\Filter|Countdown [25] & !\Filter|Countdown[24]~82 ))

	.dataa(gnd),
	.datab(\Filter|Countdown [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[24]~82 ),
	.combout(\Filter|Countdown[25]~83_combout ),
	.cout(\Filter|Countdown[25]~84 ));
// synopsys translate_off
defparam \Filter|Countdown[25]~83 .lut_mask = 16'hC303;
defparam \Filter|Countdown[25]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y35_N3
dffeas \Filter|Countdown[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[25]~83_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [25]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[25] .is_wysiwyg = "true";
defparam \Filter|Countdown[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N4
cycloneive_lcell_comb \Filter|Countdown[26]~85 (
// Equation(s):
// \Filter|Countdown[26]~85_combout  = (\Filter|Countdown [26] & ((GND) # (!\Filter|Countdown[25]~84 ))) # (!\Filter|Countdown [26] & (\Filter|Countdown[25]~84  $ (GND)))
// \Filter|Countdown[26]~86  = CARRY((\Filter|Countdown [26]) # (!\Filter|Countdown[25]~84 ))

	.dataa(gnd),
	.datab(\Filter|Countdown [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[25]~84 ),
	.combout(\Filter|Countdown[26]~85_combout ),
	.cout(\Filter|Countdown[26]~86 ));
// synopsys translate_off
defparam \Filter|Countdown[26]~85 .lut_mask = 16'h3CCF;
defparam \Filter|Countdown[26]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y35_N5
dffeas \Filter|Countdown[26] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[26]~85_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [26]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[26] .is_wysiwyg = "true";
defparam \Filter|Countdown[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N6
cycloneive_lcell_comb \Filter|Countdown[27]~87 (
// Equation(s):
// \Filter|Countdown[27]~87_combout  = (\Filter|Countdown [27] & (\Filter|Countdown[26]~86  & VCC)) # (!\Filter|Countdown [27] & (!\Filter|Countdown[26]~86 ))
// \Filter|Countdown[27]~88  = CARRY((!\Filter|Countdown [27] & !\Filter|Countdown[26]~86 ))

	.dataa(\Filter|Countdown [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[26]~86 ),
	.combout(\Filter|Countdown[27]~87_combout ),
	.cout(\Filter|Countdown[27]~88 ));
// synopsys translate_off
defparam \Filter|Countdown[27]~87 .lut_mask = 16'hA505;
defparam \Filter|Countdown[27]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y35_N7
dffeas \Filter|Countdown[27] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[27]~87_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [27]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[27] .is_wysiwyg = "true";
defparam \Filter|Countdown[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N8
cycloneive_lcell_comb \Filter|Countdown[28]~89 (
// Equation(s):
// \Filter|Countdown[28]~89_combout  = (\Filter|Countdown [28] & ((GND) # (!\Filter|Countdown[27]~88 ))) # (!\Filter|Countdown [28] & (\Filter|Countdown[27]~88  $ (GND)))
// \Filter|Countdown[28]~90  = CARRY((\Filter|Countdown [28]) # (!\Filter|Countdown[27]~88 ))

	.dataa(gnd),
	.datab(\Filter|Countdown [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[27]~88 ),
	.combout(\Filter|Countdown[28]~89_combout ),
	.cout(\Filter|Countdown[28]~90 ));
// synopsys translate_off
defparam \Filter|Countdown[28]~89 .lut_mask = 16'h3CCF;
defparam \Filter|Countdown[28]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y35_N9
dffeas \Filter|Countdown[28] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[28]~89_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [28]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[28] .is_wysiwyg = "true";
defparam \Filter|Countdown[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N10
cycloneive_lcell_comb \Filter|Countdown[29]~91 (
// Equation(s):
// \Filter|Countdown[29]~91_combout  = (\Filter|Countdown [29] & (\Filter|Countdown[28]~90  & VCC)) # (!\Filter|Countdown [29] & (!\Filter|Countdown[28]~90 ))
// \Filter|Countdown[29]~92  = CARRY((!\Filter|Countdown [29] & !\Filter|Countdown[28]~90 ))

	.dataa(\Filter|Countdown [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[28]~90 ),
	.combout(\Filter|Countdown[29]~91_combout ),
	.cout(\Filter|Countdown[29]~92 ));
// synopsys translate_off
defparam \Filter|Countdown[29]~91 .lut_mask = 16'hA505;
defparam \Filter|Countdown[29]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y35_N11
dffeas \Filter|Countdown[29] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[29]~91_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [29]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[29] .is_wysiwyg = "true";
defparam \Filter|Countdown[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N12
cycloneive_lcell_comb \Filter|Countdown[30]~93 (
// Equation(s):
// \Filter|Countdown[30]~93_combout  = (\Filter|Countdown [30] & ((GND) # (!\Filter|Countdown[29]~92 ))) # (!\Filter|Countdown [30] & (\Filter|Countdown[29]~92  $ (GND)))
// \Filter|Countdown[30]~94  = CARRY((\Filter|Countdown [30]) # (!\Filter|Countdown[29]~92 ))

	.dataa(\Filter|Countdown [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[29]~92 ),
	.combout(\Filter|Countdown[30]~93_combout ),
	.cout(\Filter|Countdown[30]~94 ));
// synopsys translate_off
defparam \Filter|Countdown[30]~93 .lut_mask = 16'h5AAF;
defparam \Filter|Countdown[30]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y35_N13
dffeas \Filter|Countdown[30] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[30]~93_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [30]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[30] .is_wysiwyg = "true";
defparam \Filter|Countdown[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N14
cycloneive_lcell_comb \Filter|Countdown[31]~95 (
// Equation(s):
// \Filter|Countdown[31]~95_combout  = (\Filter|Countdown [31] & (\Filter|Countdown[30]~94  & VCC)) # (!\Filter|Countdown [31] & (!\Filter|Countdown[30]~94 ))
// \Filter|Countdown[31]~96  = CARRY((!\Filter|Countdown [31] & !\Filter|Countdown[30]~94 ))

	.dataa(gnd),
	.datab(\Filter|Countdown [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[30]~94 ),
	.combout(\Filter|Countdown[31]~95_combout ),
	.cout(\Filter|Countdown[31]~96 ));
// synopsys translate_off
defparam \Filter|Countdown[31]~95 .lut_mask = 16'hC303;
defparam \Filter|Countdown[31]~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y35_N15
dffeas \Filter|Countdown[31] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[31]~95_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [31]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[31] .is_wysiwyg = "true";
defparam \Filter|Countdown[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N16
cycloneive_lcell_comb \Filter|Countdown[32]~97 (
// Equation(s):
// \Filter|Countdown[32]~97_combout  = \Filter|Countdown[31]~96  $ (\Filter|Countdown [32])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Filter|Countdown [32]),
	.cin(\Filter|Countdown[31]~96 ),
	.combout(\Filter|Countdown[32]~97_combout ),
	.cout());
// synopsys translate_off
defparam \Filter|Countdown[32]~97 .lut_mask = 16'h0FF0;
defparam \Filter|Countdown[32]~97 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y35_N17
dffeas \Filter|Countdown[32] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[32]~97_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [32]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[32] .is_wysiwyg = "true";
defparam \Filter|Countdown[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N26
cycloneive_lcell_comb \Filter|Out~0 (
// Equation(s):
// \Filter|Out~0_combout  = (!\Filter|Countdown [32] & (\Filter|Equal0~9_combout  & (\Filter|Equal0~4_combout  & \button|State.S_B~q )))

	.dataa(\Filter|Countdown [32]),
	.datab(\Filter|Equal0~9_combout ),
	.datac(\Filter|Equal0~4_combout ),
	.datad(\button|State.S_B~q ),
	.cin(gnd),
	.combout(\Filter|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \Filter|Out~0 .lut_mask = 16'h4000;
defparam \Filter|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N27
dffeas \Filter|Out (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Out .is_wysiwyg = "true";
defparam \Filter|Out .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneive_clkctrl \Filter|Out~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Filter|Out~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Filter|Out~clkctrl_outclk ));
// synopsys translate_off
defparam \Filter|Out~clkctrl .clock_type = "global clock";
defparam \Filter|Out~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N8
cycloneive_lcell_comb \process|controller|counter|Addr[0]~7 (
// Equation(s):
// \process|controller|counter|Addr[0]~7_combout  = \process|controller|counter|Addr [0] $ (VCC)
// \process|controller|counter|Addr[0]~8  = CARRY(\process|controller|counter|Addr [0])

	.dataa(gnd),
	.datab(\process|controller|counter|Addr [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\process|controller|counter|Addr[0]~7_combout ),
	.cout(\process|controller|counter|Addr[0]~8 ));
// synopsys translate_off
defparam \process|controller|counter|Addr[0]~7 .lut_mask = 16'h33CC;
defparam \process|controller|counter|Addr[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N24
cycloneive_lcell_comb \process|controller|controller|currentState.Init~feeder (
// Equation(s):
// \process|controller|controller|currentState.Init~feeder_combout  = \KEY[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\process|controller|controller|currentState.Init~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|controller|currentState.Init~feeder .lut_mask = 16'hFF00;
defparam \process|controller|controller|currentState.Init~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y37_N25
dffeas \process|controller|controller|currentState.Init (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|controller|controller|currentState.Init~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|controller|controller|currentState.Init~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|controller|controller|currentState.Init .is_wysiwyg = "true";
defparam \process|controller|controller|currentState.Init .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N26
cycloneive_lcell_comb \process|controller|counter|Addr[3]~17 (
// Equation(s):
// \process|controller|counter|Addr[3]~17_combout  = (\process|controller|controller|currentState.Fetch~q ) # (!\process|controller|controller|currentState.Init~q )

	.dataa(gnd),
	.datab(\process|controller|controller|currentState.Fetch~q ),
	.datac(gnd),
	.datad(\process|controller|controller|currentState.Init~q ),
	.cin(gnd),
	.combout(\process|controller|counter|Addr[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|counter|Addr[3]~17 .lut_mask = 16'hCCFF;
defparam \process|controller|counter|Addr[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y37_N9
dffeas \process|controller|counter|Addr[0] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|controller|counter|Addr[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\process|controller|controller|currentState.Init~q ),
	.sload(gnd),
	.ena(\process|controller|counter|Addr[3]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|controller|counter|Addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \process|controller|counter|Addr[0] .is_wysiwyg = "true";
defparam \process|controller|counter|Addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N10
cycloneive_lcell_comb \process|controller|counter|Addr[1]~9 (
// Equation(s):
// \process|controller|counter|Addr[1]~9_combout  = (\process|controller|counter|Addr [1] & (!\process|controller|counter|Addr[0]~8 )) # (!\process|controller|counter|Addr [1] & ((\process|controller|counter|Addr[0]~8 ) # (GND)))
// \process|controller|counter|Addr[1]~10  = CARRY((!\process|controller|counter|Addr[0]~8 ) # (!\process|controller|counter|Addr [1]))

	.dataa(gnd),
	.datab(\process|controller|counter|Addr [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\process|controller|counter|Addr[0]~8 ),
	.combout(\process|controller|counter|Addr[1]~9_combout ),
	.cout(\process|controller|counter|Addr[1]~10 ));
// synopsys translate_off
defparam \process|controller|counter|Addr[1]~9 .lut_mask = 16'h3C3F;
defparam \process|controller|counter|Addr[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y37_N11
dffeas \process|controller|counter|Addr[1] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|controller|counter|Addr[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\process|controller|controller|currentState.Init~q ),
	.sload(gnd),
	.ena(\process|controller|counter|Addr[3]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|controller|counter|Addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \process|controller|counter|Addr[1] .is_wysiwyg = "true";
defparam \process|controller|counter|Addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N12
cycloneive_lcell_comb \process|controller|counter|Addr[2]~11 (
// Equation(s):
// \process|controller|counter|Addr[2]~11_combout  = (\process|controller|counter|Addr [2] & (\process|controller|counter|Addr[1]~10  $ (GND))) # (!\process|controller|counter|Addr [2] & (!\process|controller|counter|Addr[1]~10  & VCC))
// \process|controller|counter|Addr[2]~12  = CARRY((\process|controller|counter|Addr [2] & !\process|controller|counter|Addr[1]~10 ))

	.dataa(\process|controller|counter|Addr [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\process|controller|counter|Addr[1]~10 ),
	.combout(\process|controller|counter|Addr[2]~11_combout ),
	.cout(\process|controller|counter|Addr[2]~12 ));
// synopsys translate_off
defparam \process|controller|counter|Addr[2]~11 .lut_mask = 16'hA50A;
defparam \process|controller|counter|Addr[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y37_N13
dffeas \process|controller|counter|Addr[2] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|controller|counter|Addr[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\process|controller|controller|currentState.Init~q ),
	.sload(gnd),
	.ena(\process|controller|counter|Addr[3]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|controller|counter|Addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \process|controller|counter|Addr[2] .is_wysiwyg = "true";
defparam \process|controller|counter|Addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N14
cycloneive_lcell_comb \process|controller|counter|Addr[3]~13 (
// Equation(s):
// \process|controller|counter|Addr[3]~13_combout  = (\process|controller|counter|Addr [3] & (!\process|controller|counter|Addr[2]~12 )) # (!\process|controller|counter|Addr [3] & ((\process|controller|counter|Addr[2]~12 ) # (GND)))
// \process|controller|counter|Addr[3]~14  = CARRY((!\process|controller|counter|Addr[2]~12 ) # (!\process|controller|counter|Addr [3]))

	.dataa(gnd),
	.datab(\process|controller|counter|Addr [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\process|controller|counter|Addr[2]~12 ),
	.combout(\process|controller|counter|Addr[3]~13_combout ),
	.cout(\process|controller|counter|Addr[3]~14 ));
// synopsys translate_off
defparam \process|controller|counter|Addr[3]~13 .lut_mask = 16'h3C3F;
defparam \process|controller|counter|Addr[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y37_N15
dffeas \process|controller|counter|Addr[3] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|controller|counter|Addr[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\process|controller|controller|currentState.Init~q ),
	.sload(gnd),
	.ena(\process|controller|counter|Addr[3]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|controller|counter|Addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \process|controller|counter|Addr[3] .is_wysiwyg = "true";
defparam \process|controller|counter|Addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N16
cycloneive_lcell_comb \process|controller|counter|Addr[4]~15 (
// Equation(s):
// \process|controller|counter|Addr[4]~15_combout  = (\process|controller|counter|Addr [4] & (\process|controller|counter|Addr[3]~14  $ (GND))) # (!\process|controller|counter|Addr [4] & (!\process|controller|counter|Addr[3]~14  & VCC))
// \process|controller|counter|Addr[4]~16  = CARRY((\process|controller|counter|Addr [4] & !\process|controller|counter|Addr[3]~14 ))

	.dataa(\process|controller|counter|Addr [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\process|controller|counter|Addr[3]~14 ),
	.combout(\process|controller|counter|Addr[4]~15_combout ),
	.cout(\process|controller|counter|Addr[4]~16 ));
// synopsys translate_off
defparam \process|controller|counter|Addr[4]~15 .lut_mask = 16'hA50A;
defparam \process|controller|counter|Addr[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y37_N17
dffeas \process|controller|counter|Addr[4] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|controller|counter|Addr[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\process|controller|controller|currentState.Init~q ),
	.sload(gnd),
	.ena(\process|controller|counter|Addr[3]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|controller|counter|Addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \process|controller|counter|Addr[4] .is_wysiwyg = "true";
defparam \process|controller|counter|Addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N18
cycloneive_lcell_comb \process|controller|counter|Addr[5]~18 (
// Equation(s):
// \process|controller|counter|Addr[5]~18_combout  = (\process|controller|counter|Addr [5] & (!\process|controller|counter|Addr[4]~16 )) # (!\process|controller|counter|Addr [5] & ((\process|controller|counter|Addr[4]~16 ) # (GND)))
// \process|controller|counter|Addr[5]~19  = CARRY((!\process|controller|counter|Addr[4]~16 ) # (!\process|controller|counter|Addr [5]))

	.dataa(gnd),
	.datab(\process|controller|counter|Addr [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\process|controller|counter|Addr[4]~16 ),
	.combout(\process|controller|counter|Addr[5]~18_combout ),
	.cout(\process|controller|counter|Addr[5]~19 ));
// synopsys translate_off
defparam \process|controller|counter|Addr[5]~18 .lut_mask = 16'h3C3F;
defparam \process|controller|counter|Addr[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y37_N19
dffeas \process|controller|counter|Addr[5] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|controller|counter|Addr[5]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\process|controller|controller|currentState.Init~q ),
	.sload(gnd),
	.ena(\process|controller|counter|Addr[3]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|controller|counter|Addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \process|controller|counter|Addr[5] .is_wysiwyg = "true";
defparam \process|controller|counter|Addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N20
cycloneive_lcell_comb \process|controller|counter|Addr[6]~20 (
// Equation(s):
// \process|controller|counter|Addr[6]~20_combout  = \process|controller|counter|Addr[5]~19  $ (!\process|controller|counter|Addr [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\process|controller|counter|Addr [6]),
	.cin(\process|controller|counter|Addr[5]~19 ),
	.combout(\process|controller|counter|Addr[6]~20_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|counter|Addr[6]~20 .lut_mask = 16'hF00F;
defparam \process|controller|counter|Addr[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y37_N21
dffeas \process|controller|counter|Addr[6] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|controller|counter|Addr[6]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\process|controller|controller|currentState.Init~q ),
	.sload(gnd),
	.ena(\process|controller|counter|Addr[3]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|controller|counter|Addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \process|controller|counter|Addr[6] .is_wysiwyg = "true";
defparam \process|controller|counter|Addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N20
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'hEAAA;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Filter|Out~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\process|controller|controller|currentState.Fetch~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portaaddr({\process|controller|counter|Addr [6],\process|controller|counter|Addr [5],\process|controller|counter|Addr [4],\process|controller|counter|Addr [3],\process|controller|counter|Addr [2],\process|controller|counter|Addr [1],\process|controller|counter|Addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({gnd,gnd,\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15],\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14],
\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13],\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12],
\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11],\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10],
\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9],\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8],
\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6],
\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5],\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4],
\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3],\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2],
\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk0_output_clock_enable = "ena0";
defparam \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "InstructionMemory.mif";
defparam \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "Processor:process|ControlUnit:controller|InstructionMemory:ROM|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|altsyncram_ule2:altsyncram1|ALTSYNCRAM";
defparam \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 7;
defparam \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "clock0";
defparam \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 18;
defparam \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 127;
defparam \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 128;
defparam \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 16;
defparam \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 7;
defparam \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 18;
defparam \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 127;
defparam \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 128;
defparam \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 16;
defparam \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M9K";
defparam \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam \process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005000069A8464A0D4D8412509F9023C308A8821B1;
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N16
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|q_b [15]),
	.datac(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .lut_mask = 16'hCACA;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N14
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.cin(gnd),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1 .lut_mask = 16'h0055;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N8
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~2 (
	.dataa(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~2 .lut_mask = 16'hB333;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N17
dffeas \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .is_wysiwyg = "true";
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N30
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 (
	.dataa(gnd),
	.datab(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.datac(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|q_b [14]),
	.cin(gnd),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .lut_mask = 16'hFC0C;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N31
dffeas \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .is_wysiwyg = "true";
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N26
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 (
	.dataa(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.datab(\process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|q_b [13]),
	.datac(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .lut_mask = 16'hCACA;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N27
dffeas \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .is_wysiwyg = "true";
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N4
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 (
	.dataa(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.datad(\process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|q_b [12]),
	.cin(gnd),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .lut_mask = 16'hFA50;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N5
dffeas \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .is_wysiwyg = "true";
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N8
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.datad(\process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|q_b [11]),
	.cin(gnd),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hFA50;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N9
dffeas \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .is_wysiwyg = "true";
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N2
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|q_b [10]),
	.datad(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.cin(gnd),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hF5A0;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N3
dffeas \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .is_wysiwyg = "true";
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N28
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|q_b [9]),
	.datad(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.cin(gnd),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hF5A0;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N29
dffeas \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .is_wysiwyg = "true";
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N14
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.datad(\process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|q_b [8]),
	.cin(gnd),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hFA50;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N15
dffeas \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .is_wysiwyg = "true";
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N0
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 (
	.dataa(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.datad(\process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|q_b [7]),
	.cin(gnd),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .lut_mask = 16'hFA50;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N1
dffeas \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N10
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 (
	.dataa(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datad(\process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|q_b [6]),
	.cin(gnd),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .lut_mask = 16'hFA50;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N11
dffeas \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N12
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|q_b [5]),
	.datad(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.cin(gnd),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hF5A0;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N13
dffeas \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N22
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 (
	.dataa(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datab(gnd),
	.datac(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|q_b [4]),
	.cin(gnd),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .lut_mask = 16'hFA0A;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N23
dffeas \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N6
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 (
	.dataa(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datad(\process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|q_b [3]),
	.cin(gnd),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .lut_mask = 16'hFA50;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N7
dffeas \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N20
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 (
	.dataa(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|q_b [2]),
	.datad(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.cin(gnd),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .lut_mask = 16'hF5A0;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N21
dffeas \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N18
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|q_b [1]),
	.datad(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.cin(gnd),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hF5A0;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N19
dffeas \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N24
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.datad(\process|controller|ROM|altsyncram_component|auto_generated|altsyncram1|q_b [0]),
	.cin(gnd),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hFA50;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N25
dffeas \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N20
cycloneive_lcell_comb \process|controller|controller|currentState~20 (
// Equation(s):
// \process|controller|controller|currentState~20_combout  = (\process|controller|controller|currentState.Fetch~q  & \KEY[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\process|controller|controller|currentState.Fetch~q ),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\process|controller|controller|currentState~20_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|controller|currentState~20 .lut_mask = 16'hF000;
defparam \process|controller|controller|currentState~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y33_N21
dffeas \process|controller|controller|currentState.Decode (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|controller|controller|currentState~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|controller|controller|currentState.Decode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|controller|controller|currentState.Decode .is_wysiwyg = "true";
defparam \process|controller|controller|currentState.Decode .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N22
cycloneive_lcell_comb \process|controller|controller|Selector0~0 (
// Equation(s):
// \process|controller|controller|Selector0~0_combout  = (\process|controller|instrucReg|outData [14] & (!\process|controller|instrucReg|outData [15] & (!\process|controller|instrucReg|outData [13] & \process|controller|controller|currentState.Decode~q )))

	.dataa(\process|controller|instrucReg|outData [14]),
	.datab(\process|controller|instrucReg|outData [15]),
	.datac(\process|controller|instrucReg|outData [13]),
	.datad(\process|controller|controller|currentState.Decode~q ),
	.cin(gnd),
	.combout(\process|controller|controller|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|controller|Selector0~0 .lut_mask = 16'h0200;
defparam \process|controller|controller|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N12
cycloneive_lcell_comb \process|controller|controller|currentState~21 (
// Equation(s):
// \process|controller|controller|currentState~21_combout  = (\KEY[1]~input_o  & ((\process|controller|controller|currentState.HALT~q ) # ((\process|controller|controller|Selector0~0_combout  & \process|controller|instrucReg|outData [12]))))

	.dataa(\process|controller|controller|Selector0~0_combout ),
	.datab(\KEY[1]~input_o ),
	.datac(\process|controller|controller|currentState.HALT~q ),
	.datad(\process|controller|instrucReg|outData [12]),
	.cin(gnd),
	.combout(\process|controller|controller|currentState~21_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|controller|currentState~21 .lut_mask = 16'hC8C0;
defparam \process|controller|controller|currentState~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N13
dffeas \process|controller|controller|currentState.HALT (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|controller|controller|currentState~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|controller|controller|currentState.HALT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|controller|controller|currentState.HALT .is_wysiwyg = "true";
defparam \process|controller|controller|currentState.HALT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N0
cycloneive_lcell_comb \process|controller|controller|nextState.STORE~0 (
// Equation(s):
// \process|controller|controller|nextState.STORE~0_combout  = (!\process|controller|instrucReg|outData [15] & (!\process|controller|instrucReg|outData [14] & \process|controller|controller|currentState.Decode~q ))

	.dataa(gnd),
	.datab(\process|controller|instrucReg|outData [15]),
	.datac(\process|controller|instrucReg|outData [14]),
	.datad(\process|controller|controller|currentState.Decode~q ),
	.cin(gnd),
	.combout(\process|controller|controller|nextState.STORE~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|controller|nextState.STORE~0 .lut_mask = 16'h0300;
defparam \process|controller|controller|nextState.STORE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N2
cycloneive_lcell_comb \process|controller|controller|currentState~23 (
// Equation(s):
// \process|controller|controller|currentState~23_combout  = (\KEY[1]~input_o  & (!\process|controller|instrucReg|outData [12] & (\process|controller|instrucReg|outData [13] & \process|controller|controller|nextState.STORE~0_combout )))

	.dataa(\KEY[1]~input_o ),
	.datab(\process|controller|instrucReg|outData [12]),
	.datac(\process|controller|instrucReg|outData [13]),
	.datad(\process|controller|controller|nextState.STORE~0_combout ),
	.cin(gnd),
	.combout(\process|controller|controller|currentState~23_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|controller|currentState~23 .lut_mask = 16'h2000;
defparam \process|controller|controller|currentState~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y33_N3
dffeas \process|controller|controller|currentState.LOAD_A (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|controller|controller|currentState~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|controller|controller|currentState.LOAD_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|controller|controller|currentState.LOAD_A .is_wysiwyg = "true";
defparam \process|controller|controller|currentState.LOAD_A .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N10
cycloneive_lcell_comb \process|controller|controller|currentState~16 (
// Equation(s):
// \process|controller|controller|currentState~16_combout  = (!\process|controller|controller|currentState.HALT~q  & (!\process|controller|controller|currentState.Decode~q  & !\process|controller|controller|currentState.LOAD_A~q ))

	.dataa(\process|controller|controller|currentState.HALT~q ),
	.datab(\process|controller|controller|currentState.Decode~q ),
	.datac(gnd),
	.datad(\process|controller|controller|currentState.LOAD_A~q ),
	.cin(gnd),
	.combout(\process|controller|controller|currentState~16_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|controller|currentState~16 .lut_mask = 16'h0011;
defparam \process|controller|controller|currentState~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N16
cycloneive_lcell_comb \process|controller|controller|currentState~22 (
// Equation(s):
// \process|controller|controller|currentState~22_combout  = (\KEY[1]~input_o  & (!\process|controller|controller|currentState.Fetch~q  & \process|controller|controller|currentState~16_combout ))

	.dataa(gnd),
	.datab(\KEY[1]~input_o ),
	.datac(\process|controller|controller|currentState.Fetch~q ),
	.datad(\process|controller|controller|currentState~16_combout ),
	.cin(gnd),
	.combout(\process|controller|controller|currentState~22_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|controller|currentState~22 .lut_mask = 16'h0C00;
defparam \process|controller|controller|currentState~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N17
dffeas \process|controller|controller|currentState.Fetch (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|controller|controller|currentState~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|controller|controller|currentState.Fetch~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|controller|controller|currentState.Fetch .is_wysiwyg = "true";
defparam \process|controller|controller|currentState.Fetch .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N18
cycloneive_lcell_comb \process|controller|controller|currentState~19 (
// Equation(s):
// \process|controller|controller|currentState~19_combout  = (\KEY[1]~input_o  & (\process|controller|instrucReg|outData [12] & (!\process|controller|instrucReg|outData [13] & \process|controller|controller|nextState.STORE~0_combout )))

	.dataa(\KEY[1]~input_o ),
	.datab(\process|controller|instrucReg|outData [12]),
	.datac(\process|controller|instrucReg|outData [13]),
	.datad(\process|controller|controller|nextState.STORE~0_combout ),
	.cin(gnd),
	.combout(\process|controller|controller|currentState~19_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|controller|currentState~19 .lut_mask = 16'h0800;
defparam \process|controller|controller|currentState~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y33_N19
dffeas \process|controller|controller|currentState.STORE (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|controller|controller|currentState~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|controller|controller|currentState.STORE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|controller|controller|currentState.STORE .is_wysiwyg = "true";
defparam \process|controller|controller|currentState.STORE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N30
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.cin(gnd),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h4000;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N24
cycloneive_lcell_comb \process|controller|controller|currentState~17 (
// Equation(s):
// \process|controller|controller|currentState~17_combout  = (\KEY[1]~input_o  & (\process|controller|instrucReg|outData [12] & (\process|controller|instrucReg|outData [13] & \process|controller|controller|nextState.STORE~0_combout )))

	.dataa(\KEY[1]~input_o ),
	.datab(\process|controller|instrucReg|outData [12]),
	.datac(\process|controller|instrucReg|outData [13]),
	.datad(\process|controller|controller|nextState.STORE~0_combout ),
	.cin(gnd),
	.combout(\process|controller|controller|currentState~17_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|controller|currentState~17 .lut_mask = 16'h8000;
defparam \process|controller|controller|currentState~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y33_N25
dffeas \process|controller|controller|currentState.ADD (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|controller|controller|currentState~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|controller|controller|currentState.ADD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|controller|controller|currentState.ADD .is_wysiwyg = "true";
defparam \process|controller|controller|currentState.ADD .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N8
cycloneive_lcell_comb \process|controller|controller|currentState~18 (
// Equation(s):
// \process|controller|controller|currentState~18_combout  = (\process|controller|controller|Selector0~0_combout  & (!\process|controller|instrucReg|outData [12] & \KEY[1]~input_o ))

	.dataa(\process|controller|controller|Selector0~0_combout ),
	.datab(\process|controller|instrucReg|outData [12]),
	.datac(\KEY[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\process|controller|controller|currentState~18_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|controller|currentState~18 .lut_mask = 16'h2020;
defparam \process|controller|controller|currentState~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N9
dffeas \process|controller|controller|currentState.SUB (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|controller|controller|currentState~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|controller|controller|currentState.SUB~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|controller|controller|currentState.SUB .is_wysiwyg = "true";
defparam \process|controller|controller|currentState.SUB .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N24
cycloneive_lcell_comb \process|controller|controller|currentState~25 (
// Equation(s):
// \process|controller|controller|currentState~25_combout  = (\KEY[1]~input_o  & \process|controller|controller|currentState.LOAD_A~q )

	.dataa(\KEY[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\process|controller|controller|currentState.LOAD_A~q ),
	.cin(gnd),
	.combout(\process|controller|controller|currentState~25_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|controller|currentState~25 .lut_mask = 16'hAA00;
defparam \process|controller|controller|currentState~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y34_N25
dffeas \process|controller|controller|currentState.LOAD_B (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|controller|controller|currentState~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|controller|controller|currentState.LOAD_B~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|controller|controller|currentState.LOAD_B .is_wysiwyg = "true";
defparam \process|controller|controller|currentState.LOAD_B .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N4
cycloneive_lcell_comb \process|controller|controller|WideOr10 (
// Equation(s):
// \process|controller|controller|WideOr10~combout  = (\process|controller|controller|currentState.ADD~q ) # ((\process|controller|controller|currentState.SUB~q ) # (\process|controller|controller|currentState.LOAD_B~q ))

	.dataa(\process|controller|controller|currentState.ADD~q ),
	.datab(\process|controller|controller|currentState.SUB~q ),
	.datac(gnd),
	.datad(\process|controller|controller|currentState.LOAD_B~q ),
	.cin(gnd),
	.combout(\process|controller|controller|WideOr10~combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|controller|WideOr10 .lut_mask = 16'hFFEE;
defparam \process|controller|controller|WideOr10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N14
cycloneive_lcell_comb \process|controller|controller|WideOr0~0 (
// Equation(s):
// \process|controller|controller|WideOr0~0_combout  = (!\process|controller|controller|currentState.LOAD_B~q  & !\process|controller|controller|currentState.LOAD_A~q )

	.dataa(gnd),
	.datab(\process|controller|controller|currentState.LOAD_B~q ),
	.datac(gnd),
	.datad(\process|controller|controller|currentState.LOAD_A~q ),
	.cin(gnd),
	.combout(\process|controller|controller|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|controller|WideOr0~0 .lut_mask = 16'h0033;
defparam \process|controller|controller|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N26
cycloneive_lcell_comb \process|controller|controller|RF_W_addr[0]~16 (
// Equation(s):
// \process|controller|controller|RF_W_addr[0]~16_combout  = (\process|controller|instrucReg|outData [0] & ((\process|controller|controller|currentState.SUB~q ) # ((\process|controller|controller|currentState.ADD~q ) # 
// (!\process|controller|controller|WideOr0~0_combout ))))

	.dataa(\process|controller|instrucReg|outData [0]),
	.datab(\process|controller|controller|currentState.SUB~q ),
	.datac(\process|controller|controller|currentState.ADD~q ),
	.datad(\process|controller|controller|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|controller|RF_W_addr[0]~16 .lut_mask = 16'hA8AA;
defparam \process|controller|controller|RF_W_addr[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N14
cycloneive_lcell_comb \process|controller|controller|RF_W_addr[2]~19 (
// Equation(s):
// \process|controller|controller|RF_W_addr[2]~19_combout  = (\process|controller|instrucReg|outData [2] & ((\process|controller|controller|currentState.SUB~q ) # ((\process|controller|controller|currentState.ADD~q ) # 
// (!\process|controller|controller|WideOr0~0_combout ))))

	.dataa(\process|controller|instrucReg|outData [2]),
	.datab(\process|controller|controller|currentState.SUB~q ),
	.datac(\process|controller|controller|currentState.ADD~q ),
	.datad(\process|controller|controller|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|controller|RF_W_addr[2]~19 .lut_mask = 16'hA8AA;
defparam \process|controller|controller|RF_W_addr[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N6
cycloneive_lcell_comb \process|controller|controller|RF_W_addr[1]~17 (
// Equation(s):
// \process|controller|controller|RF_W_addr[1]~17_combout  = (\process|controller|instrucReg|outData [1] & (((\process|controller|controller|currentState.SUB~q ) # (\process|controller|controller|currentState.ADD~q )) # 
// (!\process|controller|controller|WideOr0~0_combout )))

	.dataa(\process|controller|controller|WideOr0~0_combout ),
	.datab(\process|controller|controller|currentState.SUB~q ),
	.datac(\process|controller|controller|currentState.ADD~q ),
	.datad(\process|controller|instrucReg|outData [1]),
	.cin(gnd),
	.combout(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|controller|RF_W_addr[1]~17 .lut_mask = 16'hFD00;
defparam \process|controller|controller|RF_W_addr[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N28
cycloneive_lcell_comb \process|controller|controller|RF_W_addr[3]~18 (
// Equation(s):
// \process|controller|controller|RF_W_addr[3]~18_combout  = (\process|controller|instrucReg|outData [3] & ((\process|controller|controller|currentState.SUB~q ) # ((\process|controller|controller|currentState.ADD~q ) # 
// (!\process|controller|controller|WideOr0~0_combout ))))

	.dataa(\process|controller|instrucReg|outData [3]),
	.datab(\process|controller|controller|currentState.SUB~q ),
	.datac(\process|controller|controller|currentState.ADD~q ),
	.datad(\process|controller|controller|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|controller|RF_W_addr[3]~18 .lut_mask = 16'hA8AA;
defparam \process|controller|controller|RF_W_addr[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N4
cycloneive_lcell_comb \process|datapath|RegUnit|Decoder0~7 (
// Equation(s):
// \process|datapath|RegUnit|Decoder0~7_combout  = (\process|controller|controller|RF_W_addr[0]~16_combout  & (\process|controller|controller|RF_W_addr[2]~19_combout  & (\process|controller|controller|RF_W_addr[1]~17_combout  & 
// !\process|controller|controller|RF_W_addr[3]~18_combout )))

	.dataa(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.datab(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.datac(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datad(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Decoder0~7 .lut_mask = 16'h0080;
defparam \process|datapath|RegUnit|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y34_N5
dffeas \process|datapath|RegUnit|regfile[7][0] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~163_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[7][0] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N14
cycloneive_lcell_comb \process|datapath|RegUnit|Decoder0~11 (
// Equation(s):
// \process|datapath|RegUnit|Decoder0~11_combout  = (!\process|controller|controller|RF_W_addr[3]~18_combout  & (!\process|controller|controller|RF_W_addr[2]~19_combout  & (\process|controller|controller|RF_W_addr[1]~17_combout  & 
// \process|controller|controller|RF_W_addr[0]~16_combout )))

	.dataa(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.datab(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.datac(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datad(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Decoder0~11_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Decoder0~11 .lut_mask = 16'h1000;
defparam \process|datapath|RegUnit|Decoder0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y35_N31
dffeas \process|datapath|RegUnit|regfile[3][0] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~163_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[3][0] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N30
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~160 (
// Equation(s):
// \process|datapath|RegUnit|regfile~160_combout  = (\process|controller|controller|RF_W_addr[3]~18_combout  & (((\process|controller|controller|RF_W_addr[2]~19_combout )))) # (!\process|controller|controller|RF_W_addr[3]~18_combout  & 
// ((\process|controller|controller|RF_W_addr[2]~19_combout  & (\process|datapath|RegUnit|regfile[7][0]~q )) # (!\process|controller|controller|RF_W_addr[2]~19_combout  & ((\process|datapath|RegUnit|regfile[3][0]~q )))))

	.dataa(\process|datapath|RegUnit|regfile[7][0]~q ),
	.datab(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.datac(\process|datapath|RegUnit|regfile[3][0]~q ),
	.datad(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~160_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~160 .lut_mask = 16'hEE30;
defparam \process|datapath|RegUnit|regfile~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N28
cycloneive_lcell_comb \process|datapath|RegUnit|Decoder0~15 (
// Equation(s):
// \process|datapath|RegUnit|Decoder0~15_combout  = (\process|controller|controller|RF_W_addr[0]~16_combout  & (\process|controller|controller|RF_W_addr[2]~19_combout  & (\process|controller|controller|RF_W_addr[1]~17_combout  & 
// \process|controller|controller|RF_W_addr[3]~18_combout )))

	.dataa(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.datab(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.datac(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datad(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Decoder0~15_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Decoder0~15 .lut_mask = 16'h8000;
defparam \process|datapath|RegUnit|Decoder0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y33_N7
dffeas \process|datapath|RegUnit|regfile[15][0] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|datapath|RegUnit|regfile~163_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RegUnit|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[15][0] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[15][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N12
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~161 (
// Equation(s):
// \process|datapath|RegUnit|regfile~161_combout  = (\process|datapath|RegUnit|regfile~160_combout  & (((\process|datapath|RegUnit|regfile[15][0]~q )) # (!\process|controller|controller|RF_W_addr[3]~18_combout ))) # 
// (!\process|datapath|RegUnit|regfile~160_combout  & (\process|controller|controller|RF_W_addr[3]~18_combout  & (\process|datapath|RegUnit|regfile[11][0]~q )))

	.dataa(\process|datapath|RegUnit|regfile~160_combout ),
	.datab(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.datac(\process|datapath|RegUnit|regfile[11][0]~q ),
	.datad(\process|datapath|RegUnit|regfile[15][0]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~161_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~161 .lut_mask = 16'hEA62;
defparam \process|datapath|RegUnit|regfile~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y38_N2
cycloneive_lcell_comb \process|datapath|RegUnit|Decoder0~10 (
// Equation(s):
// \process|datapath|RegUnit|Decoder0~10_combout  = (!\process|controller|controller|RF_W_addr[3]~18_combout  & (!\process|controller|controller|RF_W_addr[1]~17_combout  & (!\process|controller|controller|RF_W_addr[2]~19_combout  & 
// !\process|controller|controller|RF_W_addr[0]~16_combout )))

	.dataa(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.datab(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datac(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.datad(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Decoder0~10_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Decoder0~10 .lut_mask = 16'h0001;
defparam \process|datapath|RegUnit|Decoder0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y38_N5
dffeas \process|datapath|RegUnit|regfile[0][0] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~163_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[0][0] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N20
cycloneive_lcell_comb \process|datapath|RegUnit|Decoder0~2 (
// Equation(s):
// \process|datapath|RegUnit|Decoder0~2_combout  = (!\process|controller|controller|RF_W_addr[1]~17_combout  & (\process|controller|controller|RF_W_addr[3]~18_combout  & (!\process|controller|controller|RF_W_addr[0]~16_combout  & 
// !\process|controller|controller|RF_W_addr[2]~19_combout )))

	.dataa(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datab(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.datac(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.datad(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Decoder0~2 .lut_mask = 16'h0004;
defparam \process|datapath|RegUnit|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y38_N5
dffeas \process|datapath|RegUnit|regfile[8][0] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~163_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[8][0] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[8][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N18
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~157 (
// Equation(s):
// \process|datapath|RegUnit|regfile~157_combout  = (\process|controller|controller|RF_W_addr[2]~19_combout  & (\process|controller|controller|RF_W_addr[3]~18_combout )) # (!\process|controller|controller|RF_W_addr[2]~19_combout  & 
// ((\process|controller|controller|RF_W_addr[3]~18_combout  & ((\process|datapath|RegUnit|regfile[8][0]~q ))) # (!\process|controller|controller|RF_W_addr[3]~18_combout  & (\process|datapath|RegUnit|regfile[0][0]~q ))))

	.dataa(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.datab(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.datac(\process|datapath|RegUnit|regfile[0][0]~q ),
	.datad(\process|datapath|RegUnit|regfile[8][0]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~157_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~157 .lut_mask = 16'hDC98;
defparam \process|datapath|RegUnit|regfile~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N24
cycloneive_lcell_comb \process|datapath|RegUnit|Decoder0~14 (
// Equation(s):
// \process|datapath|RegUnit|Decoder0~14_combout  = (\process|controller|controller|RF_W_addr[2]~19_combout  & (\process|controller|controller|RF_W_addr[3]~18_combout  & (!\process|controller|controller|RF_W_addr[1]~17_combout  & 
// !\process|controller|controller|RF_W_addr[0]~16_combout )))

	.dataa(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.datab(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.datac(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datad(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Decoder0~14_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Decoder0~14 .lut_mask = 16'h0008;
defparam \process|datapath|RegUnit|Decoder0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y38_N25
dffeas \process|datapath|RegUnit|regfile[12][0] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~163_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[12][0] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[12][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N14
cycloneive_lcell_comb \process|datapath|RegUnit|Decoder0~6 (
// Equation(s):
// \process|datapath|RegUnit|Decoder0~6_combout  = (!\process|controller|controller|RF_W_addr[3]~18_combout  & (!\process|controller|controller|RF_W_addr[1]~17_combout  & (\process|controller|controller|RF_W_addr[2]~19_combout  & 
// !\process|controller|controller|RF_W_addr[0]~16_combout )))

	.dataa(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.datab(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datac(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.datad(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Decoder0~6 .lut_mask = 16'h0010;
defparam \process|datapath|RegUnit|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y38_N3
dffeas \process|datapath|RegUnit|regfile[4][0] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~163_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[4][0] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N24
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~158 (
// Equation(s):
// \process|datapath|RegUnit|regfile~158_combout  = (\process|controller|controller|RF_W_addr[2]~19_combout  & ((\process|datapath|RegUnit|regfile~157_combout  & (\process|datapath|RegUnit|regfile[12][0]~q )) # (!\process|datapath|RegUnit|regfile~157_combout 
//  & ((\process|datapath|RegUnit|regfile[4][0]~q ))))) # (!\process|controller|controller|RF_W_addr[2]~19_combout  & (\process|datapath|RegUnit|regfile~157_combout ))

	.dataa(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.datab(\process|datapath|RegUnit|regfile~157_combout ),
	.datac(\process|datapath|RegUnit|regfile[12][0]~q ),
	.datad(\process|datapath|RegUnit|regfile[4][0]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~158_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~158 .lut_mask = 16'hE6C4;
defparam \process|datapath|RegUnit|regfile~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y35_N28
cycloneive_lcell_comb \process|datapath|RegUnit|Decoder0~9 (
// Equation(s):
// \process|datapath|RegUnit|Decoder0~9_combout  = (!\process|controller|controller|RF_W_addr[1]~17_combout  & (\process|controller|controller|RF_W_addr[0]~16_combout  & (!\process|controller|controller|RF_W_addr[3]~18_combout  & 
// !\process|controller|controller|RF_W_addr[2]~19_combout )))

	.dataa(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datab(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.datac(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.datad(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Decoder0~9 .lut_mask = 16'h0004;
defparam \process|datapath|RegUnit|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y35_N1
dffeas \process|datapath|RegUnit|regfile[1][0] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~163_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[1][0] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N26
cycloneive_lcell_comb \process|datapath|RegUnit|regfile[5][0]~feeder (
// Equation(s):
// \process|datapath|RegUnit|regfile[5][0]~feeder_combout  = \process|datapath|RegUnit|regfile~163_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\process|datapath|RegUnit|regfile~163_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile[5][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[5][0]~feeder .lut_mask = 16'hFF00;
defparam \process|datapath|RegUnit|regfile[5][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N24
cycloneive_lcell_comb \process|datapath|RegUnit|Decoder0~4 (
// Equation(s):
// \process|datapath|RegUnit|Decoder0~4_combout  = (\process|controller|controller|RF_W_addr[0]~16_combout  & (\process|controller|controller|RF_W_addr[2]~19_combout  & (!\process|controller|controller|RF_W_addr[1]~17_combout  & 
// !\process|controller|controller|RF_W_addr[3]~18_combout )))

	.dataa(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.datab(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.datac(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datad(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Decoder0~4 .lut_mask = 16'h0008;
defparam \process|datapath|RegUnit|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y34_N27
dffeas \process|datapath|RegUnit|regfile[5][0] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|datapath|RegUnit|regfile[5][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RegUnit|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[5][0] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N0
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~155 (
// Equation(s):
// \process|datapath|RegUnit|regfile~155_combout  = (\process|controller|controller|RF_W_addr[3]~18_combout  & (\process|controller|controller|RF_W_addr[2]~19_combout )) # (!\process|controller|controller|RF_W_addr[3]~18_combout  & 
// ((\process|controller|controller|RF_W_addr[2]~19_combout  & ((\process|datapath|RegUnit|regfile[5][0]~q ))) # (!\process|controller|controller|RF_W_addr[2]~19_combout  & (\process|datapath|RegUnit|regfile[1][0]~q ))))

	.dataa(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.datab(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.datac(\process|datapath|RegUnit|regfile[1][0]~q ),
	.datad(\process|datapath|RegUnit|regfile[5][0]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~155_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~155 .lut_mask = 16'hDC98;
defparam \process|datapath|RegUnit|regfile~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N12
cycloneive_lcell_comb \process|datapath|RegUnit|regfile[13][0]~feeder (
// Equation(s):
// \process|datapath|RegUnit|regfile[13][0]~feeder_combout  = \process|datapath|RegUnit|regfile~163_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\process|datapath|RegUnit|regfile~163_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile[13][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[13][0]~feeder .lut_mask = 16'hFF00;
defparam \process|datapath|RegUnit|regfile[13][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N0
cycloneive_lcell_comb \process|datapath|RegUnit|Decoder0~12 (
// Equation(s):
// \process|datapath|RegUnit|Decoder0~12_combout  = (\process|controller|controller|RF_W_addr[0]~16_combout  & (\process|controller|controller|RF_W_addr[2]~19_combout  & (!\process|controller|controller|RF_W_addr[1]~17_combout  & 
// \process|controller|controller|RF_W_addr[3]~18_combout )))

	.dataa(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.datab(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.datac(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datad(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Decoder0~12_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Decoder0~12 .lut_mask = 16'h0800;
defparam \process|datapath|RegUnit|Decoder0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y34_N13
dffeas \process|datapath|RegUnit|regfile[13][0] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|datapath|RegUnit|regfile[13][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RegUnit|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[13][0] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[13][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N30
cycloneive_lcell_comb \process|datapath|RegUnit|Decoder0~1 (
// Equation(s):
// \process|datapath|RegUnit|Decoder0~1_combout  = (\process|controller|controller|RF_W_addr[0]~16_combout  & (\process|controller|controller|RF_W_addr[3]~18_combout  & (!\process|controller|controller|RF_W_addr[1]~17_combout  & 
// !\process|controller|controller|RF_W_addr[2]~19_combout )))

	.dataa(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.datab(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.datac(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datad(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Decoder0~1 .lut_mask = 16'h0008;
defparam \process|datapath|RegUnit|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y35_N15
dffeas \process|datapath|RegUnit|regfile[9][0] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~163_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[9][0] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[9][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N4
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~156 (
// Equation(s):
// \process|datapath|RegUnit|regfile~156_combout  = (\process|datapath|RegUnit|regfile~155_combout  & ((\process|datapath|RegUnit|regfile[13][0]~q ) # ((!\process|controller|controller|RF_W_addr[3]~18_combout )))) # 
// (!\process|datapath|RegUnit|regfile~155_combout  & (((\process|controller|controller|RF_W_addr[3]~18_combout  & \process|datapath|RegUnit|regfile[9][0]~q ))))

	.dataa(\process|datapath|RegUnit|regfile~155_combout ),
	.datab(\process|datapath|RegUnit|regfile[13][0]~q ),
	.datac(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.datad(\process|datapath|RegUnit|regfile[9][0]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~156_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~156 .lut_mask = 16'hDA8A;
defparam \process|datapath|RegUnit|regfile~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N4
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~159 (
// Equation(s):
// \process|datapath|RegUnit|regfile~159_combout  = (\process|controller|controller|RF_W_addr[0]~16_combout  & (((\process|controller|controller|RF_W_addr[1]~17_combout ) # (\process|datapath|RegUnit|regfile~156_combout )))) # 
// (!\process|controller|controller|RF_W_addr[0]~16_combout  & (\process|datapath|RegUnit|regfile~158_combout  & (!\process|controller|controller|RF_W_addr[1]~17_combout )))

	.dataa(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.datab(\process|datapath|RegUnit|regfile~158_combout ),
	.datac(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datad(\process|datapath|RegUnit|regfile~156_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~159_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~159 .lut_mask = 16'hAEA4;
defparam \process|datapath|RegUnit|regfile~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N26
cycloneive_lcell_comb \process|datapath|RegUnit|Decoder0~5 (
// Equation(s):
// \process|datapath|RegUnit|Decoder0~5_combout  = (!\process|controller|controller|RF_W_addr[0]~16_combout  & (\process|controller|controller|RF_W_addr[2]~19_combout  & (\process|controller|controller|RF_W_addr[1]~17_combout  & 
// !\process|controller|controller|RF_W_addr[3]~18_combout )))

	.dataa(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.datab(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.datac(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datad(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Decoder0~5 .lut_mask = 16'h0040;
defparam \process|datapath|RegUnit|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y34_N27
dffeas \process|datapath|RegUnit|regfile[6][0] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~163_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[6][0] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N10
cycloneive_lcell_comb \process|datapath|RegUnit|Decoder0~13 (
// Equation(s):
// \process|datapath|RegUnit|Decoder0~13_combout  = (!\process|controller|controller|RF_W_addr[0]~16_combout  & (\process|controller|controller|RF_W_addr[2]~19_combout  & (\process|controller|controller|RF_W_addr[1]~17_combout  & 
// \process|controller|controller|RF_W_addr[3]~18_combout )))

	.dataa(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.datab(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.datac(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datad(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Decoder0~13_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Decoder0~13 .lut_mask = 16'h4000;
defparam \process|datapath|RegUnit|Decoder0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y37_N5
dffeas \process|datapath|RegUnit|regfile[14][0] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~163_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[14][0] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[14][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N14
cycloneive_lcell_comb \process|datapath|RegUnit|Decoder0~0 (
// Equation(s):
// \process|datapath|RegUnit|Decoder0~0_combout  = (!\process|controller|controller|RF_W_addr[0]~16_combout  & (!\process|controller|controller|RF_W_addr[2]~19_combout  & (\process|controller|controller|RF_W_addr[1]~17_combout  & 
// \process|controller|controller|RF_W_addr[3]~18_combout )))

	.dataa(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.datab(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.datac(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datad(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Decoder0~0 .lut_mask = 16'h1000;
defparam \process|datapath|RegUnit|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y37_N17
dffeas \process|datapath|RegUnit|regfile[10][0] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~163_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[10][0] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[10][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N30
cycloneive_lcell_comb \process|datapath|RegUnit|Decoder0~8 (
// Equation(s):
// \process|datapath|RegUnit|Decoder0~8_combout  = (!\process|controller|controller|RF_W_addr[0]~16_combout  & (!\process|controller|controller|RF_W_addr[2]~19_combout  & (\process|controller|controller|RF_W_addr[1]~17_combout  & 
// !\process|controller|controller|RF_W_addr[3]~18_combout )))

	.dataa(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.datab(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.datac(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datad(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Decoder0~8 .lut_mask = 16'h0010;
defparam \process|datapath|RegUnit|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y37_N25
dffeas \process|datapath|RegUnit|regfile[2][0] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~163_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[2][0] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N24
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~153 (
// Equation(s):
// \process|datapath|RegUnit|regfile~153_combout  = (\process|controller|controller|RF_W_addr[3]~18_combout  & ((\process|datapath|RegUnit|regfile[10][0]~q ) # ((\process|controller|controller|RF_W_addr[2]~19_combout )))) # 
// (!\process|controller|controller|RF_W_addr[3]~18_combout  & (((\process|datapath|RegUnit|regfile[2][0]~q  & !\process|controller|controller|RF_W_addr[2]~19_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[10][0]~q ),
	.datab(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.datac(\process|datapath|RegUnit|regfile[2][0]~q ),
	.datad(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~153_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~153 .lut_mask = 16'hCCB8;
defparam \process|datapath|RegUnit|regfile~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N4
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~154 (
// Equation(s):
// \process|datapath|RegUnit|regfile~154_combout  = (\process|controller|controller|RF_W_addr[2]~19_combout  & ((\process|datapath|RegUnit|regfile~153_combout  & ((\process|datapath|RegUnit|regfile[14][0]~q ))) # 
// (!\process|datapath|RegUnit|regfile~153_combout  & (\process|datapath|RegUnit|regfile[6][0]~q )))) # (!\process|controller|controller|RF_W_addr[2]~19_combout  & (((\process|datapath|RegUnit|regfile~153_combout ))))

	.dataa(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.datab(\process|datapath|RegUnit|regfile[6][0]~q ),
	.datac(\process|datapath|RegUnit|regfile[14][0]~q ),
	.datad(\process|datapath|RegUnit|regfile~153_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~154_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~154 .lut_mask = 16'hF588;
defparam \process|datapath|RegUnit|regfile~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N6
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~162 (
// Equation(s):
// \process|datapath|RegUnit|regfile~162_combout  = (\process|datapath|RegUnit|regfile~159_combout  & ((\process|datapath|RegUnit|regfile~161_combout ) # ((!\process|controller|controller|RF_W_addr[1]~17_combout )))) # 
// (!\process|datapath|RegUnit|regfile~159_combout  & (((\process|controller|controller|RF_W_addr[1]~17_combout  & \process|datapath|RegUnit|regfile~154_combout ))))

	.dataa(\process|datapath|RegUnit|regfile~161_combout ),
	.datab(\process|datapath|RegUnit|regfile~159_combout ),
	.datac(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datad(\process|datapath|RegUnit|regfile~154_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~162_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~162 .lut_mask = 16'hBC8C;
defparam \process|datapath|RegUnit|regfile~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N0
cycloneive_lcell_comb \process|controller|controller|Selector8~0 (
// Equation(s):
// \process|controller|controller|Selector8~0_combout  = (\process|controller|instrucReg|outData [0] & ((\process|controller|controller|currentState.STORE~q ) # ((\process|controller|instrucReg|outData [4] & !\process|controller|controller|WideOr0~0_combout 
// )))) # (!\process|controller|instrucReg|outData [0] & (\process|controller|instrucReg|outData [4] & (!\process|controller|controller|WideOr0~0_combout )))

	.dataa(\process|controller|instrucReg|outData [0]),
	.datab(\process|controller|instrucReg|outData [4]),
	.datac(\process|controller|controller|WideOr0~0_combout ),
	.datad(\process|controller|controller|currentState.STORE~q ),
	.cin(gnd),
	.combout(\process|controller|controller|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|controller|Selector8~0 .lut_mask = 16'hAE0C;
defparam \process|controller|controller|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N18
cycloneive_lcell_comb \process|controller|controller|Selector7~0 (
// Equation(s):
// \process|controller|controller|Selector7~0_combout  = (\process|controller|instrucReg|outData [5] & (((\process|controller|instrucReg|outData [1] & \process|controller|controller|currentState.STORE~q )) # (!\process|controller|controller|WideOr0~0_combout 
// ))) # (!\process|controller|instrucReg|outData [5] & (\process|controller|instrucReg|outData [1] & ((\process|controller|controller|currentState.STORE~q ))))

	.dataa(\process|controller|instrucReg|outData [5]),
	.datab(\process|controller|instrucReg|outData [1]),
	.datac(\process|controller|controller|WideOr0~0_combout ),
	.datad(\process|controller|controller|currentState.STORE~q ),
	.cin(gnd),
	.combout(\process|controller|controller|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|controller|Selector7~0 .lut_mask = 16'hCE0A;
defparam \process|controller|controller|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N20
cycloneive_lcell_comb \process|controller|controller|Selector6~0 (
// Equation(s):
// \process|controller|controller|Selector6~0_combout  = (\process|controller|instrucReg|outData [6] & (((\process|controller|instrucReg|outData [2] & \process|controller|controller|currentState.STORE~q )) # (!\process|controller|controller|WideOr0~0_combout 
// ))) # (!\process|controller|instrucReg|outData [6] & (\process|controller|instrucReg|outData [2] & ((\process|controller|controller|currentState.STORE~q ))))

	.dataa(\process|controller|instrucReg|outData [6]),
	.datab(\process|controller|instrucReg|outData [2]),
	.datac(\process|controller|controller|WideOr0~0_combout ),
	.datad(\process|controller|controller|currentState.STORE~q ),
	.cin(gnd),
	.combout(\process|controller|controller|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|controller|Selector6~0 .lut_mask = 16'hCE0A;
defparam \process|controller|controller|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N14
cycloneive_lcell_comb \process|controller|controller|Selector5~0 (
// Equation(s):
// \process|controller|controller|Selector5~0_combout  = (\process|controller|controller|WideOr0~0_combout  & (\process|controller|instrucReg|outData [3] & ((\process|controller|controller|currentState.STORE~q )))) # 
// (!\process|controller|controller|WideOr0~0_combout  & ((\process|controller|instrucReg|outData [7]) # ((\process|controller|instrucReg|outData [3] & \process|controller|controller|currentState.STORE~q ))))

	.dataa(\process|controller|controller|WideOr0~0_combout ),
	.datab(\process|controller|instrucReg|outData [3]),
	.datac(\process|controller|instrucReg|outData [7]),
	.datad(\process|controller|controller|currentState.STORE~q ),
	.cin(gnd),
	.combout(\process|controller|controller|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|controller|Selector5~0 .lut_mask = 16'hDC50;
defparam \process|controller|controller|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N16
cycloneive_lcell_comb \process|controller|controller|Selector4~0 (
// Equation(s):
// \process|controller|controller|Selector4~0_combout  = (\process|controller|controller|WideOr0~0_combout  & (\process|controller|instrucReg|outData [4] & ((\process|controller|controller|currentState.STORE~q )))) # 
// (!\process|controller|controller|WideOr0~0_combout  & ((\process|controller|instrucReg|outData [8]) # ((\process|controller|instrucReg|outData [4] & \process|controller|controller|currentState.STORE~q ))))

	.dataa(\process|controller|controller|WideOr0~0_combout ),
	.datab(\process|controller|instrucReg|outData [4]),
	.datac(\process|controller|instrucReg|outData [8]),
	.datad(\process|controller|controller|currentState.STORE~q ),
	.cin(gnd),
	.combout(\process|controller|controller|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|controller|Selector4~0 .lut_mask = 16'hDC50;
defparam \process|controller|controller|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N10
cycloneive_lcell_comb \process|controller|controller|Selector3~0 (
// Equation(s):
// \process|controller|controller|Selector3~0_combout  = (\process|controller|instrucReg|outData [5] & ((\process|controller|controller|currentState.STORE~q ) # ((\process|controller|instrucReg|outData [9] & !\process|controller|controller|WideOr0~0_combout 
// )))) # (!\process|controller|instrucReg|outData [5] & (\process|controller|instrucReg|outData [9] & (!\process|controller|controller|WideOr0~0_combout )))

	.dataa(\process|controller|instrucReg|outData [5]),
	.datab(\process|controller|instrucReg|outData [9]),
	.datac(\process|controller|controller|WideOr0~0_combout ),
	.datad(\process|controller|controller|currentState.STORE~q ),
	.cin(gnd),
	.combout(\process|controller|controller|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|controller|Selector3~0 .lut_mask = 16'hAE0C;
defparam \process|controller|controller|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N28
cycloneive_lcell_comb \process|controller|controller|Selector2~0 (
// Equation(s):
// \process|controller|controller|Selector2~0_combout  = (\process|controller|instrucReg|outData [6] & ((\process|controller|controller|currentState.STORE~q ) # ((\process|controller|instrucReg|outData [10] & !\process|controller|controller|WideOr0~0_combout 
// )))) # (!\process|controller|instrucReg|outData [6] & (\process|controller|instrucReg|outData [10] & (!\process|controller|controller|WideOr0~0_combout )))

	.dataa(\process|controller|instrucReg|outData [6]),
	.datab(\process|controller|instrucReg|outData [10]),
	.datac(\process|controller|controller|WideOr0~0_combout ),
	.datad(\process|controller|controller|currentState.STORE~q ),
	.cin(gnd),
	.combout(\process|controller|controller|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|controller|Selector2~0 .lut_mask = 16'hAE0C;
defparam \process|controller|controller|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N6
cycloneive_lcell_comb \process|controller|controller|Selector1~0 (
// Equation(s):
// \process|controller|controller|Selector1~0_combout  = (\process|controller|instrucReg|outData [7] & ((\process|controller|controller|currentState.STORE~q ) # ((\process|controller|instrucReg|outData [11] & !\process|controller|controller|WideOr0~0_combout 
// )))) # (!\process|controller|instrucReg|outData [7] & (\process|controller|instrucReg|outData [11] & (!\process|controller|controller|WideOr0~0_combout )))

	.dataa(\process|controller|instrucReg|outData [7]),
	.datab(\process|controller|instrucReg|outData [11]),
	.datac(\process|controller|controller|WideOr0~0_combout ),
	.datad(\process|controller|controller|currentState.STORE~q ),
	.cin(gnd),
	.combout(\process|controller|controller|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|controller|Selector1~0 .lut_mask = 16'hAE0C;
defparam \process|controller|controller|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N2
cycloneive_lcell_comb \process|controller|controller|RF_Ra_addr[0]~1 (
// Equation(s):
// \process|controller|controller|RF_Ra_addr[0]~1_combout  = (\process|controller|instrucReg|outData [8] & ((\process|controller|controller|currentState.STORE~q ) # ((\process|controller|controller|currentState.SUB~q ) # 
// (\process|controller|controller|currentState.ADD~q ))))

	.dataa(\process|controller|instrucReg|outData [8]),
	.datab(\process|controller|controller|currentState.STORE~q ),
	.datac(\process|controller|controller|currentState.SUB~q ),
	.datad(\process|controller|controller|currentState.ADD~q ),
	.cin(gnd),
	.combout(\process|controller|controller|RF_Ra_addr[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|controller|RF_Ra_addr[0]~1 .lut_mask = 16'hAAA8;
defparam \process|controller|controller|RF_Ra_addr[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y35_N21
dffeas \process|datapath|RegUnit|regfile[1][2] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~139_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[1][2] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y35_N11
dffeas \process|datapath|RegUnit|regfile[9][2] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~139_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[9][2] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[9][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N20
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~129 (
// Equation(s):
// \process|datapath|RegUnit|regfile~129_combout  = (\process|controller|controller|RF_W_addr[3]~18_combout  & ((\process|controller|controller|RF_W_addr[2]~19_combout ) # ((\process|datapath|RegUnit|regfile[9][2]~q )))) # 
// (!\process|controller|controller|RF_W_addr[3]~18_combout  & (!\process|controller|controller|RF_W_addr[2]~19_combout  & (\process|datapath|RegUnit|regfile[1][2]~q )))

	.dataa(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.datab(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.datac(\process|datapath|RegUnit|regfile[1][2]~q ),
	.datad(\process|datapath|RegUnit|regfile[9][2]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~129_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~129 .lut_mask = 16'hBA98;
defparam \process|datapath|RegUnit|regfile~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y35_N31
dffeas \process|datapath|RegUnit|regfile[5][2] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~139_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[5][2] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y35_N27
dffeas \process|datapath|RegUnit|regfile[13][2] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~139_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[13][2] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[13][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N26
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~130 (
// Equation(s):
// \process|datapath|RegUnit|regfile~130_combout  = (\process|datapath|RegUnit|regfile~129_combout  & (((\process|datapath|RegUnit|regfile[13][2]~q ) # (!\process|controller|controller|RF_W_addr[2]~19_combout )))) # 
// (!\process|datapath|RegUnit|regfile~129_combout  & (\process|datapath|RegUnit|regfile[5][2]~q  & ((\process|controller|controller|RF_W_addr[2]~19_combout ))))

	.dataa(\process|datapath|RegUnit|regfile~129_combout ),
	.datab(\process|datapath|RegUnit|regfile[5][2]~q ),
	.datac(\process|datapath|RegUnit|regfile[13][2]~q ),
	.datad(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~130_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~130 .lut_mask = 16'hE4AA;
defparam \process|datapath|RegUnit|regfile~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y38_N15
dffeas \process|datapath|RegUnit|regfile[0][2] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~139_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[0][2] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y36_N3
dffeas \process|datapath|RegUnit|regfile[4][2] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~139_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[4][2] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N14
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~133 (
// Equation(s):
// \process|datapath|RegUnit|regfile~133_combout  = (\process|controller|controller|RF_W_addr[3]~18_combout  & (\process|controller|controller|RF_W_addr[2]~19_combout )) # (!\process|controller|controller|RF_W_addr[3]~18_combout  & 
// ((\process|controller|controller|RF_W_addr[2]~19_combout  & ((\process|datapath|RegUnit|regfile[4][2]~q ))) # (!\process|controller|controller|RF_W_addr[2]~19_combout  & (\process|datapath|RegUnit|regfile[0][2]~q ))))

	.dataa(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.datab(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.datac(\process|datapath|RegUnit|regfile[0][2]~q ),
	.datad(\process|datapath|RegUnit|regfile[4][2]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~133_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~133 .lut_mask = 16'hDC98;
defparam \process|datapath|RegUnit|regfile~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y37_N1
dffeas \process|datapath|RegUnit|regfile[12][2] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~139_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[12][2] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[12][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N0
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~134 (
// Equation(s):
// \process|datapath|RegUnit|regfile~134_combout  = (\process|datapath|RegUnit|regfile~133_combout  & (((\process|datapath|RegUnit|regfile[12][2]~q ) # (!\process|controller|controller|RF_W_addr[3]~18_combout )))) # 
// (!\process|datapath|RegUnit|regfile~133_combout  & (\process|datapath|RegUnit|regfile[8][2]~q  & ((\process|controller|controller|RF_W_addr[3]~18_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[8][2]~q ),
	.datab(\process|datapath|RegUnit|regfile~133_combout ),
	.datac(\process|datapath|RegUnit|regfile[12][2]~q ),
	.datad(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~134_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~134 .lut_mask = 16'hE2CC;
defparam \process|datapath|RegUnit|regfile~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y38_N29
dffeas \process|datapath|RegUnit|regfile[10][2] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~139_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[10][2] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[10][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y37_N29
dffeas \process|datapath|RegUnit|regfile[2][2] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~139_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[2][2] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y37_N11
dffeas \process|datapath|RegUnit|regfile[6][2] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~139_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[6][2] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[6][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N28
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~131 (
// Equation(s):
// \process|datapath|RegUnit|regfile~131_combout  = (\process|controller|controller|RF_W_addr[2]~19_combout  & ((\process|controller|controller|RF_W_addr[3]~18_combout ) # ((\process|datapath|RegUnit|regfile[6][2]~q )))) # 
// (!\process|controller|controller|RF_W_addr[2]~19_combout  & (!\process|controller|controller|RF_W_addr[3]~18_combout  & (\process|datapath|RegUnit|regfile[2][2]~q )))

	.dataa(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.datab(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.datac(\process|datapath|RegUnit|regfile[2][2]~q ),
	.datad(\process|datapath|RegUnit|regfile[6][2]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~131_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~131 .lut_mask = 16'hBA98;
defparam \process|datapath|RegUnit|regfile~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y37_N13
dffeas \process|datapath|RegUnit|regfile[14][2] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~139_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[14][2] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[14][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N12
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~132 (
// Equation(s):
// \process|datapath|RegUnit|regfile~132_combout  = (\process|datapath|RegUnit|regfile~131_combout  & (((\process|datapath|RegUnit|regfile[14][2]~q ) # (!\process|controller|controller|RF_W_addr[3]~18_combout )))) # 
// (!\process|datapath|RegUnit|regfile~131_combout  & (\process|datapath|RegUnit|regfile[10][2]~q  & ((\process|controller|controller|RF_W_addr[3]~18_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[10][2]~q ),
	.datab(\process|datapath|RegUnit|regfile~131_combout ),
	.datac(\process|datapath|RegUnit|regfile[14][2]~q ),
	.datad(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~132_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~132 .lut_mask = 16'hE2CC;
defparam \process|datapath|RegUnit|regfile~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N28
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~135 (
// Equation(s):
// \process|datapath|RegUnit|regfile~135_combout  = (\process|controller|controller|RF_W_addr[0]~16_combout  & (((\process|controller|controller|RF_W_addr[1]~17_combout )))) # (!\process|controller|controller|RF_W_addr[0]~16_combout  & 
// ((\process|controller|controller|RF_W_addr[1]~17_combout  & ((\process|datapath|RegUnit|regfile~132_combout ))) # (!\process|controller|controller|RF_W_addr[1]~17_combout  & (\process|datapath|RegUnit|regfile~134_combout ))))

	.dataa(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.datab(\process|datapath|RegUnit|regfile~134_combout ),
	.datac(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datad(\process|datapath|RegUnit|regfile~132_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~135_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~135 .lut_mask = 16'hF4A4;
defparam \process|datapath|RegUnit|regfile~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N20
cycloneive_lcell_comb \process|datapath|RegUnit|regfile[11][2]~feeder (
// Equation(s):
// \process|datapath|RegUnit|regfile[11][2]~feeder_combout  = \process|datapath|RegUnit|regfile~139_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\process|datapath|RegUnit|regfile~139_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile[11][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[11][2]~feeder .lut_mask = 16'hFF00;
defparam \process|datapath|RegUnit|regfile[11][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N18
cycloneive_lcell_comb \process|datapath|RegUnit|Decoder0~3 (
// Equation(s):
// \process|datapath|RegUnit|Decoder0~3_combout  = (\process|controller|controller|RF_W_addr[3]~18_combout  & (!\process|controller|controller|RF_W_addr[2]~19_combout  & (\process|controller|controller|RF_W_addr[1]~17_combout  & 
// \process|controller|controller|RF_W_addr[0]~16_combout )))

	.dataa(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.datab(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.datac(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datad(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Decoder0~3 .lut_mask = 16'h2000;
defparam \process|datapath|RegUnit|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y35_N21
dffeas \process|datapath|RegUnit|regfile[11][2] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|datapath|RegUnit|regfile[11][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RegUnit|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[11][2] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[11][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N22
cycloneive_lcell_comb \process|datapath|RegUnit|regfile[3][2]~feeder (
// Equation(s):
// \process|datapath|RegUnit|regfile[3][2]~feeder_combout  = \process|datapath|RegUnit|regfile~139_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\process|datapath|RegUnit|regfile~139_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile[3][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[3][2]~feeder .lut_mask = 16'hFF00;
defparam \process|datapath|RegUnit|regfile[3][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y35_N23
dffeas \process|datapath|RegUnit|regfile[3][2] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|datapath|RegUnit|regfile[3][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RegUnit|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[3][2] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N6
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~136 (
// Equation(s):
// \process|datapath|RegUnit|regfile~136_combout  = (\process|controller|controller|RF_W_addr[2]~19_combout  & (((\process|controller|controller|RF_W_addr[3]~18_combout )))) # (!\process|controller|controller|RF_W_addr[2]~19_combout  & 
// ((\process|controller|controller|RF_W_addr[3]~18_combout  & (\process|datapath|RegUnit|regfile[11][2]~q )) # (!\process|controller|controller|RF_W_addr[3]~18_combout  & ((\process|datapath|RegUnit|regfile[3][2]~q )))))

	.dataa(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.datab(\process|datapath|RegUnit|regfile[11][2]~q ),
	.datac(\process|datapath|RegUnit|regfile[3][2]~q ),
	.datad(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~136_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~136 .lut_mask = 16'hEE50;
defparam \process|datapath|RegUnit|regfile~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y33_N27
dffeas \process|datapath|RegUnit|regfile[15][2] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|datapath|RegUnit|regfile~139_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RegUnit|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[15][2] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[15][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N12
cycloneive_lcell_comb \process|datapath|RegUnit|regfile[7][2]~feeder (
// Equation(s):
// \process|datapath|RegUnit|regfile[7][2]~feeder_combout  = \process|datapath|RegUnit|regfile~139_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\process|datapath|RegUnit|regfile~139_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile[7][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[7][2]~feeder .lut_mask = 16'hFF00;
defparam \process|datapath|RegUnit|regfile[7][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y36_N13
dffeas \process|datapath|RegUnit|regfile[7][2] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|datapath|RegUnit|regfile[7][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RegUnit|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[7][2] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[7][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N18
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~137 (
// Equation(s):
// \process|datapath|RegUnit|regfile~137_combout  = (\process|datapath|RegUnit|regfile~136_combout  & ((\process|datapath|RegUnit|regfile[15][2]~q ) # ((!\process|controller|controller|RF_W_addr[2]~19_combout )))) # 
// (!\process|datapath|RegUnit|regfile~136_combout  & (((\process|datapath|RegUnit|regfile[7][2]~q  & \process|controller|controller|RF_W_addr[2]~19_combout ))))

	.dataa(\process|datapath|RegUnit|regfile~136_combout ),
	.datab(\process|datapath|RegUnit|regfile[15][2]~q ),
	.datac(\process|datapath|RegUnit|regfile[7][2]~q ),
	.datad(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~137_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~137 .lut_mask = 16'hD8AA;
defparam \process|datapath|RegUnit|regfile~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N22
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~138 (
// Equation(s):
// \process|datapath|RegUnit|regfile~138_combout  = (\process|datapath|RegUnit|regfile~135_combout  & (((\process|datapath|RegUnit|regfile~137_combout ) # (!\process|controller|controller|RF_W_addr[0]~16_combout )))) # 
// (!\process|datapath|RegUnit|regfile~135_combout  & (\process|datapath|RegUnit|regfile~130_combout  & (\process|controller|controller|RF_W_addr[0]~16_combout )))

	.dataa(\process|datapath|RegUnit|regfile~130_combout ),
	.datab(\process|datapath|RegUnit|regfile~135_combout ),
	.datac(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.datad(\process|datapath|RegUnit|regfile~137_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~138_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~138 .lut_mask = 16'hEC2C;
defparam \process|datapath|RegUnit|regfile~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N16
cycloneive_lcell_comb \process|controller|controller|RF_Rb_addr[0]~1 (
// Equation(s):
// \process|controller|controller|RF_Rb_addr[0]~1_combout  = (\process|controller|instrucReg|outData [4] & ((\process|controller|controller|currentState.SUB~q ) # (\process|controller|controller|currentState.ADD~q )))

	.dataa(gnd),
	.datab(\process|controller|instrucReg|outData [4]),
	.datac(\process|controller|controller|currentState.SUB~q ),
	.datad(\process|controller|controller|currentState.ADD~q ),
	.cin(gnd),
	.combout(\process|controller|controller|RF_Rb_addr[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|controller|RF_Rb_addr[0]~1 .lut_mask = 16'hCCC0;
defparam \process|controller|controller|RF_Rb_addr[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y38_N9
dffeas \process|datapath|RegUnit|regfile[8][3] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~127_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[8][3] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[8][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y34_N7
dffeas \process|datapath|RegUnit|regfile[9][3] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~127_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[9][3] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[9][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N8
cycloneive_lcell_comb \process|controller|controller|RF_Rb_addr[1]~0 (
// Equation(s):
// \process|controller|controller|RF_Rb_addr[1]~0_combout  = (\process|controller|instrucReg|outData [5] & ((\process|controller|controller|currentState.ADD~q ) # (\process|controller|controller|currentState.SUB~q )))

	.dataa(\process|controller|instrucReg|outData [5]),
	.datab(\process|controller|controller|currentState.ADD~q ),
	.datac(gnd),
	.datad(\process|controller|controller|currentState.SUB~q ),
	.cin(gnd),
	.combout(\process|controller|controller|RF_Rb_addr[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|controller|RF_Rb_addr[1]~0 .lut_mask = 16'hAA88;
defparam \process|controller|controller|RF_Rb_addr[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N6
cycloneive_lcell_comb \process|datapath|RegUnit|Mux28~0 (
// Equation(s):
// \process|datapath|RegUnit|Mux28~0_combout  = (\process|controller|controller|RF_Rb_addr[0]~1_combout  & (((\process|datapath|RegUnit|regfile[9][3]~q ) # (\process|controller|controller|RF_Rb_addr[1]~0_combout )))) # 
// (!\process|controller|controller|RF_Rb_addr[0]~1_combout  & (\process|datapath|RegUnit|regfile[8][3]~q  & ((!\process|controller|controller|RF_Rb_addr[1]~0_combout ))))

	.dataa(\process|controller|controller|RF_Rb_addr[0]~1_combout ),
	.datab(\process|datapath|RegUnit|regfile[8][3]~q ),
	.datac(\process|datapath|RegUnit|regfile[9][3]~q ),
	.datad(\process|controller|controller|RF_Rb_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux28~0 .lut_mask = 16'hAAE4;
defparam \process|datapath|RegUnit|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y38_N9
dffeas \process|datapath|RegUnit|regfile[10][3] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~127_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[10][3] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[10][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N2
cycloneive_lcell_comb \process|datapath|RegUnit|Mux28~1 (
// Equation(s):
// \process|datapath|RegUnit|Mux28~1_combout  = (\process|datapath|RegUnit|Mux28~0_combout  & (((\process|datapath|RegUnit|regfile[11][3]~q ) # (!\process|controller|controller|RF_Rb_addr[1]~0_combout )))) # (!\process|datapath|RegUnit|Mux28~0_combout  & 
// (\process|datapath|RegUnit|regfile[10][3]~q  & ((\process|controller|controller|RF_Rb_addr[1]~0_combout ))))

	.dataa(\process|datapath|RegUnit|Mux28~0_combout ),
	.datab(\process|datapath|RegUnit|regfile[10][3]~q ),
	.datac(\process|datapath|RegUnit|regfile[11][3]~q ),
	.datad(\process|controller|controller|RF_Rb_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux28~1 .lut_mask = 16'hE4AA;
defparam \process|datapath|RegUnit|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N0
cycloneive_lcell_comb \process|controller|controller|RF_Rb_addr[3]~2 (
// Equation(s):
// \process|controller|controller|RF_Rb_addr[3]~2_combout  = (\process|controller|instrucReg|outData [7] & ((\process|controller|controller|currentState.SUB~q ) # (\process|controller|controller|currentState.ADD~q )))

	.dataa(gnd),
	.datab(\process|controller|controller|currentState.SUB~q ),
	.datac(\process|controller|controller|currentState.ADD~q ),
	.datad(\process|controller|instrucReg|outData [7]),
	.cin(gnd),
	.combout(\process|controller|controller|RF_Rb_addr[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|controller|RF_Rb_addr[3]~2 .lut_mask = 16'hFC00;
defparam \process|controller|controller|RF_Rb_addr[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N8
cycloneive_lcell_comb \process|datapath|RegUnit|regfile[2][3]~feeder (
// Equation(s):
// \process|datapath|RegUnit|regfile[2][3]~feeder_combout  = \process|datapath|RegUnit|regfile~127_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\process|datapath|RegUnit|regfile~127_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile[2][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[2][3]~feeder .lut_mask = 16'hFF00;
defparam \process|datapath|RegUnit|regfile[2][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y37_N9
dffeas \process|datapath|RegUnit|regfile[2][3] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|datapath|RegUnit|regfile[2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RegUnit|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[2][3] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y35_N23
dffeas \process|datapath|RegUnit|regfile[3][3] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~127_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[3][3] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y36_N27
dffeas \process|datapath|RegUnit|regfile[0][3] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~127_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[0][3] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y36_N25
dffeas \process|datapath|RegUnit|regfile[1][3] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~127_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[1][3] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N24
cycloneive_lcell_comb \process|datapath|RegUnit|Mux28~4 (
// Equation(s):
// \process|datapath|RegUnit|Mux28~4_combout  = (\process|controller|controller|RF_Rb_addr[0]~1_combout  & (((\process|datapath|RegUnit|regfile[1][3]~q ) # (\process|controller|controller|RF_Rb_addr[1]~0_combout )))) # 
// (!\process|controller|controller|RF_Rb_addr[0]~1_combout  & (\process|datapath|RegUnit|regfile[0][3]~q  & ((!\process|controller|controller|RF_Rb_addr[1]~0_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[0][3]~q ),
	.datab(\process|controller|controller|RF_Rb_addr[0]~1_combout ),
	.datac(\process|datapath|RegUnit|regfile[1][3]~q ),
	.datad(\process|controller|controller|RF_Rb_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux28~4 .lut_mask = 16'hCCE2;
defparam \process|datapath|RegUnit|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N16
cycloneive_lcell_comb \process|datapath|RegUnit|Mux28~5 (
// Equation(s):
// \process|datapath|RegUnit|Mux28~5_combout  = (\process|controller|controller|RF_Rb_addr[1]~0_combout  & ((\process|datapath|RegUnit|Mux28~4_combout  & ((\process|datapath|RegUnit|regfile[3][3]~q ))) # (!\process|datapath|RegUnit|Mux28~4_combout  & 
// (\process|datapath|RegUnit|regfile[2][3]~q )))) # (!\process|controller|controller|RF_Rb_addr[1]~0_combout  & (((\process|datapath|RegUnit|Mux28~4_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[2][3]~q ),
	.datab(\process|datapath|RegUnit|regfile[3][3]~q ),
	.datac(\process|controller|controller|RF_Rb_addr[1]~0_combout ),
	.datad(\process|datapath|RegUnit|Mux28~4_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux28~5_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux28~5 .lut_mask = 16'hCFA0;
defparam \process|datapath|RegUnit|Mux28~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y36_N25
dffeas \process|datapath|RegUnit|regfile[7][3] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~127_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[7][3] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N28
cycloneive_lcell_comb \process|datapath|RegUnit|regfile[5][3]~feeder (
// Equation(s):
// \process|datapath|RegUnit|regfile[5][3]~feeder_combout  = \process|datapath|RegUnit|regfile~127_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\process|datapath|RegUnit|regfile~127_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile[5][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[5][3]~feeder .lut_mask = 16'hFF00;
defparam \process|datapath|RegUnit|regfile[5][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y36_N29
dffeas \process|datapath|RegUnit|regfile[5][3] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|datapath|RegUnit|regfile[5][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RegUnit|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[5][3] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y36_N7
dffeas \process|datapath|RegUnit|regfile[6][3] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~127_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[6][3] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N6
cycloneive_lcell_comb \process|datapath|RegUnit|regfile[4][3]~feeder (
// Equation(s):
// \process|datapath|RegUnit|regfile[4][3]~feeder_combout  = \process|datapath|RegUnit|regfile~127_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\process|datapath|RegUnit|regfile~127_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile[4][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[4][3]~feeder .lut_mask = 16'hFF00;
defparam \process|datapath|RegUnit|regfile[4][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y36_N7
dffeas \process|datapath|RegUnit|regfile[4][3] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|datapath|RegUnit|regfile[4][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RegUnit|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[4][3] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N6
cycloneive_lcell_comb \process|datapath|RegUnit|Mux28~2 (
// Equation(s):
// \process|datapath|RegUnit|Mux28~2_combout  = (\process|controller|controller|RF_Rb_addr[1]~0_combout  & ((\process|controller|controller|RF_Rb_addr[0]~1_combout ) # ((\process|datapath|RegUnit|regfile[6][3]~q )))) # 
// (!\process|controller|controller|RF_Rb_addr[1]~0_combout  & (!\process|controller|controller|RF_Rb_addr[0]~1_combout  & ((\process|datapath|RegUnit|regfile[4][3]~q ))))

	.dataa(\process|controller|controller|RF_Rb_addr[1]~0_combout ),
	.datab(\process|controller|controller|RF_Rb_addr[0]~1_combout ),
	.datac(\process|datapath|RegUnit|regfile[6][3]~q ),
	.datad(\process|datapath|RegUnit|regfile[4][3]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux28~2 .lut_mask = 16'hB9A8;
defparam \process|datapath|RegUnit|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N8
cycloneive_lcell_comb \process|datapath|RegUnit|Mux28~3 (
// Equation(s):
// \process|datapath|RegUnit|Mux28~3_combout  = (\process|datapath|RegUnit|Mux28~2_combout  & ((\process|datapath|RegUnit|regfile[7][3]~q ) # ((!\process|controller|controller|RF_Rb_addr[0]~1_combout )))) # (!\process|datapath|RegUnit|Mux28~2_combout  & 
// (((\process|datapath|RegUnit|regfile[5][3]~q  & \process|controller|controller|RF_Rb_addr[0]~1_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[7][3]~q ),
	.datab(\process|datapath|RegUnit|regfile[5][3]~q ),
	.datac(\process|datapath|RegUnit|Mux28~2_combout ),
	.datad(\process|controller|controller|RF_Rb_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux28~3 .lut_mask = 16'hACF0;
defparam \process|datapath|RegUnit|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N8
cycloneive_lcell_comb \process|datapath|RegUnit|Mux28~6 (
// Equation(s):
// \process|datapath|RegUnit|Mux28~6_combout  = (\process|controller|controller|RF_Rb_addr[2]~3_combout  & (((\process|datapath|RegUnit|Mux28~3_combout ) # (\process|controller|controller|RF_Rb_addr[3]~2_combout )))) # 
// (!\process|controller|controller|RF_Rb_addr[2]~3_combout  & (\process|datapath|RegUnit|Mux28~5_combout  & ((!\process|controller|controller|RF_Rb_addr[3]~2_combout ))))

	.dataa(\process|controller|controller|RF_Rb_addr[2]~3_combout ),
	.datab(\process|datapath|RegUnit|Mux28~5_combout ),
	.datac(\process|datapath|RegUnit|Mux28~3_combout ),
	.datad(\process|controller|controller|RF_Rb_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux28~6_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux28~6 .lut_mask = 16'hAAE4;
defparam \process|datapath|RegUnit|Mux28~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y33_N17
dffeas \process|datapath|RegUnit|regfile[15][3] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|datapath|RegUnit|regfile~127_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RegUnit|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[15][3] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[15][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y37_N17
dffeas \process|datapath|RegUnit|regfile[12][3] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~127_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[12][3] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[12][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y37_N7
dffeas \process|datapath|RegUnit|regfile[14][3] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~127_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[14][3] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[14][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N6
cycloneive_lcell_comb \process|datapath|RegUnit|Mux28~7 (
// Equation(s):
// \process|datapath|RegUnit|Mux28~7_combout  = (\process|controller|controller|RF_Rb_addr[1]~0_combout  & (((\process|datapath|RegUnit|regfile[14][3]~q ) # (\process|controller|controller|RF_Rb_addr[0]~1_combout )))) # 
// (!\process|controller|controller|RF_Rb_addr[1]~0_combout  & (\process|datapath|RegUnit|regfile[12][3]~q  & ((!\process|controller|controller|RF_Rb_addr[0]~1_combout ))))

	.dataa(\process|controller|controller|RF_Rb_addr[1]~0_combout ),
	.datab(\process|datapath|RegUnit|regfile[12][3]~q ),
	.datac(\process|datapath|RegUnit|regfile[14][3]~q ),
	.datad(\process|controller|controller|RF_Rb_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux28~7_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux28~7 .lut_mask = 16'hAAE4;
defparam \process|datapath|RegUnit|Mux28~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y35_N1
dffeas \process|datapath|RegUnit|regfile[13][3] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~127_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[13][3] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[13][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N30
cycloneive_lcell_comb \process|datapath|RegUnit|Mux28~8 (
// Equation(s):
// \process|datapath|RegUnit|Mux28~8_combout  = (\process|datapath|RegUnit|Mux28~7_combout  & ((\process|datapath|RegUnit|regfile[15][3]~q ) # ((!\process|controller|controller|RF_Rb_addr[0]~1_combout )))) # (!\process|datapath|RegUnit|Mux28~7_combout  & 
// (((\process|controller|controller|RF_Rb_addr[0]~1_combout  & \process|datapath|RegUnit|regfile[13][3]~q ))))

	.dataa(\process|datapath|RegUnit|regfile[15][3]~q ),
	.datab(\process|datapath|RegUnit|Mux28~7_combout ),
	.datac(\process|controller|controller|RF_Rb_addr[0]~1_combout ),
	.datad(\process|datapath|RegUnit|regfile[13][3]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux28~8_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux28~8 .lut_mask = 16'hBC8C;
defparam \process|datapath|RegUnit|Mux28~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N18
cycloneive_lcell_comb \process|datapath|RegUnit|Mux28~9 (
// Equation(s):
// \process|datapath|RegUnit|Mux28~9_combout  = (\process|controller|controller|RF_Rb_addr[3]~2_combout  & ((\process|datapath|RegUnit|Mux28~6_combout  & ((\process|datapath|RegUnit|Mux28~8_combout ))) # (!\process|datapath|RegUnit|Mux28~6_combout  & 
// (\process|datapath|RegUnit|Mux28~1_combout )))) # (!\process|controller|controller|RF_Rb_addr[3]~2_combout  & (((\process|datapath|RegUnit|Mux28~6_combout ))))

	.dataa(\process|datapath|RegUnit|Mux28~1_combout ),
	.datab(\process|controller|controller|RF_Rb_addr[3]~2_combout ),
	.datac(\process|datapath|RegUnit|Mux28~6_combout ),
	.datad(\process|datapath|RegUnit|Mux28~8_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux28~9_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux28~9 .lut_mask = 16'hF838;
defparam \process|datapath|RegUnit|Mux28~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y29_N14
cycloneive_lcell_comb \process|datapath|ALUunit|Add0~23 (
// Equation(s):
// \process|datapath|ALUunit|Add0~23_combout  = \process|controller|controller|currentState.SUB~q  $ (\process|datapath|RegUnit|Mux28~9_combout )

	.dataa(\process|controller|controller|currentState.SUB~q ),
	.datab(gnd),
	.datac(\process|datapath|RegUnit|Mux28~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\process|datapath|ALUunit|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|ALUunit|Add0~23 .lut_mask = 16'h5A5A;
defparam \process|datapath|ALUunit|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N10
cycloneive_lcell_comb \process|datapath|RegUnit|Mux29~0 (
// Equation(s):
// \process|datapath|RegUnit|Mux29~0_combout  = (\process|controller|controller|RF_Rb_addr[2]~3_combout  & (((\process|controller|controller|RF_Rb_addr[3]~2_combout )))) # (!\process|controller|controller|RF_Rb_addr[2]~3_combout  & 
// ((\process|controller|controller|RF_Rb_addr[3]~2_combout  & ((\process|datapath|RegUnit|regfile[9][2]~q ))) # (!\process|controller|controller|RF_Rb_addr[3]~2_combout  & (\process|datapath|RegUnit|regfile[1][2]~q ))))

	.dataa(\process|controller|controller|RF_Rb_addr[2]~3_combout ),
	.datab(\process|datapath|RegUnit|regfile[1][2]~q ),
	.datac(\process|datapath|RegUnit|regfile[9][2]~q ),
	.datad(\process|controller|controller|RF_Rb_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux29~0 .lut_mask = 16'hFA44;
defparam \process|datapath|RegUnit|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N30
cycloneive_lcell_comb \process|datapath|RegUnit|Mux29~1 (
// Equation(s):
// \process|datapath|RegUnit|Mux29~1_combout  = (\process|controller|controller|RF_Rb_addr[2]~3_combout  & ((\process|datapath|RegUnit|Mux29~0_combout  & (\process|datapath|RegUnit|regfile[13][2]~q )) # (!\process|datapath|RegUnit|Mux29~0_combout  & 
// ((\process|datapath|RegUnit|regfile[5][2]~q ))))) # (!\process|controller|controller|RF_Rb_addr[2]~3_combout  & (((\process|datapath|RegUnit|Mux29~0_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[13][2]~q ),
	.datab(\process|controller|controller|RF_Rb_addr[2]~3_combout ),
	.datac(\process|datapath|RegUnit|regfile[5][2]~q ),
	.datad(\process|datapath|RegUnit|Mux29~0_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux29~1 .lut_mask = 16'hBBC0;
defparam \process|datapath|RegUnit|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N26
cycloneive_lcell_comb \process|datapath|RegUnit|Mux29~7 (
// Equation(s):
// \process|datapath|RegUnit|Mux29~7_combout  = (\process|controller|controller|RF_Rb_addr[3]~2_combout  & (((\process|controller|controller|RF_Rb_addr[2]~3_combout ) # (\process|datapath|RegUnit|regfile[11][2]~q )))) # 
// (!\process|controller|controller|RF_Rb_addr[3]~2_combout  & (\process|datapath|RegUnit|regfile[3][2]~q  & (!\process|controller|controller|RF_Rb_addr[2]~3_combout )))

	.dataa(\process|datapath|RegUnit|regfile[3][2]~q ),
	.datab(\process|controller|controller|RF_Rb_addr[3]~2_combout ),
	.datac(\process|controller|controller|RF_Rb_addr[2]~3_combout ),
	.datad(\process|datapath|RegUnit|regfile[11][2]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux29~7_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux29~7 .lut_mask = 16'hCEC2;
defparam \process|datapath|RegUnit|Mux29~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N18
cycloneive_lcell_comb \process|datapath|RegUnit|Mux29~8 (
// Equation(s):
// \process|datapath|RegUnit|Mux29~8_combout  = (\process|datapath|RegUnit|Mux29~7_combout  & (((\process|datapath|RegUnit|regfile[15][2]~q ) # (!\process|controller|controller|RF_Rb_addr[2]~3_combout )))) # (!\process|datapath|RegUnit|Mux29~7_combout  & 
// (\process|datapath|RegUnit|regfile[7][2]~q  & ((\process|controller|controller|RF_Rb_addr[2]~3_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[7][2]~q ),
	.datab(\process|datapath|RegUnit|regfile[15][2]~q ),
	.datac(\process|datapath|RegUnit|Mux29~7_combout ),
	.datad(\process|controller|controller|RF_Rb_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux29~8_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux29~8 .lut_mask = 16'hCAF0;
defparam \process|datapath|RegUnit|Mux29~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N10
cycloneive_lcell_comb \process|datapath|RegUnit|Mux29~2 (
// Equation(s):
// \process|datapath|RegUnit|Mux29~2_combout  = (\process|controller|controller|RF_Rb_addr[3]~2_combout  & (((\process|controller|controller|RF_Rb_addr[2]~3_combout )))) # (!\process|controller|controller|RF_Rb_addr[3]~2_combout  & 
// ((\process|controller|controller|RF_Rb_addr[2]~3_combout  & ((\process|datapath|RegUnit|regfile[6][2]~q ))) # (!\process|controller|controller|RF_Rb_addr[2]~3_combout  & (\process|datapath|RegUnit|regfile[2][2]~q ))))

	.dataa(\process|controller|controller|RF_Rb_addr[3]~2_combout ),
	.datab(\process|datapath|RegUnit|regfile[2][2]~q ),
	.datac(\process|datapath|RegUnit|regfile[6][2]~q ),
	.datad(\process|controller|controller|RF_Rb_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux29~2 .lut_mask = 16'hFA44;
defparam \process|datapath|RegUnit|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N28
cycloneive_lcell_comb \process|datapath|RegUnit|Mux29~3 (
// Equation(s):
// \process|datapath|RegUnit|Mux29~3_combout  = (\process|datapath|RegUnit|Mux29~2_combout  & (((\process|datapath|RegUnit|regfile[14][2]~q ) # (!\process|controller|controller|RF_Rb_addr[3]~2_combout )))) # (!\process|datapath|RegUnit|Mux29~2_combout  & 
// (\process|datapath|RegUnit|regfile[10][2]~q  & ((\process|controller|controller|RF_Rb_addr[3]~2_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[10][2]~q ),
	.datab(\process|datapath|RegUnit|Mux29~2_combout ),
	.datac(\process|datapath|RegUnit|regfile[14][2]~q ),
	.datad(\process|controller|controller|RF_Rb_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux29~3 .lut_mask = 16'hE2CC;
defparam \process|datapath|RegUnit|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N8
cycloneive_lcell_comb \process|datapath|RegUnit|Mux29~4 (
// Equation(s):
// \process|datapath|RegUnit|Mux29~4_combout  = (\process|controller|controller|RF_Rb_addr[2]~3_combout  & (((\process|controller|controller|RF_Rb_addr[3]~2_combout ) # (\process|datapath|RegUnit|regfile[4][2]~q )))) # 
// (!\process|controller|controller|RF_Rb_addr[2]~3_combout  & (\process|datapath|RegUnit|regfile[0][2]~q  & (!\process|controller|controller|RF_Rb_addr[3]~2_combout )))

	.dataa(\process|controller|controller|RF_Rb_addr[2]~3_combout ),
	.datab(\process|datapath|RegUnit|regfile[0][2]~q ),
	.datac(\process|controller|controller|RF_Rb_addr[3]~2_combout ),
	.datad(\process|datapath|RegUnit|regfile[4][2]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux29~4 .lut_mask = 16'hAEA4;
defparam \process|datapath|RegUnit|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N2
cycloneive_lcell_comb \process|datapath|RegUnit|Mux29~5 (
// Equation(s):
// \process|datapath|RegUnit|Mux29~5_combout  = (\process|controller|controller|RF_Rb_addr[3]~2_combout  & ((\process|datapath|RegUnit|Mux29~4_combout  & ((\process|datapath|RegUnit|regfile[12][2]~q ))) # (!\process|datapath|RegUnit|Mux29~4_combout  & 
// (\process|datapath|RegUnit|regfile[8][2]~q )))) # (!\process|controller|controller|RF_Rb_addr[3]~2_combout  & (\process|datapath|RegUnit|Mux29~4_combout ))

	.dataa(\process|controller|controller|RF_Rb_addr[3]~2_combout ),
	.datab(\process|datapath|RegUnit|Mux29~4_combout ),
	.datac(\process|datapath|RegUnit|regfile[8][2]~q ),
	.datad(\process|datapath|RegUnit|regfile[12][2]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux29~5_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux29~5 .lut_mask = 16'hEC64;
defparam \process|datapath|RegUnit|Mux29~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N8
cycloneive_lcell_comb \process|datapath|RegUnit|Mux29~6 (
// Equation(s):
// \process|datapath|RegUnit|Mux29~6_combout  = (\process|controller|controller|RF_Rb_addr[0]~1_combout  & (((\process|controller|controller|RF_Rb_addr[1]~0_combout )))) # (!\process|controller|controller|RF_Rb_addr[0]~1_combout  & 
// ((\process|controller|controller|RF_Rb_addr[1]~0_combout  & (\process|datapath|RegUnit|Mux29~3_combout )) # (!\process|controller|controller|RF_Rb_addr[1]~0_combout  & ((\process|datapath|RegUnit|Mux29~5_combout )))))

	.dataa(\process|controller|controller|RF_Rb_addr[0]~1_combout ),
	.datab(\process|datapath|RegUnit|Mux29~3_combout ),
	.datac(\process|controller|controller|RF_Rb_addr[1]~0_combout ),
	.datad(\process|datapath|RegUnit|Mux29~5_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux29~6_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux29~6 .lut_mask = 16'hE5E0;
defparam \process|datapath|RegUnit|Mux29~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N20
cycloneive_lcell_comb \process|datapath|RegUnit|Mux29~9 (
// Equation(s):
// \process|datapath|RegUnit|Mux29~9_combout  = (\process|datapath|RegUnit|Mux29~6_combout  & (((\process|datapath|RegUnit|Mux29~8_combout ) # (!\process|controller|controller|RF_Rb_addr[0]~1_combout )))) # (!\process|datapath|RegUnit|Mux29~6_combout  & 
// (\process|datapath|RegUnit|Mux29~1_combout  & ((\process|controller|controller|RF_Rb_addr[0]~1_combout ))))

	.dataa(\process|datapath|RegUnit|Mux29~1_combout ),
	.datab(\process|datapath|RegUnit|Mux29~8_combout ),
	.datac(\process|datapath|RegUnit|Mux29~6_combout ),
	.datad(\process|controller|controller|RF_Rb_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux29~9_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux29~9 .lut_mask = 16'hCAF0;
defparam \process|datapath|RegUnit|Mux29~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N6
cycloneive_lcell_comb \process|datapath|ALUunit|Add0~24 (
// Equation(s):
// \process|datapath|ALUunit|Add0~24_combout  = \process|controller|controller|currentState.SUB~q  $ (\process|datapath|RegUnit|Mux29~9_combout )

	.dataa(\process|controller|controller|currentState.SUB~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\process|datapath|RegUnit|Mux29~9_combout ),
	.cin(gnd),
	.combout(\process|datapath|ALUunit|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|ALUunit|Add0~24 .lut_mask = 16'h55AA;
defparam \process|datapath|ALUunit|Add0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y35_N25
dffeas \process|datapath|RegUnit|regfile[5][1] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~151_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[5][1] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y36_N31
dffeas \process|datapath|RegUnit|regfile[4][1] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~151_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[4][1] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N24
cycloneive_lcell_comb \process|datapath|RegUnit|Mux30~0 (
// Equation(s):
// \process|datapath|RegUnit|Mux30~0_combout  = (\process|controller|controller|RF_Rb_addr[0]~1_combout  & ((\process|controller|controller|RF_Rb_addr[1]~0_combout ) # ((\process|datapath|RegUnit|regfile[5][1]~q )))) # 
// (!\process|controller|controller|RF_Rb_addr[0]~1_combout  & (!\process|controller|controller|RF_Rb_addr[1]~0_combout  & ((\process|datapath|RegUnit|regfile[4][1]~q ))))

	.dataa(\process|controller|controller|RF_Rb_addr[0]~1_combout ),
	.datab(\process|controller|controller|RF_Rb_addr[1]~0_combout ),
	.datac(\process|datapath|RegUnit|regfile[5][1]~q ),
	.datad(\process|datapath|RegUnit|regfile[4][1]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux30~0 .lut_mask = 16'hB9A8;
defparam \process|datapath|RegUnit|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y36_N9
dffeas \process|datapath|RegUnit|regfile[7][1] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~151_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[7][1] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N16
cycloneive_lcell_comb \process|datapath|RegUnit|Mux30~1 (
// Equation(s):
// \process|datapath|RegUnit|Mux30~1_combout  = (\process|datapath|RegUnit|Mux30~0_combout  & (((\process|datapath|RegUnit|regfile[7][1]~q ) # (!\process|controller|controller|RF_Rb_addr[1]~0_combout )))) # (!\process|datapath|RegUnit|Mux30~0_combout  & 
// (\process|datapath|RegUnit|regfile[6][1]~q  & (\process|controller|controller|RF_Rb_addr[1]~0_combout )))

	.dataa(\process|datapath|RegUnit|regfile[6][1]~q ),
	.datab(\process|datapath|RegUnit|Mux30~0_combout ),
	.datac(\process|controller|controller|RF_Rb_addr[1]~0_combout ),
	.datad(\process|datapath|RegUnit|regfile[7][1]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux30~1 .lut_mask = 16'hEC2C;
defparam \process|datapath|RegUnit|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N14
cycloneive_lcell_comb \process|datapath|RegUnit|regfile[2][1]~feeder (
// Equation(s):
// \process|datapath|RegUnit|regfile[2][1]~feeder_combout  = \process|datapath|RegUnit|regfile~151_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\process|datapath|RegUnit|regfile~151_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile[2][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[2][1]~feeder .lut_mask = 16'hFF00;
defparam \process|datapath|RegUnit|regfile[2][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y35_N15
dffeas \process|datapath|RegUnit|regfile[2][1] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|datapath|RegUnit|regfile[2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RegUnit|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[2][1] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N16
cycloneive_lcell_comb \process|datapath|RegUnit|regfile[0][1]~feeder (
// Equation(s):
// \process|datapath|RegUnit|regfile[0][1]~feeder_combout  = \process|datapath|RegUnit|regfile~151_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\process|datapath|RegUnit|regfile~151_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile[0][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[0][1]~feeder .lut_mask = 16'hFF00;
defparam \process|datapath|RegUnit|regfile[0][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y35_N17
dffeas \process|datapath|RegUnit|regfile[0][1] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|datapath|RegUnit|regfile[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RegUnit|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[0][1] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N18
cycloneive_lcell_comb \process|datapath|RegUnit|Mux30~4 (
// Equation(s):
// \process|datapath|RegUnit|Mux30~4_combout  = (\process|controller|controller|RF_Rb_addr[0]~1_combout  & (\process|controller|controller|RF_Rb_addr[1]~0_combout )) # (!\process|controller|controller|RF_Rb_addr[0]~1_combout  & 
// ((\process|controller|controller|RF_Rb_addr[1]~0_combout  & (\process|datapath|RegUnit|regfile[2][1]~q )) # (!\process|controller|controller|RF_Rb_addr[1]~0_combout  & ((\process|datapath|RegUnit|regfile[0][1]~q )))))

	.dataa(\process|controller|controller|RF_Rb_addr[0]~1_combout ),
	.datab(\process|controller|controller|RF_Rb_addr[1]~0_combout ),
	.datac(\process|datapath|RegUnit|regfile[2][1]~q ),
	.datad(\process|datapath|RegUnit|regfile[0][1]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux30~4 .lut_mask = 16'hD9C8;
defparam \process|datapath|RegUnit|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y35_N29
dffeas \process|datapath|RegUnit|regfile[3][1] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~151_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[3][1] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y35_N31
dffeas \process|datapath|RegUnit|regfile[1][1] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~151_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[1][1] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N18
cycloneive_lcell_comb \process|datapath|RegUnit|Mux30~5 (
// Equation(s):
// \process|datapath|RegUnit|Mux30~5_combout  = (\process|datapath|RegUnit|Mux30~4_combout  & ((\process|datapath|RegUnit|regfile[3][1]~q ) # ((!\process|controller|controller|RF_Rb_addr[0]~1_combout )))) # (!\process|datapath|RegUnit|Mux30~4_combout  & 
// (((\process|datapath|RegUnit|regfile[1][1]~q  & \process|controller|controller|RF_Rb_addr[0]~1_combout ))))

	.dataa(\process|datapath|RegUnit|Mux30~4_combout ),
	.datab(\process|datapath|RegUnit|regfile[3][1]~q ),
	.datac(\process|datapath|RegUnit|regfile[1][1]~q ),
	.datad(\process|controller|controller|RF_Rb_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux30~5_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux30~5 .lut_mask = 16'hD8AA;
defparam \process|datapath|RegUnit|Mux30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N6
cycloneive_lcell_comb \process|datapath|RegUnit|regfile[9][1]~feeder (
// Equation(s):
// \process|datapath|RegUnit|regfile[9][1]~feeder_combout  = \process|datapath|RegUnit|regfile~151_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\process|datapath|RegUnit|regfile~151_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile[9][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[9][1]~feeder .lut_mask = 16'hFF00;
defparam \process|datapath|RegUnit|regfile[9][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y35_N7
dffeas \process|datapath|RegUnit|regfile[9][1] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|datapath|RegUnit|regfile[9][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RegUnit|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[9][1] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[9][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y38_N11
dffeas \process|datapath|RegUnit|regfile[8][1] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~151_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[8][1] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[8][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y37_N15
dffeas \process|datapath|RegUnit|regfile[10][1] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~151_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[10][1] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[10][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N26
cycloneive_lcell_comb \process|datapath|RegUnit|Mux30~2 (
// Equation(s):
// \process|datapath|RegUnit|Mux30~2_combout  = (\process|controller|controller|RF_Rb_addr[1]~0_combout  & ((\process|controller|controller|RF_Rb_addr[0]~1_combout ) # ((\process|datapath|RegUnit|regfile[10][1]~q )))) # 
// (!\process|controller|controller|RF_Rb_addr[1]~0_combout  & (!\process|controller|controller|RF_Rb_addr[0]~1_combout  & (\process|datapath|RegUnit|regfile[8][1]~q )))

	.dataa(\process|controller|controller|RF_Rb_addr[1]~0_combout ),
	.datab(\process|controller|controller|RF_Rb_addr[0]~1_combout ),
	.datac(\process|datapath|RegUnit|regfile[8][1]~q ),
	.datad(\process|datapath|RegUnit|regfile[10][1]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux30~2 .lut_mask = 16'hBA98;
defparam \process|datapath|RegUnit|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y35_N19
dffeas \process|datapath|RegUnit|regfile[11][1] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~151_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[11][1] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[11][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N12
cycloneive_lcell_comb \process|datapath|RegUnit|Mux30~3 (
// Equation(s):
// \process|datapath|RegUnit|Mux30~3_combout  = (\process|controller|controller|RF_Rb_addr[0]~1_combout  & ((\process|datapath|RegUnit|Mux30~2_combout  & ((\process|datapath|RegUnit|regfile[11][1]~q ))) # (!\process|datapath|RegUnit|Mux30~2_combout  & 
// (\process|datapath|RegUnit|regfile[9][1]~q )))) # (!\process|controller|controller|RF_Rb_addr[0]~1_combout  & (((\process|datapath|RegUnit|Mux30~2_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[9][1]~q ),
	.datab(\process|controller|controller|RF_Rb_addr[0]~1_combout ),
	.datac(\process|datapath|RegUnit|Mux30~2_combout ),
	.datad(\process|datapath|RegUnit|regfile[11][1]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux30~3 .lut_mask = 16'hF838;
defparam \process|datapath|RegUnit|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N4
cycloneive_lcell_comb \process|datapath|RegUnit|Mux30~6 (
// Equation(s):
// \process|datapath|RegUnit|Mux30~6_combout  = (\process|controller|controller|RF_Rb_addr[2]~3_combout  & (((\process|controller|controller|RF_Rb_addr[3]~2_combout )))) # (!\process|controller|controller|RF_Rb_addr[2]~3_combout  & 
// ((\process|controller|controller|RF_Rb_addr[3]~2_combout  & ((\process|datapath|RegUnit|Mux30~3_combout ))) # (!\process|controller|controller|RF_Rb_addr[3]~2_combout  & (\process|datapath|RegUnit|Mux30~5_combout ))))

	.dataa(\process|controller|controller|RF_Rb_addr[2]~3_combout ),
	.datab(\process|datapath|RegUnit|Mux30~5_combout ),
	.datac(\process|controller|controller|RF_Rb_addr[3]~2_combout ),
	.datad(\process|datapath|RegUnit|Mux30~3_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux30~6_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux30~6 .lut_mask = 16'hF4A4;
defparam \process|datapath|RegUnit|Mux30~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y35_N3
dffeas \process|datapath|RegUnit|regfile[13][1] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~151_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[13][1] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[13][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N16
cycloneive_lcell_comb \process|datapath|RegUnit|regfile[12][1]~feeder (
// Equation(s):
// \process|datapath|RegUnit|regfile[12][1]~feeder_combout  = \process|datapath|RegUnit|regfile~151_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\process|datapath|RegUnit|regfile~151_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile[12][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[12][1]~feeder .lut_mask = 16'hFF00;
defparam \process|datapath|RegUnit|regfile[12][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y38_N17
dffeas \process|datapath|RegUnit|regfile[12][1] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|datapath|RegUnit|regfile[12][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RegUnit|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[12][1] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[12][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N2
cycloneive_lcell_comb \process|datapath|RegUnit|Mux30~7 (
// Equation(s):
// \process|datapath|RegUnit|Mux30~7_combout  = (\process|controller|controller|RF_Rb_addr[0]~1_combout  & ((\process|controller|controller|RF_Rb_addr[1]~0_combout ) # ((\process|datapath|RegUnit|regfile[13][1]~q )))) # 
// (!\process|controller|controller|RF_Rb_addr[0]~1_combout  & (!\process|controller|controller|RF_Rb_addr[1]~0_combout  & ((\process|datapath|RegUnit|regfile[12][1]~q ))))

	.dataa(\process|controller|controller|RF_Rb_addr[0]~1_combout ),
	.datab(\process|controller|controller|RF_Rb_addr[1]~0_combout ),
	.datac(\process|datapath|RegUnit|regfile[13][1]~q ),
	.datad(\process|datapath|RegUnit|regfile[12][1]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux30~7_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux30~7 .lut_mask = 16'hB9A8;
defparam \process|datapath|RegUnit|Mux30~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y33_N21
dffeas \process|datapath|RegUnit|regfile[15][1] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|datapath|RegUnit|regfile~151_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RegUnit|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[15][1] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[15][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y38_N21
dffeas \process|datapath|RegUnit|regfile[14][1] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~151_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[14][1] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[14][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N28
cycloneive_lcell_comb \process|datapath|RegUnit|Mux30~8 (
// Equation(s):
// \process|datapath|RegUnit|Mux30~8_combout  = (\process|controller|controller|RF_Rb_addr[1]~0_combout  & ((\process|datapath|RegUnit|Mux30~7_combout  & (\process|datapath|RegUnit|regfile[15][1]~q )) # (!\process|datapath|RegUnit|Mux30~7_combout  & 
// ((\process|datapath|RegUnit|regfile[14][1]~q ))))) # (!\process|controller|controller|RF_Rb_addr[1]~0_combout  & (\process|datapath|RegUnit|Mux30~7_combout ))

	.dataa(\process|controller|controller|RF_Rb_addr[1]~0_combout ),
	.datab(\process|datapath|RegUnit|Mux30~7_combout ),
	.datac(\process|datapath|RegUnit|regfile[15][1]~q ),
	.datad(\process|datapath|RegUnit|regfile[14][1]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux30~8_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux30~8 .lut_mask = 16'hE6C4;
defparam \process|datapath|RegUnit|Mux30~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N14
cycloneive_lcell_comb \process|datapath|RegUnit|Mux30~9 (
// Equation(s):
// \process|datapath|RegUnit|Mux30~9_combout  = (\process|controller|controller|RF_Rb_addr[2]~3_combout  & ((\process|datapath|RegUnit|Mux30~6_combout  & ((\process|datapath|RegUnit|Mux30~8_combout ))) # (!\process|datapath|RegUnit|Mux30~6_combout  & 
// (\process|datapath|RegUnit|Mux30~1_combout )))) # (!\process|controller|controller|RF_Rb_addr[2]~3_combout  & (((\process|datapath|RegUnit|Mux30~6_combout ))))

	.dataa(\process|controller|controller|RF_Rb_addr[2]~3_combout ),
	.datab(\process|datapath|RegUnit|Mux30~1_combout ),
	.datac(\process|datapath|RegUnit|Mux30~6_combout ),
	.datad(\process|datapath|RegUnit|Mux30~8_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux30~9_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux30~9 .lut_mask = 16'hF858;
defparam \process|datapath|RegUnit|Mux30~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N24
cycloneive_lcell_comb \process|datapath|ALUunit|Add0~25 (
// Equation(s):
// \process|datapath|ALUunit|Add0~25_combout  = \process|datapath|RegUnit|Mux30~9_combout  $ (\process|controller|controller|currentState.SUB~q )

	.dataa(gnd),
	.datab(\process|datapath|RegUnit|Mux30~9_combout ),
	.datac(\process|controller|controller|currentState.SUB~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\process|datapath|ALUunit|Add0~25_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|ALUunit|Add0~25 .lut_mask = 16'h3C3C;
defparam \process|datapath|ALUunit|Add0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N16
cycloneive_lcell_comb \process|datapath|RegUnit|Mux31~0 (
// Equation(s):
// \process|datapath|RegUnit|Mux31~0_combout  = (\process|controller|controller|RF_Rb_addr[2]~3_combout  & (\process|controller|controller|RF_Rb_addr[3]~2_combout )) # (!\process|controller|controller|RF_Rb_addr[2]~3_combout  & 
// ((\process|controller|controller|RF_Rb_addr[3]~2_combout  & (\process|datapath|RegUnit|regfile[10][0]~q )) # (!\process|controller|controller|RF_Rb_addr[3]~2_combout  & ((\process|datapath|RegUnit|regfile[2][0]~q )))))

	.dataa(\process|controller|controller|RF_Rb_addr[2]~3_combout ),
	.datab(\process|controller|controller|RF_Rb_addr[3]~2_combout ),
	.datac(\process|datapath|RegUnit|regfile[10][0]~q ),
	.datad(\process|datapath|RegUnit|regfile[2][0]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux31~0 .lut_mask = 16'hD9C8;
defparam \process|datapath|RegUnit|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N22
cycloneive_lcell_comb \process|datapath|RegUnit|Mux31~1 (
// Equation(s):
// \process|datapath|RegUnit|Mux31~1_combout  = (\process|datapath|RegUnit|Mux31~0_combout  & (((\process|datapath|RegUnit|regfile[14][0]~q ) # (!\process|controller|controller|RF_Rb_addr[2]~3_combout )))) # (!\process|datapath|RegUnit|Mux31~0_combout  & 
// (\process|datapath|RegUnit|regfile[6][0]~q  & ((\process|controller|controller|RF_Rb_addr[2]~3_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[6][0]~q ),
	.datab(\process|datapath|RegUnit|Mux31~0_combout ),
	.datac(\process|datapath|RegUnit|regfile[14][0]~q ),
	.datad(\process|controller|controller|RF_Rb_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux31~1 .lut_mask = 16'hE2CC;
defparam \process|datapath|RegUnit|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N10
cycloneive_lcell_comb \process|datapath|RegUnit|Mux31~7 (
// Equation(s):
// \process|datapath|RegUnit|Mux31~7_combout  = (\process|controller|controller|RF_Rb_addr[2]~3_combout  & (((\process|datapath|RegUnit|regfile[15][0]~q )) # (!\process|controller|controller|RF_Rb_addr[3]~2_combout ))) # 
// (!\process|controller|controller|RF_Rb_addr[2]~3_combout  & (\process|controller|controller|RF_Rb_addr[3]~2_combout  & (\process|datapath|RegUnit|regfile[11][0]~q )))

	.dataa(\process|controller|controller|RF_Rb_addr[2]~3_combout ),
	.datab(\process|controller|controller|RF_Rb_addr[3]~2_combout ),
	.datac(\process|datapath|RegUnit|regfile[11][0]~q ),
	.datad(\process|datapath|RegUnit|regfile[15][0]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux31~7_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux31~7 .lut_mask = 16'hEA62;
defparam \process|datapath|RegUnit|Mux31~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N28
cycloneive_lcell_comb \process|datapath|RegUnit|Mux31~8 (
// Equation(s):
// \process|datapath|RegUnit|Mux31~8_combout  = (\process|datapath|RegUnit|Mux31~7_combout  & ((\process|controller|controller|RF_Rb_addr[3]~2_combout ) # ((\process|datapath|RegUnit|regfile[7][0]~q )))) # (!\process|datapath|RegUnit|Mux31~7_combout  & 
// (!\process|controller|controller|RF_Rb_addr[3]~2_combout  & (\process|datapath|RegUnit|regfile[3][0]~q )))

	.dataa(\process|datapath|RegUnit|Mux31~7_combout ),
	.datab(\process|controller|controller|RF_Rb_addr[3]~2_combout ),
	.datac(\process|datapath|RegUnit|regfile[3][0]~q ),
	.datad(\process|datapath|RegUnit|regfile[7][0]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux31~8_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux31~8 .lut_mask = 16'hBA98;
defparam \process|datapath|RegUnit|Mux31~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N4
cycloneive_lcell_comb \process|datapath|RegUnit|Mux31~4 (
// Equation(s):
// \process|datapath|RegUnit|Mux31~4_combout  = (\process|controller|controller|RF_Rb_addr[3]~2_combout  & ((\process|controller|controller|RF_Rb_addr[2]~3_combout ) # ((\process|datapath|RegUnit|regfile[8][0]~q )))) # 
// (!\process|controller|controller|RF_Rb_addr[3]~2_combout  & (!\process|controller|controller|RF_Rb_addr[2]~3_combout  & ((\process|datapath|RegUnit|regfile[0][0]~q ))))

	.dataa(\process|controller|controller|RF_Rb_addr[3]~2_combout ),
	.datab(\process|controller|controller|RF_Rb_addr[2]~3_combout ),
	.datac(\process|datapath|RegUnit|regfile[8][0]~q ),
	.datad(\process|datapath|RegUnit|regfile[0][0]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux31~4 .lut_mask = 16'hB9A8;
defparam \process|datapath|RegUnit|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N18
cycloneive_lcell_comb \process|datapath|RegUnit|Mux31~5 (
// Equation(s):
// \process|datapath|RegUnit|Mux31~5_combout  = (\process|datapath|RegUnit|Mux31~4_combout  & (((\process|datapath|RegUnit|regfile[12][0]~q ) # (!\process|controller|controller|RF_Rb_addr[2]~3_combout )))) # (!\process|datapath|RegUnit|Mux31~4_combout  & 
// (\process|datapath|RegUnit|regfile[4][0]~q  & (\process|controller|controller|RF_Rb_addr[2]~3_combout )))

	.dataa(\process|datapath|RegUnit|regfile[4][0]~q ),
	.datab(\process|datapath|RegUnit|Mux31~4_combout ),
	.datac(\process|controller|controller|RF_Rb_addr[2]~3_combout ),
	.datad(\process|datapath|RegUnit|regfile[12][0]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux31~5 .lut_mask = 16'hEC2C;
defparam \process|datapath|RegUnit|Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N14
cycloneive_lcell_comb \process|datapath|RegUnit|Mux31~2 (
// Equation(s):
// \process|datapath|RegUnit|Mux31~2_combout  = (\process|controller|controller|RF_Rb_addr[2]~3_combout  & ((\process|datapath|RegUnit|regfile[13][0]~q ) # ((!\process|controller|controller|RF_Rb_addr[3]~2_combout )))) # 
// (!\process|controller|controller|RF_Rb_addr[2]~3_combout  & (((\process|datapath|RegUnit|regfile[9][0]~q  & \process|controller|controller|RF_Rb_addr[3]~2_combout ))))

	.dataa(\process|controller|controller|RF_Rb_addr[2]~3_combout ),
	.datab(\process|datapath|RegUnit|regfile[13][0]~q ),
	.datac(\process|datapath|RegUnit|regfile[9][0]~q ),
	.datad(\process|controller|controller|RF_Rb_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux31~2 .lut_mask = 16'hD8AA;
defparam \process|datapath|RegUnit|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N22
cycloneive_lcell_comb \process|datapath|RegUnit|Mux31~3 (
// Equation(s):
// \process|datapath|RegUnit|Mux31~3_combout  = (\process|controller|controller|RF_Rb_addr[3]~2_combout  & (\process|datapath|RegUnit|Mux31~2_combout )) # (!\process|controller|controller|RF_Rb_addr[3]~2_combout  & ((\process|datapath|RegUnit|Mux31~2_combout 
//  & (\process|datapath|RegUnit|regfile[5][0]~q )) # (!\process|datapath|RegUnit|Mux31~2_combout  & ((\process|datapath|RegUnit|regfile[1][0]~q )))))

	.dataa(\process|controller|controller|RF_Rb_addr[3]~2_combout ),
	.datab(\process|datapath|RegUnit|Mux31~2_combout ),
	.datac(\process|datapath|RegUnit|regfile[5][0]~q ),
	.datad(\process|datapath|RegUnit|regfile[1][0]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux31~3 .lut_mask = 16'hD9C8;
defparam \process|datapath|RegUnit|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N8
cycloneive_lcell_comb \process|datapath|RegUnit|Mux31~6 (
// Equation(s):
// \process|datapath|RegUnit|Mux31~6_combout  = (\process|controller|controller|RF_Rb_addr[1]~0_combout  & (((\process|controller|controller|RF_Rb_addr[0]~1_combout )))) # (!\process|controller|controller|RF_Rb_addr[1]~0_combout  & 
// ((\process|controller|controller|RF_Rb_addr[0]~1_combout  & ((\process|datapath|RegUnit|Mux31~3_combout ))) # (!\process|controller|controller|RF_Rb_addr[0]~1_combout  & (\process|datapath|RegUnit|Mux31~5_combout ))))

	.dataa(\process|controller|controller|RF_Rb_addr[1]~0_combout ),
	.datab(\process|datapath|RegUnit|Mux31~5_combout ),
	.datac(\process|controller|controller|RF_Rb_addr[0]~1_combout ),
	.datad(\process|datapath|RegUnit|Mux31~3_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux31~6_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux31~6 .lut_mask = 16'hF4A4;
defparam \process|datapath|RegUnit|Mux31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N14
cycloneive_lcell_comb \process|datapath|RegUnit|Mux31~9 (
// Equation(s):
// \process|datapath|RegUnit|Mux31~9_combout  = (\process|datapath|RegUnit|Mux31~6_combout  & (((\process|datapath|RegUnit|Mux31~8_combout ) # (!\process|controller|controller|RF_Rb_addr[1]~0_combout )))) # (!\process|datapath|RegUnit|Mux31~6_combout  & 
// (\process|datapath|RegUnit|Mux31~1_combout  & ((\process|controller|controller|RF_Rb_addr[1]~0_combout ))))

	.dataa(\process|datapath|RegUnit|Mux31~1_combout ),
	.datab(\process|datapath|RegUnit|Mux31~8_combout ),
	.datac(\process|datapath|RegUnit|Mux31~6_combout ),
	.datad(\process|controller|controller|RF_Rb_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux31~9_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux31~9 .lut_mask = 16'hCAF0;
defparam \process|datapath|RegUnit|Mux31~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N16
cycloneive_lcell_comb \process|datapath|ALUunit|Add0~26 (
// Equation(s):
// \process|datapath|ALUunit|Add0~26_combout  = \process|controller|controller|currentState.SUB~q  $ (\process|datapath|RegUnit|Mux31~9_combout )

	.dataa(gnd),
	.datab(\process|controller|controller|currentState.SUB~q ),
	.datac(\process|datapath|RegUnit|Mux31~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\process|datapath|ALUunit|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|ALUunit|Add0~26 .lut_mask = 16'h3C3C;
defparam \process|datapath|ALUunit|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N16
cycloneive_lcell_comb \process|datapath|ALUunit|Add0~28 (
// Equation(s):
// \process|datapath|ALUunit|Add0~28_cout  = CARRY(!\process|controller|controller|currentState.ADD~q )

	.dataa(\process|controller|controller|currentState.ADD~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\process|datapath|ALUunit|Add0~28_cout ));
// synopsys translate_off
defparam \process|datapath|ALUunit|Add0~28 .lut_mask = 16'h0055;
defparam \process|datapath|ALUunit|Add0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N18
cycloneive_lcell_comb \process|datapath|ALUunit|Add0~29 (
// Equation(s):
// \process|datapath|ALUunit|Add0~29_combout  = (\process|datapath|RegUnit|Mux15~9_combout  & ((\process|datapath|ALUunit|Add0~26_combout  & (\process|datapath|ALUunit|Add0~28_cout  & VCC)) # (!\process|datapath|ALUunit|Add0~26_combout  & 
// (!\process|datapath|ALUunit|Add0~28_cout )))) # (!\process|datapath|RegUnit|Mux15~9_combout  & ((\process|datapath|ALUunit|Add0~26_combout  & (!\process|datapath|ALUunit|Add0~28_cout )) # (!\process|datapath|ALUunit|Add0~26_combout  & 
// ((\process|datapath|ALUunit|Add0~28_cout ) # (GND)))))
// \process|datapath|ALUunit|Add0~30  = CARRY((\process|datapath|RegUnit|Mux15~9_combout  & (!\process|datapath|ALUunit|Add0~26_combout  & !\process|datapath|ALUunit|Add0~28_cout )) # (!\process|datapath|RegUnit|Mux15~9_combout  & 
// ((!\process|datapath|ALUunit|Add0~28_cout ) # (!\process|datapath|ALUunit|Add0~26_combout ))))

	.dataa(\process|datapath|RegUnit|Mux15~9_combout ),
	.datab(\process|datapath|ALUunit|Add0~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\process|datapath|ALUunit|Add0~28_cout ),
	.combout(\process|datapath|ALUunit|Add0~29_combout ),
	.cout(\process|datapath|ALUunit|Add0~30 ));
// synopsys translate_off
defparam \process|datapath|ALUunit|Add0~29 .lut_mask = 16'h9617;
defparam \process|datapath|ALUunit|Add0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N20
cycloneive_lcell_comb \process|datapath|ALUunit|Add0~31 (
// Equation(s):
// \process|datapath|ALUunit|Add0~31_combout  = ((\process|datapath|RegUnit|Mux14~9_combout  $ (\process|datapath|ALUunit|Add0~25_combout  $ (!\process|datapath|ALUunit|Add0~30 )))) # (GND)
// \process|datapath|ALUunit|Add0~32  = CARRY((\process|datapath|RegUnit|Mux14~9_combout  & ((\process|datapath|ALUunit|Add0~25_combout ) # (!\process|datapath|ALUunit|Add0~30 ))) # (!\process|datapath|RegUnit|Mux14~9_combout  & 
// (\process|datapath|ALUunit|Add0~25_combout  & !\process|datapath|ALUunit|Add0~30 )))

	.dataa(\process|datapath|RegUnit|Mux14~9_combout ),
	.datab(\process|datapath|ALUunit|Add0~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\process|datapath|ALUunit|Add0~30 ),
	.combout(\process|datapath|ALUunit|Add0~31_combout ),
	.cout(\process|datapath|ALUunit|Add0~32 ));
// synopsys translate_off
defparam \process|datapath|ALUunit|Add0~31 .lut_mask = 16'h698E;
defparam \process|datapath|ALUunit|Add0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N22
cycloneive_lcell_comb \process|datapath|ALUunit|Add0~33 (
// Equation(s):
// \process|datapath|ALUunit|Add0~33_combout  = (\process|datapath|RegUnit|Mux13~9_combout  & ((\process|datapath|ALUunit|Add0~24_combout  & (\process|datapath|ALUunit|Add0~32  & VCC)) # (!\process|datapath|ALUunit|Add0~24_combout  & 
// (!\process|datapath|ALUunit|Add0~32 )))) # (!\process|datapath|RegUnit|Mux13~9_combout  & ((\process|datapath|ALUunit|Add0~24_combout  & (!\process|datapath|ALUunit|Add0~32 )) # (!\process|datapath|ALUunit|Add0~24_combout  & 
// ((\process|datapath|ALUunit|Add0~32 ) # (GND)))))
// \process|datapath|ALUunit|Add0~34  = CARRY((\process|datapath|RegUnit|Mux13~9_combout  & (!\process|datapath|ALUunit|Add0~24_combout  & !\process|datapath|ALUunit|Add0~32 )) # (!\process|datapath|RegUnit|Mux13~9_combout  & 
// ((!\process|datapath|ALUunit|Add0~32 ) # (!\process|datapath|ALUunit|Add0~24_combout ))))

	.dataa(\process|datapath|RegUnit|Mux13~9_combout ),
	.datab(\process|datapath|ALUunit|Add0~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\process|datapath|ALUunit|Add0~32 ),
	.combout(\process|datapath|ALUunit|Add0~33_combout ),
	.cout(\process|datapath|ALUunit|Add0~34 ));
// synopsys translate_off
defparam \process|datapath|ALUunit|Add0~33 .lut_mask = 16'h9617;
defparam \process|datapath|ALUunit|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N24
cycloneive_lcell_comb \process|datapath|ALUunit|Add0~35 (
// Equation(s):
// \process|datapath|ALUunit|Add0~35_combout  = ((\process|datapath|ALUunit|Add0~23_combout  $ (\process|datapath|RegUnit|Mux12~9_combout  $ (!\process|datapath|ALUunit|Add0~34 )))) # (GND)
// \process|datapath|ALUunit|Add0~36  = CARRY((\process|datapath|ALUunit|Add0~23_combout  & ((\process|datapath|RegUnit|Mux12~9_combout ) # (!\process|datapath|ALUunit|Add0~34 ))) # (!\process|datapath|ALUunit|Add0~23_combout  & 
// (\process|datapath|RegUnit|Mux12~9_combout  & !\process|datapath|ALUunit|Add0~34 )))

	.dataa(\process|datapath|ALUunit|Add0~23_combout ),
	.datab(\process|datapath|RegUnit|Mux12~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\process|datapath|ALUunit|Add0~34 ),
	.combout(\process|datapath|ALUunit|Add0~35_combout ),
	.cout(\process|datapath|ALUunit|Add0~36 ));
// synopsys translate_off
defparam \process|datapath|ALUunit|Add0~35 .lut_mask = 16'h698E;
defparam \process|datapath|ALUunit|Add0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N6
cycloneive_lcell_comb \process|datapath|ALUunit|Add0~70 (
// Equation(s):
// \process|datapath|ALUunit|Add0~70_combout  = (\process|datapath|ALUunit|Add0~35_combout  & ((\process|controller|controller|currentState.SUB~q ) # (\process|controller|controller|currentState.ADD~q )))

	.dataa(gnd),
	.datab(\process|controller|controller|currentState.SUB~q ),
	.datac(\process|controller|controller|currentState.ADD~q ),
	.datad(\process|datapath|ALUunit|Add0~35_combout ),
	.cin(gnd),
	.combout(\process|datapath|ALUunit|Add0~70_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|ALUunit|Add0~70 .lut_mask = 16'hFC00;
defparam \process|datapath|ALUunit|Add0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N14
cycloneive_lcell_comb \process|controller|controller|RF_Ra_addr[2]~3 (
// Equation(s):
// \process|controller|controller|RF_Ra_addr[2]~3_combout  = (\process|controller|instrucReg|outData [10] & ((\process|controller|controller|currentState.STORE~q ) # ((\process|controller|controller|currentState.SUB~q ) # 
// (\process|controller|controller|currentState.ADD~q ))))

	.dataa(\process|controller|instrucReg|outData [10]),
	.datab(\process|controller|controller|currentState.STORE~q ),
	.datac(\process|controller|controller|currentState.SUB~q ),
	.datad(\process|controller|controller|currentState.ADD~q ),
	.cin(gnd),
	.combout(\process|controller|controller|RF_Ra_addr[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|controller|RF_Ra_addr[2]~3 .lut_mask = 16'hAAA8;
defparam \process|controller|controller|RF_Ra_addr[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N20
cycloneive_lcell_comb \process|controller|controller|RF_Ra_addr[3]~2 (
// Equation(s):
// \process|controller|controller|RF_Ra_addr[3]~2_combout  = (\process|controller|instrucReg|outData [11] & ((\process|controller|controller|currentState.STORE~q ) # ((\process|controller|controller|currentState.SUB~q ) # 
// (\process|controller|controller|currentState.ADD~q ))))

	.dataa(\process|controller|instrucReg|outData [11]),
	.datab(\process|controller|controller|currentState.STORE~q ),
	.datac(\process|controller|controller|currentState.SUB~q ),
	.datad(\process|controller|controller|currentState.ADD~q ),
	.cin(gnd),
	.combout(\process|controller|controller|RF_Ra_addr[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|controller|RF_Ra_addr[3]~2 .lut_mask = 16'hAAA8;
defparam \process|controller|controller|RF_Ra_addr[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N0
cycloneive_lcell_comb \process|controller|controller|RF_Ra_addr[1]~0 (
// Equation(s):
// \process|controller|controller|RF_Ra_addr[1]~0_combout  = (\process|controller|instrucReg|outData [9] & ((\process|controller|controller|currentState.SUB~q ) # ((\process|controller|controller|currentState.STORE~q ) # 
// (\process|controller|controller|currentState.ADD~q ))))

	.dataa(\process|controller|controller|currentState.SUB~q ),
	.datab(\process|controller|controller|currentState.STORE~q ),
	.datac(\process|controller|instrucReg|outData [9]),
	.datad(\process|controller|controller|currentState.ADD~q ),
	.cin(gnd),
	.combout(\process|controller|controller|RF_Ra_addr[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|controller|RF_Ra_addr[1]~0 .lut_mask = 16'hF0E0;
defparam \process|controller|controller|RF_Ra_addr[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N19
dffeas \process|datapath|RegUnit|regfile[15][6] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~91_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[15][6] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[15][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y36_N25
dffeas \process|datapath|RegUnit|regfile[7][6] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~91_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[7][6] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[7][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y35_N25
dffeas \process|datapath|RegUnit|regfile[3][6] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~91_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[3][6] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y35_N31
dffeas \process|datapath|RegUnit|regfile[11][6] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~91_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[11][6] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[11][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N30
cycloneive_lcell_comb \process|datapath|RegUnit|Mux25~7 (
// Equation(s):
// \process|datapath|RegUnit|Mux25~7_combout  = (\process|controller|controller|RF_Rb_addr[2]~3_combout  & (((\process|controller|controller|RF_Rb_addr[3]~2_combout )))) # (!\process|controller|controller|RF_Rb_addr[2]~3_combout  & 
// ((\process|controller|controller|RF_Rb_addr[3]~2_combout  & ((\process|datapath|RegUnit|regfile[11][6]~q ))) # (!\process|controller|controller|RF_Rb_addr[3]~2_combout  & (\process|datapath|RegUnit|regfile[3][6]~q ))))

	.dataa(\process|controller|controller|RF_Rb_addr[2]~3_combout ),
	.datab(\process|datapath|RegUnit|regfile[3][6]~q ),
	.datac(\process|datapath|RegUnit|regfile[11][6]~q ),
	.datad(\process|controller|controller|RF_Rb_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux25~7_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux25~7 .lut_mask = 16'hFA44;
defparam \process|datapath|RegUnit|Mux25~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N20
cycloneive_lcell_comb \process|datapath|RegUnit|Mux25~8 (
// Equation(s):
// \process|datapath|RegUnit|Mux25~8_combout  = (\process|datapath|RegUnit|Mux25~7_combout  & ((\process|datapath|RegUnit|regfile[15][6]~q ) # ((!\process|controller|controller|RF_Rb_addr[2]~3_combout )))) # (!\process|datapath|RegUnit|Mux25~7_combout  & 
// (((\process|datapath|RegUnit|regfile[7][6]~q  & \process|controller|controller|RF_Rb_addr[2]~3_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[15][6]~q ),
	.datab(\process|datapath|RegUnit|regfile[7][6]~q ),
	.datac(\process|datapath|RegUnit|Mux25~7_combout ),
	.datad(\process|controller|controller|RF_Rb_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux25~8_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux25~8 .lut_mask = 16'hACF0;
defparam \process|datapath|RegUnit|Mux25~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y38_N25
dffeas \process|datapath|RegUnit|regfile[0][6] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~91_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[0][6] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y36_N1
dffeas \process|datapath|RegUnit|regfile[4][6] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~91_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[4][6] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N0
cycloneive_lcell_comb \process|datapath|RegUnit|Mux25~4 (
// Equation(s):
// \process|datapath|RegUnit|Mux25~4_combout  = (\process|controller|controller|RF_Rb_addr[2]~3_combout  & (((\process|datapath|RegUnit|regfile[4][6]~q ) # (\process|controller|controller|RF_Rb_addr[3]~2_combout )))) # 
// (!\process|controller|controller|RF_Rb_addr[2]~3_combout  & (\process|datapath|RegUnit|regfile[0][6]~q  & ((!\process|controller|controller|RF_Rb_addr[3]~2_combout ))))

	.dataa(\process|controller|controller|RF_Rb_addr[2]~3_combout ),
	.datab(\process|datapath|RegUnit|regfile[0][6]~q ),
	.datac(\process|datapath|RegUnit|regfile[4][6]~q ),
	.datad(\process|controller|controller|RF_Rb_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux25~4 .lut_mask = 16'hAAE4;
defparam \process|datapath|RegUnit|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y38_N11
dffeas \process|datapath|RegUnit|regfile[12][6] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~91_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[12][6] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[12][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N16
cycloneive_lcell_comb \process|datapath|RegUnit|Mux25~5 (
// Equation(s):
// \process|datapath|RegUnit|Mux25~5_combout  = (\process|controller|controller|RF_Rb_addr[3]~2_combout  & ((\process|datapath|RegUnit|Mux25~4_combout  & ((\process|datapath|RegUnit|regfile[12][6]~q ))) # (!\process|datapath|RegUnit|Mux25~4_combout  & 
// (\process|datapath|RegUnit|regfile[8][6]~q )))) # (!\process|controller|controller|RF_Rb_addr[3]~2_combout  & (\process|datapath|RegUnit|Mux25~4_combout ))

	.dataa(\process|controller|controller|RF_Rb_addr[3]~2_combout ),
	.datab(\process|datapath|RegUnit|Mux25~4_combout ),
	.datac(\process|datapath|RegUnit|regfile[8][6]~q ),
	.datad(\process|datapath|RegUnit|regfile[12][6]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux25~5_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux25~5 .lut_mask = 16'hEC64;
defparam \process|datapath|RegUnit|Mux25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y38_N23
dffeas \process|datapath|RegUnit|regfile[14][6] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~91_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[14][6] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[14][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y37_N27
dffeas \process|datapath|RegUnit|regfile[2][6] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~91_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[2][6] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y37_N1
dffeas \process|datapath|RegUnit|regfile[6][6] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~91_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[6][6] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N14
cycloneive_lcell_comb \process|datapath|RegUnit|Mux25~2 (
// Equation(s):
// \process|datapath|RegUnit|Mux25~2_combout  = (\process|controller|controller|RF_Rb_addr[2]~3_combout  & (((\process|controller|controller|RF_Rb_addr[3]~2_combout ) # (\process|datapath|RegUnit|regfile[6][6]~q )))) # 
// (!\process|controller|controller|RF_Rb_addr[2]~3_combout  & (\process|datapath|RegUnit|regfile[2][6]~q  & (!\process|controller|controller|RF_Rb_addr[3]~2_combout )))

	.dataa(\process|datapath|RegUnit|regfile[2][6]~q ),
	.datab(\process|controller|controller|RF_Rb_addr[2]~3_combout ),
	.datac(\process|controller|controller|RF_Rb_addr[3]~2_combout ),
	.datad(\process|datapath|RegUnit|regfile[6][6]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux25~2 .lut_mask = 16'hCEC2;
defparam \process|datapath|RegUnit|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y38_N13
dffeas \process|datapath|RegUnit|regfile[10][6] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~91_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[10][6] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[10][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N8
cycloneive_lcell_comb \process|datapath|RegUnit|Mux25~3 (
// Equation(s):
// \process|datapath|RegUnit|Mux25~3_combout  = (\process|datapath|RegUnit|Mux25~2_combout  & ((\process|datapath|RegUnit|regfile[14][6]~q ) # ((!\process|controller|controller|RF_Rb_addr[3]~2_combout )))) # (!\process|datapath|RegUnit|Mux25~2_combout  & 
// (((\process|controller|controller|RF_Rb_addr[3]~2_combout  & \process|datapath|RegUnit|regfile[10][6]~q ))))

	.dataa(\process|datapath|RegUnit|regfile[14][6]~q ),
	.datab(\process|datapath|RegUnit|Mux25~2_combout ),
	.datac(\process|controller|controller|RF_Rb_addr[3]~2_combout ),
	.datad(\process|datapath|RegUnit|regfile[10][6]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux25~3 .lut_mask = 16'hBC8C;
defparam \process|datapath|RegUnit|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N26
cycloneive_lcell_comb \process|datapath|RegUnit|Mux25~6 (
// Equation(s):
// \process|datapath|RegUnit|Mux25~6_combout  = (\process|controller|controller|RF_Rb_addr[1]~0_combout  & (((\process|datapath|RegUnit|Mux25~3_combout ) # (\process|controller|controller|RF_Rb_addr[0]~1_combout )))) # 
// (!\process|controller|controller|RF_Rb_addr[1]~0_combout  & (\process|datapath|RegUnit|Mux25~5_combout  & ((!\process|controller|controller|RF_Rb_addr[0]~1_combout ))))

	.dataa(\process|datapath|RegUnit|Mux25~5_combout ),
	.datab(\process|controller|controller|RF_Rb_addr[1]~0_combout ),
	.datac(\process|datapath|RegUnit|Mux25~3_combout ),
	.datad(\process|controller|controller|RF_Rb_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux25~6_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux25~6 .lut_mask = 16'hCCE2;
defparam \process|datapath|RegUnit|Mux25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y35_N23
dffeas \process|datapath|RegUnit|regfile[13][6] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~91_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[13][6] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[13][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y35_N13
dffeas \process|datapath|RegUnit|regfile[5][6] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~91_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[5][6] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y35_N29
dffeas \process|datapath|RegUnit|regfile[1][6] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~91_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[1][6] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y35_N11
dffeas \process|datapath|RegUnit|regfile[9][6] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~91_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[9][6] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[9][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N10
cycloneive_lcell_comb \process|datapath|RegUnit|Mux25~0 (
// Equation(s):
// \process|datapath|RegUnit|Mux25~0_combout  = (\process|controller|controller|RF_Rb_addr[2]~3_combout  & (((\process|controller|controller|RF_Rb_addr[3]~2_combout )))) # (!\process|controller|controller|RF_Rb_addr[2]~3_combout  & 
// ((\process|controller|controller|RF_Rb_addr[3]~2_combout  & ((\process|datapath|RegUnit|regfile[9][6]~q ))) # (!\process|controller|controller|RF_Rb_addr[3]~2_combout  & (\process|datapath|RegUnit|regfile[1][6]~q ))))

	.dataa(\process|controller|controller|RF_Rb_addr[2]~3_combout ),
	.datab(\process|datapath|RegUnit|regfile[1][6]~q ),
	.datac(\process|datapath|RegUnit|regfile[9][6]~q ),
	.datad(\process|controller|controller|RF_Rb_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux25~0 .lut_mask = 16'hFA44;
defparam \process|datapath|RegUnit|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N12
cycloneive_lcell_comb \process|datapath|RegUnit|Mux25~1 (
// Equation(s):
// \process|datapath|RegUnit|Mux25~1_combout  = (\process|controller|controller|RF_Rb_addr[2]~3_combout  & ((\process|datapath|RegUnit|Mux25~0_combout  & (\process|datapath|RegUnit|regfile[13][6]~q )) # (!\process|datapath|RegUnit|Mux25~0_combout  & 
// ((\process|datapath|RegUnit|regfile[5][6]~q ))))) # (!\process|controller|controller|RF_Rb_addr[2]~3_combout  & (((\process|datapath|RegUnit|Mux25~0_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[13][6]~q ),
	.datab(\process|controller|controller|RF_Rb_addr[2]~3_combout ),
	.datac(\process|datapath|RegUnit|regfile[5][6]~q ),
	.datad(\process|datapath|RegUnit|Mux25~0_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux25~1 .lut_mask = 16'hBBC0;
defparam \process|datapath|RegUnit|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N30
cycloneive_lcell_comb \process|datapath|RegUnit|Mux25~9 (
// Equation(s):
// \process|datapath|RegUnit|Mux25~9_combout  = (\process|controller|controller|RF_Rb_addr[0]~1_combout  & ((\process|datapath|RegUnit|Mux25~6_combout  & (\process|datapath|RegUnit|Mux25~8_combout )) # (!\process|datapath|RegUnit|Mux25~6_combout  & 
// ((\process|datapath|RegUnit|Mux25~1_combout ))))) # (!\process|controller|controller|RF_Rb_addr[0]~1_combout  & (((\process|datapath|RegUnit|Mux25~6_combout ))))

	.dataa(\process|controller|controller|RF_Rb_addr[0]~1_combout ),
	.datab(\process|datapath|RegUnit|Mux25~8_combout ),
	.datac(\process|datapath|RegUnit|Mux25~6_combout ),
	.datad(\process|datapath|RegUnit|Mux25~1_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux25~9_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux25~9 .lut_mask = 16'hDAD0;
defparam \process|datapath|RegUnit|Mux25~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y29_N2
cycloneive_lcell_comb \process|datapath|ALUunit|Add0~20 (
// Equation(s):
// \process|datapath|ALUunit|Add0~20_combout  = \process|datapath|RegUnit|Mux25~9_combout  $ (\process|controller|controller|currentState.SUB~q )

	.dataa(gnd),
	.datab(\process|datapath|RegUnit|Mux25~9_combout ),
	.datac(gnd),
	.datad(\process|controller|controller|currentState.SUB~q ),
	.cin(gnd),
	.combout(\process|datapath|ALUunit|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|ALUunit|Add0~20 .lut_mask = 16'h33CC;
defparam \process|datapath|ALUunit|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y33_N5
dffeas \process|datapath|RegUnit|regfile[15][5] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|datapath|RegUnit|regfile~103_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RegUnit|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[15][5] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[15][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y35_N5
dffeas \process|datapath|RegUnit|regfile[13][5] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~103_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[13][5] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[13][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y37_N19
dffeas \process|datapath|RegUnit|regfile[12][5] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~103_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[12][5] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[12][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N4
cycloneive_lcell_comb \process|datapath|RegUnit|Mux26~7 (
// Equation(s):
// \process|datapath|RegUnit|Mux26~7_combout  = (\process|controller|controller|RF_Rb_addr[0]~1_combout  & ((\process|controller|controller|RF_Rb_addr[1]~0_combout ) # ((\process|datapath|RegUnit|regfile[13][5]~q )))) # 
// (!\process|controller|controller|RF_Rb_addr[0]~1_combout  & (!\process|controller|controller|RF_Rb_addr[1]~0_combout  & ((\process|datapath|RegUnit|regfile[12][5]~q ))))

	.dataa(\process|controller|controller|RF_Rb_addr[0]~1_combout ),
	.datab(\process|controller|controller|RF_Rb_addr[1]~0_combout ),
	.datac(\process|datapath|RegUnit|regfile[13][5]~q ),
	.datad(\process|datapath|RegUnit|regfile[12][5]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux26~7_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux26~7 .lut_mask = 16'hB9A8;
defparam \process|datapath|RegUnit|Mux26~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y37_N25
dffeas \process|datapath|RegUnit|regfile[14][5] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~103_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[14][5] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[14][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N28
cycloneive_lcell_comb \process|datapath|RegUnit|Mux26~8 (
// Equation(s):
// \process|datapath|RegUnit|Mux26~8_combout  = (\process|controller|controller|RF_Rb_addr[1]~0_combout  & ((\process|datapath|RegUnit|Mux26~7_combout  & (\process|datapath|RegUnit|regfile[15][5]~q )) # (!\process|datapath|RegUnit|Mux26~7_combout  & 
// ((\process|datapath|RegUnit|regfile[14][5]~q ))))) # (!\process|controller|controller|RF_Rb_addr[1]~0_combout  & (((\process|datapath|RegUnit|Mux26~7_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[15][5]~q ),
	.datab(\process|controller|controller|RF_Rb_addr[1]~0_combout ),
	.datac(\process|datapath|RegUnit|Mux26~7_combout ),
	.datad(\process|datapath|RegUnit|regfile[14][5]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux26~8_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux26~8 .lut_mask = 16'hBCB0;
defparam \process|datapath|RegUnit|Mux26~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y36_N3
dffeas \process|datapath|RegUnit|regfile[11][5] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~103_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[11][5] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[11][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y38_N7
dffeas \process|datapath|RegUnit|regfile[8][5] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~103_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[8][5] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[8][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y34_N25
dffeas \process|datapath|RegUnit|regfile[10][5] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~103_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[10][5] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[10][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N24
cycloneive_lcell_comb \process|datapath|RegUnit|Mux26~2 (
// Equation(s):
// \process|datapath|RegUnit|Mux26~2_combout  = (\process|controller|controller|RF_Rb_addr[1]~0_combout  & (((\process|datapath|RegUnit|regfile[10][5]~q ) # (\process|controller|controller|RF_Rb_addr[0]~1_combout )))) # 
// (!\process|controller|controller|RF_Rb_addr[1]~0_combout  & (\process|datapath|RegUnit|regfile[8][5]~q  & ((!\process|controller|controller|RF_Rb_addr[0]~1_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[8][5]~q ),
	.datab(\process|controller|controller|RF_Rb_addr[1]~0_combout ),
	.datac(\process|datapath|RegUnit|regfile[10][5]~q ),
	.datad(\process|controller|controller|RF_Rb_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux26~2 .lut_mask = 16'hCCE2;
defparam \process|datapath|RegUnit|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y34_N15
dffeas \process|datapath|RegUnit|regfile[9][5] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~103_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[9][5] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[9][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N14
cycloneive_lcell_comb \process|datapath|RegUnit|Mux26~3 (
// Equation(s):
// \process|datapath|RegUnit|Mux26~3_combout  = (\process|datapath|RegUnit|Mux26~2_combout  & ((\process|datapath|RegUnit|regfile[11][5]~q ) # ((!\process|controller|controller|RF_Rb_addr[0]~1_combout )))) # (!\process|datapath|RegUnit|Mux26~2_combout  & 
// (((\process|datapath|RegUnit|regfile[9][5]~q  & \process|controller|controller|RF_Rb_addr[0]~1_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[11][5]~q ),
	.datab(\process|datapath|RegUnit|Mux26~2_combout ),
	.datac(\process|datapath|RegUnit|regfile[9][5]~q ),
	.datad(\process|controller|controller|RF_Rb_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux26~3 .lut_mask = 16'hB8CC;
defparam \process|datapath|RegUnit|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y37_N21
dffeas \process|datapath|RegUnit|regfile[2][5] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~103_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[2][5] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N0
cycloneive_lcell_comb \process|datapath|RegUnit|regfile[0][5]~feeder (
// Equation(s):
// \process|datapath|RegUnit|regfile[0][5]~feeder_combout  = \process|datapath|RegUnit|regfile~103_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\process|datapath|RegUnit|regfile~103_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile[0][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[0][5]~feeder .lut_mask = 16'hFF00;
defparam \process|datapath|RegUnit|regfile[0][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y38_N1
dffeas \process|datapath|RegUnit|regfile[0][5] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|datapath|RegUnit|regfile[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RegUnit|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[0][5] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N20
cycloneive_lcell_comb \process|datapath|RegUnit|Mux26~4 (
// Equation(s):
// \process|datapath|RegUnit|Mux26~4_combout  = (\process|controller|controller|RF_Rb_addr[1]~0_combout  & ((\process|controller|controller|RF_Rb_addr[0]~1_combout ) # ((\process|datapath|RegUnit|regfile[2][5]~q )))) # 
// (!\process|controller|controller|RF_Rb_addr[1]~0_combout  & (!\process|controller|controller|RF_Rb_addr[0]~1_combout  & ((\process|datapath|RegUnit|regfile[0][5]~q ))))

	.dataa(\process|controller|controller|RF_Rb_addr[1]~0_combout ),
	.datab(\process|controller|controller|RF_Rb_addr[0]~1_combout ),
	.datac(\process|datapath|RegUnit|regfile[2][5]~q ),
	.datad(\process|datapath|RegUnit|regfile[0][5]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux26~4 .lut_mask = 16'hB9A8;
defparam \process|datapath|RegUnit|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y33_N11
dffeas \process|datapath|RegUnit|regfile[1][5] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~103_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[1][5] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y36_N29
dffeas \process|datapath|RegUnit|regfile[3][5] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~103_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[3][5] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N6
cycloneive_lcell_comb \process|datapath|RegUnit|Mux26~5 (
// Equation(s):
// \process|datapath|RegUnit|Mux26~5_combout  = (\process|datapath|RegUnit|Mux26~4_combout  & (((\process|datapath|RegUnit|regfile[3][5]~q ) # (!\process|controller|controller|RF_Rb_addr[0]~1_combout )))) # (!\process|datapath|RegUnit|Mux26~4_combout  & 
// (\process|datapath|RegUnit|regfile[1][5]~q  & (\process|controller|controller|RF_Rb_addr[0]~1_combout )))

	.dataa(\process|datapath|RegUnit|Mux26~4_combout ),
	.datab(\process|datapath|RegUnit|regfile[1][5]~q ),
	.datac(\process|controller|controller|RF_Rb_addr[0]~1_combout ),
	.datad(\process|datapath|RegUnit|regfile[3][5]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux26~5_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux26~5 .lut_mask = 16'hEA4A;
defparam \process|datapath|RegUnit|Mux26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N26
cycloneive_lcell_comb \process|datapath|RegUnit|Mux26~6 (
// Equation(s):
// \process|datapath|RegUnit|Mux26~6_combout  = (\process|controller|controller|RF_Rb_addr[3]~2_combout  & ((\process|controller|controller|RF_Rb_addr[2]~3_combout ) # ((\process|datapath|RegUnit|Mux26~3_combout )))) # 
// (!\process|controller|controller|RF_Rb_addr[3]~2_combout  & (!\process|controller|controller|RF_Rb_addr[2]~3_combout  & ((\process|datapath|RegUnit|Mux26~5_combout ))))

	.dataa(\process|controller|controller|RF_Rb_addr[3]~2_combout ),
	.datab(\process|controller|controller|RF_Rb_addr[2]~3_combout ),
	.datac(\process|datapath|RegUnit|Mux26~3_combout ),
	.datad(\process|datapath|RegUnit|Mux26~5_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux26~6_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux26~6 .lut_mask = 16'hB9A8;
defparam \process|datapath|RegUnit|Mux26~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y36_N11
dffeas \process|datapath|RegUnit|regfile[5][5] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~103_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[5][5] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[5][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N10
cycloneive_lcell_comb \process|datapath|RegUnit|Mux26~0 (
// Equation(s):
// \process|datapath|RegUnit|Mux26~0_combout  = (\process|controller|controller|RF_Rb_addr[0]~1_combout  & ((\process|controller|controller|RF_Rb_addr[1]~0_combout ) # ((\process|datapath|RegUnit|regfile[5][5]~q )))) # 
// (!\process|controller|controller|RF_Rb_addr[0]~1_combout  & (!\process|controller|controller|RF_Rb_addr[1]~0_combout  & ((\process|datapath|RegUnit|regfile[4][5]~q ))))

	.dataa(\process|controller|controller|RF_Rb_addr[0]~1_combout ),
	.datab(\process|controller|controller|RF_Rb_addr[1]~0_combout ),
	.datac(\process|datapath|RegUnit|regfile[5][5]~q ),
	.datad(\process|datapath|RegUnit|regfile[4][5]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux26~0 .lut_mask = 16'hB9A8;
defparam \process|datapath|RegUnit|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N8
cycloneive_lcell_comb \process|datapath|RegUnit|regfile[6][5]~feeder (
// Equation(s):
// \process|datapath|RegUnit|regfile[6][5]~feeder_combout  = \process|datapath|RegUnit|regfile~103_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\process|datapath|RegUnit|regfile~103_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile[6][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[6][5]~feeder .lut_mask = 16'hFF00;
defparam \process|datapath|RegUnit|regfile[6][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y37_N9
dffeas \process|datapath|RegUnit|regfile[6][5] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|datapath|RegUnit|regfile[6][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RegUnit|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[6][5] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y36_N27
dffeas \process|datapath|RegUnit|regfile[7][5] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~103_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[7][5] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[7][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N16
cycloneive_lcell_comb \process|datapath|RegUnit|Mux26~1 (
// Equation(s):
// \process|datapath|RegUnit|Mux26~1_combout  = (\process|datapath|RegUnit|Mux26~0_combout  & (((\process|datapath|RegUnit|regfile[7][5]~q )) # (!\process|controller|controller|RF_Rb_addr[1]~0_combout ))) # (!\process|datapath|RegUnit|Mux26~0_combout  & 
// (\process|controller|controller|RF_Rb_addr[1]~0_combout  & (\process|datapath|RegUnit|regfile[6][5]~q )))

	.dataa(\process|datapath|RegUnit|Mux26~0_combout ),
	.datab(\process|controller|controller|RF_Rb_addr[1]~0_combout ),
	.datac(\process|datapath|RegUnit|regfile[6][5]~q ),
	.datad(\process|datapath|RegUnit|regfile[7][5]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux26~1 .lut_mask = 16'hEA62;
defparam \process|datapath|RegUnit|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N6
cycloneive_lcell_comb \process|datapath|RegUnit|Mux26~9 (
// Equation(s):
// \process|datapath|RegUnit|Mux26~9_combout  = (\process|controller|controller|RF_Rb_addr[2]~3_combout  & ((\process|datapath|RegUnit|Mux26~6_combout  & (\process|datapath|RegUnit|Mux26~8_combout )) # (!\process|datapath|RegUnit|Mux26~6_combout  & 
// ((\process|datapath|RegUnit|Mux26~1_combout ))))) # (!\process|controller|controller|RF_Rb_addr[2]~3_combout  & (((\process|datapath|RegUnit|Mux26~6_combout ))))

	.dataa(\process|controller|controller|RF_Rb_addr[2]~3_combout ),
	.datab(\process|datapath|RegUnit|Mux26~8_combout ),
	.datac(\process|datapath|RegUnit|Mux26~6_combout ),
	.datad(\process|datapath|RegUnit|Mux26~1_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux26~9_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux26~9 .lut_mask = 16'hDAD0;
defparam \process|datapath|RegUnit|Mux26~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y29_N12
cycloneive_lcell_comb \process|datapath|ALUunit|Add0~21 (
// Equation(s):
// \process|datapath|ALUunit|Add0~21_combout  = \process|datapath|RegUnit|Mux26~9_combout  $ (\process|controller|controller|currentState.SUB~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\process|datapath|RegUnit|Mux26~9_combout ),
	.datad(\process|controller|controller|currentState.SUB~q ),
	.cin(gnd),
	.combout(\process|datapath|ALUunit|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|ALUunit|Add0~21 .lut_mask = 16'h0FF0;
defparam \process|datapath|ALUunit|Add0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y37_N13
dffeas \process|datapath|RegUnit|regfile[13][4] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~115_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[13][4] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[13][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y35_N25
dffeas \process|datapath|RegUnit|regfile[1][4] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~115_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[1][4] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y37_N17
dffeas \process|datapath|RegUnit|regfile[5][4] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~115_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[5][4] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N22
cycloneive_lcell_comb \process|datapath|RegUnit|Mux27~2 (
// Equation(s):
// \process|datapath|RegUnit|Mux27~2_combout  = (\process|controller|controller|RF_Rb_addr[3]~2_combout  & (\process|controller|controller|RF_Rb_addr[2]~3_combout )) # (!\process|controller|controller|RF_Rb_addr[3]~2_combout  & 
// ((\process|controller|controller|RF_Rb_addr[2]~3_combout  & ((\process|datapath|RegUnit|regfile[5][4]~q ))) # (!\process|controller|controller|RF_Rb_addr[2]~3_combout  & (\process|datapath|RegUnit|regfile[1][4]~q ))))

	.dataa(\process|controller|controller|RF_Rb_addr[3]~2_combout ),
	.datab(\process|controller|controller|RF_Rb_addr[2]~3_combout ),
	.datac(\process|datapath|RegUnit|regfile[1][4]~q ),
	.datad(\process|datapath|RegUnit|regfile[5][4]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux27~2 .lut_mask = 16'hDC98;
defparam \process|datapath|RegUnit|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y35_N23
dffeas \process|datapath|RegUnit|regfile[9][4] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~115_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[9][4] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[9][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N24
cycloneive_lcell_comb \process|datapath|RegUnit|Mux27~3 (
// Equation(s):
// \process|datapath|RegUnit|Mux27~3_combout  = (\process|controller|controller|RF_Rb_addr[3]~2_combout  & ((\process|datapath|RegUnit|Mux27~2_combout  & (\process|datapath|RegUnit|regfile[13][4]~q )) # (!\process|datapath|RegUnit|Mux27~2_combout  & 
// ((\process|datapath|RegUnit|regfile[9][4]~q ))))) # (!\process|controller|controller|RF_Rb_addr[3]~2_combout  & (((\process|datapath|RegUnit|Mux27~2_combout ))))

	.dataa(\process|controller|controller|RF_Rb_addr[3]~2_combout ),
	.datab(\process|datapath|RegUnit|regfile[13][4]~q ),
	.datac(\process|datapath|RegUnit|Mux27~2_combout ),
	.datad(\process|datapath|RegUnit|regfile[9][4]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux27~3 .lut_mask = 16'hDAD0;
defparam \process|datapath|RegUnit|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y38_N1
dffeas \process|datapath|RegUnit|regfile[12][4] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~115_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[12][4] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[12][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y38_N13
dffeas \process|datapath|RegUnit|regfile[8][4] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~115_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[8][4] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[8][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y38_N29
dffeas \process|datapath|RegUnit|regfile[0][4] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~115_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[0][4] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N12
cycloneive_lcell_comb \process|datapath|RegUnit|Mux27~4 (
// Equation(s):
// \process|datapath|RegUnit|Mux27~4_combout  = (\process|controller|controller|RF_Rb_addr[3]~2_combout  & ((\process|controller|controller|RF_Rb_addr[2]~3_combout ) # ((\process|datapath|RegUnit|regfile[8][4]~q )))) # 
// (!\process|controller|controller|RF_Rb_addr[3]~2_combout  & (!\process|controller|controller|RF_Rb_addr[2]~3_combout  & ((\process|datapath|RegUnit|regfile[0][4]~q ))))

	.dataa(\process|controller|controller|RF_Rb_addr[3]~2_combout ),
	.datab(\process|controller|controller|RF_Rb_addr[2]~3_combout ),
	.datac(\process|datapath|RegUnit|regfile[8][4]~q ),
	.datad(\process|datapath|RegUnit|regfile[0][4]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux27~4 .lut_mask = 16'hB9A8;
defparam \process|datapath|RegUnit|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y38_N19
dffeas \process|datapath|RegUnit|regfile[4][4] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~115_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[4][4] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N18
cycloneive_lcell_comb \process|datapath|RegUnit|Mux27~5 (
// Equation(s):
// \process|datapath|RegUnit|Mux27~5_combout  = (\process|datapath|RegUnit|Mux27~4_combout  & ((\process|datapath|RegUnit|regfile[12][4]~q ) # ((!\process|controller|controller|RF_Rb_addr[2]~3_combout )))) # (!\process|datapath|RegUnit|Mux27~4_combout  & 
// (((\process|datapath|RegUnit|regfile[4][4]~q  & \process|controller|controller|RF_Rb_addr[2]~3_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[12][4]~q ),
	.datab(\process|datapath|RegUnit|Mux27~4_combout ),
	.datac(\process|datapath|RegUnit|regfile[4][4]~q ),
	.datad(\process|controller|controller|RF_Rb_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux27~5_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux27~5 .lut_mask = 16'hB8CC;
defparam \process|datapath|RegUnit|Mux27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N18
cycloneive_lcell_comb \process|datapath|RegUnit|Mux27~6 (
// Equation(s):
// \process|datapath|RegUnit|Mux27~6_combout  = (\process|controller|controller|RF_Rb_addr[1]~0_combout  & (((\process|controller|controller|RF_Rb_addr[0]~1_combout )))) # (!\process|controller|controller|RF_Rb_addr[1]~0_combout  & 
// ((\process|controller|controller|RF_Rb_addr[0]~1_combout  & (\process|datapath|RegUnit|Mux27~3_combout )) # (!\process|controller|controller|RF_Rb_addr[0]~1_combout  & ((\process|datapath|RegUnit|Mux27~5_combout )))))

	.dataa(\process|datapath|RegUnit|Mux27~3_combout ),
	.datab(\process|controller|controller|RF_Rb_addr[1]~0_combout ),
	.datac(\process|controller|controller|RF_Rb_addr[0]~1_combout ),
	.datad(\process|datapath|RegUnit|Mux27~5_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux27~6_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux27~6 .lut_mask = 16'hE3E0;
defparam \process|datapath|RegUnit|Mux27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y36_N29
dffeas \process|datapath|RegUnit|regfile[7][4] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~115_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[7][4] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[7][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N28
cycloneive_lcell_comb \process|datapath|RegUnit|Mux27~7 (
// Equation(s):
// \process|datapath|RegUnit|Mux27~7_combout  = (\process|controller|controller|RF_Rb_addr[2]~3_combout  & (((\process|datapath|RegUnit|regfile[7][4]~q ) # (\process|controller|controller|RF_Rb_addr[3]~2_combout )))) # 
// (!\process|controller|controller|RF_Rb_addr[2]~3_combout  & (\process|datapath|RegUnit|regfile[3][4]~q  & ((!\process|controller|controller|RF_Rb_addr[3]~2_combout ))))

	.dataa(\process|controller|controller|RF_Rb_addr[2]~3_combout ),
	.datab(\process|datapath|RegUnit|regfile[3][4]~q ),
	.datac(\process|datapath|RegUnit|regfile[7][4]~q ),
	.datad(\process|controller|controller|RF_Rb_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux27~7_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux27~7 .lut_mask = 16'hAAE4;
defparam \process|datapath|RegUnit|Mux27~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y37_N9
dffeas \process|datapath|RegUnit|regfile[15][4] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~115_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[15][4] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[15][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y37_N29
dffeas \process|datapath|RegUnit|regfile[11][4] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~115_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[11][4] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[11][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N30
cycloneive_lcell_comb \process|datapath|RegUnit|Mux27~8 (
// Equation(s):
// \process|datapath|RegUnit|Mux27~8_combout  = (\process|datapath|RegUnit|Mux27~7_combout  & ((\process|datapath|RegUnit|regfile[15][4]~q ) # ((!\process|controller|controller|RF_Rb_addr[3]~2_combout )))) # (!\process|datapath|RegUnit|Mux27~7_combout  & 
// (((\process|controller|controller|RF_Rb_addr[3]~2_combout  & \process|datapath|RegUnit|regfile[11][4]~q ))))

	.dataa(\process|datapath|RegUnit|Mux27~7_combout ),
	.datab(\process|datapath|RegUnit|regfile[15][4]~q ),
	.datac(\process|controller|controller|RF_Rb_addr[3]~2_combout ),
	.datad(\process|datapath|RegUnit|regfile[11][4]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux27~8_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux27~8 .lut_mask = 16'hDA8A;
defparam \process|datapath|RegUnit|Mux27~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y37_N25
dffeas \process|datapath|RegUnit|regfile[6][4] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~115_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[6][4] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y37_N3
dffeas \process|datapath|RegUnit|regfile[10][4] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~115_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[10][4] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[10][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y37_N23
dffeas \process|datapath|RegUnit|regfile[2][4] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~115_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[2][4] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N2
cycloneive_lcell_comb \process|datapath|RegUnit|Mux27~0 (
// Equation(s):
// \process|datapath|RegUnit|Mux27~0_combout  = (\process|controller|controller|RF_Rb_addr[3]~2_combout  & ((\process|controller|controller|RF_Rb_addr[2]~3_combout ) # ((\process|datapath|RegUnit|regfile[10][4]~q )))) # 
// (!\process|controller|controller|RF_Rb_addr[3]~2_combout  & (!\process|controller|controller|RF_Rb_addr[2]~3_combout  & ((\process|datapath|RegUnit|regfile[2][4]~q ))))

	.dataa(\process|controller|controller|RF_Rb_addr[3]~2_combout ),
	.datab(\process|controller|controller|RF_Rb_addr[2]~3_combout ),
	.datac(\process|datapath|RegUnit|regfile[10][4]~q ),
	.datad(\process|datapath|RegUnit|regfile[2][4]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux27~0 .lut_mask = 16'hB9A8;
defparam \process|datapath|RegUnit|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y37_N23
dffeas \process|datapath|RegUnit|regfile[14][4] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~115_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[14][4] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[14][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N0
cycloneive_lcell_comb \process|datapath|RegUnit|Mux27~1 (
// Equation(s):
// \process|datapath|RegUnit|Mux27~1_combout  = (\process|controller|controller|RF_Rb_addr[2]~3_combout  & ((\process|datapath|RegUnit|Mux27~0_combout  & ((\process|datapath|RegUnit|regfile[14][4]~q ))) # (!\process|datapath|RegUnit|Mux27~0_combout  & 
// (\process|datapath|RegUnit|regfile[6][4]~q )))) # (!\process|controller|controller|RF_Rb_addr[2]~3_combout  & (((\process|datapath|RegUnit|Mux27~0_combout ))))

	.dataa(\process|controller|controller|RF_Rb_addr[2]~3_combout ),
	.datab(\process|datapath|RegUnit|regfile[6][4]~q ),
	.datac(\process|datapath|RegUnit|Mux27~0_combout ),
	.datad(\process|datapath|RegUnit|regfile[14][4]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux27~1 .lut_mask = 16'hF858;
defparam \process|datapath|RegUnit|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N4
cycloneive_lcell_comb \process|datapath|RegUnit|Mux27~9 (
// Equation(s):
// \process|datapath|RegUnit|Mux27~9_combout  = (\process|controller|controller|RF_Rb_addr[1]~0_combout  & ((\process|datapath|RegUnit|Mux27~6_combout  & (\process|datapath|RegUnit|Mux27~8_combout )) # (!\process|datapath|RegUnit|Mux27~6_combout  & 
// ((\process|datapath|RegUnit|Mux27~1_combout ))))) # (!\process|controller|controller|RF_Rb_addr[1]~0_combout  & (\process|datapath|RegUnit|Mux27~6_combout ))

	.dataa(\process|controller|controller|RF_Rb_addr[1]~0_combout ),
	.datab(\process|datapath|RegUnit|Mux27~6_combout ),
	.datac(\process|datapath|RegUnit|Mux27~8_combout ),
	.datad(\process|datapath|RegUnit|Mux27~1_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux27~9_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux27~9 .lut_mask = 16'hE6C4;
defparam \process|datapath|RegUnit|Mux27~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N30
cycloneive_lcell_comb \process|datapath|ALUunit|Add0~22 (
// Equation(s):
// \process|datapath|ALUunit|Add0~22_combout  = \process|controller|controller|currentState.SUB~q  $ (\process|datapath|RegUnit|Mux27~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\process|controller|controller|currentState.SUB~q ),
	.datad(\process|datapath|RegUnit|Mux27~9_combout ),
	.cin(gnd),
	.combout(\process|datapath|ALUunit|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|ALUunit|Add0~22 .lut_mask = 16'h0FF0;
defparam \process|datapath|ALUunit|Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N26
cycloneive_lcell_comb \process|datapath|ALUunit|Add0~37 (
// Equation(s):
// \process|datapath|ALUunit|Add0~37_combout  = (\process|datapath|ALUunit|Add0~22_combout  & ((\process|datapath|RegUnit|Mux11~9_combout  & (\process|datapath|ALUunit|Add0~36  & VCC)) # (!\process|datapath|RegUnit|Mux11~9_combout  & 
// (!\process|datapath|ALUunit|Add0~36 )))) # (!\process|datapath|ALUunit|Add0~22_combout  & ((\process|datapath|RegUnit|Mux11~9_combout  & (!\process|datapath|ALUunit|Add0~36 )) # (!\process|datapath|RegUnit|Mux11~9_combout  & 
// ((\process|datapath|ALUunit|Add0~36 ) # (GND)))))
// \process|datapath|ALUunit|Add0~38  = CARRY((\process|datapath|ALUunit|Add0~22_combout  & (!\process|datapath|RegUnit|Mux11~9_combout  & !\process|datapath|ALUunit|Add0~36 )) # (!\process|datapath|ALUunit|Add0~22_combout  & 
// ((!\process|datapath|ALUunit|Add0~36 ) # (!\process|datapath|RegUnit|Mux11~9_combout ))))

	.dataa(\process|datapath|ALUunit|Add0~22_combout ),
	.datab(\process|datapath|RegUnit|Mux11~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\process|datapath|ALUunit|Add0~36 ),
	.combout(\process|datapath|ALUunit|Add0~37_combout ),
	.cout(\process|datapath|ALUunit|Add0~38 ));
// synopsys translate_off
defparam \process|datapath|ALUunit|Add0~37 .lut_mask = 16'h9617;
defparam \process|datapath|ALUunit|Add0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N28
cycloneive_lcell_comb \process|datapath|ALUunit|Add0~39 (
// Equation(s):
// \process|datapath|ALUunit|Add0~39_combout  = ((\process|datapath|RegUnit|Mux10~9_combout  $ (\process|datapath|ALUunit|Add0~21_combout  $ (!\process|datapath|ALUunit|Add0~38 )))) # (GND)
// \process|datapath|ALUunit|Add0~40  = CARRY((\process|datapath|RegUnit|Mux10~9_combout  & ((\process|datapath|ALUunit|Add0~21_combout ) # (!\process|datapath|ALUunit|Add0~38 ))) # (!\process|datapath|RegUnit|Mux10~9_combout  & 
// (\process|datapath|ALUunit|Add0~21_combout  & !\process|datapath|ALUunit|Add0~38 )))

	.dataa(\process|datapath|RegUnit|Mux10~9_combout ),
	.datab(\process|datapath|ALUunit|Add0~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\process|datapath|ALUunit|Add0~38 ),
	.combout(\process|datapath|ALUunit|Add0~39_combout ),
	.cout(\process|datapath|ALUunit|Add0~40 ));
// synopsys translate_off
defparam \process|datapath|ALUunit|Add0~39 .lut_mask = 16'h698E;
defparam \process|datapath|ALUunit|Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N30
cycloneive_lcell_comb \process|datapath|ALUunit|Add0~41 (
// Equation(s):
// \process|datapath|ALUunit|Add0~41_combout  = (\process|datapath|RegUnit|Mux9~9_combout  & ((\process|datapath|ALUunit|Add0~20_combout  & (\process|datapath|ALUunit|Add0~40  & VCC)) # (!\process|datapath|ALUunit|Add0~20_combout  & 
// (!\process|datapath|ALUunit|Add0~40 )))) # (!\process|datapath|RegUnit|Mux9~9_combout  & ((\process|datapath|ALUunit|Add0~20_combout  & (!\process|datapath|ALUunit|Add0~40 )) # (!\process|datapath|ALUunit|Add0~20_combout  & 
// ((\process|datapath|ALUunit|Add0~40 ) # (GND)))))
// \process|datapath|ALUunit|Add0~42  = CARRY((\process|datapath|RegUnit|Mux9~9_combout  & (!\process|datapath|ALUunit|Add0~20_combout  & !\process|datapath|ALUunit|Add0~40 )) # (!\process|datapath|RegUnit|Mux9~9_combout  & 
// ((!\process|datapath|ALUunit|Add0~40 ) # (!\process|datapath|ALUunit|Add0~20_combout ))))

	.dataa(\process|datapath|RegUnit|Mux9~9_combout ),
	.datab(\process|datapath|ALUunit|Add0~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\process|datapath|ALUunit|Add0~40 ),
	.combout(\process|datapath|ALUunit|Add0~41_combout ),
	.cout(\process|datapath|ALUunit|Add0~42 ));
// synopsys translate_off
defparam \process|datapath|ALUunit|Add0~41 .lut_mask = 16'h9617;
defparam \process|datapath|ALUunit|Add0~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N6
cycloneive_lcell_comb \process|datapath|RegUnit|regfile[13][8]~feeder (
// Equation(s):
// \process|datapath|RegUnit|regfile[13][8]~feeder_combout  = \process|datapath|RegUnit|regfile~67_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\process|datapath|RegUnit|regfile~67_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile[13][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[13][8]~feeder .lut_mask = 16'hFF00;
defparam \process|datapath|RegUnit|regfile[13][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y35_N7
dffeas \process|datapath|RegUnit|regfile[13][8] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|datapath|RegUnit|regfile[13][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RegUnit|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[13][8] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[13][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y34_N23
dffeas \process|datapath|RegUnit|regfile[9][8] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[9][8] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[9][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N2
cycloneive_lcell_comb \process|datapath|RegUnit|regfile[1][8]~feeder (
// Equation(s):
// \process|datapath|RegUnit|regfile[1][8]~feeder_combout  = \process|datapath|RegUnit|regfile~67_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\process|datapath|RegUnit|regfile~67_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile[1][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[1][8]~feeder .lut_mask = 16'hFF00;
defparam \process|datapath|RegUnit|regfile[1][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y35_N3
dffeas \process|datapath|RegUnit|regfile[1][8] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|datapath|RegUnit|regfile[1][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RegUnit|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[1][8] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N4
cycloneive_lcell_comb \process|datapath|RegUnit|regfile[5][8]~feeder (
// Equation(s):
// \process|datapath|RegUnit|regfile[5][8]~feeder_combout  = \process|datapath|RegUnit|regfile~67_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\process|datapath|RegUnit|regfile~67_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile[5][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[5][8]~feeder .lut_mask = 16'hFF00;
defparam \process|datapath|RegUnit|regfile[5][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y35_N5
dffeas \process|datapath|RegUnit|regfile[5][8] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|datapath|RegUnit|regfile[5][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RegUnit|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[5][8] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[5][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y38_N12
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~59 (
// Equation(s):
// \process|datapath|RegUnit|regfile~59_combout  = (\process|controller|controller|RF_W_addr[3]~18_combout  & (((\process|controller|controller|RF_W_addr[2]~19_combout )))) # (!\process|controller|controller|RF_W_addr[3]~18_combout  & 
// ((\process|controller|controller|RF_W_addr[2]~19_combout  & ((\process|datapath|RegUnit|regfile[5][8]~q ))) # (!\process|controller|controller|RF_W_addr[2]~19_combout  & (\process|datapath|RegUnit|regfile[1][8]~q ))))

	.dataa(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.datab(\process|datapath|RegUnit|regfile[1][8]~q ),
	.datac(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.datad(\process|datapath|RegUnit|regfile[5][8]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~59_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~59 .lut_mask = 16'hF4A4;
defparam \process|datapath|RegUnit|regfile~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N2
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~60 (
// Equation(s):
// \process|datapath|RegUnit|regfile~60_combout  = (\process|controller|controller|RF_W_addr[3]~18_combout  & ((\process|datapath|RegUnit|regfile~59_combout  & (\process|datapath|RegUnit|regfile[13][8]~q )) # (!\process|datapath|RegUnit|regfile~59_combout  & 
// ((\process|datapath|RegUnit|regfile[9][8]~q ))))) # (!\process|controller|controller|RF_W_addr[3]~18_combout  & (((\process|datapath|RegUnit|regfile~59_combout ))))

	.dataa(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.datab(\process|datapath|RegUnit|regfile[13][8]~q ),
	.datac(\process|datapath|RegUnit|regfile[9][8]~q ),
	.datad(\process|datapath|RegUnit|regfile~59_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~60_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~60 .lut_mask = 16'hDDA0;
defparam \process|datapath|RegUnit|regfile~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y38_N17
dffeas \process|datapath|RegUnit|regfile[4][8] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[4][8] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[4][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y38_N25
dffeas \process|datapath|RegUnit|regfile[12][8] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[12][8] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[12][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y38_N5
dffeas \process|datapath|RegUnit|regfile[0][8] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[0][8] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y38_N11
dffeas \process|datapath|RegUnit|regfile[8][8] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[8][8] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[8][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y38_N4
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~61 (
// Equation(s):
// \process|datapath|RegUnit|regfile~61_combout  = (\process|controller|controller|RF_W_addr[3]~18_combout  & ((\process|controller|controller|RF_W_addr[2]~19_combout ) # ((\process|datapath|RegUnit|regfile[8][8]~q )))) # 
// (!\process|controller|controller|RF_W_addr[3]~18_combout  & (!\process|controller|controller|RF_W_addr[2]~19_combout  & (\process|datapath|RegUnit|regfile[0][8]~q )))

	.dataa(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.datab(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.datac(\process|datapath|RegUnit|regfile[0][8]~q ),
	.datad(\process|datapath|RegUnit|regfile[8][8]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~61_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~61 .lut_mask = 16'hBA98;
defparam \process|datapath|RegUnit|regfile~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N24
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~62 (
// Equation(s):
// \process|datapath|RegUnit|regfile~62_combout  = (\process|controller|controller|RF_W_addr[2]~19_combout  & ((\process|datapath|RegUnit|regfile~61_combout  & ((\process|datapath|RegUnit|regfile[12][8]~q ))) # (!\process|datapath|RegUnit|regfile~61_combout  
// & (\process|datapath|RegUnit|regfile[4][8]~q )))) # (!\process|controller|controller|RF_W_addr[2]~19_combout  & (((\process|datapath|RegUnit|regfile~61_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[4][8]~q ),
	.datab(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.datac(\process|datapath|RegUnit|regfile[12][8]~q ),
	.datad(\process|datapath|RegUnit|regfile~61_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~62_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~62 .lut_mask = 16'hF388;
defparam \process|datapath|RegUnit|regfile~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N4
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~63 (
// Equation(s):
// \process|datapath|RegUnit|regfile~63_combout  = (\process|controller|controller|RF_W_addr[1]~17_combout  & (((\process|controller|controller|RF_W_addr[0]~16_combout )))) # (!\process|controller|controller|RF_W_addr[1]~17_combout  & 
// ((\process|controller|controller|RF_W_addr[0]~16_combout  & (\process|datapath|RegUnit|regfile~60_combout )) # (!\process|controller|controller|RF_W_addr[0]~16_combout  & ((\process|datapath|RegUnit|regfile~62_combout )))))

	.dataa(\process|datapath|RegUnit|regfile~60_combout ),
	.datab(\process|datapath|RegUnit|regfile~62_combout ),
	.datac(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datad(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~63_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~63 .lut_mask = 16'hFA0C;
defparam \process|datapath|RegUnit|regfile~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y32_N16
cycloneive_lcell_comb \process|datapath|RegUnit|regfile[15][8]~feeder (
// Equation(s):
// \process|datapath|RegUnit|regfile[15][8]~feeder_combout  = \process|datapath|RegUnit|regfile~67_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\process|datapath|RegUnit|regfile~67_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile[15][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[15][8]~feeder .lut_mask = 16'hFF00;
defparam \process|datapath|RegUnit|regfile[15][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y32_N17
dffeas \process|datapath|RegUnit|regfile[15][8] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|datapath|RegUnit|regfile[15][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RegUnit|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[15][8] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[15][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y36_N31
dffeas \process|datapath|RegUnit|regfile[11][8] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[11][8] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[11][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y36_N17
dffeas \process|datapath|RegUnit|regfile[3][8] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[3][8] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y36_N17
dffeas \process|datapath|RegUnit|regfile[7][8] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[7][8] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[7][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N16
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~64 (
// Equation(s):
// \process|datapath|RegUnit|regfile~64_combout  = (\process|controller|controller|RF_W_addr[3]~18_combout  & (\process|controller|controller|RF_W_addr[2]~19_combout )) # (!\process|controller|controller|RF_W_addr[3]~18_combout  & 
// ((\process|controller|controller|RF_W_addr[2]~19_combout  & ((\process|datapath|RegUnit|regfile[7][8]~q ))) # (!\process|controller|controller|RF_W_addr[2]~19_combout  & (\process|datapath|RegUnit|regfile[3][8]~q ))))

	.dataa(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.datab(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.datac(\process|datapath|RegUnit|regfile[3][8]~q ),
	.datad(\process|datapath|RegUnit|regfile[7][8]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~64_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~64 .lut_mask = 16'hDC98;
defparam \process|datapath|RegUnit|regfile~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N30
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~65 (
// Equation(s):
// \process|datapath|RegUnit|regfile~65_combout  = (\process|controller|controller|RF_W_addr[3]~18_combout  & ((\process|datapath|RegUnit|regfile~64_combout  & (\process|datapath|RegUnit|regfile[15][8]~q )) # (!\process|datapath|RegUnit|regfile~64_combout  & 
// ((\process|datapath|RegUnit|regfile[11][8]~q ))))) # (!\process|controller|controller|RF_W_addr[3]~18_combout  & (((\process|datapath|RegUnit|regfile~64_combout ))))

	.dataa(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.datab(\process|datapath|RegUnit|regfile[15][8]~q ),
	.datac(\process|datapath|RegUnit|regfile[11][8]~q ),
	.datad(\process|datapath|RegUnit|regfile~64_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~65_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~65 .lut_mask = 16'hDDA0;
defparam \process|datapath|RegUnit|regfile~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y37_N3
dffeas \process|datapath|RegUnit|regfile[6][8] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[6][8] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[6][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N24
cycloneive_lcell_comb \process|datapath|RegUnit|regfile[10][8]~feeder (
// Equation(s):
// \process|datapath|RegUnit|regfile[10][8]~feeder_combout  = \process|datapath|RegUnit|regfile~67_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\process|datapath|RegUnit|regfile~67_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile[10][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[10][8]~feeder .lut_mask = 16'hFF00;
defparam \process|datapath|RegUnit|regfile[10][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y34_N25
dffeas \process|datapath|RegUnit|regfile[10][8] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|datapath|RegUnit|regfile[10][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RegUnit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[10][8] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[10][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y37_N5
dffeas \process|datapath|RegUnit|regfile[2][8] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[2][8] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[2][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N4
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~57 (
// Equation(s):
// \process|datapath|RegUnit|regfile~57_combout  = (\process|controller|controller|RF_W_addr[3]~18_combout  & ((\process|datapath|RegUnit|regfile[10][8]~q ) # ((\process|controller|controller|RF_W_addr[2]~19_combout )))) # 
// (!\process|controller|controller|RF_W_addr[3]~18_combout  & (((\process|datapath|RegUnit|regfile[2][8]~q  & !\process|controller|controller|RF_W_addr[2]~19_combout ))))

	.dataa(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.datab(\process|datapath|RegUnit|regfile[10][8]~q ),
	.datac(\process|datapath|RegUnit|regfile[2][8]~q ),
	.datad(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~57_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~57 .lut_mask = 16'hAAD8;
defparam \process|datapath|RegUnit|regfile~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N2
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~58 (
// Equation(s):
// \process|datapath|RegUnit|regfile~58_combout  = (\process|controller|controller|RF_W_addr[2]~19_combout  & ((\process|datapath|RegUnit|regfile~57_combout  & ((\process|datapath|RegUnit|regfile[14][8]~q ))) # (!\process|datapath|RegUnit|regfile~57_combout  
// & (\process|datapath|RegUnit|regfile[6][8]~q )))) # (!\process|controller|controller|RF_W_addr[2]~19_combout  & (((\process|datapath|RegUnit|regfile~57_combout ))))

	.dataa(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.datab(\process|datapath|RegUnit|regfile[6][8]~q ),
	.datac(\process|datapath|RegUnit|regfile[14][8]~q ),
	.datad(\process|datapath|RegUnit|regfile~57_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~58_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~58 .lut_mask = 16'hF588;
defparam \process|datapath|RegUnit|regfile~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N14
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~66 (
// Equation(s):
// \process|datapath|RegUnit|regfile~66_combout  = (\process|controller|controller|RF_W_addr[1]~17_combout  & ((\process|datapath|RegUnit|regfile~63_combout  & (\process|datapath|RegUnit|regfile~65_combout )) # (!\process|datapath|RegUnit|regfile~63_combout  
// & ((\process|datapath|RegUnit|regfile~58_combout ))))) # (!\process|controller|controller|RF_W_addr[1]~17_combout  & (\process|datapath|RegUnit|regfile~63_combout ))

	.dataa(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datab(\process|datapath|RegUnit|regfile~63_combout ),
	.datac(\process|datapath|RegUnit|regfile~65_combout ),
	.datad(\process|datapath|RegUnit|regfile~58_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~66_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~66 .lut_mask = 16'hE6C4;
defparam \process|datapath|RegUnit|regfile~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N10
cycloneive_lcell_comb \process|datapath|RegUnit|Mux23~0 (
// Equation(s):
// \process|datapath|RegUnit|Mux23~0_combout  = (\process|controller|controller|RF_Rb_addr[3]~2_combout  & ((\process|datapath|RegUnit|regfile[10][8]~q ) # ((\process|controller|controller|RF_Rb_addr[2]~3_combout )))) # 
// (!\process|controller|controller|RF_Rb_addr[3]~2_combout  & (((!\process|controller|controller|RF_Rb_addr[2]~3_combout  & \process|datapath|RegUnit|regfile[2][8]~q ))))

	.dataa(\process|controller|controller|RF_Rb_addr[3]~2_combout ),
	.datab(\process|datapath|RegUnit|regfile[10][8]~q ),
	.datac(\process|controller|controller|RF_Rb_addr[2]~3_combout ),
	.datad(\process|datapath|RegUnit|regfile[2][8]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux23~0 .lut_mask = 16'hADA8;
defparam \process|datapath|RegUnit|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N2
cycloneive_lcell_comb \process|datapath|RegUnit|Mux23~1 (
// Equation(s):
// \process|datapath|RegUnit|Mux23~1_combout  = (\process|datapath|RegUnit|Mux23~0_combout  & ((\process|datapath|RegUnit|regfile[14][8]~q ) # ((!\process|controller|controller|RF_Rb_addr[2]~3_combout )))) # (!\process|datapath|RegUnit|Mux23~0_combout  & 
// (((\process|datapath|RegUnit|regfile[6][8]~q  & \process|controller|controller|RF_Rb_addr[2]~3_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[14][8]~q ),
	.datab(\process|datapath|RegUnit|Mux23~0_combout ),
	.datac(\process|datapath|RegUnit|regfile[6][8]~q ),
	.datad(\process|controller|controller|RF_Rb_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux23~1 .lut_mask = 16'hB8CC;
defparam \process|datapath|RegUnit|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y38_N10
cycloneive_lcell_comb \process|datapath|RegUnit|Mux23~4 (
// Equation(s):
// \process|datapath|RegUnit|Mux23~4_combout  = (\process|controller|controller|RF_Rb_addr[3]~2_combout  & (((\process|datapath|RegUnit|regfile[8][8]~q ) # (\process|controller|controller|RF_Rb_addr[2]~3_combout )))) # 
// (!\process|controller|controller|RF_Rb_addr[3]~2_combout  & (\process|datapath|RegUnit|regfile[0][8]~q  & ((!\process|controller|controller|RF_Rb_addr[2]~3_combout ))))

	.dataa(\process|controller|controller|RF_Rb_addr[3]~2_combout ),
	.datab(\process|datapath|RegUnit|regfile[0][8]~q ),
	.datac(\process|datapath|RegUnit|regfile[8][8]~q ),
	.datad(\process|controller|controller|RF_Rb_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux23~4 .lut_mask = 16'hAAE4;
defparam \process|datapath|RegUnit|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N16
cycloneive_lcell_comb \process|datapath|RegUnit|Mux23~5 (
// Equation(s):
// \process|datapath|RegUnit|Mux23~5_combout  = (\process|controller|controller|RF_Rb_addr[2]~3_combout  & ((\process|datapath|RegUnit|Mux23~4_combout  & (\process|datapath|RegUnit|regfile[12][8]~q )) # (!\process|datapath|RegUnit|Mux23~4_combout  & 
// ((\process|datapath|RegUnit|regfile[4][8]~q ))))) # (!\process|controller|controller|RF_Rb_addr[2]~3_combout  & (((\process|datapath|RegUnit|Mux23~4_combout ))))

	.dataa(\process|controller|controller|RF_Rb_addr[2]~3_combout ),
	.datab(\process|datapath|RegUnit|regfile[12][8]~q ),
	.datac(\process|datapath|RegUnit|regfile[4][8]~q ),
	.datad(\process|datapath|RegUnit|Mux23~4_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux23~5_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux23~5 .lut_mask = 16'hDDA0;
defparam \process|datapath|RegUnit|Mux23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N8
cycloneive_lcell_comb \process|datapath|RegUnit|Mux23~2 (
// Equation(s):
// \process|datapath|RegUnit|Mux23~2_combout  = (\process|controller|controller|RF_Rb_addr[2]~3_combout  & ((\process|datapath|RegUnit|regfile[5][8]~q ) # ((\process|controller|controller|RF_Rb_addr[3]~2_combout )))) # 
// (!\process|controller|controller|RF_Rb_addr[2]~3_combout  & (((\process|datapath|RegUnit|regfile[1][8]~q  & !\process|controller|controller|RF_Rb_addr[3]~2_combout ))))

	.dataa(\process|controller|controller|RF_Rb_addr[2]~3_combout ),
	.datab(\process|datapath|RegUnit|regfile[5][8]~q ),
	.datac(\process|datapath|RegUnit|regfile[1][8]~q ),
	.datad(\process|controller|controller|RF_Rb_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux23~2 .lut_mask = 16'hAAD8;
defparam \process|datapath|RegUnit|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N22
cycloneive_lcell_comb \process|datapath|RegUnit|Mux23~3 (
// Equation(s):
// \process|datapath|RegUnit|Mux23~3_combout  = (\process|controller|controller|RF_Rb_addr[3]~2_combout  & ((\process|datapath|RegUnit|Mux23~2_combout  & (\process|datapath|RegUnit|regfile[13][8]~q )) # (!\process|datapath|RegUnit|Mux23~2_combout  & 
// ((\process|datapath|RegUnit|regfile[9][8]~q ))))) # (!\process|controller|controller|RF_Rb_addr[3]~2_combout  & (((\process|datapath|RegUnit|Mux23~2_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[13][8]~q ),
	.datab(\process|controller|controller|RF_Rb_addr[3]~2_combout ),
	.datac(\process|datapath|RegUnit|regfile[9][8]~q ),
	.datad(\process|datapath|RegUnit|Mux23~2_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux23~3 .lut_mask = 16'hBBC0;
defparam \process|datapath|RegUnit|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N8
cycloneive_lcell_comb \process|datapath|RegUnit|Mux23~6 (
// Equation(s):
// \process|datapath|RegUnit|Mux23~6_combout  = (\process|controller|controller|RF_Rb_addr[0]~1_combout  & (((\process|datapath|RegUnit|Mux23~3_combout ) # (\process|controller|controller|RF_Rb_addr[1]~0_combout )))) # 
// (!\process|controller|controller|RF_Rb_addr[0]~1_combout  & (\process|datapath|RegUnit|Mux23~5_combout  & ((!\process|controller|controller|RF_Rb_addr[1]~0_combout ))))

	.dataa(\process|controller|controller|RF_Rb_addr[0]~1_combout ),
	.datab(\process|datapath|RegUnit|Mux23~5_combout ),
	.datac(\process|datapath|RegUnit|Mux23~3_combout ),
	.datad(\process|controller|controller|RF_Rb_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux23~6_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux23~6 .lut_mask = 16'hAAE4;
defparam \process|datapath|RegUnit|Mux23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N10
cycloneive_lcell_comb \process|datapath|RegUnit|Mux23~7 (
// Equation(s):
// \process|datapath|RegUnit|Mux23~7_combout  = (\process|controller|controller|RF_Rb_addr[3]~2_combout  & (((\process|controller|controller|RF_Rb_addr[2]~3_combout )))) # (!\process|controller|controller|RF_Rb_addr[3]~2_combout  & 
// ((\process|controller|controller|RF_Rb_addr[2]~3_combout  & (\process|datapath|RegUnit|regfile[7][8]~q )) # (!\process|controller|controller|RF_Rb_addr[2]~3_combout  & ((\process|datapath|RegUnit|regfile[3][8]~q )))))

	.dataa(\process|datapath|RegUnit|regfile[7][8]~q ),
	.datab(\process|controller|controller|RF_Rb_addr[3]~2_combout ),
	.datac(\process|controller|controller|RF_Rb_addr[2]~3_combout ),
	.datad(\process|datapath|RegUnit|regfile[3][8]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux23~7_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux23~7 .lut_mask = 16'hE3E0;
defparam \process|datapath|RegUnit|Mux23~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y38_N22
cycloneive_lcell_comb \process|datapath|RegUnit|Mux23~8 (
// Equation(s):
// \process|datapath|RegUnit|Mux23~8_combout  = (\process|datapath|RegUnit|Mux23~7_combout  & ((\process|datapath|RegUnit|regfile[15][8]~q ) # ((!\process|controller|controller|RF_Rb_addr[3]~2_combout )))) # (!\process|datapath|RegUnit|Mux23~7_combout  & 
// (((\process|controller|controller|RF_Rb_addr[3]~2_combout  & \process|datapath|RegUnit|regfile[11][8]~q ))))

	.dataa(\process|datapath|RegUnit|regfile[15][8]~q ),
	.datab(\process|datapath|RegUnit|Mux23~7_combout ),
	.datac(\process|controller|controller|RF_Rb_addr[3]~2_combout ),
	.datad(\process|datapath|RegUnit|regfile[11][8]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux23~8_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux23~8 .lut_mask = 16'hBC8C;
defparam \process|datapath|RegUnit|Mux23~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N26
cycloneive_lcell_comb \process|datapath|RegUnit|Mux23~9 (
// Equation(s):
// \process|datapath|RegUnit|Mux23~9_combout  = (\process|datapath|RegUnit|Mux23~6_combout  & (((\process|datapath|RegUnit|Mux23~8_combout ) # (!\process|controller|controller|RF_Rb_addr[1]~0_combout )))) # (!\process|datapath|RegUnit|Mux23~6_combout  & 
// (\process|datapath|RegUnit|Mux23~1_combout  & (\process|controller|controller|RF_Rb_addr[1]~0_combout )))

	.dataa(\process|datapath|RegUnit|Mux23~1_combout ),
	.datab(\process|datapath|RegUnit|Mux23~6_combout ),
	.datac(\process|controller|controller|RF_Rb_addr[1]~0_combout ),
	.datad(\process|datapath|RegUnit|Mux23~8_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux23~9_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux23~9 .lut_mask = 16'hEC2C;
defparam \process|datapath|RegUnit|Mux23~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N0
cycloneive_lcell_comb \process|datapath|ALUunit|Add0~18 (
// Equation(s):
// \process|datapath|ALUunit|Add0~18_combout  = \process|controller|controller|currentState.SUB~q  $ (\process|datapath|RegUnit|Mux23~9_combout )

	.dataa(gnd),
	.datab(\process|controller|controller|currentState.SUB~q ),
	.datac(gnd),
	.datad(\process|datapath|RegUnit|Mux23~9_combout ),
	.cin(gnd),
	.combout(\process|datapath|ALUunit|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|ALUunit|Add0~18 .lut_mask = 16'h33CC;
defparam \process|datapath|ALUunit|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y34_N17
dffeas \process|datapath|RegUnit|regfile[15][7] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|datapath|RegUnit|regfile~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RegUnit|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[15][7] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[15][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y35_N19
dffeas \process|datapath|RegUnit|regfile[13][7] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[13][7] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[13][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y37_N31
dffeas \process|datapath|RegUnit|regfile[12][7] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[12][7] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[12][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y37_N21
dffeas \process|datapath|RegUnit|regfile[14][7] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[14][7] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[14][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N20
cycloneive_lcell_comb \process|datapath|RegUnit|Mux24~7 (
// Equation(s):
// \process|datapath|RegUnit|Mux24~7_combout  = (\process|controller|controller|RF_Rb_addr[0]~1_combout  & (((\process|controller|controller|RF_Rb_addr[1]~0_combout )))) # (!\process|controller|controller|RF_Rb_addr[0]~1_combout  & 
// ((\process|controller|controller|RF_Rb_addr[1]~0_combout  & ((\process|datapath|RegUnit|regfile[14][7]~q ))) # (!\process|controller|controller|RF_Rb_addr[1]~0_combout  & (\process|datapath|RegUnit|regfile[12][7]~q ))))

	.dataa(\process|datapath|RegUnit|regfile[12][7]~q ),
	.datab(\process|controller|controller|RF_Rb_addr[0]~1_combout ),
	.datac(\process|datapath|RegUnit|regfile[14][7]~q ),
	.datad(\process|controller|controller|RF_Rb_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux24~7_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux24~7 .lut_mask = 16'hFC22;
defparam \process|datapath|RegUnit|Mux24~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N18
cycloneive_lcell_comb \process|datapath|RegUnit|Mux24~8 (
// Equation(s):
// \process|datapath|RegUnit|Mux24~8_combout  = (\process|controller|controller|RF_Rb_addr[0]~1_combout  & ((\process|datapath|RegUnit|Mux24~7_combout  & (\process|datapath|RegUnit|regfile[15][7]~q )) # (!\process|datapath|RegUnit|Mux24~7_combout  & 
// ((\process|datapath|RegUnit|regfile[13][7]~q ))))) # (!\process|controller|controller|RF_Rb_addr[0]~1_combout  & (((\process|datapath|RegUnit|Mux24~7_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[15][7]~q ),
	.datab(\process|controller|controller|RF_Rb_addr[0]~1_combout ),
	.datac(\process|datapath|RegUnit|regfile[13][7]~q ),
	.datad(\process|datapath|RegUnit|Mux24~7_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux24~8_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux24~8 .lut_mask = 16'hBBC0;
defparam \process|datapath|RegUnit|Mux24~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y38_N13
dffeas \process|datapath|RegUnit|regfile[8][7] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[8][7] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[8][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y34_N13
dffeas \process|datapath|RegUnit|regfile[9][7] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[9][7] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[9][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N12
cycloneive_lcell_comb \process|datapath|RegUnit|Mux24~0 (
// Equation(s):
// \process|datapath|RegUnit|Mux24~0_combout  = (\process|controller|controller|RF_Rb_addr[1]~0_combout  & (((\process|controller|controller|RF_Rb_addr[0]~1_combout )))) # (!\process|controller|controller|RF_Rb_addr[1]~0_combout  & 
// ((\process|controller|controller|RF_Rb_addr[0]~1_combout  & ((\process|datapath|RegUnit|regfile[9][7]~q ))) # (!\process|controller|controller|RF_Rb_addr[0]~1_combout  & (\process|datapath|RegUnit|regfile[8][7]~q ))))

	.dataa(\process|controller|controller|RF_Rb_addr[1]~0_combout ),
	.datab(\process|datapath|RegUnit|regfile[8][7]~q ),
	.datac(\process|datapath|RegUnit|regfile[9][7]~q ),
	.datad(\process|controller|controller|RF_Rb_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux24~0 .lut_mask = 16'hFA44;
defparam \process|datapath|RegUnit|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N30
cycloneive_lcell_comb \process|datapath|RegUnit|regfile[11][7]~feeder (
// Equation(s):
// \process|datapath|RegUnit|regfile[11][7]~feeder_combout  = \process|datapath|RegUnit|regfile~79_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\process|datapath|RegUnit|regfile~79_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile[11][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[11][7]~feeder .lut_mask = 16'hFF00;
defparam \process|datapath|RegUnit|regfile[11][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y37_N31
dffeas \process|datapath|RegUnit|regfile[11][7] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|datapath|RegUnit|regfile[11][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RegUnit|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[11][7] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[11][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N10
cycloneive_lcell_comb \process|datapath|RegUnit|regfile[10][7]~feeder (
// Equation(s):
// \process|datapath|RegUnit|regfile[10][7]~feeder_combout  = \process|datapath|RegUnit|regfile~79_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\process|datapath|RegUnit|regfile~79_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile[10][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[10][7]~feeder .lut_mask = 16'hFF00;
defparam \process|datapath|RegUnit|regfile[10][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y37_N11
dffeas \process|datapath|RegUnit|regfile[10][7] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|datapath|RegUnit|regfile[10][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RegUnit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[10][7] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[10][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N14
cycloneive_lcell_comb \process|datapath|RegUnit|Mux24~1 (
// Equation(s):
// \process|datapath|RegUnit|Mux24~1_combout  = (\process|datapath|RegUnit|Mux24~0_combout  & (((\process|datapath|RegUnit|regfile[11][7]~q )) # (!\process|controller|controller|RF_Rb_addr[1]~0_combout ))) # (!\process|datapath|RegUnit|Mux24~0_combout  & 
// (\process|controller|controller|RF_Rb_addr[1]~0_combout  & ((\process|datapath|RegUnit|regfile[10][7]~q ))))

	.dataa(\process|datapath|RegUnit|Mux24~0_combout ),
	.datab(\process|controller|controller|RF_Rb_addr[1]~0_combout ),
	.datac(\process|datapath|RegUnit|regfile[11][7]~q ),
	.datad(\process|datapath|RegUnit|regfile[10][7]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux24~1 .lut_mask = 16'hE6A2;
defparam \process|datapath|RegUnit|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y36_N5
dffeas \process|datapath|RegUnit|regfile[4][7] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[4][7] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N2
cycloneive_lcell_comb \process|datapath|RegUnit|regfile[6][7]~feeder (
// Equation(s):
// \process|datapath|RegUnit|regfile[6][7]~feeder_combout  = \process|datapath|RegUnit|regfile~79_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\process|datapath|RegUnit|regfile~79_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile[6][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[6][7]~feeder .lut_mask = 16'hFF00;
defparam \process|datapath|RegUnit|regfile[6][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y36_N3
dffeas \process|datapath|RegUnit|regfile[6][7] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|datapath|RegUnit|regfile[6][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RegUnit|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[6][7] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[6][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N16
cycloneive_lcell_comb \process|datapath|RegUnit|Mux24~2 (
// Equation(s):
// \process|datapath|RegUnit|Mux24~2_combout  = (\process|controller|controller|RF_Rb_addr[0]~1_combout  & (\process|controller|controller|RF_Rb_addr[1]~0_combout )) # (!\process|controller|controller|RF_Rb_addr[0]~1_combout  & 
// ((\process|controller|controller|RF_Rb_addr[1]~0_combout  & ((\process|datapath|RegUnit|regfile[6][7]~q ))) # (!\process|controller|controller|RF_Rb_addr[1]~0_combout  & (\process|datapath|RegUnit|regfile[4][7]~q ))))

	.dataa(\process|controller|controller|RF_Rb_addr[0]~1_combout ),
	.datab(\process|controller|controller|RF_Rb_addr[1]~0_combout ),
	.datac(\process|datapath|RegUnit|regfile[4][7]~q ),
	.datad(\process|datapath|RegUnit|regfile[6][7]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux24~2 .lut_mask = 16'hDC98;
defparam \process|datapath|RegUnit|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y36_N23
dffeas \process|datapath|RegUnit|regfile[7][7] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[7][7] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[7][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N26
cycloneive_lcell_comb \process|datapath|RegUnit|Mux24~3 (
// Equation(s):
// \process|datapath|RegUnit|Mux24~3_combout  = (\process|controller|controller|RF_Rb_addr[0]~1_combout  & ((\process|datapath|RegUnit|Mux24~2_combout  & ((\process|datapath|RegUnit|regfile[7][7]~q ))) # (!\process|datapath|RegUnit|Mux24~2_combout  & 
// (\process|datapath|RegUnit|regfile[5][7]~q )))) # (!\process|controller|controller|RF_Rb_addr[0]~1_combout  & (\process|datapath|RegUnit|Mux24~2_combout ))

	.dataa(\process|controller|controller|RF_Rb_addr[0]~1_combout ),
	.datab(\process|datapath|RegUnit|Mux24~2_combout ),
	.datac(\process|datapath|RegUnit|regfile[5][7]~q ),
	.datad(\process|datapath|RegUnit|regfile[7][7]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux24~3 .lut_mask = 16'hEC64;
defparam \process|datapath|RegUnit|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y37_N31
dffeas \process|datapath|RegUnit|regfile[2][7] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[2][7] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y35_N13
dffeas \process|datapath|RegUnit|regfile[3][7] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[3][7] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y36_N13
dffeas \process|datapath|RegUnit|regfile[1][7] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[1][7] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y36_N7
dffeas \process|datapath|RegUnit|regfile[0][7] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[0][7] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N12
cycloneive_lcell_comb \process|datapath|RegUnit|Mux24~4 (
// Equation(s):
// \process|datapath|RegUnit|Mux24~4_combout  = (\process|controller|controller|RF_Rb_addr[1]~0_combout  & (\process|controller|controller|RF_Rb_addr[0]~1_combout )) # (!\process|controller|controller|RF_Rb_addr[1]~0_combout  & 
// ((\process|controller|controller|RF_Rb_addr[0]~1_combout  & (\process|datapath|RegUnit|regfile[1][7]~q )) # (!\process|controller|controller|RF_Rb_addr[0]~1_combout  & ((\process|datapath|RegUnit|regfile[0][7]~q )))))

	.dataa(\process|controller|controller|RF_Rb_addr[1]~0_combout ),
	.datab(\process|controller|controller|RF_Rb_addr[0]~1_combout ),
	.datac(\process|datapath|RegUnit|regfile[1][7]~q ),
	.datad(\process|datapath|RegUnit|regfile[0][7]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux24~4 .lut_mask = 16'hD9C8;
defparam \process|datapath|RegUnit|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N8
cycloneive_lcell_comb \process|datapath|RegUnit|Mux24~5 (
// Equation(s):
// \process|datapath|RegUnit|Mux24~5_combout  = (\process|controller|controller|RF_Rb_addr[1]~0_combout  & ((\process|datapath|RegUnit|Mux24~4_combout  & ((\process|datapath|RegUnit|regfile[3][7]~q ))) # (!\process|datapath|RegUnit|Mux24~4_combout  & 
// (\process|datapath|RegUnit|regfile[2][7]~q )))) # (!\process|controller|controller|RF_Rb_addr[1]~0_combout  & (((\process|datapath|RegUnit|Mux24~4_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[2][7]~q ),
	.datab(\process|datapath|RegUnit|regfile[3][7]~q ),
	.datac(\process|controller|controller|RF_Rb_addr[1]~0_combout ),
	.datad(\process|datapath|RegUnit|Mux24~4_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux24~5_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux24~5 .lut_mask = 16'hCFA0;
defparam \process|datapath|RegUnit|Mux24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N20
cycloneive_lcell_comb \process|datapath|RegUnit|Mux24~6 (
// Equation(s):
// \process|datapath|RegUnit|Mux24~6_combout  = (\process|controller|controller|RF_Rb_addr[2]~3_combout  & ((\process|datapath|RegUnit|Mux24~3_combout ) # ((\process|controller|controller|RF_Rb_addr[3]~2_combout )))) # 
// (!\process|controller|controller|RF_Rb_addr[2]~3_combout  & (((!\process|controller|controller|RF_Rb_addr[3]~2_combout  & \process|datapath|RegUnit|Mux24~5_combout ))))

	.dataa(\process|controller|controller|RF_Rb_addr[2]~3_combout ),
	.datab(\process|datapath|RegUnit|Mux24~3_combout ),
	.datac(\process|controller|controller|RF_Rb_addr[3]~2_combout ),
	.datad(\process|datapath|RegUnit|Mux24~5_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux24~6_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux24~6 .lut_mask = 16'hADA8;
defparam \process|datapath|RegUnit|Mux24~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N4
cycloneive_lcell_comb \process|datapath|RegUnit|Mux24~9 (
// Equation(s):
// \process|datapath|RegUnit|Mux24~9_combout  = (\process|controller|controller|RF_Rb_addr[3]~2_combout  & ((\process|datapath|RegUnit|Mux24~6_combout  & (\process|datapath|RegUnit|Mux24~8_combout )) # (!\process|datapath|RegUnit|Mux24~6_combout  & 
// ((\process|datapath|RegUnit|Mux24~1_combout ))))) # (!\process|controller|controller|RF_Rb_addr[3]~2_combout  & (((\process|datapath|RegUnit|Mux24~6_combout ))))

	.dataa(\process|controller|controller|RF_Rb_addr[3]~2_combout ),
	.datab(\process|datapath|RegUnit|Mux24~8_combout ),
	.datac(\process|datapath|RegUnit|Mux24~1_combout ),
	.datad(\process|datapath|RegUnit|Mux24~6_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux24~9_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux24~9 .lut_mask = 16'hDDA0;
defparam \process|datapath|RegUnit|Mux24~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y29_N0
cycloneive_lcell_comb \process|datapath|ALUunit|Add0~19 (
// Equation(s):
// \process|datapath|ALUunit|Add0~19_combout  = \process|controller|controller|currentState.SUB~q  $ (\process|datapath|RegUnit|Mux24~9_combout )

	.dataa(\process|controller|controller|currentState.SUB~q ),
	.datab(gnd),
	.datac(\process|datapath|RegUnit|Mux24~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\process|datapath|ALUunit|Add0~19_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|ALUunit|Add0~19 .lut_mask = 16'h5A5A;
defparam \process|datapath|ALUunit|Add0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N0
cycloneive_lcell_comb \process|datapath|ALUunit|Add0~43 (
// Equation(s):
// \process|datapath|ALUunit|Add0~43_combout  = ((\process|datapath|ALUunit|Add0~19_combout  $ (\process|datapath|RegUnit|Mux8~9_combout  $ (!\process|datapath|ALUunit|Add0~42 )))) # (GND)
// \process|datapath|ALUunit|Add0~44  = CARRY((\process|datapath|ALUunit|Add0~19_combout  & ((\process|datapath|RegUnit|Mux8~9_combout ) # (!\process|datapath|ALUunit|Add0~42 ))) # (!\process|datapath|ALUunit|Add0~19_combout  & 
// (\process|datapath|RegUnit|Mux8~9_combout  & !\process|datapath|ALUunit|Add0~42 )))

	.dataa(\process|datapath|ALUunit|Add0~19_combout ),
	.datab(\process|datapath|RegUnit|Mux8~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\process|datapath|ALUunit|Add0~42 ),
	.combout(\process|datapath|ALUunit|Add0~43_combout ),
	.cout(\process|datapath|ALUunit|Add0~44 ));
// synopsys translate_off
defparam \process|datapath|ALUunit|Add0~43 .lut_mask = 16'h698E;
defparam \process|datapath|ALUunit|Add0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N2
cycloneive_lcell_comb \process|datapath|ALUunit|Add0~45 (
// Equation(s):
// \process|datapath|ALUunit|Add0~45_combout  = (\process|datapath|RegUnit|Mux7~9_combout  & ((\process|datapath|ALUunit|Add0~18_combout  & (\process|datapath|ALUunit|Add0~44  & VCC)) # (!\process|datapath|ALUunit|Add0~18_combout  & 
// (!\process|datapath|ALUunit|Add0~44 )))) # (!\process|datapath|RegUnit|Mux7~9_combout  & ((\process|datapath|ALUunit|Add0~18_combout  & (!\process|datapath|ALUunit|Add0~44 )) # (!\process|datapath|ALUunit|Add0~18_combout  & 
// ((\process|datapath|ALUunit|Add0~44 ) # (GND)))))
// \process|datapath|ALUunit|Add0~46  = CARRY((\process|datapath|RegUnit|Mux7~9_combout  & (!\process|datapath|ALUunit|Add0~18_combout  & !\process|datapath|ALUunit|Add0~44 )) # (!\process|datapath|RegUnit|Mux7~9_combout  & 
// ((!\process|datapath|ALUunit|Add0~44 ) # (!\process|datapath|ALUunit|Add0~18_combout ))))

	.dataa(\process|datapath|RegUnit|Mux7~9_combout ),
	.datab(\process|datapath|ALUunit|Add0~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\process|datapath|ALUunit|Add0~44 ),
	.combout(\process|datapath|ALUunit|Add0~45_combout ),
	.cout(\process|datapath|ALUunit|Add0~46 ));
// synopsys translate_off
defparam \process|datapath|ALUunit|Add0~45 .lut_mask = 16'h9617;
defparam \process|datapath|ALUunit|Add0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N22
cycloneive_lcell_comb \process|datapath|ALUunit|Add0~64 (
// Equation(s):
// \process|datapath|ALUunit|Add0~64_combout  = (\process|datapath|ALUunit|Add0~45_combout  & ((\process|controller|controller|currentState.ADD~q ) # (\process|controller|controller|currentState.SUB~q )))

	.dataa(gnd),
	.datab(\process|controller|controller|currentState.ADD~q ),
	.datac(\process|controller|controller|currentState.SUB~q ),
	.datad(\process|datapath|ALUunit|Add0~45_combout ),
	.cin(gnd),
	.combout(\process|datapath|ALUunit|Add0~64_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|ALUunit|Add0~64 .lut_mask = 16'hFC00;
defparam \process|datapath|ALUunit|Add0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y33_N25
dffeas \process|datapath|RegUnit|regfile[15][9] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|datapath|RegUnit|regfile~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RegUnit|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[15][9] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[15][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y37_N9
dffeas \process|datapath|RegUnit|regfile[14][9] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[14][9] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[14][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y37_N11
dffeas \process|datapath|RegUnit|regfile[12][9] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[12][9] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[12][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y35_N11
dffeas \process|datapath|RegUnit|regfile[13][9] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[13][9] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[13][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N10
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~52 (
// Equation(s):
// \process|datapath|RegUnit|regfile~52_combout  = (\process|controller|controller|RF_W_addr[0]~16_combout  & ((\process|controller|controller|RF_W_addr[1]~17_combout ) # ((\process|datapath|RegUnit|regfile[13][9]~q )))) # 
// (!\process|controller|controller|RF_W_addr[0]~16_combout  & (!\process|controller|controller|RF_W_addr[1]~17_combout  & (\process|datapath|RegUnit|regfile[12][9]~q )))

	.dataa(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.datab(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datac(\process|datapath|RegUnit|regfile[12][9]~q ),
	.datad(\process|datapath|RegUnit|regfile[13][9]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~52_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~52 .lut_mask = 16'hBA98;
defparam \process|datapath|RegUnit|regfile~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N8
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~53 (
// Equation(s):
// \process|datapath|RegUnit|regfile~53_combout  = (\process|controller|controller|RF_W_addr[1]~17_combout  & ((\process|datapath|RegUnit|regfile~52_combout  & (\process|datapath|RegUnit|regfile[15][9]~q )) # (!\process|datapath|RegUnit|regfile~52_combout  & 
// ((\process|datapath|RegUnit|regfile[14][9]~q ))))) # (!\process|controller|controller|RF_W_addr[1]~17_combout  & (((\process|datapath|RegUnit|regfile~52_combout ))))

	.dataa(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datab(\process|datapath|RegUnit|regfile[15][9]~q ),
	.datac(\process|datapath|RegUnit|regfile[14][9]~q ),
	.datad(\process|datapath|RegUnit|regfile~52_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~53_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~53 .lut_mask = 16'hDDA0;
defparam \process|datapath|RegUnit|regfile~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y34_N17
dffeas \process|datapath|RegUnit|regfile[6][9] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[6][9] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[6][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y34_N29
dffeas \process|datapath|RegUnit|regfile[7][9] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[7][9] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[7][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y36_N9
dffeas \process|datapath|RegUnit|regfile[4][9] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[4][9] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[4][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N12
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~45 (
// Equation(s):
// \process|datapath|RegUnit|regfile~45_combout  = (\process|controller|controller|RF_W_addr[1]~17_combout  & (((\process|controller|controller|RF_W_addr[0]~16_combout )))) # (!\process|controller|controller|RF_W_addr[1]~17_combout  & 
// ((\process|controller|controller|RF_W_addr[0]~16_combout  & ((\process|datapath|RegUnit|regfile[5][9]~q ))) # (!\process|controller|controller|RF_W_addr[0]~16_combout  & (\process|datapath|RegUnit|regfile[4][9]~q ))))

	.dataa(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datab(\process|datapath|RegUnit|regfile[4][9]~q ),
	.datac(\process|datapath|RegUnit|regfile[5][9]~q ),
	.datad(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~45_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~45 .lut_mask = 16'hFA44;
defparam \process|datapath|RegUnit|regfile~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N28
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~46 (
// Equation(s):
// \process|datapath|RegUnit|regfile~46_combout  = (\process|controller|controller|RF_W_addr[1]~17_combout  & ((\process|datapath|RegUnit|regfile~45_combout  & ((\process|datapath|RegUnit|regfile[7][9]~q ))) # (!\process|datapath|RegUnit|regfile~45_combout  
// & (\process|datapath|RegUnit|regfile[6][9]~q )))) # (!\process|controller|controller|RF_W_addr[1]~17_combout  & (((\process|datapath|RegUnit|regfile~45_combout ))))

	.dataa(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datab(\process|datapath|RegUnit|regfile[6][9]~q ),
	.datac(\process|datapath|RegUnit|regfile[7][9]~q ),
	.datad(\process|datapath|RegUnit|regfile~45_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~46_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~46 .lut_mask = 16'hF588;
defparam \process|datapath|RegUnit|regfile~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y34_N23
dffeas \process|datapath|RegUnit|regfile[1][9] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[1][9] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y34_N17
dffeas \process|datapath|RegUnit|regfile[3][9] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[3][9] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[3][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y35_N5
dffeas \process|datapath|RegUnit|regfile[0][9] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[0][9] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y35_N11
dffeas \process|datapath|RegUnit|regfile[2][9] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[2][9] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[2][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N4
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~49 (
// Equation(s):
// \process|datapath|RegUnit|regfile~49_combout  = (\process|controller|controller|RF_W_addr[0]~16_combout  & (\process|controller|controller|RF_W_addr[1]~17_combout )) # (!\process|controller|controller|RF_W_addr[0]~16_combout  & 
// ((\process|controller|controller|RF_W_addr[1]~17_combout  & ((\process|datapath|RegUnit|regfile[2][9]~q ))) # (!\process|controller|controller|RF_W_addr[1]~17_combout  & (\process|datapath|RegUnit|regfile[0][9]~q ))))

	.dataa(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.datab(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datac(\process|datapath|RegUnit|regfile[0][9]~q ),
	.datad(\process|datapath|RegUnit|regfile[2][9]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~49_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~49 .lut_mask = 16'hDC98;
defparam \process|datapath|RegUnit|regfile~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N16
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~50 (
// Equation(s):
// \process|datapath|RegUnit|regfile~50_combout  = (\process|controller|controller|RF_W_addr[0]~16_combout  & ((\process|datapath|RegUnit|regfile~49_combout  & ((\process|datapath|RegUnit|regfile[3][9]~q ))) # (!\process|datapath|RegUnit|regfile~49_combout  
// & (\process|datapath|RegUnit|regfile[1][9]~q )))) # (!\process|controller|controller|RF_W_addr[0]~16_combout  & (((\process|datapath|RegUnit|regfile~49_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[1][9]~q ),
	.datab(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.datac(\process|datapath|RegUnit|regfile[3][9]~q ),
	.datad(\process|datapath|RegUnit|regfile~49_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~50_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~50 .lut_mask = 16'hF388;
defparam \process|datapath|RegUnit|regfile~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N6
cycloneive_lcell_comb \process|datapath|RegUnit|regfile[11][9]~feeder (
// Equation(s):
// \process|datapath|RegUnit|regfile[11][9]~feeder_combout  = \process|datapath|RegUnit|regfile~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\process|datapath|RegUnit|regfile~55_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile[11][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[11][9]~feeder .lut_mask = 16'hFF00;
defparam \process|datapath|RegUnit|regfile[11][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y34_N7
dffeas \process|datapath|RegUnit|regfile[11][9] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|datapath|RegUnit|regfile[11][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RegUnit|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[11][9] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[11][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y34_N17
dffeas \process|datapath|RegUnit|regfile[9][9] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[9][9] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[9][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y34_N11
dffeas \process|datapath|RegUnit|regfile[10][9] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[10][9] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[10][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y38_N9
dffeas \process|datapath|RegUnit|regfile[8][9] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[8][9] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[8][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N0
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~47 (
// Equation(s):
// \process|datapath|RegUnit|regfile~47_combout  = (\process|controller|controller|RF_W_addr[1]~17_combout  & ((\process|controller|controller|RF_W_addr[0]~16_combout ) # ((\process|datapath|RegUnit|regfile[10][9]~q )))) # 
// (!\process|controller|controller|RF_W_addr[1]~17_combout  & (!\process|controller|controller|RF_W_addr[0]~16_combout  & ((\process|datapath|RegUnit|regfile[8][9]~q ))))

	.dataa(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datab(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.datac(\process|datapath|RegUnit|regfile[10][9]~q ),
	.datad(\process|datapath|RegUnit|regfile[8][9]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~47_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~47 .lut_mask = 16'hB9A8;
defparam \process|datapath|RegUnit|regfile~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N18
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~48 (
// Equation(s):
// \process|datapath|RegUnit|regfile~48_combout  = (\process|controller|controller|RF_W_addr[0]~16_combout  & ((\process|datapath|RegUnit|regfile~47_combout  & (\process|datapath|RegUnit|regfile[11][9]~q )) # (!\process|datapath|RegUnit|regfile~47_combout  & 
// ((\process|datapath|RegUnit|regfile[9][9]~q ))))) # (!\process|controller|controller|RF_W_addr[0]~16_combout  & (((\process|datapath|RegUnit|regfile~47_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[11][9]~q ),
	.datab(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.datac(\process|datapath|RegUnit|regfile[9][9]~q ),
	.datad(\process|datapath|RegUnit|regfile~47_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~48_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~48 .lut_mask = 16'hBBC0;
defparam \process|datapath|RegUnit|regfile~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N28
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~51 (
// Equation(s):
// \process|datapath|RegUnit|regfile~51_combout  = (\process|controller|controller|RF_W_addr[3]~18_combout  & (((\process|controller|controller|RF_W_addr[2]~19_combout ) # (\process|datapath|RegUnit|regfile~48_combout )))) # 
// (!\process|controller|controller|RF_W_addr[3]~18_combout  & (\process|datapath|RegUnit|regfile~50_combout  & (!\process|controller|controller|RF_W_addr[2]~19_combout )))

	.dataa(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.datab(\process|datapath|RegUnit|regfile~50_combout ),
	.datac(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.datad(\process|datapath|RegUnit|regfile~48_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~51_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~51 .lut_mask = 16'hAEA4;
defparam \process|datapath|RegUnit|regfile~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N30
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~54 (
// Equation(s):
// \process|datapath|RegUnit|regfile~54_combout  = (\process|controller|controller|RF_W_addr[2]~19_combout  & ((\process|datapath|RegUnit|regfile~51_combout  & (\process|datapath|RegUnit|regfile~53_combout )) # (!\process|datapath|RegUnit|regfile~51_combout  
// & ((\process|datapath|RegUnit|regfile~46_combout ))))) # (!\process|controller|controller|RF_W_addr[2]~19_combout  & (((\process|datapath|RegUnit|regfile~51_combout ))))

	.dataa(\process|datapath|RegUnit|regfile~53_combout ),
	.datab(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.datac(\process|datapath|RegUnit|regfile~46_combout ),
	.datad(\process|datapath|RegUnit|regfile~51_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~54_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~54 .lut_mask = 16'hBBC0;
defparam \process|datapath|RegUnit|regfile~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N10
cycloneive_lcell_comb \process|datapath|RegUnit|Mux22~7 (
// Equation(s):
// \process|datapath|RegUnit|Mux22~7_combout  = (\process|controller|controller|RF_Rb_addr[1]~0_combout  & (((\process|controller|controller|RF_Rb_addr[0]~1_combout )))) # (!\process|controller|controller|RF_Rb_addr[1]~0_combout  & 
// ((\process|controller|controller|RF_Rb_addr[0]~1_combout  & ((\process|datapath|RegUnit|regfile[13][9]~q ))) # (!\process|controller|controller|RF_Rb_addr[0]~1_combout  & (\process|datapath|RegUnit|regfile[12][9]~q ))))

	.dataa(\process|datapath|RegUnit|regfile[12][9]~q ),
	.datab(\process|controller|controller|RF_Rb_addr[1]~0_combout ),
	.datac(\process|datapath|RegUnit|regfile[13][9]~q ),
	.datad(\process|controller|controller|RF_Rb_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux22~7_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux22~7 .lut_mask = 16'hFC22;
defparam \process|datapath|RegUnit|Mux22~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N2
cycloneive_lcell_comb \process|datapath|RegUnit|Mux22~8 (
// Equation(s):
// \process|datapath|RegUnit|Mux22~8_combout  = (\process|controller|controller|RF_Rb_addr[1]~0_combout  & ((\process|datapath|RegUnit|Mux22~7_combout  & ((\process|datapath|RegUnit|regfile[15][9]~q ))) # (!\process|datapath|RegUnit|Mux22~7_combout  & 
// (\process|datapath|RegUnit|regfile[14][9]~q )))) # (!\process|controller|controller|RF_Rb_addr[1]~0_combout  & (((\process|datapath|RegUnit|Mux22~7_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[14][9]~q ),
	.datab(\process|datapath|RegUnit|regfile[15][9]~q ),
	.datac(\process|controller|controller|RF_Rb_addr[1]~0_combout ),
	.datad(\process|datapath|RegUnit|Mux22~7_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux22~8_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux22~8 .lut_mask = 16'hCFA0;
defparam \process|datapath|RegUnit|Mux22~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N10
cycloneive_lcell_comb \process|datapath|RegUnit|Mux22~2 (
// Equation(s):
// \process|datapath|RegUnit|Mux22~2_combout  = (\process|controller|controller|RF_Rb_addr[0]~1_combout  & (((\process|controller|controller|RF_Rb_addr[1]~0_combout )))) # (!\process|controller|controller|RF_Rb_addr[0]~1_combout  & 
// ((\process|controller|controller|RF_Rb_addr[1]~0_combout  & ((\process|datapath|RegUnit|regfile[10][9]~q ))) # (!\process|controller|controller|RF_Rb_addr[1]~0_combout  & (\process|datapath|RegUnit|regfile[8][9]~q ))))

	.dataa(\process|controller|controller|RF_Rb_addr[0]~1_combout ),
	.datab(\process|datapath|RegUnit|regfile[8][9]~q ),
	.datac(\process|datapath|RegUnit|regfile[10][9]~q ),
	.datad(\process|controller|controller|RF_Rb_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux22~2 .lut_mask = 16'hFA44;
defparam \process|datapath|RegUnit|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N16
cycloneive_lcell_comb \process|datapath|RegUnit|Mux22~3 (
// Equation(s):
// \process|datapath|RegUnit|Mux22~3_combout  = (\process|controller|controller|RF_Rb_addr[0]~1_combout  & ((\process|datapath|RegUnit|Mux22~2_combout  & (\process|datapath|RegUnit|regfile[11][9]~q )) # (!\process|datapath|RegUnit|Mux22~2_combout  & 
// ((\process|datapath|RegUnit|regfile[9][9]~q ))))) # (!\process|controller|controller|RF_Rb_addr[0]~1_combout  & (((\process|datapath|RegUnit|Mux22~2_combout ))))

	.dataa(\process|controller|controller|RF_Rb_addr[0]~1_combout ),
	.datab(\process|datapath|RegUnit|regfile[11][9]~q ),
	.datac(\process|datapath|RegUnit|regfile[9][9]~q ),
	.datad(\process|datapath|RegUnit|Mux22~2_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux22~3 .lut_mask = 16'hDDA0;
defparam \process|datapath|RegUnit|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N20
cycloneive_lcell_comb \process|datapath|RegUnit|Mux22~4 (
// Equation(s):
// \process|datapath|RegUnit|Mux22~4_combout  = (\process|controller|controller|RF_Rb_addr[1]~0_combout  & ((\process|datapath|RegUnit|regfile[2][9]~q ) # ((\process|controller|controller|RF_Rb_addr[0]~1_combout )))) # 
// (!\process|controller|controller|RF_Rb_addr[1]~0_combout  & (((!\process|controller|controller|RF_Rb_addr[0]~1_combout  & \process|datapath|RegUnit|regfile[0][9]~q ))))

	.dataa(\process|controller|controller|RF_Rb_addr[1]~0_combout ),
	.datab(\process|datapath|RegUnit|regfile[2][9]~q ),
	.datac(\process|controller|controller|RF_Rb_addr[0]~1_combout ),
	.datad(\process|datapath|RegUnit|regfile[0][9]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux22~4 .lut_mask = 16'hADA8;
defparam \process|datapath|RegUnit|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N22
cycloneive_lcell_comb \process|datapath|RegUnit|Mux22~5 (
// Equation(s):
// \process|datapath|RegUnit|Mux22~5_combout  = (\process|controller|controller|RF_Rb_addr[0]~1_combout  & ((\process|datapath|RegUnit|Mux22~4_combout  & (\process|datapath|RegUnit|regfile[3][9]~q )) # (!\process|datapath|RegUnit|Mux22~4_combout  & 
// ((\process|datapath|RegUnit|regfile[1][9]~q ))))) # (!\process|controller|controller|RF_Rb_addr[0]~1_combout  & (((\process|datapath|RegUnit|Mux22~4_combout ))))

	.dataa(\process|controller|controller|RF_Rb_addr[0]~1_combout ),
	.datab(\process|datapath|RegUnit|regfile[3][9]~q ),
	.datac(\process|datapath|RegUnit|regfile[1][9]~q ),
	.datad(\process|datapath|RegUnit|Mux22~4_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux22~5_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux22~5 .lut_mask = 16'hDDA0;
defparam \process|datapath|RegUnit|Mux22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N16
cycloneive_lcell_comb \process|datapath|RegUnit|Mux22~6 (
// Equation(s):
// \process|datapath|RegUnit|Mux22~6_combout  = (\process|controller|controller|RF_Rb_addr[3]~2_combout  & ((\process|datapath|RegUnit|Mux22~3_combout ) # ((\process|controller|controller|RF_Rb_addr[2]~3_combout )))) # 
// (!\process|controller|controller|RF_Rb_addr[3]~2_combout  & (((!\process|controller|controller|RF_Rb_addr[2]~3_combout  & \process|datapath|RegUnit|Mux22~5_combout ))))

	.dataa(\process|datapath|RegUnit|Mux22~3_combout ),
	.datab(\process|controller|controller|RF_Rb_addr[3]~2_combout ),
	.datac(\process|controller|controller|RF_Rb_addr[2]~3_combout ),
	.datad(\process|datapath|RegUnit|Mux22~5_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux22~6_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux22~6 .lut_mask = 16'hCBC8;
defparam \process|datapath|RegUnit|Mux22~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N6
cycloneive_lcell_comb \process|datapath|RegUnit|Mux22~0 (
// Equation(s):
// \process|datapath|RegUnit|Mux22~0_combout  = (\process|controller|controller|RF_Rb_addr[0]~1_combout  & ((\process|controller|controller|RF_Rb_addr[1]~0_combout ) # ((\process|datapath|RegUnit|regfile[5][9]~q )))) # 
// (!\process|controller|controller|RF_Rb_addr[0]~1_combout  & (!\process|controller|controller|RF_Rb_addr[1]~0_combout  & ((\process|datapath|RegUnit|regfile[4][9]~q ))))

	.dataa(\process|controller|controller|RF_Rb_addr[0]~1_combout ),
	.datab(\process|controller|controller|RF_Rb_addr[1]~0_combout ),
	.datac(\process|datapath|RegUnit|regfile[5][9]~q ),
	.datad(\process|datapath|RegUnit|regfile[4][9]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux22~0 .lut_mask = 16'hB9A8;
defparam \process|datapath|RegUnit|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N8
cycloneive_lcell_comb \process|datapath|RegUnit|Mux22~1 (
// Equation(s):
// \process|datapath|RegUnit|Mux22~1_combout  = (\process|datapath|RegUnit|Mux22~0_combout  & ((\process|datapath|RegUnit|regfile[7][9]~q ) # ((!\process|controller|controller|RF_Rb_addr[1]~0_combout )))) # (!\process|datapath|RegUnit|Mux22~0_combout  & 
// (((\process|controller|controller|RF_Rb_addr[1]~0_combout  & \process|datapath|RegUnit|regfile[6][9]~q ))))

	.dataa(\process|datapath|RegUnit|Mux22~0_combout ),
	.datab(\process|datapath|RegUnit|regfile[7][9]~q ),
	.datac(\process|controller|controller|RF_Rb_addr[1]~0_combout ),
	.datad(\process|datapath|RegUnit|regfile[6][9]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux22~1 .lut_mask = 16'hDA8A;
defparam \process|datapath|RegUnit|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N24
cycloneive_lcell_comb \process|datapath|RegUnit|Mux22~9 (
// Equation(s):
// \process|datapath|RegUnit|Mux22~9_combout  = (\process|datapath|RegUnit|Mux22~6_combout  & ((\process|datapath|RegUnit|Mux22~8_combout ) # ((!\process|controller|controller|RF_Rb_addr[2]~3_combout )))) # (!\process|datapath|RegUnit|Mux22~6_combout  & 
// (((\process|controller|controller|RF_Rb_addr[2]~3_combout  & \process|datapath|RegUnit|Mux22~1_combout ))))

	.dataa(\process|datapath|RegUnit|Mux22~8_combout ),
	.datab(\process|datapath|RegUnit|Mux22~6_combout ),
	.datac(\process|controller|controller|RF_Rb_addr[2]~3_combout ),
	.datad(\process|datapath|RegUnit|Mux22~1_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux22~9_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux22~9 .lut_mask = 16'hBC8C;
defparam \process|datapath|RegUnit|Mux22~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N20
cycloneive_lcell_comb \process|datapath|ALUunit|Add0~17 (
// Equation(s):
// \process|datapath|ALUunit|Add0~17_combout  = \process|controller|controller|currentState.SUB~q  $ (\process|datapath|RegUnit|Mux22~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\process|controller|controller|currentState.SUB~q ),
	.datad(\process|datapath|RegUnit|Mux22~9_combout ),
	.cin(gnd),
	.combout(\process|datapath|ALUunit|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|ALUunit|Add0~17 .lut_mask = 16'h0FF0;
defparam \process|datapath|ALUunit|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N4
cycloneive_lcell_comb \process|datapath|ALUunit|Add0~47 (
// Equation(s):
// \process|datapath|ALUunit|Add0~47_combout  = ((\process|datapath|ALUunit|Add0~17_combout  $ (\process|datapath|RegUnit|Mux6~9_combout  $ (!\process|datapath|ALUunit|Add0~46 )))) # (GND)
// \process|datapath|ALUunit|Add0~48  = CARRY((\process|datapath|ALUunit|Add0~17_combout  & ((\process|datapath|RegUnit|Mux6~9_combout ) # (!\process|datapath|ALUunit|Add0~46 ))) # (!\process|datapath|ALUunit|Add0~17_combout  & 
// (\process|datapath|RegUnit|Mux6~9_combout  & !\process|datapath|ALUunit|Add0~46 )))

	.dataa(\process|datapath|ALUunit|Add0~17_combout ),
	.datab(\process|datapath|RegUnit|Mux6~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\process|datapath|ALUunit|Add0~46 ),
	.combout(\process|datapath|ALUunit|Add0~47_combout ),
	.cout(\process|datapath|ALUunit|Add0~48 ));
// synopsys translate_off
defparam \process|datapath|ALUunit|Add0~47 .lut_mask = 16'h698E;
defparam \process|datapath|ALUunit|Add0~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N30
cycloneive_lcell_comb \process|datapath|ALUunit|Add0~65 (
// Equation(s):
// \process|datapath|ALUunit|Add0~65_combout  = (\process|datapath|ALUunit|Add0~47_combout  & ((\process|controller|controller|currentState.SUB~q ) # (\process|controller|controller|currentState.ADD~q )))

	.dataa(\process|controller|controller|currentState.SUB~q ),
	.datab(gnd),
	.datac(\process|datapath|ALUunit|Add0~47_combout ),
	.datad(\process|controller|controller|currentState.ADD~q ),
	.cin(gnd),
	.combout(\process|datapath|ALUunit|Add0~65_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|ALUunit|Add0~65 .lut_mask = 16'hF0A0;
defparam \process|datapath|ALUunit|Add0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N16
cycloneive_lcell_comb \process|datapath|RegUnit|regfile[1][10]~feeder (
// Equation(s):
// \process|datapath|RegUnit|regfile[1][10]~feeder_combout  = \process|datapath|RegUnit|regfile~43_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\process|datapath|RegUnit|regfile~43_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile[1][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[1][10]~feeder .lut_mask = 16'hFF00;
defparam \process|datapath|RegUnit|regfile[1][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y35_N17
dffeas \process|datapath|RegUnit|regfile[1][10] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|datapath|RegUnit|regfile[1][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RegUnit|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[1][10] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y36_N31
dffeas \process|datapath|RegUnit|regfile[9][10] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[9][10] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[9][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N30
cycloneive_lcell_comb \process|datapath|RegUnit|Mux21~0 (
// Equation(s):
// \process|datapath|RegUnit|Mux21~0_combout  = (\process|controller|controller|RF_Rb_addr[3]~2_combout  & (((\process|datapath|RegUnit|regfile[9][10]~q ) # (\process|controller|controller|RF_Rb_addr[2]~3_combout )))) # 
// (!\process|controller|controller|RF_Rb_addr[3]~2_combout  & (\process|datapath|RegUnit|regfile[1][10]~q  & ((!\process|controller|controller|RF_Rb_addr[2]~3_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[1][10]~q ),
	.datab(\process|controller|controller|RF_Rb_addr[3]~2_combout ),
	.datac(\process|datapath|RegUnit|regfile[9][10]~q ),
	.datad(\process|controller|controller|RF_Rb_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux21~0 .lut_mask = 16'hCCE2;
defparam \process|datapath|RegUnit|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y35_N17
dffeas \process|datapath|RegUnit|regfile[13][10] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[13][10] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[13][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y36_N29
dffeas \process|datapath|RegUnit|regfile[5][10] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[5][10] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[5][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N28
cycloneive_lcell_comb \process|datapath|RegUnit|Mux21~1 (
// Equation(s):
// \process|datapath|RegUnit|Mux21~1_combout  = (\process|datapath|RegUnit|Mux21~0_combout  & ((\process|datapath|RegUnit|regfile[13][10]~q ) # ((!\process|controller|controller|RF_Rb_addr[2]~3_combout )))) # (!\process|datapath|RegUnit|Mux21~0_combout  & 
// (((\process|datapath|RegUnit|regfile[5][10]~q  & \process|controller|controller|RF_Rb_addr[2]~3_combout ))))

	.dataa(\process|datapath|RegUnit|Mux21~0_combout ),
	.datab(\process|datapath|RegUnit|regfile[13][10]~q ),
	.datac(\process|datapath|RegUnit|regfile[5][10]~q ),
	.datad(\process|controller|controller|RF_Rb_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux21~1 .lut_mask = 16'hD8AA;
defparam \process|datapath|RegUnit|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N31
dffeas \process|datapath|RegUnit|regfile[15][10] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|datapath|RegUnit|regfile~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RegUnit|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[15][10] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[15][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y36_N13
dffeas \process|datapath|RegUnit|regfile[7][10] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[7][10] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[7][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y35_N9
dffeas \process|datapath|RegUnit|regfile[11][10] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[11][10] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[11][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y35_N11
dffeas \process|datapath|RegUnit|regfile[3][10] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[3][10] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[3][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N0
cycloneive_lcell_comb \process|datapath|RegUnit|Mux21~7 (
// Equation(s):
// \process|datapath|RegUnit|Mux21~7_combout  = (\process|controller|controller|RF_Rb_addr[2]~3_combout  & (((\process|controller|controller|RF_Rb_addr[3]~2_combout )))) # (!\process|controller|controller|RF_Rb_addr[2]~3_combout  & 
// ((\process|controller|controller|RF_Rb_addr[3]~2_combout  & (\process|datapath|RegUnit|regfile[11][10]~q )) # (!\process|controller|controller|RF_Rb_addr[3]~2_combout  & ((\process|datapath|RegUnit|regfile[3][10]~q )))))

	.dataa(\process|controller|controller|RF_Rb_addr[2]~3_combout ),
	.datab(\process|datapath|RegUnit|regfile[11][10]~q ),
	.datac(\process|controller|controller|RF_Rb_addr[3]~2_combout ),
	.datad(\process|datapath|RegUnit|regfile[3][10]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux21~7_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux21~7 .lut_mask = 16'hE5E0;
defparam \process|datapath|RegUnit|Mux21~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N4
cycloneive_lcell_comb \process|datapath|RegUnit|Mux21~8 (
// Equation(s):
// \process|datapath|RegUnit|Mux21~8_combout  = (\process|controller|controller|RF_Rb_addr[2]~3_combout  & ((\process|datapath|RegUnit|Mux21~7_combout  & (\process|datapath|RegUnit|regfile[15][10]~q )) # (!\process|datapath|RegUnit|Mux21~7_combout  & 
// ((\process|datapath|RegUnit|regfile[7][10]~q ))))) # (!\process|controller|controller|RF_Rb_addr[2]~3_combout  & (((\process|datapath|RegUnit|Mux21~7_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[15][10]~q ),
	.datab(\process|controller|controller|RF_Rb_addr[2]~3_combout ),
	.datac(\process|datapath|RegUnit|regfile[7][10]~q ),
	.datad(\process|datapath|RegUnit|Mux21~7_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux21~8_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux21~8 .lut_mask = 16'hBBC0;
defparam \process|datapath|RegUnit|Mux21~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y38_N27
dffeas \process|datapath|RegUnit|regfile[12][10] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[12][10] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[12][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y38_N27
dffeas \process|datapath|RegUnit|regfile[0][10] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[0][10] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y38_N25
dffeas \process|datapath|RegUnit|regfile[4][10] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[4][10] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[4][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N22
cycloneive_lcell_comb \process|datapath|RegUnit|Mux21~4 (
// Equation(s):
// \process|datapath|RegUnit|Mux21~4_combout  = (\process|controller|controller|RF_Rb_addr[2]~3_combout  & ((\process|controller|controller|RF_Rb_addr[3]~2_combout ) # ((\process|datapath|RegUnit|regfile[4][10]~q )))) # 
// (!\process|controller|controller|RF_Rb_addr[2]~3_combout  & (!\process|controller|controller|RF_Rb_addr[3]~2_combout  & (\process|datapath|RegUnit|regfile[0][10]~q )))

	.dataa(\process|controller|controller|RF_Rb_addr[2]~3_combout ),
	.datab(\process|controller|controller|RF_Rb_addr[3]~2_combout ),
	.datac(\process|datapath|RegUnit|regfile[0][10]~q ),
	.datad(\process|datapath|RegUnit|regfile[4][10]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux21~4 .lut_mask = 16'hBA98;
defparam \process|datapath|RegUnit|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N14
cycloneive_lcell_comb \process|datapath|RegUnit|Mux21~5 (
// Equation(s):
// \process|datapath|RegUnit|Mux21~5_combout  = (\process|controller|controller|RF_Rb_addr[3]~2_combout  & ((\process|datapath|RegUnit|Mux21~4_combout  & (\process|datapath|RegUnit|regfile[12][10]~q )) # (!\process|datapath|RegUnit|Mux21~4_combout  & 
// ((\process|datapath|RegUnit|regfile[8][10]~q ))))) # (!\process|controller|controller|RF_Rb_addr[3]~2_combout  & (((\process|datapath|RegUnit|Mux21~4_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[12][10]~q ),
	.datab(\process|datapath|RegUnit|regfile[8][10]~q ),
	.datac(\process|controller|controller|RF_Rb_addr[3]~2_combout ),
	.datad(\process|datapath|RegUnit|Mux21~4_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux21~5_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux21~5 .lut_mask = 16'hAFC0;
defparam \process|datapath|RegUnit|Mux21~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N16
cycloneive_lcell_comb \process|datapath|RegUnit|regfile[2][10]~feeder (
// Equation(s):
// \process|datapath|RegUnit|regfile[2][10]~feeder_combout  = \process|datapath|RegUnit|regfile~43_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\process|datapath|RegUnit|regfile~43_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile[2][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[2][10]~feeder .lut_mask = 16'hFF00;
defparam \process|datapath|RegUnit|regfile[2][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y37_N17
dffeas \process|datapath|RegUnit|regfile[2][10] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|datapath|RegUnit|regfile[2][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RegUnit|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[2][10] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y36_N1
dffeas \process|datapath|RegUnit|regfile[6][10] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[6][10] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[6][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N30
cycloneive_lcell_comb \process|datapath|RegUnit|Mux21~2 (
// Equation(s):
// \process|datapath|RegUnit|Mux21~2_combout  = (\process|controller|controller|RF_Rb_addr[3]~2_combout  & (((\process|controller|controller|RF_Rb_addr[2]~3_combout )))) # (!\process|controller|controller|RF_Rb_addr[3]~2_combout  & 
// ((\process|controller|controller|RF_Rb_addr[2]~3_combout  & ((\process|datapath|RegUnit|regfile[6][10]~q ))) # (!\process|controller|controller|RF_Rb_addr[2]~3_combout  & (\process|datapath|RegUnit|regfile[2][10]~q ))))

	.dataa(\process|datapath|RegUnit|regfile[2][10]~q ),
	.datab(\process|controller|controller|RF_Rb_addr[3]~2_combout ),
	.datac(\process|controller|controller|RF_Rb_addr[2]~3_combout ),
	.datad(\process|datapath|RegUnit|regfile[6][10]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux21~2 .lut_mask = 16'hF2C2;
defparam \process|datapath|RegUnit|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y37_N25
dffeas \process|datapath|RegUnit|regfile[14][10] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[14][10] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[14][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y37_N15
dffeas \process|datapath|RegUnit|regfile[10][10] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[10][10] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[10][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N16
cycloneive_lcell_comb \process|datapath|RegUnit|Mux21~3 (
// Equation(s):
// \process|datapath|RegUnit|Mux21~3_combout  = (\process|datapath|RegUnit|Mux21~2_combout  & (((\process|datapath|RegUnit|regfile[14][10]~q )) # (!\process|controller|controller|RF_Rb_addr[3]~2_combout ))) # (!\process|datapath|RegUnit|Mux21~2_combout  & 
// (\process|controller|controller|RF_Rb_addr[3]~2_combout  & ((\process|datapath|RegUnit|regfile[10][10]~q ))))

	.dataa(\process|datapath|RegUnit|Mux21~2_combout ),
	.datab(\process|controller|controller|RF_Rb_addr[3]~2_combout ),
	.datac(\process|datapath|RegUnit|regfile[14][10]~q ),
	.datad(\process|datapath|RegUnit|regfile[10][10]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux21~3 .lut_mask = 16'hE6A2;
defparam \process|datapath|RegUnit|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N2
cycloneive_lcell_comb \process|datapath|RegUnit|Mux21~6 (
// Equation(s):
// \process|datapath|RegUnit|Mux21~6_combout  = (\process|controller|controller|RF_Rb_addr[1]~0_combout  & ((\process|controller|controller|RF_Rb_addr[0]~1_combout ) # ((\process|datapath|RegUnit|Mux21~3_combout )))) # 
// (!\process|controller|controller|RF_Rb_addr[1]~0_combout  & (!\process|controller|controller|RF_Rb_addr[0]~1_combout  & (\process|datapath|RegUnit|Mux21~5_combout )))

	.dataa(\process|controller|controller|RF_Rb_addr[1]~0_combout ),
	.datab(\process|controller|controller|RF_Rb_addr[0]~1_combout ),
	.datac(\process|datapath|RegUnit|Mux21~5_combout ),
	.datad(\process|datapath|RegUnit|Mux21~3_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux21~6_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux21~6 .lut_mask = 16'hBA98;
defparam \process|datapath|RegUnit|Mux21~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N6
cycloneive_lcell_comb \process|datapath|RegUnit|Mux21~9 (
// Equation(s):
// \process|datapath|RegUnit|Mux21~9_combout  = (\process|controller|controller|RF_Rb_addr[0]~1_combout  & ((\process|datapath|RegUnit|Mux21~6_combout  & ((\process|datapath|RegUnit|Mux21~8_combout ))) # (!\process|datapath|RegUnit|Mux21~6_combout  & 
// (\process|datapath|RegUnit|Mux21~1_combout )))) # (!\process|controller|controller|RF_Rb_addr[0]~1_combout  & (((\process|datapath|RegUnit|Mux21~6_combout ))))

	.dataa(\process|datapath|RegUnit|Mux21~1_combout ),
	.datab(\process|controller|controller|RF_Rb_addr[0]~1_combout ),
	.datac(\process|datapath|RegUnit|Mux21~8_combout ),
	.datad(\process|datapath|RegUnit|Mux21~6_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux21~9_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux21~9 .lut_mask = 16'hF388;
defparam \process|datapath|RegUnit|Mux21~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N8
cycloneive_lcell_comb \process|datapath|ALUunit|Add0~16 (
// Equation(s):
// \process|datapath|ALUunit|Add0~16_combout  = \process|datapath|RegUnit|Mux21~9_combout  $ (\process|controller|controller|currentState.SUB~q )

	.dataa(gnd),
	.datab(\process|datapath|RegUnit|Mux21~9_combout ),
	.datac(\process|controller|controller|currentState.SUB~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\process|datapath|ALUunit|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|ALUunit|Add0~16 .lut_mask = 16'h3C3C;
defparam \process|datapath|ALUunit|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N6
cycloneive_lcell_comb \process|datapath|ALUunit|Add0~49 (
// Equation(s):
// \process|datapath|ALUunit|Add0~49_combout  = (\process|datapath|ALUunit|Add0~16_combout  & ((\process|datapath|RegUnit|Mux5~9_combout  & (\process|datapath|ALUunit|Add0~48  & VCC)) # (!\process|datapath|RegUnit|Mux5~9_combout  & 
// (!\process|datapath|ALUunit|Add0~48 )))) # (!\process|datapath|ALUunit|Add0~16_combout  & ((\process|datapath|RegUnit|Mux5~9_combout  & (!\process|datapath|ALUunit|Add0~48 )) # (!\process|datapath|RegUnit|Mux5~9_combout  & 
// ((\process|datapath|ALUunit|Add0~48 ) # (GND)))))
// \process|datapath|ALUunit|Add0~50  = CARRY((\process|datapath|ALUunit|Add0~16_combout  & (!\process|datapath|RegUnit|Mux5~9_combout  & !\process|datapath|ALUunit|Add0~48 )) # (!\process|datapath|ALUunit|Add0~16_combout  & 
// ((!\process|datapath|ALUunit|Add0~48 ) # (!\process|datapath|RegUnit|Mux5~9_combout ))))

	.dataa(\process|datapath|ALUunit|Add0~16_combout ),
	.datab(\process|datapath|RegUnit|Mux5~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\process|datapath|ALUunit|Add0~48 ),
	.combout(\process|datapath|ALUunit|Add0~49_combout ),
	.cout(\process|datapath|ALUunit|Add0~50 ));
// synopsys translate_off
defparam \process|datapath|ALUunit|Add0~49 .lut_mask = 16'h9617;
defparam \process|datapath|ALUunit|Add0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N8
cycloneive_lcell_comb \process|datapath|ALUunit|Add0~66 (
// Equation(s):
// \process|datapath|ALUunit|Add0~66_combout  = (\process|datapath|ALUunit|Add0~49_combout  & ((\process|controller|controller|currentState.SUB~q ) # (\process|controller|controller|currentState.ADD~q )))

	.dataa(\process|datapath|ALUunit|Add0~49_combout ),
	.datab(\process|controller|controller|currentState.SUB~q ),
	.datac(gnd),
	.datad(\process|controller|controller|currentState.ADD~q ),
	.cin(gnd),
	.combout(\process|datapath|ALUunit|Add0~66_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|ALUunit|Add0~66 .lut_mask = 16'hAA88;
defparam \process|datapath|ALUunit|Add0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N26
cycloneive_lcell_comb \process|controller|controller|WideOr9~0 (
// Equation(s):
// \process|controller|controller|WideOr9~0_combout  = (!\process|controller|controller|currentState.SUB~q  & !\process|controller|controller|currentState.ADD~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\process|controller|controller|currentState.SUB~q ),
	.datad(\process|controller|controller|currentState.ADD~q ),
	.cin(gnd),
	.combout(\process|controller|controller|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|controller|WideOr9~0 .lut_mask = 16'h000F;
defparam \process|controller|controller|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y36_N9
dffeas \process|datapath|RegUnit|regfile[1][12] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[1][12] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y35_N3
dffeas \process|datapath|RegUnit|regfile[0][12] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[0][12] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N14
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~10 (
// Equation(s):
// \process|datapath|RegUnit|regfile~10_combout  = (\process|controller|controller|RF_W_addr[0]~16_combout  & ((\process|datapath|RegUnit|regfile[1][12]~q ) # ((\process|controller|controller|RF_W_addr[1]~17_combout )))) # 
// (!\process|controller|controller|RF_W_addr[0]~16_combout  & (((!\process|controller|controller|RF_W_addr[1]~17_combout  & \process|datapath|RegUnit|regfile[0][12]~q ))))

	.dataa(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.datab(\process|datapath|RegUnit|regfile[1][12]~q ),
	.datac(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datad(\process|datapath|RegUnit|regfile[0][12]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~10_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~10 .lut_mask = 16'hADA8;
defparam \process|datapath|RegUnit|regfile~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y35_N9
dffeas \process|datapath|RegUnit|regfile[2][12] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[2][12] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y36_N27
dffeas \process|datapath|RegUnit|regfile[3][12] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[3][12] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[3][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N8
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~11 (
// Equation(s):
// \process|datapath|RegUnit|regfile~11_combout  = (\process|controller|controller|RF_W_addr[1]~17_combout  & ((\process|datapath|RegUnit|regfile~10_combout  & ((\process|datapath|RegUnit|regfile[3][12]~q ))) # (!\process|datapath|RegUnit|regfile~10_combout  
// & (\process|datapath|RegUnit|regfile[2][12]~q )))) # (!\process|controller|controller|RF_W_addr[1]~17_combout  & (\process|datapath|RegUnit|regfile~10_combout ))

	.dataa(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datab(\process|datapath|RegUnit|regfile~10_combout ),
	.datac(\process|datapath|RegUnit|regfile[2][12]~q ),
	.datad(\process|datapath|RegUnit|regfile[3][12]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~11_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~11 .lut_mask = 16'hEC64;
defparam \process|datapath|RegUnit|regfile~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y34_N3
dffeas \process|datapath|RegUnit|regfile[9][12] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[9][12] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[9][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y38_N25
dffeas \process|datapath|RegUnit|regfile[8][12] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[8][12] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[8][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y38_N24
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~14 (
// Equation(s):
// \process|datapath|RegUnit|regfile~14_combout  = (\process|controller|controller|RF_W_addr[1]~17_combout  & (((\process|controller|controller|RF_W_addr[0]~16_combout )))) # (!\process|controller|controller|RF_W_addr[1]~17_combout  & 
// ((\process|controller|controller|RF_W_addr[0]~16_combout  & (\process|datapath|RegUnit|regfile[9][12]~q )) # (!\process|controller|controller|RF_W_addr[0]~16_combout  & ((\process|datapath|RegUnit|regfile[8][12]~q )))))

	.dataa(\process|datapath|RegUnit|regfile[9][12]~q ),
	.datab(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datac(\process|datapath|RegUnit|regfile[8][12]~q ),
	.datad(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~14_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~14 .lut_mask = 16'hEE30;
defparam \process|datapath|RegUnit|regfile~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y36_N9
dffeas \process|datapath|RegUnit|regfile[11][12] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[11][12] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[11][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y34_N1
dffeas \process|datapath|RegUnit|regfile[10][12] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[10][12] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[10][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N8
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~15 (
// Equation(s):
// \process|datapath|RegUnit|regfile~15_combout  = (\process|datapath|RegUnit|regfile~14_combout  & (((\process|datapath|RegUnit|regfile[11][12]~q )) # (!\process|controller|controller|RF_W_addr[1]~17_combout ))) # 
// (!\process|datapath|RegUnit|regfile~14_combout  & (\process|controller|controller|RF_W_addr[1]~17_combout  & ((\process|datapath|RegUnit|regfile[10][12]~q ))))

	.dataa(\process|datapath|RegUnit|regfile~14_combout ),
	.datab(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datac(\process|datapath|RegUnit|regfile[11][12]~q ),
	.datad(\process|datapath|RegUnit|regfile[10][12]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~15_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~15 .lut_mask = 16'hE6A2;
defparam \process|datapath|RegUnit|regfile~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N16
cycloneive_lcell_comb \process|datapath|RegUnit|regfile[13][12]~feeder (
// Equation(s):
// \process|datapath|RegUnit|regfile[13][12]~feeder_combout  = \process|datapath|RegUnit|regfile~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\process|datapath|RegUnit|regfile~19_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile[13][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[13][12]~feeder .lut_mask = 16'hFF00;
defparam \process|datapath|RegUnit|regfile[13][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y35_N17
dffeas \process|datapath|RegUnit|regfile[13][12] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|datapath|RegUnit|regfile[13][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RegUnit|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[13][12] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[13][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y38_N27
dffeas \process|datapath|RegUnit|regfile[12][12] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[12][12] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[12][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N0
cycloneive_lcell_comb \process|datapath|RegUnit|regfile[14][12]~feeder (
// Equation(s):
// \process|datapath|RegUnit|regfile[14][12]~feeder_combout  = \process|datapath|RegUnit|regfile~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\process|datapath|RegUnit|regfile~19_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile[14][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[14][12]~feeder .lut_mask = 16'hFF00;
defparam \process|datapath|RegUnit|regfile[14][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y37_N1
dffeas \process|datapath|RegUnit|regfile[14][12] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|datapath|RegUnit|regfile[14][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RegUnit|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[14][12] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[14][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y38_N26
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~12 (
// Equation(s):
// \process|datapath|RegUnit|regfile~12_combout  = (\process|controller|controller|RF_W_addr[1]~17_combout  & ((\process|controller|controller|RF_W_addr[0]~16_combout ) # ((\process|datapath|RegUnit|regfile[14][12]~q )))) # 
// (!\process|controller|controller|RF_W_addr[1]~17_combout  & (!\process|controller|controller|RF_W_addr[0]~16_combout  & (\process|datapath|RegUnit|regfile[12][12]~q )))

	.dataa(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datab(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.datac(\process|datapath|RegUnit|regfile[12][12]~q ),
	.datad(\process|datapath|RegUnit|regfile[14][12]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~12_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~12 .lut_mask = 16'hBA98;
defparam \process|datapath|RegUnit|regfile~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y38_N28
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~13 (
// Equation(s):
// \process|datapath|RegUnit|regfile~13_combout  = (\process|datapath|RegUnit|regfile~12_combout  & (((\process|datapath|RegUnit|regfile[15][12]~q ) # (!\process|controller|controller|RF_W_addr[0]~16_combout )))) # 
// (!\process|datapath|RegUnit|regfile~12_combout  & (\process|datapath|RegUnit|regfile[13][12]~q  & ((\process|controller|controller|RF_W_addr[0]~16_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[13][12]~q ),
	.datab(\process|datapath|RegUnit|regfile[15][12]~q ),
	.datac(\process|datapath|RegUnit|regfile~12_combout ),
	.datad(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~13_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~13 .lut_mask = 16'hCAF0;
defparam \process|datapath|RegUnit|regfile~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N2
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~16 (
// Equation(s):
// \process|datapath|RegUnit|regfile~16_combout  = (\process|controller|controller|RF_W_addr[2]~19_combout  & (((\process|datapath|RegUnit|regfile~13_combout ) # (!\process|controller|controller|RF_W_addr[3]~18_combout )))) # 
// (!\process|controller|controller|RF_W_addr[2]~19_combout  & (\process|datapath|RegUnit|regfile~15_combout  & ((\process|controller|controller|RF_W_addr[3]~18_combout ))))

	.dataa(\process|datapath|RegUnit|regfile~15_combout ),
	.datab(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.datac(\process|datapath|RegUnit|regfile~13_combout ),
	.datad(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~16_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~16 .lut_mask = 16'hE2CC;
defparam \process|datapath|RegUnit|regfile~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N8
cycloneive_lcell_comb \process|datapath|RegUnit|regfile[7][12]~feeder (
// Equation(s):
// \process|datapath|RegUnit|regfile[7][12]~feeder_combout  = \process|datapath|RegUnit|regfile~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\process|datapath|RegUnit|regfile~19_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile[7][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[7][12]~feeder .lut_mask = 16'hFF00;
defparam \process|datapath|RegUnit|regfile[7][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N9
dffeas \process|datapath|RegUnit|regfile[7][12] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|datapath|RegUnit|regfile[7][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RegUnit|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[7][12] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[7][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y36_N9
dffeas \process|datapath|RegUnit|regfile[5][12] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[5][12] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[5][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N0
cycloneive_lcell_comb \process|datapath|RegUnit|regfile[4][12]~feeder (
// Equation(s):
// \process|datapath|RegUnit|regfile[4][12]~feeder_combout  = \process|datapath|RegUnit|regfile~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\process|datapath|RegUnit|regfile~19_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile[4][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[4][12]~feeder .lut_mask = 16'hFF00;
defparam \process|datapath|RegUnit|regfile[4][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y36_N1
dffeas \process|datapath|RegUnit|regfile[4][12] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|datapath|RegUnit|regfile[4][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RegUnit|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[4][12] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[4][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y36_N11
dffeas \process|datapath|RegUnit|regfile[6][12] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[6][12] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[6][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N10
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~8 (
// Equation(s):
// \process|datapath|RegUnit|regfile~8_combout  = (\process|controller|controller|RF_W_addr[1]~17_combout  & (((\process|datapath|RegUnit|regfile[6][12]~q ) # (\process|controller|controller|RF_W_addr[0]~16_combout )))) # 
// (!\process|controller|controller|RF_W_addr[1]~17_combout  & (\process|datapath|RegUnit|regfile[4][12]~q  & ((!\process|controller|controller|RF_W_addr[0]~16_combout ))))

	.dataa(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datab(\process|datapath|RegUnit|regfile[4][12]~q ),
	.datac(\process|datapath|RegUnit|regfile[6][12]~q ),
	.datad(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~8_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~8 .lut_mask = 16'hAAE4;
defparam \process|datapath|RegUnit|regfile~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N6
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~9 (
// Equation(s):
// \process|datapath|RegUnit|regfile~9_combout  = (\process|datapath|RegUnit|regfile~8_combout  & ((\process|datapath|RegUnit|regfile[7][12]~q ) # ((!\process|controller|controller|RF_W_addr[0]~16_combout )))) # (!\process|datapath|RegUnit|regfile~8_combout  
// & (((\process|datapath|RegUnit|regfile[5][12]~q  & \process|controller|controller|RF_W_addr[0]~16_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[7][12]~q ),
	.datab(\process|datapath|RegUnit|regfile[5][12]~q ),
	.datac(\process|datapath|RegUnit|regfile~8_combout ),
	.datad(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~9_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~9 .lut_mask = 16'hACF0;
defparam \process|datapath|RegUnit|regfile~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N20
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~17 (
// Equation(s):
// \process|datapath|RegUnit|regfile~17_combout  = (\process|datapath|RegUnit|regfile~16_combout  & (((\process|datapath|RegUnit|regfile~9_combout ) # (\process|controller|controller|RF_W_addr[3]~18_combout )))) # 
// (!\process|datapath|RegUnit|regfile~16_combout  & (\process|datapath|RegUnit|regfile~11_combout  & ((!\process|controller|controller|RF_W_addr[3]~18_combout ))))

	.dataa(\process|datapath|RegUnit|regfile~11_combout ),
	.datab(\process|datapath|RegUnit|regfile~16_combout ),
	.datac(\process|datapath|RegUnit|regfile~9_combout ),
	.datad(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~17_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~17 .lut_mask = 16'hCCE2;
defparam \process|datapath|RegUnit|regfile~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N0
cycloneive_lcell_comb \process|datapath|RegUnit|Mux19~2 (
// Equation(s):
// \process|datapath|RegUnit|Mux19~2_combout  = (\process|controller|controller|RF_Rb_addr[0]~1_combout  & (\process|controller|controller|RF_Rb_addr[1]~0_combout )) # (!\process|controller|controller|RF_Rb_addr[0]~1_combout  & 
// ((\process|controller|controller|RF_Rb_addr[1]~0_combout  & ((\process|datapath|RegUnit|regfile[6][12]~q ))) # (!\process|controller|controller|RF_Rb_addr[1]~0_combout  & (\process|datapath|RegUnit|regfile[4][12]~q ))))

	.dataa(\process|controller|controller|RF_Rb_addr[0]~1_combout ),
	.datab(\process|controller|controller|RF_Rb_addr[1]~0_combout ),
	.datac(\process|datapath|RegUnit|regfile[4][12]~q ),
	.datad(\process|datapath|RegUnit|regfile[6][12]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux19~2 .lut_mask = 16'hDC98;
defparam \process|datapath|RegUnit|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N2
cycloneive_lcell_comb \process|datapath|RegUnit|Mux19~3 (
// Equation(s):
// \process|datapath|RegUnit|Mux19~3_combout  = (\process|controller|controller|RF_Rb_addr[0]~1_combout  & ((\process|datapath|RegUnit|Mux19~2_combout  & (\process|datapath|RegUnit|regfile[7][12]~q )) # (!\process|datapath|RegUnit|Mux19~2_combout  & 
// ((\process|datapath|RegUnit|regfile[5][12]~q ))))) # (!\process|controller|controller|RF_Rb_addr[0]~1_combout  & (((\process|datapath|RegUnit|Mux19~2_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[7][12]~q ),
	.datab(\process|controller|controller|RF_Rb_addr[0]~1_combout ),
	.datac(\process|datapath|RegUnit|regfile[5][12]~q ),
	.datad(\process|datapath|RegUnit|Mux19~2_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux19~3 .lut_mask = 16'hBBC0;
defparam \process|datapath|RegUnit|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N2
cycloneive_lcell_comb \process|datapath|RegUnit|Mux19~4 (
// Equation(s):
// \process|datapath|RegUnit|Mux19~4_combout  = (\process|controller|controller|RF_Rb_addr[1]~0_combout  & (\process|controller|controller|RF_Rb_addr[0]~1_combout )) # (!\process|controller|controller|RF_Rb_addr[1]~0_combout  & 
// ((\process|controller|controller|RF_Rb_addr[0]~1_combout  & ((\process|datapath|RegUnit|regfile[1][12]~q ))) # (!\process|controller|controller|RF_Rb_addr[0]~1_combout  & (\process|datapath|RegUnit|regfile[0][12]~q ))))

	.dataa(\process|controller|controller|RF_Rb_addr[1]~0_combout ),
	.datab(\process|controller|controller|RF_Rb_addr[0]~1_combout ),
	.datac(\process|datapath|RegUnit|regfile[0][12]~q ),
	.datad(\process|datapath|RegUnit|regfile[1][12]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux19~4 .lut_mask = 16'hDC98;
defparam \process|datapath|RegUnit|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N16
cycloneive_lcell_comb \process|datapath|RegUnit|Mux19~5 (
// Equation(s):
// \process|datapath|RegUnit|Mux19~5_combout  = (\process|controller|controller|RF_Rb_addr[1]~0_combout  & ((\process|datapath|RegUnit|Mux19~4_combout  & ((\process|datapath|RegUnit|regfile[3][12]~q ))) # (!\process|datapath|RegUnit|Mux19~4_combout  & 
// (\process|datapath|RegUnit|regfile[2][12]~q )))) # (!\process|controller|controller|RF_Rb_addr[1]~0_combout  & (((\process|datapath|RegUnit|Mux19~4_combout ))))

	.dataa(\process|controller|controller|RF_Rb_addr[1]~0_combout ),
	.datab(\process|datapath|RegUnit|regfile[2][12]~q ),
	.datac(\process|datapath|RegUnit|Mux19~4_combout ),
	.datad(\process|datapath|RegUnit|regfile[3][12]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux19~5_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux19~5 .lut_mask = 16'hF858;
defparam \process|datapath|RegUnit|Mux19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N0
cycloneive_lcell_comb \process|datapath|RegUnit|Mux19~6 (
// Equation(s):
// \process|datapath|RegUnit|Mux19~6_combout  = (\process|controller|controller|RF_Rb_addr[3]~2_combout  & (((\process|controller|controller|RF_Rb_addr[2]~3_combout )))) # (!\process|controller|controller|RF_Rb_addr[3]~2_combout  & 
// ((\process|controller|controller|RF_Rb_addr[2]~3_combout  & (\process|datapath|RegUnit|Mux19~3_combout )) # (!\process|controller|controller|RF_Rb_addr[2]~3_combout  & ((\process|datapath|RegUnit|Mux19~5_combout )))))

	.dataa(\process|controller|controller|RF_Rb_addr[3]~2_combout ),
	.datab(\process|datapath|RegUnit|Mux19~3_combout ),
	.datac(\process|controller|controller|RF_Rb_addr[2]~3_combout ),
	.datad(\process|datapath|RegUnit|Mux19~5_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux19~6_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux19~6 .lut_mask = 16'hE5E0;
defparam \process|datapath|RegUnit|Mux19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N2
cycloneive_lcell_comb \process|datapath|RegUnit|Mux19~0 (
// Equation(s):
// \process|datapath|RegUnit|Mux19~0_combout  = (\process|controller|controller|RF_Rb_addr[1]~0_combout  & (((\process|controller|controller|RF_Rb_addr[0]~1_combout )))) # (!\process|controller|controller|RF_Rb_addr[1]~0_combout  & 
// ((\process|controller|controller|RF_Rb_addr[0]~1_combout  & ((\process|datapath|RegUnit|regfile[9][12]~q ))) # (!\process|controller|controller|RF_Rb_addr[0]~1_combout  & (\process|datapath|RegUnit|regfile[8][12]~q ))))

	.dataa(\process|controller|controller|RF_Rb_addr[1]~0_combout ),
	.datab(\process|datapath|RegUnit|regfile[8][12]~q ),
	.datac(\process|datapath|RegUnit|regfile[9][12]~q ),
	.datad(\process|controller|controller|RF_Rb_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux19~0 .lut_mask = 16'hFA44;
defparam \process|datapath|RegUnit|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N26
cycloneive_lcell_comb \process|datapath|RegUnit|Mux19~1 (
// Equation(s):
// \process|datapath|RegUnit|Mux19~1_combout  = (\process|controller|controller|RF_Rb_addr[1]~0_combout  & ((\process|datapath|RegUnit|Mux19~0_combout  & ((\process|datapath|RegUnit|regfile[11][12]~q ))) # (!\process|datapath|RegUnit|Mux19~0_combout  & 
// (\process|datapath|RegUnit|regfile[10][12]~q )))) # (!\process|controller|controller|RF_Rb_addr[1]~0_combout  & (\process|datapath|RegUnit|Mux19~0_combout ))

	.dataa(\process|controller|controller|RF_Rb_addr[1]~0_combout ),
	.datab(\process|datapath|RegUnit|Mux19~0_combout ),
	.datac(\process|datapath|RegUnit|regfile[10][12]~q ),
	.datad(\process|datapath|RegUnit|regfile[11][12]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux19~1 .lut_mask = 16'hEC64;
defparam \process|datapath|RegUnit|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N0
cycloneive_lcell_comb \process|datapath|RegUnit|Mux19~7 (
// Equation(s):
// \process|datapath|RegUnit|Mux19~7_combout  = (\process|controller|controller|RF_Rb_addr[0]~1_combout  & (((\process|controller|controller|RF_Rb_addr[1]~0_combout )))) # (!\process|controller|controller|RF_Rb_addr[0]~1_combout  & 
// ((\process|controller|controller|RF_Rb_addr[1]~0_combout  & (\process|datapath|RegUnit|regfile[14][12]~q )) # (!\process|controller|controller|RF_Rb_addr[1]~0_combout  & ((\process|datapath|RegUnit|regfile[12][12]~q )))))

	.dataa(\process|datapath|RegUnit|regfile[14][12]~q ),
	.datab(\process|controller|controller|RF_Rb_addr[0]~1_combout ),
	.datac(\process|controller|controller|RF_Rb_addr[1]~0_combout ),
	.datad(\process|datapath|RegUnit|regfile[12][12]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux19~7_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux19~7 .lut_mask = 16'hE3E0;
defparam \process|datapath|RegUnit|Mux19~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N12
cycloneive_lcell_comb \process|datapath|RegUnit|Mux19~8 (
// Equation(s):
// \process|datapath|RegUnit|Mux19~8_combout  = (\process|controller|controller|RF_Rb_addr[0]~1_combout  & ((\process|datapath|RegUnit|Mux19~7_combout  & (\process|datapath|RegUnit|regfile[15][12]~q )) # (!\process|datapath|RegUnit|Mux19~7_combout  & 
// ((\process|datapath|RegUnit|regfile[13][12]~q ))))) # (!\process|controller|controller|RF_Rb_addr[0]~1_combout  & (((\process|datapath|RegUnit|Mux19~7_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[15][12]~q ),
	.datab(\process|datapath|RegUnit|regfile[13][12]~q ),
	.datac(\process|controller|controller|RF_Rb_addr[0]~1_combout ),
	.datad(\process|datapath|RegUnit|Mux19~7_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux19~8_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux19~8 .lut_mask = 16'hAFC0;
defparam \process|datapath|RegUnit|Mux19~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N2
cycloneive_lcell_comb \process|datapath|RegUnit|Mux19~9 (
// Equation(s):
// \process|datapath|RegUnit|Mux19~9_combout  = (\process|controller|controller|RF_Rb_addr[3]~2_combout  & ((\process|datapath|RegUnit|Mux19~6_combout  & ((\process|datapath|RegUnit|Mux19~8_combout ))) # (!\process|datapath|RegUnit|Mux19~6_combout  & 
// (\process|datapath|RegUnit|Mux19~1_combout )))) # (!\process|controller|controller|RF_Rb_addr[3]~2_combout  & (\process|datapath|RegUnit|Mux19~6_combout ))

	.dataa(\process|controller|controller|RF_Rb_addr[3]~2_combout ),
	.datab(\process|datapath|RegUnit|Mux19~6_combout ),
	.datac(\process|datapath|RegUnit|Mux19~1_combout ),
	.datad(\process|datapath|RegUnit|Mux19~8_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux19~9_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux19~9 .lut_mask = 16'hEC64;
defparam \process|datapath|RegUnit|Mux19~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N4
cycloneive_lcell_comb \process|datapath|ALUunit|Add0~14 (
// Equation(s):
// \process|datapath|ALUunit|Add0~14_combout  = \process|controller|controller|currentState.SUB~q  $ (\process|datapath|RegUnit|Mux19~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\process|controller|controller|currentState.SUB~q ),
	.datad(\process|datapath|RegUnit|Mux19~9_combout ),
	.cin(gnd),
	.combout(\process|datapath|ALUunit|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|ALUunit|Add0~14 .lut_mask = 16'h0FF0;
defparam \process|datapath|ALUunit|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y35_N9
dffeas \process|datapath|RegUnit|regfile[1][11] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[1][11] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y35_N13
dffeas \process|datapath|RegUnit|regfile[0][11] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[0][11] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N8
cycloneive_lcell_comb \process|datapath|RegUnit|Mux20~4 (
// Equation(s):
// \process|datapath|RegUnit|Mux20~4_combout  = (\process|controller|controller|RF_Rb_addr[1]~0_combout  & (\process|controller|controller|RF_Rb_addr[0]~1_combout )) # (!\process|controller|controller|RF_Rb_addr[1]~0_combout  & 
// ((\process|controller|controller|RF_Rb_addr[0]~1_combout  & (\process|datapath|RegUnit|regfile[1][11]~q )) # (!\process|controller|controller|RF_Rb_addr[0]~1_combout  & ((\process|datapath|RegUnit|regfile[0][11]~q )))))

	.dataa(\process|controller|controller|RF_Rb_addr[1]~0_combout ),
	.datab(\process|controller|controller|RF_Rb_addr[0]~1_combout ),
	.datac(\process|datapath|RegUnit|regfile[1][11]~q ),
	.datad(\process|datapath|RegUnit|regfile[0][11]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux20~4 .lut_mask = 16'hD9C8;
defparam \process|datapath|RegUnit|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y35_N19
dffeas \process|datapath|RegUnit|regfile[2][11] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[2][11] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[2][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y35_N18
cycloneive_lcell_comb \process|datapath|RegUnit|regfile[3][11]~feeder (
// Equation(s):
// \process|datapath|RegUnit|regfile[3][11]~feeder_combout  = \process|datapath|RegUnit|regfile~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\process|datapath|RegUnit|regfile~31_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile[3][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[3][11]~feeder .lut_mask = 16'hFF00;
defparam \process|datapath|RegUnit|regfile[3][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y35_N19
dffeas \process|datapath|RegUnit|regfile[3][11] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|datapath|RegUnit|regfile[3][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RegUnit|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[3][11] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[3][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N18
cycloneive_lcell_comb \process|datapath|RegUnit|Mux20~5 (
// Equation(s):
// \process|datapath|RegUnit|Mux20~5_combout  = (\process|controller|controller|RF_Rb_addr[1]~0_combout  & ((\process|datapath|RegUnit|Mux20~4_combout  & ((\process|datapath|RegUnit|regfile[3][11]~q ))) # (!\process|datapath|RegUnit|Mux20~4_combout  & 
// (\process|datapath|RegUnit|regfile[2][11]~q )))) # (!\process|controller|controller|RF_Rb_addr[1]~0_combout  & (\process|datapath|RegUnit|Mux20~4_combout ))

	.dataa(\process|controller|controller|RF_Rb_addr[1]~0_combout ),
	.datab(\process|datapath|RegUnit|Mux20~4_combout ),
	.datac(\process|datapath|RegUnit|regfile[2][11]~q ),
	.datad(\process|datapath|RegUnit|regfile[3][11]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux20~5_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux20~5 .lut_mask = 16'hEC64;
defparam \process|datapath|RegUnit|Mux20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y36_N25
dffeas \process|datapath|RegUnit|regfile[6][11] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[6][11] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[6][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N14
cycloneive_lcell_comb \process|datapath|RegUnit|Mux20~2 (
// Equation(s):
// \process|datapath|RegUnit|Mux20~2_combout  = (\process|controller|controller|RF_Rb_addr[0]~1_combout  & (\process|controller|controller|RF_Rb_addr[1]~0_combout )) # (!\process|controller|controller|RF_Rb_addr[0]~1_combout  & 
// ((\process|controller|controller|RF_Rb_addr[1]~0_combout  & ((\process|datapath|RegUnit|regfile[6][11]~q ))) # (!\process|controller|controller|RF_Rb_addr[1]~0_combout  & (\process|datapath|RegUnit|regfile[4][11]~q ))))

	.dataa(\process|controller|controller|RF_Rb_addr[0]~1_combout ),
	.datab(\process|controller|controller|RF_Rb_addr[1]~0_combout ),
	.datac(\process|datapath|RegUnit|regfile[4][11]~q ),
	.datad(\process|datapath|RegUnit|regfile[6][11]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux20~2 .lut_mask = 16'hDC98;
defparam \process|datapath|RegUnit|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N18
cycloneive_lcell_comb \process|datapath|RegUnit|regfile[5][11]~feeder (
// Equation(s):
// \process|datapath|RegUnit|regfile[5][11]~feeder_combout  = \process|datapath|RegUnit|regfile~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\process|datapath|RegUnit|regfile~31_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile[5][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[5][11]~feeder .lut_mask = 16'hFF00;
defparam \process|datapath|RegUnit|regfile[5][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y36_N19
dffeas \process|datapath|RegUnit|regfile[5][11] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|datapath|RegUnit|regfile[5][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RegUnit|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[5][11] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[5][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y36_N17
dffeas \process|datapath|RegUnit|regfile[7][11] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[7][11] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[7][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N18
cycloneive_lcell_comb \process|datapath|RegUnit|Mux20~3 (
// Equation(s):
// \process|datapath|RegUnit|Mux20~3_combout  = (\process|datapath|RegUnit|Mux20~2_combout  & (((\process|datapath|RegUnit|regfile[7][11]~q )) # (!\process|controller|controller|RF_Rb_addr[0]~1_combout ))) # (!\process|datapath|RegUnit|Mux20~2_combout  & 
// (\process|controller|controller|RF_Rb_addr[0]~1_combout  & (\process|datapath|RegUnit|regfile[5][11]~q )))

	.dataa(\process|datapath|RegUnit|Mux20~2_combout ),
	.datab(\process|controller|controller|RF_Rb_addr[0]~1_combout ),
	.datac(\process|datapath|RegUnit|regfile[5][11]~q ),
	.datad(\process|datapath|RegUnit|regfile[7][11]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux20~3 .lut_mask = 16'hEA62;
defparam \process|datapath|RegUnit|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N22
cycloneive_lcell_comb \process|datapath|RegUnit|Mux20~6 (
// Equation(s):
// \process|datapath|RegUnit|Mux20~6_combout  = (\process|controller|controller|RF_Rb_addr[3]~2_combout  & (\process|controller|controller|RF_Rb_addr[2]~3_combout )) # (!\process|controller|controller|RF_Rb_addr[3]~2_combout  & 
// ((\process|controller|controller|RF_Rb_addr[2]~3_combout  & ((\process|datapath|RegUnit|Mux20~3_combout ))) # (!\process|controller|controller|RF_Rb_addr[2]~3_combout  & (\process|datapath|RegUnit|Mux20~5_combout ))))

	.dataa(\process|controller|controller|RF_Rb_addr[3]~2_combout ),
	.datab(\process|controller|controller|RF_Rb_addr[2]~3_combout ),
	.datac(\process|datapath|RegUnit|Mux20~5_combout ),
	.datad(\process|datapath|RegUnit|Mux20~3_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux20~6_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux20~6 .lut_mask = 16'hDC98;
defparam \process|datapath|RegUnit|Mux20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N10
cycloneive_lcell_comb \process|datapath|RegUnit|regfile[13][11]~feeder (
// Equation(s):
// \process|datapath|RegUnit|regfile[13][11]~feeder_combout  = \process|datapath|RegUnit|regfile~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\process|datapath|RegUnit|regfile~31_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile[13][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[13][11]~feeder .lut_mask = 16'hFF00;
defparam \process|datapath|RegUnit|regfile[13][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y35_N11
dffeas \process|datapath|RegUnit|regfile[13][11] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|datapath|RegUnit|regfile[13][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RegUnit|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[13][11] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[13][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N18
cycloneive_lcell_comb \process|datapath|RegUnit|regfile[14][11]~feeder (
// Equation(s):
// \process|datapath|RegUnit|regfile[14][11]~feeder_combout  = \process|datapath|RegUnit|regfile~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\process|datapath|RegUnit|regfile~31_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile[14][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[14][11]~feeder .lut_mask = 16'hFF00;
defparam \process|datapath|RegUnit|regfile[14][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y37_N19
dffeas \process|datapath|RegUnit|regfile[14][11] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|datapath|RegUnit|regfile[14][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RegUnit|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[14][11] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[14][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y38_N5
dffeas \process|datapath|RegUnit|regfile[12][11] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[12][11] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[12][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N28
cycloneive_lcell_comb \process|datapath|RegUnit|Mux20~7 (
// Equation(s):
// \process|datapath|RegUnit|Mux20~7_combout  = (\process|controller|controller|RF_Rb_addr[0]~1_combout  & (((\process|controller|controller|RF_Rb_addr[1]~0_combout )))) # (!\process|controller|controller|RF_Rb_addr[0]~1_combout  & 
// ((\process|controller|controller|RF_Rb_addr[1]~0_combout  & (\process|datapath|RegUnit|regfile[14][11]~q )) # (!\process|controller|controller|RF_Rb_addr[1]~0_combout  & ((\process|datapath|RegUnit|regfile[12][11]~q )))))

	.dataa(\process|controller|controller|RF_Rb_addr[0]~1_combout ),
	.datab(\process|datapath|RegUnit|regfile[14][11]~q ),
	.datac(\process|datapath|RegUnit|regfile[12][11]~q ),
	.datad(\process|controller|controller|RF_Rb_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux20~7_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux20~7 .lut_mask = 16'hEE50;
defparam \process|datapath|RegUnit|Mux20~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y37_N24
cycloneive_lcell_comb \process|datapath|RegUnit|regfile[15][11]~feeder (
// Equation(s):
// \process|datapath|RegUnit|regfile[15][11]~feeder_combout  = \process|datapath|RegUnit|regfile~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\process|datapath|RegUnit|regfile~31_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile[15][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[15][11]~feeder .lut_mask = 16'hFF00;
defparam \process|datapath|RegUnit|regfile[15][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y37_N25
dffeas \process|datapath|RegUnit|regfile[15][11] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|datapath|RegUnit|regfile[15][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RegUnit|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[15][11] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[15][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N16
cycloneive_lcell_comb \process|datapath|RegUnit|Mux20~8 (
// Equation(s):
// \process|datapath|RegUnit|Mux20~8_combout  = (\process|datapath|RegUnit|Mux20~7_combout  & (((\process|datapath|RegUnit|regfile[15][11]~q ) # (!\process|controller|controller|RF_Rb_addr[0]~1_combout )))) # (!\process|datapath|RegUnit|Mux20~7_combout  & 
// (\process|datapath|RegUnit|regfile[13][11]~q  & (\process|controller|controller|RF_Rb_addr[0]~1_combout )))

	.dataa(\process|datapath|RegUnit|regfile[13][11]~q ),
	.datab(\process|datapath|RegUnit|Mux20~7_combout ),
	.datac(\process|controller|controller|RF_Rb_addr[0]~1_combout ),
	.datad(\process|datapath|RegUnit|regfile[15][11]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux20~8_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux20~8 .lut_mask = 16'hEC2C;
defparam \process|datapath|RegUnit|Mux20~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y38_N23
dffeas \process|datapath|RegUnit|regfile[8][11] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[8][11] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[8][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y34_N31
dffeas \process|datapath|RegUnit|regfile[9][11] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[9][11] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[9][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N30
cycloneive_lcell_comb \process|datapath|RegUnit|Mux20~0 (
// Equation(s):
// \process|datapath|RegUnit|Mux20~0_combout  = (\process|controller|controller|RF_Rb_addr[0]~1_combout  & (((\process|datapath|RegUnit|regfile[9][11]~q ) # (\process|controller|controller|RF_Rb_addr[1]~0_combout )))) # 
// (!\process|controller|controller|RF_Rb_addr[0]~1_combout  & (\process|datapath|RegUnit|regfile[8][11]~q  & ((!\process|controller|controller|RF_Rb_addr[1]~0_combout ))))

	.dataa(\process|controller|controller|RF_Rb_addr[0]~1_combout ),
	.datab(\process|datapath|RegUnit|regfile[8][11]~q ),
	.datac(\process|datapath|RegUnit|regfile[9][11]~q ),
	.datad(\process|controller|controller|RF_Rb_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux20~0 .lut_mask = 16'hAAE4;
defparam \process|datapath|RegUnit|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y35_N8
cycloneive_lcell_comb \process|datapath|RegUnit|regfile[11][11]~feeder (
// Equation(s):
// \process|datapath|RegUnit|regfile[11][11]~feeder_combout  = \process|datapath|RegUnit|regfile~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\process|datapath|RegUnit|regfile~31_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile[11][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[11][11]~feeder .lut_mask = 16'hFF00;
defparam \process|datapath|RegUnit|regfile[11][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y35_N9
dffeas \process|datapath|RegUnit|regfile[11][11] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|datapath|RegUnit|regfile[11][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RegUnit|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[11][11] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[11][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y34_N5
dffeas \process|datapath|RegUnit|regfile[10][11] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[10][11] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[10][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N4
cycloneive_lcell_comb \process|datapath|RegUnit|Mux20~1 (
// Equation(s):
// \process|datapath|RegUnit|Mux20~1_combout  = (\process|datapath|RegUnit|Mux20~0_combout  & ((\process|datapath|RegUnit|regfile[11][11]~q ) # ((!\process|controller|controller|RF_Rb_addr[1]~0_combout )))) # (!\process|datapath|RegUnit|Mux20~0_combout  & 
// (((\process|datapath|RegUnit|regfile[10][11]~q  & \process|controller|controller|RF_Rb_addr[1]~0_combout ))))

	.dataa(\process|datapath|RegUnit|Mux20~0_combout ),
	.datab(\process|datapath|RegUnit|regfile[11][11]~q ),
	.datac(\process|datapath|RegUnit|regfile[10][11]~q ),
	.datad(\process|controller|controller|RF_Rb_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux20~1 .lut_mask = 16'hD8AA;
defparam \process|datapath|RegUnit|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N18
cycloneive_lcell_comb \process|datapath|RegUnit|Mux20~9 (
// Equation(s):
// \process|datapath|RegUnit|Mux20~9_combout  = (\process|datapath|RegUnit|Mux20~6_combout  & ((\process|datapath|RegUnit|Mux20~8_combout ) # ((!\process|controller|controller|RF_Rb_addr[3]~2_combout )))) # (!\process|datapath|RegUnit|Mux20~6_combout  & 
// (((\process|controller|controller|RF_Rb_addr[3]~2_combout  & \process|datapath|RegUnit|Mux20~1_combout ))))

	.dataa(\process|datapath|RegUnit|Mux20~6_combout ),
	.datab(\process|datapath|RegUnit|Mux20~8_combout ),
	.datac(\process|controller|controller|RF_Rb_addr[3]~2_combout ),
	.datad(\process|datapath|RegUnit|Mux20~1_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux20~9_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux20~9 .lut_mask = 16'hDA8A;
defparam \process|datapath|RegUnit|Mux20~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N12
cycloneive_lcell_comb \process|datapath|ALUunit|Add0~15 (
// Equation(s):
// \process|datapath|ALUunit|Add0~15_combout  = \process|controller|controller|currentState.SUB~q  $ (\process|datapath|RegUnit|Mux20~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\process|controller|controller|currentState.SUB~q ),
	.datad(\process|datapath|RegUnit|Mux20~9_combout ),
	.cin(gnd),
	.combout(\process|datapath|ALUunit|Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|ALUunit|Add0~15 .lut_mask = 16'h0FF0;
defparam \process|datapath|ALUunit|Add0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N8
cycloneive_lcell_comb \process|datapath|ALUunit|Add0~51 (
// Equation(s):
// \process|datapath|ALUunit|Add0~51_combout  = ((\process|datapath|ALUunit|Add0~15_combout  $ (\process|datapath|RegUnit|Mux4~9_combout  $ (!\process|datapath|ALUunit|Add0~50 )))) # (GND)
// \process|datapath|ALUunit|Add0~52  = CARRY((\process|datapath|ALUunit|Add0~15_combout  & ((\process|datapath|RegUnit|Mux4~9_combout ) # (!\process|datapath|ALUunit|Add0~50 ))) # (!\process|datapath|ALUunit|Add0~15_combout  & 
// (\process|datapath|RegUnit|Mux4~9_combout  & !\process|datapath|ALUunit|Add0~50 )))

	.dataa(\process|datapath|ALUunit|Add0~15_combout ),
	.datab(\process|datapath|RegUnit|Mux4~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\process|datapath|ALUunit|Add0~50 ),
	.combout(\process|datapath|ALUunit|Add0~51_combout ),
	.cout(\process|datapath|ALUunit|Add0~52 ));
// synopsys translate_off
defparam \process|datapath|ALUunit|Add0~51 .lut_mask = 16'h698E;
defparam \process|datapath|ALUunit|Add0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N10
cycloneive_lcell_comb \process|datapath|ALUunit|Add0~53 (
// Equation(s):
// \process|datapath|ALUunit|Add0~53_combout  = (\process|datapath|RegUnit|Mux3~9_combout  & ((\process|datapath|ALUunit|Add0~14_combout  & (\process|datapath|ALUunit|Add0~52  & VCC)) # (!\process|datapath|ALUunit|Add0~14_combout  & 
// (!\process|datapath|ALUunit|Add0~52 )))) # (!\process|datapath|RegUnit|Mux3~9_combout  & ((\process|datapath|ALUunit|Add0~14_combout  & (!\process|datapath|ALUunit|Add0~52 )) # (!\process|datapath|ALUunit|Add0~14_combout  & 
// ((\process|datapath|ALUunit|Add0~52 ) # (GND)))))
// \process|datapath|ALUunit|Add0~54  = CARRY((\process|datapath|RegUnit|Mux3~9_combout  & (!\process|datapath|ALUunit|Add0~14_combout  & !\process|datapath|ALUunit|Add0~52 )) # (!\process|datapath|RegUnit|Mux3~9_combout  & 
// ((!\process|datapath|ALUunit|Add0~52 ) # (!\process|datapath|ALUunit|Add0~14_combout ))))

	.dataa(\process|datapath|RegUnit|Mux3~9_combout ),
	.datab(\process|datapath|ALUunit|Add0~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\process|datapath|ALUunit|Add0~52 ),
	.combout(\process|datapath|ALUunit|Add0~53_combout ),
	.cout(\process|datapath|ALUunit|Add0~54 ));
// synopsys translate_off
defparam \process|datapath|ALUunit|Add0~53 .lut_mask = 16'h9617;
defparam \process|datapath|ALUunit|Add0~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y35_N9
dffeas \process|datapath|RegUnit|regfile[1][13] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~175_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[1][13] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y34_N1
dffeas \process|datapath|RegUnit|regfile[5][13] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~175_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[5][13] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[5][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N10
cycloneive_lcell_comb \process|datapath|RegUnit|Mux18~2 (
// Equation(s):
// \process|datapath|RegUnit|Mux18~2_combout  = (\process|controller|controller|RF_Rb_addr[3]~2_combout  & (\process|controller|controller|RF_Rb_addr[2]~3_combout )) # (!\process|controller|controller|RF_Rb_addr[3]~2_combout  & 
// ((\process|controller|controller|RF_Rb_addr[2]~3_combout  & ((\process|datapath|RegUnit|regfile[5][13]~q ))) # (!\process|controller|controller|RF_Rb_addr[2]~3_combout  & (\process|datapath|RegUnit|regfile[1][13]~q ))))

	.dataa(\process|controller|controller|RF_Rb_addr[3]~2_combout ),
	.datab(\process|controller|controller|RF_Rb_addr[2]~3_combout ),
	.datac(\process|datapath|RegUnit|regfile[1][13]~q ),
	.datad(\process|datapath|RegUnit|regfile[5][13]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux18~2 .lut_mask = 16'hDC98;
defparam \process|datapath|RegUnit|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y34_N5
dffeas \process|datapath|RegUnit|regfile[13][13] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~175_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[13][13] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[13][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y35_N31
dffeas \process|datapath|RegUnit|regfile[9][13] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~175_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[9][13] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[9][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N30
cycloneive_lcell_comb \process|datapath|RegUnit|Mux18~3 (
// Equation(s):
// \process|datapath|RegUnit|Mux18~3_combout  = (\process|datapath|RegUnit|Mux18~2_combout  & ((\process|datapath|RegUnit|regfile[13][13]~q ) # ((!\process|controller|controller|RF_Rb_addr[3]~2_combout )))) # (!\process|datapath|RegUnit|Mux18~2_combout  & 
// (((\process|datapath|RegUnit|regfile[9][13]~q  & \process|controller|controller|RF_Rb_addr[3]~2_combout ))))

	.dataa(\process|datapath|RegUnit|Mux18~2_combout ),
	.datab(\process|datapath|RegUnit|regfile[13][13]~q ),
	.datac(\process|datapath|RegUnit|regfile[9][13]~q ),
	.datad(\process|controller|controller|RF_Rb_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux18~3 .lut_mask = 16'hD8AA;
defparam \process|datapath|RegUnit|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y38_N9
dffeas \process|datapath|RegUnit|regfile[12][13] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~175_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[12][13] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[12][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y38_N21
dffeas \process|datapath|RegUnit|regfile[4][13] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~175_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[4][13] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[4][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y38_N23
dffeas \process|datapath|RegUnit|regfile[0][13] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~175_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[0][13] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N6
cycloneive_lcell_comb \process|datapath|RegUnit|Mux18~4 (
// Equation(s):
// \process|datapath|RegUnit|Mux18~4_combout  = (\process|controller|controller|RF_Rb_addr[2]~3_combout  & (\process|controller|controller|RF_Rb_addr[3]~2_combout )) # (!\process|controller|controller|RF_Rb_addr[2]~3_combout  & 
// ((\process|controller|controller|RF_Rb_addr[3]~2_combout  & (\process|datapath|RegUnit|regfile[8][13]~q )) # (!\process|controller|controller|RF_Rb_addr[3]~2_combout  & ((\process|datapath|RegUnit|regfile[0][13]~q )))))

	.dataa(\process|controller|controller|RF_Rb_addr[2]~3_combout ),
	.datab(\process|controller|controller|RF_Rb_addr[3]~2_combout ),
	.datac(\process|datapath|RegUnit|regfile[8][13]~q ),
	.datad(\process|datapath|RegUnit|regfile[0][13]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux18~4 .lut_mask = 16'hD9C8;
defparam \process|datapath|RegUnit|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N26
cycloneive_lcell_comb \process|datapath|RegUnit|Mux18~5 (
// Equation(s):
// \process|datapath|RegUnit|Mux18~5_combout  = (\process|datapath|RegUnit|Mux18~4_combout  & ((\process|datapath|RegUnit|regfile[12][13]~q ) # ((!\process|controller|controller|RF_Rb_addr[2]~3_combout )))) # (!\process|datapath|RegUnit|Mux18~4_combout  & 
// (((\process|datapath|RegUnit|regfile[4][13]~q  & \process|controller|controller|RF_Rb_addr[2]~3_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[12][13]~q ),
	.datab(\process|datapath|RegUnit|regfile[4][13]~q ),
	.datac(\process|datapath|RegUnit|Mux18~4_combout ),
	.datad(\process|controller|controller|RF_Rb_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux18~5_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux18~5 .lut_mask = 16'hACF0;
defparam \process|datapath|RegUnit|Mux18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N20
cycloneive_lcell_comb \process|datapath|RegUnit|Mux18~6 (
// Equation(s):
// \process|datapath|RegUnit|Mux18~6_combout  = (\process|controller|controller|RF_Rb_addr[1]~0_combout  & (((\process|controller|controller|RF_Rb_addr[0]~1_combout )))) # (!\process|controller|controller|RF_Rb_addr[1]~0_combout  & 
// ((\process|controller|controller|RF_Rb_addr[0]~1_combout  & (\process|datapath|RegUnit|Mux18~3_combout )) # (!\process|controller|controller|RF_Rb_addr[0]~1_combout  & ((\process|datapath|RegUnit|Mux18~5_combout )))))

	.dataa(\process|datapath|RegUnit|Mux18~3_combout ),
	.datab(\process|controller|controller|RF_Rb_addr[1]~0_combout ),
	.datac(\process|controller|controller|RF_Rb_addr[0]~1_combout ),
	.datad(\process|datapath|RegUnit|Mux18~5_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux18~6_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux18~6 .lut_mask = 16'hE3E0;
defparam \process|datapath|RegUnit|Mux18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y35_N11
dffeas \process|datapath|RegUnit|regfile[11][13] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~175_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[11][13] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[11][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y34_N19
dffeas \process|datapath|RegUnit|regfile[7][13] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~175_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[7][13] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[7][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y35_N29
dffeas \process|datapath|RegUnit|regfile[3][13] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~175_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[3][13] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[3][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N14
cycloneive_lcell_comb \process|datapath|RegUnit|Mux18~7 (
// Equation(s):
// \process|datapath|RegUnit|Mux18~7_combout  = (\process|controller|controller|RF_Rb_addr[2]~3_combout  & ((\process|controller|controller|RF_Rb_addr[3]~2_combout ) # ((\process|datapath|RegUnit|regfile[7][13]~q )))) # 
// (!\process|controller|controller|RF_Rb_addr[2]~3_combout  & (!\process|controller|controller|RF_Rb_addr[3]~2_combout  & ((\process|datapath|RegUnit|regfile[3][13]~q ))))

	.dataa(\process|controller|controller|RF_Rb_addr[2]~3_combout ),
	.datab(\process|controller|controller|RF_Rb_addr[3]~2_combout ),
	.datac(\process|datapath|RegUnit|regfile[7][13]~q ),
	.datad(\process|datapath|RegUnit|regfile[3][13]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux18~7_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux18~7 .lut_mask = 16'hB9A8;
defparam \process|datapath|RegUnit|Mux18~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y34_N21
dffeas \process|datapath|RegUnit|regfile[15][13] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|datapath|RegUnit|regfile~175_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RegUnit|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[15][13] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[15][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N16
cycloneive_lcell_comb \process|datapath|RegUnit|Mux18~8 (
// Equation(s):
// \process|datapath|RegUnit|Mux18~8_combout  = (\process|datapath|RegUnit|Mux18~7_combout  & (((\process|datapath|RegUnit|regfile[15][13]~q ) # (!\process|controller|controller|RF_Rb_addr[3]~2_combout )))) # (!\process|datapath|RegUnit|Mux18~7_combout  & 
// (\process|datapath|RegUnit|regfile[11][13]~q  & ((\process|controller|controller|RF_Rb_addr[3]~2_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[11][13]~q ),
	.datab(\process|datapath|RegUnit|Mux18~7_combout ),
	.datac(\process|datapath|RegUnit|regfile[15][13]~q ),
	.datad(\process|controller|controller|RF_Rb_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux18~8_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux18~8 .lut_mask = 16'hE2CC;
defparam \process|datapath|RegUnit|Mux18~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y36_N7
dffeas \process|datapath|RegUnit|regfile[6][13] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~175_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[6][13] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[6][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y37_N19
dffeas \process|datapath|RegUnit|regfile[2][13] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~175_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[2][13] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[2][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N6
cycloneive_lcell_comb \process|datapath|RegUnit|regfile[10][13]~feeder (
// Equation(s):
// \process|datapath|RegUnit|regfile[10][13]~feeder_combout  = \process|datapath|RegUnit|regfile~175_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\process|datapath|RegUnit|regfile~175_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile[10][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[10][13]~feeder .lut_mask = 16'hFF00;
defparam \process|datapath|RegUnit|regfile[10][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y38_N7
dffeas \process|datapath|RegUnit|regfile[10][13] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|datapath|RegUnit|regfile[10][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RegUnit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[10][13] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[10][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N8
cycloneive_lcell_comb \process|datapath|RegUnit|Mux18~0 (
// Equation(s):
// \process|datapath|RegUnit|Mux18~0_combout  = (\process|controller|controller|RF_Rb_addr[2]~3_combout  & (\process|controller|controller|RF_Rb_addr[3]~2_combout )) # (!\process|controller|controller|RF_Rb_addr[2]~3_combout  & 
// ((\process|controller|controller|RF_Rb_addr[3]~2_combout  & ((\process|datapath|RegUnit|regfile[10][13]~q ))) # (!\process|controller|controller|RF_Rb_addr[3]~2_combout  & (\process|datapath|RegUnit|regfile[2][13]~q ))))

	.dataa(\process|controller|controller|RF_Rb_addr[2]~3_combout ),
	.datab(\process|controller|controller|RF_Rb_addr[3]~2_combout ),
	.datac(\process|datapath|RegUnit|regfile[2][13]~q ),
	.datad(\process|datapath|RegUnit|regfile[10][13]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux18~0 .lut_mask = 16'hDC98;
defparam \process|datapath|RegUnit|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y37_N9
dffeas \process|datapath|RegUnit|regfile[14][13] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~175_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[14][13] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[14][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N18
cycloneive_lcell_comb \process|datapath|RegUnit|Mux18~1 (
// Equation(s):
// \process|datapath|RegUnit|Mux18~1_combout  = (\process|datapath|RegUnit|Mux18~0_combout  & (((\process|datapath|RegUnit|regfile[14][13]~q ) # (!\process|controller|controller|RF_Rb_addr[2]~3_combout )))) # (!\process|datapath|RegUnit|Mux18~0_combout  & 
// (\process|datapath|RegUnit|regfile[6][13]~q  & (\process|controller|controller|RF_Rb_addr[2]~3_combout )))

	.dataa(\process|datapath|RegUnit|regfile[6][13]~q ),
	.datab(\process|datapath|RegUnit|Mux18~0_combout ),
	.datac(\process|controller|controller|RF_Rb_addr[2]~3_combout ),
	.datad(\process|datapath|RegUnit|regfile[14][13]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux18~1 .lut_mask = 16'hEC2C;
defparam \process|datapath|RegUnit|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N24
cycloneive_lcell_comb \process|datapath|RegUnit|Mux18~9 (
// Equation(s):
// \process|datapath|RegUnit|Mux18~9_combout  = (\process|datapath|RegUnit|Mux18~6_combout  & ((\process|datapath|RegUnit|Mux18~8_combout ) # ((!\process|controller|controller|RF_Rb_addr[1]~0_combout )))) # (!\process|datapath|RegUnit|Mux18~6_combout  & 
// (((\process|controller|controller|RF_Rb_addr[1]~0_combout  & \process|datapath|RegUnit|Mux18~1_combout ))))

	.dataa(\process|datapath|RegUnit|Mux18~6_combout ),
	.datab(\process|datapath|RegUnit|Mux18~8_combout ),
	.datac(\process|controller|controller|RF_Rb_addr[1]~0_combout ),
	.datad(\process|datapath|RegUnit|Mux18~1_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux18~9_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux18~9 .lut_mask = 16'hDA8A;
defparam \process|datapath|RegUnit|Mux18~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N18
cycloneive_lcell_comb \process|datapath|ALUunit|Add0~55 (
// Equation(s):
// \process|datapath|ALUunit|Add0~55_combout  = \process|controller|controller|currentState.SUB~q  $ (\process|datapath|RegUnit|Mux18~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\process|controller|controller|currentState.SUB~q ),
	.datad(\process|datapath|RegUnit|Mux18~9_combout ),
	.cin(gnd),
	.combout(\process|datapath|ALUunit|Add0~55_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|ALUunit|Add0~55 .lut_mask = 16'h0FF0;
defparam \process|datapath|ALUunit|Add0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N12
cycloneive_lcell_comb \process|datapath|ALUunit|Add0~56 (
// Equation(s):
// \process|datapath|ALUunit|Add0~56_combout  = ((\process|datapath|RegUnit|Mux2~9_combout  $ (\process|datapath|ALUunit|Add0~55_combout  $ (!\process|datapath|ALUunit|Add0~54 )))) # (GND)
// \process|datapath|ALUunit|Add0~57  = CARRY((\process|datapath|RegUnit|Mux2~9_combout  & ((\process|datapath|ALUunit|Add0~55_combout ) # (!\process|datapath|ALUunit|Add0~54 ))) # (!\process|datapath|RegUnit|Mux2~9_combout  & 
// (\process|datapath|ALUunit|Add0~55_combout  & !\process|datapath|ALUunit|Add0~54 )))

	.dataa(\process|datapath|RegUnit|Mux2~9_combout ),
	.datab(\process|datapath|ALUunit|Add0~55_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\process|datapath|ALUunit|Add0~54 ),
	.combout(\process|datapath|ALUunit|Add0~56_combout ),
	.cout(\process|datapath|ALUunit|Add0~57 ));
// synopsys translate_off
defparam \process|datapath|ALUunit|Add0~56 .lut_mask = 16'h698E;
defparam \process|datapath|ALUunit|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N18
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~168 (
// Equation(s):
// \process|datapath|RegUnit|regfile~168_combout  = (\process|controller|controller|RF_W_addr[2]~19_combout  & (((\process|controller|controller|RF_W_addr[3]~18_combout ) # (\process|datapath|RegUnit|regfile[5][13]~q )))) # 
// (!\process|controller|controller|RF_W_addr[2]~19_combout  & (\process|datapath|RegUnit|regfile[1][13]~q  & (!\process|controller|controller|RF_W_addr[3]~18_combout )))

	.dataa(\process|datapath|RegUnit|regfile[1][13]~q ),
	.datab(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.datac(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.datad(\process|datapath|RegUnit|regfile[5][13]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~168_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~168 .lut_mask = 16'hCEC2;
defparam \process|datapath|RegUnit|regfile~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N28
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~169 (
// Equation(s):
// \process|datapath|RegUnit|regfile~169_combout  = (\process|controller|controller|RF_W_addr[3]~18_combout  & ((\process|datapath|RegUnit|regfile~168_combout  & (\process|datapath|RegUnit|regfile[13][13]~q )) # 
// (!\process|datapath|RegUnit|regfile~168_combout  & ((\process|datapath|RegUnit|regfile[9][13]~q ))))) # (!\process|controller|controller|RF_W_addr[3]~18_combout  & (((\process|datapath|RegUnit|regfile~168_combout ))))

	.dataa(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.datab(\process|datapath|RegUnit|regfile[13][13]~q ),
	.datac(\process|datapath|RegUnit|regfile[9][13]~q ),
	.datad(\process|datapath|RegUnit|regfile~168_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~169_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~169 .lut_mask = 16'hDDA0;
defparam \process|datapath|RegUnit|regfile~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N22
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~170 (
// Equation(s):
// \process|datapath|RegUnit|regfile~170_combout  = (\process|controller|controller|RF_W_addr[2]~19_combout  & (\process|controller|controller|RF_W_addr[3]~18_combout )) # (!\process|controller|controller|RF_W_addr[2]~19_combout  & 
// ((\process|controller|controller|RF_W_addr[3]~18_combout  & ((\process|datapath|RegUnit|regfile[8][13]~q ))) # (!\process|controller|controller|RF_W_addr[3]~18_combout  & (\process|datapath|RegUnit|regfile[0][13]~q ))))

	.dataa(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.datab(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.datac(\process|datapath|RegUnit|regfile[0][13]~q ),
	.datad(\process|datapath|RegUnit|regfile[8][13]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~170_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~170 .lut_mask = 16'hDC98;
defparam \process|datapath|RegUnit|regfile~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N8
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~171 (
// Equation(s):
// \process|datapath|RegUnit|regfile~171_combout  = (\process|datapath|RegUnit|regfile~170_combout  & (((\process|datapath|RegUnit|regfile[12][13]~q ) # (!\process|controller|controller|RF_W_addr[2]~19_combout )))) # 
// (!\process|datapath|RegUnit|regfile~170_combout  & (\process|datapath|RegUnit|regfile[4][13]~q  & ((\process|controller|controller|RF_W_addr[2]~19_combout ))))

	.dataa(\process|datapath|RegUnit|regfile~170_combout ),
	.datab(\process|datapath|RegUnit|regfile[4][13]~q ),
	.datac(\process|datapath|RegUnit|regfile[12][13]~q ),
	.datad(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~171_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~171 .lut_mask = 16'hE4AA;
defparam \process|datapath|RegUnit|regfile~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N12
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~172 (
// Equation(s):
// \process|datapath|RegUnit|regfile~172_combout  = (\process|controller|controller|RF_W_addr[1]~17_combout  & (((!\process|controller|controller|RF_W_addr[0]~16_combout )))) # (!\process|controller|controller|RF_W_addr[1]~17_combout  & 
// ((\process|controller|controller|RF_W_addr[0]~16_combout  & (\process|datapath|RegUnit|regfile~169_combout )) # (!\process|controller|controller|RF_W_addr[0]~16_combout  & ((\process|datapath|RegUnit|regfile~171_combout )))))

	.dataa(\process|datapath|RegUnit|regfile~169_combout ),
	.datab(\process|datapath|RegUnit|regfile~171_combout ),
	.datac(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datad(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~172_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~172 .lut_mask = 16'h0AFC;
defparam \process|datapath|RegUnit|regfile~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N28
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~166 (
// Equation(s):
// \process|datapath|RegUnit|regfile~166_combout  = (\process|controller|controller|RF_W_addr[2]~19_combout  & ((\process|datapath|RegUnit|regfile[7][13]~q ) # ((\process|controller|controller|RF_W_addr[3]~18_combout )))) # 
// (!\process|controller|controller|RF_W_addr[2]~19_combout  & (((\process|datapath|RegUnit|regfile[3][13]~q  & !\process|controller|controller|RF_W_addr[3]~18_combout ))))

	.dataa(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.datab(\process|datapath|RegUnit|regfile[7][13]~q ),
	.datac(\process|datapath|RegUnit|regfile[3][13]~q ),
	.datad(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~166_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~166 .lut_mask = 16'hAAD8;
defparam \process|datapath|RegUnit|regfile~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N10
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~167 (
// Equation(s):
// \process|datapath|RegUnit|regfile~167_combout  = (\process|datapath|RegUnit|regfile~166_combout  & ((\process|datapath|RegUnit|regfile[15][13]~q ) # ((!\process|controller|controller|RF_W_addr[3]~18_combout )))) # 
// (!\process|datapath|RegUnit|regfile~166_combout  & (((\process|datapath|RegUnit|regfile[11][13]~q  & \process|controller|controller|RF_W_addr[3]~18_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[15][13]~q ),
	.datab(\process|datapath|RegUnit|regfile~166_combout ),
	.datac(\process|datapath|RegUnit|regfile[11][13]~q ),
	.datad(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~167_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~167 .lut_mask = 16'hB8CC;
defparam \process|datapath|RegUnit|regfile~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N18
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~164 (
// Equation(s):
// \process|datapath|RegUnit|regfile~164_combout  = (\process|controller|controller|RF_W_addr[3]~18_combout  & ((\process|datapath|RegUnit|regfile[10][13]~q ) # ((\process|controller|controller|RF_W_addr[2]~19_combout )))) # 
// (!\process|controller|controller|RF_W_addr[3]~18_combout  & (((\process|datapath|RegUnit|regfile[2][13]~q  & !\process|controller|controller|RF_W_addr[2]~19_combout ))))

	.dataa(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.datab(\process|datapath|RegUnit|regfile[10][13]~q ),
	.datac(\process|datapath|RegUnit|regfile[2][13]~q ),
	.datad(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~164_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~164 .lut_mask = 16'hAAD8;
defparam \process|datapath|RegUnit|regfile~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N8
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~165 (
// Equation(s):
// \process|datapath|RegUnit|regfile~165_combout  = (\process|controller|controller|RF_W_addr[2]~19_combout  & ((\process|datapath|RegUnit|regfile~164_combout  & ((\process|datapath|RegUnit|regfile[14][13]~q ))) # 
// (!\process|datapath|RegUnit|regfile~164_combout  & (\process|datapath|RegUnit|regfile[6][13]~q )))) # (!\process|controller|controller|RF_W_addr[2]~19_combout  & (((\process|datapath|RegUnit|regfile~164_combout ))))

	.dataa(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.datab(\process|datapath|RegUnit|regfile[6][13]~q ),
	.datac(\process|datapath|RegUnit|regfile[14][13]~q ),
	.datad(\process|datapath|RegUnit|regfile~164_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~165_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~165 .lut_mask = 16'hF588;
defparam \process|datapath|RegUnit|regfile~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N20
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~173 (
// Equation(s):
// \process|datapath|RegUnit|regfile~173_combout  = (\process|datapath|RegUnit|regfile~172_combout  & (((\process|datapath|RegUnit|regfile~165_combout ) # (!\process|controller|controller|RF_W_addr[1]~17_combout )))) # 
// (!\process|datapath|RegUnit|regfile~172_combout  & (\process|datapath|RegUnit|regfile~167_combout  & ((\process|controller|controller|RF_W_addr[1]~17_combout ))))

	.dataa(\process|datapath|RegUnit|regfile~172_combout ),
	.datab(\process|datapath|RegUnit|regfile~167_combout ),
	.datac(\process|datapath|RegUnit|regfile~165_combout ),
	.datad(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~173_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~173 .lut_mask = 16'hE4AA;
defparam \process|datapath|RegUnit|regfile~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N28
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~174 (
// Equation(s):
// \process|datapath|RegUnit|regfile~174_combout  = (\process|controller|controller|WideOr10~combout  & (!\process|controller|controller|WideOr9~0_combout  & (\process|controller|controller|WideOr0~0_combout ))) # 
// (!\process|controller|controller|WideOr10~combout  & (((\process|datapath|RegUnit|regfile~173_combout ))))

	.dataa(\process|controller|controller|WideOr9~0_combout ),
	.datab(\process|controller|controller|WideOr10~combout ),
	.datac(\process|controller|controller|WideOr0~0_combout ),
	.datad(\process|datapath|RegUnit|regfile~173_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~174_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~174 .lut_mask = 16'h7340;
defparam \process|datapath|RegUnit|regfile~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N4
cycloneive_lcell_comb \process|datapath|RegUnit|regfile[8][14]~feeder (
// Equation(s):
// \process|datapath|RegUnit|regfile[8][14]~feeder_combout  = \process|datapath|RegUnit|regfile~187_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\process|datapath|RegUnit|regfile~187_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile[8][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[8][14]~feeder .lut_mask = 16'hFF00;
defparam \process|datapath|RegUnit|regfile[8][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y38_N5
dffeas \process|datapath|RegUnit|regfile[8][14] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|datapath|RegUnit|regfile[8][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RegUnit|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[8][14] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[8][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N18
cycloneive_lcell_comb \process|datapath|RegUnit|regfile[10][14]~feeder (
// Equation(s):
// \process|datapath|RegUnit|regfile[10][14]~feeder_combout  = \process|datapath|RegUnit|regfile~187_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\process|datapath|RegUnit|regfile~187_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile[10][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[10][14]~feeder .lut_mask = 16'hFF00;
defparam \process|datapath|RegUnit|regfile[10][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y38_N19
dffeas \process|datapath|RegUnit|regfile[10][14] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|datapath|RegUnit|regfile[10][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RegUnit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[10][14] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[10][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N12
cycloneive_lcell_comb \process|datapath|RegUnit|Mux17~2 (
// Equation(s):
// \process|datapath|RegUnit|Mux17~2_combout  = (\process|controller|controller|RF_Rb_addr[1]~0_combout  & ((\process|controller|controller|RF_Rb_addr[0]~1_combout ) # ((\process|datapath|RegUnit|regfile[10][14]~q )))) # 
// (!\process|controller|controller|RF_Rb_addr[1]~0_combout  & (!\process|controller|controller|RF_Rb_addr[0]~1_combout  & (\process|datapath|RegUnit|regfile[8][14]~q )))

	.dataa(\process|controller|controller|RF_Rb_addr[1]~0_combout ),
	.datab(\process|controller|controller|RF_Rb_addr[0]~1_combout ),
	.datac(\process|datapath|RegUnit|regfile[8][14]~q ),
	.datad(\process|datapath|RegUnit|regfile[10][14]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux17~2 .lut_mask = 16'hBA98;
defparam \process|datapath|RegUnit|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y35_N23
dffeas \process|datapath|RegUnit|regfile[9][14] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~187_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[9][14] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[9][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y36_N23
dffeas \process|datapath|RegUnit|regfile[11][14] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~187_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[11][14] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[11][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N30
cycloneive_lcell_comb \process|datapath|RegUnit|Mux17~3 (
// Equation(s):
// \process|datapath|RegUnit|Mux17~3_combout  = (\process|datapath|RegUnit|Mux17~2_combout  & (((\process|datapath|RegUnit|regfile[11][14]~q ) # (!\process|controller|controller|RF_Rb_addr[0]~1_combout )))) # (!\process|datapath|RegUnit|Mux17~2_combout  & 
// (\process|datapath|RegUnit|regfile[9][14]~q  & (\process|controller|controller|RF_Rb_addr[0]~1_combout )))

	.dataa(\process|datapath|RegUnit|Mux17~2_combout ),
	.datab(\process|datapath|RegUnit|regfile[9][14]~q ),
	.datac(\process|controller|controller|RF_Rb_addr[0]~1_combout ),
	.datad(\process|datapath|RegUnit|regfile[11][14]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux17~3 .lut_mask = 16'hEA4A;
defparam \process|datapath|RegUnit|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y35_N7
dffeas \process|datapath|RegUnit|regfile[2][14] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~187_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[2][14] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[2][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y35_N1
dffeas \process|datapath|RegUnit|regfile[0][14] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~187_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[0][14] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N6
cycloneive_lcell_comb \process|datapath|RegUnit|Mux17~4 (
// Equation(s):
// \process|datapath|RegUnit|Mux17~4_combout  = (\process|controller|controller|RF_Rb_addr[1]~0_combout  & ((\process|controller|controller|RF_Rb_addr[0]~1_combout ) # ((\process|datapath|RegUnit|regfile[2][14]~q )))) # 
// (!\process|controller|controller|RF_Rb_addr[1]~0_combout  & (!\process|controller|controller|RF_Rb_addr[0]~1_combout  & ((\process|datapath|RegUnit|regfile[0][14]~q ))))

	.dataa(\process|controller|controller|RF_Rb_addr[1]~0_combout ),
	.datab(\process|controller|controller|RF_Rb_addr[0]~1_combout ),
	.datac(\process|datapath|RegUnit|regfile[2][14]~q ),
	.datad(\process|datapath|RegUnit|regfile[0][14]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux17~4 .lut_mask = 16'hB9A8;
defparam \process|datapath|RegUnit|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y35_N1
dffeas \process|datapath|RegUnit|regfile[1][14] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~187_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[1][14] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y36_N25
dffeas \process|datapath|RegUnit|regfile[3][14] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~187_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[3][14] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[3][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N2
cycloneive_lcell_comb \process|datapath|RegUnit|Mux17~5 (
// Equation(s):
// \process|datapath|RegUnit|Mux17~5_combout  = (\process|datapath|RegUnit|Mux17~4_combout  & (((\process|datapath|RegUnit|regfile[3][14]~q ) # (!\process|controller|controller|RF_Rb_addr[0]~1_combout )))) # (!\process|datapath|RegUnit|Mux17~4_combout  & 
// (\process|datapath|RegUnit|regfile[1][14]~q  & (\process|controller|controller|RF_Rb_addr[0]~1_combout )))

	.dataa(\process|datapath|RegUnit|Mux17~4_combout ),
	.datab(\process|datapath|RegUnit|regfile[1][14]~q ),
	.datac(\process|controller|controller|RF_Rb_addr[0]~1_combout ),
	.datad(\process|datapath|RegUnit|regfile[3][14]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux17~5 .lut_mask = 16'hEA4A;
defparam \process|datapath|RegUnit|Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N20
cycloneive_lcell_comb \process|datapath|RegUnit|Mux17~6 (
// Equation(s):
// \process|datapath|RegUnit|Mux17~6_combout  = (\process|controller|controller|RF_Rb_addr[3]~2_combout  & ((\process|datapath|RegUnit|Mux17~3_combout ) # ((\process|controller|controller|RF_Rb_addr[2]~3_combout )))) # 
// (!\process|controller|controller|RF_Rb_addr[3]~2_combout  & (((!\process|controller|controller|RF_Rb_addr[2]~3_combout  & \process|datapath|RegUnit|Mux17~5_combout ))))

	.dataa(\process|datapath|RegUnit|Mux17~3_combout ),
	.datab(\process|controller|controller|RF_Rb_addr[3]~2_combout ),
	.datac(\process|controller|controller|RF_Rb_addr[2]~3_combout ),
	.datad(\process|datapath|RegUnit|Mux17~5_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux17~6_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux17~6 .lut_mask = 16'hCBC8;
defparam \process|datapath|RegUnit|Mux17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y36_N21
dffeas \process|datapath|RegUnit|regfile[7][14] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~187_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[7][14] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[7][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y36_N5
dffeas \process|datapath|RegUnit|regfile[6][14] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~187_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[6][14] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[6][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y36_N23
dffeas \process|datapath|RegUnit|regfile[5][14] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~187_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[5][14] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[5][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y36_N19
dffeas \process|datapath|RegUnit|regfile[4][14] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~187_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[4][14] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[4][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N22
cycloneive_lcell_comb \process|datapath|RegUnit|Mux17~0 (
// Equation(s):
// \process|datapath|RegUnit|Mux17~0_combout  = (\process|controller|controller|RF_Rb_addr[0]~1_combout  & ((\process|controller|controller|RF_Rb_addr[1]~0_combout ) # ((\process|datapath|RegUnit|regfile[5][14]~q )))) # 
// (!\process|controller|controller|RF_Rb_addr[0]~1_combout  & (!\process|controller|controller|RF_Rb_addr[1]~0_combout  & ((\process|datapath|RegUnit|regfile[4][14]~q ))))

	.dataa(\process|controller|controller|RF_Rb_addr[0]~1_combout ),
	.datab(\process|controller|controller|RF_Rb_addr[1]~0_combout ),
	.datac(\process|datapath|RegUnit|regfile[5][14]~q ),
	.datad(\process|datapath|RegUnit|regfile[4][14]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux17~0 .lut_mask = 16'hB9A8;
defparam \process|datapath|RegUnit|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N4
cycloneive_lcell_comb \process|datapath|RegUnit|Mux17~1 (
// Equation(s):
// \process|datapath|RegUnit|Mux17~1_combout  = (\process|controller|controller|RF_Rb_addr[1]~0_combout  & ((\process|datapath|RegUnit|Mux17~0_combout  & (\process|datapath|RegUnit|regfile[7][14]~q )) # (!\process|datapath|RegUnit|Mux17~0_combout  & 
// ((\process|datapath|RegUnit|regfile[6][14]~q ))))) # (!\process|controller|controller|RF_Rb_addr[1]~0_combout  & (((\process|datapath|RegUnit|Mux17~0_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[7][14]~q ),
	.datab(\process|controller|controller|RF_Rb_addr[1]~0_combout ),
	.datac(\process|datapath|RegUnit|regfile[6][14]~q ),
	.datad(\process|datapath|RegUnit|Mux17~0_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux17~1 .lut_mask = 16'hBBC0;
defparam \process|datapath|RegUnit|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y38_N17
dffeas \process|datapath|RegUnit|regfile[14][14] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~187_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[14][14] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[14][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N8
cycloneive_lcell_comb \process|datapath|RegUnit|regfile[13][14]~feeder (
// Equation(s):
// \process|datapath|RegUnit|regfile[13][14]~feeder_combout  = \process|datapath|RegUnit|regfile~187_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\process|datapath|RegUnit|regfile~187_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile[13][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[13][14]~feeder .lut_mask = 16'hFF00;
defparam \process|datapath|RegUnit|regfile[13][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y34_N9
dffeas \process|datapath|RegUnit|regfile[13][14] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|datapath|RegUnit|regfile[13][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RegUnit|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[13][14] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[13][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y38_N19
dffeas \process|datapath|RegUnit|regfile[12][14] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~187_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[12][14] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[12][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N2
cycloneive_lcell_comb \process|datapath|RegUnit|Mux17~7 (
// Equation(s):
// \process|datapath|RegUnit|Mux17~7_combout  = (\process|controller|controller|RF_Rb_addr[0]~1_combout  & ((\process|controller|controller|RF_Rb_addr[1]~0_combout ) # ((\process|datapath|RegUnit|regfile[13][14]~q )))) # 
// (!\process|controller|controller|RF_Rb_addr[0]~1_combout  & (!\process|controller|controller|RF_Rb_addr[1]~0_combout  & ((\process|datapath|RegUnit|regfile[12][14]~q ))))

	.dataa(\process|controller|controller|RF_Rb_addr[0]~1_combout ),
	.datab(\process|controller|controller|RF_Rb_addr[1]~0_combout ),
	.datac(\process|datapath|RegUnit|regfile[13][14]~q ),
	.datad(\process|datapath|RegUnit|regfile[12][14]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux17~7_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux17~7 .lut_mask = 16'hB9A8;
defparam \process|datapath|RegUnit|Mux17~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N24
cycloneive_lcell_comb \process|datapath|RegUnit|Mux17~8 (
// Equation(s):
// \process|datapath|RegUnit|Mux17~8_combout  = (\process|controller|controller|RF_Rb_addr[1]~0_combout  & ((\process|datapath|RegUnit|Mux17~7_combout  & (\process|datapath|RegUnit|regfile[15][14]~q )) # (!\process|datapath|RegUnit|Mux17~7_combout  & 
// ((\process|datapath|RegUnit|regfile[14][14]~q ))))) # (!\process|controller|controller|RF_Rb_addr[1]~0_combout  & (((\process|datapath|RegUnit|Mux17~7_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[15][14]~q ),
	.datab(\process|controller|controller|RF_Rb_addr[1]~0_combout ),
	.datac(\process|datapath|RegUnit|regfile[14][14]~q ),
	.datad(\process|datapath|RegUnit|Mux17~7_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux17~8_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux17~8 .lut_mask = 16'hBBC0;
defparam \process|datapath|RegUnit|Mux17~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N26
cycloneive_lcell_comb \process|datapath|RegUnit|Mux17~9 (
// Equation(s):
// \process|datapath|RegUnit|Mux17~9_combout  = (\process|datapath|RegUnit|Mux17~6_combout  & (((\process|datapath|RegUnit|Mux17~8_combout )) # (!\process|controller|controller|RF_Rb_addr[2]~3_combout ))) # (!\process|datapath|RegUnit|Mux17~6_combout  & 
// (\process|controller|controller|RF_Rb_addr[2]~3_combout  & (\process|datapath|RegUnit|Mux17~1_combout )))

	.dataa(\process|datapath|RegUnit|Mux17~6_combout ),
	.datab(\process|controller|controller|RF_Rb_addr[2]~3_combout ),
	.datac(\process|datapath|RegUnit|Mux17~1_combout ),
	.datad(\process|datapath|RegUnit|Mux17~8_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux17~9_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux17~9 .lut_mask = 16'hEA62;
defparam \process|datapath|RegUnit|Mux17~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N12
cycloneive_lcell_comb \process|datapath|ALUunit|Add0~58 (
// Equation(s):
// \process|datapath|ALUunit|Add0~58_combout  = \process|controller|controller|currentState.SUB~q  $ (\process|datapath|RegUnit|Mux17~9_combout )

	.dataa(gnd),
	.datab(\process|controller|controller|currentState.SUB~q ),
	.datac(\process|datapath|RegUnit|Mux17~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\process|datapath|ALUunit|Add0~58_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|ALUunit|Add0~58 .lut_mask = 16'h3C3C;
defparam \process|datapath|ALUunit|Add0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N14
cycloneive_lcell_comb \process|datapath|ALUunit|Add0~59 (
// Equation(s):
// \process|datapath|ALUunit|Add0~59_combout  = (\process|datapath|ALUunit|Add0~58_combout  & ((\process|datapath|RegUnit|Mux1~9_combout  & (\process|datapath|ALUunit|Add0~57  & VCC)) # (!\process|datapath|RegUnit|Mux1~9_combout  & 
// (!\process|datapath|ALUunit|Add0~57 )))) # (!\process|datapath|ALUunit|Add0~58_combout  & ((\process|datapath|RegUnit|Mux1~9_combout  & (!\process|datapath|ALUunit|Add0~57 )) # (!\process|datapath|RegUnit|Mux1~9_combout  & 
// ((\process|datapath|ALUunit|Add0~57 ) # (GND)))))
// \process|datapath|ALUunit|Add0~60  = CARRY((\process|datapath|ALUunit|Add0~58_combout  & (!\process|datapath|RegUnit|Mux1~9_combout  & !\process|datapath|ALUunit|Add0~57 )) # (!\process|datapath|ALUunit|Add0~58_combout  & 
// ((!\process|datapath|ALUunit|Add0~57 ) # (!\process|datapath|RegUnit|Mux1~9_combout ))))

	.dataa(\process|datapath|ALUunit|Add0~58_combout ),
	.datab(\process|datapath|RegUnit|Mux1~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\process|datapath|ALUunit|Add0~57 ),
	.combout(\process|datapath|ALUunit|Add0~59_combout ),
	.cout(\process|datapath|ALUunit|Add0~60 ));
// synopsys translate_off
defparam \process|datapath|ALUunit|Add0~59 .lut_mask = 16'h9617;
defparam \process|datapath|ALUunit|Add0~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N2
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'hECCC;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(\process|controller|controller|currentState.STORE~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Filter|Out~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,\process|datapath|RegUnit|Mux0~9_combout ,\process|datapath|RegUnit|Mux1~9_combout ,\process|datapath|RegUnit|Mux2~9_combout ,\process|datapath|RegUnit|Mux3~9_combout ,\process|datapath|RegUnit|Mux4~9_combout ,\process|datapath|RegUnit|Mux5~9_combout ,
\process|datapath|RegUnit|Mux6~9_combout ,\process|datapath|RegUnit|Mux7~9_combout ,\process|datapath|RegUnit|Mux8~9_combout ,\process|datapath|RegUnit|Mux9~9_combout ,\process|datapath|RegUnit|Mux10~9_combout ,\process|datapath|RegUnit|Mux11~9_combout ,
\process|datapath|RegUnit|Mux12~9_combout ,\process|datapath|RegUnit|Mux13~9_combout ,\process|datapath|RegUnit|Mux14~9_combout ,\process|datapath|RegUnit|Mux15~9_combout }),
	.portaaddr({\process|controller|controller|Selector1~0_combout ,\process|controller|controller|Selector2~0_combout ,\process|controller|controller|Selector3~0_combout ,\process|controller|controller|Selector4~0_combout ,\process|controller|controller|Selector5~0_combout ,
\process|controller|controller|Selector6~0_combout ,\process|controller|controller|Selector7~0_combout ,\process|controller|controller|Selector8~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({gnd,gnd,\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15],\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14],
\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13],\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12],
\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11],\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10],
\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9],\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8],
\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6],
\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5],\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4],
\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3],\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2],
\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "D.mif";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "Processor:process|Datapath:datapath|DataMemory:RAMunit|altsyncram:altsyncram_component|altsyncram_shi1:auto_generated|altsyncram_po82:altsyncram1|ALTSYNCRAM";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 8;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 18;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 255;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 256;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 16;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "old_data";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 8;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 18;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 255;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 256;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 16;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M9K";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init2 = 512'h003F400FD003F400FD003F400FD003F400FD003F400FD003F400FD003F400FD003F400FD003F400FD003F400FD003F400FD003F400FD003F400FD003F400FD00;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init1 = 2048'h3F400FD003F400FD003F400FD003F400FD003F400FD003F400FD003F400FD003F400FD003F400FD003F400FD003F400FD003F400FD003F400FD003F400FD003F400FD003F400FD003F400FD003F400FD003F400FD003F400FD003F400FD003F400FD003F400FD003F400FD003F400FD003F400FD003F400FD003F400FD003F400FD003F400FD003F400FD003F400FD003F400FD003F400FD003F400FD003F400FD003F400FD003F400FD003F400FD003F400FD003F400FD003F400FD003F400FD003F400FD003F400FD003F400FD003F400FD003F400FD003F400FD003F400FD003F4B17F003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC0;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = 2048'h03F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F000FC003F071AC003EC00FB003EC00FB003EC00FB003EC00FB003EC00FB003EC00FB003EC00FB003EC00FB003ECA04E003E800FA003E800FA003E800FA003E800FA003E800FA003E800FA003E800FA086E800F0003C000F0003C000F0003C000F0003C000F0003C0007F0007C000100000000F0001C00080001400030002C000600078000800014000700030000F;
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N30
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 (
	.dataa(gnd),
	.datab(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_b [15]),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .lut_mask = 16'hF3C0;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N24
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~1 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~1_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~1 .lut_mask = 16'h0303;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N8
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~2 (
	.dataa(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~2 .lut_mask = 16'hB333;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N31
dffeas \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .is_wysiwyg = "true";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N4
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 (
	.dataa(gnd),
	.datab(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.datad(\process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_b [14]),
	.cin(gnd),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .lut_mask = 16'hFC30;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N5
dffeas \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .is_wysiwyg = "true";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N26
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 (
	.dataa(gnd),
	.datab(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_b [13]),
	.datad(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.cin(gnd),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .lut_mask = 16'hF3C0;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N27
dffeas \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .is_wysiwyg = "true";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N20
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(gnd),
	.datab(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.datad(\process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_b [12]),
	.cin(gnd),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hFC30;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N21
dffeas \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .is_wysiwyg = "true";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N14
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(gnd),
	.datab(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.datad(\process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_b [11]),
	.cin(gnd),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hFC30;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N15
dffeas \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .is_wysiwyg = "true";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N16
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(\process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_b [10]),
	.datab(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hB8B8;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N17
dffeas \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .is_wysiwyg = "true";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N10
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(gnd),
	.datab(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_b [9]),
	.datad(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.cin(gnd),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hF3C0;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N11
dffeas \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .is_wysiwyg = "true";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N28
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.datab(gnd),
	.datac(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_b [8]),
	.cin(gnd),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hFA0A;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N29
dffeas \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .is_wysiwyg = "true";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N22
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 (
	.dataa(\process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_b [7]),
	.datab(gnd),
	.datac(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.cin(gnd),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .lut_mask = 16'hAFA0;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N23
dffeas \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N0
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 (
	.dataa(gnd),
	.datab(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datad(\process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_b [6]),
	.cin(gnd),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .lut_mask = 16'hFC30;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N1
dffeas \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N18
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 (
	.dataa(gnd),
	.datab(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_b [5]),
	.datad(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.cin(gnd),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .lut_mask = 16'hF3C0;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N19
dffeas \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N12
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 (
	.dataa(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datab(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_b [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .lut_mask = 16'hE2E2;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N13
dffeas \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N6
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 (
	.dataa(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datab(gnd),
	.datac(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_b [3]),
	.cin(gnd),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .lut_mask = 16'hFA0A;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N7
dffeas \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N24
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 (
	.dataa(\process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_b [2]),
	.datab(gnd),
	.datac(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.cin(gnd),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .lut_mask = 16'hAFA0;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N25
dffeas \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N2
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(gnd),
	.datab(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datad(\process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_b [1]),
	.cin(gnd),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hFC30;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N3
dffeas \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N6
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~203 (
// Equation(s):
// \process|datapath|RegUnit|regfile~203_combout  = (\process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\process|controller|controller|WideOr10~combout  & ((\process|controller|controller|currentState.LOAD_B~q ) # 
// (\process|controller|controller|currentState.LOAD_A~q ))))

	.dataa(\process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datab(\process|controller|controller|currentState.LOAD_B~q ),
	.datac(\process|controller|controller|WideOr10~combout ),
	.datad(\process|controller|controller|currentState.LOAD_A~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~203_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~203 .lut_mask = 16'hA080;
defparam \process|datapath|RegUnit|regfile~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N0
cycloneive_lcell_comb \process|datapath|ALUunit|Add0~61 (
// Equation(s):
// \process|datapath|ALUunit|Add0~61_combout  = \process|datapath|RegUnit|Mux16~9_combout  $ (\process|controller|controller|currentState.SUB~q )

	.dataa(gnd),
	.datab(\process|datapath|RegUnit|Mux16~9_combout ),
	.datac(\process|controller|controller|currentState.SUB~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\process|datapath|ALUunit|Add0~61_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|ALUunit|Add0~61 .lut_mask = 16'h3C3C;
defparam \process|datapath|ALUunit|Add0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N16
cycloneive_lcell_comb \process|datapath|ALUunit|Add0~62 (
// Equation(s):
// \process|datapath|ALUunit|Add0~62_combout  = \process|datapath|RegUnit|Mux0~9_combout  $ (\process|datapath|ALUunit|Add0~60  $ (!\process|datapath|ALUunit|Add0~61_combout ))

	.dataa(\process|datapath|RegUnit|Mux0~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\process|datapath|ALUunit|Add0~61_combout ),
	.cin(\process|datapath|ALUunit|Add0~60 ),
	.combout(\process|datapath|ALUunit|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|ALUunit|Add0~62 .lut_mask = 16'h5AA5;
defparam \process|datapath|ALUunit|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N22
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~198 (
// Equation(s):
// \process|datapath|RegUnit|regfile~198_combout  = (!\process|controller|controller|currentState.LOAD_B~q  & (!\process|controller|controller|currentState.LOAD_A~q  & ((\process|controller|controller|currentState.ADD~q ) # 
// (\process|controller|controller|currentState.SUB~q ))))

	.dataa(\process|controller|controller|currentState.ADD~q ),
	.datab(\process|controller|controller|currentState.LOAD_B~q ),
	.datac(\process|controller|controller|currentState.SUB~q ),
	.datad(\process|controller|controller|currentState.LOAD_A~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~198_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~198 .lut_mask = 16'h0032;
defparam \process|datapath|RegUnit|regfile~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N12
cycloneive_lcell_comb \process|datapath|RegUnit|regfile[7][15]~feeder (
// Equation(s):
// \process|datapath|RegUnit|regfile[7][15]~feeder_combout  = \process|datapath|RegUnit|regfile~199_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\process|datapath|RegUnit|regfile~199_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile[7][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[7][15]~feeder .lut_mask = 16'hFF00;
defparam \process|datapath|RegUnit|regfile[7][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y34_N13
dffeas \process|datapath|RegUnit|regfile[7][15] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|datapath|RegUnit|regfile[7][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RegUnit|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[7][15] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[7][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y34_N31
dffeas \process|datapath|RegUnit|regfile[15][15] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|datapath|RegUnit|regfile~199_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RegUnit|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[15][15] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[15][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N30
cycloneive_lcell_comb \process|datapath|RegUnit|regfile[3][15]~feeder (
// Equation(s):
// \process|datapath|RegUnit|regfile[3][15]~feeder_combout  = \process|datapath|RegUnit|regfile~199_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\process|datapath|RegUnit|regfile~199_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile[3][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[3][15]~feeder .lut_mask = 16'hFF00;
defparam \process|datapath|RegUnit|regfile[3][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y34_N31
dffeas \process|datapath|RegUnit|regfile[3][15] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|datapath|RegUnit|regfile[3][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RegUnit|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[3][15] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[3][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N12
cycloneive_lcell_comb \process|datapath|RegUnit|regfile[11][15]~feeder (
// Equation(s):
// \process|datapath|RegUnit|regfile[11][15]~feeder_combout  = \process|datapath|RegUnit|regfile~199_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\process|datapath|RegUnit|regfile~199_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile[11][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[11][15]~feeder .lut_mask = 16'hFF00;
defparam \process|datapath|RegUnit|regfile[11][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y34_N13
dffeas \process|datapath|RegUnit|regfile[11][15] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|datapath|RegUnit|regfile[11][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RegUnit|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[11][15] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[11][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N18
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~195 (
// Equation(s):
// \process|datapath|RegUnit|regfile~195_combout  = (\process|controller|controller|RF_W_addr[3]~18_combout  & (((\process|controller|controller|RF_W_addr[2]~19_combout ) # (\process|datapath|RegUnit|regfile[11][15]~q )))) # 
// (!\process|controller|controller|RF_W_addr[3]~18_combout  & (\process|datapath|RegUnit|regfile[3][15]~q  & (!\process|controller|controller|RF_W_addr[2]~19_combout )))

	.dataa(\process|datapath|RegUnit|regfile[3][15]~q ),
	.datab(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.datac(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.datad(\process|datapath|RegUnit|regfile[11][15]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~195_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~195 .lut_mask = 16'hCEC2;
defparam \process|datapath|RegUnit|regfile~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N4
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~196 (
// Equation(s):
// \process|datapath|RegUnit|regfile~196_combout  = (\process|controller|controller|RF_W_addr[2]~19_combout  & ((\process|datapath|RegUnit|regfile~195_combout  & ((\process|datapath|RegUnit|regfile[15][15]~q ))) # 
// (!\process|datapath|RegUnit|regfile~195_combout  & (\process|datapath|RegUnit|regfile[7][15]~q )))) # (!\process|controller|controller|RF_W_addr[2]~19_combout  & (((\process|datapath|RegUnit|regfile~195_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[7][15]~q ),
	.datab(\process|datapath|RegUnit|regfile[15][15]~q ),
	.datac(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.datad(\process|datapath|RegUnit|regfile~195_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~196_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~196 .lut_mask = 16'hCFA0;
defparam \process|datapath|RegUnit|regfile~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y37_N27
dffeas \process|datapath|RegUnit|regfile[10][15] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~199_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[10][15] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[10][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y37_N13
dffeas \process|datapath|RegUnit|regfile[14][15] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~199_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[14][15] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[14][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y37_N7
dffeas \process|datapath|RegUnit|regfile[2][15] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~199_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[2][15] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[2][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y37_N13
dffeas \process|datapath|RegUnit|regfile[6][15] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~199_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[6][15] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[6][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N6
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~190 (
// Equation(s):
// \process|datapath|RegUnit|regfile~190_combout  = (\process|controller|controller|RF_W_addr[2]~19_combout  & ((\process|controller|controller|RF_W_addr[3]~18_combout ) # ((\process|datapath|RegUnit|regfile[6][15]~q )))) # 
// (!\process|controller|controller|RF_W_addr[2]~19_combout  & (!\process|controller|controller|RF_W_addr[3]~18_combout  & (\process|datapath|RegUnit|regfile[2][15]~q )))

	.dataa(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.datab(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.datac(\process|datapath|RegUnit|regfile[2][15]~q ),
	.datad(\process|datapath|RegUnit|regfile[6][15]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~190_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~190 .lut_mask = 16'hBA98;
defparam \process|datapath|RegUnit|regfile~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N12
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~191 (
// Equation(s):
// \process|datapath|RegUnit|regfile~191_combout  = (\process|controller|controller|RF_W_addr[3]~18_combout  & ((\process|datapath|RegUnit|regfile~190_combout  & ((\process|datapath|RegUnit|regfile[14][15]~q ))) # 
// (!\process|datapath|RegUnit|regfile~190_combout  & (\process|datapath|RegUnit|regfile[10][15]~q )))) # (!\process|controller|controller|RF_W_addr[3]~18_combout  & (((\process|datapath|RegUnit|regfile~190_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[10][15]~q ),
	.datab(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.datac(\process|datapath|RegUnit|regfile[14][15]~q ),
	.datad(\process|datapath|RegUnit|regfile~190_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~191_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~191 .lut_mask = 16'hF388;
defparam \process|datapath|RegUnit|regfile~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y38_N11
dffeas \process|datapath|RegUnit|regfile[4][15] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~199_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[4][15] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[4][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y38_N13
dffeas \process|datapath|RegUnit|regfile[0][15] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~199_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[0][15] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[0][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N12
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~192 (
// Equation(s):
// \process|datapath|RegUnit|regfile~192_combout  = (\process|controller|controller|RF_W_addr[2]~19_combout  & ((\process|datapath|RegUnit|regfile[4][15]~q ) # ((\process|controller|controller|RF_W_addr[3]~18_combout )))) # 
// (!\process|controller|controller|RF_W_addr[2]~19_combout  & (((\process|datapath|RegUnit|regfile[0][15]~q  & !\process|controller|controller|RF_W_addr[3]~18_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[4][15]~q ),
	.datab(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.datac(\process|datapath|RegUnit|regfile[0][15]~q ),
	.datad(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~192_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~192 .lut_mask = 16'hCCB8;
defparam \process|datapath|RegUnit|regfile~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y38_N1
dffeas \process|datapath|RegUnit|regfile[8][15] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~199_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[8][15] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[8][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y38_N21
dffeas \process|datapath|RegUnit|regfile[12][15] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~199_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[12][15] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[12][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N20
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~193 (
// Equation(s):
// \process|datapath|RegUnit|regfile~193_combout  = (\process|datapath|RegUnit|regfile~192_combout  & (((\process|datapath|RegUnit|regfile[12][15]~q ) # (!\process|controller|controller|RF_W_addr[3]~18_combout )))) # 
// (!\process|datapath|RegUnit|regfile~192_combout  & (\process|datapath|RegUnit|regfile[8][15]~q  & ((\process|controller|controller|RF_W_addr[3]~18_combout ))))

	.dataa(\process|datapath|RegUnit|regfile~192_combout ),
	.datab(\process|datapath|RegUnit|regfile[8][15]~q ),
	.datac(\process|datapath|RegUnit|regfile[12][15]~q ),
	.datad(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~193_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~193 .lut_mask = 16'hE4AA;
defparam \process|datapath|RegUnit|regfile~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N14
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~194 (
// Equation(s):
// \process|datapath|RegUnit|regfile~194_combout  = (\process|controller|controller|RF_W_addr[1]~17_combout  & ((\process|datapath|RegUnit|regfile~191_combout ) # ((\process|controller|controller|RF_W_addr[0]~16_combout )))) # 
// (!\process|controller|controller|RF_W_addr[1]~17_combout  & (((!\process|controller|controller|RF_W_addr[0]~16_combout  & \process|datapath|RegUnit|regfile~193_combout ))))

	.dataa(\process|datapath|RegUnit|regfile~191_combout ),
	.datab(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datac(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.datad(\process|datapath|RegUnit|regfile~193_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~194_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~194 .lut_mask = 16'hCBC8;
defparam \process|datapath|RegUnit|regfile~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y35_N13
dffeas \process|datapath|RegUnit|regfile[1][15] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~199_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[1][15] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y35_N19
dffeas \process|datapath|RegUnit|regfile[9][15] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~199_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[9][15] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[9][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N30
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~188 (
// Equation(s):
// \process|datapath|RegUnit|regfile~188_combout  = (\process|controller|controller|RF_W_addr[3]~18_combout  & (((\process|datapath|RegUnit|regfile[9][15]~q ) # (\process|controller|controller|RF_W_addr[2]~19_combout )))) # 
// (!\process|controller|controller|RF_W_addr[3]~18_combout  & (\process|datapath|RegUnit|regfile[1][15]~q  & ((!\process|controller|controller|RF_W_addr[2]~19_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[1][15]~q ),
	.datab(\process|datapath|RegUnit|regfile[9][15]~q ),
	.datac(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.datad(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~188_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~188 .lut_mask = 16'hF0CA;
defparam \process|datapath|RegUnit|regfile~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y35_N27
dffeas \process|datapath|RegUnit|regfile[5][15] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~199_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[5][15] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[5][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N8
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~189 (
// Equation(s):
// \process|datapath|RegUnit|regfile~189_combout  = (\process|controller|controller|RF_W_addr[2]~19_combout  & ((\process|datapath|RegUnit|regfile~188_combout  & (\process|datapath|RegUnit|regfile[13][15]~q )) # 
// (!\process|datapath|RegUnit|regfile~188_combout  & ((\process|datapath|RegUnit|regfile[5][15]~q ))))) # (!\process|controller|controller|RF_W_addr[2]~19_combout  & (((\process|datapath|RegUnit|regfile~188_combout ))))

	.dataa(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.datab(\process|datapath|RegUnit|regfile[13][15]~q ),
	.datac(\process|datapath|RegUnit|regfile~188_combout ),
	.datad(\process|datapath|RegUnit|regfile[5][15]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~189_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~189 .lut_mask = 16'hDAD0;
defparam \process|datapath|RegUnit|regfile~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N6
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~197 (
// Equation(s):
// \process|datapath|RegUnit|regfile~197_combout  = (\process|datapath|RegUnit|regfile~194_combout  & ((\process|datapath|RegUnit|regfile~196_combout ) # ((!\process|controller|controller|RF_W_addr[0]~16_combout )))) # 
// (!\process|datapath|RegUnit|regfile~194_combout  & (((\process|datapath|RegUnit|regfile~189_combout  & \process|controller|controller|RF_W_addr[0]~16_combout ))))

	.dataa(\process|datapath|RegUnit|regfile~196_combout ),
	.datab(\process|datapath|RegUnit|regfile~194_combout ),
	.datac(\process|datapath|RegUnit|regfile~189_combout ),
	.datad(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~197_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~197 .lut_mask = 16'hB8CC;
defparam \process|datapath|RegUnit|regfile~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N12
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~202 (
// Equation(s):
// \process|datapath|RegUnit|regfile~202_combout  = (!\process|controller|controller|currentState.ADD~q  & (!\process|controller|controller|currentState.LOAD_B~q  & (\process|datapath|RegUnit|regfile~197_combout  & 
// !\process|controller|controller|currentState.SUB~q )))

	.dataa(\process|controller|controller|currentState.ADD~q ),
	.datab(\process|controller|controller|currentState.LOAD_B~q ),
	.datac(\process|datapath|RegUnit|regfile~197_combout ),
	.datad(\process|controller|controller|currentState.SUB~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~202_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~202 .lut_mask = 16'h0010;
defparam \process|datapath|RegUnit|regfile~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N30
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~199 (
// Equation(s):
// \process|datapath|RegUnit|regfile~199_combout  = (\process|datapath|RegUnit|regfile~203_combout ) # ((\process|datapath|RegUnit|regfile~202_combout ) # ((\process|datapath|ALUunit|Add0~62_combout  & \process|datapath|RegUnit|regfile~198_combout )))

	.dataa(\process|datapath|RegUnit|regfile~203_combout ),
	.datab(\process|datapath|ALUunit|Add0~62_combout ),
	.datac(\process|datapath|RegUnit|regfile~198_combout ),
	.datad(\process|datapath|RegUnit|regfile~202_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~199_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~199 .lut_mask = 16'hFFEA;
defparam \process|datapath|RegUnit|regfile~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y35_N29
dffeas \process|datapath|RegUnit|regfile[13][15] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~199_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[13][15] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[13][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N12
cycloneive_lcell_comb \process|datapath|RegUnit|Mux0~0 (
// Equation(s):
// \process|datapath|RegUnit|Mux0~0_combout  = (\process|controller|controller|RF_Ra_addr[3]~2_combout  & ((\process|controller|controller|RF_Ra_addr[2]~3_combout ) # ((\process|datapath|RegUnit|regfile[9][15]~q )))) # 
// (!\process|controller|controller|RF_Ra_addr[3]~2_combout  & (!\process|controller|controller|RF_Ra_addr[2]~3_combout  & (\process|datapath|RegUnit|regfile[1][15]~q )))

	.dataa(\process|controller|controller|RF_Ra_addr[3]~2_combout ),
	.datab(\process|controller|controller|RF_Ra_addr[2]~3_combout ),
	.datac(\process|datapath|RegUnit|regfile[1][15]~q ),
	.datad(\process|datapath|RegUnit|regfile[9][15]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux0~0 .lut_mask = 16'hBA98;
defparam \process|datapath|RegUnit|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N10
cycloneive_lcell_comb \process|datapath|RegUnit|Mux0~1 (
// Equation(s):
// \process|datapath|RegUnit|Mux0~1_combout  = (\process|controller|controller|RF_Ra_addr[2]~3_combout  & ((\process|datapath|RegUnit|Mux0~0_combout  & (\process|datapath|RegUnit|regfile[13][15]~q )) # (!\process|datapath|RegUnit|Mux0~0_combout  & 
// ((\process|datapath|RegUnit|regfile[5][15]~q ))))) # (!\process|controller|controller|RF_Ra_addr[2]~3_combout  & (((\process|datapath|RegUnit|Mux0~0_combout ))))

	.dataa(\process|controller|controller|RF_Ra_addr[2]~3_combout ),
	.datab(\process|datapath|RegUnit|regfile[13][15]~q ),
	.datac(\process|datapath|RegUnit|Mux0~0_combout ),
	.datad(\process|datapath|RegUnit|regfile[5][15]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux0~1 .lut_mask = 16'hDAD0;
defparam \process|datapath|RegUnit|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N24
cycloneive_lcell_comb \process|datapath|RegUnit|Mux0~7 (
// Equation(s):
// \process|datapath|RegUnit|Mux0~7_combout  = (\process|controller|controller|RF_Ra_addr[3]~2_combout  & (((\process|controller|controller|RF_Ra_addr[2]~3_combout ) # (\process|datapath|RegUnit|regfile[11][15]~q )))) # 
// (!\process|controller|controller|RF_Ra_addr[3]~2_combout  & (\process|datapath|RegUnit|regfile[3][15]~q  & (!\process|controller|controller|RF_Ra_addr[2]~3_combout )))

	.dataa(\process|datapath|RegUnit|regfile[3][15]~q ),
	.datab(\process|controller|controller|RF_Ra_addr[3]~2_combout ),
	.datac(\process|controller|controller|RF_Ra_addr[2]~3_combout ),
	.datad(\process|datapath|RegUnit|regfile[11][15]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux0~7 .lut_mask = 16'hCEC2;
defparam \process|datapath|RegUnit|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N26
cycloneive_lcell_comb \process|datapath|RegUnit|Mux0~8 (
// Equation(s):
// \process|datapath|RegUnit|Mux0~8_combout  = (\process|controller|controller|RF_Ra_addr[2]~3_combout  & ((\process|datapath|RegUnit|Mux0~7_combout  & ((\process|datapath|RegUnit|regfile[15][15]~q ))) # (!\process|datapath|RegUnit|Mux0~7_combout  & 
// (\process|datapath|RegUnit|regfile[7][15]~q )))) # (!\process|controller|controller|RF_Ra_addr[2]~3_combout  & (((\process|datapath|RegUnit|Mux0~7_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[7][15]~q ),
	.datab(\process|datapath|RegUnit|regfile[15][15]~q ),
	.datac(\process|controller|controller|RF_Ra_addr[2]~3_combout ),
	.datad(\process|datapath|RegUnit|Mux0~7_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux0~8 .lut_mask = 16'hCFA0;
defparam \process|datapath|RegUnit|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N20
cycloneive_lcell_comb \process|datapath|RegUnit|Mux0~2 (
// Equation(s):
// \process|datapath|RegUnit|Mux0~2_combout  = (\process|controller|controller|RF_Ra_addr[2]~3_combout  & ((\process|controller|controller|RF_Ra_addr[3]~2_combout ) # ((\process|datapath|RegUnit|regfile[6][15]~q )))) # 
// (!\process|controller|controller|RF_Ra_addr[2]~3_combout  & (!\process|controller|controller|RF_Ra_addr[3]~2_combout  & (\process|datapath|RegUnit|regfile[2][15]~q )))

	.dataa(\process|controller|controller|RF_Ra_addr[2]~3_combout ),
	.datab(\process|controller|controller|RF_Ra_addr[3]~2_combout ),
	.datac(\process|datapath|RegUnit|regfile[2][15]~q ),
	.datad(\process|datapath|RegUnit|regfile[6][15]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux0~2 .lut_mask = 16'hBA98;
defparam \process|datapath|RegUnit|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N6
cycloneive_lcell_comb \process|datapath|RegUnit|Mux0~3 (
// Equation(s):
// \process|datapath|RegUnit|Mux0~3_combout  = (\process|controller|controller|RF_Ra_addr[3]~2_combout  & ((\process|datapath|RegUnit|Mux0~2_combout  & (\process|datapath|RegUnit|regfile[14][15]~q )) # (!\process|datapath|RegUnit|Mux0~2_combout  & 
// ((\process|datapath|RegUnit|regfile[10][15]~q ))))) # (!\process|controller|controller|RF_Ra_addr[3]~2_combout  & (\process|datapath|RegUnit|Mux0~2_combout ))

	.dataa(\process|controller|controller|RF_Ra_addr[3]~2_combout ),
	.datab(\process|datapath|RegUnit|Mux0~2_combout ),
	.datac(\process|datapath|RegUnit|regfile[14][15]~q ),
	.datad(\process|datapath|RegUnit|regfile[10][15]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux0~3 .lut_mask = 16'hE6C4;
defparam \process|datapath|RegUnit|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N0
cycloneive_lcell_comb \process|datapath|RegUnit|Mux0~4 (
// Equation(s):
// \process|datapath|RegUnit|Mux0~4_combout  = (\process|controller|controller|RF_Ra_addr[3]~2_combout  & (((\process|controller|controller|RF_Ra_addr[2]~3_combout )))) # (!\process|controller|controller|RF_Ra_addr[3]~2_combout  & 
// ((\process|controller|controller|RF_Ra_addr[2]~3_combout  & ((\process|datapath|RegUnit|regfile[4][15]~q ))) # (!\process|controller|controller|RF_Ra_addr[2]~3_combout  & (\process|datapath|RegUnit|regfile[0][15]~q ))))

	.dataa(\process|datapath|RegUnit|regfile[0][15]~q ),
	.datab(\process|controller|controller|RF_Ra_addr[3]~2_combout ),
	.datac(\process|controller|controller|RF_Ra_addr[2]~3_combout ),
	.datad(\process|datapath|RegUnit|regfile[4][15]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux0~4 .lut_mask = 16'hF2C2;
defparam \process|datapath|RegUnit|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N26
cycloneive_lcell_comb \process|datapath|RegUnit|Mux0~5 (
// Equation(s):
// \process|datapath|RegUnit|Mux0~5_combout  = (\process|datapath|RegUnit|Mux0~4_combout  & ((\process|datapath|RegUnit|regfile[12][15]~q ) # ((!\process|controller|controller|RF_Ra_addr[3]~2_combout )))) # (!\process|datapath|RegUnit|Mux0~4_combout  & 
// (((\process|controller|controller|RF_Ra_addr[3]~2_combout  & \process|datapath|RegUnit|regfile[8][15]~q ))))

	.dataa(\process|datapath|RegUnit|Mux0~4_combout ),
	.datab(\process|datapath|RegUnit|regfile[12][15]~q ),
	.datac(\process|controller|controller|RF_Ra_addr[3]~2_combout ),
	.datad(\process|datapath|RegUnit|regfile[8][15]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux0~5 .lut_mask = 16'hDA8A;
defparam \process|datapath|RegUnit|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N2
cycloneive_lcell_comb \process|datapath|RegUnit|Mux0~6 (
// Equation(s):
// \process|datapath|RegUnit|Mux0~6_combout  = (\process|controller|controller|RF_Ra_addr[1]~0_combout  & ((\process|datapath|RegUnit|Mux0~3_combout ) # ((\process|controller|controller|RF_Ra_addr[0]~1_combout )))) # 
// (!\process|controller|controller|RF_Ra_addr[1]~0_combout  & (((\process|datapath|RegUnit|Mux0~5_combout  & !\process|controller|controller|RF_Ra_addr[0]~1_combout ))))

	.dataa(\process|datapath|RegUnit|Mux0~3_combout ),
	.datab(\process|controller|controller|RF_Ra_addr[1]~0_combout ),
	.datac(\process|datapath|RegUnit|Mux0~5_combout ),
	.datad(\process|controller|controller|RF_Ra_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux0~6 .lut_mask = 16'hCCB8;
defparam \process|datapath|RegUnit|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N28
cycloneive_lcell_comb \process|datapath|RegUnit|Mux0~9 (
// Equation(s):
// \process|datapath|RegUnit|Mux0~9_combout  = (\process|controller|controller|RF_Ra_addr[0]~1_combout  & ((\process|datapath|RegUnit|Mux0~6_combout  & ((\process|datapath|RegUnit|Mux0~8_combout ))) # (!\process|datapath|RegUnit|Mux0~6_combout  & 
// (\process|datapath|RegUnit|Mux0~1_combout )))) # (!\process|controller|controller|RF_Ra_addr[0]~1_combout  & (((\process|datapath|RegUnit|Mux0~6_combout ))))

	.dataa(\process|datapath|RegUnit|Mux0~1_combout ),
	.datab(\process|controller|controller|RF_Ra_addr[0]~1_combout ),
	.datac(\process|datapath|RegUnit|Mux0~8_combout ),
	.datad(\process|datapath|RegUnit|Mux0~6_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux0~9 .lut_mask = 16'hF388;
defparam \process|datapath|RegUnit|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N4
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~186 (
// Equation(s):
// \process|datapath|RegUnit|regfile~186_combout  = (\process|controller|controller|WideOr0~0_combout  & (\process|datapath|ALUunit|Add0~59_combout  & (!\process|controller|controller|WideOr9~0_combout ))) # (!\process|controller|controller|WideOr0~0_combout 
//  & (((\process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_a [14]))))

	.dataa(\process|datapath|ALUunit|Add0~59_combout ),
	.datab(\process|controller|controller|WideOr9~0_combout ),
	.datac(\process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.datad(\process|controller|controller|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~186_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~186 .lut_mask = 16'h22F0;
defparam \process|datapath|RegUnit|regfile~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N14
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~176 (
// Equation(s):
// \process|datapath|RegUnit|regfile~176_combout  = (\process|controller|controller|RF_W_addr[1]~17_combout  & (((\process|controller|controller|RF_W_addr[0]~16_combout ) # (\process|datapath|RegUnit|regfile[10][14]~q )))) # 
// (!\process|controller|controller|RF_W_addr[1]~17_combout  & (\process|datapath|RegUnit|regfile[8][14]~q  & (!\process|controller|controller|RF_W_addr[0]~16_combout )))

	.dataa(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datab(\process|datapath|RegUnit|regfile[8][14]~q ),
	.datac(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.datad(\process|datapath|RegUnit|regfile[10][14]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~176_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~176 .lut_mask = 16'hAEA4;
defparam \process|datapath|RegUnit|regfile~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N22
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~177 (
// Equation(s):
// \process|datapath|RegUnit|regfile~177_combout  = (\process|controller|controller|RF_W_addr[0]~16_combout  & ((\process|datapath|RegUnit|regfile~176_combout  & ((\process|datapath|RegUnit|regfile[11][14]~q ))) # 
// (!\process|datapath|RegUnit|regfile~176_combout  & (\process|datapath|RegUnit|regfile[9][14]~q )))) # (!\process|controller|controller|RF_W_addr[0]~16_combout  & (((\process|datapath|RegUnit|regfile~176_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[9][14]~q ),
	.datab(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.datac(\process|datapath|RegUnit|regfile[11][14]~q ),
	.datad(\process|datapath|RegUnit|regfile~176_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~177_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~177 .lut_mask = 16'hF388;
defparam \process|datapath|RegUnit|regfile~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N18
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~180 (
// Equation(s):
// \process|datapath|RegUnit|regfile~180_combout  = (\process|controller|controller|RF_W_addr[0]~16_combout  & ((\process|datapath|RegUnit|regfile[13][14]~q ) # ((\process|controller|controller|RF_W_addr[1]~17_combout )))) # 
// (!\process|controller|controller|RF_W_addr[0]~16_combout  & (((\process|datapath|RegUnit|regfile[12][14]~q  & !\process|controller|controller|RF_W_addr[1]~17_combout ))))

	.dataa(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.datab(\process|datapath|RegUnit|regfile[13][14]~q ),
	.datac(\process|datapath|RegUnit|regfile[12][14]~q ),
	.datad(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~180_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~180 .lut_mask = 16'hAAD8;
defparam \process|datapath|RegUnit|regfile~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N16
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~181 (
// Equation(s):
// \process|datapath|RegUnit|regfile~181_combout  = (\process|controller|controller|RF_W_addr[1]~17_combout  & ((\process|datapath|RegUnit|regfile~180_combout  & (\process|datapath|RegUnit|regfile[15][14]~q )) # 
// (!\process|datapath|RegUnit|regfile~180_combout  & ((\process|datapath|RegUnit|regfile[14][14]~q ))))) # (!\process|controller|controller|RF_W_addr[1]~17_combout  & (((\process|datapath|RegUnit|regfile~180_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[15][14]~q ),
	.datab(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datac(\process|datapath|RegUnit|regfile[14][14]~q ),
	.datad(\process|datapath|RegUnit|regfile~180_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~181_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~181 .lut_mask = 16'hBBC0;
defparam \process|datapath|RegUnit|regfile~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N18
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~182 (
// Equation(s):
// \process|datapath|RegUnit|regfile~182_combout  = (\process|controller|controller|RF_W_addr[1]~17_combout  & (((\process|controller|controller|RF_W_addr[0]~16_combout )))) # (!\process|controller|controller|RF_W_addr[1]~17_combout  & 
// ((\process|controller|controller|RF_W_addr[0]~16_combout  & (\process|datapath|RegUnit|regfile[5][14]~q )) # (!\process|controller|controller|RF_W_addr[0]~16_combout  & ((\process|datapath|RegUnit|regfile[4][14]~q )))))

	.dataa(\process|datapath|RegUnit|regfile[5][14]~q ),
	.datab(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datac(\process|datapath|RegUnit|regfile[4][14]~q ),
	.datad(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~182_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~182 .lut_mask = 16'hEE30;
defparam \process|datapath|RegUnit|regfile~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N20
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~183 (
// Equation(s):
// \process|datapath|RegUnit|regfile~183_combout  = (\process|controller|controller|RF_W_addr[1]~17_combout  & ((\process|datapath|RegUnit|regfile~182_combout  & ((\process|datapath|RegUnit|regfile[7][14]~q ))) # 
// (!\process|datapath|RegUnit|regfile~182_combout  & (\process|datapath|RegUnit|regfile[6][14]~q )))) # (!\process|controller|controller|RF_W_addr[1]~17_combout  & (((\process|datapath|RegUnit|regfile~182_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[6][14]~q ),
	.datab(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datac(\process|datapath|RegUnit|regfile[7][14]~q ),
	.datad(\process|datapath|RegUnit|regfile~182_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~183_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~183 .lut_mask = 16'hF388;
defparam \process|datapath|RegUnit|regfile~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N20
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~184 (
// Equation(s):
// \process|datapath|RegUnit|regfile~184_combout  = (\process|controller|controller|RF_W_addr[3]~18_combout  & (((\process|datapath|RegUnit|regfile~181_combout )) # (!\process|controller|controller|RF_W_addr[2]~19_combout ))) # 
// (!\process|controller|controller|RF_W_addr[3]~18_combout  & (\process|controller|controller|RF_W_addr[2]~19_combout  & ((\process|datapath|RegUnit|regfile~183_combout ))))

	.dataa(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.datab(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.datac(\process|datapath|RegUnit|regfile~181_combout ),
	.datad(\process|datapath|RegUnit|regfile~183_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~184_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~184 .lut_mask = 16'hE6A2;
defparam \process|datapath|RegUnit|regfile~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N0
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~178 (
// Equation(s):
// \process|datapath|RegUnit|regfile~178_combout  = (\process|controller|controller|RF_W_addr[0]~16_combout  & (\process|controller|controller|RF_W_addr[1]~17_combout )) # (!\process|controller|controller|RF_W_addr[0]~16_combout  & 
// ((\process|controller|controller|RF_W_addr[1]~17_combout  & ((\process|datapath|RegUnit|regfile[2][14]~q ))) # (!\process|controller|controller|RF_W_addr[1]~17_combout  & (\process|datapath|RegUnit|regfile[0][14]~q ))))

	.dataa(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.datab(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datac(\process|datapath|RegUnit|regfile[0][14]~q ),
	.datad(\process|datapath|RegUnit|regfile[2][14]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~178_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~178 .lut_mask = 16'hDC98;
defparam \process|datapath|RegUnit|regfile~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N24
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~179 (
// Equation(s):
// \process|datapath|RegUnit|regfile~179_combout  = (\process|controller|controller|RF_W_addr[0]~16_combout  & ((\process|datapath|RegUnit|regfile~178_combout  & ((\process|datapath|RegUnit|regfile[3][14]~q ))) # 
// (!\process|datapath|RegUnit|regfile~178_combout  & (\process|datapath|RegUnit|regfile[1][14]~q )))) # (!\process|controller|controller|RF_W_addr[0]~16_combout  & (((\process|datapath|RegUnit|regfile~178_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[1][14]~q ),
	.datab(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.datac(\process|datapath|RegUnit|regfile[3][14]~q ),
	.datad(\process|datapath|RegUnit|regfile~178_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~179_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~179 .lut_mask = 16'hF388;
defparam \process|datapath|RegUnit|regfile~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N6
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~185 (
// Equation(s):
// \process|datapath|RegUnit|regfile~185_combout  = (\process|datapath|RegUnit|regfile~184_combout  & ((\process|datapath|RegUnit|regfile~177_combout ) # ((\process|controller|controller|RF_W_addr[2]~19_combout )))) # 
// (!\process|datapath|RegUnit|regfile~184_combout  & (((!\process|controller|controller|RF_W_addr[2]~19_combout  & \process|datapath|RegUnit|regfile~179_combout ))))

	.dataa(\process|datapath|RegUnit|regfile~177_combout ),
	.datab(\process|datapath|RegUnit|regfile~184_combout ),
	.datac(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.datad(\process|datapath|RegUnit|regfile~179_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~185_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~185 .lut_mask = 16'hCBC8;
defparam \process|datapath|RegUnit|regfile~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N0
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~187 (
// Equation(s):
// \process|datapath|RegUnit|regfile~187_combout  = (\process|controller|controller|WideOr10~combout  & (\process|datapath|RegUnit|regfile~186_combout )) # (!\process|controller|controller|WideOr10~combout  & ((\process|datapath|RegUnit|regfile~185_combout 
// )))

	.dataa(\process|controller|controller|WideOr10~combout ),
	.datab(gnd),
	.datac(\process|datapath|RegUnit|regfile~186_combout ),
	.datad(\process|datapath|RegUnit|regfile~185_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~187_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~187 .lut_mask = 16'hF5A0;
defparam \process|datapath|RegUnit|regfile~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N1
dffeas \process|datapath|RegUnit|regfile[15][14] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|datapath|RegUnit|regfile~187_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RegUnit|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[15][14] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[15][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N4
cycloneive_lcell_comb \process|datapath|RegUnit|Mux1~7 (
// Equation(s):
// \process|datapath|RegUnit|Mux1~7_combout  = (\process|controller|controller|RF_Ra_addr[0]~1_combout  & (((\process|datapath|RegUnit|regfile[13][14]~q ) # (\process|controller|controller|RF_Ra_addr[1]~0_combout )))) # 
// (!\process|controller|controller|RF_Ra_addr[0]~1_combout  & (\process|datapath|RegUnit|regfile[12][14]~q  & ((!\process|controller|controller|RF_Ra_addr[1]~0_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[12][14]~q ),
	.datab(\process|controller|controller|RF_Ra_addr[0]~1_combout ),
	.datac(\process|datapath|RegUnit|regfile[13][14]~q ),
	.datad(\process|controller|controller|RF_Ra_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux1~7 .lut_mask = 16'hCCE2;
defparam \process|datapath|RegUnit|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N28
cycloneive_lcell_comb \process|datapath|RegUnit|Mux1~8 (
// Equation(s):
// \process|datapath|RegUnit|Mux1~8_combout  = (\process|datapath|RegUnit|Mux1~7_combout  & ((\process|datapath|RegUnit|regfile[15][14]~q ) # ((!\process|controller|controller|RF_Ra_addr[1]~0_combout )))) # (!\process|datapath|RegUnit|Mux1~7_combout  & 
// (((\process|datapath|RegUnit|regfile[14][14]~q  & \process|controller|controller|RF_Ra_addr[1]~0_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[15][14]~q ),
	.datab(\process|datapath|RegUnit|Mux1~7_combout ),
	.datac(\process|datapath|RegUnit|regfile[14][14]~q ),
	.datad(\process|controller|controller|RF_Ra_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux1~8 .lut_mask = 16'hB8CC;
defparam \process|datapath|RegUnit|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N22
cycloneive_lcell_comb \process|datapath|RegUnit|Mux1~2 (
// Equation(s):
// \process|datapath|RegUnit|Mux1~2_combout  = (\process|controller|controller|RF_Ra_addr[0]~1_combout  & (\process|controller|controller|RF_Ra_addr[1]~0_combout )) # (!\process|controller|controller|RF_Ra_addr[0]~1_combout  & 
// ((\process|controller|controller|RF_Ra_addr[1]~0_combout  & ((\process|datapath|RegUnit|regfile[10][14]~q ))) # (!\process|controller|controller|RF_Ra_addr[1]~0_combout  & (\process|datapath|RegUnit|regfile[8][14]~q ))))

	.dataa(\process|controller|controller|RF_Ra_addr[0]~1_combout ),
	.datab(\process|controller|controller|RF_Ra_addr[1]~0_combout ),
	.datac(\process|datapath|RegUnit|regfile[8][14]~q ),
	.datad(\process|datapath|RegUnit|regfile[10][14]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux1~2 .lut_mask = 16'hDC98;
defparam \process|datapath|RegUnit|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N24
cycloneive_lcell_comb \process|datapath|RegUnit|Mux1~3 (
// Equation(s):
// \process|datapath|RegUnit|Mux1~3_combout  = (\process|datapath|RegUnit|Mux1~2_combout  & (((\process|datapath|RegUnit|regfile[11][14]~q ) # (!\process|controller|controller|RF_Ra_addr[0]~1_combout )))) # (!\process|datapath|RegUnit|Mux1~2_combout  & 
// (\process|datapath|RegUnit|regfile[9][14]~q  & (\process|controller|controller|RF_Ra_addr[0]~1_combout )))

	.dataa(\process|datapath|RegUnit|Mux1~2_combout ),
	.datab(\process|datapath|RegUnit|regfile[9][14]~q ),
	.datac(\process|controller|controller|RF_Ra_addr[0]~1_combout ),
	.datad(\process|datapath|RegUnit|regfile[11][14]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux1~3 .lut_mask = 16'hEA4A;
defparam \process|datapath|RegUnit|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N26
cycloneive_lcell_comb \process|datapath|RegUnit|Mux1~4 (
// Equation(s):
// \process|datapath|RegUnit|Mux1~4_combout  = (\process|controller|controller|RF_Ra_addr[1]~0_combout  & ((\process|datapath|RegUnit|regfile[2][14]~q ) # ((\process|controller|controller|RF_Ra_addr[0]~1_combout )))) # 
// (!\process|controller|controller|RF_Ra_addr[1]~0_combout  & (((!\process|controller|controller|RF_Ra_addr[0]~1_combout  & \process|datapath|RegUnit|regfile[0][14]~q ))))

	.dataa(\process|datapath|RegUnit|regfile[2][14]~q ),
	.datab(\process|controller|controller|RF_Ra_addr[1]~0_combout ),
	.datac(\process|controller|controller|RF_Ra_addr[0]~1_combout ),
	.datad(\process|datapath|RegUnit|regfile[0][14]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux1~4 .lut_mask = 16'hCBC8;
defparam \process|datapath|RegUnit|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N20
cycloneive_lcell_comb \process|datapath|RegUnit|Mux1~5 (
// Equation(s):
// \process|datapath|RegUnit|Mux1~5_combout  = (\process|datapath|RegUnit|Mux1~4_combout  & (((\process|datapath|RegUnit|regfile[3][14]~q ) # (!\process|controller|controller|RF_Ra_addr[0]~1_combout )))) # (!\process|datapath|RegUnit|Mux1~4_combout  & 
// (\process|datapath|RegUnit|regfile[1][14]~q  & ((\process|controller|controller|RF_Ra_addr[0]~1_combout ))))

	.dataa(\process|datapath|RegUnit|Mux1~4_combout ),
	.datab(\process|datapath|RegUnit|regfile[1][14]~q ),
	.datac(\process|datapath|RegUnit|regfile[3][14]~q ),
	.datad(\process|controller|controller|RF_Ra_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux1~5 .lut_mask = 16'hE4AA;
defparam \process|datapath|RegUnit|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N10
cycloneive_lcell_comb \process|datapath|RegUnit|Mux1~6 (
// Equation(s):
// \process|datapath|RegUnit|Mux1~6_combout  = (\process|controller|controller|RF_Ra_addr[2]~3_combout  & (((\process|controller|controller|RF_Ra_addr[3]~2_combout )))) # (!\process|controller|controller|RF_Ra_addr[2]~3_combout  & 
// ((\process|controller|controller|RF_Ra_addr[3]~2_combout  & (\process|datapath|RegUnit|Mux1~3_combout )) # (!\process|controller|controller|RF_Ra_addr[3]~2_combout  & ((\process|datapath|RegUnit|Mux1~5_combout )))))

	.dataa(\process|controller|controller|RF_Ra_addr[2]~3_combout ),
	.datab(\process|datapath|RegUnit|Mux1~3_combout ),
	.datac(\process|controller|controller|RF_Ra_addr[3]~2_combout ),
	.datad(\process|datapath|RegUnit|Mux1~5_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux1~6 .lut_mask = 16'hE5E0;
defparam \process|datapath|RegUnit|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N16
cycloneive_lcell_comb \process|datapath|RegUnit|Mux1~0 (
// Equation(s):
// \process|datapath|RegUnit|Mux1~0_combout  = (\process|controller|controller|RF_Ra_addr[0]~1_combout  & ((\process|datapath|RegUnit|regfile[5][14]~q ) # ((\process|controller|controller|RF_Ra_addr[1]~0_combout )))) # 
// (!\process|controller|controller|RF_Ra_addr[0]~1_combout  & (((!\process|controller|controller|RF_Ra_addr[1]~0_combout  & \process|datapath|RegUnit|regfile[4][14]~q ))))

	.dataa(\process|controller|controller|RF_Ra_addr[0]~1_combout ),
	.datab(\process|datapath|RegUnit|regfile[5][14]~q ),
	.datac(\process|controller|controller|RF_Ra_addr[1]~0_combout ),
	.datad(\process|datapath|RegUnit|regfile[4][14]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux1~0 .lut_mask = 16'hADA8;
defparam \process|datapath|RegUnit|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N18
cycloneive_lcell_comb \process|datapath|RegUnit|Mux1~1 (
// Equation(s):
// \process|datapath|RegUnit|Mux1~1_combout  = (\process|datapath|RegUnit|Mux1~0_combout  & (((\process|datapath|RegUnit|regfile[7][14]~q ) # (!\process|controller|controller|RF_Ra_addr[1]~0_combout )))) # (!\process|datapath|RegUnit|Mux1~0_combout  & 
// (\process|datapath|RegUnit|regfile[6][14]~q  & ((\process|controller|controller|RF_Ra_addr[1]~0_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[6][14]~q ),
	.datab(\process|datapath|RegUnit|Mux1~0_combout ),
	.datac(\process|datapath|RegUnit|regfile[7][14]~q ),
	.datad(\process|controller|controller|RF_Ra_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux1~1 .lut_mask = 16'hE2CC;
defparam \process|datapath|RegUnit|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N30
cycloneive_lcell_comb \process|datapath|RegUnit|Mux1~9 (
// Equation(s):
// \process|datapath|RegUnit|Mux1~9_combout  = (\process|controller|controller|RF_Ra_addr[2]~3_combout  & ((\process|datapath|RegUnit|Mux1~6_combout  & (\process|datapath|RegUnit|Mux1~8_combout )) # (!\process|datapath|RegUnit|Mux1~6_combout  & 
// ((\process|datapath|RegUnit|Mux1~1_combout ))))) # (!\process|controller|controller|RF_Ra_addr[2]~3_combout  & (((\process|datapath|RegUnit|Mux1~6_combout ))))

	.dataa(\process|controller|controller|RF_Ra_addr[2]~3_combout ),
	.datab(\process|datapath|RegUnit|Mux1~8_combout ),
	.datac(\process|datapath|RegUnit|Mux1~6_combout ),
	.datad(\process|datapath|RegUnit|Mux1~1_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux1~9 .lut_mask = 16'hDAD0;
defparam \process|datapath|RegUnit|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N10
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~201 (
// Equation(s):
// \process|datapath|RegUnit|regfile~201_combout  = (\process|controller|controller|WideOr10~combout  & (\process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_a [13] & ((\process|controller|controller|currentState.LOAD_B~q ) # 
// (\process|controller|controller|currentState.LOAD_A~q ))))

	.dataa(\process|controller|controller|WideOr10~combout ),
	.datab(\process|controller|controller|currentState.LOAD_B~q ),
	.datac(\process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.datad(\process|controller|controller|currentState.LOAD_A~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~201_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~201 .lut_mask = 16'hA080;
defparam \process|datapath|RegUnit|regfile~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N20
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~175 (
// Equation(s):
// \process|datapath|RegUnit|regfile~175_combout  = (\process|datapath|RegUnit|regfile~201_combout ) # ((\process|datapath|RegUnit|regfile~174_combout  & ((\process|datapath|ALUunit|Add0~56_combout ) # (!\process|controller|controller|WideOr10~combout ))))

	.dataa(\process|datapath|ALUunit|Add0~56_combout ),
	.datab(\process|datapath|RegUnit|regfile~174_combout ),
	.datac(\process|controller|controller|WideOr10~combout ),
	.datad(\process|datapath|RegUnit|regfile~201_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~175_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~175 .lut_mask = 16'hFF8C;
defparam \process|datapath|RegUnit|regfile~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N16
cycloneive_lcell_comb \process|datapath|RegUnit|regfile[8][13]~feeder (
// Equation(s):
// \process|datapath|RegUnit|regfile[8][13]~feeder_combout  = \process|datapath|RegUnit|regfile~175_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\process|datapath|RegUnit|regfile~175_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile[8][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[8][13]~feeder .lut_mask = 16'hFF00;
defparam \process|datapath|RegUnit|regfile[8][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y38_N17
dffeas \process|datapath|RegUnit|regfile[8][13] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|datapath|RegUnit|regfile[8][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RegUnit|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[8][13] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[8][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N0
cycloneive_lcell_comb \process|datapath|RegUnit|Mux2~4 (
// Equation(s):
// \process|datapath|RegUnit|Mux2~4_combout  = (\process|controller|controller|RF_Ra_addr[2]~3_combout  & (\process|controller|controller|RF_Ra_addr[3]~2_combout )) # (!\process|controller|controller|RF_Ra_addr[2]~3_combout  & 
// ((\process|controller|controller|RF_Ra_addr[3]~2_combout  & (\process|datapath|RegUnit|regfile[8][13]~q )) # (!\process|controller|controller|RF_Ra_addr[3]~2_combout  & ((\process|datapath|RegUnit|regfile[0][13]~q )))))

	.dataa(\process|controller|controller|RF_Ra_addr[2]~3_combout ),
	.datab(\process|controller|controller|RF_Ra_addr[3]~2_combout ),
	.datac(\process|datapath|RegUnit|regfile[8][13]~q ),
	.datad(\process|datapath|RegUnit|regfile[0][13]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux2~4 .lut_mask = 16'hD9C8;
defparam \process|datapath|RegUnit|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N20
cycloneive_lcell_comb \process|datapath|RegUnit|Mux2~5 (
// Equation(s):
// \process|datapath|RegUnit|Mux2~5_combout  = (\process|controller|controller|RF_Ra_addr[2]~3_combout  & ((\process|datapath|RegUnit|Mux2~4_combout  & ((\process|datapath|RegUnit|regfile[12][13]~q ))) # (!\process|datapath|RegUnit|Mux2~4_combout  & 
// (\process|datapath|RegUnit|regfile[4][13]~q )))) # (!\process|controller|controller|RF_Ra_addr[2]~3_combout  & (\process|datapath|RegUnit|Mux2~4_combout ))

	.dataa(\process|controller|controller|RF_Ra_addr[2]~3_combout ),
	.datab(\process|datapath|RegUnit|Mux2~4_combout ),
	.datac(\process|datapath|RegUnit|regfile[4][13]~q ),
	.datad(\process|datapath|RegUnit|regfile[12][13]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux2~5 .lut_mask = 16'hEC64;
defparam \process|datapath|RegUnit|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N8
cycloneive_lcell_comb \process|datapath|RegUnit|Mux2~2 (
// Equation(s):
// \process|datapath|RegUnit|Mux2~2_combout  = (\process|controller|controller|RF_Ra_addr[3]~2_combout  & (\process|controller|controller|RF_Ra_addr[2]~3_combout )) # (!\process|controller|controller|RF_Ra_addr[3]~2_combout  & 
// ((\process|controller|controller|RF_Ra_addr[2]~3_combout  & ((\process|datapath|RegUnit|regfile[5][13]~q ))) # (!\process|controller|controller|RF_Ra_addr[2]~3_combout  & (\process|datapath|RegUnit|regfile[1][13]~q ))))

	.dataa(\process|controller|controller|RF_Ra_addr[3]~2_combout ),
	.datab(\process|controller|controller|RF_Ra_addr[2]~3_combout ),
	.datac(\process|datapath|RegUnit|regfile[1][13]~q ),
	.datad(\process|datapath|RegUnit|regfile[5][13]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux2~2 .lut_mask = 16'hDC98;
defparam \process|datapath|RegUnit|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N30
cycloneive_lcell_comb \process|datapath|RegUnit|Mux2~3 (
// Equation(s):
// \process|datapath|RegUnit|Mux2~3_combout  = (\process|controller|controller|RF_Ra_addr[3]~2_combout  & ((\process|datapath|RegUnit|Mux2~2_combout  & ((\process|datapath|RegUnit|regfile[13][13]~q ))) # (!\process|datapath|RegUnit|Mux2~2_combout  & 
// (\process|datapath|RegUnit|regfile[9][13]~q )))) # (!\process|controller|controller|RF_Ra_addr[3]~2_combout  & (\process|datapath|RegUnit|Mux2~2_combout ))

	.dataa(\process|controller|controller|RF_Ra_addr[3]~2_combout ),
	.datab(\process|datapath|RegUnit|Mux2~2_combout ),
	.datac(\process|datapath|RegUnit|regfile[9][13]~q ),
	.datad(\process|datapath|RegUnit|regfile[13][13]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux2~3 .lut_mask = 16'hEC64;
defparam \process|datapath|RegUnit|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N12
cycloneive_lcell_comb \process|datapath|RegUnit|Mux2~6 (
// Equation(s):
// \process|datapath|RegUnit|Mux2~6_combout  = (\process|controller|controller|RF_Ra_addr[0]~1_combout  & ((\process|controller|controller|RF_Ra_addr[1]~0_combout ) # ((\process|datapath|RegUnit|Mux2~3_combout )))) # 
// (!\process|controller|controller|RF_Ra_addr[0]~1_combout  & (!\process|controller|controller|RF_Ra_addr[1]~0_combout  & (\process|datapath|RegUnit|Mux2~5_combout )))

	.dataa(\process|controller|controller|RF_Ra_addr[0]~1_combout ),
	.datab(\process|controller|controller|RF_Ra_addr[1]~0_combout ),
	.datac(\process|datapath|RegUnit|Mux2~5_combout ),
	.datad(\process|datapath|RegUnit|Mux2~3_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux2~6 .lut_mask = 16'hBA98;
defparam \process|datapath|RegUnit|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N2
cycloneive_lcell_comb \process|datapath|RegUnit|Mux2~7 (
// Equation(s):
// \process|datapath|RegUnit|Mux2~7_combout  = (\process|controller|controller|RF_Ra_addr[2]~3_combout  & ((\process|controller|controller|RF_Ra_addr[3]~2_combout ) # ((\process|datapath|RegUnit|regfile[7][13]~q )))) # 
// (!\process|controller|controller|RF_Ra_addr[2]~3_combout  & (!\process|controller|controller|RF_Ra_addr[3]~2_combout  & ((\process|datapath|RegUnit|regfile[3][13]~q ))))

	.dataa(\process|controller|controller|RF_Ra_addr[2]~3_combout ),
	.datab(\process|controller|controller|RF_Ra_addr[3]~2_combout ),
	.datac(\process|datapath|RegUnit|regfile[7][13]~q ),
	.datad(\process|datapath|RegUnit|regfile[3][13]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux2~7 .lut_mask = 16'hB9A8;
defparam \process|datapath|RegUnit|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N4
cycloneive_lcell_comb \process|datapath|RegUnit|Mux2~8 (
// Equation(s):
// \process|datapath|RegUnit|Mux2~8_combout  = (\process|datapath|RegUnit|Mux2~7_combout  & (((\process|datapath|RegUnit|regfile[15][13]~q ) # (!\process|controller|controller|RF_Ra_addr[3]~2_combout )))) # (!\process|datapath|RegUnit|Mux2~7_combout  & 
// (\process|datapath|RegUnit|regfile[11][13]~q  & ((\process|controller|controller|RF_Ra_addr[3]~2_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[11][13]~q ),
	.datab(\process|datapath|RegUnit|Mux2~7_combout ),
	.datac(\process|datapath|RegUnit|regfile[15][13]~q ),
	.datad(\process|controller|controller|RF_Ra_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux2~8 .lut_mask = 16'hE2CC;
defparam \process|datapath|RegUnit|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N22
cycloneive_lcell_comb \process|datapath|RegUnit|Mux2~0 (
// Equation(s):
// \process|datapath|RegUnit|Mux2~0_combout  = (\process|controller|controller|RF_Ra_addr[3]~2_combout  & ((\process|controller|controller|RF_Ra_addr[2]~3_combout ) # ((\process|datapath|RegUnit|regfile[10][13]~q )))) # 
// (!\process|controller|controller|RF_Ra_addr[3]~2_combout  & (!\process|controller|controller|RF_Ra_addr[2]~3_combout  & (\process|datapath|RegUnit|regfile[2][13]~q )))

	.dataa(\process|controller|controller|RF_Ra_addr[3]~2_combout ),
	.datab(\process|controller|controller|RF_Ra_addr[2]~3_combout ),
	.datac(\process|datapath|RegUnit|regfile[2][13]~q ),
	.datad(\process|datapath|RegUnit|regfile[10][13]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux2~0 .lut_mask = 16'hBA98;
defparam \process|datapath|RegUnit|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N6
cycloneive_lcell_comb \process|datapath|RegUnit|Mux2~1 (
// Equation(s):
// \process|datapath|RegUnit|Mux2~1_combout  = (\process|datapath|RegUnit|Mux2~0_combout  & (((\process|datapath|RegUnit|regfile[14][13]~q )) # (!\process|controller|controller|RF_Ra_addr[2]~3_combout ))) # (!\process|datapath|RegUnit|Mux2~0_combout  & 
// (\process|controller|controller|RF_Ra_addr[2]~3_combout  & (\process|datapath|RegUnit|regfile[6][13]~q )))

	.dataa(\process|datapath|RegUnit|Mux2~0_combout ),
	.datab(\process|controller|controller|RF_Ra_addr[2]~3_combout ),
	.datac(\process|datapath|RegUnit|regfile[6][13]~q ),
	.datad(\process|datapath|RegUnit|regfile[14][13]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux2~1 .lut_mask = 16'hEA62;
defparam \process|datapath|RegUnit|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N22
cycloneive_lcell_comb \process|datapath|RegUnit|Mux2~9 (
// Equation(s):
// \process|datapath|RegUnit|Mux2~9_combout  = (\process|datapath|RegUnit|Mux2~6_combout  & ((\process|datapath|RegUnit|Mux2~8_combout ) # ((!\process|controller|controller|RF_Ra_addr[1]~0_combout )))) # (!\process|datapath|RegUnit|Mux2~6_combout  & 
// (((\process|datapath|RegUnit|Mux2~1_combout  & \process|controller|controller|RF_Ra_addr[1]~0_combout ))))

	.dataa(\process|datapath|RegUnit|Mux2~6_combout ),
	.datab(\process|datapath|RegUnit|Mux2~8_combout ),
	.datac(\process|datapath|RegUnit|Mux2~1_combout ),
	.datad(\process|controller|controller|RF_Ra_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux2~9 .lut_mask = 16'hD8AA;
defparam \process|datapath|RegUnit|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N26
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~18 (
// Equation(s):
// \process|datapath|RegUnit|regfile~18_combout  = (\process|controller|controller|WideOr0~0_combout  & (!\process|controller|controller|WideOr9~0_combout  & (\process|datapath|ALUunit|Add0~53_combout ))) # (!\process|controller|controller|WideOr0~0_combout  
// & (((\process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_a [12]))))

	.dataa(\process|controller|controller|WideOr0~0_combout ),
	.datab(\process|controller|controller|WideOr9~0_combout ),
	.datac(\process|datapath|ALUunit|Add0~53_combout ),
	.datad(\process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~18_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~18 .lut_mask = 16'h7520;
defparam \process|datapath|RegUnit|regfile~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N2
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~19 (
// Equation(s):
// \process|datapath|RegUnit|regfile~19_combout  = (\process|controller|controller|WideOr10~combout  & ((\process|datapath|RegUnit|regfile~18_combout ))) # (!\process|controller|controller|WideOr10~combout  & (\process|datapath|RegUnit|regfile~17_combout ))

	.dataa(\process|controller|controller|WideOr10~combout ),
	.datab(gnd),
	.datac(\process|datapath|RegUnit|regfile~17_combout ),
	.datad(\process|datapath|RegUnit|regfile~18_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~19_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~19 .lut_mask = 16'hFA50;
defparam \process|datapath|RegUnit|regfile~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N3
dffeas \process|datapath|RegUnit|regfile[15][12] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|datapath|RegUnit|regfile~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RegUnit|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[15][12] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[15][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y38_N20
cycloneive_lcell_comb \process|datapath|RegUnit|Mux3~7 (
// Equation(s):
// \process|datapath|RegUnit|Mux3~7_combout  = (\process|controller|controller|RF_Ra_addr[1]~0_combout  & ((\process|datapath|RegUnit|regfile[14][12]~q ) # ((\process|controller|controller|RF_Ra_addr[0]~1_combout )))) # 
// (!\process|controller|controller|RF_Ra_addr[1]~0_combout  & (((\process|datapath|RegUnit|regfile[12][12]~q  & !\process|controller|controller|RF_Ra_addr[0]~1_combout ))))

	.dataa(\process|controller|controller|RF_Ra_addr[1]~0_combout ),
	.datab(\process|datapath|RegUnit|regfile[14][12]~q ),
	.datac(\process|datapath|RegUnit|regfile[12][12]~q ),
	.datad(\process|controller|controller|RF_Ra_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux3~7 .lut_mask = 16'hAAD8;
defparam \process|datapath|RegUnit|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N6
cycloneive_lcell_comb \process|datapath|RegUnit|Mux3~8 (
// Equation(s):
// \process|datapath|RegUnit|Mux3~8_combout  = (\process|datapath|RegUnit|Mux3~7_combout  & ((\process|datapath|RegUnit|regfile[15][12]~q ) # ((!\process|controller|controller|RF_Ra_addr[0]~1_combout )))) # (!\process|datapath|RegUnit|Mux3~7_combout  & 
// (((\process|controller|controller|RF_Ra_addr[0]~1_combout  & \process|datapath|RegUnit|regfile[13][12]~q ))))

	.dataa(\process|datapath|RegUnit|regfile[15][12]~q ),
	.datab(\process|datapath|RegUnit|Mux3~7_combout ),
	.datac(\process|controller|controller|RF_Ra_addr[0]~1_combout ),
	.datad(\process|datapath|RegUnit|regfile[13][12]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux3~8 .lut_mask = 16'hBC8C;
defparam \process|datapath|RegUnit|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N28
cycloneive_lcell_comb \process|datapath|RegUnit|Mux3~4 (
// Equation(s):
// \process|datapath|RegUnit|Mux3~4_combout  = (\process|controller|controller|RF_Ra_addr[0]~1_combout  & ((\process|datapath|RegUnit|regfile[1][12]~q ) # ((\process|controller|controller|RF_Ra_addr[1]~0_combout )))) # 
// (!\process|controller|controller|RF_Ra_addr[0]~1_combout  & (((!\process|controller|controller|RF_Ra_addr[1]~0_combout  & \process|datapath|RegUnit|regfile[0][12]~q ))))

	.dataa(\process|controller|controller|RF_Ra_addr[0]~1_combout ),
	.datab(\process|datapath|RegUnit|regfile[1][12]~q ),
	.datac(\process|controller|controller|RF_Ra_addr[1]~0_combout ),
	.datad(\process|datapath|RegUnit|regfile[0][12]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux3~4 .lut_mask = 16'hADA8;
defparam \process|datapath|RegUnit|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N30
cycloneive_lcell_comb \process|datapath|RegUnit|Mux3~5 (
// Equation(s):
// \process|datapath|RegUnit|Mux3~5_combout  = (\process|datapath|RegUnit|Mux3~4_combout  & (((\process|datapath|RegUnit|regfile[3][12]~q ) # (!\process|controller|controller|RF_Ra_addr[1]~0_combout )))) # (!\process|datapath|RegUnit|Mux3~4_combout  & 
// (\process|datapath|RegUnit|regfile[2][12]~q  & (\process|controller|controller|RF_Ra_addr[1]~0_combout )))

	.dataa(\process|datapath|RegUnit|Mux3~4_combout ),
	.datab(\process|datapath|RegUnit|regfile[2][12]~q ),
	.datac(\process|controller|controller|RF_Ra_addr[1]~0_combout ),
	.datad(\process|datapath|RegUnit|regfile[3][12]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux3~5 .lut_mask = 16'hEA4A;
defparam \process|datapath|RegUnit|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N20
cycloneive_lcell_comb \process|datapath|RegUnit|Mux3~2 (
// Equation(s):
// \process|datapath|RegUnit|Mux3~2_combout  = (\process|controller|controller|RF_Ra_addr[0]~1_combout  & (((\process|controller|controller|RF_Ra_addr[1]~0_combout )))) # (!\process|controller|controller|RF_Ra_addr[0]~1_combout  & 
// ((\process|controller|controller|RF_Ra_addr[1]~0_combout  & ((\process|datapath|RegUnit|regfile[6][12]~q ))) # (!\process|controller|controller|RF_Ra_addr[1]~0_combout  & (\process|datapath|RegUnit|regfile[4][12]~q ))))

	.dataa(\process|controller|controller|RF_Ra_addr[0]~1_combout ),
	.datab(\process|datapath|RegUnit|regfile[4][12]~q ),
	.datac(\process|controller|controller|RF_Ra_addr[1]~0_combout ),
	.datad(\process|datapath|RegUnit|regfile[6][12]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux3~2 .lut_mask = 16'hF4A4;
defparam \process|datapath|RegUnit|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N14
cycloneive_lcell_comb \process|datapath|RegUnit|Mux3~3 (
// Equation(s):
// \process|datapath|RegUnit|Mux3~3_combout  = (\process|controller|controller|RF_Ra_addr[0]~1_combout  & ((\process|datapath|RegUnit|Mux3~2_combout  & (\process|datapath|RegUnit|regfile[7][12]~q )) # (!\process|datapath|RegUnit|Mux3~2_combout  & 
// ((\process|datapath|RegUnit|regfile[5][12]~q ))))) # (!\process|controller|controller|RF_Ra_addr[0]~1_combout  & (((\process|datapath|RegUnit|Mux3~2_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[7][12]~q ),
	.datab(\process|datapath|RegUnit|regfile[5][12]~q ),
	.datac(\process|controller|controller|RF_Ra_addr[0]~1_combout ),
	.datad(\process|datapath|RegUnit|Mux3~2_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux3~3 .lut_mask = 16'hAFC0;
defparam \process|datapath|RegUnit|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N4
cycloneive_lcell_comb \process|datapath|RegUnit|Mux3~6 (
// Equation(s):
// \process|datapath|RegUnit|Mux3~6_combout  = (\process|controller|controller|RF_Ra_addr[2]~3_combout  & ((\process|controller|controller|RF_Ra_addr[3]~2_combout ) # ((\process|datapath|RegUnit|Mux3~3_combout )))) # 
// (!\process|controller|controller|RF_Ra_addr[2]~3_combout  & (!\process|controller|controller|RF_Ra_addr[3]~2_combout  & (\process|datapath|RegUnit|Mux3~5_combout )))

	.dataa(\process|controller|controller|RF_Ra_addr[2]~3_combout ),
	.datab(\process|controller|controller|RF_Ra_addr[3]~2_combout ),
	.datac(\process|datapath|RegUnit|Mux3~5_combout ),
	.datad(\process|datapath|RegUnit|Mux3~3_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux3~6 .lut_mask = 16'hBA98;
defparam \process|datapath|RegUnit|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N24
cycloneive_lcell_comb \process|datapath|RegUnit|Mux3~0 (
// Equation(s):
// \process|datapath|RegUnit|Mux3~0_combout  = (\process|controller|controller|RF_Ra_addr[0]~1_combout  & (((\process|controller|controller|RF_Ra_addr[1]~0_combout ) # (\process|datapath|RegUnit|regfile[9][12]~q )))) # 
// (!\process|controller|controller|RF_Ra_addr[0]~1_combout  & (\process|datapath|RegUnit|regfile[8][12]~q  & (!\process|controller|controller|RF_Ra_addr[1]~0_combout )))

	.dataa(\process|controller|controller|RF_Ra_addr[0]~1_combout ),
	.datab(\process|datapath|RegUnit|regfile[8][12]~q ),
	.datac(\process|controller|controller|RF_Ra_addr[1]~0_combout ),
	.datad(\process|datapath|RegUnit|regfile[9][12]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux3~0 .lut_mask = 16'hAEA4;
defparam \process|datapath|RegUnit|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N10
cycloneive_lcell_comb \process|datapath|RegUnit|Mux3~1 (
// Equation(s):
// \process|datapath|RegUnit|Mux3~1_combout  = (\process|controller|controller|RF_Ra_addr[1]~0_combout  & ((\process|datapath|RegUnit|Mux3~0_combout  & ((\process|datapath|RegUnit|regfile[11][12]~q ))) # (!\process|datapath|RegUnit|Mux3~0_combout  & 
// (\process|datapath|RegUnit|regfile[10][12]~q )))) # (!\process|controller|controller|RF_Ra_addr[1]~0_combout  & (\process|datapath|RegUnit|Mux3~0_combout ))

	.dataa(\process|controller|controller|RF_Ra_addr[1]~0_combout ),
	.datab(\process|datapath|RegUnit|Mux3~0_combout ),
	.datac(\process|datapath|RegUnit|regfile[10][12]~q ),
	.datad(\process|datapath|RegUnit|regfile[11][12]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux3~1 .lut_mask = 16'hEC64;
defparam \process|datapath|RegUnit|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N8
cycloneive_lcell_comb \process|datapath|RegUnit|Mux3~9 (
// Equation(s):
// \process|datapath|RegUnit|Mux3~9_combout  = (\process|controller|controller|RF_Ra_addr[3]~2_combout  & ((\process|datapath|RegUnit|Mux3~6_combout  & (\process|datapath|RegUnit|Mux3~8_combout )) # (!\process|datapath|RegUnit|Mux3~6_combout  & 
// ((\process|datapath|RegUnit|Mux3~1_combout ))))) # (!\process|controller|controller|RF_Ra_addr[3]~2_combout  & (((\process|datapath|RegUnit|Mux3~6_combout ))))

	.dataa(\process|datapath|RegUnit|Mux3~8_combout ),
	.datab(\process|controller|controller|RF_Ra_addr[3]~2_combout ),
	.datac(\process|datapath|RegUnit|Mux3~6_combout ),
	.datad(\process|datapath|RegUnit|Mux3~1_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux3~9 .lut_mask = 16'hBCB0;
defparam \process|datapath|RegUnit|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N0
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~200 (
// Equation(s):
// \process|datapath|RegUnit|regfile~200_combout  = (\process|controller|controller|WideOr10~combout  & ((\process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_a [11]) # ((!\process|controller|controller|currentState.LOAD_B~q  & 
// !\process|controller|controller|currentState.LOAD_A~q ))))

	.dataa(\process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.datab(\process|controller|controller|currentState.LOAD_B~q ),
	.datac(\process|controller|controller|WideOr10~combout ),
	.datad(\process|controller|controller|currentState.LOAD_A~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~200_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~200 .lut_mask = 16'hA0B0;
defparam \process|datapath|RegUnit|regfile~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N8
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~20 (
// Equation(s):
// \process|datapath|RegUnit|regfile~20_combout  = (\process|datapath|RegUnit|regfile~200_combout  & (((!\process|controller|controller|WideOr9~0_combout  & \process|datapath|ALUunit|Add0~51_combout )) # (!\process|controller|controller|WideOr0~0_combout )))

	.dataa(\process|controller|controller|WideOr9~0_combout ),
	.datab(\process|datapath|RegUnit|regfile~200_combout ),
	.datac(\process|controller|controller|WideOr0~0_combout ),
	.datad(\process|datapath|ALUunit|Add0~51_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~20_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~20 .lut_mask = 16'h4C0C;
defparam \process|datapath|RegUnit|regfile~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N12
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~25 (
// Equation(s):
// \process|datapath|RegUnit|regfile~25_combout  = (\process|controller|controller|RF_W_addr[0]~16_combout  & ((\process|controller|controller|RF_W_addr[1]~17_combout ) # ((\process|datapath|RegUnit|regfile[1][11]~q )))) # 
// (!\process|controller|controller|RF_W_addr[0]~16_combout  & (!\process|controller|controller|RF_W_addr[1]~17_combout  & (\process|datapath|RegUnit|regfile[0][11]~q )))

	.dataa(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.datab(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datac(\process|datapath|RegUnit|regfile[0][11]~q ),
	.datad(\process|datapath|RegUnit|regfile[1][11]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~25_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~25 .lut_mask = 16'hBA98;
defparam \process|datapath|RegUnit|regfile~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y35_N24
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~26 (
// Equation(s):
// \process|datapath|RegUnit|regfile~26_combout  = (\process|datapath|RegUnit|regfile~25_combout  & (((\process|datapath|RegUnit|regfile[3][11]~q ) # (!\process|controller|controller|RF_W_addr[1]~17_combout )))) # 
// (!\process|datapath|RegUnit|regfile~25_combout  & (\process|datapath|RegUnit|regfile[2][11]~q  & (\process|controller|controller|RF_W_addr[1]~17_combout )))

	.dataa(\process|datapath|RegUnit|regfile~25_combout ),
	.datab(\process|datapath|RegUnit|regfile[2][11]~q ),
	.datac(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datad(\process|datapath|RegUnit|regfile[3][11]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~26_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~26 .lut_mask = 16'hEA4A;
defparam \process|datapath|RegUnit|regfile~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N24
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~23 (
// Equation(s):
// \process|datapath|RegUnit|regfile~23_combout  = (\process|controller|controller|RF_W_addr[1]~17_combout  & (((\process|datapath|RegUnit|regfile[6][11]~q ) # (\process|controller|controller|RF_W_addr[0]~16_combout )))) # 
// (!\process|controller|controller|RF_W_addr[1]~17_combout  & (\process|datapath|RegUnit|regfile[4][11]~q  & ((!\process|controller|controller|RF_W_addr[0]~16_combout ))))

	.dataa(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datab(\process|datapath|RegUnit|regfile[4][11]~q ),
	.datac(\process|datapath|RegUnit|regfile[6][11]~q ),
	.datad(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~23_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~23 .lut_mask = 16'hAAE4;
defparam \process|datapath|RegUnit|regfile~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N16
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~24 (
// Equation(s):
// \process|datapath|RegUnit|regfile~24_combout  = (\process|controller|controller|RF_W_addr[0]~16_combout  & ((\process|datapath|RegUnit|regfile~23_combout  & ((\process|datapath|RegUnit|regfile[7][11]~q ))) # (!\process|datapath|RegUnit|regfile~23_combout  
// & (\process|datapath|RegUnit|regfile[5][11]~q )))) # (!\process|controller|controller|RF_W_addr[0]~16_combout  & (((\process|datapath|RegUnit|regfile~23_combout ))))

	.dataa(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.datab(\process|datapath|RegUnit|regfile[5][11]~q ),
	.datac(\process|datapath|RegUnit|regfile[7][11]~q ),
	.datad(\process|datapath|RegUnit|regfile~23_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~24_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~24 .lut_mask = 16'hF588;
defparam \process|datapath|RegUnit|regfile~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y35_N10
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~27 (
// Equation(s):
// \process|datapath|RegUnit|regfile~27_combout  = (\process|controller|controller|RF_W_addr[2]~19_combout  & (((\process|controller|controller|RF_W_addr[3]~18_combout ) # (\process|datapath|RegUnit|regfile~24_combout )))) # 
// (!\process|controller|controller|RF_W_addr[2]~19_combout  & (\process|datapath|RegUnit|regfile~26_combout  & (!\process|controller|controller|RF_W_addr[3]~18_combout )))

	.dataa(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.datab(\process|datapath|RegUnit|regfile~26_combout ),
	.datac(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.datad(\process|datapath|RegUnit|regfile~24_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~27_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~27 .lut_mask = 16'hAEA4;
defparam \process|datapath|RegUnit|regfile~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y38_N4
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~28 (
// Equation(s):
// \process|datapath|RegUnit|regfile~28_combout  = (\process|controller|controller|RF_W_addr[1]~17_combout  & ((\process|datapath|RegUnit|regfile[14][11]~q ) # ((\process|controller|controller|RF_W_addr[0]~16_combout )))) # 
// (!\process|controller|controller|RF_W_addr[1]~17_combout  & (((\process|datapath|RegUnit|regfile[12][11]~q  & !\process|controller|controller|RF_W_addr[0]~16_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[14][11]~q ),
	.datab(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datac(\process|datapath|RegUnit|regfile[12][11]~q ),
	.datad(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~28_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~28 .lut_mask = 16'hCCB8;
defparam \process|datapath|RegUnit|regfile~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N14
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~29 (
// Equation(s):
// \process|datapath|RegUnit|regfile~29_combout  = (\process|controller|controller|RF_W_addr[0]~16_combout  & ((\process|datapath|RegUnit|regfile~28_combout  & ((\process|datapath|RegUnit|regfile[15][11]~q ))) # (!\process|datapath|RegUnit|regfile~28_combout 
//  & (\process|datapath|RegUnit|regfile[13][11]~q )))) # (!\process|controller|controller|RF_W_addr[0]~16_combout  & (((\process|datapath|RegUnit|regfile~28_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[13][11]~q ),
	.datab(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.datac(\process|datapath|RegUnit|regfile[15][11]~q ),
	.datad(\process|datapath|RegUnit|regfile~28_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~29_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~29 .lut_mask = 16'hF388;
defparam \process|datapath|RegUnit|regfile~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y38_N22
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~21 (
// Equation(s):
// \process|datapath|RegUnit|regfile~21_combout  = (\process|controller|controller|RF_W_addr[1]~17_combout  & (\process|controller|controller|RF_W_addr[0]~16_combout )) # (!\process|controller|controller|RF_W_addr[1]~17_combout  & 
// ((\process|controller|controller|RF_W_addr[0]~16_combout  & ((\process|datapath|RegUnit|regfile[9][11]~q ))) # (!\process|controller|controller|RF_W_addr[0]~16_combout  & (\process|datapath|RegUnit|regfile[8][11]~q ))))

	.dataa(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datab(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.datac(\process|datapath|RegUnit|regfile[8][11]~q ),
	.datad(\process|datapath|RegUnit|regfile[9][11]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~21_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~21 .lut_mask = 16'hDC98;
defparam \process|datapath|RegUnit|regfile~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y35_N22
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~22 (
// Equation(s):
// \process|datapath|RegUnit|regfile~22_combout  = (\process|controller|controller|RF_W_addr[1]~17_combout  & ((\process|datapath|RegUnit|regfile~21_combout  & ((\process|datapath|RegUnit|regfile[11][11]~q ))) # (!\process|datapath|RegUnit|regfile~21_combout 
//  & (\process|datapath|RegUnit|regfile[10][11]~q )))) # (!\process|controller|controller|RF_W_addr[1]~17_combout  & (((\process|datapath|RegUnit|regfile~21_combout ))))

	.dataa(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datab(\process|datapath|RegUnit|regfile[10][11]~q ),
	.datac(\process|datapath|RegUnit|regfile[11][11]~q ),
	.datad(\process|datapath|RegUnit|regfile~21_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~22_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~22 .lut_mask = 16'hF588;
defparam \process|datapath|RegUnit|regfile~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N24
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~30 (
// Equation(s):
// \process|datapath|RegUnit|regfile~30_combout  = (\process|datapath|RegUnit|regfile~27_combout  & ((\process|datapath|RegUnit|regfile~29_combout ) # ((!\process|controller|controller|RF_W_addr[3]~18_combout )))) # 
// (!\process|datapath|RegUnit|regfile~27_combout  & (((\process|controller|controller|RF_W_addr[3]~18_combout  & \process|datapath|RegUnit|regfile~22_combout ))))

	.dataa(\process|datapath|RegUnit|regfile~27_combout ),
	.datab(\process|datapath|RegUnit|regfile~29_combout ),
	.datac(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.datad(\process|datapath|RegUnit|regfile~22_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~30_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~30 .lut_mask = 16'hDA8A;
defparam \process|datapath|RegUnit|regfile~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N8
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~31 (
// Equation(s):
// \process|datapath|RegUnit|regfile~31_combout  = (\process|datapath|RegUnit|regfile~20_combout ) # ((!\process|controller|controller|WideOr10~combout  & \process|datapath|RegUnit|regfile~30_combout ))

	.dataa(gnd),
	.datab(\process|controller|controller|WideOr10~combout ),
	.datac(\process|datapath|RegUnit|regfile~20_combout ),
	.datad(\process|datapath|RegUnit|regfile~30_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~31_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~31 .lut_mask = 16'hF3F0;
defparam \process|datapath|RegUnit|regfile~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N4
cycloneive_lcell_comb \process|datapath|RegUnit|regfile[4][11]~feeder (
// Equation(s):
// \process|datapath|RegUnit|regfile[4][11]~feeder_combout  = \process|datapath|RegUnit|regfile~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\process|datapath|RegUnit|regfile~31_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile[4][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[4][11]~feeder .lut_mask = 16'hFF00;
defparam \process|datapath|RegUnit|regfile[4][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y36_N5
dffeas \process|datapath|RegUnit|regfile[4][11] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|datapath|RegUnit|regfile[4][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RegUnit|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[4][11] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[4][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N10
cycloneive_lcell_comb \process|datapath|RegUnit|Mux4~2 (
// Equation(s):
// \process|datapath|RegUnit|Mux4~2_combout  = (\process|controller|controller|RF_Ra_addr[1]~0_combout  & (((\process|controller|controller|RF_Ra_addr[0]~1_combout ) # (\process|datapath|RegUnit|regfile[6][11]~q )))) # 
// (!\process|controller|controller|RF_Ra_addr[1]~0_combout  & (\process|datapath|RegUnit|regfile[4][11]~q  & (!\process|controller|controller|RF_Ra_addr[0]~1_combout )))

	.dataa(\process|controller|controller|RF_Ra_addr[1]~0_combout ),
	.datab(\process|datapath|RegUnit|regfile[4][11]~q ),
	.datac(\process|controller|controller|RF_Ra_addr[0]~1_combout ),
	.datad(\process|datapath|RegUnit|regfile[6][11]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux4~2 .lut_mask = 16'hAEA4;
defparam \process|datapath|RegUnit|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N12
cycloneive_lcell_comb \process|datapath|RegUnit|Mux4~3 (
// Equation(s):
// \process|datapath|RegUnit|Mux4~3_combout  = (\process|datapath|RegUnit|Mux4~2_combout  & (((\process|datapath|RegUnit|regfile[7][11]~q ) # (!\process|controller|controller|RF_Ra_addr[0]~1_combout )))) # (!\process|datapath|RegUnit|Mux4~2_combout  & 
// (\process|datapath|RegUnit|regfile[5][11]~q  & (\process|controller|controller|RF_Ra_addr[0]~1_combout )))

	.dataa(\process|datapath|RegUnit|Mux4~2_combout ),
	.datab(\process|datapath|RegUnit|regfile[5][11]~q ),
	.datac(\process|controller|controller|RF_Ra_addr[0]~1_combout ),
	.datad(\process|datapath|RegUnit|regfile[7][11]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux4~3 .lut_mask = 16'hEA4A;
defparam \process|datapath|RegUnit|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N22
cycloneive_lcell_comb \process|datapath|RegUnit|Mux4~4 (
// Equation(s):
// \process|datapath|RegUnit|Mux4~4_combout  = (\process|controller|controller|RF_Ra_addr[1]~0_combout  & (((\process|controller|controller|RF_Ra_addr[0]~1_combout )))) # (!\process|controller|controller|RF_Ra_addr[1]~0_combout  & 
// ((\process|controller|controller|RF_Ra_addr[0]~1_combout  & (\process|datapath|RegUnit|regfile[1][11]~q )) # (!\process|controller|controller|RF_Ra_addr[0]~1_combout  & ((\process|datapath|RegUnit|regfile[0][11]~q )))))

	.dataa(\process|datapath|RegUnit|regfile[1][11]~q ),
	.datab(\process|controller|controller|RF_Ra_addr[1]~0_combout ),
	.datac(\process|datapath|RegUnit|regfile[0][11]~q ),
	.datad(\process|controller|controller|RF_Ra_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux4~4 .lut_mask = 16'hEE30;
defparam \process|datapath|RegUnit|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N24
cycloneive_lcell_comb \process|datapath|RegUnit|Mux4~5 (
// Equation(s):
// \process|datapath|RegUnit|Mux4~5_combout  = (\process|datapath|RegUnit|Mux4~4_combout  & (((\process|datapath|RegUnit|regfile[3][11]~q ) # (!\process|controller|controller|RF_Ra_addr[1]~0_combout )))) # (!\process|datapath|RegUnit|Mux4~4_combout  & 
// (\process|datapath|RegUnit|regfile[2][11]~q  & (\process|controller|controller|RF_Ra_addr[1]~0_combout )))

	.dataa(\process|datapath|RegUnit|Mux4~4_combout ),
	.datab(\process|datapath|RegUnit|regfile[2][11]~q ),
	.datac(\process|controller|controller|RF_Ra_addr[1]~0_combout ),
	.datad(\process|datapath|RegUnit|regfile[3][11]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux4~5 .lut_mask = 16'hEA4A;
defparam \process|datapath|RegUnit|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N12
cycloneive_lcell_comb \process|datapath|RegUnit|Mux4~6 (
// Equation(s):
// \process|datapath|RegUnit|Mux4~6_combout  = (\process|controller|controller|RF_Ra_addr[3]~2_combout  & (((\process|controller|controller|RF_Ra_addr[2]~3_combout )))) # (!\process|controller|controller|RF_Ra_addr[3]~2_combout  & 
// ((\process|controller|controller|RF_Ra_addr[2]~3_combout  & (\process|datapath|RegUnit|Mux4~3_combout )) # (!\process|controller|controller|RF_Ra_addr[2]~3_combout  & ((\process|datapath|RegUnit|Mux4~5_combout )))))

	.dataa(\process|datapath|RegUnit|Mux4~3_combout ),
	.datab(\process|datapath|RegUnit|Mux4~5_combout ),
	.datac(\process|controller|controller|RF_Ra_addr[3]~2_combout ),
	.datad(\process|controller|controller|RF_Ra_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux4~6 .lut_mask = 16'hFA0C;
defparam \process|datapath|RegUnit|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y38_N30
cycloneive_lcell_comb \process|datapath|RegUnit|Mux4~7 (
// Equation(s):
// \process|datapath|RegUnit|Mux4~7_combout  = (\process|controller|controller|RF_Ra_addr[0]~1_combout  & (((\process|controller|controller|RF_Ra_addr[1]~0_combout )))) # (!\process|controller|controller|RF_Ra_addr[0]~1_combout  & 
// ((\process|controller|controller|RF_Ra_addr[1]~0_combout  & (\process|datapath|RegUnit|regfile[14][11]~q )) # (!\process|controller|controller|RF_Ra_addr[1]~0_combout  & ((\process|datapath|RegUnit|regfile[12][11]~q )))))

	.dataa(\process|datapath|RegUnit|regfile[14][11]~q ),
	.datab(\process|controller|controller|RF_Ra_addr[0]~1_combout ),
	.datac(\process|datapath|RegUnit|regfile[12][11]~q ),
	.datad(\process|controller|controller|RF_Ra_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux4~7 .lut_mask = 16'hEE30;
defparam \process|datapath|RegUnit|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y38_N0
cycloneive_lcell_comb \process|datapath|RegUnit|Mux4~8 (
// Equation(s):
// \process|datapath|RegUnit|Mux4~8_combout  = (\process|datapath|RegUnit|Mux4~7_combout  & (((\process|datapath|RegUnit|regfile[15][11]~q ) # (!\process|controller|controller|RF_Ra_addr[0]~1_combout )))) # (!\process|datapath|RegUnit|Mux4~7_combout  & 
// (\process|datapath|RegUnit|regfile[13][11]~q  & ((\process|controller|controller|RF_Ra_addr[0]~1_combout ))))

	.dataa(\process|datapath|RegUnit|Mux4~7_combout ),
	.datab(\process|datapath|RegUnit|regfile[13][11]~q ),
	.datac(\process|datapath|RegUnit|regfile[15][11]~q ),
	.datad(\process|controller|controller|RF_Ra_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux4~8 .lut_mask = 16'hE4AA;
defparam \process|datapath|RegUnit|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y38_N16
cycloneive_lcell_comb \process|datapath|RegUnit|Mux4~0 (
// Equation(s):
// \process|datapath|RegUnit|Mux4~0_combout  = (\process|controller|controller|RF_Ra_addr[1]~0_combout  & (\process|controller|controller|RF_Ra_addr[0]~1_combout )) # (!\process|controller|controller|RF_Ra_addr[1]~0_combout  & 
// ((\process|controller|controller|RF_Ra_addr[0]~1_combout  & ((\process|datapath|RegUnit|regfile[9][11]~q ))) # (!\process|controller|controller|RF_Ra_addr[0]~1_combout  & (\process|datapath|RegUnit|regfile[8][11]~q ))))

	.dataa(\process|controller|controller|RF_Ra_addr[1]~0_combout ),
	.datab(\process|controller|controller|RF_Ra_addr[0]~1_combout ),
	.datac(\process|datapath|RegUnit|regfile[8][11]~q ),
	.datad(\process|datapath|RegUnit|regfile[9][11]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux4~0 .lut_mask = 16'hDC98;
defparam \process|datapath|RegUnit|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y38_N18
cycloneive_lcell_comb \process|datapath|RegUnit|Mux4~1 (
// Equation(s):
// \process|datapath|RegUnit|Mux4~1_combout  = (\process|controller|controller|RF_Ra_addr[1]~0_combout  & ((\process|datapath|RegUnit|Mux4~0_combout  & (\process|datapath|RegUnit|regfile[11][11]~q )) # (!\process|datapath|RegUnit|Mux4~0_combout  & 
// ((\process|datapath|RegUnit|regfile[10][11]~q ))))) # (!\process|controller|controller|RF_Ra_addr[1]~0_combout  & (\process|datapath|RegUnit|Mux4~0_combout ))

	.dataa(\process|controller|controller|RF_Ra_addr[1]~0_combout ),
	.datab(\process|datapath|RegUnit|Mux4~0_combout ),
	.datac(\process|datapath|RegUnit|regfile[11][11]~q ),
	.datad(\process|datapath|RegUnit|regfile[10][11]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux4~1 .lut_mask = 16'hE6C4;
defparam \process|datapath|RegUnit|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y38_N2
cycloneive_lcell_comb \process|datapath|RegUnit|Mux4~9 (
// Equation(s):
// \process|datapath|RegUnit|Mux4~9_combout  = (\process|datapath|RegUnit|Mux4~6_combout  & ((\process|datapath|RegUnit|Mux4~8_combout ) # ((!\process|controller|controller|RF_Ra_addr[3]~2_combout )))) # (!\process|datapath|RegUnit|Mux4~6_combout  & 
// (((\process|controller|controller|RF_Ra_addr[3]~2_combout  & \process|datapath|RegUnit|Mux4~1_combout ))))

	.dataa(\process|datapath|RegUnit|Mux4~6_combout ),
	.datab(\process|datapath|RegUnit|Mux4~8_combout ),
	.datac(\process|controller|controller|RF_Ra_addr[3]~2_combout ),
	.datad(\process|datapath|RegUnit|Mux4~1_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux4~9 .lut_mask = 16'hDA8A;
defparam \process|datapath|RegUnit|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N22
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~32 (
// Equation(s):
// \process|datapath|RegUnit|regfile~32_combout  = (\process|controller|controller|WideOr10~combout  & ((\process|controller|controller|WideOr0~0_combout  & (\process|datapath|ALUunit|Add0~66_combout )) # (!\process|controller|controller|WideOr0~0_combout  & 
// ((\process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_a [10])))))

	.dataa(\process|controller|controller|WideOr10~combout ),
	.datab(\process|controller|controller|WideOr0~0_combout ),
	.datac(\process|datapath|ALUunit|Add0~66_combout ),
	.datad(\process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~32_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~32 .lut_mask = 16'hA280;
defparam \process|datapath|RegUnit|regfile~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N26
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~37 (
// Equation(s):
// \process|datapath|RegUnit|regfile~37_combout  = (\process|controller|controller|RF_W_addr[3]~18_combout  & (\process|controller|controller|RF_W_addr[2]~19_combout )) # (!\process|controller|controller|RF_W_addr[3]~18_combout  & 
// ((\process|controller|controller|RF_W_addr[2]~19_combout  & ((\process|datapath|RegUnit|regfile[4][10]~q ))) # (!\process|controller|controller|RF_W_addr[2]~19_combout  & (\process|datapath|RegUnit|regfile[0][10]~q ))))

	.dataa(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.datab(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.datac(\process|datapath|RegUnit|regfile[0][10]~q ),
	.datad(\process|datapath|RegUnit|regfile[4][10]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~37_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~37 .lut_mask = 16'hDC98;
defparam \process|datapath|RegUnit|regfile~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N26
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~38 (
// Equation(s):
// \process|datapath|RegUnit|regfile~38_combout  = (\process|datapath|RegUnit|regfile~37_combout  & (((\process|datapath|RegUnit|regfile[12][10]~q ) # (!\process|controller|controller|RF_W_addr[3]~18_combout )))) # 
// (!\process|datapath|RegUnit|regfile~37_combout  & (\process|datapath|RegUnit|regfile[8][10]~q  & ((\process|controller|controller|RF_W_addr[3]~18_combout ))))

	.dataa(\process|datapath|RegUnit|regfile~37_combout ),
	.datab(\process|datapath|RegUnit|regfile[8][10]~q ),
	.datac(\process|datapath|RegUnit|regfile[12][10]~q ),
	.datad(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~38_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~38 .lut_mask = 16'hE4AA;
defparam \process|datapath|RegUnit|regfile~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N0
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~35 (
// Equation(s):
// \process|datapath|RegUnit|regfile~35_combout  = (\process|controller|controller|RF_W_addr[3]~18_combout  & (\process|controller|controller|RF_W_addr[2]~19_combout )) # (!\process|controller|controller|RF_W_addr[3]~18_combout  & 
// ((\process|controller|controller|RF_W_addr[2]~19_combout  & (\process|datapath|RegUnit|regfile[6][10]~q )) # (!\process|controller|controller|RF_W_addr[2]~19_combout  & ((\process|datapath|RegUnit|regfile[2][10]~q )))))

	.dataa(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.datab(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.datac(\process|datapath|RegUnit|regfile[6][10]~q ),
	.datad(\process|datapath|RegUnit|regfile[2][10]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~35_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~35 .lut_mask = 16'hD9C8;
defparam \process|datapath|RegUnit|regfile~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N24
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~36 (
// Equation(s):
// \process|datapath|RegUnit|regfile~36_combout  = (\process|datapath|RegUnit|regfile~35_combout  & (((\process|datapath|RegUnit|regfile[14][10]~q ) # (!\process|controller|controller|RF_W_addr[3]~18_combout )))) # 
// (!\process|datapath|RegUnit|regfile~35_combout  & (\process|datapath|RegUnit|regfile[10][10]~q  & ((\process|controller|controller|RF_W_addr[3]~18_combout ))))

	.dataa(\process|datapath|RegUnit|regfile~35_combout ),
	.datab(\process|datapath|RegUnit|regfile[10][10]~q ),
	.datac(\process|datapath|RegUnit|regfile[14][10]~q ),
	.datad(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~36_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~36 .lut_mask = 16'hE4AA;
defparam \process|datapath|RegUnit|regfile~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N18
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~39 (
// Equation(s):
// \process|datapath|RegUnit|regfile~39_combout  = (\process|controller|controller|RF_W_addr[0]~16_combout  & (((\process|controller|controller|RF_W_addr[1]~17_combout )))) # (!\process|controller|controller|RF_W_addr[0]~16_combout  & 
// ((\process|controller|controller|RF_W_addr[1]~17_combout  & ((\process|datapath|RegUnit|regfile~36_combout ))) # (!\process|controller|controller|RF_W_addr[1]~17_combout  & (\process|datapath|RegUnit|regfile~38_combout ))))

	.dataa(\process|datapath|RegUnit|regfile~38_combout ),
	.datab(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.datac(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datad(\process|datapath|RegUnit|regfile~36_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~39_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~39 .lut_mask = 16'hF2C2;
defparam \process|datapath|RegUnit|regfile~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N6
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~33 (
// Equation(s):
// \process|datapath|RegUnit|regfile~33_combout  = (\process|controller|controller|RF_W_addr[3]~18_combout  & (((\process|controller|controller|RF_W_addr[2]~19_combout ) # (\process|datapath|RegUnit|regfile[9][10]~q )))) # 
// (!\process|controller|controller|RF_W_addr[3]~18_combout  & (\process|datapath|RegUnit|regfile[1][10]~q  & (!\process|controller|controller|RF_W_addr[2]~19_combout )))

	.dataa(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.datab(\process|datapath|RegUnit|regfile[1][10]~q ),
	.datac(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.datad(\process|datapath|RegUnit|regfile[9][10]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~33_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~33 .lut_mask = 16'hAEA4;
defparam \process|datapath|RegUnit|regfile~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N22
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~34 (
// Equation(s):
// \process|datapath|RegUnit|regfile~34_combout  = (\process|controller|controller|RF_W_addr[2]~19_combout  & ((\process|datapath|RegUnit|regfile~33_combout  & (\process|datapath|RegUnit|regfile[13][10]~q )) # (!\process|datapath|RegUnit|regfile~33_combout  
// & ((\process|datapath|RegUnit|regfile[5][10]~q ))))) # (!\process|controller|controller|RF_W_addr[2]~19_combout  & (((\process|datapath|RegUnit|regfile~33_combout ))))

	.dataa(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.datab(\process|datapath|RegUnit|regfile[13][10]~q ),
	.datac(\process|datapath|RegUnit|regfile[5][10]~q ),
	.datad(\process|datapath|RegUnit|regfile~33_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~34_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~34 .lut_mask = 16'hDDA0;
defparam \process|datapath|RegUnit|regfile~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N10
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~40 (
// Equation(s):
// \process|datapath|RegUnit|regfile~40_combout  = (\process|controller|controller|RF_W_addr[3]~18_combout  & ((\process|datapath|RegUnit|regfile[11][10]~q ) # ((\process|controller|controller|RF_W_addr[2]~19_combout )))) # 
// (!\process|controller|controller|RF_W_addr[3]~18_combout  & (((\process|datapath|RegUnit|regfile[3][10]~q  & !\process|controller|controller|RF_W_addr[2]~19_combout ))))

	.dataa(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.datab(\process|datapath|RegUnit|regfile[11][10]~q ),
	.datac(\process|datapath|RegUnit|regfile[3][10]~q ),
	.datad(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~40_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~40 .lut_mask = 16'hAAD8;
defparam \process|datapath|RegUnit|regfile~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N12
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~41 (
// Equation(s):
// \process|datapath|RegUnit|regfile~41_combout  = (\process|datapath|RegUnit|regfile~40_combout  & ((\process|datapath|RegUnit|regfile[15][10]~q ) # ((!\process|controller|controller|RF_W_addr[2]~19_combout )))) # 
// (!\process|datapath|RegUnit|regfile~40_combout  & (((\process|datapath|RegUnit|regfile[7][10]~q  & \process|controller|controller|RF_W_addr[2]~19_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[15][10]~q ),
	.datab(\process|datapath|RegUnit|regfile~40_combout ),
	.datac(\process|datapath|RegUnit|regfile[7][10]~q ),
	.datad(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~41_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~41 .lut_mask = 16'hB8CC;
defparam \process|datapath|RegUnit|regfile~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N12
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~42 (
// Equation(s):
// \process|datapath|RegUnit|regfile~42_combout  = (\process|controller|controller|RF_W_addr[0]~16_combout  & ((\process|datapath|RegUnit|regfile~39_combout  & ((\process|datapath|RegUnit|regfile~41_combout ))) # 
// (!\process|datapath|RegUnit|regfile~39_combout  & (\process|datapath|RegUnit|regfile~34_combout )))) # (!\process|controller|controller|RF_W_addr[0]~16_combout  & (\process|datapath|RegUnit|regfile~39_combout ))

	.dataa(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.datab(\process|datapath|RegUnit|regfile~39_combout ),
	.datac(\process|datapath|RegUnit|regfile~34_combout ),
	.datad(\process|datapath|RegUnit|regfile~41_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~42_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~42 .lut_mask = 16'hEC64;
defparam \process|datapath|RegUnit|regfile~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N30
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~43 (
// Equation(s):
// \process|datapath|RegUnit|regfile~43_combout  = (\process|datapath|RegUnit|regfile~32_combout ) # ((\process|datapath|RegUnit|regfile~42_combout  & !\process|controller|controller|WideOr10~combout ))

	.dataa(\process|datapath|RegUnit|regfile~32_combout ),
	.datab(\process|datapath|RegUnit|regfile~42_combout ),
	.datac(\process|controller|controller|WideOr10~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~43_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~43 .lut_mask = 16'hAEAE;
defparam \process|datapath|RegUnit|regfile~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y38_N9
dffeas \process|datapath|RegUnit|regfile[8][10] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[8][10] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[8][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N4
cycloneive_lcell_comb \process|datapath|RegUnit|Mux5~4 (
// Equation(s):
// \process|datapath|RegUnit|Mux5~4_combout  = (\process|controller|controller|RF_Ra_addr[2]~3_combout  & ((\process|controller|controller|RF_Ra_addr[3]~2_combout ) # ((\process|datapath|RegUnit|regfile[4][10]~q )))) # 
// (!\process|controller|controller|RF_Ra_addr[2]~3_combout  & (!\process|controller|controller|RF_Ra_addr[3]~2_combout  & (\process|datapath|RegUnit|regfile[0][10]~q )))

	.dataa(\process|controller|controller|RF_Ra_addr[2]~3_combout ),
	.datab(\process|controller|controller|RF_Ra_addr[3]~2_combout ),
	.datac(\process|datapath|RegUnit|regfile[0][10]~q ),
	.datad(\process|datapath|RegUnit|regfile[4][10]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux5~4 .lut_mask = 16'hBA98;
defparam \process|datapath|RegUnit|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N28
cycloneive_lcell_comb \process|datapath|RegUnit|Mux5~5 (
// Equation(s):
// \process|datapath|RegUnit|Mux5~5_combout  = (\process|controller|controller|RF_Ra_addr[3]~2_combout  & ((\process|datapath|RegUnit|Mux5~4_combout  & ((\process|datapath|RegUnit|regfile[12][10]~q ))) # (!\process|datapath|RegUnit|Mux5~4_combout  & 
// (\process|datapath|RegUnit|regfile[8][10]~q )))) # (!\process|controller|controller|RF_Ra_addr[3]~2_combout  & (((\process|datapath|RegUnit|Mux5~4_combout ))))

	.dataa(\process|controller|controller|RF_Ra_addr[3]~2_combout ),
	.datab(\process|datapath|RegUnit|regfile[8][10]~q ),
	.datac(\process|datapath|RegUnit|regfile[12][10]~q ),
	.datad(\process|datapath|RegUnit|Mux5~4_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux5~5 .lut_mask = 16'hF588;
defparam \process|datapath|RegUnit|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N26
cycloneive_lcell_comb \process|datapath|RegUnit|Mux5~2 (
// Equation(s):
// \process|datapath|RegUnit|Mux5~2_combout  = (\process|controller|controller|RF_Ra_addr[2]~3_combout  & (((\process|controller|controller|RF_Ra_addr[3]~2_combout ) # (\process|datapath|RegUnit|regfile[6][10]~q )))) # 
// (!\process|controller|controller|RF_Ra_addr[2]~3_combout  & (\process|datapath|RegUnit|regfile[2][10]~q  & (!\process|controller|controller|RF_Ra_addr[3]~2_combout )))

	.dataa(\process|datapath|RegUnit|regfile[2][10]~q ),
	.datab(\process|controller|controller|RF_Ra_addr[2]~3_combout ),
	.datac(\process|controller|controller|RF_Ra_addr[3]~2_combout ),
	.datad(\process|datapath|RegUnit|regfile[6][10]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux5~2 .lut_mask = 16'hCEC2;
defparam \process|datapath|RegUnit|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N4
cycloneive_lcell_comb \process|datapath|RegUnit|Mux5~3 (
// Equation(s):
// \process|datapath|RegUnit|Mux5~3_combout  = (\process|datapath|RegUnit|Mux5~2_combout  & ((\process|datapath|RegUnit|regfile[14][10]~q ) # ((!\process|controller|controller|RF_Ra_addr[3]~2_combout )))) # (!\process|datapath|RegUnit|Mux5~2_combout  & 
// (((\process|controller|controller|RF_Ra_addr[3]~2_combout  & \process|datapath|RegUnit|regfile[10][10]~q ))))

	.dataa(\process|datapath|RegUnit|Mux5~2_combout ),
	.datab(\process|datapath|RegUnit|regfile[14][10]~q ),
	.datac(\process|controller|controller|RF_Ra_addr[3]~2_combout ),
	.datad(\process|datapath|RegUnit|regfile[10][10]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux5~3 .lut_mask = 16'hDA8A;
defparam \process|datapath|RegUnit|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N20
cycloneive_lcell_comb \process|datapath|RegUnit|Mux5~6 (
// Equation(s):
// \process|datapath|RegUnit|Mux5~6_combout  = (\process|controller|controller|RF_Ra_addr[0]~1_combout  & (((\process|controller|controller|RF_Ra_addr[1]~0_combout )))) # (!\process|controller|controller|RF_Ra_addr[0]~1_combout  & 
// ((\process|controller|controller|RF_Ra_addr[1]~0_combout  & ((\process|datapath|RegUnit|Mux5~3_combout ))) # (!\process|controller|controller|RF_Ra_addr[1]~0_combout  & (\process|datapath|RegUnit|Mux5~5_combout ))))

	.dataa(\process|controller|controller|RF_Ra_addr[0]~1_combout ),
	.datab(\process|datapath|RegUnit|Mux5~5_combout ),
	.datac(\process|controller|controller|RF_Ra_addr[1]~0_combout ),
	.datad(\process|datapath|RegUnit|Mux5~3_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux5~6 .lut_mask = 16'hF4A4;
defparam \process|datapath|RegUnit|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N8
cycloneive_lcell_comb \process|datapath|RegUnit|Mux5~7 (
// Equation(s):
// \process|datapath|RegUnit|Mux5~7_combout  = (\process|controller|controller|RF_Ra_addr[3]~2_combout  & ((\process|controller|controller|RF_Ra_addr[2]~3_combout ) # ((\process|datapath|RegUnit|regfile[11][10]~q )))) # 
// (!\process|controller|controller|RF_Ra_addr[3]~2_combout  & (!\process|controller|controller|RF_Ra_addr[2]~3_combout  & ((\process|datapath|RegUnit|regfile[3][10]~q ))))

	.dataa(\process|controller|controller|RF_Ra_addr[3]~2_combout ),
	.datab(\process|controller|controller|RF_Ra_addr[2]~3_combout ),
	.datac(\process|datapath|RegUnit|regfile[11][10]~q ),
	.datad(\process|datapath|RegUnit|regfile[3][10]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux5~7 .lut_mask = 16'hB9A8;
defparam \process|datapath|RegUnit|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N14
cycloneive_lcell_comb \process|datapath|RegUnit|Mux5~8 (
// Equation(s):
// \process|datapath|RegUnit|Mux5~8_combout  = (\process|controller|controller|RF_Ra_addr[2]~3_combout  & ((\process|datapath|RegUnit|Mux5~7_combout  & ((\process|datapath|RegUnit|regfile[15][10]~q ))) # (!\process|datapath|RegUnit|Mux5~7_combout  & 
// (\process|datapath|RegUnit|regfile[7][10]~q )))) # (!\process|controller|controller|RF_Ra_addr[2]~3_combout  & (((\process|datapath|RegUnit|Mux5~7_combout ))))

	.dataa(\process|controller|controller|RF_Ra_addr[2]~3_combout ),
	.datab(\process|datapath|RegUnit|regfile[7][10]~q ),
	.datac(\process|datapath|RegUnit|regfile[15][10]~q ),
	.datad(\process|datapath|RegUnit|Mux5~7_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux5~8 .lut_mask = 16'hF588;
defparam \process|datapath|RegUnit|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N24
cycloneive_lcell_comb \process|datapath|RegUnit|Mux5~0 (
// Equation(s):
// \process|datapath|RegUnit|Mux5~0_combout  = (\process|controller|controller|RF_Ra_addr[3]~2_combout  & (((\process|controller|controller|RF_Ra_addr[2]~3_combout ) # (\process|datapath|RegUnit|regfile[9][10]~q )))) # 
// (!\process|controller|controller|RF_Ra_addr[3]~2_combout  & (\process|datapath|RegUnit|regfile[1][10]~q  & (!\process|controller|controller|RF_Ra_addr[2]~3_combout )))

	.dataa(\process|datapath|RegUnit|regfile[1][10]~q ),
	.datab(\process|controller|controller|RF_Ra_addr[3]~2_combout ),
	.datac(\process|controller|controller|RF_Ra_addr[2]~3_combout ),
	.datad(\process|datapath|RegUnit|regfile[9][10]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux5~0 .lut_mask = 16'hCEC2;
defparam \process|datapath|RegUnit|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N18
cycloneive_lcell_comb \process|datapath|RegUnit|Mux5~1 (
// Equation(s):
// \process|datapath|RegUnit|Mux5~1_combout  = (\process|controller|controller|RF_Ra_addr[2]~3_combout  & ((\process|datapath|RegUnit|Mux5~0_combout  & (\process|datapath|RegUnit|regfile[13][10]~q )) # (!\process|datapath|RegUnit|Mux5~0_combout  & 
// ((\process|datapath|RegUnit|regfile[5][10]~q ))))) # (!\process|controller|controller|RF_Ra_addr[2]~3_combout  & (\process|datapath|RegUnit|Mux5~0_combout ))

	.dataa(\process|controller|controller|RF_Ra_addr[2]~3_combout ),
	.datab(\process|datapath|RegUnit|Mux5~0_combout ),
	.datac(\process|datapath|RegUnit|regfile[13][10]~q ),
	.datad(\process|datapath|RegUnit|regfile[5][10]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux5~1 .lut_mask = 16'hE6C4;
defparam \process|datapath|RegUnit|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N0
cycloneive_lcell_comb \process|datapath|RegUnit|Mux5~9 (
// Equation(s):
// \process|datapath|RegUnit|Mux5~9_combout  = (\process|controller|controller|RF_Ra_addr[0]~1_combout  & ((\process|datapath|RegUnit|Mux5~6_combout  & (\process|datapath|RegUnit|Mux5~8_combout )) # (!\process|datapath|RegUnit|Mux5~6_combout  & 
// ((\process|datapath|RegUnit|Mux5~1_combout ))))) # (!\process|controller|controller|RF_Ra_addr[0]~1_combout  & (\process|datapath|RegUnit|Mux5~6_combout ))

	.dataa(\process|controller|controller|RF_Ra_addr[0]~1_combout ),
	.datab(\process|datapath|RegUnit|Mux5~6_combout ),
	.datac(\process|datapath|RegUnit|Mux5~8_combout ),
	.datad(\process|datapath|RegUnit|Mux5~1_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux5~9 .lut_mask = 16'hE6C4;
defparam \process|datapath|RegUnit|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N18
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~44 (
// Equation(s):
// \process|datapath|RegUnit|regfile~44_combout  = (\process|controller|controller|WideOr10~combout  & ((\process|controller|controller|WideOr0~0_combout  & (\process|datapath|ALUunit|Add0~65_combout )) # (!\process|controller|controller|WideOr0~0_combout  & 
// ((\process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_a [9])))))

	.dataa(\process|datapath|ALUunit|Add0~65_combout ),
	.datab(\process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.datac(\process|controller|controller|WideOr0~0_combout ),
	.datad(\process|controller|controller|WideOr10~combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~44_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~44 .lut_mask = 16'hAC00;
defparam \process|datapath|RegUnit|regfile~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N24
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~55 (
// Equation(s):
// \process|datapath|RegUnit|regfile~55_combout  = (\process|datapath|RegUnit|regfile~44_combout ) # ((!\process|controller|controller|WideOr10~combout  & \process|datapath|RegUnit|regfile~54_combout ))

	.dataa(gnd),
	.datab(\process|controller|controller|WideOr10~combout ),
	.datac(\process|datapath|RegUnit|regfile~54_combout ),
	.datad(\process|datapath|RegUnit|regfile~44_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~55_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~55 .lut_mask = 16'hFF30;
defparam \process|datapath|RegUnit|regfile~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y36_N7
dffeas \process|datapath|RegUnit|regfile[5][9] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[5][9] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[5][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N10
cycloneive_lcell_comb \process|datapath|RegUnit|Mux6~0 (
// Equation(s):
// \process|datapath|RegUnit|Mux6~0_combout  = (\process|controller|controller|RF_Ra_addr[0]~1_combout  & ((\process|datapath|RegUnit|regfile[5][9]~q ) # ((\process|controller|controller|RF_Ra_addr[1]~0_combout )))) # 
// (!\process|controller|controller|RF_Ra_addr[0]~1_combout  & (((!\process|controller|controller|RF_Ra_addr[1]~0_combout  & \process|datapath|RegUnit|regfile[4][9]~q ))))

	.dataa(\process|controller|controller|RF_Ra_addr[0]~1_combout ),
	.datab(\process|datapath|RegUnit|regfile[5][9]~q ),
	.datac(\process|controller|controller|RF_Ra_addr[1]~0_combout ),
	.datad(\process|datapath|RegUnit|regfile[4][9]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux6~0 .lut_mask = 16'hADA8;
defparam \process|datapath|RegUnit|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N14
cycloneive_lcell_comb \process|datapath|RegUnit|Mux6~1 (
// Equation(s):
// \process|datapath|RegUnit|Mux6~1_combout  = (\process|datapath|RegUnit|Mux6~0_combout  & ((\process|datapath|RegUnit|regfile[7][9]~q ) # ((!\process|controller|controller|RF_Ra_addr[1]~0_combout )))) # (!\process|datapath|RegUnit|Mux6~0_combout  & 
// (((\process|controller|controller|RF_Ra_addr[1]~0_combout  & \process|datapath|RegUnit|regfile[6][9]~q ))))

	.dataa(\process|datapath|RegUnit|Mux6~0_combout ),
	.datab(\process|datapath|RegUnit|regfile[7][9]~q ),
	.datac(\process|controller|controller|RF_Ra_addr[1]~0_combout ),
	.datad(\process|datapath|RegUnit|regfile[6][9]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux6~1 .lut_mask = 16'hDA8A;
defparam \process|datapath|RegUnit|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N26
cycloneive_lcell_comb \process|datapath|RegUnit|Mux6~7 (
// Equation(s):
// \process|datapath|RegUnit|Mux6~7_combout  = (\process|controller|controller|RF_Ra_addr[1]~0_combout  & (((\process|controller|controller|RF_Ra_addr[0]~1_combout )))) # (!\process|controller|controller|RF_Ra_addr[1]~0_combout  & 
// ((\process|controller|controller|RF_Ra_addr[0]~1_combout  & ((\process|datapath|RegUnit|regfile[13][9]~q ))) # (!\process|controller|controller|RF_Ra_addr[0]~1_combout  & (\process|datapath|RegUnit|regfile[12][9]~q ))))

	.dataa(\process|datapath|RegUnit|regfile[12][9]~q ),
	.datab(\process|datapath|RegUnit|regfile[13][9]~q ),
	.datac(\process|controller|controller|RF_Ra_addr[1]~0_combout ),
	.datad(\process|controller|controller|RF_Ra_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux6~7 .lut_mask = 16'hFC0A;
defparam \process|datapath|RegUnit|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N4
cycloneive_lcell_comb \process|datapath|RegUnit|Mux6~8 (
// Equation(s):
// \process|datapath|RegUnit|Mux6~8_combout  = (\process|datapath|RegUnit|Mux6~7_combout  & ((\process|datapath|RegUnit|regfile[15][9]~q ) # ((!\process|controller|controller|RF_Ra_addr[1]~0_combout )))) # (!\process|datapath|RegUnit|Mux6~7_combout  & 
// (((\process|controller|controller|RF_Ra_addr[1]~0_combout  & \process|datapath|RegUnit|regfile[14][9]~q ))))

	.dataa(\process|datapath|RegUnit|Mux6~7_combout ),
	.datab(\process|datapath|RegUnit|regfile[15][9]~q ),
	.datac(\process|controller|controller|RF_Ra_addr[1]~0_combout ),
	.datad(\process|datapath|RegUnit|regfile[14][9]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux6~8 .lut_mask = 16'hDA8A;
defparam \process|datapath|RegUnit|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y38_N8
cycloneive_lcell_comb \process|datapath|RegUnit|Mux6~2 (
// Equation(s):
// \process|datapath|RegUnit|Mux6~2_combout  = (\process|controller|controller|RF_Ra_addr[0]~1_combout  & (((\process|controller|controller|RF_Ra_addr[1]~0_combout )))) # (!\process|controller|controller|RF_Ra_addr[0]~1_combout  & 
// ((\process|controller|controller|RF_Ra_addr[1]~0_combout  & (\process|datapath|RegUnit|regfile[10][9]~q )) # (!\process|controller|controller|RF_Ra_addr[1]~0_combout  & ((\process|datapath|RegUnit|regfile[8][9]~q )))))

	.dataa(\process|controller|controller|RF_Ra_addr[0]~1_combout ),
	.datab(\process|datapath|RegUnit|regfile[10][9]~q ),
	.datac(\process|datapath|RegUnit|regfile[8][9]~q ),
	.datad(\process|controller|controller|RF_Ra_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux6~2 .lut_mask = 16'hEE50;
defparam \process|datapath|RegUnit|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N28
cycloneive_lcell_comb \process|datapath|RegUnit|Mux6~3 (
// Equation(s):
// \process|datapath|RegUnit|Mux6~3_combout  = (\process|datapath|RegUnit|Mux6~2_combout  & (((\process|datapath|RegUnit|regfile[11][9]~q ) # (!\process|controller|controller|RF_Ra_addr[0]~1_combout )))) # (!\process|datapath|RegUnit|Mux6~2_combout  & 
// (\process|datapath|RegUnit|regfile[9][9]~q  & ((\process|controller|controller|RF_Ra_addr[0]~1_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[9][9]~q ),
	.datab(\process|datapath|RegUnit|regfile[11][9]~q ),
	.datac(\process|datapath|RegUnit|Mux6~2_combout ),
	.datad(\process|controller|controller|RF_Ra_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux6~3 .lut_mask = 16'hCAF0;
defparam \process|datapath|RegUnit|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N10
cycloneive_lcell_comb \process|datapath|RegUnit|Mux6~4 (
// Equation(s):
// \process|datapath|RegUnit|Mux6~4_combout  = (\process|controller|controller|RF_Ra_addr[0]~1_combout  & (\process|controller|controller|RF_Ra_addr[1]~0_combout )) # (!\process|controller|controller|RF_Ra_addr[0]~1_combout  & 
// ((\process|controller|controller|RF_Ra_addr[1]~0_combout  & (\process|datapath|RegUnit|regfile[2][9]~q )) # (!\process|controller|controller|RF_Ra_addr[1]~0_combout  & ((\process|datapath|RegUnit|regfile[0][9]~q )))))

	.dataa(\process|controller|controller|RF_Ra_addr[0]~1_combout ),
	.datab(\process|controller|controller|RF_Ra_addr[1]~0_combout ),
	.datac(\process|datapath|RegUnit|regfile[2][9]~q ),
	.datad(\process|datapath|RegUnit|regfile[0][9]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux6~4 .lut_mask = 16'hD9C8;
defparam \process|datapath|RegUnit|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N2
cycloneive_lcell_comb \process|datapath|RegUnit|Mux6~5 (
// Equation(s):
// \process|datapath|RegUnit|Mux6~5_combout  = (\process|controller|controller|RF_Ra_addr[0]~1_combout  & ((\process|datapath|RegUnit|Mux6~4_combout  & ((\process|datapath|RegUnit|regfile[3][9]~q ))) # (!\process|datapath|RegUnit|Mux6~4_combout  & 
// (\process|datapath|RegUnit|regfile[1][9]~q )))) # (!\process|controller|controller|RF_Ra_addr[0]~1_combout  & (((\process|datapath|RegUnit|Mux6~4_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[1][9]~q ),
	.datab(\process|datapath|RegUnit|regfile[3][9]~q ),
	.datac(\process|controller|controller|RF_Ra_addr[0]~1_combout ),
	.datad(\process|datapath|RegUnit|Mux6~4_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux6~5 .lut_mask = 16'hCFA0;
defparam \process|datapath|RegUnit|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N24
cycloneive_lcell_comb \process|datapath|RegUnit|Mux6~6 (
// Equation(s):
// \process|datapath|RegUnit|Mux6~6_combout  = (\process|controller|controller|RF_Ra_addr[2]~3_combout  & (\process|controller|controller|RF_Ra_addr[3]~2_combout )) # (!\process|controller|controller|RF_Ra_addr[2]~3_combout  & 
// ((\process|controller|controller|RF_Ra_addr[3]~2_combout  & (\process|datapath|RegUnit|Mux6~3_combout )) # (!\process|controller|controller|RF_Ra_addr[3]~2_combout  & ((\process|datapath|RegUnit|Mux6~5_combout )))))

	.dataa(\process|controller|controller|RF_Ra_addr[2]~3_combout ),
	.datab(\process|controller|controller|RF_Ra_addr[3]~2_combout ),
	.datac(\process|datapath|RegUnit|Mux6~3_combout ),
	.datad(\process|datapath|RegUnit|Mux6~5_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux6~6 .lut_mask = 16'hD9C8;
defparam \process|datapath|RegUnit|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N22
cycloneive_lcell_comb \process|datapath|RegUnit|Mux6~9 (
// Equation(s):
// \process|datapath|RegUnit|Mux6~9_combout  = (\process|controller|controller|RF_Ra_addr[2]~3_combout  & ((\process|datapath|RegUnit|Mux6~6_combout  & ((\process|datapath|RegUnit|Mux6~8_combout ))) # (!\process|datapath|RegUnit|Mux6~6_combout  & 
// (\process|datapath|RegUnit|Mux6~1_combout )))) # (!\process|controller|controller|RF_Ra_addr[2]~3_combout  & (((\process|datapath|RegUnit|Mux6~6_combout ))))

	.dataa(\process|controller|controller|RF_Ra_addr[2]~3_combout ),
	.datab(\process|datapath|RegUnit|Mux6~1_combout ),
	.datac(\process|datapath|RegUnit|Mux6~8_combout ),
	.datad(\process|datapath|RegUnit|Mux6~6_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux6~9 .lut_mask = 16'hF588;
defparam \process|datapath|RegUnit|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N8
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~56 (
// Equation(s):
// \process|datapath|RegUnit|regfile~56_combout  = (\process|controller|controller|WideOr10~combout  & ((\process|controller|controller|WideOr0~0_combout  & (\process|datapath|ALUunit|Add0~64_combout )) # (!\process|controller|controller|WideOr0~0_combout  & 
// ((\process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_a [8])))))

	.dataa(\process|datapath|ALUunit|Add0~64_combout ),
	.datab(\process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.datac(\process|controller|controller|WideOr10~combout ),
	.datad(\process|controller|controller|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~56_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~56 .lut_mask = 16'hA0C0;
defparam \process|datapath|RegUnit|regfile~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N18
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~67 (
// Equation(s):
// \process|datapath|RegUnit|regfile~67_combout  = (\process|datapath|RegUnit|regfile~56_combout ) # ((\process|datapath|RegUnit|regfile~66_combout  & !\process|controller|controller|WideOr10~combout ))

	.dataa(\process|datapath|RegUnit|regfile~66_combout ),
	.datab(\process|datapath|RegUnit|regfile~56_combout ),
	.datac(\process|controller|controller|WideOr10~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~67_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~67 .lut_mask = 16'hCECE;
defparam \process|datapath|RegUnit|regfile~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y37_N3
dffeas \process|datapath|RegUnit|regfile[14][8] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[14][8] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[14][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y38_N18
cycloneive_lcell_comb \process|datapath|RegUnit|Mux7~0 (
// Equation(s):
// \process|datapath|RegUnit|Mux7~0_combout  = (\process|controller|controller|RF_Ra_addr[2]~3_combout  & (((\process|controller|controller|RF_Ra_addr[3]~2_combout )))) # (!\process|controller|controller|RF_Ra_addr[2]~3_combout  & 
// ((\process|controller|controller|RF_Ra_addr[3]~2_combout  & (\process|datapath|RegUnit|regfile[10][8]~q )) # (!\process|controller|controller|RF_Ra_addr[3]~2_combout  & ((\process|datapath|RegUnit|regfile[2][8]~q )))))

	.dataa(\process|controller|controller|RF_Ra_addr[2]~3_combout ),
	.datab(\process|datapath|RegUnit|regfile[10][8]~q ),
	.datac(\process|controller|controller|RF_Ra_addr[3]~2_combout ),
	.datad(\process|datapath|RegUnit|regfile[2][8]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux7~0 .lut_mask = 16'hE5E0;
defparam \process|datapath|RegUnit|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y38_N20
cycloneive_lcell_comb \process|datapath|RegUnit|Mux7~1 (
// Equation(s):
// \process|datapath|RegUnit|Mux7~1_combout  = (\process|datapath|RegUnit|Mux7~0_combout  & ((\process|datapath|RegUnit|regfile[14][8]~q ) # ((!\process|controller|controller|RF_Ra_addr[2]~3_combout )))) # (!\process|datapath|RegUnit|Mux7~0_combout  & 
// (((\process|datapath|RegUnit|regfile[6][8]~q  & \process|controller|controller|RF_Ra_addr[2]~3_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[14][8]~q ),
	.datab(\process|datapath|RegUnit|Mux7~0_combout ),
	.datac(\process|datapath|RegUnit|regfile[6][8]~q ),
	.datad(\process|controller|controller|RF_Ra_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux7~1 .lut_mask = 16'hB8CC;
defparam \process|datapath|RegUnit|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N2
cycloneive_lcell_comb \process|datapath|RegUnit|Mux7~7 (
// Equation(s):
// \process|datapath|RegUnit|Mux7~7_combout  = (\process|controller|controller|RF_Ra_addr[3]~2_combout  & (((\process|controller|controller|RF_Ra_addr[2]~3_combout )))) # (!\process|controller|controller|RF_Ra_addr[3]~2_combout  & 
// ((\process|controller|controller|RF_Ra_addr[2]~3_combout  & (\process|datapath|RegUnit|regfile[7][8]~q )) # (!\process|controller|controller|RF_Ra_addr[2]~3_combout  & ((\process|datapath|RegUnit|regfile[3][8]~q )))))

	.dataa(\process|datapath|RegUnit|regfile[7][8]~q ),
	.datab(\process|controller|controller|RF_Ra_addr[3]~2_combout ),
	.datac(\process|controller|controller|RF_Ra_addr[2]~3_combout ),
	.datad(\process|datapath|RegUnit|regfile[3][8]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux7~7 .lut_mask = 16'hE3E0;
defparam \process|datapath|RegUnit|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y38_N26
cycloneive_lcell_comb \process|datapath|RegUnit|Mux7~8 (
// Equation(s):
// \process|datapath|RegUnit|Mux7~8_combout  = (\process|datapath|RegUnit|Mux7~7_combout  & ((\process|datapath|RegUnit|regfile[15][8]~q ) # ((!\process|controller|controller|RF_Ra_addr[3]~2_combout )))) # (!\process|datapath|RegUnit|Mux7~7_combout  & 
// (((\process|controller|controller|RF_Ra_addr[3]~2_combout  & \process|datapath|RegUnit|regfile[11][8]~q ))))

	.dataa(\process|datapath|RegUnit|regfile[15][8]~q ),
	.datab(\process|datapath|RegUnit|Mux7~7_combout ),
	.datac(\process|controller|controller|RF_Ra_addr[3]~2_combout ),
	.datad(\process|datapath|RegUnit|regfile[11][8]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux7~8 .lut_mask = 16'hBC8C;
defparam \process|datapath|RegUnit|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y38_N6
cycloneive_lcell_comb \process|datapath|RegUnit|Mux7~4 (
// Equation(s):
// \process|datapath|RegUnit|Mux7~4_combout  = (\process|controller|controller|RF_Ra_addr[2]~3_combout  & (((\process|controller|controller|RF_Ra_addr[3]~2_combout )))) # (!\process|controller|controller|RF_Ra_addr[2]~3_combout  & 
// ((\process|controller|controller|RF_Ra_addr[3]~2_combout  & ((\process|datapath|RegUnit|regfile[8][8]~q ))) # (!\process|controller|controller|RF_Ra_addr[3]~2_combout  & (\process|datapath|RegUnit|regfile[0][8]~q ))))

	.dataa(\process|controller|controller|RF_Ra_addr[2]~3_combout ),
	.datab(\process|datapath|RegUnit|regfile[0][8]~q ),
	.datac(\process|controller|controller|RF_Ra_addr[3]~2_combout ),
	.datad(\process|datapath|RegUnit|regfile[8][8]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux7~4 .lut_mask = 16'hF4A4;
defparam \process|datapath|RegUnit|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N10
cycloneive_lcell_comb \process|datapath|RegUnit|Mux7~5 (
// Equation(s):
// \process|datapath|RegUnit|Mux7~5_combout  = (\process|controller|controller|RF_Ra_addr[2]~3_combout  & ((\process|datapath|RegUnit|Mux7~4_combout  & ((\process|datapath|RegUnit|regfile[12][8]~q ))) # (!\process|datapath|RegUnit|Mux7~4_combout  & 
// (\process|datapath|RegUnit|regfile[4][8]~q )))) # (!\process|controller|controller|RF_Ra_addr[2]~3_combout  & (((\process|datapath|RegUnit|Mux7~4_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[4][8]~q ),
	.datab(\process|controller|controller|RF_Ra_addr[2]~3_combout ),
	.datac(\process|datapath|RegUnit|Mux7~4_combout ),
	.datad(\process|datapath|RegUnit|regfile[12][8]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux7~5 .lut_mask = 16'hF838;
defparam \process|datapath|RegUnit|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y38_N30
cycloneive_lcell_comb \process|datapath|RegUnit|Mux7~2 (
// Equation(s):
// \process|datapath|RegUnit|Mux7~2_combout  = (\process|controller|controller|RF_Ra_addr[2]~3_combout  & (((\process|controller|controller|RF_Ra_addr[3]~2_combout ) # (\process|datapath|RegUnit|regfile[5][8]~q )))) # 
// (!\process|controller|controller|RF_Ra_addr[2]~3_combout  & (\process|datapath|RegUnit|regfile[1][8]~q  & (!\process|controller|controller|RF_Ra_addr[3]~2_combout )))

	.dataa(\process|controller|controller|RF_Ra_addr[2]~3_combout ),
	.datab(\process|datapath|RegUnit|regfile[1][8]~q ),
	.datac(\process|controller|controller|RF_Ra_addr[3]~2_combout ),
	.datad(\process|datapath|RegUnit|regfile[5][8]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux7~2 .lut_mask = 16'hAEA4;
defparam \process|datapath|RegUnit|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y38_N0
cycloneive_lcell_comb \process|datapath|RegUnit|Mux7~3 (
// Equation(s):
// \process|datapath|RegUnit|Mux7~3_combout  = (\process|controller|controller|RF_Ra_addr[3]~2_combout  & ((\process|datapath|RegUnit|Mux7~2_combout  & (\process|datapath|RegUnit|regfile[13][8]~q )) # (!\process|datapath|RegUnit|Mux7~2_combout  & 
// ((\process|datapath|RegUnit|regfile[9][8]~q ))))) # (!\process|controller|controller|RF_Ra_addr[3]~2_combout  & (((\process|datapath|RegUnit|Mux7~2_combout ))))

	.dataa(\process|controller|controller|RF_Ra_addr[3]~2_combout ),
	.datab(\process|datapath|RegUnit|regfile[13][8]~q ),
	.datac(\process|datapath|RegUnit|Mux7~2_combout ),
	.datad(\process|datapath|RegUnit|regfile[9][8]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux7~3 .lut_mask = 16'hDAD0;
defparam \process|datapath|RegUnit|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y38_N16
cycloneive_lcell_comb \process|datapath|RegUnit|Mux7~6 (
// Equation(s):
// \process|datapath|RegUnit|Mux7~6_combout  = (\process|controller|controller|RF_Ra_addr[1]~0_combout  & (((\process|controller|controller|RF_Ra_addr[0]~1_combout )))) # (!\process|controller|controller|RF_Ra_addr[1]~0_combout  & 
// ((\process|controller|controller|RF_Ra_addr[0]~1_combout  & ((\process|datapath|RegUnit|Mux7~3_combout ))) # (!\process|controller|controller|RF_Ra_addr[0]~1_combout  & (\process|datapath|RegUnit|Mux7~5_combout ))))

	.dataa(\process|controller|controller|RF_Ra_addr[1]~0_combout ),
	.datab(\process|datapath|RegUnit|Mux7~5_combout ),
	.datac(\process|controller|controller|RF_Ra_addr[0]~1_combout ),
	.datad(\process|datapath|RegUnit|Mux7~3_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux7~6 .lut_mask = 16'hF4A4;
defparam \process|datapath|RegUnit|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y38_N28
cycloneive_lcell_comb \process|datapath|RegUnit|Mux7~9 (
// Equation(s):
// \process|datapath|RegUnit|Mux7~9_combout  = (\process|controller|controller|RF_Ra_addr[1]~0_combout  & ((\process|datapath|RegUnit|Mux7~6_combout  & ((\process|datapath|RegUnit|Mux7~8_combout ))) # (!\process|datapath|RegUnit|Mux7~6_combout  & 
// (\process|datapath|RegUnit|Mux7~1_combout )))) # (!\process|controller|controller|RF_Ra_addr[1]~0_combout  & (((\process|datapath|RegUnit|Mux7~6_combout ))))

	.dataa(\process|controller|controller|RF_Ra_addr[1]~0_combout ),
	.datab(\process|datapath|RegUnit|Mux7~1_combout ),
	.datac(\process|datapath|RegUnit|Mux7~8_combout ),
	.datad(\process|datapath|RegUnit|Mux7~6_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux7~9 .lut_mask = 16'hF588;
defparam \process|datapath|RegUnit|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N2
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~68 (
// Equation(s):
// \process|datapath|RegUnit|regfile~68_combout  = (\process|controller|controller|WideOr0~0_combout  & (((!\process|controller|controller|WideOr9~0_combout  & \process|datapath|ALUunit|Add0~43_combout )))) # 
// (!\process|controller|controller|WideOr0~0_combout  & (\process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_a [7]))

	.dataa(\process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datab(\process|controller|controller|WideOr0~0_combout ),
	.datac(\process|controller|controller|WideOr9~0_combout ),
	.datad(\process|datapath|ALUunit|Add0~43_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~68_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~68 .lut_mask = 16'h2E22;
defparam \process|datapath|RegUnit|regfile~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y37_N16
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~76 (
// Equation(s):
// \process|datapath|RegUnit|regfile~76_combout  = (\process|controller|controller|RF_W_addr[0]~16_combout  & (((\process|controller|controller|RF_W_addr[1]~17_combout )))) # (!\process|controller|controller|RF_W_addr[0]~16_combout  & 
// ((\process|controller|controller|RF_W_addr[1]~17_combout  & ((\process|datapath|RegUnit|regfile[14][7]~q ))) # (!\process|controller|controller|RF_W_addr[1]~17_combout  & (\process|datapath|RegUnit|regfile[12][7]~q ))))

	.dataa(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.datab(\process|datapath|RegUnit|regfile[12][7]~q ),
	.datac(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datad(\process|datapath|RegUnit|regfile[14][7]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~76_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~76 .lut_mask = 16'hF4A4;
defparam \process|datapath|RegUnit|regfile~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N20
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~77 (
// Equation(s):
// \process|datapath|RegUnit|regfile~77_combout  = (\process|controller|controller|RF_W_addr[0]~16_combout  & ((\process|datapath|RegUnit|regfile~76_combout  & (\process|datapath|RegUnit|regfile[15][7]~q )) # (!\process|datapath|RegUnit|regfile~76_combout  & 
// ((\process|datapath|RegUnit|regfile[13][7]~q ))))) # (!\process|controller|controller|RF_W_addr[0]~16_combout  & (((\process|datapath|RegUnit|regfile~76_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[15][7]~q ),
	.datab(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.datac(\process|datapath|RegUnit|regfile~76_combout ),
	.datad(\process|datapath|RegUnit|regfile[13][7]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~77_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~77 .lut_mask = 16'hBCB0;
defparam \process|datapath|RegUnit|regfile~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y38_N12
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~69 (
// Equation(s):
// \process|datapath|RegUnit|regfile~69_combout  = (\process|controller|controller|RF_W_addr[1]~17_combout  & (((\process|controller|controller|RF_W_addr[0]~16_combout )))) # (!\process|controller|controller|RF_W_addr[1]~17_combout  & 
// ((\process|controller|controller|RF_W_addr[0]~16_combout  & (\process|datapath|RegUnit|regfile[9][7]~q )) # (!\process|controller|controller|RF_W_addr[0]~16_combout  & ((\process|datapath|RegUnit|regfile[8][7]~q )))))

	.dataa(\process|datapath|RegUnit|regfile[9][7]~q ),
	.datab(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datac(\process|datapath|RegUnit|regfile[8][7]~q ),
	.datad(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~69_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~69 .lut_mask = 16'hEE30;
defparam \process|datapath|RegUnit|regfile~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N6
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~70 (
// Equation(s):
// \process|datapath|RegUnit|regfile~70_combout  = (\process|controller|controller|RF_W_addr[1]~17_combout  & ((\process|datapath|RegUnit|regfile~69_combout  & (\process|datapath|RegUnit|regfile[11][7]~q )) # (!\process|datapath|RegUnit|regfile~69_combout  & 
// ((\process|datapath|RegUnit|regfile[10][7]~q ))))) # (!\process|controller|controller|RF_W_addr[1]~17_combout  & (((\process|datapath|RegUnit|regfile~69_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[11][7]~q ),
	.datab(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datac(\process|datapath|RegUnit|regfile~69_combout ),
	.datad(\process|datapath|RegUnit|regfile[10][7]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~70_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~70 .lut_mask = 16'hBCB0;
defparam \process|datapath|RegUnit|regfile~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N4
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~71 (
// Equation(s):
// \process|datapath|RegUnit|regfile~71_combout  = (\process|controller|controller|RF_W_addr[1]~17_combout  & ((\process|datapath|RegUnit|regfile[6][7]~q ) # ((\process|controller|controller|RF_W_addr[0]~16_combout )))) # 
// (!\process|controller|controller|RF_W_addr[1]~17_combout  & (((\process|datapath|RegUnit|regfile[4][7]~q  & !\process|controller|controller|RF_W_addr[0]~16_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[6][7]~q ),
	.datab(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datac(\process|datapath|RegUnit|regfile[4][7]~q ),
	.datad(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~71_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~71 .lut_mask = 16'hCCB8;
defparam \process|datapath|RegUnit|regfile~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N22
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~72 (
// Equation(s):
// \process|datapath|RegUnit|regfile~72_combout  = (\process|datapath|RegUnit|regfile~71_combout  & (((\process|datapath|RegUnit|regfile[7][7]~q ) # (!\process|controller|controller|RF_W_addr[0]~16_combout )))) # 
// (!\process|datapath|RegUnit|regfile~71_combout  & (\process|datapath|RegUnit|regfile[5][7]~q  & ((\process|controller|controller|RF_W_addr[0]~16_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[5][7]~q ),
	.datab(\process|datapath|RegUnit|regfile~71_combout ),
	.datac(\process|datapath|RegUnit|regfile[7][7]~q ),
	.datad(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~72_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~72 .lut_mask = 16'hE2CC;
defparam \process|datapath|RegUnit|regfile~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N6
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~73 (
// Equation(s):
// \process|datapath|RegUnit|regfile~73_combout  = (\process|controller|controller|RF_W_addr[1]~17_combout  & (\process|controller|controller|RF_W_addr[0]~16_combout )) # (!\process|controller|controller|RF_W_addr[1]~17_combout  & 
// ((\process|controller|controller|RF_W_addr[0]~16_combout  & ((\process|datapath|RegUnit|regfile[1][7]~q ))) # (!\process|controller|controller|RF_W_addr[0]~16_combout  & (\process|datapath|RegUnit|regfile[0][7]~q ))))

	.dataa(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datab(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.datac(\process|datapath|RegUnit|regfile[0][7]~q ),
	.datad(\process|datapath|RegUnit|regfile[1][7]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~73_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~73 .lut_mask = 16'hDC98;
defparam \process|datapath|RegUnit|regfile~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N12
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~74 (
// Equation(s):
// \process|datapath|RegUnit|regfile~74_combout  = (\process|datapath|RegUnit|regfile~73_combout  & (((\process|datapath|RegUnit|regfile[3][7]~q ) # (!\process|controller|controller|RF_W_addr[1]~17_combout )))) # 
// (!\process|datapath|RegUnit|regfile~73_combout  & (\process|datapath|RegUnit|regfile[2][7]~q  & ((\process|controller|controller|RF_W_addr[1]~17_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[2][7]~q ),
	.datab(\process|datapath|RegUnit|regfile~73_combout ),
	.datac(\process|datapath|RegUnit|regfile[3][7]~q ),
	.datad(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~74_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~74 .lut_mask = 16'hE2CC;
defparam \process|datapath|RegUnit|regfile~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N6
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~75 (
// Equation(s):
// \process|datapath|RegUnit|regfile~75_combout  = (\process|controller|controller|RF_W_addr[2]~19_combout  & ((\process|datapath|RegUnit|regfile~72_combout ) # ((\process|controller|controller|RF_W_addr[3]~18_combout )))) # 
// (!\process|controller|controller|RF_W_addr[2]~19_combout  & (((!\process|controller|controller|RF_W_addr[3]~18_combout  & \process|datapath|RegUnit|regfile~74_combout ))))

	.dataa(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.datab(\process|datapath|RegUnit|regfile~72_combout ),
	.datac(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.datad(\process|datapath|RegUnit|regfile~74_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~75_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~75 .lut_mask = 16'hADA8;
defparam \process|datapath|RegUnit|regfile~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N30
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~78 (
// Equation(s):
// \process|datapath|RegUnit|regfile~78_combout  = (\process|controller|controller|RF_W_addr[3]~18_combout  & ((\process|datapath|RegUnit|regfile~75_combout  & (\process|datapath|RegUnit|regfile~77_combout )) # (!\process|datapath|RegUnit|regfile~75_combout  
// & ((\process|datapath|RegUnit|regfile~70_combout ))))) # (!\process|controller|controller|RF_W_addr[3]~18_combout  & (((\process|datapath|RegUnit|regfile~75_combout ))))

	.dataa(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.datab(\process|datapath|RegUnit|regfile~77_combout ),
	.datac(\process|datapath|RegUnit|regfile~70_combout ),
	.datad(\process|datapath|RegUnit|regfile~75_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~78_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~78 .lut_mask = 16'hDDA0;
defparam \process|datapath|RegUnit|regfile~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N16
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~79 (
// Equation(s):
// \process|datapath|RegUnit|regfile~79_combout  = (\process|controller|controller|WideOr10~combout  & (\process|datapath|RegUnit|regfile~68_combout )) # (!\process|controller|controller|WideOr10~combout  & ((\process|datapath|RegUnit|regfile~78_combout )))

	.dataa(gnd),
	.datab(\process|datapath|RegUnit|regfile~68_combout ),
	.datac(\process|datapath|RegUnit|regfile~78_combout ),
	.datad(\process|controller|controller|WideOr10~combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~79_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~79 .lut_mask = 16'hCCF0;
defparam \process|datapath|RegUnit|regfile~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y36_N27
dffeas \process|datapath|RegUnit|regfile[5][7] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[5][7] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[5][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N20
cycloneive_lcell_comb \process|datapath|RegUnit|Mux8~2 (
// Equation(s):
// \process|datapath|RegUnit|Mux8~2_combout  = (\process|controller|controller|RF_Ra_addr[0]~1_combout  & (((\process|controller|controller|RF_Ra_addr[1]~0_combout )))) # (!\process|controller|controller|RF_Ra_addr[0]~1_combout  & 
// ((\process|controller|controller|RF_Ra_addr[1]~0_combout  & ((\process|datapath|RegUnit|regfile[6][7]~q ))) # (!\process|controller|controller|RF_Ra_addr[1]~0_combout  & (\process|datapath|RegUnit|regfile[4][7]~q ))))

	.dataa(\process|controller|controller|RF_Ra_addr[0]~1_combout ),
	.datab(\process|datapath|RegUnit|regfile[4][7]~q ),
	.datac(\process|controller|controller|RF_Ra_addr[1]~0_combout ),
	.datad(\process|datapath|RegUnit|regfile[6][7]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux8~2 .lut_mask = 16'hF4A4;
defparam \process|datapath|RegUnit|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N22
cycloneive_lcell_comb \process|datapath|RegUnit|Mux8~3 (
// Equation(s):
// \process|datapath|RegUnit|Mux8~3_combout  = (\process|datapath|RegUnit|Mux8~2_combout  & (((\process|datapath|RegUnit|regfile[7][7]~q ) # (!\process|controller|controller|RF_Ra_addr[0]~1_combout )))) # (!\process|datapath|RegUnit|Mux8~2_combout  & 
// (\process|datapath|RegUnit|regfile[5][7]~q  & (\process|controller|controller|RF_Ra_addr[0]~1_combout )))

	.dataa(\process|datapath|RegUnit|regfile[5][7]~q ),
	.datab(\process|datapath|RegUnit|Mux8~2_combout ),
	.datac(\process|controller|controller|RF_Ra_addr[0]~1_combout ),
	.datad(\process|datapath|RegUnit|regfile[7][7]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux8~3 .lut_mask = 16'hEC2C;
defparam \process|datapath|RegUnit|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N26
cycloneive_lcell_comb \process|datapath|RegUnit|Mux8~4 (
// Equation(s):
// \process|datapath|RegUnit|Mux8~4_combout  = (\process|controller|controller|RF_Ra_addr[0]~1_combout  & ((\process|datapath|RegUnit|regfile[1][7]~q ) # ((\process|controller|controller|RF_Ra_addr[1]~0_combout )))) # 
// (!\process|controller|controller|RF_Ra_addr[0]~1_combout  & (((\process|datapath|RegUnit|regfile[0][7]~q  & !\process|controller|controller|RF_Ra_addr[1]~0_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[1][7]~q ),
	.datab(\process|datapath|RegUnit|regfile[0][7]~q ),
	.datac(\process|controller|controller|RF_Ra_addr[0]~1_combout ),
	.datad(\process|controller|controller|RF_Ra_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux8~4 .lut_mask = 16'hF0AC;
defparam \process|datapath|RegUnit|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N28
cycloneive_lcell_comb \process|datapath|RegUnit|Mux8~5 (
// Equation(s):
// \process|datapath|RegUnit|Mux8~5_combout  = (\process|datapath|RegUnit|Mux8~4_combout  & ((\process|datapath|RegUnit|regfile[3][7]~q ) # ((!\process|controller|controller|RF_Ra_addr[1]~0_combout )))) # (!\process|datapath|RegUnit|Mux8~4_combout  & 
// (((\process|datapath|RegUnit|regfile[2][7]~q  & \process|controller|controller|RF_Ra_addr[1]~0_combout ))))

	.dataa(\process|datapath|RegUnit|Mux8~4_combout ),
	.datab(\process|datapath|RegUnit|regfile[3][7]~q ),
	.datac(\process|datapath|RegUnit|regfile[2][7]~q ),
	.datad(\process|controller|controller|RF_Ra_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux8~5 .lut_mask = 16'hD8AA;
defparam \process|datapath|RegUnit|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N22
cycloneive_lcell_comb \process|datapath|RegUnit|Mux8~6 (
// Equation(s):
// \process|datapath|RegUnit|Mux8~6_combout  = (\process|controller|controller|RF_Ra_addr[2]~3_combout  & ((\process|datapath|RegUnit|Mux8~3_combout ) # ((\process|controller|controller|RF_Ra_addr[3]~2_combout )))) # 
// (!\process|controller|controller|RF_Ra_addr[2]~3_combout  & (((!\process|controller|controller|RF_Ra_addr[3]~2_combout  & \process|datapath|RegUnit|Mux8~5_combout ))))

	.dataa(\process|controller|controller|RF_Ra_addr[2]~3_combout ),
	.datab(\process|datapath|RegUnit|Mux8~3_combout ),
	.datac(\process|controller|controller|RF_Ra_addr[3]~2_combout ),
	.datad(\process|datapath|RegUnit|Mux8~5_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux8~6 .lut_mask = 16'hADA8;
defparam \process|datapath|RegUnit|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N16
cycloneive_lcell_comb \process|datapath|RegUnit|Mux8~7 (
// Equation(s):
// \process|datapath|RegUnit|Mux8~7_combout  = (\process|controller|controller|RF_Ra_addr[0]~1_combout  & (((\process|controller|controller|RF_Ra_addr[1]~0_combout )))) # (!\process|controller|controller|RF_Ra_addr[0]~1_combout  & 
// ((\process|controller|controller|RF_Ra_addr[1]~0_combout  & (\process|datapath|RegUnit|regfile[14][7]~q )) # (!\process|controller|controller|RF_Ra_addr[1]~0_combout  & ((\process|datapath|RegUnit|regfile[12][7]~q )))))

	.dataa(\process|datapath|RegUnit|regfile[14][7]~q ),
	.datab(\process|datapath|RegUnit|regfile[12][7]~q ),
	.datac(\process|controller|controller|RF_Ra_addr[0]~1_combout ),
	.datad(\process|controller|controller|RF_Ra_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux8~7 .lut_mask = 16'hFA0C;
defparam \process|datapath|RegUnit|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N2
cycloneive_lcell_comb \process|datapath|RegUnit|Mux8~8 (
// Equation(s):
// \process|datapath|RegUnit|Mux8~8_combout  = (\process|controller|controller|RF_Ra_addr[0]~1_combout  & ((\process|datapath|RegUnit|Mux8~7_combout  & (\process|datapath|RegUnit|regfile[15][7]~q )) # (!\process|datapath|RegUnit|Mux8~7_combout  & 
// ((\process|datapath|RegUnit|regfile[13][7]~q ))))) # (!\process|controller|controller|RF_Ra_addr[0]~1_combout  & (((\process|datapath|RegUnit|Mux8~7_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[15][7]~q ),
	.datab(\process|datapath|RegUnit|regfile[13][7]~q ),
	.datac(\process|controller|controller|RF_Ra_addr[0]~1_combout ),
	.datad(\process|datapath|RegUnit|Mux8~7_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux8~8 .lut_mask = 16'hAFC0;
defparam \process|datapath|RegUnit|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N12
cycloneive_lcell_comb \process|datapath|RegUnit|Mux8~0 (
// Equation(s):
// \process|datapath|RegUnit|Mux8~0_combout  = (\process|controller|controller|RF_Ra_addr[0]~1_combout  & ((\process|datapath|RegUnit|regfile[9][7]~q ) # ((\process|controller|controller|RF_Ra_addr[1]~0_combout )))) # 
// (!\process|controller|controller|RF_Ra_addr[0]~1_combout  & (((\process|datapath|RegUnit|regfile[8][7]~q  & !\process|controller|controller|RF_Ra_addr[1]~0_combout ))))

	.dataa(\process|controller|controller|RF_Ra_addr[0]~1_combout ),
	.datab(\process|datapath|RegUnit|regfile[9][7]~q ),
	.datac(\process|datapath|RegUnit|regfile[8][7]~q ),
	.datad(\process|controller|controller|RF_Ra_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux8~0 .lut_mask = 16'hAAD8;
defparam \process|datapath|RegUnit|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N24
cycloneive_lcell_comb \process|datapath|RegUnit|Mux8~1 (
// Equation(s):
// \process|datapath|RegUnit|Mux8~1_combout  = (\process|datapath|RegUnit|Mux8~0_combout  & (((\process|datapath|RegUnit|regfile[11][7]~q )) # (!\process|controller|controller|RF_Ra_addr[1]~0_combout ))) # (!\process|datapath|RegUnit|Mux8~0_combout  & 
// (\process|controller|controller|RF_Ra_addr[1]~0_combout  & ((\process|datapath|RegUnit|regfile[10][7]~q ))))

	.dataa(\process|datapath|RegUnit|Mux8~0_combout ),
	.datab(\process|controller|controller|RF_Ra_addr[1]~0_combout ),
	.datac(\process|datapath|RegUnit|regfile[11][7]~q ),
	.datad(\process|datapath|RegUnit|regfile[10][7]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux8~1 .lut_mask = 16'hE6A2;
defparam \process|datapath|RegUnit|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y37_N20
cycloneive_lcell_comb \process|datapath|RegUnit|Mux8~9 (
// Equation(s):
// \process|datapath|RegUnit|Mux8~9_combout  = (\process|datapath|RegUnit|Mux8~6_combout  & ((\process|datapath|RegUnit|Mux8~8_combout ) # ((!\process|controller|controller|RF_Ra_addr[3]~2_combout )))) # (!\process|datapath|RegUnit|Mux8~6_combout  & 
// (((\process|controller|controller|RF_Ra_addr[3]~2_combout  & \process|datapath|RegUnit|Mux8~1_combout ))))

	.dataa(\process|datapath|RegUnit|Mux8~6_combout ),
	.datab(\process|datapath|RegUnit|Mux8~8_combout ),
	.datac(\process|controller|controller|RF_Ra_addr[3]~2_combout ),
	.datad(\process|datapath|RegUnit|Mux8~1_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux8~9_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux8~9 .lut_mask = 16'hDA8A;
defparam \process|datapath|RegUnit|Mux8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N14
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~80 (
// Equation(s):
// \process|datapath|RegUnit|regfile~80_combout  = (\process|controller|controller|WideOr0~0_combout  & (\process|datapath|ALUunit|Add0~41_combout  & ((!\process|controller|controller|WideOr9~0_combout )))) # 
// (!\process|controller|controller|WideOr0~0_combout  & (((\process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_a [6]))))

	.dataa(\process|datapath|ALUunit|Add0~41_combout ),
	.datab(\process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datac(\process|controller|controller|WideOr0~0_combout ),
	.datad(\process|controller|controller|WideOr9~0_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~80_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~80 .lut_mask = 16'h0CAC;
defparam \process|datapath|RegUnit|regfile~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N24
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~88 (
// Equation(s):
// \process|datapath|RegUnit|regfile~88_combout  = (\process|controller|controller|RF_W_addr[3]~18_combout  & ((\process|datapath|RegUnit|regfile[11][6]~q ) # ((\process|controller|controller|RF_W_addr[2]~19_combout )))) # 
// (!\process|controller|controller|RF_W_addr[3]~18_combout  & (((\process|datapath|RegUnit|regfile[3][6]~q  & !\process|controller|controller|RF_W_addr[2]~19_combout ))))

	.dataa(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.datab(\process|datapath|RegUnit|regfile[11][6]~q ),
	.datac(\process|datapath|RegUnit|regfile[3][6]~q ),
	.datad(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~88_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~88 .lut_mask = 16'hAAD8;
defparam \process|datapath|RegUnit|regfile~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N24
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~89 (
// Equation(s):
// \process|datapath|RegUnit|regfile~89_combout  = (\process|datapath|RegUnit|regfile~88_combout  & ((\process|datapath|RegUnit|regfile[15][6]~q ) # ((!\process|controller|controller|RF_W_addr[2]~19_combout )))) # 
// (!\process|datapath|RegUnit|regfile~88_combout  & (((\process|datapath|RegUnit|regfile[7][6]~q  & \process|controller|controller|RF_W_addr[2]~19_combout ))))

	.dataa(\process|datapath|RegUnit|regfile~88_combout ),
	.datab(\process|datapath|RegUnit|regfile[15][6]~q ),
	.datac(\process|datapath|RegUnit|regfile[7][6]~q ),
	.datad(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~89_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~89 .lut_mask = 16'hD8AA;
defparam \process|datapath|RegUnit|regfile~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N26
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~83 (
// Equation(s):
// \process|datapath|RegUnit|regfile~83_combout  = (\process|controller|controller|RF_W_addr[3]~18_combout  & (((\process|controller|controller|RF_W_addr[2]~19_combout )))) # (!\process|controller|controller|RF_W_addr[3]~18_combout  & 
// ((\process|controller|controller|RF_W_addr[2]~19_combout  & (\process|datapath|RegUnit|regfile[6][6]~q )) # (!\process|controller|controller|RF_W_addr[2]~19_combout  & ((\process|datapath|RegUnit|regfile[2][6]~q )))))

	.dataa(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.datab(\process|datapath|RegUnit|regfile[6][6]~q ),
	.datac(\process|datapath|RegUnit|regfile[2][6]~q ),
	.datad(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~83_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~83 .lut_mask = 16'hEE50;
defparam \process|datapath|RegUnit|regfile~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N22
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~84 (
// Equation(s):
// \process|datapath|RegUnit|regfile~84_combout  = (\process|controller|controller|RF_W_addr[3]~18_combout  & ((\process|datapath|RegUnit|regfile~83_combout  & (\process|datapath|RegUnit|regfile[14][6]~q )) # (!\process|datapath|RegUnit|regfile~83_combout  & 
// ((\process|datapath|RegUnit|regfile[10][6]~q ))))) # (!\process|controller|controller|RF_W_addr[3]~18_combout  & (\process|datapath|RegUnit|regfile~83_combout ))

	.dataa(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.datab(\process|datapath|RegUnit|regfile~83_combout ),
	.datac(\process|datapath|RegUnit|regfile[14][6]~q ),
	.datad(\process|datapath|RegUnit|regfile[10][6]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~84_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~84 .lut_mask = 16'hE6C4;
defparam \process|datapath|RegUnit|regfile~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y38_N24
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~85 (
// Equation(s):
// \process|datapath|RegUnit|regfile~85_combout  = (\process|controller|controller|RF_W_addr[3]~18_combout  & (((\process|controller|controller|RF_W_addr[2]~19_combout )))) # (!\process|controller|controller|RF_W_addr[3]~18_combout  & 
// ((\process|controller|controller|RF_W_addr[2]~19_combout  & (\process|datapath|RegUnit|regfile[4][6]~q )) # (!\process|controller|controller|RF_W_addr[2]~19_combout  & ((\process|datapath|RegUnit|regfile[0][6]~q )))))

	.dataa(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.datab(\process|datapath|RegUnit|regfile[4][6]~q ),
	.datac(\process|datapath|RegUnit|regfile[0][6]~q ),
	.datad(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~85_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~85 .lut_mask = 16'hEE50;
defparam \process|datapath|RegUnit|regfile~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N10
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~86 (
// Equation(s):
// \process|datapath|RegUnit|regfile~86_combout  = (\process|datapath|RegUnit|regfile~85_combout  & (((\process|datapath|RegUnit|regfile[12][6]~q ) # (!\process|controller|controller|RF_W_addr[3]~18_combout )))) # 
// (!\process|datapath|RegUnit|regfile~85_combout  & (\process|datapath|RegUnit|regfile[8][6]~q  & ((\process|controller|controller|RF_W_addr[3]~18_combout ))))

	.dataa(\process|datapath|RegUnit|regfile~85_combout ),
	.datab(\process|datapath|RegUnit|regfile[8][6]~q ),
	.datac(\process|datapath|RegUnit|regfile[12][6]~q ),
	.datad(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~86_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~86 .lut_mask = 16'hE4AA;
defparam \process|datapath|RegUnit|regfile~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y38_N14
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~87 (
// Equation(s):
// \process|datapath|RegUnit|regfile~87_combout  = (\process|controller|controller|RF_W_addr[1]~17_combout  & ((\process|datapath|RegUnit|regfile~84_combout ) # ((\process|controller|controller|RF_W_addr[0]~16_combout )))) # 
// (!\process|controller|controller|RF_W_addr[1]~17_combout  & (((\process|datapath|RegUnit|regfile~86_combout  & !\process|controller|controller|RF_W_addr[0]~16_combout ))))

	.dataa(\process|datapath|RegUnit|regfile~84_combout ),
	.datab(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datac(\process|datapath|RegUnit|regfile~86_combout ),
	.datad(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~87_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~87 .lut_mask = 16'hCCB8;
defparam \process|datapath|RegUnit|regfile~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N28
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~81 (
// Equation(s):
// \process|datapath|RegUnit|regfile~81_combout  = (\process|controller|controller|RF_W_addr[3]~18_combout  & ((\process|controller|controller|RF_W_addr[2]~19_combout ) # ((\process|datapath|RegUnit|regfile[9][6]~q )))) # 
// (!\process|controller|controller|RF_W_addr[3]~18_combout  & (!\process|controller|controller|RF_W_addr[2]~19_combout  & (\process|datapath|RegUnit|regfile[1][6]~q )))

	.dataa(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.datab(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.datac(\process|datapath|RegUnit|regfile[1][6]~q ),
	.datad(\process|datapath|RegUnit|regfile[9][6]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~81_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~81 .lut_mask = 16'hBA98;
defparam \process|datapath|RegUnit|regfile~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N22
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~82 (
// Equation(s):
// \process|datapath|RegUnit|regfile~82_combout  = (\process|controller|controller|RF_W_addr[2]~19_combout  & ((\process|datapath|RegUnit|regfile~81_combout  & (\process|datapath|RegUnit|regfile[13][6]~q )) # (!\process|datapath|RegUnit|regfile~81_combout  & 
// ((\process|datapath|RegUnit|regfile[5][6]~q ))))) # (!\process|controller|controller|RF_W_addr[2]~19_combout  & (\process|datapath|RegUnit|regfile~81_combout ))

	.dataa(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.datab(\process|datapath|RegUnit|regfile~81_combout ),
	.datac(\process|datapath|RegUnit|regfile[13][6]~q ),
	.datad(\process|datapath|RegUnit|regfile[5][6]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~82_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~82 .lut_mask = 16'hE6C4;
defparam \process|datapath|RegUnit|regfile~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N12
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~90 (
// Equation(s):
// \process|datapath|RegUnit|regfile~90_combout  = (\process|datapath|RegUnit|regfile~87_combout  & ((\process|datapath|RegUnit|regfile~89_combout ) # ((!\process|controller|controller|RF_W_addr[0]~16_combout )))) # 
// (!\process|datapath|RegUnit|regfile~87_combout  & (((\process|datapath|RegUnit|regfile~82_combout  & \process|controller|controller|RF_W_addr[0]~16_combout ))))

	.dataa(\process|datapath|RegUnit|regfile~89_combout ),
	.datab(\process|datapath|RegUnit|regfile~87_combout ),
	.datac(\process|datapath|RegUnit|regfile~82_combout ),
	.datad(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~90_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~90 .lut_mask = 16'hB8CC;
defparam \process|datapath|RegUnit|regfile~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N28
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~91 (
// Equation(s):
// \process|datapath|RegUnit|regfile~91_combout  = (\process|controller|controller|WideOr10~combout  & (\process|datapath|RegUnit|regfile~80_combout )) # (!\process|controller|controller|WideOr10~combout  & ((\process|datapath|RegUnit|regfile~90_combout )))

	.dataa(\process|controller|controller|WideOr10~combout ),
	.datab(\process|datapath|RegUnit|regfile~80_combout ),
	.datac(gnd),
	.datad(\process|datapath|RegUnit|regfile~90_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~91_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~91 .lut_mask = 16'hDD88;
defparam \process|datapath|RegUnit|regfile~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y38_N17
dffeas \process|datapath|RegUnit|regfile[8][6] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~91_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[8][6] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[8][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N2
cycloneive_lcell_comb \process|datapath|RegUnit|Mux9~4 (
// Equation(s):
// \process|datapath|RegUnit|Mux9~4_combout  = (\process|controller|controller|RF_Ra_addr[3]~2_combout  & (\process|controller|controller|RF_Ra_addr[2]~3_combout )) # (!\process|controller|controller|RF_Ra_addr[3]~2_combout  & 
// ((\process|controller|controller|RF_Ra_addr[2]~3_combout  & ((\process|datapath|RegUnit|regfile[4][6]~q ))) # (!\process|controller|controller|RF_Ra_addr[2]~3_combout  & (\process|datapath|RegUnit|regfile[0][6]~q ))))

	.dataa(\process|controller|controller|RF_Ra_addr[3]~2_combout ),
	.datab(\process|controller|controller|RF_Ra_addr[2]~3_combout ),
	.datac(\process|datapath|RegUnit|regfile[0][6]~q ),
	.datad(\process|datapath|RegUnit|regfile[4][6]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux9~4 .lut_mask = 16'hDC98;
defparam \process|datapath|RegUnit|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N4
cycloneive_lcell_comb \process|datapath|RegUnit|Mux9~5 (
// Equation(s):
// \process|datapath|RegUnit|Mux9~5_combout  = (\process|controller|controller|RF_Ra_addr[3]~2_combout  & ((\process|datapath|RegUnit|Mux9~4_combout  & ((\process|datapath|RegUnit|regfile[12][6]~q ))) # (!\process|datapath|RegUnit|Mux9~4_combout  & 
// (\process|datapath|RegUnit|regfile[8][6]~q )))) # (!\process|controller|controller|RF_Ra_addr[3]~2_combout  & (((\process|datapath|RegUnit|Mux9~4_combout ))))

	.dataa(\process|controller|controller|RF_Ra_addr[3]~2_combout ),
	.datab(\process|datapath|RegUnit|regfile[8][6]~q ),
	.datac(\process|datapath|RegUnit|regfile[12][6]~q ),
	.datad(\process|datapath|RegUnit|Mux9~4_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux9~5 .lut_mask = 16'hF588;
defparam \process|datapath|RegUnit|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N0
cycloneive_lcell_comb \process|datapath|RegUnit|Mux9~2 (
// Equation(s):
// \process|datapath|RegUnit|Mux9~2_combout  = (\process|controller|controller|RF_Ra_addr[2]~3_combout  & (((\process|datapath|RegUnit|regfile[6][6]~q ) # (\process|controller|controller|RF_Ra_addr[3]~2_combout )))) # 
// (!\process|controller|controller|RF_Ra_addr[2]~3_combout  & (\process|datapath|RegUnit|regfile[2][6]~q  & ((!\process|controller|controller|RF_Ra_addr[3]~2_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[2][6]~q ),
	.datab(\process|controller|controller|RF_Ra_addr[2]~3_combout ),
	.datac(\process|datapath|RegUnit|regfile[6][6]~q ),
	.datad(\process|controller|controller|RF_Ra_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux9~2 .lut_mask = 16'hCCE2;
defparam \process|datapath|RegUnit|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N24
cycloneive_lcell_comb \process|datapath|RegUnit|Mux9~3 (
// Equation(s):
// \process|datapath|RegUnit|Mux9~3_combout  = (\process|datapath|RegUnit|Mux9~2_combout  & ((\process|datapath|RegUnit|regfile[14][6]~q ) # ((!\process|controller|controller|RF_Ra_addr[3]~2_combout )))) # (!\process|datapath|RegUnit|Mux9~2_combout  & 
// (((\process|controller|controller|RF_Ra_addr[3]~2_combout  & \process|datapath|RegUnit|regfile[10][6]~q ))))

	.dataa(\process|datapath|RegUnit|regfile[14][6]~q ),
	.datab(\process|datapath|RegUnit|Mux9~2_combout ),
	.datac(\process|controller|controller|RF_Ra_addr[3]~2_combout ),
	.datad(\process|datapath|RegUnit|regfile[10][6]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux9~3 .lut_mask = 16'hBC8C;
defparam \process|datapath|RegUnit|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N6
cycloneive_lcell_comb \process|datapath|RegUnit|Mux9~6 (
// Equation(s):
// \process|datapath|RegUnit|Mux9~6_combout  = (\process|controller|controller|RF_Ra_addr[1]~0_combout  & (((\process|controller|controller|RF_Ra_addr[0]~1_combout ) # (\process|datapath|RegUnit|Mux9~3_combout )))) # 
// (!\process|controller|controller|RF_Ra_addr[1]~0_combout  & (\process|datapath|RegUnit|Mux9~5_combout  & (!\process|controller|controller|RF_Ra_addr[0]~1_combout )))

	.dataa(\process|controller|controller|RF_Ra_addr[1]~0_combout ),
	.datab(\process|datapath|RegUnit|Mux9~5_combout ),
	.datac(\process|controller|controller|RF_Ra_addr[0]~1_combout ),
	.datad(\process|datapath|RegUnit|Mux9~3_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux9~6 .lut_mask = 16'hAEA4;
defparam \process|datapath|RegUnit|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N16
cycloneive_lcell_comb \process|datapath|RegUnit|Mux9~7 (
// Equation(s):
// \process|datapath|RegUnit|Mux9~7_combout  = (\process|controller|controller|RF_Ra_addr[3]~2_combout  & (((\process|controller|controller|RF_Ra_addr[2]~3_combout ) # (\process|datapath|RegUnit|regfile[11][6]~q )))) # 
// (!\process|controller|controller|RF_Ra_addr[3]~2_combout  & (\process|datapath|RegUnit|regfile[3][6]~q  & (!\process|controller|controller|RF_Ra_addr[2]~3_combout )))

	.dataa(\process|controller|controller|RF_Ra_addr[3]~2_combout ),
	.datab(\process|datapath|RegUnit|regfile[3][6]~q ),
	.datac(\process|controller|controller|RF_Ra_addr[2]~3_combout ),
	.datad(\process|datapath|RegUnit|regfile[11][6]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux9~7 .lut_mask = 16'hAEA4;
defparam \process|datapath|RegUnit|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N18
cycloneive_lcell_comb \process|datapath|RegUnit|Mux9~8 (
// Equation(s):
// \process|datapath|RegUnit|Mux9~8_combout  = (\process|controller|controller|RF_Ra_addr[2]~3_combout  & ((\process|datapath|RegUnit|Mux9~7_combout  & (\process|datapath|RegUnit|regfile[15][6]~q )) # (!\process|datapath|RegUnit|Mux9~7_combout  & 
// ((\process|datapath|RegUnit|regfile[7][6]~q ))))) # (!\process|controller|controller|RF_Ra_addr[2]~3_combout  & (((\process|datapath|RegUnit|Mux9~7_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[15][6]~q ),
	.datab(\process|datapath|RegUnit|regfile[7][6]~q ),
	.datac(\process|controller|controller|RF_Ra_addr[2]~3_combout ),
	.datad(\process|datapath|RegUnit|Mux9~7_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux9~8_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux9~8 .lut_mask = 16'hAFC0;
defparam \process|datapath|RegUnit|Mux9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N0
cycloneive_lcell_comb \process|datapath|RegUnit|Mux9~0 (
// Equation(s):
// \process|datapath|RegUnit|Mux9~0_combout  = (\process|controller|controller|RF_Ra_addr[3]~2_combout  & (((\process|controller|controller|RF_Ra_addr[2]~3_combout ) # (\process|datapath|RegUnit|regfile[9][6]~q )))) # 
// (!\process|controller|controller|RF_Ra_addr[3]~2_combout  & (\process|datapath|RegUnit|regfile[1][6]~q  & (!\process|controller|controller|RF_Ra_addr[2]~3_combout )))

	.dataa(\process|controller|controller|RF_Ra_addr[3]~2_combout ),
	.datab(\process|datapath|RegUnit|regfile[1][6]~q ),
	.datac(\process|controller|controller|RF_Ra_addr[2]~3_combout ),
	.datad(\process|datapath|RegUnit|regfile[9][6]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux9~0 .lut_mask = 16'hAEA4;
defparam \process|datapath|RegUnit|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N10
cycloneive_lcell_comb \process|datapath|RegUnit|Mux9~1 (
// Equation(s):
// \process|datapath|RegUnit|Mux9~1_combout  = (\process|controller|controller|RF_Ra_addr[2]~3_combout  & ((\process|datapath|RegUnit|Mux9~0_combout  & (\process|datapath|RegUnit|regfile[13][6]~q )) # (!\process|datapath|RegUnit|Mux9~0_combout  & 
// ((\process|datapath|RegUnit|regfile[5][6]~q ))))) # (!\process|controller|controller|RF_Ra_addr[2]~3_combout  & (((\process|datapath|RegUnit|Mux9~0_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[13][6]~q ),
	.datab(\process|controller|controller|RF_Ra_addr[2]~3_combout ),
	.datac(\process|datapath|RegUnit|regfile[5][6]~q ),
	.datad(\process|datapath|RegUnit|Mux9~0_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux9~1 .lut_mask = 16'hBBC0;
defparam \process|datapath|RegUnit|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N28
cycloneive_lcell_comb \process|datapath|RegUnit|Mux9~9 (
// Equation(s):
// \process|datapath|RegUnit|Mux9~9_combout  = (\process|datapath|RegUnit|Mux9~6_combout  & ((\process|datapath|RegUnit|Mux9~8_combout ) # ((!\process|controller|controller|RF_Ra_addr[0]~1_combout )))) # (!\process|datapath|RegUnit|Mux9~6_combout  & 
// (((\process|controller|controller|RF_Ra_addr[0]~1_combout  & \process|datapath|RegUnit|Mux9~1_combout ))))

	.dataa(\process|datapath|RegUnit|Mux9~6_combout ),
	.datab(\process|datapath|RegUnit|Mux9~8_combout ),
	.datac(\process|controller|controller|RF_Ra_addr[0]~1_combout ),
	.datad(\process|datapath|RegUnit|Mux9~1_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux9~9_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux9~9 .lut_mask = 16'hDA8A;
defparam \process|datapath|RegUnit|Mux9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N8
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~92 (
// Equation(s):
// \process|datapath|RegUnit|regfile~92_combout  = (\process|controller|controller|WideOr0~0_combout  & (((\process|datapath|ALUunit|Add0~39_combout  & !\process|controller|controller|WideOr9~0_combout )))) # 
// (!\process|controller|controller|WideOr0~0_combout  & (\process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_a [5]))

	.dataa(\process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datab(\process|datapath|ALUunit|Add0~39_combout ),
	.datac(\process|controller|controller|WideOr0~0_combout ),
	.datad(\process|controller|controller|WideOr9~0_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~92_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~92 .lut_mask = 16'h0ACA;
defparam \process|datapath|RegUnit|regfile~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N18
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~100 (
// Equation(s):
// \process|datapath|RegUnit|regfile~100_combout  = (\process|controller|controller|RF_W_addr[0]~16_combout  & ((\process|datapath|RegUnit|regfile[13][5]~q ) # ((\process|controller|controller|RF_W_addr[1]~17_combout )))) # 
// (!\process|controller|controller|RF_W_addr[0]~16_combout  & (((\process|datapath|RegUnit|regfile[12][5]~q  & !\process|controller|controller|RF_W_addr[1]~17_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[13][5]~q ),
	.datab(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.datac(\process|datapath|RegUnit|regfile[12][5]~q ),
	.datad(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~100_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~100 .lut_mask = 16'hCCB8;
defparam \process|datapath|RegUnit|regfile~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N24
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~101 (
// Equation(s):
// \process|datapath|RegUnit|regfile~101_combout  = (\process|datapath|RegUnit|regfile~100_combout  & ((\process|datapath|RegUnit|regfile[15][5]~q ) # ((!\process|controller|controller|RF_W_addr[1]~17_combout )))) # 
// (!\process|datapath|RegUnit|regfile~100_combout  & (((\process|datapath|RegUnit|regfile[14][5]~q  & \process|controller|controller|RF_W_addr[1]~17_combout ))))

	.dataa(\process|datapath|RegUnit|regfile~100_combout ),
	.datab(\process|datapath|RegUnit|regfile[15][5]~q ),
	.datac(\process|datapath|RegUnit|regfile[14][5]~q ),
	.datad(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~101_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~101 .lut_mask = 16'hD8AA;
defparam \process|datapath|RegUnit|regfile~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N6
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~97 (
// Equation(s):
// \process|datapath|RegUnit|regfile~97_combout  = (\process|controller|controller|RF_W_addr[0]~16_combout  & (((\process|controller|controller|RF_W_addr[1]~17_combout )))) # (!\process|controller|controller|RF_W_addr[0]~16_combout  & 
// ((\process|controller|controller|RF_W_addr[1]~17_combout  & (\process|datapath|RegUnit|regfile[2][5]~q )) # (!\process|controller|controller|RF_W_addr[1]~17_combout  & ((\process|datapath|RegUnit|regfile[0][5]~q )))))

	.dataa(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.datab(\process|datapath|RegUnit|regfile[2][5]~q ),
	.datac(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datad(\process|datapath|RegUnit|regfile[0][5]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~97_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~97 .lut_mask = 16'hE5E0;
defparam \process|datapath|RegUnit|regfile~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N28
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~98 (
// Equation(s):
// \process|datapath|RegUnit|regfile~98_combout  = (\process|datapath|RegUnit|regfile~97_combout  & (((\process|datapath|RegUnit|regfile[3][5]~q ) # (!\process|controller|controller|RF_W_addr[0]~16_combout )))) # 
// (!\process|datapath|RegUnit|regfile~97_combout  & (\process|datapath|RegUnit|regfile[1][5]~q  & ((\process|controller|controller|RF_W_addr[0]~16_combout ))))

	.dataa(\process|datapath|RegUnit|regfile~97_combout ),
	.datab(\process|datapath|RegUnit|regfile[1][5]~q ),
	.datac(\process|datapath|RegUnit|regfile[3][5]~q ),
	.datad(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~98_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~98 .lut_mask = 16'hE4AA;
defparam \process|datapath|RegUnit|regfile~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y38_N6
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~95 (
// Equation(s):
// \process|datapath|RegUnit|regfile~95_combout  = (\process|controller|controller|RF_W_addr[0]~16_combout  & (((\process|controller|controller|RF_W_addr[1]~17_combout )))) # (!\process|controller|controller|RF_W_addr[0]~16_combout  & 
// ((\process|controller|controller|RF_W_addr[1]~17_combout  & (\process|datapath|RegUnit|regfile[10][5]~q )) # (!\process|controller|controller|RF_W_addr[1]~17_combout  & ((\process|datapath|RegUnit|regfile[8][5]~q )))))

	.dataa(\process|datapath|RegUnit|regfile[10][5]~q ),
	.datab(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.datac(\process|datapath|RegUnit|regfile[8][5]~q ),
	.datad(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~95_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~95 .lut_mask = 16'hEE30;
defparam \process|datapath|RegUnit|regfile~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N2
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~96 (
// Equation(s):
// \process|datapath|RegUnit|regfile~96_combout  = (\process|controller|controller|RF_W_addr[0]~16_combout  & ((\process|datapath|RegUnit|regfile~95_combout  & ((\process|datapath|RegUnit|regfile[11][5]~q ))) # (!\process|datapath|RegUnit|regfile~95_combout  
// & (\process|datapath|RegUnit|regfile[9][5]~q )))) # (!\process|controller|controller|RF_W_addr[0]~16_combout  & (((\process|datapath|RegUnit|regfile~95_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[9][5]~q ),
	.datab(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.datac(\process|datapath|RegUnit|regfile[11][5]~q ),
	.datad(\process|datapath|RegUnit|regfile~95_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~96_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~96 .lut_mask = 16'hF388;
defparam \process|datapath|RegUnit|regfile~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N0
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~99 (
// Equation(s):
// \process|datapath|RegUnit|regfile~99_combout  = (\process|controller|controller|RF_W_addr[3]~18_combout  & (((\process|controller|controller|RF_W_addr[2]~19_combout ) # (\process|datapath|RegUnit|regfile~96_combout )))) # 
// (!\process|controller|controller|RF_W_addr[3]~18_combout  & (\process|datapath|RegUnit|regfile~98_combout  & (!\process|controller|controller|RF_W_addr[2]~19_combout )))

	.dataa(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.datab(\process|datapath|RegUnit|regfile~98_combout ),
	.datac(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.datad(\process|datapath|RegUnit|regfile~96_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~99_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~99 .lut_mask = 16'hAEA4;
defparam \process|datapath|RegUnit|regfile~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N28
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~93 (
// Equation(s):
// \process|datapath|RegUnit|regfile~93_combout  = (\process|controller|controller|RF_W_addr[0]~16_combout  & ((\process|controller|controller|RF_W_addr[1]~17_combout ) # ((\process|datapath|RegUnit|regfile[5][5]~q )))) # 
// (!\process|controller|controller|RF_W_addr[0]~16_combout  & (!\process|controller|controller|RF_W_addr[1]~17_combout  & (\process|datapath|RegUnit|regfile[4][5]~q )))

	.dataa(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.datab(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datac(\process|datapath|RegUnit|regfile[4][5]~q ),
	.datad(\process|datapath|RegUnit|regfile[5][5]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~93_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~93 .lut_mask = 16'hBA98;
defparam \process|datapath|RegUnit|regfile~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N26
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~94 (
// Equation(s):
// \process|datapath|RegUnit|regfile~94_combout  = (\process|datapath|RegUnit|regfile~93_combout  & (((\process|datapath|RegUnit|regfile[7][5]~q )) # (!\process|controller|controller|RF_W_addr[1]~17_combout ))) # 
// (!\process|datapath|RegUnit|regfile~93_combout  & (\process|controller|controller|RF_W_addr[1]~17_combout  & ((\process|datapath|RegUnit|regfile[6][5]~q ))))

	.dataa(\process|datapath|RegUnit|regfile~93_combout ),
	.datab(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datac(\process|datapath|RegUnit|regfile[7][5]~q ),
	.datad(\process|datapath|RegUnit|regfile[6][5]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~94_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~94 .lut_mask = 16'hE6A2;
defparam \process|datapath|RegUnit|regfile~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N10
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~102 (
// Equation(s):
// \process|datapath|RegUnit|regfile~102_combout  = (\process|datapath|RegUnit|regfile~99_combout  & ((\process|datapath|RegUnit|regfile~101_combout ) # ((!\process|controller|controller|RF_W_addr[2]~19_combout )))) # 
// (!\process|datapath|RegUnit|regfile~99_combout  & (((\process|controller|controller|RF_W_addr[2]~19_combout  & \process|datapath|RegUnit|regfile~94_combout ))))

	.dataa(\process|datapath|RegUnit|regfile~101_combout ),
	.datab(\process|datapath|RegUnit|regfile~99_combout ),
	.datac(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.datad(\process|datapath|RegUnit|regfile~94_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~102_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~102 .lut_mask = 16'hBC8C;
defparam \process|datapath|RegUnit|regfile~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N4
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~103 (
// Equation(s):
// \process|datapath|RegUnit|regfile~103_combout  = (\process|controller|controller|WideOr10~combout  & (\process|datapath|RegUnit|regfile~92_combout )) # (!\process|controller|controller|WideOr10~combout  & ((\process|datapath|RegUnit|regfile~102_combout 
// )))

	.dataa(\process|datapath|RegUnit|regfile~92_combout ),
	.datab(\process|datapath|RegUnit|regfile~102_combout ),
	.datac(gnd),
	.datad(\process|controller|controller|WideOr10~combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~103_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~103 .lut_mask = 16'hAACC;
defparam \process|datapath|RegUnit|regfile~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y36_N29
dffeas \process|datapath|RegUnit|regfile[4][5] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~103_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[4][5] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N30
cycloneive_lcell_comb \process|datapath|RegUnit|Mux10~0 (
// Equation(s):
// \process|datapath|RegUnit|Mux10~0_combout  = (\process|controller|controller|RF_Ra_addr[0]~1_combout  & (((\process|controller|controller|RF_Ra_addr[1]~0_combout ) # (\process|datapath|RegUnit|regfile[5][5]~q )))) # 
// (!\process|controller|controller|RF_Ra_addr[0]~1_combout  & (\process|datapath|RegUnit|regfile[4][5]~q  & (!\process|controller|controller|RF_Ra_addr[1]~0_combout )))

	.dataa(\process|controller|controller|RF_Ra_addr[0]~1_combout ),
	.datab(\process|datapath|RegUnit|regfile[4][5]~q ),
	.datac(\process|controller|controller|RF_Ra_addr[1]~0_combout ),
	.datad(\process|datapath|RegUnit|regfile[5][5]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux10~0 .lut_mask = 16'hAEA4;
defparam \process|datapath|RegUnit|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N10
cycloneive_lcell_comb \process|datapath|RegUnit|Mux10~1 (
// Equation(s):
// \process|datapath|RegUnit|Mux10~1_combout  = (\process|datapath|RegUnit|Mux10~0_combout  & ((\process|datapath|RegUnit|regfile[7][5]~q ) # ((!\process|controller|controller|RF_Ra_addr[1]~0_combout )))) # (!\process|datapath|RegUnit|Mux10~0_combout  & 
// (((\process|datapath|RegUnit|regfile[6][5]~q  & \process|controller|controller|RF_Ra_addr[1]~0_combout ))))

	.dataa(\process|datapath|RegUnit|Mux10~0_combout ),
	.datab(\process|datapath|RegUnit|regfile[7][5]~q ),
	.datac(\process|datapath|RegUnit|regfile[6][5]~q ),
	.datad(\process|controller|controller|RF_Ra_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux10~1 .lut_mask = 16'hD8AA;
defparam \process|datapath|RegUnit|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N18
cycloneive_lcell_comb \process|datapath|RegUnit|Mux10~2 (
// Equation(s):
// \process|datapath|RegUnit|Mux10~2_combout  = (\process|controller|controller|RF_Ra_addr[0]~1_combout  & (((\process|controller|controller|RF_Ra_addr[1]~0_combout )))) # (!\process|controller|controller|RF_Ra_addr[0]~1_combout  & 
// ((\process|controller|controller|RF_Ra_addr[1]~0_combout  & ((\process|datapath|RegUnit|regfile[10][5]~q ))) # (!\process|controller|controller|RF_Ra_addr[1]~0_combout  & (\process|datapath|RegUnit|regfile[8][5]~q ))))

	.dataa(\process|datapath|RegUnit|regfile[8][5]~q ),
	.datab(\process|controller|controller|RF_Ra_addr[0]~1_combout ),
	.datac(\process|controller|controller|RF_Ra_addr[1]~0_combout ),
	.datad(\process|datapath|RegUnit|regfile[10][5]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux10~2 .lut_mask = 16'hF2C2;
defparam \process|datapath|RegUnit|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N20
cycloneive_lcell_comb \process|datapath|RegUnit|Mux10~3 (
// Equation(s):
// \process|datapath|RegUnit|Mux10~3_combout  = (\process|controller|controller|RF_Ra_addr[0]~1_combout  & ((\process|datapath|RegUnit|Mux10~2_combout  & (\process|datapath|RegUnit|regfile[11][5]~q )) # (!\process|datapath|RegUnit|Mux10~2_combout  & 
// ((\process|datapath|RegUnit|regfile[9][5]~q ))))) # (!\process|controller|controller|RF_Ra_addr[0]~1_combout  & (((\process|datapath|RegUnit|Mux10~2_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[11][5]~q ),
	.datab(\process|controller|controller|RF_Ra_addr[0]~1_combout ),
	.datac(\process|datapath|RegUnit|regfile[9][5]~q ),
	.datad(\process|datapath|RegUnit|Mux10~2_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux10~3 .lut_mask = 16'hBBC0;
defparam \process|datapath|RegUnit|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N10
cycloneive_lcell_comb \process|datapath|RegUnit|Mux10~4 (
// Equation(s):
// \process|datapath|RegUnit|Mux10~4_combout  = (\process|controller|controller|RF_Ra_addr[0]~1_combout  & (((\process|controller|controller|RF_Ra_addr[1]~0_combout )))) # (!\process|controller|controller|RF_Ra_addr[0]~1_combout  & 
// ((\process|controller|controller|RF_Ra_addr[1]~0_combout  & ((\process|datapath|RegUnit|regfile[2][5]~q ))) # (!\process|controller|controller|RF_Ra_addr[1]~0_combout  & (\process|datapath|RegUnit|regfile[0][5]~q ))))

	.dataa(\process|controller|controller|RF_Ra_addr[0]~1_combout ),
	.datab(\process|datapath|RegUnit|regfile[0][5]~q ),
	.datac(\process|datapath|RegUnit|regfile[2][5]~q ),
	.datad(\process|controller|controller|RF_Ra_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux10~4 .lut_mask = 16'hFA44;
defparam \process|datapath|RegUnit|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N28
cycloneive_lcell_comb \process|datapath|RegUnit|Mux10~5 (
// Equation(s):
// \process|datapath|RegUnit|Mux10~5_combout  = (\process|datapath|RegUnit|Mux10~4_combout  & (((\process|datapath|RegUnit|regfile[3][5]~q )) # (!\process|controller|controller|RF_Ra_addr[0]~1_combout ))) # (!\process|datapath|RegUnit|Mux10~4_combout  & 
// (\process|controller|controller|RF_Ra_addr[0]~1_combout  & (\process|datapath|RegUnit|regfile[1][5]~q )))

	.dataa(\process|datapath|RegUnit|Mux10~4_combout ),
	.datab(\process|controller|controller|RF_Ra_addr[0]~1_combout ),
	.datac(\process|datapath|RegUnit|regfile[1][5]~q ),
	.datad(\process|datapath|RegUnit|regfile[3][5]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux10~5 .lut_mask = 16'hEA62;
defparam \process|datapath|RegUnit|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N30
cycloneive_lcell_comb \process|datapath|RegUnit|Mux10~6 (
// Equation(s):
// \process|datapath|RegUnit|Mux10~6_combout  = (\process|controller|controller|RF_Ra_addr[2]~3_combout  & (\process|controller|controller|RF_Ra_addr[3]~2_combout )) # (!\process|controller|controller|RF_Ra_addr[2]~3_combout  & 
// ((\process|controller|controller|RF_Ra_addr[3]~2_combout  & (\process|datapath|RegUnit|Mux10~3_combout )) # (!\process|controller|controller|RF_Ra_addr[3]~2_combout  & ((\process|datapath|RegUnit|Mux10~5_combout )))))

	.dataa(\process|controller|controller|RF_Ra_addr[2]~3_combout ),
	.datab(\process|controller|controller|RF_Ra_addr[3]~2_combout ),
	.datac(\process|datapath|RegUnit|Mux10~3_combout ),
	.datad(\process|datapath|RegUnit|Mux10~5_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux10~6 .lut_mask = 16'hD9C8;
defparam \process|datapath|RegUnit|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N4
cycloneive_lcell_comb \process|datapath|RegUnit|Mux10~7 (
// Equation(s):
// \process|datapath|RegUnit|Mux10~7_combout  = (\process|controller|controller|RF_Ra_addr[1]~0_combout  & (\process|controller|controller|RF_Ra_addr[0]~1_combout )) # (!\process|controller|controller|RF_Ra_addr[1]~0_combout  & 
// ((\process|controller|controller|RF_Ra_addr[0]~1_combout  & (\process|datapath|RegUnit|regfile[13][5]~q )) # (!\process|controller|controller|RF_Ra_addr[0]~1_combout  & ((\process|datapath|RegUnit|regfile[12][5]~q )))))

	.dataa(\process|controller|controller|RF_Ra_addr[1]~0_combout ),
	.datab(\process|controller|controller|RF_Ra_addr[0]~1_combout ),
	.datac(\process|datapath|RegUnit|regfile[13][5]~q ),
	.datad(\process|datapath|RegUnit|regfile[12][5]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux10~7 .lut_mask = 16'hD9C8;
defparam \process|datapath|RegUnit|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N20
cycloneive_lcell_comb \process|datapath|RegUnit|Mux10~8 (
// Equation(s):
// \process|datapath|RegUnit|Mux10~8_combout  = (\process|datapath|RegUnit|Mux10~7_combout  & ((\process|datapath|RegUnit|regfile[15][5]~q ) # ((!\process|controller|controller|RF_Ra_addr[1]~0_combout )))) # (!\process|datapath|RegUnit|Mux10~7_combout  & 
// (((\process|datapath|RegUnit|regfile[14][5]~q  & \process|controller|controller|RF_Ra_addr[1]~0_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[15][5]~q ),
	.datab(\process|datapath|RegUnit|regfile[14][5]~q ),
	.datac(\process|datapath|RegUnit|Mux10~7_combout ),
	.datad(\process|controller|controller|RF_Ra_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux10~8_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux10~8 .lut_mask = 16'hACF0;
defparam \process|datapath|RegUnit|Mux10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N22
cycloneive_lcell_comb \process|datapath|RegUnit|Mux10~9 (
// Equation(s):
// \process|datapath|RegUnit|Mux10~9_combout  = (\process|controller|controller|RF_Ra_addr[2]~3_combout  & ((\process|datapath|RegUnit|Mux10~6_combout  & ((\process|datapath|RegUnit|Mux10~8_combout ))) # (!\process|datapath|RegUnit|Mux10~6_combout  & 
// (\process|datapath|RegUnit|Mux10~1_combout )))) # (!\process|controller|controller|RF_Ra_addr[2]~3_combout  & (((\process|datapath|RegUnit|Mux10~6_combout ))))

	.dataa(\process|datapath|RegUnit|Mux10~1_combout ),
	.datab(\process|controller|controller|RF_Ra_addr[2]~3_combout ),
	.datac(\process|datapath|RegUnit|Mux10~6_combout ),
	.datad(\process|datapath|RegUnit|Mux10~8_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux10~9_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux10~9 .lut_mask = 16'hF838;
defparam \process|datapath|RegUnit|Mux10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N10
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~104 (
// Equation(s):
// \process|datapath|RegUnit|regfile~104_combout  = (\process|controller|controller|WideOr0~0_combout  & (((\process|datapath|ALUunit|Add0~37_combout  & !\process|controller|controller|WideOr9~0_combout )))) # 
// (!\process|controller|controller|WideOr0~0_combout  & (\process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_a [4]))

	.dataa(\process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datab(\process|controller|controller|WideOr0~0_combout ),
	.datac(\process|datapath|ALUunit|Add0~37_combout ),
	.datad(\process|controller|controller|WideOr9~0_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~104_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~104 .lut_mask = 16'h22E2;
defparam \process|datapath|RegUnit|regfile~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N10
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~107 (
// Equation(s):
// \process|datapath|RegUnit|regfile~107_combout  = (\process|controller|controller|RF_W_addr[3]~18_combout  & (((\process|controller|controller|RF_W_addr[2]~19_combout )))) # (!\process|controller|controller|RF_W_addr[3]~18_combout  & 
// ((\process|controller|controller|RF_W_addr[2]~19_combout  & (\process|datapath|RegUnit|regfile[5][4]~q )) # (!\process|controller|controller|RF_W_addr[2]~19_combout  & ((\process|datapath|RegUnit|regfile[1][4]~q )))))

	.dataa(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.datab(\process|datapath|RegUnit|regfile[5][4]~q ),
	.datac(\process|datapath|RegUnit|regfile[1][4]~q ),
	.datad(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~107_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~107 .lut_mask = 16'hEE50;
defparam \process|datapath|RegUnit|regfile~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N28
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~108 (
// Equation(s):
// \process|datapath|RegUnit|regfile~108_combout  = (\process|datapath|RegUnit|regfile~107_combout  & (((\process|datapath|RegUnit|regfile[13][4]~q ) # (!\process|controller|controller|RF_W_addr[3]~18_combout )))) # 
// (!\process|datapath|RegUnit|regfile~107_combout  & (\process|datapath|RegUnit|regfile[9][4]~q  & ((\process|controller|controller|RF_W_addr[3]~18_combout ))))

	.dataa(\process|datapath|RegUnit|regfile~107_combout ),
	.datab(\process|datapath|RegUnit|regfile[9][4]~q ),
	.datac(\process|datapath|RegUnit|regfile[13][4]~q ),
	.datad(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~108_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~108 .lut_mask = 16'hE4AA;
defparam \process|datapath|RegUnit|regfile~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N28
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~109 (
// Equation(s):
// \process|datapath|RegUnit|regfile~109_combout  = (\process|controller|controller|RF_W_addr[2]~19_combout  & (((\process|controller|controller|RF_W_addr[3]~18_combout )))) # (!\process|controller|controller|RF_W_addr[2]~19_combout  & 
// ((\process|controller|controller|RF_W_addr[3]~18_combout  & (\process|datapath|RegUnit|regfile[8][4]~q )) # (!\process|controller|controller|RF_W_addr[3]~18_combout  & ((\process|datapath|RegUnit|regfile[0][4]~q )))))

	.dataa(\process|datapath|RegUnit|regfile[8][4]~q ),
	.datab(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.datac(\process|datapath|RegUnit|regfile[0][4]~q ),
	.datad(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~109_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~109 .lut_mask = 16'hEE30;
defparam \process|datapath|RegUnit|regfile~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N30
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~110 (
// Equation(s):
// \process|datapath|RegUnit|regfile~110_combout  = (\process|datapath|RegUnit|regfile~109_combout  & ((\process|datapath|RegUnit|regfile[12][4]~q ) # ((!\process|controller|controller|RF_W_addr[2]~19_combout )))) # 
// (!\process|datapath|RegUnit|regfile~109_combout  & (((\process|controller|controller|RF_W_addr[2]~19_combout  & \process|datapath|RegUnit|regfile[4][4]~q ))))

	.dataa(\process|datapath|RegUnit|regfile[12][4]~q ),
	.datab(\process|datapath|RegUnit|regfile~109_combout ),
	.datac(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.datad(\process|datapath|RegUnit|regfile[4][4]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~110_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~110 .lut_mask = 16'hBC8C;
defparam \process|datapath|RegUnit|regfile~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N6
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~111 (
// Equation(s):
// \process|datapath|RegUnit|regfile~111_combout  = (\process|controller|controller|RF_W_addr[1]~17_combout  & (((\process|controller|controller|RF_W_addr[0]~16_combout )))) # (!\process|controller|controller|RF_W_addr[1]~17_combout  & 
// ((\process|controller|controller|RF_W_addr[0]~16_combout  & (\process|datapath|RegUnit|regfile~108_combout )) # (!\process|controller|controller|RF_W_addr[0]~16_combout  & ((\process|datapath|RegUnit|regfile~110_combout )))))

	.dataa(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datab(\process|datapath|RegUnit|regfile~108_combout ),
	.datac(\process|datapath|RegUnit|regfile~110_combout ),
	.datad(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~111_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~111 .lut_mask = 16'hEE50;
defparam \process|datapath|RegUnit|regfile~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N26
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~112 (
// Equation(s):
// \process|datapath|RegUnit|regfile~112_combout  = (\process|controller|controller|RF_W_addr[3]~18_combout  & (((\process|controller|controller|RF_W_addr[2]~19_combout )))) # (!\process|controller|controller|RF_W_addr[3]~18_combout  & 
// ((\process|controller|controller|RF_W_addr[2]~19_combout  & (\process|datapath|RegUnit|regfile[7][4]~q )) # (!\process|controller|controller|RF_W_addr[2]~19_combout  & ((\process|datapath|RegUnit|regfile[3][4]~q )))))

	.dataa(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.datab(\process|datapath|RegUnit|regfile[7][4]~q ),
	.datac(\process|datapath|RegUnit|regfile[3][4]~q ),
	.datad(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~112_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~112 .lut_mask = 16'hEE50;
defparam \process|datapath|RegUnit|regfile~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N16
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~113 (
// Equation(s):
// \process|datapath|RegUnit|regfile~113_combout  = (\process|datapath|RegUnit|regfile~112_combout  & (((\process|datapath|RegUnit|regfile[15][4]~q )) # (!\process|controller|controller|RF_W_addr[3]~18_combout ))) # 
// (!\process|datapath|RegUnit|regfile~112_combout  & (\process|controller|controller|RF_W_addr[3]~18_combout  & ((\process|datapath|RegUnit|regfile[11][4]~q ))))

	.dataa(\process|datapath|RegUnit|regfile~112_combout ),
	.datab(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.datac(\process|datapath|RegUnit|regfile[15][4]~q ),
	.datad(\process|datapath|RegUnit|regfile[11][4]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~113_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~113 .lut_mask = 16'hE6A2;
defparam \process|datapath|RegUnit|regfile~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N22
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~105 (
// Equation(s):
// \process|datapath|RegUnit|regfile~105_combout  = (\process|controller|controller|RF_W_addr[2]~19_combout  & (\process|controller|controller|RF_W_addr[3]~18_combout )) # (!\process|controller|controller|RF_W_addr[2]~19_combout  & 
// ((\process|controller|controller|RF_W_addr[3]~18_combout  & ((\process|datapath|RegUnit|regfile[10][4]~q ))) # (!\process|controller|controller|RF_W_addr[3]~18_combout  & (\process|datapath|RegUnit|regfile[2][4]~q ))))

	.dataa(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.datab(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.datac(\process|datapath|RegUnit|regfile[2][4]~q ),
	.datad(\process|datapath|RegUnit|regfile[10][4]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~105_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~105 .lut_mask = 16'hDC98;
defparam \process|datapath|RegUnit|regfile~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N22
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~106 (
// Equation(s):
// \process|datapath|RegUnit|regfile~106_combout  = (\process|controller|controller|RF_W_addr[2]~19_combout  & ((\process|datapath|RegUnit|regfile~105_combout  & ((\process|datapath|RegUnit|regfile[14][4]~q ))) # 
// (!\process|datapath|RegUnit|regfile~105_combout  & (\process|datapath|RegUnit|regfile[6][4]~q )))) # (!\process|controller|controller|RF_W_addr[2]~19_combout  & (((\process|datapath|RegUnit|regfile~105_combout ))))

	.dataa(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.datab(\process|datapath|RegUnit|regfile[6][4]~q ),
	.datac(\process|datapath|RegUnit|regfile[14][4]~q ),
	.datad(\process|datapath|RegUnit|regfile~105_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~106_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~106 .lut_mask = 16'hF588;
defparam \process|datapath|RegUnit|regfile~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N10
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~114 (
// Equation(s):
// \process|datapath|RegUnit|regfile~114_combout  = (\process|datapath|RegUnit|regfile~111_combout  & ((\process|datapath|RegUnit|regfile~113_combout ) # ((!\process|controller|controller|RF_W_addr[1]~17_combout )))) # 
// (!\process|datapath|RegUnit|regfile~111_combout  & (((\process|controller|controller|RF_W_addr[1]~17_combout  & \process|datapath|RegUnit|regfile~106_combout ))))

	.dataa(\process|datapath|RegUnit|regfile~111_combout ),
	.datab(\process|datapath|RegUnit|regfile~113_combout ),
	.datac(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datad(\process|datapath|RegUnit|regfile~106_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~114_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~114 .lut_mask = 16'hDA8A;
defparam \process|datapath|RegUnit|regfile~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N4
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~115 (
// Equation(s):
// \process|datapath|RegUnit|regfile~115_combout  = (\process|controller|controller|WideOr10~combout  & (\process|datapath|RegUnit|regfile~104_combout )) # (!\process|controller|controller|WideOr10~combout  & ((\process|datapath|RegUnit|regfile~114_combout 
// )))

	.dataa(\process|controller|controller|WideOr10~combout ),
	.datab(gnd),
	.datac(\process|datapath|RegUnit|regfile~104_combout ),
	.datad(\process|datapath|RegUnit|regfile~114_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~115_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~115 .lut_mask = 16'hF5A0;
defparam \process|datapath|RegUnit|regfile~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y35_N27
dffeas \process|datapath|RegUnit|regfile[3][4] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~115_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[3][4] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N22
cycloneive_lcell_comb \process|datapath|RegUnit|Mux11~7 (
// Equation(s):
// \process|datapath|RegUnit|Mux11~7_combout  = (\process|controller|controller|RF_Ra_addr[2]~3_combout  & ((\process|controller|controller|RF_Ra_addr[3]~2_combout ) # ((\process|datapath|RegUnit|regfile[7][4]~q )))) # 
// (!\process|controller|controller|RF_Ra_addr[2]~3_combout  & (!\process|controller|controller|RF_Ra_addr[3]~2_combout  & (\process|datapath|RegUnit|regfile[3][4]~q )))

	.dataa(\process|controller|controller|RF_Ra_addr[2]~3_combout ),
	.datab(\process|controller|controller|RF_Ra_addr[3]~2_combout ),
	.datac(\process|datapath|RegUnit|regfile[3][4]~q ),
	.datad(\process|datapath|RegUnit|regfile[7][4]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux11~7 .lut_mask = 16'hBA98;
defparam \process|datapath|RegUnit|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N26
cycloneive_lcell_comb \process|datapath|RegUnit|Mux11~8 (
// Equation(s):
// \process|datapath|RegUnit|Mux11~8_combout  = (\process|datapath|RegUnit|Mux11~7_combout  & (((\process|datapath|RegUnit|regfile[15][4]~q )) # (!\process|controller|controller|RF_Ra_addr[3]~2_combout ))) # (!\process|datapath|RegUnit|Mux11~7_combout  & 
// (\process|controller|controller|RF_Ra_addr[3]~2_combout  & ((\process|datapath|RegUnit|regfile[11][4]~q ))))

	.dataa(\process|datapath|RegUnit|Mux11~7_combout ),
	.datab(\process|controller|controller|RF_Ra_addr[3]~2_combout ),
	.datac(\process|datapath|RegUnit|regfile[15][4]~q ),
	.datad(\process|datapath|RegUnit|regfile[11][4]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux11~8_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux11~8 .lut_mask = 16'hE6A2;
defparam \process|datapath|RegUnit|Mux11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N22
cycloneive_lcell_comb \process|datapath|RegUnit|Mux11~4 (
// Equation(s):
// \process|datapath|RegUnit|Mux11~4_combout  = (\process|controller|controller|RF_Ra_addr[3]~2_combout  & (((\process|controller|controller|RF_Ra_addr[2]~3_combout ) # (\process|datapath|RegUnit|regfile[8][4]~q )))) # 
// (!\process|controller|controller|RF_Ra_addr[3]~2_combout  & (\process|datapath|RegUnit|regfile[0][4]~q  & (!\process|controller|controller|RF_Ra_addr[2]~3_combout )))

	.dataa(\process|controller|controller|RF_Ra_addr[3]~2_combout ),
	.datab(\process|datapath|RegUnit|regfile[0][4]~q ),
	.datac(\process|controller|controller|RF_Ra_addr[2]~3_combout ),
	.datad(\process|datapath|RegUnit|regfile[8][4]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux11~4 .lut_mask = 16'hAEA4;
defparam \process|datapath|RegUnit|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N0
cycloneive_lcell_comb \process|datapath|RegUnit|Mux11~5 (
// Equation(s):
// \process|datapath|RegUnit|Mux11~5_combout  = (\process|datapath|RegUnit|Mux11~4_combout  & (((\process|datapath|RegUnit|regfile[12][4]~q )) # (!\process|controller|controller|RF_Ra_addr[2]~3_combout ))) # (!\process|datapath|RegUnit|Mux11~4_combout  & 
// (\process|controller|controller|RF_Ra_addr[2]~3_combout  & ((\process|datapath|RegUnit|regfile[4][4]~q ))))

	.dataa(\process|datapath|RegUnit|Mux11~4_combout ),
	.datab(\process|controller|controller|RF_Ra_addr[2]~3_combout ),
	.datac(\process|datapath|RegUnit|regfile[12][4]~q ),
	.datad(\process|datapath|RegUnit|regfile[4][4]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux11~5 .lut_mask = 16'hE6A2;
defparam \process|datapath|RegUnit|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N18
cycloneive_lcell_comb \process|datapath|RegUnit|Mux11~2 (
// Equation(s):
// \process|datapath|RegUnit|Mux11~2_combout  = (\process|controller|controller|RF_Ra_addr[2]~3_combout  & ((\process|controller|controller|RF_Ra_addr[3]~2_combout ) # ((\process|datapath|RegUnit|regfile[5][4]~q )))) # 
// (!\process|controller|controller|RF_Ra_addr[2]~3_combout  & (!\process|controller|controller|RF_Ra_addr[3]~2_combout  & (\process|datapath|RegUnit|regfile[1][4]~q )))

	.dataa(\process|controller|controller|RF_Ra_addr[2]~3_combout ),
	.datab(\process|controller|controller|RF_Ra_addr[3]~2_combout ),
	.datac(\process|datapath|RegUnit|regfile[1][4]~q ),
	.datad(\process|datapath|RegUnit|regfile[5][4]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux11~2 .lut_mask = 16'hBA98;
defparam \process|datapath|RegUnit|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N0
cycloneive_lcell_comb \process|datapath|RegUnit|Mux11~3 (
// Equation(s):
// \process|datapath|RegUnit|Mux11~3_combout  = (\process|datapath|RegUnit|Mux11~2_combout  & ((\process|datapath|RegUnit|regfile[13][4]~q ) # ((!\process|controller|controller|RF_Ra_addr[3]~2_combout )))) # (!\process|datapath|RegUnit|Mux11~2_combout  & 
// (((\process|datapath|RegUnit|regfile[9][4]~q  & \process|controller|controller|RF_Ra_addr[3]~2_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[13][4]~q ),
	.datab(\process|datapath|RegUnit|Mux11~2_combout ),
	.datac(\process|datapath|RegUnit|regfile[9][4]~q ),
	.datad(\process|controller|controller|RF_Ra_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux11~3 .lut_mask = 16'hB8CC;
defparam \process|datapath|RegUnit|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N2
cycloneive_lcell_comb \process|datapath|RegUnit|Mux11~6 (
// Equation(s):
// \process|datapath|RegUnit|Mux11~6_combout  = (\process|controller|controller|RF_Ra_addr[1]~0_combout  & (((\process|controller|controller|RF_Ra_addr[0]~1_combout )))) # (!\process|controller|controller|RF_Ra_addr[1]~0_combout  & 
// ((\process|controller|controller|RF_Ra_addr[0]~1_combout  & ((\process|datapath|RegUnit|Mux11~3_combout ))) # (!\process|controller|controller|RF_Ra_addr[0]~1_combout  & (\process|datapath|RegUnit|Mux11~5_combout ))))

	.dataa(\process|controller|controller|RF_Ra_addr[1]~0_combout ),
	.datab(\process|datapath|RegUnit|Mux11~5_combout ),
	.datac(\process|controller|controller|RF_Ra_addr[0]~1_combout ),
	.datad(\process|datapath|RegUnit|Mux11~3_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux11~6 .lut_mask = 16'hF4A4;
defparam \process|datapath|RegUnit|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N12
cycloneive_lcell_comb \process|datapath|RegUnit|Mux11~0 (
// Equation(s):
// \process|datapath|RegUnit|Mux11~0_combout  = (\process|controller|controller|RF_Ra_addr[3]~2_combout  & (((\process|controller|controller|RF_Ra_addr[2]~3_combout ) # (\process|datapath|RegUnit|regfile[10][4]~q )))) # 
// (!\process|controller|controller|RF_Ra_addr[3]~2_combout  & (\process|datapath|RegUnit|regfile[2][4]~q  & (!\process|controller|controller|RF_Ra_addr[2]~3_combout )))

	.dataa(\process|datapath|RegUnit|regfile[2][4]~q ),
	.datab(\process|controller|controller|RF_Ra_addr[3]~2_combout ),
	.datac(\process|controller|controller|RF_Ra_addr[2]~3_combout ),
	.datad(\process|datapath|RegUnit|regfile[10][4]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux11~0 .lut_mask = 16'hCEC2;
defparam \process|datapath|RegUnit|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N30
cycloneive_lcell_comb \process|datapath|RegUnit|Mux11~1 (
// Equation(s):
// \process|datapath|RegUnit|Mux11~1_combout  = (\process|datapath|RegUnit|Mux11~0_combout  & (((\process|datapath|RegUnit|regfile[14][4]~q ) # (!\process|controller|controller|RF_Ra_addr[2]~3_combout )))) # (!\process|datapath|RegUnit|Mux11~0_combout  & 
// (\process|datapath|RegUnit|regfile[6][4]~q  & (\process|controller|controller|RF_Ra_addr[2]~3_combout )))

	.dataa(\process|datapath|RegUnit|Mux11~0_combout ),
	.datab(\process|datapath|RegUnit|regfile[6][4]~q ),
	.datac(\process|controller|controller|RF_Ra_addr[2]~3_combout ),
	.datad(\process|datapath|RegUnit|regfile[14][4]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux11~1 .lut_mask = 16'hEA4A;
defparam \process|datapath|RegUnit|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N20
cycloneive_lcell_comb \process|datapath|RegUnit|Mux11~9 (
// Equation(s):
// \process|datapath|RegUnit|Mux11~9_combout  = (\process|datapath|RegUnit|Mux11~6_combout  & ((\process|datapath|RegUnit|Mux11~8_combout ) # ((!\process|controller|controller|RF_Ra_addr[1]~0_combout )))) # (!\process|datapath|RegUnit|Mux11~6_combout  & 
// (((\process|datapath|RegUnit|Mux11~1_combout  & \process|controller|controller|RF_Ra_addr[1]~0_combout ))))

	.dataa(\process|datapath|RegUnit|Mux11~8_combout ),
	.datab(\process|datapath|RegUnit|Mux11~6_combout ),
	.datac(\process|datapath|RegUnit|Mux11~1_combout ),
	.datad(\process|controller|controller|RF_Ra_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux11~9_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux11~9 .lut_mask = 16'hB8CC;
defparam \process|datapath|RegUnit|Mux11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N12
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~116 (
// Equation(s):
// \process|datapath|RegUnit|regfile~116_combout  = (\process|controller|controller|WideOr10~combout  & ((\process|controller|controller|WideOr0~0_combout  & (\process|datapath|ALUunit|Add0~70_combout )) # (!\process|controller|controller|WideOr0~0_combout  
// & ((\process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_a [3])))))

	.dataa(\process|datapath|ALUunit|Add0~70_combout ),
	.datab(\process|controller|controller|WideOr0~0_combout ),
	.datac(\process|controller|controller|WideOr10~combout ),
	.datad(\process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~116_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~116 .lut_mask = 16'hB080;
defparam \process|datapath|RegUnit|regfile~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N16
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~124 (
// Equation(s):
// \process|datapath|RegUnit|regfile~124_combout  = (\process|controller|controller|RF_W_addr[1]~17_combout  & ((\process|datapath|RegUnit|regfile[14][3]~q ) # ((\process|controller|controller|RF_W_addr[0]~16_combout )))) # 
// (!\process|controller|controller|RF_W_addr[1]~17_combout  & (((\process|datapath|RegUnit|regfile[12][3]~q  & !\process|controller|controller|RF_W_addr[0]~16_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[14][3]~q ),
	.datab(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datac(\process|datapath|RegUnit|regfile[12][3]~q ),
	.datad(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~124_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~124 .lut_mask = 16'hCCB8;
defparam \process|datapath|RegUnit|regfile~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N0
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~125 (
// Equation(s):
// \process|datapath|RegUnit|regfile~125_combout  = (\process|datapath|RegUnit|regfile~124_combout  & (((\process|datapath|RegUnit|regfile[15][3]~q )) # (!\process|controller|controller|RF_W_addr[0]~16_combout ))) # 
// (!\process|datapath|RegUnit|regfile~124_combout  & (\process|controller|controller|RF_W_addr[0]~16_combout  & (\process|datapath|RegUnit|regfile[13][3]~q )))

	.dataa(\process|datapath|RegUnit|regfile~124_combout ),
	.datab(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.datac(\process|datapath|RegUnit|regfile[13][3]~q ),
	.datad(\process|datapath|RegUnit|regfile[15][3]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~125_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~125 .lut_mask = 16'hEA62;
defparam \process|datapath|RegUnit|regfile~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y38_N8
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~117 (
// Equation(s):
// \process|datapath|RegUnit|regfile~117_combout  = (\process|controller|controller|RF_W_addr[1]~17_combout  & (((\process|controller|controller|RF_W_addr[0]~16_combout )))) # (!\process|controller|controller|RF_W_addr[1]~17_combout  & 
// ((\process|controller|controller|RF_W_addr[0]~16_combout  & (\process|datapath|RegUnit|regfile[9][3]~q )) # (!\process|controller|controller|RF_W_addr[0]~16_combout  & ((\process|datapath|RegUnit|regfile[8][3]~q )))))

	.dataa(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datab(\process|datapath|RegUnit|regfile[9][3]~q ),
	.datac(\process|datapath|RegUnit|regfile[8][3]~q ),
	.datad(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~117_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~117 .lut_mask = 16'hEE50;
defparam \process|datapath|RegUnit|regfile~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N8
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~118 (
// Equation(s):
// \process|datapath|RegUnit|regfile~118_combout  = (\process|controller|controller|RF_W_addr[1]~17_combout  & ((\process|datapath|RegUnit|regfile~117_combout  & (\process|datapath|RegUnit|regfile[11][3]~q )) # (!\process|datapath|RegUnit|regfile~117_combout 
//  & ((\process|datapath|RegUnit|regfile[10][3]~q ))))) # (!\process|controller|controller|RF_W_addr[1]~17_combout  & (((\process|datapath|RegUnit|regfile~117_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[11][3]~q ),
	.datab(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datac(\process|datapath|RegUnit|regfile[10][3]~q ),
	.datad(\process|datapath|RegUnit|regfile~117_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~118_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~118 .lut_mask = 16'hBBC0;
defparam \process|datapath|RegUnit|regfile~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N22
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~119 (
// Equation(s):
// \process|datapath|RegUnit|regfile~119_combout  = (\process|controller|controller|RF_W_addr[0]~16_combout  & (((\process|controller|controller|RF_W_addr[1]~17_combout )))) # (!\process|controller|controller|RF_W_addr[0]~16_combout  & 
// ((\process|controller|controller|RF_W_addr[1]~17_combout  & (\process|datapath|RegUnit|regfile[6][3]~q )) # (!\process|controller|controller|RF_W_addr[1]~17_combout  & ((\process|datapath|RegUnit|regfile[4][3]~q )))))

	.dataa(\process|datapath|RegUnit|regfile[6][3]~q ),
	.datab(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.datac(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datad(\process|datapath|RegUnit|regfile[4][3]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~119_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~119 .lut_mask = 16'hE3E0;
defparam \process|datapath|RegUnit|regfile~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N24
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~120 (
// Equation(s):
// \process|datapath|RegUnit|regfile~120_combout  = (\process|controller|controller|RF_W_addr[0]~16_combout  & ((\process|datapath|RegUnit|regfile~119_combout  & ((\process|datapath|RegUnit|regfile[7][3]~q ))) # 
// (!\process|datapath|RegUnit|regfile~119_combout  & (\process|datapath|RegUnit|regfile[5][3]~q )))) # (!\process|controller|controller|RF_W_addr[0]~16_combout  & (((\process|datapath|RegUnit|regfile~119_combout ))))

	.dataa(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.datab(\process|datapath|RegUnit|regfile[5][3]~q ),
	.datac(\process|datapath|RegUnit|regfile[7][3]~q ),
	.datad(\process|datapath|RegUnit|regfile~119_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~120_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~120 .lut_mask = 16'hF588;
defparam \process|datapath|RegUnit|regfile~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N26
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~121 (
// Equation(s):
// \process|datapath|RegUnit|regfile~121_combout  = (\process|controller|controller|RF_W_addr[1]~17_combout  & (\process|controller|controller|RF_W_addr[0]~16_combout )) # (!\process|controller|controller|RF_W_addr[1]~17_combout  & 
// ((\process|controller|controller|RF_W_addr[0]~16_combout  & ((\process|datapath|RegUnit|regfile[1][3]~q ))) # (!\process|controller|controller|RF_W_addr[0]~16_combout  & (\process|datapath|RegUnit|regfile[0][3]~q ))))

	.dataa(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datab(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.datac(\process|datapath|RegUnit|regfile[0][3]~q ),
	.datad(\process|datapath|RegUnit|regfile[1][3]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~121_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~121 .lut_mask = 16'hDC98;
defparam \process|datapath|RegUnit|regfile~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N22
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~122 (
// Equation(s):
// \process|datapath|RegUnit|regfile~122_combout  = (\process|controller|controller|RF_W_addr[1]~17_combout  & ((\process|datapath|RegUnit|regfile~121_combout  & ((\process|datapath|RegUnit|regfile[3][3]~q ))) # 
// (!\process|datapath|RegUnit|regfile~121_combout  & (\process|datapath|RegUnit|regfile[2][3]~q )))) # (!\process|controller|controller|RF_W_addr[1]~17_combout  & (((\process|datapath|RegUnit|regfile~121_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[2][3]~q ),
	.datab(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datac(\process|datapath|RegUnit|regfile[3][3]~q ),
	.datad(\process|datapath|RegUnit|regfile~121_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~122_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~122 .lut_mask = 16'hF388;
defparam \process|datapath|RegUnit|regfile~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N0
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~123 (
// Equation(s):
// \process|datapath|RegUnit|regfile~123_combout  = (\process|controller|controller|RF_W_addr[3]~18_combout  & (((\process|controller|controller|RF_W_addr[2]~19_combout )))) # (!\process|controller|controller|RF_W_addr[3]~18_combout  & 
// ((\process|controller|controller|RF_W_addr[2]~19_combout  & (\process|datapath|RegUnit|regfile~120_combout )) # (!\process|controller|controller|RF_W_addr[2]~19_combout  & ((\process|datapath|RegUnit|regfile~122_combout )))))

	.dataa(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.datab(\process|datapath|RegUnit|regfile~120_combout ),
	.datac(\process|datapath|RegUnit|regfile~122_combout ),
	.datad(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~123_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~123 .lut_mask = 16'hEE50;
defparam \process|datapath|RegUnit|regfile~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N2
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~126 (
// Equation(s):
// \process|datapath|RegUnit|regfile~126_combout  = (\process|controller|controller|RF_W_addr[3]~18_combout  & ((\process|datapath|RegUnit|regfile~123_combout  & (\process|datapath|RegUnit|regfile~125_combout )) # 
// (!\process|datapath|RegUnit|regfile~123_combout  & ((\process|datapath|RegUnit|regfile~118_combout ))))) # (!\process|controller|controller|RF_W_addr[3]~18_combout  & (((\process|datapath|RegUnit|regfile~123_combout ))))

	.dataa(\process|datapath|RegUnit|regfile~125_combout ),
	.datab(\process|datapath|RegUnit|regfile~118_combout ),
	.datac(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.datad(\process|datapath|RegUnit|regfile~123_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~126_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~126 .lut_mask = 16'hAFC0;
defparam \process|datapath|RegUnit|regfile~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N16
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~127 (
// Equation(s):
// \process|datapath|RegUnit|regfile~127_combout  = (\process|datapath|RegUnit|regfile~116_combout ) # ((\process|datapath|RegUnit|regfile~126_combout  & !\process|controller|controller|WideOr10~combout ))

	.dataa(\process|datapath|RegUnit|regfile~116_combout ),
	.datab(\process|datapath|RegUnit|regfile~126_combout ),
	.datac(gnd),
	.datad(\process|controller|controller|WideOr10~combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~127_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~127 .lut_mask = 16'hAAEE;
defparam \process|datapath|RegUnit|regfile~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y35_N21
dffeas \process|datapath|RegUnit|regfile[11][3] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~127_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[11][3] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[11][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N0
cycloneive_lcell_comb \process|datapath|RegUnit|Mux12~0 (
// Equation(s):
// \process|datapath|RegUnit|Mux12~0_combout  = (\process|controller|controller|RF_Ra_addr[1]~0_combout  & (((\process|controller|controller|RF_Ra_addr[0]~1_combout )))) # (!\process|controller|controller|RF_Ra_addr[1]~0_combout  & 
// ((\process|controller|controller|RF_Ra_addr[0]~1_combout  & ((\process|datapath|RegUnit|regfile[9][3]~q ))) # (!\process|controller|controller|RF_Ra_addr[0]~1_combout  & (\process|datapath|RegUnit|regfile[8][3]~q ))))

	.dataa(\process|datapath|RegUnit|regfile[8][3]~q ),
	.datab(\process|controller|controller|RF_Ra_addr[1]~0_combout ),
	.datac(\process|controller|controller|RF_Ra_addr[0]~1_combout ),
	.datad(\process|datapath|RegUnit|regfile[9][3]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux12~0 .lut_mask = 16'hF2C2;
defparam \process|datapath|RegUnit|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N10
cycloneive_lcell_comb \process|datapath|RegUnit|Mux12~1 (
// Equation(s):
// \process|datapath|RegUnit|Mux12~1_combout  = (\process|controller|controller|RF_Ra_addr[1]~0_combout  & ((\process|datapath|RegUnit|Mux12~0_combout  & (\process|datapath|RegUnit|regfile[11][3]~q )) # (!\process|datapath|RegUnit|Mux12~0_combout  & 
// ((\process|datapath|RegUnit|regfile[10][3]~q ))))) # (!\process|controller|controller|RF_Ra_addr[1]~0_combout  & (((\process|datapath|RegUnit|Mux12~0_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[11][3]~q ),
	.datab(\process|controller|controller|RF_Ra_addr[1]~0_combout ),
	.datac(\process|datapath|RegUnit|regfile[10][3]~q ),
	.datad(\process|datapath|RegUnit|Mux12~0_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux12~1 .lut_mask = 16'hBBC0;
defparam \process|datapath|RegUnit|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N26
cycloneive_lcell_comb \process|datapath|RegUnit|Mux12~7 (
// Equation(s):
// \process|datapath|RegUnit|Mux12~7_combout  = (\process|controller|controller|RF_Ra_addr[1]~0_combout  & (((\process|controller|controller|RF_Ra_addr[0]~1_combout ) # (\process|datapath|RegUnit|regfile[14][3]~q )))) # 
// (!\process|controller|controller|RF_Ra_addr[1]~0_combout  & (\process|datapath|RegUnit|regfile[12][3]~q  & (!\process|controller|controller|RF_Ra_addr[0]~1_combout )))

	.dataa(\process|controller|controller|RF_Ra_addr[1]~0_combout ),
	.datab(\process|datapath|RegUnit|regfile[12][3]~q ),
	.datac(\process|controller|controller|RF_Ra_addr[0]~1_combout ),
	.datad(\process|datapath|RegUnit|regfile[14][3]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux12~7 .lut_mask = 16'hAEA4;
defparam \process|datapath|RegUnit|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N18
cycloneive_lcell_comb \process|datapath|RegUnit|Mux12~8 (
// Equation(s):
// \process|datapath|RegUnit|Mux12~8_combout  = (\process|datapath|RegUnit|Mux12~7_combout  & ((\process|datapath|RegUnit|regfile[15][3]~q ) # ((!\process|controller|controller|RF_Ra_addr[0]~1_combout )))) # (!\process|datapath|RegUnit|Mux12~7_combout  & 
// (((\process|controller|controller|RF_Ra_addr[0]~1_combout  & \process|datapath|RegUnit|regfile[13][3]~q ))))

	.dataa(\process|datapath|RegUnit|regfile[15][3]~q ),
	.datab(\process|datapath|RegUnit|Mux12~7_combout ),
	.datac(\process|controller|controller|RF_Ra_addr[0]~1_combout ),
	.datad(\process|datapath|RegUnit|regfile[13][3]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux12~8_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux12~8 .lut_mask = 16'hBC8C;
defparam \process|datapath|RegUnit|Mux12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N4
cycloneive_lcell_comb \process|datapath|RegUnit|Mux12~4 (
// Equation(s):
// \process|datapath|RegUnit|Mux12~4_combout  = (\process|controller|controller|RF_Ra_addr[1]~0_combout  & (((\process|controller|controller|RF_Ra_addr[0]~1_combout )))) # (!\process|controller|controller|RF_Ra_addr[1]~0_combout  & 
// ((\process|controller|controller|RF_Ra_addr[0]~1_combout  & ((\process|datapath|RegUnit|regfile[1][3]~q ))) # (!\process|controller|controller|RF_Ra_addr[0]~1_combout  & (\process|datapath|RegUnit|regfile[0][3]~q ))))

	.dataa(\process|datapath|RegUnit|regfile[0][3]~q ),
	.datab(\process|controller|controller|RF_Ra_addr[1]~0_combout ),
	.datac(\process|controller|controller|RF_Ra_addr[0]~1_combout ),
	.datad(\process|datapath|RegUnit|regfile[1][3]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux12~4 .lut_mask = 16'hF2C2;
defparam \process|datapath|RegUnit|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N22
cycloneive_lcell_comb \process|datapath|RegUnit|Mux12~5 (
// Equation(s):
// \process|datapath|RegUnit|Mux12~5_combout  = (\process|controller|controller|RF_Ra_addr[1]~0_combout  & ((\process|datapath|RegUnit|Mux12~4_combout  & ((\process|datapath|RegUnit|regfile[3][3]~q ))) # (!\process|datapath|RegUnit|Mux12~4_combout  & 
// (\process|datapath|RegUnit|regfile[2][3]~q )))) # (!\process|controller|controller|RF_Ra_addr[1]~0_combout  & (((\process|datapath|RegUnit|Mux12~4_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[2][3]~q ),
	.datab(\process|controller|controller|RF_Ra_addr[1]~0_combout ),
	.datac(\process|datapath|RegUnit|Mux12~4_combout ),
	.datad(\process|datapath|RegUnit|regfile[3][3]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux12~5 .lut_mask = 16'hF838;
defparam \process|datapath|RegUnit|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N28
cycloneive_lcell_comb \process|datapath|RegUnit|Mux12~2 (
// Equation(s):
// \process|datapath|RegUnit|Mux12~2_combout  = (\process|controller|controller|RF_Ra_addr[0]~1_combout  & (\process|controller|controller|RF_Ra_addr[1]~0_combout )) # (!\process|controller|controller|RF_Ra_addr[0]~1_combout  & 
// ((\process|controller|controller|RF_Ra_addr[1]~0_combout  & (\process|datapath|RegUnit|regfile[6][3]~q )) # (!\process|controller|controller|RF_Ra_addr[1]~0_combout  & ((\process|datapath|RegUnit|regfile[4][3]~q )))))

	.dataa(\process|controller|controller|RF_Ra_addr[0]~1_combout ),
	.datab(\process|controller|controller|RF_Ra_addr[1]~0_combout ),
	.datac(\process|datapath|RegUnit|regfile[6][3]~q ),
	.datad(\process|datapath|RegUnit|regfile[4][3]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux12~2 .lut_mask = 16'hD9C8;
defparam \process|datapath|RegUnit|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N14
cycloneive_lcell_comb \process|datapath|RegUnit|Mux12~3 (
// Equation(s):
// \process|datapath|RegUnit|Mux12~3_combout  = (\process|controller|controller|RF_Ra_addr[0]~1_combout  & ((\process|datapath|RegUnit|Mux12~2_combout  & (\process|datapath|RegUnit|regfile[7][3]~q )) # (!\process|datapath|RegUnit|Mux12~2_combout  & 
// ((\process|datapath|RegUnit|regfile[5][3]~q ))))) # (!\process|controller|controller|RF_Ra_addr[0]~1_combout  & (((\process|datapath|RegUnit|Mux12~2_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[7][3]~q ),
	.datab(\process|controller|controller|RF_Ra_addr[0]~1_combout ),
	.datac(\process|datapath|RegUnit|regfile[5][3]~q ),
	.datad(\process|datapath|RegUnit|Mux12~2_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux12~3 .lut_mask = 16'hBBC0;
defparam \process|datapath|RegUnit|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N16
cycloneive_lcell_comb \process|datapath|RegUnit|Mux12~6 (
// Equation(s):
// \process|datapath|RegUnit|Mux12~6_combout  = (\process|controller|controller|RF_Ra_addr[2]~3_combout  & (((\process|datapath|RegUnit|Mux12~3_combout ) # (\process|controller|controller|RF_Ra_addr[3]~2_combout )))) # 
// (!\process|controller|controller|RF_Ra_addr[2]~3_combout  & (\process|datapath|RegUnit|Mux12~5_combout  & ((!\process|controller|controller|RF_Ra_addr[3]~2_combout ))))

	.dataa(\process|datapath|RegUnit|Mux12~5_combout ),
	.datab(\process|datapath|RegUnit|Mux12~3_combout ),
	.datac(\process|controller|controller|RF_Ra_addr[2]~3_combout ),
	.datad(\process|controller|controller|RF_Ra_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux12~6 .lut_mask = 16'hF0CA;
defparam \process|datapath|RegUnit|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N20
cycloneive_lcell_comb \process|datapath|RegUnit|Mux12~9 (
// Equation(s):
// \process|datapath|RegUnit|Mux12~9_combout  = (\process|controller|controller|RF_Ra_addr[3]~2_combout  & ((\process|datapath|RegUnit|Mux12~6_combout  & ((\process|datapath|RegUnit|Mux12~8_combout ))) # (!\process|datapath|RegUnit|Mux12~6_combout  & 
// (\process|datapath|RegUnit|Mux12~1_combout )))) # (!\process|controller|controller|RF_Ra_addr[3]~2_combout  & (((\process|datapath|RegUnit|Mux12~6_combout ))))

	.dataa(\process|datapath|RegUnit|Mux12~1_combout ),
	.datab(\process|datapath|RegUnit|Mux12~8_combout ),
	.datac(\process|controller|controller|RF_Ra_addr[3]~2_combout ),
	.datad(\process|datapath|RegUnit|Mux12~6_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux12~9_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux12~9 .lut_mask = 16'hCFA0;
defparam \process|datapath|RegUnit|Mux12~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N14
cycloneive_lcell_comb \process|datapath|ALUunit|Add0~69 (
// Equation(s):
// \process|datapath|ALUunit|Add0~69_combout  = (\process|datapath|ALUunit|Add0~33_combout  & ((\process|controller|controller|currentState.SUB~q ) # (\process|controller|controller|currentState.ADD~q )))

	.dataa(gnd),
	.datab(\process|datapath|ALUunit|Add0~33_combout ),
	.datac(\process|controller|controller|currentState.SUB~q ),
	.datad(\process|controller|controller|currentState.ADD~q ),
	.cin(gnd),
	.combout(\process|datapath|ALUunit|Add0~69_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|ALUunit|Add0~69 .lut_mask = 16'hCCC0;
defparam \process|datapath|ALUunit|Add0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N28
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~128 (
// Equation(s):
// \process|datapath|RegUnit|regfile~128_combout  = (\process|controller|controller|WideOr10~combout  & ((\process|controller|controller|WideOr0~0_combout  & ((\process|datapath|ALUunit|Add0~69_combout ))) # (!\process|controller|controller|WideOr0~0_combout 
//  & (\process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_a [2]))))

	.dataa(\process|controller|controller|WideOr10~combout ),
	.datab(\process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datac(\process|datapath|ALUunit|Add0~69_combout ),
	.datad(\process|controller|controller|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~128_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~128 .lut_mask = 16'hA088;
defparam \process|datapath|RegUnit|regfile~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N26
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~139 (
// Equation(s):
// \process|datapath|RegUnit|regfile~139_combout  = (\process|datapath|RegUnit|regfile~128_combout ) # ((!\process|controller|controller|WideOr10~combout  & \process|datapath|RegUnit|regfile~138_combout ))

	.dataa(gnd),
	.datab(\process|controller|controller|WideOr10~combout ),
	.datac(\process|datapath|RegUnit|regfile~138_combout ),
	.datad(\process|datapath|RegUnit|regfile~128_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~139_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~139 .lut_mask = 16'hFF30;
defparam \process|datapath|RegUnit|regfile~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y38_N3
dffeas \process|datapath|RegUnit|regfile[8][2] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~139_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[8][2] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[8][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N2
cycloneive_lcell_comb \process|datapath|RegUnit|Mux13~4 (
// Equation(s):
// \process|datapath|RegUnit|Mux13~4_combout  = (\process|controller|controller|RF_Ra_addr[2]~3_combout  & (((\process|datapath|RegUnit|regfile[4][2]~q ) # (\process|controller|controller|RF_Ra_addr[3]~2_combout )))) # 
// (!\process|controller|controller|RF_Ra_addr[2]~3_combout  & (\process|datapath|RegUnit|regfile[0][2]~q  & ((!\process|controller|controller|RF_Ra_addr[3]~2_combout ))))

	.dataa(\process|controller|controller|RF_Ra_addr[2]~3_combout ),
	.datab(\process|datapath|RegUnit|regfile[0][2]~q ),
	.datac(\process|datapath|RegUnit|regfile[4][2]~q ),
	.datad(\process|controller|controller|RF_Ra_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux13~4 .lut_mask = 16'hAAE4;
defparam \process|datapath|RegUnit|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N2
cycloneive_lcell_comb \process|datapath|RegUnit|Mux13~5 (
// Equation(s):
// \process|datapath|RegUnit|Mux13~5_combout  = (\process|controller|controller|RF_Ra_addr[3]~2_combout  & ((\process|datapath|RegUnit|Mux13~4_combout  & ((\process|datapath|RegUnit|regfile[12][2]~q ))) # (!\process|datapath|RegUnit|Mux13~4_combout  & 
// (\process|datapath|RegUnit|regfile[8][2]~q )))) # (!\process|controller|controller|RF_Ra_addr[3]~2_combout  & (((\process|datapath|RegUnit|Mux13~4_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[8][2]~q ),
	.datab(\process|datapath|RegUnit|regfile[12][2]~q ),
	.datac(\process|controller|controller|RF_Ra_addr[3]~2_combout ),
	.datad(\process|datapath|RegUnit|Mux13~4_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux13~5 .lut_mask = 16'hCFA0;
defparam \process|datapath|RegUnit|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N14
cycloneive_lcell_comb \process|datapath|RegUnit|Mux13~2 (
// Equation(s):
// \process|datapath|RegUnit|Mux13~2_combout  = (\process|controller|controller|RF_Ra_addr[3]~2_combout  & (((\process|controller|controller|RF_Ra_addr[2]~3_combout )))) # (!\process|controller|controller|RF_Ra_addr[3]~2_combout  & 
// ((\process|controller|controller|RF_Ra_addr[2]~3_combout  & ((\process|datapath|RegUnit|regfile[6][2]~q ))) # (!\process|controller|controller|RF_Ra_addr[2]~3_combout  & (\process|datapath|RegUnit|regfile[2][2]~q ))))

	.dataa(\process|controller|controller|RF_Ra_addr[3]~2_combout ),
	.datab(\process|datapath|RegUnit|regfile[2][2]~q ),
	.datac(\process|controller|controller|RF_Ra_addr[2]~3_combout ),
	.datad(\process|datapath|RegUnit|regfile[6][2]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux13~2 .lut_mask = 16'hF4A4;
defparam \process|datapath|RegUnit|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N14
cycloneive_lcell_comb \process|datapath|RegUnit|Mux13~3 (
// Equation(s):
// \process|datapath|RegUnit|Mux13~3_combout  = (\process|datapath|RegUnit|Mux13~2_combout  & (((\process|datapath|RegUnit|regfile[14][2]~q ) # (!\process|controller|controller|RF_Ra_addr[3]~2_combout )))) # (!\process|datapath|RegUnit|Mux13~2_combout  & 
// (\process|datapath|RegUnit|regfile[10][2]~q  & (\process|controller|controller|RF_Ra_addr[3]~2_combout )))

	.dataa(\process|datapath|RegUnit|regfile[10][2]~q ),
	.datab(\process|datapath|RegUnit|Mux13~2_combout ),
	.datac(\process|controller|controller|RF_Ra_addr[3]~2_combout ),
	.datad(\process|datapath|RegUnit|regfile[14][2]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux13~3 .lut_mask = 16'hEC2C;
defparam \process|datapath|RegUnit|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N8
cycloneive_lcell_comb \process|datapath|RegUnit|Mux13~6 (
// Equation(s):
// \process|datapath|RegUnit|Mux13~6_combout  = (\process|controller|controller|RF_Ra_addr[1]~0_combout  & (((\process|controller|controller|RF_Ra_addr[0]~1_combout ) # (\process|datapath|RegUnit|Mux13~3_combout )))) # 
// (!\process|controller|controller|RF_Ra_addr[1]~0_combout  & (\process|datapath|RegUnit|Mux13~5_combout  & (!\process|controller|controller|RF_Ra_addr[0]~1_combout )))

	.dataa(\process|datapath|RegUnit|Mux13~5_combout ),
	.datab(\process|controller|controller|RF_Ra_addr[1]~0_combout ),
	.datac(\process|controller|controller|RF_Ra_addr[0]~1_combout ),
	.datad(\process|datapath|RegUnit|Mux13~3_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux13~6 .lut_mask = 16'hCEC2;
defparam \process|datapath|RegUnit|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N0
cycloneive_lcell_comb \process|datapath|RegUnit|Mux13~0 (
// Equation(s):
// \process|datapath|RegUnit|Mux13~0_combout  = (\process|controller|controller|RF_Ra_addr[3]~2_combout  & (((\process|datapath|RegUnit|regfile[9][2]~q ) # (\process|controller|controller|RF_Ra_addr[2]~3_combout )))) # 
// (!\process|controller|controller|RF_Ra_addr[3]~2_combout  & (\process|datapath|RegUnit|regfile[1][2]~q  & ((!\process|controller|controller|RF_Ra_addr[2]~3_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[1][2]~q ),
	.datab(\process|controller|controller|RF_Ra_addr[3]~2_combout ),
	.datac(\process|datapath|RegUnit|regfile[9][2]~q ),
	.datad(\process|controller|controller|RF_Ra_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux13~0 .lut_mask = 16'hCCE2;
defparam \process|datapath|RegUnit|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N12
cycloneive_lcell_comb \process|datapath|RegUnit|Mux13~1 (
// Equation(s):
// \process|datapath|RegUnit|Mux13~1_combout  = (\process|datapath|RegUnit|Mux13~0_combout  & ((\process|datapath|RegUnit|regfile[13][2]~q ) # ((!\process|controller|controller|RF_Ra_addr[2]~3_combout )))) # (!\process|datapath|RegUnit|Mux13~0_combout  & 
// (((\process|controller|controller|RF_Ra_addr[2]~3_combout  & \process|datapath|RegUnit|regfile[5][2]~q ))))

	.dataa(\process|datapath|RegUnit|regfile[13][2]~q ),
	.datab(\process|datapath|RegUnit|Mux13~0_combout ),
	.datac(\process|controller|controller|RF_Ra_addr[2]~3_combout ),
	.datad(\process|datapath|RegUnit|regfile[5][2]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux13~1 .lut_mask = 16'hBC8C;
defparam \process|datapath|RegUnit|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N24
cycloneive_lcell_comb \process|datapath|RegUnit|Mux13~7 (
// Equation(s):
// \process|datapath|RegUnit|Mux13~7_combout  = (\process|controller|controller|RF_Ra_addr[3]~2_combout  & (((\process|controller|controller|RF_Ra_addr[2]~3_combout ) # (\process|datapath|RegUnit|regfile[11][2]~q )))) # 
// (!\process|controller|controller|RF_Ra_addr[3]~2_combout  & (\process|datapath|RegUnit|regfile[3][2]~q  & (!\process|controller|controller|RF_Ra_addr[2]~3_combout )))

	.dataa(\process|datapath|RegUnit|regfile[3][2]~q ),
	.datab(\process|controller|controller|RF_Ra_addr[3]~2_combout ),
	.datac(\process|controller|controller|RF_Ra_addr[2]~3_combout ),
	.datad(\process|datapath|RegUnit|regfile[11][2]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux13~7 .lut_mask = 16'hCEC2;
defparam \process|datapath|RegUnit|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N14
cycloneive_lcell_comb \process|datapath|RegUnit|Mux13~8 (
// Equation(s):
// \process|datapath|RegUnit|Mux13~8_combout  = (\process|controller|controller|RF_Ra_addr[2]~3_combout  & ((\process|datapath|RegUnit|Mux13~7_combout  & ((\process|datapath|RegUnit|regfile[15][2]~q ))) # (!\process|datapath|RegUnit|Mux13~7_combout  & 
// (\process|datapath|RegUnit|regfile[7][2]~q )))) # (!\process|controller|controller|RF_Ra_addr[2]~3_combout  & (((\process|datapath|RegUnit|Mux13~7_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[7][2]~q ),
	.datab(\process|datapath|RegUnit|regfile[15][2]~q ),
	.datac(\process|controller|controller|RF_Ra_addr[2]~3_combout ),
	.datad(\process|datapath|RegUnit|Mux13~7_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux13~8 .lut_mask = 16'hCFA0;
defparam \process|datapath|RegUnit|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N10
cycloneive_lcell_comb \process|datapath|RegUnit|Mux13~9 (
// Equation(s):
// \process|datapath|RegUnit|Mux13~9_combout  = (\process|controller|controller|RF_Ra_addr[0]~1_combout  & ((\process|datapath|RegUnit|Mux13~6_combout  & ((\process|datapath|RegUnit|Mux13~8_combout ))) # (!\process|datapath|RegUnit|Mux13~6_combout  & 
// (\process|datapath|RegUnit|Mux13~1_combout )))) # (!\process|controller|controller|RF_Ra_addr[0]~1_combout  & (\process|datapath|RegUnit|Mux13~6_combout ))

	.dataa(\process|controller|controller|RF_Ra_addr[0]~1_combout ),
	.datab(\process|datapath|RegUnit|Mux13~6_combout ),
	.datac(\process|datapath|RegUnit|Mux13~1_combout ),
	.datad(\process|datapath|RegUnit|Mux13~8_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux13~9_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux13~9 .lut_mask = 16'hEC64;
defparam \process|datapath|RegUnit|Mux13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N12
cycloneive_lcell_comb \process|datapath|ALUunit|Add0~68 (
// Equation(s):
// \process|datapath|ALUunit|Add0~68_combout  = (\process|datapath|ALUunit|Add0~31_combout  & ((\process|controller|controller|currentState.SUB~q ) # (\process|controller|controller|currentState.ADD~q )))

	.dataa(gnd),
	.datab(\process|datapath|ALUunit|Add0~31_combout ),
	.datac(\process|controller|controller|currentState.SUB~q ),
	.datad(\process|controller|controller|currentState.ADD~q ),
	.cin(gnd),
	.combout(\process|datapath|ALUunit|Add0~68_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|ALUunit|Add0~68 .lut_mask = 16'hCCC0;
defparam \process|datapath|ALUunit|Add0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N22
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~140 (
// Equation(s):
// \process|datapath|RegUnit|regfile~140_combout  = (\process|controller|controller|WideOr10~combout  & ((\process|controller|controller|WideOr0~0_combout  & ((\process|datapath|ALUunit|Add0~68_combout ))) # (!\process|controller|controller|WideOr0~0_combout 
//  & (\process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_a [1]))))

	.dataa(\process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datab(\process|controller|controller|WideOr10~combout ),
	.datac(\process|controller|controller|WideOr0~0_combout ),
	.datad(\process|datapath|ALUunit|Add0~68_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~140_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~140 .lut_mask = 16'hC808;
defparam \process|datapath|RegUnit|regfile~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N30
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~141 (
// Equation(s):
// \process|datapath|RegUnit|regfile~141_combout  = (\process|controller|controller|RF_W_addr[1]~17_combout  & (((\process|controller|controller|RF_W_addr[0]~16_combout )))) # (!\process|controller|controller|RF_W_addr[1]~17_combout  & 
// ((\process|controller|controller|RF_W_addr[0]~16_combout  & (\process|datapath|RegUnit|regfile[5][1]~q )) # (!\process|controller|controller|RF_W_addr[0]~16_combout  & ((\process|datapath|RegUnit|regfile[4][1]~q )))))

	.dataa(\process|datapath|RegUnit|regfile[5][1]~q ),
	.datab(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datac(\process|datapath|RegUnit|regfile[4][1]~q ),
	.datad(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~141_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~141 .lut_mask = 16'hEE30;
defparam \process|datapath|RegUnit|regfile~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N8
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~142 (
// Equation(s):
// \process|datapath|RegUnit|regfile~142_combout  = (\process|datapath|RegUnit|regfile~141_combout  & (((\process|datapath|RegUnit|regfile[7][1]~q )) # (!\process|controller|controller|RF_W_addr[1]~17_combout ))) # 
// (!\process|datapath|RegUnit|regfile~141_combout  & (\process|controller|controller|RF_W_addr[1]~17_combout  & ((\process|datapath|RegUnit|regfile[6][1]~q ))))

	.dataa(\process|datapath|RegUnit|regfile~141_combout ),
	.datab(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datac(\process|datapath|RegUnit|regfile[7][1]~q ),
	.datad(\process|datapath|RegUnit|regfile[6][1]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~142_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~142 .lut_mask = 16'hE6A2;
defparam \process|datapath|RegUnit|regfile~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N24
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~148 (
// Equation(s):
// \process|datapath|RegUnit|regfile~148_combout  = (\process|controller|controller|RF_W_addr[0]~16_combout  & ((\process|controller|controller|RF_W_addr[1]~17_combout ) # ((\process|datapath|RegUnit|regfile[13][1]~q )))) # 
// (!\process|controller|controller|RF_W_addr[0]~16_combout  & (!\process|controller|controller|RF_W_addr[1]~17_combout  & ((\process|datapath|RegUnit|regfile[12][1]~q ))))

	.dataa(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.datab(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datac(\process|datapath|RegUnit|regfile[13][1]~q ),
	.datad(\process|datapath|RegUnit|regfile[12][1]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~148_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~148 .lut_mask = 16'hB9A8;
defparam \process|datapath|RegUnit|regfile~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N20
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~149 (
// Equation(s):
// \process|datapath|RegUnit|regfile~149_combout  = (\process|controller|controller|RF_W_addr[1]~17_combout  & ((\process|datapath|RegUnit|regfile~148_combout  & (\process|datapath|RegUnit|regfile[15][1]~q )) # (!\process|datapath|RegUnit|regfile~148_combout 
//  & ((\process|datapath|RegUnit|regfile[14][1]~q ))))) # (!\process|controller|controller|RF_W_addr[1]~17_combout  & (((\process|datapath|RegUnit|regfile~148_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[15][1]~q ),
	.datab(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datac(\process|datapath|RegUnit|regfile[14][1]~q ),
	.datad(\process|datapath|RegUnit|regfile~148_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~149_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~149 .lut_mask = 16'hBBC0;
defparam \process|datapath|RegUnit|regfile~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N8
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~145 (
// Equation(s):
// \process|datapath|RegUnit|regfile~145_combout  = (\process|controller|controller|RF_W_addr[0]~16_combout  & (\process|controller|controller|RF_W_addr[1]~17_combout )) # (!\process|controller|controller|RF_W_addr[0]~16_combout  & 
// ((\process|controller|controller|RF_W_addr[1]~17_combout  & (\process|datapath|RegUnit|regfile[2][1]~q )) # (!\process|controller|controller|RF_W_addr[1]~17_combout  & ((\process|datapath|RegUnit|regfile[0][1]~q )))))

	.dataa(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.datab(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datac(\process|datapath|RegUnit|regfile[2][1]~q ),
	.datad(\process|datapath|RegUnit|regfile[0][1]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~145_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~145 .lut_mask = 16'hD9C8;
defparam \process|datapath|RegUnit|regfile~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N26
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~146 (
// Equation(s):
// \process|datapath|RegUnit|regfile~146_combout  = (\process|controller|controller|RF_W_addr[0]~16_combout  & ((\process|datapath|RegUnit|regfile~145_combout  & (\process|datapath|RegUnit|regfile[3][1]~q )) # (!\process|datapath|RegUnit|regfile~145_combout  
// & ((\process|datapath|RegUnit|regfile[1][1]~q ))))) # (!\process|controller|controller|RF_W_addr[0]~16_combout  & (\process|datapath|RegUnit|regfile~145_combout ))

	.dataa(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.datab(\process|datapath|RegUnit|regfile~145_combout ),
	.datac(\process|datapath|RegUnit|regfile[3][1]~q ),
	.datad(\process|datapath|RegUnit|regfile[1][1]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~146_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~146 .lut_mask = 16'hE6C4;
defparam \process|datapath|RegUnit|regfile~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y38_N10
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~143 (
// Equation(s):
// \process|datapath|RegUnit|regfile~143_combout  = (\process|controller|controller|RF_W_addr[1]~17_combout  & ((\process|datapath|RegUnit|regfile[10][1]~q ) # ((\process|controller|controller|RF_W_addr[0]~16_combout )))) # 
// (!\process|controller|controller|RF_W_addr[1]~17_combout  & (((\process|datapath|RegUnit|regfile[8][1]~q  & !\process|controller|controller|RF_W_addr[0]~16_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[10][1]~q ),
	.datab(\process|controller|controller|RF_W_addr[1]~17_combout ),
	.datac(\process|datapath|RegUnit|regfile[8][1]~q ),
	.datad(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~143_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~143 .lut_mask = 16'hCCB8;
defparam \process|datapath|RegUnit|regfile~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N18
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~144 (
// Equation(s):
// \process|datapath|RegUnit|regfile~144_combout  = (\process|controller|controller|RF_W_addr[0]~16_combout  & ((\process|datapath|RegUnit|regfile~143_combout  & ((\process|datapath|RegUnit|regfile[11][1]~q ))) # 
// (!\process|datapath|RegUnit|regfile~143_combout  & (\process|datapath|RegUnit|regfile[9][1]~q )))) # (!\process|controller|controller|RF_W_addr[0]~16_combout  & (((\process|datapath|RegUnit|regfile~143_combout ))))

	.dataa(\process|controller|controller|RF_W_addr[0]~16_combout ),
	.datab(\process|datapath|RegUnit|regfile[9][1]~q ),
	.datac(\process|datapath|RegUnit|regfile[11][1]~q ),
	.datad(\process|datapath|RegUnit|regfile~143_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~144_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~144 .lut_mask = 16'hF588;
defparam \process|datapath|RegUnit|regfile~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N4
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~147 (
// Equation(s):
// \process|datapath|RegUnit|regfile~147_combout  = (\process|controller|controller|RF_W_addr[2]~19_combout  & (((\process|controller|controller|RF_W_addr[3]~18_combout )))) # (!\process|controller|controller|RF_W_addr[2]~19_combout  & 
// ((\process|controller|controller|RF_W_addr[3]~18_combout  & ((\process|datapath|RegUnit|regfile~144_combout ))) # (!\process|controller|controller|RF_W_addr[3]~18_combout  & (\process|datapath|RegUnit|regfile~146_combout ))))

	.dataa(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.datab(\process|datapath|RegUnit|regfile~146_combout ),
	.datac(\process|controller|controller|RF_W_addr[3]~18_combout ),
	.datad(\process|datapath|RegUnit|regfile~144_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~147_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~147 .lut_mask = 16'hF4A4;
defparam \process|datapath|RegUnit|regfile~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N14
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~150 (
// Equation(s):
// \process|datapath|RegUnit|regfile~150_combout  = (\process|datapath|RegUnit|regfile~147_combout  & (((\process|datapath|RegUnit|regfile~149_combout ) # (!\process|controller|controller|RF_W_addr[2]~19_combout )))) # 
// (!\process|datapath|RegUnit|regfile~147_combout  & (\process|datapath|RegUnit|regfile~142_combout  & ((\process|controller|controller|RF_W_addr[2]~19_combout ))))

	.dataa(\process|datapath|RegUnit|regfile~142_combout ),
	.datab(\process|datapath|RegUnit|regfile~149_combout ),
	.datac(\process|datapath|RegUnit|regfile~147_combout ),
	.datad(\process|controller|controller|RF_W_addr[2]~19_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~150_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~150 .lut_mask = 16'hCAF0;
defparam \process|datapath|RegUnit|regfile~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N20
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~151 (
// Equation(s):
// \process|datapath|RegUnit|regfile~151_combout  = (\process|datapath|RegUnit|regfile~140_combout ) # ((!\process|controller|controller|WideOr10~combout  & \process|datapath|RegUnit|regfile~150_combout ))

	.dataa(\process|datapath|RegUnit|regfile~140_combout ),
	.datab(\process|controller|controller|WideOr10~combout ),
	.datac(gnd),
	.datad(\process|datapath|RegUnit|regfile~150_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~151_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~151 .lut_mask = 16'hBBAA;
defparam \process|datapath|RegUnit|regfile~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y35_N13
dffeas \process|datapath|RegUnit|regfile[6][1] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~151_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[6][1] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N24
cycloneive_lcell_comb \process|datapath|RegUnit|Mux14~0 (
// Equation(s):
// \process|datapath|RegUnit|Mux14~0_combout  = (\process|controller|controller|RF_Ra_addr[0]~1_combout  & ((\process|datapath|RegUnit|regfile[5][1]~q ) # ((\process|controller|controller|RF_Ra_addr[1]~0_combout )))) # 
// (!\process|controller|controller|RF_Ra_addr[0]~1_combout  & (((!\process|controller|controller|RF_Ra_addr[1]~0_combout  & \process|datapath|RegUnit|regfile[4][1]~q ))))

	.dataa(\process|controller|controller|RF_Ra_addr[0]~1_combout ),
	.datab(\process|datapath|RegUnit|regfile[5][1]~q ),
	.datac(\process|controller|controller|RF_Ra_addr[1]~0_combout ),
	.datad(\process|datapath|RegUnit|regfile[4][1]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux14~0 .lut_mask = 16'hADA8;
defparam \process|datapath|RegUnit|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N10
cycloneive_lcell_comb \process|datapath|RegUnit|Mux14~1 (
// Equation(s):
// \process|datapath|RegUnit|Mux14~1_combout  = (\process|controller|controller|RF_Ra_addr[1]~0_combout  & ((\process|datapath|RegUnit|Mux14~0_combout  & ((\process|datapath|RegUnit|regfile[7][1]~q ))) # (!\process|datapath|RegUnit|Mux14~0_combout  & 
// (\process|datapath|RegUnit|regfile[6][1]~q )))) # (!\process|controller|controller|RF_Ra_addr[1]~0_combout  & (((\process|datapath|RegUnit|Mux14~0_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[6][1]~q ),
	.datab(\process|controller|controller|RF_Ra_addr[1]~0_combout ),
	.datac(\process|datapath|RegUnit|regfile[7][1]~q ),
	.datad(\process|datapath|RegUnit|Mux14~0_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux14~1 .lut_mask = 16'hF388;
defparam \process|datapath|RegUnit|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N20
cycloneive_lcell_comb \process|datapath|RegUnit|Mux14~2 (
// Equation(s):
// \process|datapath|RegUnit|Mux14~2_combout  = (\process|controller|controller|RF_Ra_addr[0]~1_combout  & (\process|controller|controller|RF_Ra_addr[1]~0_combout )) # (!\process|controller|controller|RF_Ra_addr[0]~1_combout  & 
// ((\process|controller|controller|RF_Ra_addr[1]~0_combout  & (\process|datapath|RegUnit|regfile[10][1]~q )) # (!\process|controller|controller|RF_Ra_addr[1]~0_combout  & ((\process|datapath|RegUnit|regfile[8][1]~q )))))

	.dataa(\process|controller|controller|RF_Ra_addr[0]~1_combout ),
	.datab(\process|controller|controller|RF_Ra_addr[1]~0_combout ),
	.datac(\process|datapath|RegUnit|regfile[10][1]~q ),
	.datad(\process|datapath|RegUnit|regfile[8][1]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux14~2 .lut_mask = 16'hD9C8;
defparam \process|datapath|RegUnit|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N16
cycloneive_lcell_comb \process|datapath|RegUnit|Mux14~3 (
// Equation(s):
// \process|datapath|RegUnit|Mux14~3_combout  = (\process|controller|controller|RF_Ra_addr[0]~1_combout  & ((\process|datapath|RegUnit|Mux14~2_combout  & ((\process|datapath|RegUnit|regfile[11][1]~q ))) # (!\process|datapath|RegUnit|Mux14~2_combout  & 
// (\process|datapath|RegUnit|regfile[9][1]~q )))) # (!\process|controller|controller|RF_Ra_addr[0]~1_combout  & (((\process|datapath|RegUnit|Mux14~2_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[9][1]~q ),
	.datab(\process|controller|controller|RF_Ra_addr[0]~1_combout ),
	.datac(\process|datapath|RegUnit|Mux14~2_combout ),
	.datad(\process|datapath|RegUnit|regfile[11][1]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux14~3 .lut_mask = 16'hF838;
defparam \process|datapath|RegUnit|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N2
cycloneive_lcell_comb \process|datapath|RegUnit|Mux14~4 (
// Equation(s):
// \process|datapath|RegUnit|Mux14~4_combout  = (\process|controller|controller|RF_Ra_addr[0]~1_combout  & (\process|controller|controller|RF_Ra_addr[1]~0_combout )) # (!\process|controller|controller|RF_Ra_addr[0]~1_combout  & 
// ((\process|controller|controller|RF_Ra_addr[1]~0_combout  & (\process|datapath|RegUnit|regfile[2][1]~q )) # (!\process|controller|controller|RF_Ra_addr[1]~0_combout  & ((\process|datapath|RegUnit|regfile[0][1]~q )))))

	.dataa(\process|controller|controller|RF_Ra_addr[0]~1_combout ),
	.datab(\process|controller|controller|RF_Ra_addr[1]~0_combout ),
	.datac(\process|datapath|RegUnit|regfile[2][1]~q ),
	.datad(\process|datapath|RegUnit|regfile[0][1]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux14~4 .lut_mask = 16'hD9C8;
defparam \process|datapath|RegUnit|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N28
cycloneive_lcell_comb \process|datapath|RegUnit|Mux14~5 (
// Equation(s):
// \process|datapath|RegUnit|Mux14~5_combout  = (\process|controller|controller|RF_Ra_addr[0]~1_combout  & ((\process|datapath|RegUnit|Mux14~4_combout  & (\process|datapath|RegUnit|regfile[3][1]~q )) # (!\process|datapath|RegUnit|Mux14~4_combout  & 
// ((\process|datapath|RegUnit|regfile[1][1]~q ))))) # (!\process|controller|controller|RF_Ra_addr[0]~1_combout  & (\process|datapath|RegUnit|Mux14~4_combout ))

	.dataa(\process|controller|controller|RF_Ra_addr[0]~1_combout ),
	.datab(\process|datapath|RegUnit|Mux14~4_combout ),
	.datac(\process|datapath|RegUnit|regfile[3][1]~q ),
	.datad(\process|datapath|RegUnit|regfile[1][1]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux14~5 .lut_mask = 16'hE6C4;
defparam \process|datapath|RegUnit|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N30
cycloneive_lcell_comb \process|datapath|RegUnit|Mux14~6 (
// Equation(s):
// \process|datapath|RegUnit|Mux14~6_combout  = (\process|controller|controller|RF_Ra_addr[2]~3_combout  & (((\process|controller|controller|RF_Ra_addr[3]~2_combout )))) # (!\process|controller|controller|RF_Ra_addr[2]~3_combout  & 
// ((\process|controller|controller|RF_Ra_addr[3]~2_combout  & (\process|datapath|RegUnit|Mux14~3_combout )) # (!\process|controller|controller|RF_Ra_addr[3]~2_combout  & ((\process|datapath|RegUnit|Mux14~5_combout )))))

	.dataa(\process|datapath|RegUnit|Mux14~3_combout ),
	.datab(\process|controller|controller|RF_Ra_addr[2]~3_combout ),
	.datac(\process|controller|controller|RF_Ra_addr[3]~2_combout ),
	.datad(\process|datapath|RegUnit|Mux14~5_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux14~6 .lut_mask = 16'hE3E0;
defparam \process|datapath|RegUnit|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N2
cycloneive_lcell_comb \process|datapath|RegUnit|Mux14~7 (
// Equation(s):
// \process|datapath|RegUnit|Mux14~7_combout  = (\process|controller|controller|RF_Ra_addr[0]~1_combout  & ((\process|datapath|RegUnit|regfile[13][1]~q ) # ((\process|controller|controller|RF_Ra_addr[1]~0_combout )))) # 
// (!\process|controller|controller|RF_Ra_addr[0]~1_combout  & (((\process|datapath|RegUnit|regfile[12][1]~q  & !\process|controller|controller|RF_Ra_addr[1]~0_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[13][1]~q ),
	.datab(\process|datapath|RegUnit|regfile[12][1]~q ),
	.datac(\process|controller|controller|RF_Ra_addr[0]~1_combout ),
	.datad(\process|controller|controller|RF_Ra_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux14~7 .lut_mask = 16'hF0AC;
defparam \process|datapath|RegUnit|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N6
cycloneive_lcell_comb \process|datapath|RegUnit|Mux14~8 (
// Equation(s):
// \process|datapath|RegUnit|Mux14~8_combout  = (\process|controller|controller|RF_Ra_addr[1]~0_combout  & ((\process|datapath|RegUnit|Mux14~7_combout  & ((\process|datapath|RegUnit|regfile[15][1]~q ))) # (!\process|datapath|RegUnit|Mux14~7_combout  & 
// (\process|datapath|RegUnit|regfile[14][1]~q )))) # (!\process|controller|controller|RF_Ra_addr[1]~0_combout  & (((\process|datapath|RegUnit|Mux14~7_combout ))))

	.dataa(\process|controller|controller|RF_Ra_addr[1]~0_combout ),
	.datab(\process|datapath|RegUnit|regfile[14][1]~q ),
	.datac(\process|datapath|RegUnit|regfile[15][1]~q ),
	.datad(\process|datapath|RegUnit|Mux14~7_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux14~8 .lut_mask = 16'hF588;
defparam \process|datapath|RegUnit|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N0
cycloneive_lcell_comb \process|datapath|RegUnit|Mux14~9 (
// Equation(s):
// \process|datapath|RegUnit|Mux14~9_combout  = (\process|controller|controller|RF_Ra_addr[2]~3_combout  & ((\process|datapath|RegUnit|Mux14~6_combout  & ((\process|datapath|RegUnit|Mux14~8_combout ))) # (!\process|datapath|RegUnit|Mux14~6_combout  & 
// (\process|datapath|RegUnit|Mux14~1_combout )))) # (!\process|controller|controller|RF_Ra_addr[2]~3_combout  & (((\process|datapath|RegUnit|Mux14~6_combout ))))

	.dataa(\process|datapath|RegUnit|Mux14~1_combout ),
	.datab(\process|controller|controller|RF_Ra_addr[2]~3_combout ),
	.datac(\process|datapath|RegUnit|Mux14~6_combout ),
	.datad(\process|datapath|RegUnit|Mux14~8_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux14~9_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux14~9 .lut_mask = 16'hF838;
defparam \process|datapath|RegUnit|Mux14~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N2
cycloneive_lcell_comb \process|datapath|ALUunit|Add0~67 (
// Equation(s):
// \process|datapath|ALUunit|Add0~67_combout  = (\process|datapath|ALUunit|Add0~29_combout  & ((\process|controller|controller|currentState.SUB~q ) # (\process|controller|controller|currentState.ADD~q )))

	.dataa(gnd),
	.datab(\process|datapath|ALUunit|Add0~29_combout ),
	.datac(\process|controller|controller|currentState.SUB~q ),
	.datad(\process|controller|controller|currentState.ADD~q ),
	.cin(gnd),
	.combout(\process|datapath|ALUunit|Add0~67_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|ALUunit|Add0~67 .lut_mask = 16'hCCC0;
defparam \process|datapath|ALUunit|Add0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N0
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~152 (
// Equation(s):
// \process|datapath|RegUnit|regfile~152_combout  = (\process|controller|controller|WideOr10~combout  & ((\process|controller|controller|WideOr0~0_combout  & ((\process|datapath|ALUunit|Add0~67_combout ))) # (!\process|controller|controller|WideOr0~0_combout 
//  & (\process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_a [0]))))

	.dataa(\process|controller|controller|WideOr0~0_combout ),
	.datab(\process|controller|controller|WideOr10~combout ),
	.datac(\process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datad(\process|datapath|ALUunit|Add0~67_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~152_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~152 .lut_mask = 16'hC840;
defparam \process|datapath|RegUnit|regfile~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N6
cycloneive_lcell_comb \process|datapath|RegUnit|regfile~163 (
// Equation(s):
// \process|datapath|RegUnit|regfile~163_combout  = (\process|datapath|RegUnit|regfile~152_combout ) # ((!\process|controller|controller|WideOr10~combout  & \process|datapath|RegUnit|regfile~162_combout ))

	.dataa(\process|controller|controller|WideOr10~combout ),
	.datab(\process|datapath|RegUnit|regfile~162_combout ),
	.datac(gnd),
	.datad(\process|datapath|RegUnit|regfile~152_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|regfile~163_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile~163 .lut_mask = 16'hFF44;
defparam \process|datapath|RegUnit|regfile~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y35_N13
dffeas \process|datapath|RegUnit|regfile[11][0] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\process|datapath|RegUnit|regfile~163_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process|datapath|RegUnit|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RegUnit|regfile[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RegUnit|regfile[11][0] .is_wysiwyg = "true";
defparam \process|datapath|RegUnit|regfile[11][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N0
cycloneive_lcell_comb \process|datapath|RegUnit|Mux15~7 (
// Equation(s):
// \process|datapath|RegUnit|Mux15~7_combout  = (\process|controller|controller|RF_Ra_addr[3]~2_combout  & (((\process|controller|controller|RF_Ra_addr[2]~3_combout )))) # (!\process|controller|controller|RF_Ra_addr[3]~2_combout  & 
// ((\process|controller|controller|RF_Ra_addr[2]~3_combout  & (\process|datapath|RegUnit|regfile[7][0]~q )) # (!\process|controller|controller|RF_Ra_addr[2]~3_combout  & ((\process|datapath|RegUnit|regfile[3][0]~q )))))

	.dataa(\process|datapath|RegUnit|regfile[7][0]~q ),
	.datab(\process|controller|controller|RF_Ra_addr[3]~2_combout ),
	.datac(\process|datapath|RegUnit|regfile[3][0]~q ),
	.datad(\process|controller|controller|RF_Ra_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux15~7 .lut_mask = 16'hEE30;
defparam \process|datapath|RegUnit|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N12
cycloneive_lcell_comb \process|datapath|RegUnit|Mux15~8 (
// Equation(s):
// \process|datapath|RegUnit|Mux15~8_combout  = (\process|controller|controller|RF_Ra_addr[3]~2_combout  & ((\process|datapath|RegUnit|Mux15~7_combout  & ((\process|datapath|RegUnit|regfile[15][0]~q ))) # (!\process|datapath|RegUnit|Mux15~7_combout  & 
// (\process|datapath|RegUnit|regfile[11][0]~q )))) # (!\process|controller|controller|RF_Ra_addr[3]~2_combout  & (((\process|datapath|RegUnit|Mux15~7_combout ))))

	.dataa(\process|datapath|RegUnit|regfile[11][0]~q ),
	.datab(\process|controller|controller|RF_Ra_addr[3]~2_combout ),
	.datac(\process|datapath|RegUnit|Mux15~7_combout ),
	.datad(\process|datapath|RegUnit|regfile[15][0]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux15~8 .lut_mask = 16'hF838;
defparam \process|datapath|RegUnit|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N30
cycloneive_lcell_comb \process|datapath|RegUnit|Mux15~4 (
// Equation(s):
// \process|datapath|RegUnit|Mux15~4_combout  = (\process|controller|controller|RF_Ra_addr[3]~2_combout  & ((\process|datapath|RegUnit|regfile[8][0]~q ) # ((\process|controller|controller|RF_Ra_addr[2]~3_combout )))) # 
// (!\process|controller|controller|RF_Ra_addr[3]~2_combout  & (((!\process|controller|controller|RF_Ra_addr[2]~3_combout  & \process|datapath|RegUnit|regfile[0][0]~q ))))

	.dataa(\process|controller|controller|RF_Ra_addr[3]~2_combout ),
	.datab(\process|datapath|RegUnit|regfile[8][0]~q ),
	.datac(\process|controller|controller|RF_Ra_addr[2]~3_combout ),
	.datad(\process|datapath|RegUnit|regfile[0][0]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux15~4 .lut_mask = 16'hADA8;
defparam \process|datapath|RegUnit|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N2
cycloneive_lcell_comb \process|datapath|RegUnit|Mux15~5 (
// Equation(s):
// \process|datapath|RegUnit|Mux15~5_combout  = (\process|controller|controller|RF_Ra_addr[2]~3_combout  & ((\process|datapath|RegUnit|Mux15~4_combout  & ((\process|datapath|RegUnit|regfile[12][0]~q ))) # (!\process|datapath|RegUnit|Mux15~4_combout  & 
// (\process|datapath|RegUnit|regfile[4][0]~q )))) # (!\process|controller|controller|RF_Ra_addr[2]~3_combout  & (\process|datapath|RegUnit|Mux15~4_combout ))

	.dataa(\process|controller|controller|RF_Ra_addr[2]~3_combout ),
	.datab(\process|datapath|RegUnit|Mux15~4_combout ),
	.datac(\process|datapath|RegUnit|regfile[4][0]~q ),
	.datad(\process|datapath|RegUnit|regfile[12][0]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux15~5 .lut_mask = 16'hEC64;
defparam \process|datapath|RegUnit|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N26
cycloneive_lcell_comb \process|datapath|RegUnit|Mux15~2 (
// Equation(s):
// \process|datapath|RegUnit|Mux15~2_combout  = (\process|controller|controller|RF_Ra_addr[2]~3_combout  & ((\process|datapath|RegUnit|regfile[5][0]~q ) # ((\process|controller|controller|RF_Ra_addr[3]~2_combout )))) # 
// (!\process|controller|controller|RF_Ra_addr[2]~3_combout  & (((!\process|controller|controller|RF_Ra_addr[3]~2_combout  & \process|datapath|RegUnit|regfile[1][0]~q ))))

	.dataa(\process|datapath|RegUnit|regfile[5][0]~q ),
	.datab(\process|controller|controller|RF_Ra_addr[2]~3_combout ),
	.datac(\process|controller|controller|RF_Ra_addr[3]~2_combout ),
	.datad(\process|datapath|RegUnit|regfile[1][0]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux15~2 .lut_mask = 16'hCBC8;
defparam \process|datapath|RegUnit|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N4
cycloneive_lcell_comb \process|datapath|RegUnit|Mux15~3 (
// Equation(s):
// \process|datapath|RegUnit|Mux15~3_combout  = (\process|controller|controller|RF_Ra_addr[3]~2_combout  & ((\process|datapath|RegUnit|Mux15~2_combout  & (\process|datapath|RegUnit|regfile[13][0]~q )) # (!\process|datapath|RegUnit|Mux15~2_combout  & 
// ((\process|datapath|RegUnit|regfile[9][0]~q ))))) # (!\process|controller|controller|RF_Ra_addr[3]~2_combout  & (((\process|datapath|RegUnit|Mux15~2_combout ))))

	.dataa(\process|controller|controller|RF_Ra_addr[3]~2_combout ),
	.datab(\process|datapath|RegUnit|regfile[13][0]~q ),
	.datac(\process|datapath|RegUnit|regfile[9][0]~q ),
	.datad(\process|datapath|RegUnit|Mux15~2_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux15~3 .lut_mask = 16'hDDA0;
defparam \process|datapath|RegUnit|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N26
cycloneive_lcell_comb \process|datapath|RegUnit|Mux15~6 (
// Equation(s):
// \process|datapath|RegUnit|Mux15~6_combout  = (\process|controller|controller|RF_Ra_addr[1]~0_combout  & (((\process|controller|controller|RF_Ra_addr[0]~1_combout )))) # (!\process|controller|controller|RF_Ra_addr[1]~0_combout  & 
// ((\process|controller|controller|RF_Ra_addr[0]~1_combout  & ((\process|datapath|RegUnit|Mux15~3_combout ))) # (!\process|controller|controller|RF_Ra_addr[0]~1_combout  & (\process|datapath|RegUnit|Mux15~5_combout ))))

	.dataa(\process|datapath|RegUnit|Mux15~5_combout ),
	.datab(\process|controller|controller|RF_Ra_addr[1]~0_combout ),
	.datac(\process|controller|controller|RF_Ra_addr[0]~1_combout ),
	.datad(\process|datapath|RegUnit|Mux15~3_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux15~6 .lut_mask = 16'hF2C2;
defparam \process|datapath|RegUnit|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N10
cycloneive_lcell_comb \process|datapath|RegUnit|Mux15~0 (
// Equation(s):
// \process|datapath|RegUnit|Mux15~0_combout  = (\process|controller|controller|RF_Ra_addr[3]~2_combout  & ((\process|datapath|RegUnit|regfile[10][0]~q ) # ((\process|controller|controller|RF_Ra_addr[2]~3_combout )))) # 
// (!\process|controller|controller|RF_Ra_addr[3]~2_combout  & (((!\process|controller|controller|RF_Ra_addr[2]~3_combout  & \process|datapath|RegUnit|regfile[2][0]~q ))))

	.dataa(\process|controller|controller|RF_Ra_addr[3]~2_combout ),
	.datab(\process|datapath|RegUnit|regfile[10][0]~q ),
	.datac(\process|controller|controller|RF_Ra_addr[2]~3_combout ),
	.datad(\process|datapath|RegUnit|regfile[2][0]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux15~0 .lut_mask = 16'hADA8;
defparam \process|datapath|RegUnit|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N6
cycloneive_lcell_comb \process|datapath|RegUnit|Mux15~1 (
// Equation(s):
// \process|datapath|RegUnit|Mux15~1_combout  = (\process|datapath|RegUnit|Mux15~0_combout  & (((\process|datapath|RegUnit|regfile[14][0]~q )) # (!\process|controller|controller|RF_Ra_addr[2]~3_combout ))) # (!\process|datapath|RegUnit|Mux15~0_combout  & 
// (\process|controller|controller|RF_Ra_addr[2]~3_combout  & ((\process|datapath|RegUnit|regfile[6][0]~q ))))

	.dataa(\process|datapath|RegUnit|Mux15~0_combout ),
	.datab(\process|controller|controller|RF_Ra_addr[2]~3_combout ),
	.datac(\process|datapath|RegUnit|regfile[14][0]~q ),
	.datad(\process|datapath|RegUnit|regfile[6][0]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux15~1 .lut_mask = 16'hE6A2;
defparam \process|datapath|RegUnit|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N22
cycloneive_lcell_comb \process|datapath|RegUnit|Mux15~9 (
// Equation(s):
// \process|datapath|RegUnit|Mux15~9_combout  = (\process|controller|controller|RF_Ra_addr[1]~0_combout  & ((\process|datapath|RegUnit|Mux15~6_combout  & (\process|datapath|RegUnit|Mux15~8_combout )) # (!\process|datapath|RegUnit|Mux15~6_combout  & 
// ((\process|datapath|RegUnit|Mux15~1_combout ))))) # (!\process|controller|controller|RF_Ra_addr[1]~0_combout  & (((\process|datapath|RegUnit|Mux15~6_combout ))))

	.dataa(\process|datapath|RegUnit|Mux15~8_combout ),
	.datab(\process|controller|controller|RF_Ra_addr[1]~0_combout ),
	.datac(\process|datapath|RegUnit|Mux15~6_combout ),
	.datad(\process|datapath|RegUnit|Mux15~1_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux15~9_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux15~9 .lut_mask = 16'hBCB0;
defparam \process|datapath|RegUnit|Mux15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N8
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(\process|datapath|RAMunit|altsyncram_component|auto_generated|altsyncram1|q_b [0]),
	.datab(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hB8B8;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N9
dffeas \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N24
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datac(gnd),
	.datad(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.cin(gnd),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 16'hEE00;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N14
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal .lut_mask = 16'hA0A0;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N18
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7 (
	.dataa(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ),
	.datab(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datad(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7 .lut_mask = 16'h0310;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N26
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cin(gnd),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~4 .lut_mask = 16'hF4F0;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y40_N19
dffeas \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N16
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2 (
	.dataa(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datab(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datac(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2 .lut_mask = 16'h060C;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N28
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3 (
	.dataa(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datab(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2_combout ),
	.datac(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ),
	.datad(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3 .lut_mask = 16'h8CCC;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y40_N29
dffeas \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N30
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(gnd),
	.datab(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datac(gnd),
	.datad(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 16'hCC00;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N22
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5 (
	.dataa(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ),
	.datab(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datad(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5 .lut_mask = 16'h0103;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y40_N23
dffeas \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N6
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8 (
	.dataa(gnd),
	.datab(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datac(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datad(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8 .lut_mask = 16'hFC00;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N0
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~6 (
	.dataa(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8_combout ),
	.datab(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datad(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~6_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~6 .lut_mask = 16'h1230;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y40_N1
dffeas \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N12
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 (
	.dataa(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datab(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datac(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datad(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .lut_mask = 16'h0580;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N20
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datab(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datac(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datad(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 16'h0001;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N4
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 16'h7000;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N24
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cin(gnd),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2 .lut_mask = 16'hFEF0;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y40_N5
dffeas \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N10
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'h40C0;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y40_N11
dffeas \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N2
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datac(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.cin(gnd),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 16'h0E04;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y40_N3
dffeas \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N8
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 (
	.dataa(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ),
	.datab(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [1]),
	.cin(gnd),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .lut_mask = 16'h3202;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y40_N9
dffeas \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N12
cycloneive_lcell_comb \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2 (
	.dataa(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.datab(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.datac(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.cin(gnd),
	.combout(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2 .lut_mask = 16'hF0EE;
defparam \process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N10
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hB8B8;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y41_N11
dffeas \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8 .lut_mask = 16'hF0CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y42_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7 .lut_mask = 16'hACAC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y43_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N26
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 (
	.dataa(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .lut_mask = 16'h0002;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N26
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal .lut_mask = 16'hAA00;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N14
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7 (
	.dataa(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datab(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datac(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7 .lut_mask = 16'h060C;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N10
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datad(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4 .lut_mask = 16'h0FFF;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N0
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5 (
	.dataa(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datac(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datad(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4_combout ),
	.cin(gnd),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5 .lut_mask = 16'h5004;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N12
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|no_name_gen~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|no_name_gen~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|no_name_gen~0 .lut_mask = 16'h0A08;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|no_name_gen~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N30
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|no_name_gen~0_combout ),
	.cin(gnd),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~10 .lut_mask = 16'hB3A0;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y43_N1
dffeas \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N4
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8 (
	.dataa(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datab(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7_combout ),
	.datac(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datad(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8 .lut_mask = 16'h4CCC;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y43_N5
dffeas \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N28
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~6 (
	.dataa(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datab(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datac(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datad(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~6 .lut_mask = 16'hDFFF;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N2
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~6_combout ),
	.datac(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~11_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~11 .lut_mask = 16'h040C;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y43_N3
dffeas \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N6
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9 (
	.dataa(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datac(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datad(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~6_combout ),
	.cin(gnd),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9 .lut_mask = 16'h1400;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y43_N7
dffeas \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N18
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datab(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datac(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datad(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 16'h0040;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N8
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~9 (
	.dataa(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cin(gnd),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~9 .lut_mask = 16'h4540;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N20
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|no_name_gen~0_combout ),
	.cin(gnd),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~10 .lut_mask = 16'hFFA0;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y43_N9
dffeas \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N16
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(gnd),
	.datad(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [3]),
	.cin(gnd),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'hCC00;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N22
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ),
	.datac(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.datad(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|no_name_gen~0_combout ),
	.cin(gnd),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 16'h4450;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y43_N23
dffeas \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N24
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datab(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datac(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datad(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 16'h0001;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N14
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cin(gnd),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 16'h4540;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y43_N15
dffeas \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N8
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2 (
	.dataa(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datab(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datac(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datad(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2 .lut_mask = 16'h4002;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N24
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [1]),
	.datac(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 16'h4450;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y43_N25
dffeas \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N0
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.cin(gnd),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 16'hFC00;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N12
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2 (
	.dataa(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.datab(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [0]),
	.datac(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2 .lut_mask = 16'hCCFA;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(\process|datapath|RAMunit|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ),
	.datad(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 16'hE2C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 16'h00AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y40_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 16'hFFAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y40_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 16'h00AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y40_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y41_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y42_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 .lut_mask = 16'h33CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y42_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 .lut_mask = 16'h3C3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~23 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~23 .lut_mask = 16'hCECC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y42_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y42_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 .lut_mask = 16'hA50A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y42_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y42_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 .lut_mask = 16'h3C3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y42_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y42_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 .lut_mask = 16'hF00F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y42_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y42_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~13 .lut_mask = 16'hFEFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y42_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~22 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~13_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~22 .lut_mask = 16'hDC50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y42_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y42_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .lut_mask = 16'h0108;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y42_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .lut_mask = 16'h0C30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y42_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .lut_mask = 16'h666D;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y42_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .lut_mask = 16'h0002;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y42_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 .lut_mask = 16'hCECC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~13 .lut_mask = 16'hEEEC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y42_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y42_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .lut_mask = 16'h0050;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y42_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .lut_mask = 16'h5450;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y42_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y42_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .lut_mask = 16'h3230;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y42_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y42_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .lut_mask = 16'h3022;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y42_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .lut_mask = 16'hB9A8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 .lut_mask = 16'h55AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~14 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13 .lut_mask = 16'h3CCF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~14 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15 .lut_mask = 16'hA505;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12 .lut_mask = 16'hECA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17 .lut_mask = 16'h0FF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y41_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11 .lut_mask = 16'hFFFE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19 .lut_mask = 16'hCD05;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 .lut_mask = 16'hC303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y41_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y41_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .lut_mask = 16'h2BE1;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .lut_mask = 16'h2000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2 .lut_mask = 16'hA0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y41_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y41_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y41_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y41_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 16'h4040;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y41_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .lut_mask = 16'hF0CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .lut_mask = 16'h0300;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .lut_mask = 16'h7FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .lut_mask = 16'hAA00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .lut_mask = 16'hCCAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .lut_mask = 16'h6C46;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y41_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .lut_mask = 16'hF0CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .lut_mask = 16'hFBFE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .lut_mask = 16'h33AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .lut_mask = 16'h7582;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y41_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .lut_mask = 16'hF0CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .lut_mask = 16'h0501;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .lut_mask = 16'hCCAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 .lut_mask = 16'h03FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y41_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 .lut_mask = 16'hE4A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17 .lut_mask = 16'h0400;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .lut_mask = 16'hCCAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 16'h5F5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .lut_mask = 16'hAAA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y41_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y41_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y41_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y41_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .lut_mask = 16'h3C30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .lut_mask = 16'h2002;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 .lut_mask = 16'hEEE0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 16'h8C00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .lut_mask = 16'hDDDC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y41_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneive_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 16'hE0E0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y42_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N28
cycloneive_lcell_comb \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h0080;
defparam \process|controller|ROM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N10
cycloneive_lcell_comb \process|controller|controller|RF_Rb_addr[2]~3 (
// Equation(s):
// \process|controller|controller|RF_Rb_addr[2]~3_combout  = (\process|controller|instrucReg|outData [6] & ((\process|controller|controller|currentState.SUB~q ) # (\process|controller|controller|currentState.ADD~q )))

	.dataa(\process|controller|instrucReg|outData [6]),
	.datab(gnd),
	.datac(\process|controller|controller|currentState.SUB~q ),
	.datad(\process|controller|controller|currentState.ADD~q ),
	.cin(gnd),
	.combout(\process|controller|controller|RF_Rb_addr[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|controller|RF_Rb_addr[2]~3 .lut_mask = 16'hAAA0;
defparam \process|controller|controller|RF_Rb_addr[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N14
cycloneive_lcell_comb \process|datapath|RegUnit|Mux16~7 (
// Equation(s):
// \process|datapath|RegUnit|Mux16~7_combout  = (\process|controller|controller|RF_Rb_addr[3]~2_combout  & (((\process|controller|controller|RF_Rb_addr[2]~3_combout ) # (\process|datapath|RegUnit|regfile[11][15]~q )))) # 
// (!\process|controller|controller|RF_Rb_addr[3]~2_combout  & (\process|datapath|RegUnit|regfile[3][15]~q  & (!\process|controller|controller|RF_Rb_addr[2]~3_combout )))

	.dataa(\process|datapath|RegUnit|regfile[3][15]~q ),
	.datab(\process|controller|controller|RF_Rb_addr[3]~2_combout ),
	.datac(\process|controller|controller|RF_Rb_addr[2]~3_combout ),
	.datad(\process|datapath|RegUnit|regfile[11][15]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux16~7_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux16~7 .lut_mask = 16'hCEC2;
defparam \process|datapath|RegUnit|Mux16~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N6
cycloneive_lcell_comb \process|datapath|RegUnit|Mux16~8 (
// Equation(s):
// \process|datapath|RegUnit|Mux16~8_combout  = (\process|controller|controller|RF_Rb_addr[2]~3_combout  & ((\process|datapath|RegUnit|Mux16~7_combout  & ((\process|datapath|RegUnit|regfile[15][15]~q ))) # (!\process|datapath|RegUnit|Mux16~7_combout  & 
// (\process|datapath|RegUnit|regfile[7][15]~q )))) # (!\process|controller|controller|RF_Rb_addr[2]~3_combout  & (((\process|datapath|RegUnit|Mux16~7_combout ))))

	.dataa(\process|controller|controller|RF_Rb_addr[2]~3_combout ),
	.datab(\process|datapath|RegUnit|regfile[7][15]~q ),
	.datac(\process|datapath|RegUnit|regfile[15][15]~q ),
	.datad(\process|datapath|RegUnit|Mux16~7_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux16~8_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux16~8 .lut_mask = 16'hF588;
defparam \process|datapath|RegUnit|Mux16~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y37_N12
cycloneive_lcell_comb \process|datapath|RegUnit|Mux16~2 (
// Equation(s):
// \process|datapath|RegUnit|Mux16~2_combout  = (\process|controller|controller|RF_Rb_addr[3]~2_combout  & (\process|controller|controller|RF_Rb_addr[2]~3_combout )) # (!\process|controller|controller|RF_Rb_addr[3]~2_combout  & 
// ((\process|controller|controller|RF_Rb_addr[2]~3_combout  & (\process|datapath|RegUnit|regfile[6][15]~q )) # (!\process|controller|controller|RF_Rb_addr[2]~3_combout  & ((\process|datapath|RegUnit|regfile[2][15]~q )))))

	.dataa(\process|controller|controller|RF_Rb_addr[3]~2_combout ),
	.datab(\process|controller|controller|RF_Rb_addr[2]~3_combout ),
	.datac(\process|datapath|RegUnit|regfile[6][15]~q ),
	.datad(\process|datapath|RegUnit|regfile[2][15]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux16~2 .lut_mask = 16'hD9C8;
defparam \process|datapath|RegUnit|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N26
cycloneive_lcell_comb \process|datapath|RegUnit|Mux16~3 (
// Equation(s):
// \process|datapath|RegUnit|Mux16~3_combout  = (\process|controller|controller|RF_Rb_addr[3]~2_combout  & ((\process|datapath|RegUnit|Mux16~2_combout  & ((\process|datapath|RegUnit|regfile[14][15]~q ))) # (!\process|datapath|RegUnit|Mux16~2_combout  & 
// (\process|datapath|RegUnit|regfile[10][15]~q )))) # (!\process|controller|controller|RF_Rb_addr[3]~2_combout  & (\process|datapath|RegUnit|Mux16~2_combout ))

	.dataa(\process|controller|controller|RF_Rb_addr[3]~2_combout ),
	.datab(\process|datapath|RegUnit|Mux16~2_combout ),
	.datac(\process|datapath|RegUnit|regfile[10][15]~q ),
	.datad(\process|datapath|RegUnit|regfile[14][15]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux16~3 .lut_mask = 16'hEC64;
defparam \process|datapath|RegUnit|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N10
cycloneive_lcell_comb \process|datapath|RegUnit|Mux16~4 (
// Equation(s):
// \process|datapath|RegUnit|Mux16~4_combout  = (\process|controller|controller|RF_Rb_addr[2]~3_combout  & ((\process|controller|controller|RF_Rb_addr[3]~2_combout ) # ((\process|datapath|RegUnit|regfile[4][15]~q )))) # 
// (!\process|controller|controller|RF_Rb_addr[2]~3_combout  & (!\process|controller|controller|RF_Rb_addr[3]~2_combout  & ((\process|datapath|RegUnit|regfile[0][15]~q ))))

	.dataa(\process|controller|controller|RF_Rb_addr[2]~3_combout ),
	.datab(\process|controller|controller|RF_Rb_addr[3]~2_combout ),
	.datac(\process|datapath|RegUnit|regfile[4][15]~q ),
	.datad(\process|datapath|RegUnit|regfile[0][15]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux16~4 .lut_mask = 16'hB9A8;
defparam \process|datapath|RegUnit|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N0
cycloneive_lcell_comb \process|datapath|RegUnit|Mux16~5 (
// Equation(s):
// \process|datapath|RegUnit|Mux16~5_combout  = (\process|datapath|RegUnit|Mux16~4_combout  & (((\process|datapath|RegUnit|regfile[12][15]~q )) # (!\process|controller|controller|RF_Rb_addr[3]~2_combout ))) # (!\process|datapath|RegUnit|Mux16~4_combout  & 
// (\process|controller|controller|RF_Rb_addr[3]~2_combout  & (\process|datapath|RegUnit|regfile[8][15]~q )))

	.dataa(\process|datapath|RegUnit|Mux16~4_combout ),
	.datab(\process|controller|controller|RF_Rb_addr[3]~2_combout ),
	.datac(\process|datapath|RegUnit|regfile[8][15]~q ),
	.datad(\process|datapath|RegUnit|regfile[12][15]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux16~5 .lut_mask = 16'hEA62;
defparam \process|datapath|RegUnit|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N2
cycloneive_lcell_comb \process|datapath|RegUnit|Mux16~6 (
// Equation(s):
// \process|datapath|RegUnit|Mux16~6_combout  = (\process|controller|controller|RF_Rb_addr[0]~1_combout  & (((\process|controller|controller|RF_Rb_addr[1]~0_combout )))) # (!\process|controller|controller|RF_Rb_addr[0]~1_combout  & 
// ((\process|controller|controller|RF_Rb_addr[1]~0_combout  & (\process|datapath|RegUnit|Mux16~3_combout )) # (!\process|controller|controller|RF_Rb_addr[1]~0_combout  & ((\process|datapath|RegUnit|Mux16~5_combout )))))

	.dataa(\process|controller|controller|RF_Rb_addr[0]~1_combout ),
	.datab(\process|datapath|RegUnit|Mux16~3_combout ),
	.datac(\process|datapath|RegUnit|Mux16~5_combout ),
	.datad(\process|controller|controller|RF_Rb_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux16~6 .lut_mask = 16'hEE50;
defparam \process|datapath|RegUnit|Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N14
cycloneive_lcell_comb \process|datapath|RegUnit|Mux16~0 (
// Equation(s):
// \process|datapath|RegUnit|Mux16~0_combout  = (\process|controller|controller|RF_Rb_addr[3]~2_combout  & (((\process|controller|controller|RF_Rb_addr[2]~3_combout ) # (\process|datapath|RegUnit|regfile[9][15]~q )))) # 
// (!\process|controller|controller|RF_Rb_addr[3]~2_combout  & (\process|datapath|RegUnit|regfile[1][15]~q  & (!\process|controller|controller|RF_Rb_addr[2]~3_combout )))

	.dataa(\process|datapath|RegUnit|regfile[1][15]~q ),
	.datab(\process|controller|controller|RF_Rb_addr[3]~2_combout ),
	.datac(\process|controller|controller|RF_Rb_addr[2]~3_combout ),
	.datad(\process|datapath|RegUnit|regfile[9][15]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux16~0 .lut_mask = 16'hCEC2;
defparam \process|datapath|RegUnit|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N24
cycloneive_lcell_comb \process|datapath|RegUnit|Mux16~1 (
// Equation(s):
// \process|datapath|RegUnit|Mux16~1_combout  = (\process|datapath|RegUnit|Mux16~0_combout  & (((\process|datapath|RegUnit|regfile[13][15]~q ) # (!\process|controller|controller|RF_Rb_addr[2]~3_combout )))) # (!\process|datapath|RegUnit|Mux16~0_combout  & 
// (\process|datapath|RegUnit|regfile[5][15]~q  & (\process|controller|controller|RF_Rb_addr[2]~3_combout )))

	.dataa(\process|datapath|RegUnit|regfile[5][15]~q ),
	.datab(\process|datapath|RegUnit|Mux16~0_combout ),
	.datac(\process|controller|controller|RF_Rb_addr[2]~3_combout ),
	.datad(\process|datapath|RegUnit|regfile[13][15]~q ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux16~1 .lut_mask = 16'hEC2C;
defparam \process|datapath|RegUnit|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N28
cycloneive_lcell_comb \process|datapath|RegUnit|Mux16~9 (
// Equation(s):
// \process|datapath|RegUnit|Mux16~9_combout  = (\process|datapath|RegUnit|Mux16~6_combout  & ((\process|datapath|RegUnit|Mux16~8_combout ) # ((!\process|controller|controller|RF_Rb_addr[0]~1_combout )))) # (!\process|datapath|RegUnit|Mux16~6_combout  & 
// (((\process|datapath|RegUnit|Mux16~1_combout  & \process|controller|controller|RF_Rb_addr[0]~1_combout ))))

	.dataa(\process|datapath|RegUnit|Mux16~8_combout ),
	.datab(\process|datapath|RegUnit|Mux16~6_combout ),
	.datac(\process|datapath|RegUnit|Mux16~1_combout ),
	.datad(\process|controller|controller|RF_Rb_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\process|datapath|RegUnit|Mux16~9_combout ),
	.cout());
// synopsys translate_off
defparam \process|datapath|RegUnit|Mux16~9 .lut_mask = 16'hB8CC;
defparam \process|datapath|RegUnit|Mux16~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N18
cycloneive_lcell_comb \multiplexer|Selector15~0 (
// Equation(s):
// \multiplexer|Selector15~0_combout  = (!\process|controller|controller|WideOr9~0_combout  & (!\SW[17]~input_o  & (\SW[16]~input_o  & \SW[15]~input_o )))

	.dataa(\process|controller|controller|WideOr9~0_combout ),
	.datab(\SW[17]~input_o ),
	.datac(\SW[16]~input_o ),
	.datad(\SW[15]~input_o ),
	.cin(gnd),
	.combout(\multiplexer|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer|Selector15~0 .lut_mask = 16'h1000;
defparam \multiplexer|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N16
cycloneive_lcell_comb \multiplexer|Selector15~1 (
// Equation(s):
// \multiplexer|Selector15~1_combout  = (!\SW[17]~input_o  & (!\SW[16]~input_o  & \SW[15]~input_o ))

	.dataa(\SW[17]~input_o ),
	.datab(\SW[16]~input_o ),
	.datac(\SW[15]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\multiplexer|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer|Selector15~1 .lut_mask = 16'h1010;
defparam \multiplexer|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N24
cycloneive_lcell_comb \multiplexer|Selector15~2 (
// Equation(s):
// \multiplexer|Selector15~2_combout  = (\multiplexer|Selector15~0_combout  & ((\process|datapath|ALUunit|Add0~62_combout ) # ((\multiplexer|Selector15~1_combout  & \process|datapath|RegUnit|Mux0~9_combout )))) # (!\multiplexer|Selector15~0_combout  & 
// (\multiplexer|Selector15~1_combout  & (\process|datapath|RegUnit|Mux0~9_combout )))

	.dataa(\multiplexer|Selector15~0_combout ),
	.datab(\multiplexer|Selector15~1_combout ),
	.datac(\process|datapath|RegUnit|Mux0~9_combout ),
	.datad(\process|datapath|ALUunit|Add0~62_combout ),
	.cin(gnd),
	.combout(\multiplexer|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer|Selector15~2 .lut_mask = 16'hEAC0;
defparam \multiplexer|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N10
cycloneive_lcell_comb \multiplexer|Selector15~4 (
// Equation(s):
// \multiplexer|Selector15~4_combout  = (\multiplexer|Selector15~2_combout ) # ((\multiplexer|Selector15~3_combout  & \process|datapath|RegUnit|Mux16~9_combout ))

	.dataa(gnd),
	.datab(\multiplexer|Selector15~3_combout ),
	.datac(\process|datapath|RegUnit|Mux16~9_combout ),
	.datad(\multiplexer|Selector15~2_combout ),
	.cin(gnd),
	.combout(\multiplexer|Selector15~4_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer|Selector15~4 .lut_mask = 16'hFFC0;
defparam \multiplexer|Selector15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N12
cycloneive_lcell_comb \multiplexer|Selector12~0 (
// Equation(s):
// \multiplexer|Selector12~0_combout  = (\SW[15]~input_o  & ((\process|datapath|RegUnit|Mux3~9_combout ) # ((\SW[16]~input_o )))) # (!\SW[15]~input_o  & (((!\SW[16]~input_o  & \process|controller|counter|Addr [4]))))

	.dataa(\SW[15]~input_o ),
	.datab(\process|datapath|RegUnit|Mux3~9_combout ),
	.datac(\SW[16]~input_o ),
	.datad(\process|controller|counter|Addr [4]),
	.cin(gnd),
	.combout(\multiplexer|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer|Selector12~0 .lut_mask = 16'hADA8;
defparam \multiplexer|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N28
cycloneive_lcell_comb \multiplexer|Selector12~1 (
// Equation(s):
// \multiplexer|Selector12~1_combout  = (\multiplexer|Selector12~0_combout  & (!\process|controller|controller|WideOr9~0_combout  & (\process|datapath|ALUunit|Add0~53_combout ))) # (!\multiplexer|Selector12~0_combout  & 
// (((\process|datapath|RegUnit|Mux19~9_combout ))))

	.dataa(\multiplexer|Selector12~0_combout ),
	.datab(\process|controller|controller|WideOr9~0_combout ),
	.datac(\process|datapath|ALUunit|Add0~53_combout ),
	.datad(\process|datapath|RegUnit|Mux19~9_combout ),
	.cin(gnd),
	.combout(\multiplexer|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer|Selector12~1 .lut_mask = 16'h7520;
defparam \multiplexer|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N14
cycloneive_lcell_comb \multiplexer|Selector12~2 (
// Equation(s):
// \multiplexer|Selector12~2_combout  = (!\SW[17]~input_o  & ((\SW[16]~input_o  & (\multiplexer|Selector12~1_combout )) # (!\SW[16]~input_o  & ((\multiplexer|Selector12~0_combout )))))

	.dataa(\SW[17]~input_o ),
	.datab(\multiplexer|Selector12~1_combout ),
	.datac(\SW[16]~input_o ),
	.datad(\multiplexer|Selector12~0_combout ),
	.cin(gnd),
	.combout(\multiplexer|Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer|Selector12~2 .lut_mask = 16'h4540;
defparam \multiplexer|Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N10
cycloneive_lcell_comb \multiplexer|Selector14~0 (
// Equation(s):
// \multiplexer|Selector14~0_combout  = (\SW[15]~input_o  & ((\process|datapath|RegUnit|Mux1~9_combout ) # ((\SW[16]~input_o )))) # (!\SW[15]~input_o  & (((!\SW[16]~input_o  & \process|controller|counter|Addr [6]))))

	.dataa(\SW[15]~input_o ),
	.datab(\process|datapath|RegUnit|Mux1~9_combout ),
	.datac(\SW[16]~input_o ),
	.datad(\process|controller|counter|Addr [6]),
	.cin(gnd),
	.combout(\multiplexer|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer|Selector14~0 .lut_mask = 16'hADA8;
defparam \multiplexer|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N20
cycloneive_lcell_comb \multiplexer|Selector14~1 (
// Equation(s):
// \multiplexer|Selector14~1_combout  = (\multiplexer|Selector14~0_combout  & (!\process|controller|controller|WideOr9~0_combout  & (\process|datapath|ALUunit|Add0~59_combout ))) # (!\multiplexer|Selector14~0_combout  & 
// (((\process|datapath|RegUnit|Mux17~9_combout ))))

	.dataa(\multiplexer|Selector14~0_combout ),
	.datab(\process|controller|controller|WideOr9~0_combout ),
	.datac(\process|datapath|ALUunit|Add0~59_combout ),
	.datad(\process|datapath|RegUnit|Mux17~9_combout ),
	.cin(gnd),
	.combout(\multiplexer|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer|Selector14~1 .lut_mask = 16'h7520;
defparam \multiplexer|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N6
cycloneive_lcell_comb \multiplexer|Selector14~2 (
// Equation(s):
// \multiplexer|Selector14~2_combout  = (!\SW[17]~input_o  & ((\SW[16]~input_o  & (\multiplexer|Selector14~1_combout )) # (!\SW[16]~input_o  & ((\multiplexer|Selector14~0_combout )))))

	.dataa(\SW[17]~input_o ),
	.datab(\multiplexer|Selector14~1_combout ),
	.datac(\SW[16]~input_o ),
	.datad(\multiplexer|Selector14~0_combout ),
	.cin(gnd),
	.combout(\multiplexer|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer|Selector14~2 .lut_mask = 16'h4540;
defparam \multiplexer|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N16
cycloneive_lcell_comb \multiplexer|Selector13~0 (
// Equation(s):
// \multiplexer|Selector13~0_combout  = (\SW[15]~input_o  & (((\SW[16]~input_o )))) # (!\SW[15]~input_o  & ((\SW[16]~input_o  & ((\process|datapath|RegUnit|Mux18~9_combout ))) # (!\SW[16]~input_o  & (\process|controller|counter|Addr [5]))))

	.dataa(\SW[15]~input_o ),
	.datab(\process|controller|counter|Addr [5]),
	.datac(\SW[16]~input_o ),
	.datad(\process|datapath|RegUnit|Mux18~9_combout ),
	.cin(gnd),
	.combout(\multiplexer|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer|Selector13~0 .lut_mask = 16'hF4A4;
defparam \multiplexer|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N20
cycloneive_lcell_comb \multiplexer|Selector13~1 (
// Equation(s):
// \multiplexer|Selector13~1_combout  = (\multiplexer|Selector13~0_combout  & (!\process|controller|controller|WideOr9~0_combout  & (\process|datapath|ALUunit|Add0~56_combout ))) # (!\multiplexer|Selector13~0_combout  & 
// (((\process|datapath|RegUnit|Mux2~9_combout ))))

	.dataa(\process|controller|controller|WideOr9~0_combout ),
	.datab(\process|datapath|ALUunit|Add0~56_combout ),
	.datac(\multiplexer|Selector13~0_combout ),
	.datad(\process|datapath|RegUnit|Mux2~9_combout ),
	.cin(gnd),
	.combout(\multiplexer|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer|Selector13~1 .lut_mask = 16'h4F40;
defparam \multiplexer|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N30
cycloneive_lcell_comb \multiplexer|Selector13~2 (
// Equation(s):
// \multiplexer|Selector13~2_combout  = (!\SW[17]~input_o  & ((\SW[15]~input_o  & (\multiplexer|Selector13~1_combout )) # (!\SW[15]~input_o  & ((\multiplexer|Selector13~0_combout )))))

	.dataa(\SW[17]~input_o ),
	.datab(\multiplexer|Selector13~1_combout ),
	.datac(\SW[15]~input_o ),
	.datad(\multiplexer|Selector13~0_combout ),
	.cin(gnd),
	.combout(\multiplexer|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer|Selector13~2 .lut_mask = 16'h4540;
defparam \multiplexer|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N28
cycloneive_lcell_comb \hex7|WideOr6~0 (
// Equation(s):
// \hex7|WideOr6~0_combout  = (\multiplexer|Selector15~4_combout ) # ((\multiplexer|Selector14~2_combout  & ((!\multiplexer|Selector13~2_combout ) # (!\multiplexer|Selector12~2_combout ))) # (!\multiplexer|Selector14~2_combout  & 
// ((\multiplexer|Selector13~2_combout ))))

	.dataa(\multiplexer|Selector15~4_combout ),
	.datab(\multiplexer|Selector12~2_combout ),
	.datac(\multiplexer|Selector14~2_combout ),
	.datad(\multiplexer|Selector13~2_combout ),
	.cin(gnd),
	.combout(\hex7|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex7|WideOr6~0 .lut_mask = 16'hBFFA;
defparam \hex7|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N22
cycloneive_lcell_comb \hex7|WideOr5~0 (
// Equation(s):
// \hex7|WideOr5~0_combout  = (\multiplexer|Selector15~4_combout  & (((\multiplexer|Selector14~2_combout  & !\multiplexer|Selector13~2_combout )))) # (!\multiplexer|Selector15~4_combout  & ((\multiplexer|Selector12~2_combout  & 
// ((\multiplexer|Selector13~2_combout ) # (!\multiplexer|Selector14~2_combout ))) # (!\multiplexer|Selector12~2_combout  & (!\multiplexer|Selector14~2_combout  & \multiplexer|Selector13~2_combout ))))

	.dataa(\multiplexer|Selector15~4_combout ),
	.datab(\multiplexer|Selector12~2_combout ),
	.datac(\multiplexer|Selector14~2_combout ),
	.datad(\multiplexer|Selector13~2_combout ),
	.cin(gnd),
	.combout(\hex7|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex7|WideOr5~0 .lut_mask = 16'h45A4;
defparam \hex7|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N24
cycloneive_lcell_comb \hex7|WideOr4~0 (
// Equation(s):
// \hex7|WideOr4~0_combout  = (\multiplexer|Selector13~2_combout  & (!\multiplexer|Selector15~4_combout  & (\multiplexer|Selector12~2_combout ))) # (!\multiplexer|Selector13~2_combout  & ((\multiplexer|Selector14~2_combout  & 
// (!\multiplexer|Selector15~4_combout )) # (!\multiplexer|Selector14~2_combout  & ((\multiplexer|Selector12~2_combout )))))

	.dataa(\multiplexer|Selector15~4_combout ),
	.datab(\multiplexer|Selector12~2_combout ),
	.datac(\multiplexer|Selector14~2_combout ),
	.datad(\multiplexer|Selector13~2_combout ),
	.cin(gnd),
	.combout(\hex7|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex7|WideOr4~0 .lut_mask = 16'h445C;
defparam \hex7|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N26
cycloneive_lcell_comb \hex7|WideOr3~0 (
// Equation(s):
// \hex7|WideOr3~0_combout  = (\multiplexer|Selector13~2_combout  & ((\multiplexer|Selector12~2_combout  & ((\multiplexer|Selector14~2_combout ))) # (!\multiplexer|Selector12~2_combout  & (\multiplexer|Selector15~4_combout  & 
// !\multiplexer|Selector14~2_combout )))) # (!\multiplexer|Selector13~2_combout  & (!\multiplexer|Selector15~4_combout  & (\multiplexer|Selector12~2_combout  $ (\multiplexer|Selector14~2_combout ))))

	.dataa(\multiplexer|Selector15~4_combout ),
	.datab(\multiplexer|Selector12~2_combout ),
	.datac(\multiplexer|Selector14~2_combout ),
	.datad(\multiplexer|Selector13~2_combout ),
	.cin(gnd),
	.combout(\hex7|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex7|WideOr3~0 .lut_mask = 16'hC214;
defparam \hex7|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N20
cycloneive_lcell_comb \hex7|WideOr2~0 (
// Equation(s):
// \hex7|WideOr2~0_combout  = (\multiplexer|Selector13~2_combout  & ((\multiplexer|Selector15~4_combout  & ((\multiplexer|Selector14~2_combout ))) # (!\multiplexer|Selector15~4_combout  & (!\multiplexer|Selector12~2_combout  & 
// !\multiplexer|Selector14~2_combout ))))

	.dataa(\multiplexer|Selector15~4_combout ),
	.datab(\multiplexer|Selector12~2_combout ),
	.datac(\multiplexer|Selector14~2_combout ),
	.datad(\multiplexer|Selector13~2_combout ),
	.cin(gnd),
	.combout(\hex7|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex7|WideOr2~0 .lut_mask = 16'hA100;
defparam \hex7|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N6
cycloneive_lcell_comb \hex7|WideOr1~0 (
// Equation(s):
// \hex7|WideOr1~0_combout  = (\multiplexer|Selector15~4_combout  & (\multiplexer|Selector13~2_combout  & ((\multiplexer|Selector12~2_combout ) # (\multiplexer|Selector14~2_combout )))) # (!\multiplexer|Selector15~4_combout  & 
// (\multiplexer|Selector14~2_combout  & (\multiplexer|Selector12~2_combout  $ (\multiplexer|Selector13~2_combout ))))

	.dataa(\multiplexer|Selector15~4_combout ),
	.datab(\multiplexer|Selector12~2_combout ),
	.datac(\multiplexer|Selector14~2_combout ),
	.datad(\multiplexer|Selector13~2_combout ),
	.cin(gnd),
	.combout(\hex7|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex7|WideOr1~0 .lut_mask = 16'hB840;
defparam \hex7|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N16
cycloneive_lcell_comb \hex7|WideOr0~0 (
// Equation(s):
// \hex7|WideOr0~0_combout  = (\multiplexer|Selector14~2_combout  & (!\multiplexer|Selector13~2_combout  & ((\multiplexer|Selector15~4_combout ) # (!\multiplexer|Selector12~2_combout )))) # (!\multiplexer|Selector14~2_combout  & 
// (\multiplexer|Selector12~2_combout  & (\multiplexer|Selector15~4_combout  $ (!\multiplexer|Selector13~2_combout ))))

	.dataa(\multiplexer|Selector15~4_combout ),
	.datab(\multiplexer|Selector12~2_combout ),
	.datac(\multiplexer|Selector14~2_combout ),
	.datad(\multiplexer|Selector13~2_combout ),
	.cin(gnd),
	.combout(\hex7|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex7|WideOr0~0 .lut_mask = 16'h08B4;
defparam \hex7|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N26
cycloneive_lcell_comb \multiplexer|Selector8~0 (
// Equation(s):
// \multiplexer|Selector8~0_combout  = (\SW[16]~input_o  & (((\SW[15]~input_o ) # (\process|datapath|RegUnit|Mux23~9_combout )))) # (!\SW[16]~input_o  & (\process|controller|counter|Addr [0] & (!\SW[15]~input_o )))

	.dataa(\SW[16]~input_o ),
	.datab(\process|controller|counter|Addr [0]),
	.datac(\SW[15]~input_o ),
	.datad(\process|datapath|RegUnit|Mux23~9_combout ),
	.cin(gnd),
	.combout(\multiplexer|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer|Selector8~0 .lut_mask = 16'hAEA4;
defparam \multiplexer|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N26
cycloneive_lcell_comb \multiplexer|Selector8~1 (
// Equation(s):
// \multiplexer|Selector8~1_combout  = (\SW[15]~input_o  & ((\multiplexer|Selector8~0_combout  & (\process|datapath|ALUunit|Add0~64_combout )) # (!\multiplexer|Selector8~0_combout  & ((\process|datapath|RegUnit|Mux7~9_combout ))))) # (!\SW[15]~input_o  & 
// (((\multiplexer|Selector8~0_combout ))))

	.dataa(\SW[15]~input_o ),
	.datab(\process|datapath|ALUunit|Add0~64_combout ),
	.datac(\process|datapath|RegUnit|Mux7~9_combout ),
	.datad(\multiplexer|Selector8~0_combout ),
	.cin(gnd),
	.combout(\multiplexer|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer|Selector8~1 .lut_mask = 16'hDDA0;
defparam \multiplexer|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N12
cycloneive_lcell_comb \multiplexer|Selector8~2 (
// Equation(s):
// \multiplexer|Selector8~2_combout  = (!\SW[17]~input_o  & \multiplexer|Selector8~1_combout )

	.dataa(gnd),
	.datab(\SW[17]~input_o ),
	.datac(\multiplexer|Selector8~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\multiplexer|Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer|Selector8~2 .lut_mask = 16'h3030;
defparam \multiplexer|Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N26
cycloneive_lcell_comb \multiplexer|Selector10~0 (
// Equation(s):
// \multiplexer|Selector10~0_combout  = (\SW[16]~input_o  & (((\process|datapath|RegUnit|Mux21~9_combout ) # (\SW[15]~input_o )))) # (!\SW[16]~input_o  & (\process|controller|counter|Addr [2] & ((!\SW[15]~input_o ))))

	.dataa(\process|controller|counter|Addr [2]),
	.datab(\process|datapath|RegUnit|Mux21~9_combout ),
	.datac(\SW[16]~input_o ),
	.datad(\SW[15]~input_o ),
	.cin(gnd),
	.combout(\multiplexer|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer|Selector10~0 .lut_mask = 16'hF0CA;
defparam \multiplexer|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N12
cycloneive_lcell_comb \multiplexer|Selector10~1 (
// Equation(s):
// \multiplexer|Selector10~1_combout  = (\multiplexer|Selector10~0_combout  & ((\process|datapath|ALUunit|Add0~66_combout ) # ((!\SW[15]~input_o )))) # (!\multiplexer|Selector10~0_combout  & (((\process|datapath|RegUnit|Mux5~9_combout  & \SW[15]~input_o ))))

	.dataa(\process|datapath|ALUunit|Add0~66_combout ),
	.datab(\process|datapath|RegUnit|Mux5~9_combout ),
	.datac(\multiplexer|Selector10~0_combout ),
	.datad(\SW[15]~input_o ),
	.cin(gnd),
	.combout(\multiplexer|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer|Selector10~1 .lut_mask = 16'hACF0;
defparam \multiplexer|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N16
cycloneive_lcell_comb \multiplexer|Selector10~2 (
// Equation(s):
// \multiplexer|Selector10~2_combout  = (!\SW[17]~input_o  & \multiplexer|Selector10~1_combout )

	.dataa(gnd),
	.datab(\SW[17]~input_o ),
	.datac(gnd),
	.datad(\multiplexer|Selector10~1_combout ),
	.cin(gnd),
	.combout(\multiplexer|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer|Selector10~2 .lut_mask = 16'h3300;
defparam \multiplexer|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N6
cycloneive_lcell_comb \multiplexer|Selector11~0 (
// Equation(s):
// \multiplexer|Selector11~0_combout  = (\SW[16]~input_o  & (((\SW[15]~input_o )))) # (!\SW[16]~input_o  & ((\SW[15]~input_o  & ((\process|datapath|RegUnit|Mux4~9_combout ))) # (!\SW[15]~input_o  & (\process|controller|counter|Addr [3]))))

	.dataa(\process|controller|counter|Addr [3]),
	.datab(\process|datapath|RegUnit|Mux4~9_combout ),
	.datac(\SW[16]~input_o ),
	.datad(\SW[15]~input_o ),
	.cin(gnd),
	.combout(\multiplexer|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer|Selector11~0 .lut_mask = 16'hFC0A;
defparam \multiplexer|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N0
cycloneive_lcell_comb \multiplexer|Selector11~1 (
// Equation(s):
// \multiplexer|Selector11~1_combout  = (\multiplexer|Selector11~0_combout  & (\process|datapath|ALUunit|Add0~51_combout  & (!\process|controller|controller|WideOr9~0_combout ))) # (!\multiplexer|Selector11~0_combout  & 
// (((\process|datapath|RegUnit|Mux20~9_combout ))))

	.dataa(\multiplexer|Selector11~0_combout ),
	.datab(\process|datapath|ALUunit|Add0~51_combout ),
	.datac(\process|controller|controller|WideOr9~0_combout ),
	.datad(\process|datapath|RegUnit|Mux20~9_combout ),
	.cin(gnd),
	.combout(\multiplexer|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer|Selector11~1 .lut_mask = 16'h5D08;
defparam \multiplexer|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N26
cycloneive_lcell_comb \multiplexer|Selector11~2 (
// Equation(s):
// \multiplexer|Selector11~2_combout  = (!\SW[17]~input_o  & ((\SW[16]~input_o  & (\multiplexer|Selector11~1_combout )) # (!\SW[16]~input_o  & ((\multiplexer|Selector11~0_combout )))))

	.dataa(\SW[16]~input_o ),
	.datab(\multiplexer|Selector11~1_combout ),
	.datac(\SW[17]~input_o ),
	.datad(\multiplexer|Selector11~0_combout ),
	.cin(gnd),
	.combout(\multiplexer|Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer|Selector11~2 .lut_mask = 16'h0D08;
defparam \multiplexer|Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N0
cycloneive_lcell_comb \multiplexer|Selector9~0 (
// Equation(s):
// \multiplexer|Selector9~0_combout  = (\SW[15]~input_o  & ((\process|datapath|RegUnit|Mux6~9_combout ) # ((\SW[16]~input_o )))) # (!\SW[15]~input_o  & (((!\SW[16]~input_o  & \process|controller|counter|Addr [1]))))

	.dataa(\process|datapath|RegUnit|Mux6~9_combout ),
	.datab(\SW[15]~input_o ),
	.datac(\SW[16]~input_o ),
	.datad(\process|controller|counter|Addr [1]),
	.cin(gnd),
	.combout(\multiplexer|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer|Selector9~0 .lut_mask = 16'hCBC8;
defparam \multiplexer|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N18
cycloneive_lcell_comb \multiplexer|Selector9~1 (
// Equation(s):
// \multiplexer|Selector9~1_combout  = (\SW[16]~input_o  & ((\multiplexer|Selector9~0_combout  & (\process|datapath|ALUunit|Add0~65_combout )) # (!\multiplexer|Selector9~0_combout  & ((\process|datapath|RegUnit|Mux22~9_combout ))))) # (!\SW[16]~input_o  & 
// (\multiplexer|Selector9~0_combout ))

	.dataa(\SW[16]~input_o ),
	.datab(\multiplexer|Selector9~0_combout ),
	.datac(\process|datapath|ALUunit|Add0~65_combout ),
	.datad(\process|datapath|RegUnit|Mux22~9_combout ),
	.cin(gnd),
	.combout(\multiplexer|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer|Selector9~1 .lut_mask = 16'hE6C4;
defparam \multiplexer|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N6
cycloneive_lcell_comb \multiplexer|Selector9~2 (
// Equation(s):
// \multiplexer|Selector9~2_combout  = (!\SW[17]~input_o  & \multiplexer|Selector9~1_combout )

	.dataa(gnd),
	.datab(\SW[17]~input_o ),
	.datac(gnd),
	.datad(\multiplexer|Selector9~1_combout ),
	.cin(gnd),
	.combout(\multiplexer|Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer|Selector9~2 .lut_mask = 16'h3300;
defparam \multiplexer|Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N10
cycloneive_lcell_comb \hex6|WideOr6~0 (
// Equation(s):
// \hex6|WideOr6~0_combout  = (\multiplexer|Selector11~2_combout ) # ((\multiplexer|Selector10~2_combout  & ((!\multiplexer|Selector9~2_combout ) # (!\multiplexer|Selector8~2_combout ))) # (!\multiplexer|Selector10~2_combout  & 
// ((\multiplexer|Selector9~2_combout ))))

	.dataa(\multiplexer|Selector8~2_combout ),
	.datab(\multiplexer|Selector10~2_combout ),
	.datac(\multiplexer|Selector11~2_combout ),
	.datad(\multiplexer|Selector9~2_combout ),
	.cin(gnd),
	.combout(\hex6|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex6|WideOr6~0 .lut_mask = 16'hF7FC;
defparam \hex6|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N28
cycloneive_lcell_comb \hex6|WideOr5~0 (
// Equation(s):
// \hex6|WideOr5~0_combout  = (\multiplexer|Selector10~2_combout  & ((\multiplexer|Selector11~2_combout  & ((!\multiplexer|Selector9~2_combout ))) # (!\multiplexer|Selector11~2_combout  & (\multiplexer|Selector8~2_combout  & \multiplexer|Selector9~2_combout 
// )))) # (!\multiplexer|Selector10~2_combout  & (!\multiplexer|Selector11~2_combout  & ((\multiplexer|Selector8~2_combout ) # (\multiplexer|Selector9~2_combout ))))

	.dataa(\multiplexer|Selector8~2_combout ),
	.datab(\multiplexer|Selector10~2_combout ),
	.datac(\multiplexer|Selector11~2_combout ),
	.datad(\multiplexer|Selector9~2_combout ),
	.cin(gnd),
	.combout(\hex6|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex6|WideOr5~0 .lut_mask = 16'h0BC2;
defparam \hex6|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N30
cycloneive_lcell_comb \hex6|WideOr4~0 (
// Equation(s):
// \hex6|WideOr4~0_combout  = (\multiplexer|Selector9~2_combout  & (\multiplexer|Selector8~2_combout  & ((!\multiplexer|Selector11~2_combout )))) # (!\multiplexer|Selector9~2_combout  & ((\multiplexer|Selector10~2_combout  & 
// ((!\multiplexer|Selector11~2_combout ))) # (!\multiplexer|Selector10~2_combout  & (\multiplexer|Selector8~2_combout ))))

	.dataa(\multiplexer|Selector8~2_combout ),
	.datab(\multiplexer|Selector10~2_combout ),
	.datac(\multiplexer|Selector11~2_combout ),
	.datad(\multiplexer|Selector9~2_combout ),
	.cin(gnd),
	.combout(\hex6|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex6|WideOr4~0 .lut_mask = 16'h0A2E;
defparam \hex6|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N24
cycloneive_lcell_comb \hex6|WideOr3~0 (
// Equation(s):
// \hex6|WideOr3~0_combout  = (\multiplexer|Selector9~2_combout  & ((\multiplexer|Selector8~2_combout  & (\multiplexer|Selector10~2_combout )) # (!\multiplexer|Selector8~2_combout  & (!\multiplexer|Selector10~2_combout  & \multiplexer|Selector11~2_combout 
// )))) # (!\multiplexer|Selector9~2_combout  & (!\multiplexer|Selector11~2_combout  & (\multiplexer|Selector8~2_combout  $ (\multiplexer|Selector10~2_combout ))))

	.dataa(\multiplexer|Selector8~2_combout ),
	.datab(\multiplexer|Selector10~2_combout ),
	.datac(\multiplexer|Selector11~2_combout ),
	.datad(\multiplexer|Selector9~2_combout ),
	.cin(gnd),
	.combout(\hex6|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex6|WideOr3~0 .lut_mask = 16'h9806;
defparam \hex6|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N2
cycloneive_lcell_comb \hex6|WideOr2~0 (
// Equation(s):
// \hex6|WideOr2~0_combout  = (\multiplexer|Selector9~2_combout  & ((\multiplexer|Selector10~2_combout  & ((\multiplexer|Selector11~2_combout ))) # (!\multiplexer|Selector10~2_combout  & (!\multiplexer|Selector8~2_combout  & 
// !\multiplexer|Selector11~2_combout ))))

	.dataa(\multiplexer|Selector8~2_combout ),
	.datab(\multiplexer|Selector10~2_combout ),
	.datac(\multiplexer|Selector11~2_combout ),
	.datad(\multiplexer|Selector9~2_combout ),
	.cin(gnd),
	.combout(\hex6|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex6|WideOr2~0 .lut_mask = 16'hC100;
defparam \hex6|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N4
cycloneive_lcell_comb \hex6|WideOr1~0 (
// Equation(s):
// \hex6|WideOr1~0_combout  = (\multiplexer|Selector8~2_combout  & ((\multiplexer|Selector11~2_combout  & ((\multiplexer|Selector9~2_combout ))) # (!\multiplexer|Selector11~2_combout  & (\multiplexer|Selector10~2_combout  & !\multiplexer|Selector9~2_combout 
// )))) # (!\multiplexer|Selector8~2_combout  & (\multiplexer|Selector10~2_combout  & ((\multiplexer|Selector9~2_combout ))))

	.dataa(\multiplexer|Selector8~2_combout ),
	.datab(\multiplexer|Selector10~2_combout ),
	.datac(\multiplexer|Selector11~2_combout ),
	.datad(\multiplexer|Selector9~2_combout ),
	.cin(gnd),
	.combout(\hex6|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex6|WideOr1~0 .lut_mask = 16'hE408;
defparam \hex6|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N22
cycloneive_lcell_comb \hex6|WideOr0~0 (
// Equation(s):
// \hex6|WideOr0~0_combout  = (\multiplexer|Selector10~2_combout  & (!\multiplexer|Selector9~2_combout  & ((\multiplexer|Selector11~2_combout ) # (!\multiplexer|Selector8~2_combout )))) # (!\multiplexer|Selector10~2_combout  & 
// (\multiplexer|Selector8~2_combout  & (\multiplexer|Selector11~2_combout  $ (!\multiplexer|Selector9~2_combout ))))

	.dataa(\multiplexer|Selector8~2_combout ),
	.datab(\multiplexer|Selector10~2_combout ),
	.datac(\multiplexer|Selector11~2_combout ),
	.datad(\multiplexer|Selector9~2_combout ),
	.cin(gnd),
	.combout(\hex6|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex6|WideOr0~0 .lut_mask = 16'h20C6;
defparam \hex6|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N2
cycloneive_lcell_comb \multiplexer|Selector5~0 (
// Equation(s):
// \multiplexer|Selector5~0_combout  = (\multiplexer|Selector15~0_combout  & ((\process|datapath|ALUunit|Add0~39_combout ) # ((\multiplexer|Selector15~1_combout  & \process|datapath|RegUnit|Mux10~9_combout )))) # (!\multiplexer|Selector15~0_combout  & 
// (\multiplexer|Selector15~1_combout  & (\process|datapath|RegUnit|Mux10~9_combout )))

	.dataa(\multiplexer|Selector15~0_combout ),
	.datab(\multiplexer|Selector15~1_combout ),
	.datac(\process|datapath|RegUnit|Mux10~9_combout ),
	.datad(\process|datapath|ALUunit|Add0~39_combout ),
	.cin(gnd),
	.combout(\multiplexer|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer|Selector5~0 .lut_mask = 16'hEAC0;
defparam \multiplexer|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y29_N26
cycloneive_lcell_comb \multiplexer|Selector5~1 (
// Equation(s):
// \multiplexer|Selector5~1_combout  = (\multiplexer|Selector5~0_combout ) # ((\process|datapath|RegUnit|Mux26~9_combout  & \multiplexer|Selector15~3_combout ))

	.dataa(gnd),
	.datab(\multiplexer|Selector5~0_combout ),
	.datac(\process|datapath|RegUnit|Mux26~9_combout ),
	.datad(\multiplexer|Selector15~3_combout ),
	.cin(gnd),
	.combout(\multiplexer|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer|Selector5~1 .lut_mask = 16'hFCCC;
defparam \multiplexer|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N4
cycloneive_lcell_comb \multiplexer|Selector6~0 (
// Equation(s):
// \multiplexer|Selector6~0_combout  = (\process|datapath|RegUnit|Mux9~9_combout  & ((\multiplexer|Selector15~1_combout ) # ((\multiplexer|Selector15~0_combout  & \process|datapath|ALUunit|Add0~41_combout )))) # (!\process|datapath|RegUnit|Mux9~9_combout  & 
// (\multiplexer|Selector15~0_combout  & (\process|datapath|ALUunit|Add0~41_combout )))

	.dataa(\process|datapath|RegUnit|Mux9~9_combout ),
	.datab(\multiplexer|Selector15~0_combout ),
	.datac(\process|datapath|ALUunit|Add0~41_combout ),
	.datad(\multiplexer|Selector15~1_combout ),
	.cin(gnd),
	.combout(\multiplexer|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer|Selector6~0 .lut_mask = 16'hEAC0;
defparam \multiplexer|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y29_N28
cycloneive_lcell_comb \multiplexer|Selector6~1 (
// Equation(s):
// \multiplexer|Selector6~1_combout  = (\multiplexer|Selector6~0_combout ) # ((\multiplexer|Selector15~3_combout  & \process|datapath|RegUnit|Mux25~9_combout ))

	.dataa(gnd),
	.datab(\multiplexer|Selector15~3_combout ),
	.datac(\multiplexer|Selector6~0_combout ),
	.datad(\process|datapath|RegUnit|Mux25~9_combout ),
	.cin(gnd),
	.combout(\multiplexer|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer|Selector6~1 .lut_mask = 16'hFCF0;
defparam \multiplexer|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N28
cycloneive_lcell_comb \multiplexer|Selector7~0 (
// Equation(s):
// \multiplexer|Selector7~0_combout  = (\multiplexer|Selector15~0_combout  & ((\process|datapath|ALUunit|Add0~43_combout ) # ((\multiplexer|Selector15~1_combout  & \process|datapath|RegUnit|Mux8~9_combout )))) # (!\multiplexer|Selector15~0_combout  & 
// (\multiplexer|Selector15~1_combout  & (\process|datapath|RegUnit|Mux8~9_combout )))

	.dataa(\multiplexer|Selector15~0_combout ),
	.datab(\multiplexer|Selector15~1_combout ),
	.datac(\process|datapath|RegUnit|Mux8~9_combout ),
	.datad(\process|datapath|ALUunit|Add0~43_combout ),
	.cin(gnd),
	.combout(\multiplexer|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer|Selector7~0 .lut_mask = 16'hEAC0;
defparam \multiplexer|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y29_N30
cycloneive_lcell_comb \multiplexer|Selector7~1 (
// Equation(s):
// \multiplexer|Selector7~1_combout  = (\multiplexer|Selector7~0_combout ) # ((\process|datapath|RegUnit|Mux24~9_combout  & \multiplexer|Selector15~3_combout ))

	.dataa(\multiplexer|Selector7~0_combout ),
	.datab(gnd),
	.datac(\process|datapath|RegUnit|Mux24~9_combout ),
	.datad(\multiplexer|Selector15~3_combout ),
	.cin(gnd),
	.combout(\multiplexer|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer|Selector7~1 .lut_mask = 16'hFAAA;
defparam \multiplexer|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N0
cycloneive_lcell_comb \multiplexer|Selector4~0 (
// Equation(s):
// \multiplexer|Selector4~0_combout  = (\multiplexer|Selector15~0_combout  & ((\process|datapath|ALUunit|Add0~37_combout ) # ((\process|datapath|RegUnit|Mux11~9_combout  & \multiplexer|Selector15~1_combout )))) # (!\multiplexer|Selector15~0_combout  & 
// (\process|datapath|RegUnit|Mux11~9_combout  & ((\multiplexer|Selector15~1_combout ))))

	.dataa(\multiplexer|Selector15~0_combout ),
	.datab(\process|datapath|RegUnit|Mux11~9_combout ),
	.datac(\process|datapath|ALUunit|Add0~37_combout ),
	.datad(\multiplexer|Selector15~1_combout ),
	.cin(gnd),
	.combout(\multiplexer|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer|Selector4~0 .lut_mask = 16'hECA0;
defparam \multiplexer|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y29_N24
cycloneive_lcell_comb \multiplexer|Selector4~1 (
// Equation(s):
// \multiplexer|Selector4~1_combout  = (\multiplexer|Selector4~0_combout ) # ((\process|datapath|RegUnit|Mux27~9_combout  & \multiplexer|Selector15~3_combout ))

	.dataa(\multiplexer|Selector4~0_combout ),
	.datab(gnd),
	.datac(\process|datapath|RegUnit|Mux27~9_combout ),
	.datad(\multiplexer|Selector15~3_combout ),
	.cin(gnd),
	.combout(\multiplexer|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer|Selector4~1 .lut_mask = 16'hFAAA;
defparam \multiplexer|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y29_N8
cycloneive_lcell_comb \hex5|WideOr6~0 (
// Equation(s):
// \hex5|WideOr6~0_combout  = (\multiplexer|Selector7~1_combout ) # ((\multiplexer|Selector5~1_combout  & ((!\multiplexer|Selector4~1_combout ) # (!\multiplexer|Selector6~1_combout ))) # (!\multiplexer|Selector5~1_combout  & (\multiplexer|Selector6~1_combout 
// )))

	.dataa(\multiplexer|Selector5~1_combout ),
	.datab(\multiplexer|Selector6~1_combout ),
	.datac(\multiplexer|Selector7~1_combout ),
	.datad(\multiplexer|Selector4~1_combout ),
	.cin(gnd),
	.combout(\hex5|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex5|WideOr6~0 .lut_mask = 16'hF6FE;
defparam \hex5|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y29_N10
cycloneive_lcell_comb \hex5|WideOr5~0 (
// Equation(s):
// \hex5|WideOr5~0_combout  = (\multiplexer|Selector5~1_combout  & (!\multiplexer|Selector7~1_combout  & ((\multiplexer|Selector4~1_combout ) # (!\multiplexer|Selector6~1_combout )))) # (!\multiplexer|Selector5~1_combout  & ((\multiplexer|Selector6~1_combout 
//  & (\multiplexer|Selector7~1_combout )) # (!\multiplexer|Selector6~1_combout  & (!\multiplexer|Selector7~1_combout  & \multiplexer|Selector4~1_combout ))))

	.dataa(\multiplexer|Selector5~1_combout ),
	.datab(\multiplexer|Selector6~1_combout ),
	.datac(\multiplexer|Selector7~1_combout ),
	.datad(\multiplexer|Selector4~1_combout ),
	.cin(gnd),
	.combout(\hex5|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex5|WideOr5~0 .lut_mask = 16'h4B42;
defparam \hex5|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y29_N4
cycloneive_lcell_comb \hex5|WideOr4~0 (
// Equation(s):
// \hex5|WideOr4~0_combout  = (\multiplexer|Selector5~1_combout  & (((!\multiplexer|Selector7~1_combout  & \multiplexer|Selector4~1_combout )))) # (!\multiplexer|Selector5~1_combout  & ((\multiplexer|Selector6~1_combout  & (!\multiplexer|Selector7~1_combout 
// )) # (!\multiplexer|Selector6~1_combout  & ((\multiplexer|Selector4~1_combout )))))

	.dataa(\multiplexer|Selector5~1_combout ),
	.datab(\multiplexer|Selector6~1_combout ),
	.datac(\multiplexer|Selector7~1_combout ),
	.datad(\multiplexer|Selector4~1_combout ),
	.cin(gnd),
	.combout(\hex5|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex5|WideOr4~0 .lut_mask = 16'h1F04;
defparam \hex5|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y29_N22
cycloneive_lcell_comb \hex5|WideOr3~0 (
// Equation(s):
// \hex5|WideOr3~0_combout  = (\multiplexer|Selector5~1_combout  & ((\multiplexer|Selector6~1_combout  & ((\multiplexer|Selector4~1_combout ))) # (!\multiplexer|Selector6~1_combout  & (\multiplexer|Selector7~1_combout  & !\multiplexer|Selector4~1_combout 
// )))) # (!\multiplexer|Selector5~1_combout  & (!\multiplexer|Selector7~1_combout  & (\multiplexer|Selector6~1_combout  $ (\multiplexer|Selector4~1_combout ))))

	.dataa(\multiplexer|Selector5~1_combout ),
	.datab(\multiplexer|Selector6~1_combout ),
	.datac(\multiplexer|Selector7~1_combout ),
	.datad(\multiplexer|Selector4~1_combout ),
	.cin(gnd),
	.combout(\hex5|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex5|WideOr3~0 .lut_mask = 16'h8924;
defparam \hex5|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y29_N16
cycloneive_lcell_comb \hex5|WideOr2~0 (
// Equation(s):
// \hex5|WideOr2~0_combout  = (\multiplexer|Selector5~1_combout  & ((\multiplexer|Selector6~1_combout  & (\multiplexer|Selector7~1_combout )) # (!\multiplexer|Selector6~1_combout  & (!\multiplexer|Selector7~1_combout  & !\multiplexer|Selector4~1_combout ))))

	.dataa(\multiplexer|Selector5~1_combout ),
	.datab(\multiplexer|Selector6~1_combout ),
	.datac(\multiplexer|Selector7~1_combout ),
	.datad(\multiplexer|Selector4~1_combout ),
	.cin(gnd),
	.combout(\hex5|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex5|WideOr2~0 .lut_mask = 16'h8082;
defparam \hex5|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y29_N18
cycloneive_lcell_comb \hex5|WideOr1~0 (
// Equation(s):
// \hex5|WideOr1~0_combout  = (\multiplexer|Selector5~1_combout  & ((\multiplexer|Selector4~1_combout  & ((\multiplexer|Selector7~1_combout ))) # (!\multiplexer|Selector4~1_combout  & (\multiplexer|Selector6~1_combout )))) # 
// (!\multiplexer|Selector5~1_combout  & (\multiplexer|Selector6~1_combout  & (!\multiplexer|Selector7~1_combout  & \multiplexer|Selector4~1_combout )))

	.dataa(\multiplexer|Selector5~1_combout ),
	.datab(\multiplexer|Selector6~1_combout ),
	.datac(\multiplexer|Selector7~1_combout ),
	.datad(\multiplexer|Selector4~1_combout ),
	.cin(gnd),
	.combout(\hex5|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex5|WideOr1~0 .lut_mask = 16'hA488;
defparam \hex5|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y29_N20
cycloneive_lcell_comb \hex5|WideOr0~0 (
// Equation(s):
// \hex5|WideOr0~0_combout  = (\multiplexer|Selector5~1_combout  & (!\multiplexer|Selector6~1_combout  & (\multiplexer|Selector7~1_combout  & \multiplexer|Selector4~1_combout ))) # (!\multiplexer|Selector5~1_combout  & (\multiplexer|Selector6~1_combout  $ 
// (((!\multiplexer|Selector7~1_combout  & \multiplexer|Selector4~1_combout )))))

	.dataa(\multiplexer|Selector5~1_combout ),
	.datab(\multiplexer|Selector6~1_combout ),
	.datac(\multiplexer|Selector7~1_combout ),
	.datad(\multiplexer|Selector4~1_combout ),
	.cin(gnd),
	.combout(\hex5|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex5|WideOr0~0 .lut_mask = 16'h6144;
defparam \hex5|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N26
cycloneive_lcell_comb \process|controller|controller|WideOr3 (
// Equation(s):
// \process|controller|controller|WideOr3~combout  = (\process|controller|controller|currentState.LOAD_A~q ) # ((\process|controller|controller|nextState.STORE~0_combout  & ((\process|controller|instrucReg|outData [13]) # 
// (\process|controller|instrucReg|outData [12]))))

	.dataa(\process|controller|instrucReg|outData [13]),
	.datab(\process|controller|instrucReg|outData [12]),
	.datac(\process|controller|controller|nextState.STORE~0_combout ),
	.datad(\process|controller|controller|currentState.LOAD_A~q ),
	.cin(gnd),
	.combout(\process|controller|controller|WideOr3~combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|controller|WideOr3 .lut_mask = 16'hFFE0;
defparam \process|controller|controller|WideOr3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N18
cycloneive_lcell_comb \process|controller|controller|WideOr0 (
// Equation(s):
// \process|controller|controller|WideOr0~combout  = (\process|controller|controller|currentState.ADD~q ) # ((\process|controller|controller|currentState.LOAD_B~q ) # ((\process|controller|controller|currentState.STORE~q ) # 
// (\process|controller|controller|currentState.LOAD_A~q )))

	.dataa(\process|controller|controller|currentState.ADD~q ),
	.datab(\process|controller|controller|currentState.LOAD_B~q ),
	.datac(\process|controller|controller|currentState.STORE~q ),
	.datad(\process|controller|controller|currentState.LOAD_A~q ),
	.cin(gnd),
	.combout(\process|controller|controller|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|controller|WideOr0 .lut_mask = 16'hFFFE;
defparam \process|controller|controller|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N26
cycloneive_lcell_comb \multiplexer|Selector2~1 (
// Equation(s):
// \multiplexer|Selector2~1_combout  = (\SW[15]~input_o  & (((\SW[16]~input_o ) # (\process|datapath|RegUnit|Mux13~9_combout )))) # (!\SW[15]~input_o  & (\process|controller|controller|WideOr0~combout  & (!\SW[16]~input_o )))

	.dataa(\process|controller|controller|WideOr0~combout ),
	.datab(\SW[15]~input_o ),
	.datac(\SW[16]~input_o ),
	.datad(\process|datapath|RegUnit|Mux13~9_combout ),
	.cin(gnd),
	.combout(\multiplexer|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer|Selector2~1 .lut_mask = 16'hCEC2;
defparam \multiplexer|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N20
cycloneive_lcell_comb \multiplexer|Selector2~2 (
// Equation(s):
// \multiplexer|Selector2~2_combout  = (\SW[16]~input_o  & ((\multiplexer|Selector2~1_combout  & (\process|datapath|ALUunit|Add0~69_combout )) # (!\multiplexer|Selector2~1_combout  & ((\process|datapath|RegUnit|Mux29~9_combout ))))) # (!\SW[16]~input_o  & 
// (((\multiplexer|Selector2~1_combout ))))

	.dataa(\process|datapath|ALUunit|Add0~69_combout ),
	.datab(\SW[16]~input_o ),
	.datac(\multiplexer|Selector2~1_combout ),
	.datad(\process|datapath|RegUnit|Mux29~9_combout ),
	.cin(gnd),
	.combout(\multiplexer|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer|Selector2~2 .lut_mask = 16'hBCB0;
defparam \multiplexer|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N2
cycloneive_lcell_comb \multiplexer|Selector2~0 (
// Equation(s):
// \multiplexer|Selector2~0_combout  = (\SW[17]~input_o  & (!\SW[16]~input_o  & !\SW[15]~input_o ))

	.dataa(\SW[17]~input_o ),
	.datab(\SW[16]~input_o ),
	.datac(\SW[15]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\multiplexer|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer|Selector2~0 .lut_mask = 16'h0202;
defparam \multiplexer|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N22
cycloneive_lcell_comb \multiplexer|Selector2~3 (
// Equation(s):
// \multiplexer|Selector2~3_combout  = (\process|controller|controller|WideOr3~combout  & ((\multiplexer|Selector2~0_combout ) # ((\multiplexer|Selector2~2_combout  & !\SW[17]~input_o )))) # (!\process|controller|controller|WideOr3~combout  & 
// (\multiplexer|Selector2~2_combout  & (!\SW[17]~input_o )))

	.dataa(\process|controller|controller|WideOr3~combout ),
	.datab(\multiplexer|Selector2~2_combout ),
	.datac(\SW[17]~input_o ),
	.datad(\multiplexer|Selector2~0_combout ),
	.cin(gnd),
	.combout(\multiplexer|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer|Selector2~3 .lut_mask = 16'hAE0C;
defparam \multiplexer|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N24
cycloneive_lcell_comb \multiplexer|Selector3~0 (
// Equation(s):
// \multiplexer|Selector3~0_combout  = (\SW[16]~input_o  & ((\SW[15]~input_o  & (\process|datapath|ALUunit|Add0~70_combout )) # (!\SW[15]~input_o  & ((\process|datapath|RegUnit|Mux28~9_combout ))))) # (!\SW[16]~input_o  & (((\SW[15]~input_o ))))

	.dataa(\process|datapath|ALUunit|Add0~70_combout ),
	.datab(\SW[16]~input_o ),
	.datac(\SW[15]~input_o ),
	.datad(\process|datapath|RegUnit|Mux28~9_combout ),
	.cin(gnd),
	.combout(\multiplexer|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer|Selector3~0 .lut_mask = 16'hBCB0;
defparam \multiplexer|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N18
cycloneive_lcell_comb \multiplexer|Selector3~1 (
// Equation(s):
// \multiplexer|Selector3~1_combout  = (\SW[17]~input_o  & (((!\multiplexer|Selector3~0_combout )))) # (!\SW[17]~input_o  & ((\SW[16]~input_o ) # ((\process|datapath|RegUnit|Mux12~9_combout  & \multiplexer|Selector3~0_combout ))))

	.dataa(\SW[17]~input_o ),
	.datab(\SW[16]~input_o ),
	.datac(\process|datapath|RegUnit|Mux12~9_combout ),
	.datad(\multiplexer|Selector3~0_combout ),
	.cin(gnd),
	.combout(\multiplexer|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer|Selector3~1 .lut_mask = 16'h54EE;
defparam \multiplexer|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N28
cycloneive_lcell_comb \multiplexer|Selector3~2 (
// Equation(s):
// \multiplexer|Selector3~2_combout  = (\process|controller|controller|currentState.HALT~q  & (\multiplexer|Selector3~0_combout  $ (((\multiplexer|Selector3~1_combout ))))) # (!\process|controller|controller|currentState.HALT~q  & 
// ((\multiplexer|Selector3~0_combout  & ((\multiplexer|Selector3~1_combout ))) # (!\multiplexer|Selector3~0_combout  & (\process|controller|controller|currentState.SUB~q  & !\multiplexer|Selector3~1_combout ))))

	.dataa(\process|controller|controller|currentState.HALT~q ),
	.datab(\multiplexer|Selector3~0_combout ),
	.datac(\process|controller|controller|currentState.SUB~q ),
	.datad(\multiplexer|Selector3~1_combout ),
	.cin(gnd),
	.combout(\multiplexer|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer|Selector3~2 .lut_mask = 16'h6698;
defparam \multiplexer|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N14
cycloneive_lcell_comb \multiplexer|Selector3~3 (
// Equation(s):
// \multiplexer|Selector3~3_combout  = (\process|controller|controller|currentState.HALT~q  & (((\multiplexer|Selector2~0_combout )) # (!\multiplexer|Selector3~2_combout ))) # (!\process|controller|controller|currentState.HALT~q  & 
// ((\multiplexer|Selector3~2_combout ) # ((\process|controller|controller|Selector0~0_combout  & \multiplexer|Selector2~0_combout ))))

	.dataa(\process|controller|controller|currentState.HALT~q ),
	.datab(\multiplexer|Selector3~2_combout ),
	.datac(\process|controller|controller|Selector0~0_combout ),
	.datad(\multiplexer|Selector2~0_combout ),
	.cin(gnd),
	.combout(\multiplexer|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer|Selector3~3 .lut_mask = 16'hFE66;
defparam \multiplexer|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N12
cycloneive_lcell_comb \process|controller|controller|nextState.NOOP~0 (
// Equation(s):
// \process|controller|controller|nextState.NOOP~0_combout  = (\process|controller|instrucReg|outData [15]) # ((\process|controller|instrucReg|outData [14] & (\process|controller|instrucReg|outData [13])) # (!\process|controller|instrucReg|outData [14] & 
// (!\process|controller|instrucReg|outData [13] & !\process|controller|instrucReg|outData [12])))

	.dataa(\process|controller|instrucReg|outData [14]),
	.datab(\process|controller|instrucReg|outData [15]),
	.datac(\process|controller|instrucReg|outData [13]),
	.datad(\process|controller|instrucReg|outData [12]),
	.cin(gnd),
	.combout(\process|controller|controller|nextState.NOOP~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|controller|nextState.NOOP~0 .lut_mask = 16'hECED;
defparam \process|controller|controller|nextState.NOOP~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N4
cycloneive_lcell_comb \process|controller|controller|WideOr4~0 (
// Equation(s):
// \process|controller|controller|WideOr4~0_combout  = (\process|controller|controller|currentState.Fetch~q ) # ((\process|controller|instrucReg|outData [12] & \process|controller|controller|nextState.STORE~0_combout ))

	.dataa(gnd),
	.datab(\process|controller|instrucReg|outData [12]),
	.datac(\process|controller|controller|nextState.STORE~0_combout ),
	.datad(\process|controller|controller|currentState.Fetch~q ),
	.cin(gnd),
	.combout(\process|controller|controller|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|controller|WideOr4~0 .lut_mask = 16'hFFC0;
defparam \process|controller|controller|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N6
cycloneive_lcell_comb \multiplexer|Selector0~0 (
// Equation(s):
// \multiplexer|Selector0~0_combout  = (\multiplexer|Selector2~0_combout  & ((\process|controller|controller|WideOr4~0_combout ) # ((\process|controller|controller|nextState.NOOP~0_combout  & \process|controller|controller|currentState.Decode~q ))))

	.dataa(\process|controller|controller|nextState.NOOP~0_combout ),
	.datab(\multiplexer|Selector2~0_combout ),
	.datac(\process|controller|controller|WideOr4~0_combout ),
	.datad(\process|controller|controller|currentState.Decode~q ),
	.cin(gnd),
	.combout(\multiplexer|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer|Selector0~0 .lut_mask = 16'hC8C0;
defparam \multiplexer|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N30
cycloneive_lcell_comb \process|controller|controller|currentState~24 (
// Equation(s):
// \process|controller|controller|currentState~24_combout  = (\KEY[1]~input_o  & (\process|controller|controller|nextState.NOOP~0_combout  & \process|controller|controller|currentState.Decode~q ))

	.dataa(\KEY[1]~input_o ),
	.datab(gnd),
	.datac(\process|controller|controller|nextState.NOOP~0_combout ),
	.datad(\process|controller|controller|currentState.Decode~q ),
	.cin(gnd),
	.combout(\process|controller|controller|currentState~24_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|controller|currentState~24 .lut_mask = 16'hA000;
defparam \process|controller|controller|currentState~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y33_N31
dffeas \process|controller|controller|currentState.NOOP (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\process|controller|controller|currentState~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process|controller|controller|currentState.NOOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process|controller|controller|currentState.NOOP .is_wysiwyg = "true";
defparam \process|controller|controller|currentState.NOOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N16
cycloneive_lcell_comb \process|controller|controller|WideOr1~0 (
// Equation(s):
// \process|controller|controller|WideOr1~0_combout  = (\process|controller|controller|currentState.ADD~q ) # ((\process|controller|controller|currentState.STORE~q ) # ((\process|controller|controller|currentState.NOOP~q ) # 
// (\process|controller|controller|currentState.Decode~q )))

	.dataa(\process|controller|controller|currentState.ADD~q ),
	.datab(\process|controller|controller|currentState.STORE~q ),
	.datac(\process|controller|controller|currentState.NOOP~q ),
	.datad(\process|controller|controller|currentState.Decode~q ),
	.cin(gnd),
	.combout(\process|controller|controller|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|controller|WideOr1~0 .lut_mask = 16'hFFFE;
defparam \process|controller|controller|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N22
cycloneive_lcell_comb \multiplexer|Selector0~1 (
// Equation(s):
// \multiplexer|Selector0~1_combout  = (\SW[15]~input_o  & (\SW[16]~input_o )) # (!\SW[15]~input_o  & ((\SW[16]~input_o  & (\process|datapath|RegUnit|Mux30~9_combout )) # (!\SW[16]~input_o  & ((\process|controller|controller|WideOr1~0_combout )))))

	.dataa(\SW[15]~input_o ),
	.datab(\SW[16]~input_o ),
	.datac(\process|datapath|RegUnit|Mux30~9_combout ),
	.datad(\process|controller|controller|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\multiplexer|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer|Selector0~1 .lut_mask = 16'hD9C8;
defparam \multiplexer|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N8
cycloneive_lcell_comb \multiplexer|Selector0~2 (
// Equation(s):
// \multiplexer|Selector0~2_combout  = (\multiplexer|Selector0~1_combout  & (((\process|datapath|ALUunit|Add0~68_combout )) # (!\SW[15]~input_o ))) # (!\multiplexer|Selector0~1_combout  & (\SW[15]~input_o  & (\process|datapath|RegUnit|Mux14~9_combout )))

	.dataa(\multiplexer|Selector0~1_combout ),
	.datab(\SW[15]~input_o ),
	.datac(\process|datapath|RegUnit|Mux14~9_combout ),
	.datad(\process|datapath|ALUunit|Add0~68_combout ),
	.cin(gnd),
	.combout(\multiplexer|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer|Selector0~2 .lut_mask = 16'hEA62;
defparam \multiplexer|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N0
cycloneive_lcell_comb \multiplexer|Selector0~3 (
// Equation(s):
// \multiplexer|Selector0~3_combout  = (\multiplexer|Selector0~0_combout ) # ((!\SW[17]~input_o  & \multiplexer|Selector0~2_combout ))

	.dataa(\multiplexer|Selector0~0_combout ),
	.datab(gnd),
	.datac(\SW[17]~input_o ),
	.datad(\multiplexer|Selector0~2_combout ),
	.cin(gnd),
	.combout(\multiplexer|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer|Selector0~3 .lut_mask = 16'hAFAA;
defparam \multiplexer|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N22
cycloneive_lcell_comb \process|controller|controller|WideOr2 (
// Equation(s):
// \process|controller|controller|WideOr2~combout  = ((\process|controller|controller|currentState.STORE~q ) # (!\process|controller|controller|currentState~16_combout )) # (!\process|controller|controller|currentState.Init~q )

	.dataa(gnd),
	.datab(\process|controller|controller|currentState.Init~q ),
	.datac(\process|controller|controller|currentState.STORE~q ),
	.datad(\process|controller|controller|currentState~16_combout ),
	.cin(gnd),
	.combout(\process|controller|controller|WideOr2~combout ),
	.cout());
// synopsys translate_off
defparam \process|controller|controller|WideOr2 .lut_mask = 16'hF3FF;
defparam \process|controller|controller|WideOr2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N24
cycloneive_lcell_comb \multiplexer|Selector1~2 (
// Equation(s):
// \multiplexer|Selector1~2_combout  = (\SW[16]~input_o  & (((\SW[15]~input_o )))) # (!\SW[16]~input_o  & ((\SW[15]~input_o  & ((\process|datapath|RegUnit|Mux15~9_combout ))) # (!\SW[15]~input_o  & (!\process|controller|controller|WideOr2~combout ))))

	.dataa(\process|controller|controller|WideOr2~combout ),
	.datab(\process|datapath|RegUnit|Mux15~9_combout ),
	.datac(\SW[16]~input_o ),
	.datad(\SW[15]~input_o ),
	.cin(gnd),
	.combout(\multiplexer|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer|Selector1~2 .lut_mask = 16'hFC05;
defparam \multiplexer|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N10
cycloneive_lcell_comb \multiplexer|Selector1~3 (
// Equation(s):
// \multiplexer|Selector1~3_combout  = (\multiplexer|Selector1~2_combout  & (((\process|datapath|ALUunit|Add0~67_combout ) # (!\SW[16]~input_o )))) # (!\multiplexer|Selector1~2_combout  & (\process|datapath|RegUnit|Mux31~9_combout  & (\SW[16]~input_o )))

	.dataa(\process|datapath|RegUnit|Mux31~9_combout ),
	.datab(\multiplexer|Selector1~2_combout ),
	.datac(\SW[16]~input_o ),
	.datad(\process|datapath|ALUunit|Add0~67_combout ),
	.cin(gnd),
	.combout(\multiplexer|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer|Selector1~3 .lut_mask = 16'hEC2C;
defparam \multiplexer|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N20
cycloneive_lcell_comb \multiplexer|Selector1~1 (
// Equation(s):
// \multiplexer|Selector1~1_combout  = (!\process|controller|controller|currentState.Fetch~q  & ((\process|controller|instrucReg|outData [13] $ (!\process|controller|instrucReg|outData [12])) # (!\process|controller|controller|nextState.STORE~0_combout )))

	.dataa(\process|controller|instrucReg|outData [13]),
	.datab(\process|controller|instrucReg|outData [12]),
	.datac(\process|controller|controller|currentState.Fetch~q ),
	.datad(\process|controller|controller|nextState.STORE~0_combout ),
	.cin(gnd),
	.combout(\multiplexer|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer|Selector1~1 .lut_mask = 16'h090F;
defparam \multiplexer|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N30
cycloneive_lcell_comb \multiplexer|Selector1~0 (
// Equation(s):
// \multiplexer|Selector1~0_combout  = (!\process|controller|controller|currentState.HALT~q  & (\multiplexer|Selector2~0_combout  & ((!\process|controller|controller|Selector0~0_combout ) # (!\process|controller|instrucReg|outData [12]))))

	.dataa(\process|controller|controller|currentState.HALT~q ),
	.datab(\process|controller|instrucReg|outData [12]),
	.datac(\process|controller|controller|Selector0~0_combout ),
	.datad(\multiplexer|Selector2~0_combout ),
	.cin(gnd),
	.combout(\multiplexer|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer|Selector1~0 .lut_mask = 16'h1500;
defparam \multiplexer|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N4
cycloneive_lcell_comb \multiplexer|Selector1~4 (
// Equation(s):
// \multiplexer|Selector1~4_combout  = (\multiplexer|Selector1~3_combout  & (((\multiplexer|Selector1~1_combout  & \multiplexer|Selector1~0_combout )) # (!\SW[17]~input_o ))) # (!\multiplexer|Selector1~3_combout  & (\multiplexer|Selector1~1_combout  & 
// ((\multiplexer|Selector1~0_combout ))))

	.dataa(\multiplexer|Selector1~3_combout ),
	.datab(\multiplexer|Selector1~1_combout ),
	.datac(\SW[17]~input_o ),
	.datad(\multiplexer|Selector1~0_combout ),
	.cin(gnd),
	.combout(\multiplexer|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \multiplexer|Selector1~4 .lut_mask = 16'hCE0A;
defparam \multiplexer|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N24
cycloneive_lcell_comb \hex4|WideOr6~0 (
// Equation(s):
// \hex4|WideOr6~0_combout  = (\multiplexer|Selector3~3_combout ) # ((\multiplexer|Selector2~3_combout  & ((!\multiplexer|Selector1~4_combout ) # (!\multiplexer|Selector0~3_combout ))) # (!\multiplexer|Selector2~3_combout  & (\multiplexer|Selector0~3_combout 
// )))

	.dataa(\multiplexer|Selector2~3_combout ),
	.datab(\multiplexer|Selector3~3_combout ),
	.datac(\multiplexer|Selector0~3_combout ),
	.datad(\multiplexer|Selector1~4_combout ),
	.cin(gnd),
	.combout(\hex4|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex4|WideOr6~0 .lut_mask = 16'hDEFE;
defparam \hex4|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N10
cycloneive_lcell_comb \hex4|WideOr5~0 (
// Equation(s):
// \hex4|WideOr5~0_combout  = (\multiplexer|Selector2~3_combout  & ((\multiplexer|Selector3~3_combout  & (!\multiplexer|Selector0~3_combout )) # (!\multiplexer|Selector3~3_combout  & (\multiplexer|Selector0~3_combout  & \multiplexer|Selector1~4_combout )))) 
// # (!\multiplexer|Selector2~3_combout  & (!\multiplexer|Selector3~3_combout  & ((\multiplexer|Selector0~3_combout ) # (\multiplexer|Selector1~4_combout ))))

	.dataa(\multiplexer|Selector2~3_combout ),
	.datab(\multiplexer|Selector3~3_combout ),
	.datac(\multiplexer|Selector0~3_combout ),
	.datad(\multiplexer|Selector1~4_combout ),
	.cin(gnd),
	.combout(\hex4|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex4|WideOr5~0 .lut_mask = 16'h3918;
defparam \hex4|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N28
cycloneive_lcell_comb \hex4|WideOr4~0 (
// Equation(s):
// \hex4|WideOr4~0_combout  = (\multiplexer|Selector0~3_combout  & (((!\multiplexer|Selector3~3_combout  & \multiplexer|Selector1~4_combout )))) # (!\multiplexer|Selector0~3_combout  & ((\multiplexer|Selector2~3_combout  & (!\multiplexer|Selector3~3_combout 
// )) # (!\multiplexer|Selector2~3_combout  & ((\multiplexer|Selector1~4_combout )))))

	.dataa(\multiplexer|Selector2~3_combout ),
	.datab(\multiplexer|Selector3~3_combout ),
	.datac(\multiplexer|Selector0~3_combout ),
	.datad(\multiplexer|Selector1~4_combout ),
	.cin(gnd),
	.combout(\hex4|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex4|WideOr4~0 .lut_mask = 16'h3702;
defparam \hex4|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N22
cycloneive_lcell_comb \hex4|WideOr3~0 (
// Equation(s):
// \hex4|WideOr3~0_combout  = (\multiplexer|Selector0~3_combout  & ((\multiplexer|Selector2~3_combout  & ((\multiplexer|Selector1~4_combout ))) # (!\multiplexer|Selector2~3_combout  & (\multiplexer|Selector3~3_combout  & !\multiplexer|Selector1~4_combout 
// )))) # (!\multiplexer|Selector0~3_combout  & (!\multiplexer|Selector3~3_combout  & (\multiplexer|Selector2~3_combout  $ (\multiplexer|Selector1~4_combout ))))

	.dataa(\multiplexer|Selector2~3_combout ),
	.datab(\multiplexer|Selector3~3_combout ),
	.datac(\multiplexer|Selector0~3_combout ),
	.datad(\multiplexer|Selector1~4_combout ),
	.cin(gnd),
	.combout(\hex4|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex4|WideOr3~0 .lut_mask = 16'hA142;
defparam \hex4|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N16
cycloneive_lcell_comb \hex4|WideOr2~0 (
// Equation(s):
// \hex4|WideOr2~0_combout  = (\multiplexer|Selector0~3_combout  & ((\multiplexer|Selector2~3_combout  & (\multiplexer|Selector3~3_combout )) # (!\multiplexer|Selector2~3_combout  & (!\multiplexer|Selector3~3_combout  & !\multiplexer|Selector1~4_combout ))))

	.dataa(\multiplexer|Selector2~3_combout ),
	.datab(\multiplexer|Selector3~3_combout ),
	.datac(\multiplexer|Selector0~3_combout ),
	.datad(\multiplexer|Selector1~4_combout ),
	.cin(gnd),
	.combout(\hex4|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex4|WideOr2~0 .lut_mask = 16'h8090;
defparam \hex4|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N2
cycloneive_lcell_comb \hex4|WideOr1~0 (
// Equation(s):
// \hex4|WideOr1~0_combout  = (\multiplexer|Selector2~3_combout  & (\multiplexer|Selector0~3_combout  $ (((!\multiplexer|Selector3~3_combout  & \multiplexer|Selector1~4_combout ))))) # (!\multiplexer|Selector2~3_combout  & (\multiplexer|Selector3~3_combout  
// & (\multiplexer|Selector0~3_combout  & \multiplexer|Selector1~4_combout )))

	.dataa(\multiplexer|Selector2~3_combout ),
	.datab(\multiplexer|Selector3~3_combout ),
	.datac(\multiplexer|Selector0~3_combout ),
	.datad(\multiplexer|Selector1~4_combout ),
	.cin(gnd),
	.combout(\hex4|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex4|WideOr1~0 .lut_mask = 16'hC2A0;
defparam \hex4|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N12
cycloneive_lcell_comb \hex4|WideOr0~0 (
// Equation(s):
// \hex4|WideOr0~0_combout  = (\multiplexer|Selector2~3_combout  & (!\multiplexer|Selector0~3_combout  & ((\multiplexer|Selector3~3_combout ) # (!\multiplexer|Selector1~4_combout )))) # (!\multiplexer|Selector2~3_combout  & (\multiplexer|Selector1~4_combout  
// & (\multiplexer|Selector3~3_combout  $ (!\multiplexer|Selector0~3_combout ))))

	.dataa(\multiplexer|Selector2~3_combout ),
	.datab(\multiplexer|Selector3~3_combout ),
	.datac(\multiplexer|Selector0~3_combout ),
	.datad(\multiplexer|Selector1~4_combout ),
	.cin(gnd),
	.combout(\hex4|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex4|WideOr0~0 .lut_mask = 16'h490A;
defparam \hex4|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N26
cycloneive_lcell_comb \hex3|WideOr6~0 (
// Equation(s):
// \hex3|WideOr6~0_combout  = (\process|controller|instrucReg|outData [15]) # ((\process|controller|instrucReg|outData [14] & ((!\process|controller|instrucReg|outData [12]) # (!\process|controller|instrucReg|outData [13]))) # 
// (!\process|controller|instrucReg|outData [14] & (\process|controller|instrucReg|outData [13])))

	.dataa(\process|controller|instrucReg|outData [14]),
	.datab(\process|controller|instrucReg|outData [15]),
	.datac(\process|controller|instrucReg|outData [13]),
	.datad(\process|controller|instrucReg|outData [12]),
	.cin(gnd),
	.combout(\hex3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex3|WideOr6~0 .lut_mask = 16'hDEFE;
defparam \hex3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N28
cycloneive_lcell_comb \hex3|WideOr5~0 (
// Equation(s):
// \hex3|WideOr5~0_combout  = (\process|controller|instrucReg|outData [14] & ((\process|controller|instrucReg|outData [15] & (!\process|controller|instrucReg|outData [13])) # (!\process|controller|instrucReg|outData [15] & 
// (\process|controller|instrucReg|outData [13] & \process|controller|instrucReg|outData [12])))) # (!\process|controller|instrucReg|outData [14] & (!\process|controller|instrucReg|outData [15] & ((\process|controller|instrucReg|outData [13]) # 
// (\process|controller|instrucReg|outData [12]))))

	.dataa(\process|controller|instrucReg|outData [14]),
	.datab(\process|controller|instrucReg|outData [15]),
	.datac(\process|controller|instrucReg|outData [13]),
	.datad(\process|controller|instrucReg|outData [12]),
	.cin(gnd),
	.combout(\hex3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex3|WideOr5~0 .lut_mask = 16'h3918;
defparam \hex3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N14
cycloneive_lcell_comb \hex3|WideOr4~0 (
// Equation(s):
// \hex3|WideOr4~0_combout  = (\process|controller|instrucReg|outData [13] & (((!\process|controller|instrucReg|outData [15] & \process|controller|instrucReg|outData [12])))) # (!\process|controller|instrucReg|outData [13] & 
// ((\process|controller|instrucReg|outData [14] & (!\process|controller|instrucReg|outData [15])) # (!\process|controller|instrucReg|outData [14] & ((\process|controller|instrucReg|outData [12])))))

	.dataa(\process|controller|instrucReg|outData [14]),
	.datab(\process|controller|instrucReg|outData [15]),
	.datac(\process|controller|instrucReg|outData [13]),
	.datad(\process|controller|instrucReg|outData [12]),
	.cin(gnd),
	.combout(\hex3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex3|WideOr4~0 .lut_mask = 16'h3702;
defparam \hex3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N8
cycloneive_lcell_comb \hex3|WideOr3~0 (
// Equation(s):
// \hex3|WideOr3~0_combout  = (\process|controller|instrucReg|outData [13] & ((\process|controller|instrucReg|outData [14] & ((\process|controller|instrucReg|outData [12]))) # (!\process|controller|instrucReg|outData [14] & 
// (\process|controller|instrucReg|outData [15] & !\process|controller|instrucReg|outData [12])))) # (!\process|controller|instrucReg|outData [13] & (!\process|controller|instrucReg|outData [15] & (\process|controller|instrucReg|outData [14] $ 
// (\process|controller|instrucReg|outData [12]))))

	.dataa(\process|controller|instrucReg|outData [14]),
	.datab(\process|controller|instrucReg|outData [15]),
	.datac(\process|controller|instrucReg|outData [13]),
	.datad(\process|controller|instrucReg|outData [12]),
	.cin(gnd),
	.combout(\hex3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex3|WideOr3~0 .lut_mask = 16'hA142;
defparam \hex3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N10
cycloneive_lcell_comb \hex3|WideOr2~0 (
// Equation(s):
// \hex3|WideOr2~0_combout  = (\process|controller|instrucReg|outData [13] & ((\process|controller|instrucReg|outData [14] & (\process|controller|instrucReg|outData [15])) # (!\process|controller|instrucReg|outData [14] & 
// (!\process|controller|instrucReg|outData [15] & !\process|controller|instrucReg|outData [12]))))

	.dataa(\process|controller|instrucReg|outData [14]),
	.datab(\process|controller|instrucReg|outData [15]),
	.datac(\process|controller|instrucReg|outData [13]),
	.datad(\process|controller|instrucReg|outData [12]),
	.cin(gnd),
	.combout(\hex3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex3|WideOr2~0 .lut_mask = 16'h8090;
defparam \hex3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N4
cycloneive_lcell_comb \hex3|WideOr1~0 (
// Equation(s):
// \hex3|WideOr1~0_combout  = (\process|controller|instrucReg|outData [14] & (\process|controller|instrucReg|outData [13] $ (((!\process|controller|instrucReg|outData [15] & \process|controller|instrucReg|outData [12]))))) # 
// (!\process|controller|instrucReg|outData [14] & (\process|controller|instrucReg|outData [15] & (\process|controller|instrucReg|outData [13] & \process|controller|instrucReg|outData [12])))

	.dataa(\process|controller|instrucReg|outData [14]),
	.datab(\process|controller|instrucReg|outData [15]),
	.datac(\process|controller|instrucReg|outData [13]),
	.datad(\process|controller|instrucReg|outData [12]),
	.cin(gnd),
	.combout(\hex3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex3|WideOr1~0 .lut_mask = 16'hC2A0;
defparam \hex3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N6
cycloneive_lcell_comb \hex3|WideOr0~0 (
// Equation(s):
// \hex3|WideOr0~0_combout  = (\process|controller|instrucReg|outData [14] & (!\process|controller|instrucReg|outData [13] & ((\process|controller|instrucReg|outData [15]) # (!\process|controller|instrucReg|outData [12])))) # 
// (!\process|controller|instrucReg|outData [14] & (\process|controller|instrucReg|outData [12] & (\process|controller|instrucReg|outData [15] $ (!\process|controller|instrucReg|outData [13]))))

	.dataa(\process|controller|instrucReg|outData [14]),
	.datab(\process|controller|instrucReg|outData [15]),
	.datac(\process|controller|instrucReg|outData [13]),
	.datad(\process|controller|instrucReg|outData [12]),
	.cin(gnd),
	.combout(\hex3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex3|WideOr0~0 .lut_mask = 16'h490A;
defparam \hex3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N24
cycloneive_lcell_comb \hex2|WideOr6~0 (
// Equation(s):
// \hex2|WideOr6~0_combout  = (\process|controller|instrucReg|outData [11]) # ((\process|controller|instrucReg|outData [10] & ((!\process|controller|instrucReg|outData [8]) # (!\process|controller|instrucReg|outData [9]))) # 
// (!\process|controller|instrucReg|outData [10] & (\process|controller|instrucReg|outData [9])))

	.dataa(\process|controller|instrucReg|outData [10]),
	.datab(\process|controller|instrucReg|outData [11]),
	.datac(\process|controller|instrucReg|outData [9]),
	.datad(\process|controller|instrucReg|outData [8]),
	.cin(gnd),
	.combout(\hex2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|WideOr6~0 .lut_mask = 16'hDEFE;
defparam \hex2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N10
cycloneive_lcell_comb \hex2|WideOr5~0 (
// Equation(s):
// \hex2|WideOr5~0_combout  = (\process|controller|instrucReg|outData [10] & ((\process|controller|instrucReg|outData [11] & (!\process|controller|instrucReg|outData [9])) # (!\process|controller|instrucReg|outData [11] & 
// (\process|controller|instrucReg|outData [9] & \process|controller|instrucReg|outData [8])))) # (!\process|controller|instrucReg|outData [10] & (!\process|controller|instrucReg|outData [11] & ((\process|controller|instrucReg|outData [9]) # 
// (\process|controller|instrucReg|outData [8]))))

	.dataa(\process|controller|instrucReg|outData [10]),
	.datab(\process|controller|instrucReg|outData [11]),
	.datac(\process|controller|instrucReg|outData [9]),
	.datad(\process|controller|instrucReg|outData [8]),
	.cin(gnd),
	.combout(\hex2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|WideOr5~0 .lut_mask = 16'h3918;
defparam \hex2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N4
cycloneive_lcell_comb \hex2|WideOr4~0 (
// Equation(s):
// \hex2|WideOr4~0_combout  = (\process|controller|instrucReg|outData [9] & (((!\process|controller|instrucReg|outData [11] & \process|controller|instrucReg|outData [8])))) # (!\process|controller|instrucReg|outData [9] & 
// ((\process|controller|instrucReg|outData [10] & (!\process|controller|instrucReg|outData [11])) # (!\process|controller|instrucReg|outData [10] & ((\process|controller|instrucReg|outData [8])))))

	.dataa(\process|controller|instrucReg|outData [10]),
	.datab(\process|controller|instrucReg|outData [11]),
	.datac(\process|controller|instrucReg|outData [9]),
	.datad(\process|controller|instrucReg|outData [8]),
	.cin(gnd),
	.combout(\hex2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|WideOr4~0 .lut_mask = 16'h3702;
defparam \hex2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N6
cycloneive_lcell_comb \hex2|WideOr3~0 (
// Equation(s):
// \hex2|WideOr3~0_combout  = (\process|controller|instrucReg|outData [9] & ((\process|controller|instrucReg|outData [10] & ((\process|controller|instrucReg|outData [8]))) # (!\process|controller|instrucReg|outData [10] & 
// (\process|controller|instrucReg|outData [11] & !\process|controller|instrucReg|outData [8])))) # (!\process|controller|instrucReg|outData [9] & (!\process|controller|instrucReg|outData [11] & (\process|controller|instrucReg|outData [10] $ 
// (\process|controller|instrucReg|outData [8]))))

	.dataa(\process|controller|instrucReg|outData [10]),
	.datab(\process|controller|instrucReg|outData [11]),
	.datac(\process|controller|instrucReg|outData [9]),
	.datad(\process|controller|instrucReg|outData [8]),
	.cin(gnd),
	.combout(\hex2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|WideOr3~0 .lut_mask = 16'hA142;
defparam \hex2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N16
cycloneive_lcell_comb \hex2|WideOr2~0 (
// Equation(s):
// \hex2|WideOr2~0_combout  = (\process|controller|instrucReg|outData [9] & ((\process|controller|instrucReg|outData [10] & (\process|controller|instrucReg|outData [11])) # (!\process|controller|instrucReg|outData [10] & 
// (!\process|controller|instrucReg|outData [11] & !\process|controller|instrucReg|outData [8]))))

	.dataa(\process|controller|instrucReg|outData [10]),
	.datab(\process|controller|instrucReg|outData [11]),
	.datac(\process|controller|instrucReg|outData [9]),
	.datad(\process|controller|instrucReg|outData [8]),
	.cin(gnd),
	.combout(\hex2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|WideOr2~0 .lut_mask = 16'h8090;
defparam \hex2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N18
cycloneive_lcell_comb \hex2|WideOr1~0 (
// Equation(s):
// \hex2|WideOr1~0_combout  = (\process|controller|instrucReg|outData [10] & (\process|controller|instrucReg|outData [9] $ (((!\process|controller|instrucReg|outData [11] & \process|controller|instrucReg|outData [8]))))) # 
// (!\process|controller|instrucReg|outData [10] & (\process|controller|instrucReg|outData [11] & (\process|controller|instrucReg|outData [9] & \process|controller|instrucReg|outData [8])))

	.dataa(\process|controller|instrucReg|outData [10]),
	.datab(\process|controller|instrucReg|outData [11]),
	.datac(\process|controller|instrucReg|outData [9]),
	.datad(\process|controller|instrucReg|outData [8]),
	.cin(gnd),
	.combout(\hex2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|WideOr1~0 .lut_mask = 16'hC2A0;
defparam \hex2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N28
cycloneive_lcell_comb \hex2|WideOr0~0 (
// Equation(s):
// \hex2|WideOr0~0_combout  = (\process|controller|instrucReg|outData [10] & (!\process|controller|instrucReg|outData [9] & ((\process|controller|instrucReg|outData [11]) # (!\process|controller|instrucReg|outData [8])))) # 
// (!\process|controller|instrucReg|outData [10] & (\process|controller|instrucReg|outData [8] & (\process|controller|instrucReg|outData [11] $ (!\process|controller|instrucReg|outData [9]))))

	.dataa(\process|controller|instrucReg|outData [10]),
	.datab(\process|controller|instrucReg|outData [11]),
	.datac(\process|controller|instrucReg|outData [9]),
	.datad(\process|controller|instrucReg|outData [8]),
	.cin(gnd),
	.combout(\hex2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|WideOr0~0 .lut_mask = 16'h490A;
defparam \hex2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N8
cycloneive_lcell_comb \hex1|WideOr6~0 (
// Equation(s):
// \hex1|WideOr6~0_combout  = (\process|controller|instrucReg|outData [7]) # ((\process|controller|instrucReg|outData [5] & ((!\process|controller|instrucReg|outData [6]) # (!\process|controller|instrucReg|outData [4]))) # 
// (!\process|controller|instrucReg|outData [5] & ((\process|controller|instrucReg|outData [6]))))

	.dataa(\process|controller|instrucReg|outData [5]),
	.datab(\process|controller|instrucReg|outData [4]),
	.datac(\process|controller|instrucReg|outData [7]),
	.datad(\process|controller|instrucReg|outData [6]),
	.cin(gnd),
	.combout(\hex1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|WideOr6~0 .lut_mask = 16'hF7FA;
defparam \hex1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N2
cycloneive_lcell_comb \hex1|WideOr5~0 (
// Equation(s):
// \hex1|WideOr5~0_combout  = (\process|controller|instrucReg|outData [5] & (!\process|controller|instrucReg|outData [7] & ((\process|controller|instrucReg|outData [4]) # (!\process|controller|instrucReg|outData [6])))) # 
// (!\process|controller|instrucReg|outData [5] & ((\process|controller|instrucReg|outData [7] & ((\process|controller|instrucReg|outData [6]))) # (!\process|controller|instrucReg|outData [7] & (\process|controller|instrucReg|outData [4] & 
// !\process|controller|instrucReg|outData [6]))))

	.dataa(\process|controller|instrucReg|outData [5]),
	.datab(\process|controller|instrucReg|outData [4]),
	.datac(\process|controller|instrucReg|outData [7]),
	.datad(\process|controller|instrucReg|outData [6]),
	.cin(gnd),
	.combout(\hex1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|WideOr5~0 .lut_mask = 16'h580E;
defparam \hex1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N4
cycloneive_lcell_comb \hex1|WideOr4~0 (
// Equation(s):
// \hex1|WideOr4~0_combout  = (\process|controller|instrucReg|outData [5] & (\process|controller|instrucReg|outData [4] & (!\process|controller|instrucReg|outData [7]))) # (!\process|controller|instrucReg|outData [5] & 
// ((\process|controller|instrucReg|outData [6] & ((!\process|controller|instrucReg|outData [7]))) # (!\process|controller|instrucReg|outData [6] & (\process|controller|instrucReg|outData [4]))))

	.dataa(\process|controller|instrucReg|outData [5]),
	.datab(\process|controller|instrucReg|outData [4]),
	.datac(\process|controller|instrucReg|outData [7]),
	.datad(\process|controller|instrucReg|outData [6]),
	.cin(gnd),
	.combout(\hex1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|WideOr4~0 .lut_mask = 16'h0D4C;
defparam \hex1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N22
cycloneive_lcell_comb \hex1|WideOr3~0 (
// Equation(s):
// \hex1|WideOr3~0_combout  = (\process|controller|instrucReg|outData [5] & ((\process|controller|instrucReg|outData [4] & ((\process|controller|instrucReg|outData [6]))) # (!\process|controller|instrucReg|outData [4] & 
// (\process|controller|instrucReg|outData [7] & !\process|controller|instrucReg|outData [6])))) # (!\process|controller|instrucReg|outData [5] & (!\process|controller|instrucReg|outData [7] & (\process|controller|instrucReg|outData [4] $ 
// (\process|controller|instrucReg|outData [6]))))

	.dataa(\process|controller|instrucReg|outData [5]),
	.datab(\process|controller|instrucReg|outData [4]),
	.datac(\process|controller|instrucReg|outData [7]),
	.datad(\process|controller|instrucReg|outData [6]),
	.cin(gnd),
	.combout(\hex1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|WideOr3~0 .lut_mask = 16'h8924;
defparam \hex1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N24
cycloneive_lcell_comb \hex1|WideOr2~0 (
// Equation(s):
// \hex1|WideOr2~0_combout  = (\process|controller|instrucReg|outData [5] & ((\process|controller|instrucReg|outData [7] & ((\process|controller|instrucReg|outData [6]))) # (!\process|controller|instrucReg|outData [7] & 
// (!\process|controller|instrucReg|outData [4] & !\process|controller|instrucReg|outData [6]))))

	.dataa(\process|controller|instrucReg|outData [5]),
	.datab(\process|controller|instrucReg|outData [4]),
	.datac(\process|controller|instrucReg|outData [7]),
	.datad(\process|controller|instrucReg|outData [6]),
	.cin(gnd),
	.combout(\hex1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|WideOr2~0 .lut_mask = 16'hA002;
defparam \hex1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N26
cycloneive_lcell_comb \hex1|WideOr1~0 (
// Equation(s):
// \hex1|WideOr1~0_combout  = (\process|controller|instrucReg|outData [5] & ((\process|controller|instrucReg|outData [4] & (\process|controller|instrucReg|outData [7])) # (!\process|controller|instrucReg|outData [4] & ((\process|controller|instrucReg|outData 
// [6]))))) # (!\process|controller|instrucReg|outData [5] & (\process|controller|instrucReg|outData [4] & (!\process|controller|instrucReg|outData [7] & \process|controller|instrucReg|outData [6])))

	.dataa(\process|controller|instrucReg|outData [5]),
	.datab(\process|controller|instrucReg|outData [4]),
	.datac(\process|controller|instrucReg|outData [7]),
	.datad(\process|controller|instrucReg|outData [6]),
	.cin(gnd),
	.combout(\hex1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|WideOr1~0 .lut_mask = 16'hA680;
defparam \hex1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N12
cycloneive_lcell_comb \hex1|WideOr0~0 (
// Equation(s):
// \hex1|WideOr0~0_combout  = (\process|controller|instrucReg|outData [5] & (\process|controller|instrucReg|outData [4] & (\process|controller|instrucReg|outData [7] & !\process|controller|instrucReg|outData [6]))) # (!\process|controller|instrucReg|outData 
// [5] & (\process|controller|instrucReg|outData [6] $ (((\process|controller|instrucReg|outData [4] & !\process|controller|instrucReg|outData [7])))))

	.dataa(\process|controller|instrucReg|outData [5]),
	.datab(\process|controller|instrucReg|outData [4]),
	.datac(\process|controller|instrucReg|outData [7]),
	.datad(\process|controller|instrucReg|outData [6]),
	.cin(gnd),
	.combout(\hex1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|WideOr0~0 .lut_mask = 16'h5184;
defparam \hex1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N22
cycloneive_lcell_comb \hex0|WideOr6~0 (
// Equation(s):
// \hex0|WideOr6~0_combout  = (\process|controller|instrucReg|outData [3]) # ((\process|controller|instrucReg|outData [1] & ((!\process|controller|instrucReg|outData [2]) # (!\process|controller|instrucReg|outData [0]))) # 
// (!\process|controller|instrucReg|outData [1] & ((\process|controller|instrucReg|outData [2]))))

	.dataa(\process|controller|instrucReg|outData [3]),
	.datab(\process|controller|instrucReg|outData [1]),
	.datac(\process|controller|instrucReg|outData [0]),
	.datad(\process|controller|instrucReg|outData [2]),
	.cin(gnd),
	.combout(\hex0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|WideOr6~0 .lut_mask = 16'hBFEE;
defparam \hex0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N0
cycloneive_lcell_comb \hex0|WideOr5~0 (
// Equation(s):
// \hex0|WideOr5~0_combout  = (\process|controller|instrucReg|outData [3] & (!\process|controller|instrucReg|outData [1] & ((\process|controller|instrucReg|outData [2])))) # (!\process|controller|instrucReg|outData [3] & 
// ((\process|controller|instrucReg|outData [1] & ((\process|controller|instrucReg|outData [0]) # (!\process|controller|instrucReg|outData [2]))) # (!\process|controller|instrucReg|outData [1] & (\process|controller|instrucReg|outData [0] & 
// !\process|controller|instrucReg|outData [2]))))

	.dataa(\process|controller|instrucReg|outData [3]),
	.datab(\process|controller|instrucReg|outData [1]),
	.datac(\process|controller|instrucReg|outData [0]),
	.datad(\process|controller|instrucReg|outData [2]),
	.cin(gnd),
	.combout(\hex0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|WideOr5~0 .lut_mask = 16'h6254;
defparam \hex0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N2
cycloneive_lcell_comb \hex0|WideOr4~0 (
// Equation(s):
// \hex0|WideOr4~0_combout  = (\process|controller|instrucReg|outData [1] & (!\process|controller|instrucReg|outData [3] & (\process|controller|instrucReg|outData [0]))) # (!\process|controller|instrucReg|outData [1] & 
// ((\process|controller|instrucReg|outData [2] & (!\process|controller|instrucReg|outData [3])) # (!\process|controller|instrucReg|outData [2] & ((\process|controller|instrucReg|outData [0])))))

	.dataa(\process|controller|instrucReg|outData [3]),
	.datab(\process|controller|instrucReg|outData [1]),
	.datac(\process|controller|instrucReg|outData [0]),
	.datad(\process|controller|instrucReg|outData [2]),
	.cin(gnd),
	.combout(\hex0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|WideOr4~0 .lut_mask = 16'h5170;
defparam \hex0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N12
cycloneive_lcell_comb \hex0|WideOr3~0 (
// Equation(s):
// \hex0|WideOr3~0_combout  = (\process|controller|instrucReg|outData [1] & ((\process|controller|instrucReg|outData [0] & ((\process|controller|instrucReg|outData [2]))) # (!\process|controller|instrucReg|outData [0] & 
// (\process|controller|instrucReg|outData [3] & !\process|controller|instrucReg|outData [2])))) # (!\process|controller|instrucReg|outData [1] & (!\process|controller|instrucReg|outData [3] & (\process|controller|instrucReg|outData [0] $ 
// (\process|controller|instrucReg|outData [2]))))

	.dataa(\process|controller|instrucReg|outData [3]),
	.datab(\process|controller|instrucReg|outData [1]),
	.datac(\process|controller|instrucReg|outData [0]),
	.datad(\process|controller|instrucReg|outData [2]),
	.cin(gnd),
	.combout(\hex0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|WideOr3~0 .lut_mask = 16'hC118;
defparam \hex0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N30
cycloneive_lcell_comb \hex0|WideOr2~0 (
// Equation(s):
// \hex0|WideOr2~0_combout  = (\process|controller|instrucReg|outData [1] & ((\process|controller|instrucReg|outData [3] & ((\process|controller|instrucReg|outData [2]))) # (!\process|controller|instrucReg|outData [3] & 
// (!\process|controller|instrucReg|outData [0] & !\process|controller|instrucReg|outData [2]))))

	.dataa(\process|controller|instrucReg|outData [0]),
	.datab(\process|controller|instrucReg|outData [3]),
	.datac(\process|controller|instrucReg|outData [2]),
	.datad(\process|controller|instrucReg|outData [1]),
	.cin(gnd),
	.combout(\hex0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|WideOr2~0 .lut_mask = 16'hC100;
defparam \hex0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N30
cycloneive_lcell_comb \hex0|WideOr1~0 (
// Equation(s):
// \hex0|WideOr1~0_combout  = (\process|controller|instrucReg|outData [3] & (\process|controller|instrucReg|outData [1] & ((\process|controller|instrucReg|outData [0]) # (\process|controller|instrucReg|outData [2])))) # 
// (!\process|controller|instrucReg|outData [3] & (\process|controller|instrucReg|outData [2] & (\process|controller|instrucReg|outData [1] $ (\process|controller|instrucReg|outData [0]))))

	.dataa(\process|controller|instrucReg|outData [3]),
	.datab(\process|controller|instrucReg|outData [1]),
	.datac(\process|controller|instrucReg|outData [0]),
	.datad(\process|controller|instrucReg|outData [2]),
	.cin(gnd),
	.combout(\hex0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|WideOr1~0 .lut_mask = 16'h9C80;
defparam \hex0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N8
cycloneive_lcell_comb \hex0|WideOr0~0 (
// Equation(s):
// \hex0|WideOr0~0_combout  = (\process|controller|instrucReg|outData [1] & (\process|controller|instrucReg|outData [3] & (\process|controller|instrucReg|outData [0] & !\process|controller|instrucReg|outData [2]))) # (!\process|controller|instrucReg|outData 
// [1] & (\process|controller|instrucReg|outData [2] $ (((!\process|controller|instrucReg|outData [3] & \process|controller|instrucReg|outData [0])))))

	.dataa(\process|controller|instrucReg|outData [3]),
	.datab(\process|controller|instrucReg|outData [1]),
	.datac(\process|controller|instrucReg|outData [0]),
	.datad(\process|controller|instrucReg|outData [2]),
	.cin(gnd),
	.combout(\hex0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|WideOr0~0 .lut_mask = 16'h2390;
defparam \hex0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y24_N0
cycloneive_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
