Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Dec 10 23:38:05 2023
| Host         : Adelia-laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file UART_on_board_testing_timing_summary_routed.rpt -pb UART_on_board_testing_timing_summary_routed.pb -rpx UART_on_board_testing_timing_summary_routed.rpx -warn_on_violation
| Design       : UART_on_board_testing
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.354        0.000                      0                  136        0.157        0.000                      0                  136        4.500        0.000                       0                    81  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.354        0.000                      0                  136        0.157        0.000                      0                  136        4.500        0.000                       0                    81  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.354ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.354ns  (required time - arrival time)
  Source:                 recv/clk_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recv/clk_counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.615ns  (logic 1.090ns (19.412%)  route 4.525ns (80.588%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.711     5.314    recv/clk_IBUF_BUFG
    SLICE_X7Y70          FDRE                                         r  recv/clk_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.419     5.733 f  recv/clk_counter_reg[12]/Q
                         net (fo=6, routed)           1.271     7.004    recv/clk_counter_reg_n_0_[12]
    SLICE_X7Y68          LUT4 (Prop_lut4_I1_O)        0.299     7.303 r  recv/clk_counter[31]_i_7/O
                         net (fo=1, routed)           0.670     7.973    recv/clk_counter[31]_i_7_n_0
    SLICE_X7Y68          LUT5 (Prop_lut5_I4_O)        0.124     8.097 r  recv/clk_counter[31]_i_4/O
                         net (fo=1, routed)           1.020     9.117    recv/clk_counter[31]_i_4_n_0
    SLICE_X6Y67          LUT6 (Prop_lut6_I0_O)        0.124     9.241 r  recv/clk_counter[31]_i_3/O
                         net (fo=32, routed)          1.564    10.805    recv/clk_counter[31]_i_3_n_0
    SLICE_X7Y73          LUT2 (Prop_lut2_I0_O)        0.124    10.929 r  recv/clk_counter[22]_i_1/O
                         net (fo=1, routed)           0.000    10.929    recv/clk_counter[22]_i_1_n_0
    SLICE_X7Y73          FDRE                                         r  recv/clk_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.588    15.011    recv/clk_IBUF_BUFG
    SLICE_X7Y73          FDRE                                         r  recv/clk_counter_reg[22]/C
                         clock pessimism              0.276    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X7Y73          FDRE (Setup_fdre_C_D)        0.031    15.282    recv/clk_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                         -10.929    
  -------------------------------------------------------------------
                         slack                                  4.354    

Slack (MET) :             4.370ns  (required time - arrival time)
  Source:                 recv/clk_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recv/clk_counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.643ns  (logic 1.118ns (19.812%)  route 4.525ns (80.188%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.711     5.314    recv/clk_IBUF_BUFG
    SLICE_X7Y70          FDRE                                         r  recv/clk_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.419     5.733 f  recv/clk_counter_reg[12]/Q
                         net (fo=6, routed)           1.271     7.004    recv/clk_counter_reg_n_0_[12]
    SLICE_X7Y68          LUT4 (Prop_lut4_I1_O)        0.299     7.303 r  recv/clk_counter[31]_i_7/O
                         net (fo=1, routed)           0.670     7.973    recv/clk_counter[31]_i_7_n_0
    SLICE_X7Y68          LUT5 (Prop_lut5_I4_O)        0.124     8.097 r  recv/clk_counter[31]_i_4/O
                         net (fo=1, routed)           1.020     9.117    recv/clk_counter[31]_i_4_n_0
    SLICE_X6Y67          LUT6 (Prop_lut6_I0_O)        0.124     9.241 r  recv/clk_counter[31]_i_3/O
                         net (fo=32, routed)          1.564    10.805    recv/clk_counter[31]_i_3_n_0
    SLICE_X7Y73          LUT2 (Prop_lut2_I0_O)        0.152    10.957 r  recv/clk_counter[24]_i_1/O
                         net (fo=1, routed)           0.000    10.957    recv/clk_counter[24]_i_1_n_0
    SLICE_X7Y73          FDRE                                         r  recv/clk_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.588    15.011    recv/clk_IBUF_BUFG
    SLICE_X7Y73          FDRE                                         r  recv/clk_counter_reg[24]/C
                         clock pessimism              0.276    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X7Y73          FDRE (Setup_fdre_C_D)        0.075    15.326    recv/clk_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                         -10.957    
  -------------------------------------------------------------------
                         slack                                  4.370    

Slack (MET) :             4.505ns  (required time - arrival time)
  Source:                 recv/clk_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recv/clk_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.465ns  (logic 1.090ns (19.945%)  route 4.375ns (80.055%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.711     5.314    recv/clk_IBUF_BUFG
    SLICE_X7Y70          FDRE                                         r  recv/clk_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.419     5.733 f  recv/clk_counter_reg[12]/Q
                         net (fo=6, routed)           1.271     7.004    recv/clk_counter_reg_n_0_[12]
    SLICE_X7Y68          LUT4 (Prop_lut4_I1_O)        0.299     7.303 r  recv/clk_counter[31]_i_7/O
                         net (fo=1, routed)           0.670     7.973    recv/clk_counter[31]_i_7_n_0
    SLICE_X7Y68          LUT5 (Prop_lut5_I4_O)        0.124     8.097 r  recv/clk_counter[31]_i_4/O
                         net (fo=1, routed)           1.020     9.117    recv/clk_counter[31]_i_4_n_0
    SLICE_X6Y67          LUT6 (Prop_lut6_I0_O)        0.124     9.241 r  recv/clk_counter[31]_i_3/O
                         net (fo=32, routed)          1.414    10.655    recv/clk_counter[31]_i_3_n_0
    SLICE_X7Y72          LUT2 (Prop_lut2_I0_O)        0.124    10.779 r  recv/clk_counter[18]_i_1/O
                         net (fo=1, routed)           0.000    10.779    recv/clk_counter[18]_i_1_n_0
    SLICE_X7Y72          FDRE                                         r  recv/clk_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.589    15.012    recv/clk_IBUF_BUFG
    SLICE_X7Y72          FDRE                                         r  recv/clk_counter_reg[18]/C
                         clock pessimism              0.276    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X7Y72          FDRE (Setup_fdre_C_D)        0.031    15.283    recv/clk_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                         -10.779    
  -------------------------------------------------------------------
                         slack                                  4.505    

Slack (MET) :             4.521ns  (required time - arrival time)
  Source:                 recv/clk_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recv/clk_counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.493ns  (logic 1.118ns (20.353%)  route 4.375ns (79.647%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.711     5.314    recv/clk_IBUF_BUFG
    SLICE_X7Y70          FDRE                                         r  recv/clk_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.419     5.733 f  recv/clk_counter_reg[12]/Q
                         net (fo=6, routed)           1.271     7.004    recv/clk_counter_reg_n_0_[12]
    SLICE_X7Y68          LUT4 (Prop_lut4_I1_O)        0.299     7.303 r  recv/clk_counter[31]_i_7/O
                         net (fo=1, routed)           0.670     7.973    recv/clk_counter[31]_i_7_n_0
    SLICE_X7Y68          LUT5 (Prop_lut5_I4_O)        0.124     8.097 r  recv/clk_counter[31]_i_4/O
                         net (fo=1, routed)           1.020     9.117    recv/clk_counter[31]_i_4_n_0
    SLICE_X6Y67          LUT6 (Prop_lut6_I0_O)        0.124     9.241 r  recv/clk_counter[31]_i_3/O
                         net (fo=32, routed)          1.414    10.655    recv/clk_counter[31]_i_3_n_0
    SLICE_X7Y72          LUT2 (Prop_lut2_I0_O)        0.152    10.807 r  recv/clk_counter[20]_i_1/O
                         net (fo=1, routed)           0.000    10.807    recv/clk_counter[20]_i_1_n_0
    SLICE_X7Y72          FDRE                                         r  recv/clk_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.589    15.012    recv/clk_IBUF_BUFG
    SLICE_X7Y72          FDRE                                         r  recv/clk_counter_reg[20]/C
                         clock pessimism              0.276    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X7Y72          FDRE (Setup_fdre_C_D)        0.075    15.327    recv/clk_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                         -10.807    
  -------------------------------------------------------------------
                         slack                                  4.521    

Slack (MET) :             4.589ns  (required time - arrival time)
  Source:                 recv/clk_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recv/clk_counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.378ns  (logic 1.090ns (20.267%)  route 4.288ns (79.733%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.711     5.314    recv/clk_IBUF_BUFG
    SLICE_X7Y70          FDRE                                         r  recv/clk_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.419     5.733 f  recv/clk_counter_reg[12]/Q
                         net (fo=6, routed)           1.271     7.004    recv/clk_counter_reg_n_0_[12]
    SLICE_X7Y68          LUT4 (Prop_lut4_I1_O)        0.299     7.303 r  recv/clk_counter[31]_i_7/O
                         net (fo=1, routed)           0.670     7.973    recv/clk_counter[31]_i_7_n_0
    SLICE_X7Y68          LUT5 (Prop_lut5_I4_O)        0.124     8.097 r  recv/clk_counter[31]_i_4/O
                         net (fo=1, routed)           1.020     9.117    recv/clk_counter[31]_i_4_n_0
    SLICE_X6Y67          LUT6 (Prop_lut6_I0_O)        0.124     9.241 r  recv/clk_counter[31]_i_3/O
                         net (fo=32, routed)          1.327    10.568    recv/clk_counter[31]_i_3_n_0
    SLICE_X7Y73          LUT2 (Prop_lut2_I0_O)        0.124    10.692 r  recv/clk_counter[21]_i_1/O
                         net (fo=1, routed)           0.000    10.692    recv/clk_counter[21]_i_1_n_0
    SLICE_X7Y73          FDRE                                         r  recv/clk_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.588    15.011    recv/clk_IBUF_BUFG
    SLICE_X7Y73          FDRE                                         r  recv/clk_counter_reg[21]/C
                         clock pessimism              0.276    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X7Y73          FDRE (Setup_fdre_C_D)        0.029    15.280    recv/clk_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                         -10.692    
  -------------------------------------------------------------------
                         slack                                  4.589    

Slack (MET) :             4.640ns  (required time - arrival time)
  Source:                 recv/clk_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recv/clk_counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.326ns  (logic 1.090ns (20.465%)  route 4.236ns (79.535%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.711     5.314    recv/clk_IBUF_BUFG
    SLICE_X7Y70          FDRE                                         r  recv/clk_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.419     5.733 f  recv/clk_counter_reg[12]/Q
                         net (fo=6, routed)           1.271     7.004    recv/clk_counter_reg_n_0_[12]
    SLICE_X7Y68          LUT4 (Prop_lut4_I1_O)        0.299     7.303 r  recv/clk_counter[31]_i_7/O
                         net (fo=1, routed)           0.670     7.973    recv/clk_counter[31]_i_7_n_0
    SLICE_X7Y68          LUT5 (Prop_lut5_I4_O)        0.124     8.097 r  recv/clk_counter[31]_i_4/O
                         net (fo=1, routed)           1.020     9.117    recv/clk_counter[31]_i_4_n_0
    SLICE_X6Y67          LUT6 (Prop_lut6_I0_O)        0.124     9.241 r  recv/clk_counter[31]_i_3/O
                         net (fo=32, routed)          1.275    10.516    recv/clk_counter[31]_i_3_n_0
    SLICE_X7Y74          LUT2 (Prop_lut2_I0_O)        0.124    10.640 r  recv/clk_counter[29]_i_1/O
                         net (fo=1, routed)           0.000    10.640    recv/clk_counter[29]_i_1_n_0
    SLICE_X7Y74          FDRE                                         r  recv/clk_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.586    15.009    recv/clk_IBUF_BUFG
    SLICE_X7Y74          FDRE                                         r  recv/clk_counter_reg[29]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X7Y74          FDRE (Setup_fdre_C_D)        0.031    15.280    recv/clk_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                         -10.640    
  -------------------------------------------------------------------
                         slack                                  4.640    

Slack (MET) :             4.641ns  (required time - arrival time)
  Source:                 recv/clk_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recv/clk_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.372ns  (logic 1.084ns (20.178%)  route 4.288ns (79.822%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.711     5.314    recv/clk_IBUF_BUFG
    SLICE_X7Y70          FDRE                                         r  recv/clk_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.419     5.733 f  recv/clk_counter_reg[12]/Q
                         net (fo=6, routed)           1.271     7.004    recv/clk_counter_reg_n_0_[12]
    SLICE_X7Y68          LUT4 (Prop_lut4_I1_O)        0.299     7.303 r  recv/clk_counter[31]_i_7/O
                         net (fo=1, routed)           0.670     7.973    recv/clk_counter[31]_i_7_n_0
    SLICE_X7Y68          LUT5 (Prop_lut5_I4_O)        0.124     8.097 r  recv/clk_counter[31]_i_4/O
                         net (fo=1, routed)           1.020     9.117    recv/clk_counter[31]_i_4_n_0
    SLICE_X6Y67          LUT6 (Prop_lut6_I0_O)        0.124     9.241 r  recv/clk_counter[31]_i_3/O
                         net (fo=32, routed)          1.327    10.568    recv/clk_counter[31]_i_3_n_0
    SLICE_X7Y73          LUT2 (Prop_lut2_I0_O)        0.118    10.686 r  recv/clk_counter[23]_i_1/O
                         net (fo=1, routed)           0.000    10.686    recv/clk_counter[23]_i_1_n_0
    SLICE_X7Y73          FDRE                                         r  recv/clk_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.588    15.011    recv/clk_IBUF_BUFG
    SLICE_X7Y73          FDRE                                         r  recv/clk_counter_reg[23]/C
                         clock pessimism              0.276    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X7Y73          FDRE (Setup_fdre_C_D)        0.075    15.326    recv/clk_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                         -10.686    
  -------------------------------------------------------------------
                         slack                                  4.641    

Slack (MET) :             4.654ns  (required time - arrival time)
  Source:                 recv/clk_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recv/clk_counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.356ns  (logic 1.120ns (20.911%)  route 4.236ns (79.089%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.711     5.314    recv/clk_IBUF_BUFG
    SLICE_X7Y70          FDRE                                         r  recv/clk_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.419     5.733 f  recv/clk_counter_reg[12]/Q
                         net (fo=6, routed)           1.271     7.004    recv/clk_counter_reg_n_0_[12]
    SLICE_X7Y68          LUT4 (Prop_lut4_I1_O)        0.299     7.303 r  recv/clk_counter[31]_i_7/O
                         net (fo=1, routed)           0.670     7.973    recv/clk_counter[31]_i_7_n_0
    SLICE_X7Y68          LUT5 (Prop_lut5_I4_O)        0.124     8.097 r  recv/clk_counter[31]_i_4/O
                         net (fo=1, routed)           1.020     9.117    recv/clk_counter[31]_i_4_n_0
    SLICE_X6Y67          LUT6 (Prop_lut6_I0_O)        0.124     9.241 r  recv/clk_counter[31]_i_3/O
                         net (fo=32, routed)          1.275    10.516    recv/clk_counter[31]_i_3_n_0
    SLICE_X7Y74          LUT2 (Prop_lut2_I0_O)        0.154    10.670 r  recv/clk_counter[31]_i_2/O
                         net (fo=1, routed)           0.000    10.670    recv/clk_counter[31]_i_2_n_0
    SLICE_X7Y74          FDRE                                         r  recv/clk_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.586    15.009    recv/clk_IBUF_BUFG
    SLICE_X7Y74          FDRE                                         r  recv/clk_counter_reg[31]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X7Y74          FDRE (Setup_fdre_C_D)        0.075    15.324    recv/clk_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                         -10.670    
  -------------------------------------------------------------------
                         slack                                  4.654    

Slack (MET) :             4.667ns  (required time - arrival time)
  Source:                 recv/clk_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recv/clk_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.305ns  (logic 1.090ns (20.546%)  route 4.215ns (79.454%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.711     5.314    recv/clk_IBUF_BUFG
    SLICE_X7Y70          FDRE                                         r  recv/clk_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.419     5.733 f  recv/clk_counter_reg[12]/Q
                         net (fo=6, routed)           1.271     7.004    recv/clk_counter_reg_n_0_[12]
    SLICE_X7Y68          LUT4 (Prop_lut4_I1_O)        0.299     7.303 r  recv/clk_counter[31]_i_7/O
                         net (fo=1, routed)           0.670     7.973    recv/clk_counter[31]_i_7_n_0
    SLICE_X7Y68          LUT5 (Prop_lut5_I4_O)        0.124     8.097 r  recv/clk_counter[31]_i_4/O
                         net (fo=1, routed)           1.020     9.117    recv/clk_counter[31]_i_4_n_0
    SLICE_X6Y67          LUT6 (Prop_lut6_I0_O)        0.124     9.241 r  recv/clk_counter[31]_i_3/O
                         net (fo=32, routed)          1.254    10.495    recv/clk_counter[31]_i_3_n_0
    SLICE_X7Y71          LUT2 (Prop_lut2_I0_O)        0.124    10.619 r  recv/clk_counter[14]_i_1/O
                         net (fo=1, routed)           0.000    10.619    recv/clk_counter[14]_i_1_n_0
    SLICE_X7Y71          FDRE                                         r  recv/clk_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.591    15.014    recv/clk_IBUF_BUFG
    SLICE_X7Y71          FDRE                                         r  recv/clk_counter_reg[14]/C
                         clock pessimism              0.276    15.290    
                         clock uncertainty           -0.035    15.254    
    SLICE_X7Y71          FDRE (Setup_fdre_C_D)        0.031    15.285    recv/clk_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.285    
                         arrival time                         -10.619    
  -------------------------------------------------------------------
                         slack                                  4.667    

Slack (MET) :             4.682ns  (required time - arrival time)
  Source:                 recv/clk_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recv/clk_counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.313ns  (logic 1.090ns (20.515%)  route 4.223ns (79.485%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.711     5.314    recv/clk_IBUF_BUFG
    SLICE_X7Y70          FDRE                                         r  recv/clk_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.419     5.733 f  recv/clk_counter_reg[12]/Q
                         net (fo=6, routed)           1.271     7.004    recv/clk_counter_reg_n_0_[12]
    SLICE_X7Y68          LUT4 (Prop_lut4_I1_O)        0.299     7.303 r  recv/clk_counter[31]_i_7/O
                         net (fo=1, routed)           0.670     7.973    recv/clk_counter[31]_i_7_n_0
    SLICE_X7Y68          LUT5 (Prop_lut5_I4_O)        0.124     8.097 r  recv/clk_counter[31]_i_4/O
                         net (fo=1, routed)           1.020     9.117    recv/clk_counter[31]_i_4_n_0
    SLICE_X6Y67          LUT6 (Prop_lut6_I0_O)        0.124     9.241 r  recv/clk_counter[31]_i_3/O
                         net (fo=32, routed)          1.262    10.503    recv/clk_counter[31]_i_3_n_0
    SLICE_X7Y70          LUT2 (Prop_lut2_I0_O)        0.124    10.627 r  recv/clk_counter[30]_i_1/O
                         net (fo=1, routed)           0.000    10.627    recv/clk_counter[30]_i_1_n_0
    SLICE_X7Y70          FDRE                                         r  recv/clk_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.592    15.015    recv/clk_IBUF_BUFG
    SLICE_X7Y70          FDRE                                         r  recv/clk_counter_reg[30]/C
                         clock pessimism              0.299    15.314    
                         clock uncertainty           -0.035    15.278    
    SLICE_X7Y70          FDRE (Setup_fdre_C_D)        0.031    15.309    recv/clk_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                         -10.627    
  -------------------------------------------------------------------
                         slack                                  4.682    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 recv/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trans/tx_byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.598     1.517    recv/clk_IBUF_BUFG
    SLICE_X3Y67          FDRE                                         r  recv/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  recv/data_reg[4]/Q
                         net (fo=1, routed)           0.099     1.758    trans/D[4]
    SLICE_X1Y68          FDRE                                         r  trans/tx_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.868     2.033    trans/clk_IBUF_BUFG
    SLICE_X1Y68          FDRE                                         r  trans/tx_byte_reg[4]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X1Y68          FDRE (Hold_fdre_C_D)         0.070     1.600    trans/tx_byte_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 recv/data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trans/tx_byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.061%)  route 0.159ns (52.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.596     1.515    recv/clk_IBUF_BUFG
    SLICE_X5Y68          FDRE                                         r  recv/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  recv/data_reg[7]/Q
                         net (fo=1, routed)           0.159     1.815    trans/D[7]
    SLICE_X1Y68          FDRE                                         r  trans/tx_byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.868     2.033    trans/clk_IBUF_BUFG
    SLICE_X1Y68          FDRE                                         r  trans/tx_byte_reg[7]/C
                         clock pessimism             -0.479     1.553    
    SLICE_X1Y68          FDRE (Hold_fdre_C_D)         0.072     1.625    trans/tx_byte_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 recv/data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trans/tx_byte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.360%)  route 0.163ns (53.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.596     1.515    recv/clk_IBUF_BUFG
    SLICE_X7Y68          FDRE                                         r  recv/data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  recv/data_reg[6]/Q
                         net (fo=1, routed)           0.163     1.819    trans/D[6]
    SLICE_X1Y68          FDRE                                         r  trans/tx_byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.868     2.033    trans/clk_IBUF_BUFG
    SLICE_X1Y68          FDRE                                         r  trans/tx_byte_reg[6]/C
                         clock pessimism             -0.479     1.553    
    SLICE_X1Y68          FDRE (Hold_fdre_C_D)         0.070     1.623    trans/tx_byte_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 recv/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trans/tx_byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.498%)  route 0.121ns (42.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.597     1.516    recv/clk_IBUF_BUFG
    SLICE_X2Y68          FDRE                                         r  recv/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.164     1.680 r  recv/data_reg[0]/Q
                         net (fo=2, routed)           0.121     1.802    trans/D[0]
    SLICE_X0Y68          FDRE                                         r  trans/tx_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.868     2.033    trans/clk_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  trans/tx_byte_reg[0]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X0Y68          FDRE (Hold_fdre_C_D)         0.070     1.600    trans/tx_byte_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 recv/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recv/bit_index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.037%)  route 0.165ns (46.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.595     1.514    recv/clk_IBUF_BUFG
    SLICE_X4Y69          FDSE                                         r  recv/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDSE (Prop_fdse_C_Q)         0.141     1.655 r  recv/FSM_onehot_current_state_reg[0]/Q
                         net (fo=7, routed)           0.165     1.820    recv/FSM_onehot_current_state_reg_n_0_[0]
    SLICE_X3Y68          LUT6 (Prop_lut6_I2_O)        0.045     1.865 r  recv/bit_index[2]_i_1/O
                         net (fo=1, routed)           0.000     1.865    recv/bit_index[2]_i_1_n_0
    SLICE_X3Y68          FDRE                                         r  recv/bit_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.868     2.033    recv/clk_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  recv/bit_index_reg[2]/C
                         clock pessimism             -0.479     1.553    
    SLICE_X3Y68          FDRE (Hold_fdre_C_D)         0.092     1.645    recv/bit_index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 recv/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trans/tx_byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.776%)  route 0.172ns (51.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.596     1.515    recv/clk_IBUF_BUFG
    SLICE_X6Y68          FDRE                                         r  recv/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y68          FDRE (Prop_fdre_C_Q)         0.164     1.679 r  recv/data_reg[1]/Q
                         net (fo=2, routed)           0.172     1.852    trans/D[1]
    SLICE_X0Y68          FDRE                                         r  trans/tx_byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.868     2.033    trans/clk_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  trans/tx_byte_reg[1]/C
                         clock pessimism             -0.479     1.553    
    SLICE_X0Y68          FDRE (Hold_fdre_C_D)         0.066     1.619    trans/tx_byte_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 trans/bit_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trans/bit_index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.909%)  route 0.098ns (30.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.596     1.515    trans/clk_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  trans/bit_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.128     1.643 r  trans/bit_index_reg[1]/Q
                         net (fo=7, routed)           0.098     1.741    trans/bit_index_reg_n_0_[1]
    SLICE_X1Y69          LUT6 (Prop_lut6_I3_O)        0.099     1.840 r  trans/bit_index[2]_i_1/O
                         net (fo=1, routed)           0.000     1.840    trans/bit_index[2]_i_1_n_0
    SLICE_X1Y69          FDRE                                         r  trans/bit_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.867     2.032    trans/clk_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  trans/bit_index_reg[2]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X1Y69          FDRE (Hold_fdre_C_D)         0.092     1.607    trans/bit_index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 recv/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recv/data_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.597     1.516    recv/clk_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  recv/FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  recv/FSM_onehot_current_state_reg[4]/Q
                         net (fo=2, routed)           0.168     1.826    recv/FSM_onehot_current_state_reg_n_0_[4]
    SLICE_X3Y68          LUT5 (Prop_lut5_I0_O)        0.042     1.868 r  recv/data_valid_i_1/O
                         net (fo=1, routed)           0.000     1.868    recv/data_valid_i_1_n_0
    SLICE_X3Y68          FDRE                                         r  recv/data_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.868     2.033    recv/clk_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  recv/data_valid_reg/C
                         clock pessimism             -0.516     1.516    
    SLICE_X3Y68          FDRE (Hold_fdre_C_D)         0.107     1.623    recv/data_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 trans/FSM_sequential_current_state_reg[2]_inv/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trans/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.227ns (66.205%)  route 0.116ns (33.795%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.595     1.514    trans/clk_IBUF_BUFG
    SLICE_X1Y70          FDSE                                         r  trans/FSM_sequential_current_state_reg[2]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDSE (Prop_fdse_C_Q)         0.128     1.642 r  trans/FSM_sequential_current_state_reg[2]_inv/Q
                         net (fo=42, routed)          0.116     1.758    trans/tx3_out
    SLICE_X1Y70          LUT6 (Prop_lut6_I5_O)        0.099     1.857 r  trans/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.857    trans/next_state[0]
    SLICE_X1Y70          FDRE                                         r  trans/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.866     2.031    trans/clk_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  trans/FSM_sequential_current_state_reg[0]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X1Y70          FDRE (Hold_fdre_C_D)         0.091     1.605    trans/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 trans/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trans/clk_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.837%)  route 0.180ns (49.163%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.595     1.514    trans/clk_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  trans/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  trans/FSM_sequential_current_state_reg[0]/Q
                         net (fo=23, routed)          0.180     1.835    trans/current_state[0]
    SLICE_X0Y70          LUT5 (Prop_lut5_I1_O)        0.045     1.880 r  trans/clk_counter[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.880    trans/clk_counter[7]_i_1__0_n_0
    SLICE_X0Y70          FDRE                                         r  trans/clk_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.866     2.031    trans/clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  trans/clk_counter_reg[7]/C
                         clock pessimism             -0.503     1.527    
    SLICE_X0Y70          FDRE (Hold_fdre_C_D)         0.091     1.618    trans/clk_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X4Y69     recv/FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y69     recv/FSM_onehot_current_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y69     recv/FSM_onehot_current_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y67     recv/FSM_onehot_current_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y68     recv/FSM_onehot_current_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y67     recv/bit_index_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y68     recv/bit_index_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y68     recv/bit_index_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y67     recv/clk_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y69     recv/FSM_onehot_current_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y69     recv/FSM_onehot_current_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y69     recv/FSM_onehot_current_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y69     recv/FSM_onehot_current_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y69     recv/FSM_onehot_current_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y69     recv/FSM_onehot_current_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y67     recv/FSM_onehot_current_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y67     recv/FSM_onehot_current_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y68     recv/FSM_onehot_current_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y68     recv/FSM_onehot_current_state_reg[4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y69     recv/FSM_onehot_current_state_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y69     recv/FSM_onehot_current_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y69     recv/FSM_onehot_current_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y69     recv/FSM_onehot_current_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y69     recv/FSM_onehot_current_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y69     recv/FSM_onehot_current_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y67     recv/FSM_onehot_current_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y67     recv/FSM_onehot_current_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y68     recv/FSM_onehot_current_state_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y68     recv/FSM_onehot_current_state_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            rx_light
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.199ns  (logic 5.037ns (41.291%)  route 7.162ns (58.709%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=14, routed)          7.162     8.652    rx_light_OBUF
    V16                  OBUF (Prop_obuf_I_O)         3.548    12.199 r  rx_light_OBUF_inst/O
                         net (fo=0)                   0.000    12.199    rx_light
    V16                                                               r  rx_light (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_light
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.805ns  (logic 5.032ns (64.473%)  route 2.773ns (35.527%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  reset_IBUF_inst/O
                         net (fo=75, routed)          2.773     4.249    reset_light_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.555     7.805 r  reset_light_OBUF_inst/O
                         net (fo=0)                   0.000     7.805    reset_light
    U16                                                               r  reset_light (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_light
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.353ns  (logic 1.500ns (63.762%)  route 0.853ns (36.238%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=75, routed)          0.853     1.097    reset_light_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.256     2.353 r  reset_light_OBUF_inst/O
                         net (fo=0)                   0.000     2.353    reset_light
    U16                                                               r  reset_light (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            rx_light
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.483ns  (logic 1.506ns (33.589%)  route 2.977ns (66.411%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rx_IBUF_inst/O
                         net (fo=14, routed)          2.977     3.235    rx_light_OBUF
    V16                  OBUF (Prop_obuf_I_O)         1.248     4.483 r  rx_light_OBUF_inst/O
                         net (fo=0)                   0.000     4.483    rx_light
    V16                                                               r  rx_light (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 trans/tx_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.309ns  (logic 4.197ns (40.716%)  route 6.111ns (59.284%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.713     5.316    trans/clk_IBUF_BUFG
    SLICE_X2Y69          FDSE                                         r  trans/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDSE (Prop_fdse_C_Q)         0.518     5.834 r  trans/tx_reg/Q
                         net (fo=1, routed)           1.053     6.886    trans/tx_temp
    SLICE_X2Y77          LUT2 (Prop_lut2_I0_O)        0.124     7.010 r  trans/tx_OBUF_inst_i_1/O
                         net (fo=2, routed)           5.059    12.069    tx_light_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    15.624 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    15.624    tx
    D4                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trans/tx_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_light
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.004ns  (logic 4.162ns (52.005%)  route 3.841ns (47.995%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.713     5.316    trans/clk_IBUF_BUFG
    SLICE_X2Y69          FDSE                                         r  trans/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDSE (Prop_fdse_C_Q)         0.518     5.834 r  trans/tx_reg/Q
                         net (fo=1, routed)           1.053     6.886    trans/tx_temp
    SLICE_X2Y77          LUT2 (Prop_lut2_I0_O)        0.124     7.010 r  trans/tx_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.789     9.799    tx_light_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520    13.320 r  tx_light_OBUF_inst/O
                         net (fo=0)                   0.000    13.320    tx_light
    H17                                                               r  tx_light (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trans/tx_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.854ns  (logic 4.009ns (58.487%)  route 2.845ns (41.513%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.708     5.311    trans/clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  trans/tx_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  trans/tx_done_reg/Q
                         net (fo=1, routed)           2.845     8.612    tx_done_OBUF
    J13                  OBUF (Prop_obuf_I_O)         3.553    12.165 r  tx_done_OBUF_inst/O
                         net (fo=0)                   0.000    12.165    tx_done
    J13                                                               r  tx_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recv/data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_valid_light
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.759ns  (logic 4.146ns (61.339%)  route 2.613ns (38.661%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.714     5.317    recv/clk_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  recv/data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.419     5.736 r  recv/data_valid_reg/Q
                         net (fo=5, routed)           2.613     8.349    data_valid_light_OBUF
    R18                  OBUF (Prop_obuf_I_O)         3.727    12.075 r  data_valid_light_OBUF_inst/O
                         net (fo=0)                   0.000    12.075    data_valid_light
    R18                                                               r  data_valid_light (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trans/tx_active_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_active
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.463ns  (logic 3.991ns (61.760%)  route 2.471ns (38.240%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.711     5.314    trans/clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  trans/tx_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  trans/tx_active_reg/Q
                         net (fo=3, routed)           2.471     8.241    tx_active_OBUF
    K15                  OBUF (Prop_obuf_I_O)         3.535    11.776 r  tx_active_OBUF_inst/O
                         net (fo=0)                   0.000    11.776    tx_active
    K15                                                               r  tx_active (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recv/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_light[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.144ns  (logic 4.070ns (66.248%)  route 2.074ns (33.752%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.714     5.317    recv/clk_IBUF_BUFG
    SLICE_X2Y68          FDRE                                         r  recv/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.518     5.835 r  recv/data_reg[0]/Q
                         net (fo=2, routed)           2.074     7.909    data_light_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         3.552    11.461 r  data_light_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.461    data_light[0]
    U14                                                               r  data_light[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recv/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_light[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.127ns  (logic 4.010ns (65.454%)  route 2.117ns (34.546%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.713     5.316    recv/clk_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  recv/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  recv/data_reg[3]/Q
                         net (fo=2, routed)           2.117     7.888    data_light_OBUF[3]
    V14                  OBUF (Prop_obuf_I_O)         3.554    11.442 r  data_light_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.442    data_light[3]
    V14                                                               r  data_light[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recv/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_light[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.027ns  (logic 4.049ns (67.186%)  route 1.978ns (32.814%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.713     5.316    recv/clk_IBUF_BUFG
    SLICE_X6Y68          FDRE                                         r  recv/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y68          FDRE (Prop_fdre_C_Q)         0.518     5.834 r  recv/data_reg[1]/Q
                         net (fo=2, routed)           1.978     7.811    data_light_OBUF[1]
    T16                  OBUF (Prop_obuf_I_O)         3.531    11.343 r  data_light_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.343    data_light[1]
    T16                                                               r  data_light[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recv/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_light[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.690ns  (logic 4.008ns (70.440%)  route 1.682ns (29.560%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.716     5.319    recv/clk_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  recv/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  recv/data_reg[2]/Q
                         net (fo=2, routed)           1.682     7.457    data_light_OBUF[2]
    V15                  OBUF (Prop_obuf_I_O)         3.552    11.008 r  data_light_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.008    data_light[2]
    V15                                                               r  data_light[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 recv/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_light[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.726ns  (logic 1.393ns (80.717%)  route 0.333ns (19.283%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.598     1.517    recv/clk_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  recv/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  recv/data_reg[2]/Q
                         net (fo=2, routed)           0.333     1.991    data_light_OBUF[2]
    V15                  OBUF (Prop_obuf_I_O)         1.252     3.244 r  data_light_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.244    data_light[2]
    V15                                                               r  data_light[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recv/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_light[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.396ns (75.762%)  route 0.447ns (24.238%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.596     1.515    recv/clk_IBUF_BUFG
    SLICE_X6Y68          FDRE                                         r  recv/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y68          FDRE (Prop_fdre_C_Q)         0.164     1.679 r  recv/data_reg[1]/Q
                         net (fo=2, routed)           0.447     2.126    data_light_OBUF[1]
    T16                  OBUF (Prop_obuf_I_O)         1.232     3.358 r  data_light_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.358    data_light[1]
    T16                                                               r  data_light[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recv/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_light[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.918ns  (logic 1.417ns (73.888%)  route 0.501ns (26.112%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.597     1.516    recv/clk_IBUF_BUFG
    SLICE_X2Y68          FDRE                                         r  recv/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.164     1.680 r  recv/data_reg[0]/Q
                         net (fo=2, routed)           0.501     2.181    data_light_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         1.253     3.434 r  data_light_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.434    data_light[0]
    U14                                                               r  data_light[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recv/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_light[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.925ns  (logic 1.396ns (72.496%)  route 0.530ns (27.504%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.596     1.515    recv/clk_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  recv/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  recv/data_reg[3]/Q
                         net (fo=2, routed)           0.530     2.186    data_light_OBUF[3]
    V14                  OBUF (Prop_obuf_I_O)         1.255     3.441 r  data_light_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.441    data_light[3]
    V14                                                               r  data_light[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trans/tx_active_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_active
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.066ns  (logic 1.377ns (66.645%)  route 0.689ns (33.355%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.594     1.513    trans/clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  trans/tx_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  trans/tx_active_reg/Q
                         net (fo=3, routed)           0.689     2.344    tx_active_OBUF
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.580 r  tx_active_OBUF_inst/O
                         net (fo=0)                   0.000     3.580    tx_active
    K15                                                               r  tx_active (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recv/data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_valid_light
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.182ns  (logic 1.434ns (65.728%)  route 0.748ns (34.272%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.597     1.516    recv/clk_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  recv/data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.128     1.644 r  recv/data_valid_reg/Q
                         net (fo=5, routed)           0.748     2.392    data_valid_light_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.306     3.699 r  data_valid_light_OBUF_inst/O
                         net (fo=0)                   0.000     3.699    data_valid_light
    R18                                                               r  data_valid_light (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trans/tx_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.225ns  (logic 1.394ns (62.650%)  route 0.831ns (37.350%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.594     1.513    trans/clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  trans/tx_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  trans/tx_done_reg/Q
                         net (fo=1, routed)           0.831     2.486    tx_done_OBUF
    J13                  OBUF (Prop_obuf_I_O)         1.253     3.739 r  tx_done_OBUF_inst/O
                         net (fo=0)                   0.000     3.739    tx_done
    J13                                                               r  tx_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trans/tx_active_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_light
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.500ns  (logic 1.407ns (56.305%)  route 1.092ns (43.695%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.594     1.513    trans/clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  trans/tx_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  trans/tx_active_reg/Q
                         net (fo=3, routed)           0.306     1.961    trans/tx_active_OBUF
    SLICE_X2Y77          LUT2 (Prop_lut2_I1_O)        0.045     2.006 r  trans/tx_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.786     2.791    tx_light_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.221     4.013 r  tx_light_OBUF_inst/O
                         net (fo=0)                   0.000     4.013    tx_light
    H17                                                               r  tx_light (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trans/tx_active_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.668ns  (logic 1.442ns (39.310%)  route 2.226ns (60.690%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.594     1.513    trans/clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  trans/tx_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  trans/tx_active_reg/Q
                         net (fo=3, routed)           0.306     1.961    trans/tx_active_OBUF
    SLICE_X2Y77          LUT2 (Prop_lut2_I1_O)        0.045     2.006 r  trans/tx_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.920     3.926    tx_light_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     5.181 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     5.181    tx
    D4                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           100 Endpoints
Min Delay           100 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            recv/clk_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.750ns  (logic 1.766ns (20.180%)  route 6.984ns (79.820%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=14, routed)          6.187     7.677    recv/rx_light_OBUF
    SLICE_X6Y67          LUT6 (Prop_lut6_I1_O)        0.124     7.801 r  recv/clk_counter[12]_i_2/O
                         net (fo=5, routed)           0.797     8.598    recv/clk_counter[12]_i_2_n_0
    SLICE_X5Y69          LUT3 (Prop_lut3_I2_O)        0.152     8.750 r  recv/clk_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     8.750    recv/clk_counter[6]_i_1_n_0
    SLICE_X5Y69          FDRE                                         r  recv/clk_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.592     5.015    recv/clk_IBUF_BUFG
    SLICE_X5Y69          FDRE                                         r  recv/clk_counter_reg[6]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            recv/clk_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.748ns  (logic 1.764ns (20.162%)  route 6.984ns (79.838%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=14, routed)          6.187     7.677    recv/rx_light_OBUF
    SLICE_X6Y67          LUT6 (Prop_lut6_I1_O)        0.124     7.801 r  recv/clk_counter[12]_i_2/O
                         net (fo=5, routed)           0.797     8.598    recv/clk_counter[12]_i_2_n_0
    SLICE_X7Y70          LUT3 (Prop_lut3_I2_O)        0.150     8.748 r  recv/clk_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     8.748    recv/clk_counter[12]_i_1_n_0
    SLICE_X7Y70          FDRE                                         r  recv/clk_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.592     5.015    recv/clk_IBUF_BUFG
    SLICE_X7Y70          FDRE                                         r  recv/clk_counter_reg[12]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            recv/clk_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.722ns  (logic 1.738ns (19.924%)  route 6.984ns (80.076%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=14, routed)          6.187     7.677    recv/rx_light_OBUF
    SLICE_X6Y67          LUT6 (Prop_lut6_I1_O)        0.124     7.801 r  recv/clk_counter[12]_i_2/O
                         net (fo=5, routed)           0.797     8.598    recv/clk_counter[12]_i_2_n_0
    SLICE_X5Y69          LUT3 (Prop_lut3_I2_O)        0.124     8.722 r  recv/clk_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     8.722    recv/clk_counter[4]_i_1_n_0
    SLICE_X5Y69          FDRE                                         r  recv/clk_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.592     5.015    recv/clk_IBUF_BUFG
    SLICE_X5Y69          FDRE                                         r  recv/clk_counter_reg[4]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            recv/clk_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.722ns  (logic 1.738ns (19.924%)  route 6.984ns (80.076%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=14, routed)          6.187     7.677    recv/rx_light_OBUF
    SLICE_X6Y67          LUT6 (Prop_lut6_I1_O)        0.124     7.801 r  recv/clk_counter[12]_i_2/O
                         net (fo=5, routed)           0.797     8.598    recv/clk_counter[12]_i_2_n_0
    SLICE_X7Y70          LUT3 (Prop_lut3_I2_O)        0.124     8.722 r  recv/clk_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     8.722    recv/clk_counter[10]_i_1_n_0
    SLICE_X7Y70          FDRE                                         r  recv/clk_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.592     5.015    recv/clk_IBUF_BUFG
    SLICE_X7Y70          FDRE                                         r  recv/clk_counter_reg[10]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            recv/clk_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.628ns  (logic 1.734ns (20.095%)  route 6.894ns (79.905%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=14, routed)          6.187     7.677    recv/rx_light_OBUF
    SLICE_X6Y67          LUT6 (Prop_lut6_I1_O)        0.124     7.801 r  recv/clk_counter[12]_i_2/O
                         net (fo=5, routed)           0.707     8.508    recv/clk_counter[12]_i_2_n_0
    SLICE_X7Y70          LUT3 (Prop_lut3_I2_O)        0.120     8.628 r  recv/clk_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     8.628    recv/clk_counter[3]_i_1_n_0
    SLICE_X7Y70          FDRE                                         r  recv/clk_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.592     5.015    recv/clk_IBUF_BUFG
    SLICE_X7Y70          FDRE                                         r  recv/clk_counter_reg[3]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            recv/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.457ns  (logic 1.738ns (20.547%)  route 6.720ns (79.453%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  rx_IBUF_inst/O
                         net (fo=14, routed)          6.440     7.930    recv/rx_light_OBUF
    SLICE_X4Y69          LUT3 (Prop_lut3_I0_O)        0.124     8.054 r  recv/FSM_onehot_current_state[2]_i_4/O
                         net (fo=1, routed)           0.280     8.333    recv/FSM_onehot_current_state[2]_i_4_n_0
    SLICE_X4Y69          LUT6 (Prop_lut6_I2_O)        0.124     8.457 r  recv/FSM_onehot_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     8.457    recv/FSM_onehot_current_state[2]_i_1_n_0
    SLICE_X4Y69          FDRE                                         r  recv/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.592     5.015    recv/clk_IBUF_BUFG
    SLICE_X4Y69          FDRE                                         r  recv/FSM_onehot_current_state_reg[2]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            recv/FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.357ns  (logic 1.614ns (19.310%)  route 6.743ns (80.690%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=14, routed)          6.743     8.233    recv/rx_light_OBUF
    SLICE_X4Y69          LUT6 (Prop_lut6_I1_O)        0.124     8.357 r  recv/FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     8.357    recv/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X4Y69          FDSE                                         r  recv/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.592     5.015    recv/clk_IBUF_BUFG
    SLICE_X4Y69          FDSE                                         r  recv/FSM_onehot_current_state_reg[0]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            recv/FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.659ns  (logic 1.614ns (21.071%)  route 6.045ns (78.929%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  rx_IBUF_inst/O
                         net (fo=14, routed)          6.045     7.535    recv/rx_light_OBUF
    SLICE_X4Y69          LUT4 (Prop_lut4_I0_O)        0.124     7.659 r  recv/FSM_onehot_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     7.659    recv/FSM_onehot_current_state[1]_i_1_n_0
    SLICE_X4Y69          FDRE                                         r  recv/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.592     5.015    recv/clk_IBUF_BUFG
    SLICE_X4Y69          FDRE                                         r  recv/FSM_onehot_current_state_reg[1]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            recv/data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.611ns  (logic 1.490ns (19.572%)  route 6.122ns (80.428%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=14, routed)          6.122     7.611    recv/rx_light_OBUF
    SLICE_X3Y67          FDRE                                         r  recv/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.597     5.020    recv/clk_IBUF_BUFG
    SLICE_X3Y67          FDRE                                         r  recv/data_reg[4]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            recv/data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.611ns  (logic 1.490ns (19.572%)  route 6.122ns (80.428%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=14, routed)          6.122     7.611    recv/rx_light_OBUF
    SLICE_X2Y67          FDRE                                         r  recv/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.597     5.020    recv/clk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  recv/data_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trans/clk_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.831ns  (logic 0.244ns (29.413%)  route 0.587ns (70.587%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=75, routed)          0.587     0.831    trans/reset_light_OBUF
    SLICE_X2Y71          FDRE                                         r  trans/clk_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.865     2.030    trans/clk_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  trans/clk_counter_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trans/clk_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.831ns  (logic 0.244ns (29.413%)  route 0.587ns (70.587%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=75, routed)          0.587     0.831    trans/reset_light_OBUF
    SLICE_X2Y71          FDRE                                         r  trans/clk_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.865     2.030    trans/clk_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  trans/clk_counter_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trans/clk_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.831ns  (logic 0.244ns (29.413%)  route 0.587ns (70.587%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=75, routed)          0.587     0.831    trans/reset_light_OBUF
    SLICE_X2Y71          FDRE                                         r  trans/clk_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.865     2.030    trans/clk_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  trans/clk_counter_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trans/FSM_sequential_current_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.840ns  (logic 0.244ns (29.114%)  route 0.595ns (70.886%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=75, routed)          0.595     0.840    trans/reset_light_OBUF
    SLICE_X1Y70          FDRE                                         r  trans/FSM_sequential_current_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.866     2.031    trans/clk_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  trans/FSM_sequential_current_state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trans/FSM_sequential_current_state_reg[2]_inv/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.840ns  (logic 0.244ns (29.114%)  route 0.595ns (70.886%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=75, routed)          0.595     0.840    trans/reset_light_OBUF
    SLICE_X1Y70          FDSE                                         r  trans/FSM_sequential_current_state_reg[2]_inv/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.866     2.031    trans/clk_IBUF_BUFG
    SLICE_X1Y70          FDSE                                         r  trans/FSM_sequential_current_state_reg[2]_inv/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trans/clk_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.844ns  (logic 0.244ns (28.964%)  route 0.600ns (71.036%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=75, routed)          0.600     0.844    trans/reset_light_OBUF
    SLICE_X0Y70          FDRE                                         r  trans/clk_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.866     2.031    trans/clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  trans/clk_counter_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trans/clk_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.902ns  (logic 0.244ns (27.088%)  route 0.658ns (72.912%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=75, routed)          0.658     0.902    trans/reset_light_OBUF
    SLICE_X2Y69          FDRE                                         r  trans/clk_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.867     2.032    trans/clk_IBUF_BUFG
    SLICE_X2Y69          FDRE                                         r  trans/clk_counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trans/clk_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.902ns  (logic 0.244ns (27.088%)  route 0.658ns (72.912%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=75, routed)          0.658     0.902    trans/reset_light_OBUF
    SLICE_X2Y69          FDRE                                         r  trans/clk_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.867     2.032    trans/clk_IBUF_BUFG
    SLICE_X2Y69          FDRE                                         r  trans/clk_counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trans/clk_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.902ns  (logic 0.244ns (27.088%)  route 0.658ns (72.912%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=75, routed)          0.658     0.902    trans/reset_light_OBUF
    SLICE_X2Y69          FDRE                                         r  trans/clk_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.867     2.032    trans/clk_IBUF_BUFG
    SLICE_X2Y69          FDRE                                         r  trans/clk_counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trans/tx_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.902ns  (logic 0.244ns (27.088%)  route 0.658ns (72.912%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=75, routed)          0.658     0.902    trans/reset_light_OBUF
    SLICE_X2Y69          FDSE                                         r  trans/tx_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.867     2.032    trans/clk_IBUF_BUFG
    SLICE_X2Y69          FDSE                                         r  trans/tx_reg/C





