blk_mem_gen_0.v,verilog,xil_defaultlib,../../../../Eink_controller.gen/sources_1/ip/outRGB_0/src/blk_mem_gen_0/sim/blk_mem_gen_0.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
clk_wiz_0_clk_wiz.v,verilog,xil_defaultlib,../../../../Eink_controller.gen/sources_1/ip/outRGB_0/src/clk_wiz_0/clk_wiz_0_clk_wiz.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
clk_wiz_0.v,verilog,xil_defaultlib,../../../../Eink_controller.gen/sources_1/ip/outRGB_0/src/clk_wiz_0/clk_wiz_0.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
rd_image.v,verilog,xil_defaultlib,../../../../Eink_controller.gen/sources_1/ip/outRGB_0/rd_image.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
vga_shift.v,verilog,xil_defaultlib,../../../../Eink_controller.gen/sources_1/ip/outRGB_0/vga_shift.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
outRGB.v,verilog,xil_defaultlib,../../../../Eink_controller.gen/sources_1/ip/outRGB_0/outRGB.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
outRGB_0.v,verilog,xil_defaultlib,../../../../Eink_controller.gen/sources_1/ip/outRGB_0/sim/outRGB_0.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
glbl.v,Verilog,xil_defaultlib,glbl.v
