
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP2 for linux64 - Feb 23, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
date
Thu May 13 23:36:41 2021
set_host_options -max_cores 8
1
set enable_keep_signal_dt_net              true
true
set compile_seqmap_propagate_constants     false
false
set compile_seqmap_propagate_high_effort   false
false
set compile_enable_register_merging        false
false
set write_sdc_output_net_resistance        false
false
set timing_separate_clock_gating_group     true
true
set design [getenv DESIGN]
c499
set lib [getenv LIB]
2ip
sh mkdir -p ../Results/$design
sh mkdir -p ../files/netlists/
set search_path [concat * $search_path]
* . /opt/programs/synopsys/dc/libraries/syn /opt/programs/synopsys/dc/minpower/syn /opt/programs/synopsys/dc/dw/syn_ver /opt/programs/synopsys/dc/dw/sim_ver
define_design_lib WORK -path ./work
1
set target_library {../../../library_files/Nangate_Library_slow_ccs.db}
../../../library_files/Nangate_Library_slow_ccs.db
set link_library {../../../library_files/Nangate_Library_slow_ccs.db}
../../../library_files/Nangate_Library_slow_ccs.db
set_dont_use [get_lib_cells NangateOpenCellLibrary/*]
Loading db file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/library_files/Nangate_Library_slow_ccs.db'
Information: Using CCS timing libraries. (TIM-024)
1
set_attribute [get_lib_cells NangateOpenCellLibrary/NAND2_*] dont_use false
Information: Attribute 'dont_use' is set on 3 objects. (UID-186)
NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4
set_attribute [get_lib_cells NangateOpenCellLibrary/AND2_*] dont_use false
Information: Attribute 'dont_use' is set on 3 objects. (UID-186)
NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4
set_attribute [get_lib_cells NangateOpenCellLibrary/NOR2_*] dont_use false
Information: Attribute 'dont_use' is set on 3 objects. (UID-186)
NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4
set_attribute [get_lib_cells NangateOpenCellLibrary/OR2_*] dont_use false
Information: Attribute 'dont_use' is set on 3 objects. (UID-186)
NangateOpenCellLibrary/OR2_X1 NangateOpenCellLibrary/OR2_X2 NangateOpenCellLibrary/OR2_X4
set_attribute [get_lib_cells NangateOpenCellLibrary/XOR2_*] dont_use false
Information: Attribute 'dont_use' is set on 2 objects. (UID-186)
NangateOpenCellLibrary/XOR2_X1 NangateOpenCellLibrary/XOR2_X2
set_attribute [get_lib_cells NangateOpenCellLibrary/XNOR2_*] dont_use false
Information: Attribute 'dont_use' is set on 2 objects. (UID-186)
NangateOpenCellLibrary/XNOR2_X1 NangateOpenCellLibrary/XNOR2_X2
set_attribute [get_lib_cells NangateOpenCellLibrary/INV_*] dont_use false
Information: Attribute 'dont_use' is set on 6 objects. (UID-186)
NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32
analyze -library WORK -format sverilog ../files/$design.v
Running PRESTO HDLC
Compiling source file ../files/c499.v
Presto compilation completed successfully.
1
elaborate $design
Loading db file '/opt/programs/synopsys/dc/libraries/syn/gtech.db'
Loading db file '/opt/programs/synopsys/dc/libraries/syn/standard.sldb'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'c499'.
1
create_clock -name VCLK -period 10 -waveform {0 5}
Warning: Creating virtual clock named 'VCLK' with no sources. (UID-348)
1
set input_ports  [all_inputs]
{GID0 GID1 GID2 GID3 GID4 GID5 GID6 GID7 GID8 GID9 GID10 GID11 GID12 GID13 GID14 GID15 GID16 GID17 GID18 GID19 GID20 GID21 GID22 GID23 GID24 GID25 GID26 GID27 GID28 GID29 GID30 GID31 GIC0 GIC1 GIC2 GIC3 GIC4 GIC5 GIC6 GIC7 GR}
set output_ports [all_outputs]
{GOD0 GOD1 GOD2 GOD3 GOD4 GOD5 GOD6 GOD7 GOD8 GOD9 GOD10 GOD11 GOD12 GOD13 GOD14 GOD15 GOD16 GOD17 GOD18 GOD19 GOD20 GOD21 GOD22 GOD23 GOD24 GOD25 GOD26 GOD27 GOD28 GOD29 GOD30 GOD31}
set_input_delay -max 1 [get_ports $input_ports ] -clock [get_clocks VCLK]
1
set_input_delay -min 0 [get_ports $input_ports ] -clock [get_clocks VCLK]
1
set_output_delay -max 2 [get_ports $output_ports ] -clock [get_clocks VCLK]
1
set_output_delay -min 1 [get_ports $output_ports ] -clock [get_clocks VCLK]
1
check_design
1
date
Thu May 13 23:36:43 2021
compile_ultra -no_autoungroup -no_seq_output_inversion -no_boundary_optimization
Warning: The value of variable 'compile_preserve_subdesign_interfaces' has been changed to true because '-no_boundary_optimization' is used. (OPT-133)
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Running optimization using a maximum of 8 cores. (OPT-1500)
Loading db file '/opt/programs/synopsys/dc/libraries/syn/dw_foundation.sldb'
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.2 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.2 |     *     |
============================================================================

  Simplifying Design 'c499'

Loaded alib file './alib-52/Nangate_Library_slow_ccs.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'c499'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02     238.9      0.00       0.0       0.0                           3623.2046
    0:00:02     238.9      0.00       0.0       0.0                           3623.2046
    0:00:02     238.9      0.00       0.0       0.0                           3623.2046
    0:00:02     238.9      0.00       0.0       0.0                           3623.2046

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02     238.9      0.00       0.0       0.0                           3623.2046
    0:00:02     238.9      0.00       0.0       0.0                           3623.2046
    0:00:02     238.9      0.00       0.0       0.0                           3623.2046
    0:00:02     238.9      0.00       0.0       0.0                           3623.2046
    0:00:02     238.9      0.00       0.0       0.0                           3623.2046
    0:00:02     238.9      0.00       0.0       0.0                           3623.2046
    0:00:02     238.9      0.00       0.0       0.0                           3623.2046
    0:00:02     238.9      0.00       0.0       0.0                           3623.2046
    0:00:02     238.9      0.00       0.0       0.0                           3623.2046
    0:00:02     238.9      0.00       0.0       0.0                           3623.2046
    0:00:02     238.9      0.00       0.0       0.0                           3623.2046
    0:00:02     238.9      0.00       0.0       0.0                           3623.2046
    0:00:02     238.9      0.00       0.0       0.0                           3623.2046
    0:00:02     238.9      0.00       0.0       0.0                           3623.2046
    0:00:02     238.9      0.00       0.0       0.0                           3623.2046
    0:00:02     238.9      0.00       0.0       0.0                           3623.2046
    0:00:02     238.9      0.00       0.0       0.0                           3623.2046
    0:00:02     238.9      0.00       0.0       0.0                           3623.2046
    0:00:02     238.9      0.00       0.0       0.0                           3623.2046
    0:00:02     238.9      0.00       0.0       0.0                           3623.2046
    0:00:02     238.9      0.00       0.0       0.0                           3623.2046
    0:00:02     238.9      0.00       0.0       0.0                           3623.2046


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02     238.9      0.00       0.0       0.0                           3623.2046
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
    0:00:02     238.9      0.00       0.0       0.0                           3623.2046
    0:00:02     238.9      0.00       0.0       0.0                           3623.2046
    0:00:02     238.9      0.00       0.0       0.0                           3623.2046
    0:00:02     238.9      0.00       0.0       0.0                           3623.2046
    0:00:02     238.9      0.00       0.0       0.0                           3623.2046
    0:00:02     238.9      0.00       0.0       0.0                           3623.2046
    0:00:02     238.9      0.00       0.0       0.0                           3623.2046
    0:00:02     238.9      0.00       0.0       0.0                           3623.2046
    0:00:02     238.9      0.00       0.0       0.0                           3623.2046
    0:00:02     238.9      0.00       0.0       0.0                           3623.2046
    0:00:02     238.9      0.00       0.0       0.0                           3623.2046
    0:00:02     238.9      0.00       0.0       0.0                           3623.2046
    0:00:02     238.9      0.00       0.0       0.0                           3623.2046
    0:00:02     238.9      0.00       0.0       0.0                           3623.2046
    0:00:02     238.9      0.00       0.0       0.0                           3623.2046
    0:00:02     238.9      0.00       0.0       0.0                           3623.2046
    0:00:02     238.9      0.00       0.0       0.0                           3623.2046
    0:00:02     238.9      0.00       0.0       0.0                           3623.2046
    0:00:02     238.9      0.00       0.0       0.0                           3623.2046
    0:00:02     238.9      0.00       0.0       0.0                           3623.2046
    0:00:02     238.9      0.00       0.0       0.0                           3623.2046
    0:00:02     238.9      0.00       0.0       0.0                           3623.2046

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02     238.9      0.00       0.0       0.0                           3623.2046
    0:00:02     238.9      0.00       0.0       0.0                           3623.2046
    0:00:02     238.9      0.00       0.0       0.0                           3623.2046
    0:00:02     238.9      0.00       0.0       0.0                           3623.2046
    0:00:02     238.9      0.00       0.0       0.0                           3623.2046
    0:00:02     238.9      0.00       0.0       0.0                           3623.2046
    0:00:02     238.9      0.00       0.0       0.0                           3623.2046
    0:00:02     238.9      0.00       0.0       0.0                           3623.2046
    0:00:02     238.9      0.00       0.0       0.0                           3623.2046
Loading db file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/library_files/Nangate_Library_slow_ccs.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
write -format verilog -hierarchy -output ../files/netlists/${design}_${lib}.v
Writing verilog file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Defense/files/netlists/c499_2ip.v'.
1
exit

Thank you...

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP2 for linux64 - Feb 23, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
#!/usr/bin/tclsh
set design [getenv "DESIGN"]
c499
set lib [getenv LIB]
2ip
set target_library {../../../library_files/Nangate_Library_slow_ccs.db}
../../../library_files/Nangate_Library_slow_ccs.db
set link_library {../../../library_files/Nangate_Library_slow_ccs.db }
../../../library_files/Nangate_Library_slow_ccs.db 
sh mkdir -p ../Results
sh mkdir -p ../Results/$design
read_verilog -netlist ../files/netlists/${design}_${lib}.v
Loading db file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/library_files/Nangate_Library_slow_ccs.db'
Information: Using CCS timing libraries. (TIM-024)
Loading db file '/opt/programs/synopsys/dc/libraries/syn/gtech.db'
Loading db file '/opt/programs/synopsys/dc/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Loading verilog file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Defense/files/netlists/c499_2ip.v'
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Defense/files/netlists/c499_2ip.v
Verilog netlist reader completed successfully.
Current design is now '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Defense/files/netlists/c499.db:c499'
Loaded 1 design.
Current design is 'c499'.
c499
set all_output_ports [get_attribute [all_outputs] full_name]
GOD0 GOD1 GOD2 GOD3 GOD4 GOD5 GOD6 GOD7 GOD8 GOD9 GOD10 GOD11 GOD12 GOD13 GOD14 GOD15 GOD16 GOD17 GOD18 GOD19 GOD20 GOD21 GOD22 GOD23 GOD24 GOD25 GOD26 GOD27 GOD28 GOD29 GOD30 GOD31
set max 0
0
set PO U
U
foreach port $all_output_ports {
    set size [sizeof_collection [all_fanin -to $port -only_cells]]
    if {$size > $max} {
        set max $size
        set PO $port
    }
}
echo "number of gates in $PO = $max" > ../Results/$design/num_of_gates.txt
proc listdiff {a b} {
    set diff {}
    foreach i $a {
        if { [lsearch -exact $b $i]==-1} {
            lappend diff $i
        }
    }
    return $diff
}
set all_ports [get_attribute [get_ports * -filter "direction == out"] full_name]
GOD0 GOD1 GOD2 GOD3 GOD4 GOD5 GOD6 GOD7 GOD8 GOD9 GOD10 GOD11 GOD12 GOD13 GOD14 GOD15 GOD16 GOD17 GOD18 GOD19 GOD20 GOD21 GOD22 GOD23 GOD24 GOD25 GOD26 GOD27 GOD28 GOD29 GOD30 GOD31
set rem_ports [listdiff $all_ports $PO]
GOD0 GOD1 GOD2 GOD3 GOD4 GOD5 GOD6 GOD7 GOD9 GOD10 GOD11 GOD12 GOD13 GOD14 GOD15 GOD16 GOD17 GOD18 GOD19 GOD20 GOD21 GOD22 GOD23 GOD24 GOD25 GOD26 GOD27 GOD28 GOD29 GOD30 GOD31
foreach f $rem_ports {
    remove_port $f
}
Removing port 'GOD0' in design 'c499'.
Removing port 'GOD1' in design 'c499'.
Removing port 'GOD2' in design 'c499'.
Removing port 'GOD3' in design 'c499'.
Removing port 'GOD4' in design 'c499'.
Removing port 'GOD5' in design 'c499'.
Removing port 'GOD6' in design 'c499'.
Removing port 'GOD7' in design 'c499'.
Removing port 'GOD9' in design 'c499'.
Removing port 'GOD10' in design 'c499'.
Removing port 'GOD11' in design 'c499'.
Removing port 'GOD12' in design 'c499'.
Removing port 'GOD13' in design 'c499'.
Removing port 'GOD14' in design 'c499'.
Removing port 'GOD15' in design 'c499'.
Removing port 'GOD16' in design 'c499'.
Removing port 'GOD17' in design 'c499'.
Removing port 'GOD18' in design 'c499'.
Removing port 'GOD19' in design 'c499'.
Removing port 'GOD20' in design 'c499'.
Removing port 'GOD21' in design 'c499'.
Removing port 'GOD22' in design 'c499'.
Removing port 'GOD23' in design 'c499'.
Removing port 'GOD24' in design 'c499'.
Removing port 'GOD25' in design 'c499'.
Removing port 'GOD26' in design 'c499'.
Removing port 'GOD27' in design 'c499'.
Removing port 'GOD28' in design 'c499'.
Removing port 'GOD29' in design 'c499'.
Removing port 'GOD30' in design 'c499'.
Removing port 'GOD31' in design 'c499'.
set all_cells [get_attribute [get_cells] full_name]
U190 U191 U192 U193 U194 U195 U196 U197 U198 U199 U200 U201 U202 U203 U204 U205 U206 U207 U208 U209 U210 U211 U212 U213 U214 U215 U216 U217 U218 U219 U220 U221 U222 U223 U224 U225 U226 U227 U228 U229 U230 U231 U232 U233 U234 U235 U236 U237 U238 U239 U240 U241 U242 U243 U244 U245 U246 U247 U248 U249 U250 U251 U252 U253 U254 U255 U256 U257 U258 U259 U260 U261 U262 U263 U264 U265 U266 U267 U268 U269 U270 U271 U272 U273 U274 U275 U276 U277 U278 U279 U280 U281 U282 U283 U284 U285 U286 U287 U288 U289 U290 U291 U292 U293 U294 U295 U296 U297 U298 U299 U300 U301 U302 U303 U304 U305 U306 U307 U308 U309 U310 U311 U312 U313 U314 U315 U316 U317 U318 U319 U320 U321 U322 U323 U324 U325 U326 U327 U328 U329 U330 U331 U332 U333 U334 U335 U336 U337 U338 U339 U340 U341 U342 U343 U344 U345 U346 U347 U348 U349 U350 U351 U352 U353 U354 U355 U356 U357 U358 U359 U360 U361 U362 U363 U364 U365 U366 U367 U368 U369 U370 U371 U372 U373 U374 U375 U376 U377 U378 U379 U380 U381 U382
set cur_cells [get_attribute [all_fanin -to $PO -only_cells] full_name]
U242 U241 U251 U250 U243 U232 U252 U245 U244 U234 U233 U255 U254 U246 U231 U235 U257 U256 U247 U240 U218 U217 U204 U203 U275 U274 U282 U281 U237 U236 U229 U266 U261 U260 U258 U248 U219 U205 U253 U276 U216 U283 U249 U238 U230 U267 U265 U262 U259 U224 U223 U221 U220 U207 U206 U191 U190 U278 U277 U288 U287 U285 U284 U239 U268 U263 U225 U222 U209 U208 U193 U192 U279 U273 U289 U286 U269 U264 U227 U226 U213 U211 U210 U195 U194 U280 U290 U270 U228 U214 U212 U197 U196 U313 U312 U271 U215 U199 U198 U314 U272 U201 U200 U315 U202 U316 U317
set rem_cells [listdiff $all_cells $cur_cells]
U291 U292 U293 U294 U295 U296 U297 U298 U299 U300 U301 U302 U303 U304 U305 U306 U307 U308 U309 U310 U311 U318 U319 U320 U321 U322 U323 U324 U325 U326 U327 U328 U329 U330 U331 U332 U333 U334 U335 U336 U337 U338 U339 U340 U341 U342 U343 U344 U345 U346 U347 U348 U349 U350 U351 U352 U353 U354 U355 U356 U357 U358 U359 U360 U361 U362 U363 U364 U365 U366 U367 U368 U369 U370 U371 U372 U373 U374 U375 U376 U377 U378 U379 U380 U381 U382
foreach c $rem_cells {
    remove_cell $c
}
Removing cell 'U291' in design 'c499'.
Removing cell 'U292' in design 'c499'.
Removing cell 'U293' in design 'c499'.
Removing cell 'U294' in design 'c499'.
Removing cell 'U295' in design 'c499'.
Removing cell 'U296' in design 'c499'.
Removing cell 'U297' in design 'c499'.
Removing cell 'U298' in design 'c499'.
Removing cell 'U299' in design 'c499'.
Removing cell 'U300' in design 'c499'.
Removing cell 'U301' in design 'c499'.
Removing cell 'U302' in design 'c499'.
Removing cell 'U303' in design 'c499'.
Removing cell 'U304' in design 'c499'.
Removing cell 'U305' in design 'c499'.
Removing cell 'U306' in design 'c499'.
Removing cell 'U307' in design 'c499'.
Removing cell 'U308' in design 'c499'.
Removing cell 'U309' in design 'c499'.
Removing cell 'U310' in design 'c499'.
Removing cell 'U311' in design 'c499'.
Removing cell 'U318' in design 'c499'.
Removing cell 'U319' in design 'c499'.
Removing cell 'U320' in design 'c499'.
Removing cell 'U321' in design 'c499'.
Removing cell 'U322' in design 'c499'.
Removing cell 'U323' in design 'c499'.
Removing cell 'U324' in design 'c499'.
Removing cell 'U325' in design 'c499'.
Removing cell 'U326' in design 'c499'.
Removing cell 'U327' in design 'c499'.
Removing cell 'U328' in design 'c499'.
Removing cell 'U329' in design 'c499'.
Removing cell 'U330' in design 'c499'.
Removing cell 'U331' in design 'c499'.
Removing cell 'U332' in design 'c499'.
Removing cell 'U333' in design 'c499'.
Removing cell 'U334' in design 'c499'.
Removing cell 'U335' in design 'c499'.
Removing cell 'U336' in design 'c499'.
Removing cell 'U337' in design 'c499'.
Removing cell 'U338' in design 'c499'.
Removing cell 'U339' in design 'c499'.
Removing cell 'U340' in design 'c499'.
Removing cell 'U341' in design 'c499'.
Removing cell 'U342' in design 'c499'.
Removing cell 'U343' in design 'c499'.
Removing cell 'U344' in design 'c499'.
Removing cell 'U345' in design 'c499'.
Removing cell 'U346' in design 'c499'.
Removing cell 'U347' in design 'c499'.
Removing cell 'U348' in design 'c499'.
Removing cell 'U349' in design 'c499'.
Removing cell 'U350' in design 'c499'.
Removing cell 'U351' in design 'c499'.
Removing cell 'U352' in design 'c499'.
Removing cell 'U353' in design 'c499'.
Removing cell 'U354' in design 'c499'.
Removing cell 'U355' in design 'c499'.
Removing cell 'U356' in design 'c499'.
Removing cell 'U357' in design 'c499'.
Removing cell 'U358' in design 'c499'.
Removing cell 'U359' in design 'c499'.
Removing cell 'U360' in design 'c499'.
Removing cell 'U361' in design 'c499'.
Removing cell 'U362' in design 'c499'.
Removing cell 'U363' in design 'c499'.
Removing cell 'U364' in design 'c499'.
Removing cell 'U365' in design 'c499'.
Removing cell 'U366' in design 'c499'.
Removing cell 'U367' in design 'c499'.
Removing cell 'U368' in design 'c499'.
Removing cell 'U369' in design 'c499'.
Removing cell 'U370' in design 'c499'.
Removing cell 'U371' in design 'c499'.
Removing cell 'U372' in design 'c499'.
Removing cell 'U373' in design 'c499'.
Removing cell 'U374' in design 'c499'.
Removing cell 'U375' in design 'c499'.
Removing cell 'U376' in design 'c499'.
Removing cell 'U377' in design 'c499'.
Removing cell 'U378' in design 'c499'.
Removing cell 'U379' in design 'c499'.
Removing cell 'U380' in design 'c499'.
Removing cell 'U381' in design 'c499'.
Removing cell 'U382' in design 'c499'.
set PI [get_attribute  [get_ports * -filter "direction == in"] full_name]
GID0 GID1 GID2 GID3 GID4 GID5 GID6 GID7 GID8 GID9 GID10 GID11 GID12 GID13 GID14 GID15 GID16 GID17 GID18 GID19 GID20 GID21 GID22 GID23 GID24 GID25 GID26 GID27 GID28 GID29 GID30 GID31 GIC0 GIC1 GIC2 GIC3 GIC4 GIC5 GIC6 GIC7 GR
foreach p $PI {
    set len [sizeof_collection  [all_connected $p]]
    echo $len
    if {$len == 1} {
        echo $p
        remove_port $p
    }
}
3
3
3
3
3
3
3
3
4
3
3
3
3
3
3
3
3
3
3
3
3
3
4
3
3
3
3
3
3
3
3
3
2
2
2
2
2
2
2
2
9
write -format verilog -hierarchy -output ../Results/$design/${design}_${PO}.v
Writing verilog file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Defense/Results/c499/c499_GOD8.v'.
1
exit

Thank you...
GOD8
  XOR2_X1 U190 ( .A(GID8), .B(GID21), .Z(n159) );
  XNOR2_X1 U191 ( .A(GID12), .B(GID17), .ZN(n158) );
  XNOR2_X1 U192 ( .A(n159), .B(n158), .ZN(n222) );
  XOR2_X1 U193 ( .A(GID18), .B(GID16), .Z(n191) );
  XOR2_X1 U194 ( .A(n222), .B(n191), .Z(n161) );
  NAND2_X1 U195 ( .A1(GIC0), .A2(GR), .ZN(n160) );
  XNOR2_X1 U196 ( .A(n161), .B(n160), .ZN(n162) );
  XOR2_X1 U197 ( .A(GID0), .B(GID4), .Z(n239) );
  XOR2_X1 U198 ( .A(n162), .B(n239), .Z(n164) );
  XNOR2_X1 U199 ( .A(GID23), .B(GID19), .ZN(n163) );
  XNOR2_X1 U200 ( .A(n164), .B(n163), .ZN(n166) );
  XOR2_X1 U201 ( .A(GID22), .B(GID20), .Z(n165) );
  XNOR2_X1 U202 ( .A(n166), .B(n165), .ZN(n265) );
  XOR2_X1 U203 ( .A(GID7), .B(GID15), .Z(n168) );
  XNOR2_X1 U204 ( .A(GID23), .B(GID31), .ZN(n167) );
  XNOR2_X1 U205 ( .A(n168), .B(n167), .ZN(n205) );
  XOR2_X1 U206 ( .A(n205), .B(GID12), .Z(n170) );
  NAND2_X1 U207 ( .A1(GIC7), .A2(GR), .ZN(n169) );
  XNOR2_X1 U208 ( .A(n170), .B(n169), .ZN(n171) );
  XOR2_X1 U209 ( .A(GID19), .B(GID6), .Z(n186) );
  XOR2_X1 U210 ( .A(n171), .B(n186), .Z(n173) );
  XNOR2_X1 U211 ( .A(GID4), .B(GID14), .ZN(n172) );
  XNOR2_X1 U212 ( .A(n173), .B(n172), .ZN(n175) );
  XOR2_X1 U213 ( .A(GID5), .B(GID27), .Z(n174) );
  XNOR2_X1 U214 ( .A(GID13), .B(n174), .ZN(n203) );
  XNOR2_X1 U215 ( .A(n175), .B(n203), .ZN(n305) );
  XOR2_X1 U216 ( .A(GID2), .B(GID3), .Z(n238) );
  XOR2_X1 U217 ( .A(GID11), .B(GID10), .Z(n177) );
  XNOR2_X1 U218 ( .A(GID22), .B(GID18), .ZN(n176) );
  XNOR2_X1 U219 ( .A(n177), .B(n176), .ZN(n178) );
  XOR2_X1 U220 ( .A(n238), .B(n178), .Z(n180) );
  NAND2_X1 U221 ( .A1(GIC6), .A2(GR), .ZN(n179) );
  XNOR2_X1 U222 ( .A(n180), .B(n179), .ZN(n183) );
  XOR2_X1 U223 ( .A(GID9), .B(GID1), .Z(n182) );
  XNOR2_X1 U224 ( .A(GID26), .B(GID30), .ZN(n181) );
  XNOR2_X1 U225 ( .A(n182), .B(n181), .ZN(n196) );
  XOR2_X1 U226 ( .A(n183), .B(n196), .Z(n185) );
  XNOR2_X1 U227 ( .A(GID0), .B(GID8), .ZN(n184) );
  XNOR2_X1 U228 ( .A(n185), .B(n184), .ZN(n303) );
  NAND2_X1 U229 ( .A1(GIC2), .A2(GR), .ZN(n187) );
  XNOR2_X1 U230 ( .A(n187), .B(n186), .ZN(n195) );
  XOR2_X1 U231 ( .A(GID14), .B(GID10), .Z(n223) );
  XOR2_X1 U232 ( .A(GID25), .B(GID24), .Z(n200) );
  XOR2_X1 U233 ( .A(n223), .B(n200), .Z(n189) );
  XNOR2_X1 U234 ( .A(GID17), .B(GID2), .ZN(n188) );
  XNOR2_X1 U235 ( .A(n189), .B(n188), .ZN(n190) );
  XOR2_X1 U236 ( .A(n190), .B(GID26), .Z(n193) );
  XNOR2_X1 U237 ( .A(n191), .B(GID27), .ZN(n192) );
  XNOR2_X1 U238 ( .A(n193), .B(n192), .ZN(n194) );
  XNOR2_X1 U239 ( .A(n195), .B(n194), .ZN(n298) );
  INV_X1 U240 ( .A(n298), .ZN(n214) );
  XOR2_X1 U241 ( .A(GID29), .B(n196), .Z(n198) );
  NAND2_X1 U242 ( .A1(GIC1), .A2(GR), .ZN(n197) );
  XNOR2_X1 U243 ( .A(n198), .B(n197), .ZN(n199) );
  XOR2_X1 U244 ( .A(n199), .B(GID28), .Z(n202) );
  XNOR2_X1 U245 ( .A(GID31), .B(n200), .ZN(n201) );
  XNOR2_X1 U246 ( .A(n202), .B(n201), .ZN(n204) );
  XNOR2_X1 U247 ( .A(n204), .B(n203), .ZN(n293) );
  NAND2_X1 U248 ( .A1(n214), .A2(n293), .ZN(n213) );
  XOR2_X1 U249 ( .A(GID20), .B(GID28), .Z(n235) );
  XOR2_X1 U250 ( .A(n205), .B(n235), .Z(n207) );
  NAND2_X1 U251 ( .A1(GIC3), .A2(GR), .ZN(n206) );
  XNOR2_X1 U252 ( .A(n207), .B(n206), .ZN(n208) );
  XOR2_X1 U253 ( .A(GID11), .B(GID29), .Z(n226) );
  XOR2_X1 U254 ( .A(n208), .B(n226), .Z(n210) );
  XNOR2_X1 U255 ( .A(GID22), .B(GID30), .ZN(n209) );
  XNOR2_X1 U256 ( .A(n210), .B(n209), .ZN(n212) );
  XOR2_X1 U257 ( .A(GID21), .B(GID3), .Z(n211) );
  XNOR2_X1 U258 ( .A(n212), .B(n211), .ZN(n296) );
  NAND2_X1 U259 ( .A1(n213), .A2(n296), .ZN(n216) );
  NOR2_X1 U260 ( .A1(n214), .A2(n296), .ZN(n309) );
  INV_X1 U261 ( .A(n293), .ZN(n267) );
  NAND2_X1 U262 ( .A1(n309), .A2(n267), .ZN(n215) );
  NAND2_X1 U263 ( .A1(n216), .A2(n215), .ZN(n217) );
  NAND2_X1 U264 ( .A1(n217), .A2(n265), .ZN(n220) );
  INV_X1 U265 ( .A(n296), .ZN(n218) );
  INV_X1 U266 ( .A(n265), .ZN(n295) );
  NAND2_X1 U267 ( .A1(n295), .A2(n267), .ZN(n286) );
  NOR2_X1 U268 ( .A1(n218), .A2(n286), .ZN(n278) );
  NAND2_X1 U269 ( .A1(n278), .A2(n298), .ZN(n219) );
  NAND2_X1 U270 ( .A1(n220), .A2(n219), .ZN(n249) );
  NAND2_X1 U271 ( .A1(n303), .A2(n249), .ZN(n221) );
  NOR2_X1 U272 ( .A1(n305), .A2(n221), .ZN(n257) );
  XNOR2_X1 U273 ( .A(GID9), .B(GID25), .ZN(n231) );
  XOR2_X1 U274 ( .A(n223), .B(n222), .Z(n225) );
  NAND2_X1 U275 ( .A1(GIC5), .A2(GR), .ZN(n224) );
  XNOR2_X1 U276 ( .A(n225), .B(n224), .ZN(n227) );
  XOR2_X1 U277 ( .A(n227), .B(n226), .Z(n229) );
  XNOR2_X1 U278 ( .A(GID13), .B(GID15), .ZN(n228) );
  XNOR2_X1 U279 ( .A(n229), .B(n228), .ZN(n230) );
  XNOR2_X1 U280 ( .A(n231), .B(n230), .ZN(n301) );
  XOR2_X1 U281 ( .A(GID24), .B(GID6), .Z(n233) );
  XNOR2_X1 U282 ( .A(GID5), .B(GID7), .ZN(n232) );
  XNOR2_X1 U283 ( .A(n233), .B(n232), .ZN(n234) );
  XOR2_X1 U284 ( .A(n235), .B(n234), .Z(n237) );
  NAND2_X1 U285 ( .A1(GIC4), .A2(GR), .ZN(n236) );
  XNOR2_X1 U286 ( .A(n237), .B(n236), .ZN(n243) );
  XOR2_X1 U287 ( .A(n238), .B(GID1), .Z(n241) );
  XNOR2_X1 U288 ( .A(GID16), .B(n239), .ZN(n240) );
  XNOR2_X1 U289 ( .A(n241), .B(n240), .ZN(n242) );
  XNOR2_X1 U290 ( .A(n243), .B(n242), .ZN(n310) );
  INV_X1 U312 ( .A(n310), .ZN(n299) );
  INV_X1 U313 ( .A(n301), .ZN(n312) );
  NOR2_X1 U314 ( .A1(n299), .A2(n312), .ZN(n263) );
  NAND2_X1 U315 ( .A1(n257), .A2(n263), .ZN(n261) );
  NOR2_X1 U316 ( .A1(n265), .A2(n261), .ZN(n258) );
  XOR2_X1 U317 ( .A(GID8), .B(n258), .Z(GOD8) );
GOD8 c499
GOD8
('AND(1)/OR(0) combination (R-->L): ', '0b01010100001100111101100111101110')
ABC command line: "read_bench c499_lock.bench; write_verilog c499_lock.v;".

