{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 465, "design__inferred_latch__count": 0, "design__instance__count": 1719, "design__instance__area": 14745.4, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 9, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0012374555226415396, "power__switching__total": 0.0005168195930309594, "power__leakage__total": 1.4045497209735913e-08, "power__total": 0.001754289143718779, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.838066, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 1.934563, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.321526, "timing__setup__ws__corner:nom_tt_025C_1v80": 1.543205, "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.321526, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 5.649503, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count": 5, "design__max_fanout_violation__count": 9, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": 1.658161, "clock__skew__worst_setup": 1.242766, "timing__hold__ws": 0.112696, "timing__setup__ws": -4.671559, "timing__hold__tns": 0.0, "timing__setup__tns": -114.136253, "timing__hold__wns": 0.0, "timing__setup__wns": -4.671559, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.112696, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 166, "timing__setup_r2r__ws": 0.875531, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 146.02 156.74", "design__core__bbox": "5.52 10.88 140.3 144.16", "design__io": 213, "design__die__area": 22887.2, "design__core__area": 17963.5, "design__instance__count__stdcell": 1719, "design__instance__area__stdcell": 14745.4, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.820854, "design__instance__utilization__stdcell": 0.820854, "floorplan__design__io": 211, "design__io__hpwl": 7666644, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 34969.2, "design__violations": 0, "design__instance__count__setup_buffer": 19, "design__instance__count__hold_buffer": 96, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 1571, "route__net__special": 2, "route__drc_errors__iter:1": 1118, "route__wirelength__iter:1": 40039, "route__drc_errors__iter:2": 584, "route__wirelength__iter:2": 39877, "route__drc_errors__iter:3": 559, "route__wirelength__iter:3": 39749, "route__drc_errors__iter:4": 94, "route__wirelength__iter:4": 39591, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 39588, "route__drc_errors": 0, "route__wirelength": 39588, "route__vias": 10549, "route__vias__singlecut": 10549, "route__vias__multicut": 0, "design__disconnected_pin__count": 20, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 282.48, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 23, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 5, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 9, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 1.638231, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 3.634593, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.751597, "timing__setup__ws__corner:nom_ss_100C_1v60": -4.467449, "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__tns__corner:nom_ss_100C_1v60": -105.755478, "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__wns__corner:nom_ss_100C_1v60": -4.467449, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.878196, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 56, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 1.002094, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 23, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 9, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.532559, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 1.269496, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.115496, "timing__setup__ws__corner:nom_ff_n40C_1v95": 3.802304, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.115496, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 7.198462, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 23, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 9, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.825133, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 1.892569, "timing__hold__ws__corner:min_tt_025C_1v80": 0.316947, "timing__setup__ws__corner:min_tt_025C_1v80": 1.663938, "timing__hold__tns__corner:min_tt_025C_1v80": 0.0, "timing__setup__tns__corner:min_tt_025C_1v80": 0.0, "timing__hold__wns__corner:min_tt_025C_1v80": 0.0, "timing__setup__wns__corner:min_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.316947, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 5.715184, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 23, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 9, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": 1.617758, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 3.562879, "timing__hold__ws__corner:min_ss_100C_1v60": 0.765025, "timing__setup__ws__corner:min_ss_100C_1v60": -4.2568, "timing__hold__tns__corner:min_ss_100C_1v60": 0.0, "timing__setup__tns__corner:min_ss_100C_1v60": -97.212769, "timing__hold__wns__corner:min_ss_100C_1v60": 0.0, "timing__setup__wns__corner:min_ss_100C_1v60": -4.2568, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.870021, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 53, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 1.129905, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 23, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 9, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.523839, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 1.242766, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.112696, "timing__setup__ws__corner:min_ff_n40C_1v95": 3.87762, "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.112696, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 7.243398, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 23, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 9, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.849595, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 1.978507, "timing__hold__ws__corner:max_tt_025C_1v80": 0.3274, "timing__setup__ws__corner:max_tt_025C_1v80": 1.421831, "timing__hold__tns__corner:max_tt_025C_1v80": 0.0, "timing__setup__tns__corner:max_tt_025C_1v80": 0.0, "timing__hold__wns__corner:max_tt_025C_1v80": 0.0, "timing__setup__wns__corner:max_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.3274, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 5.584861, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 23, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 5, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 9, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": 1.658161, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 3.714239, "timing__hold__ws__corner:max_ss_100C_1v60": 0.745975, "timing__setup__ws__corner:max_ss_100C_1v60": -4.671559, "timing__hold__tns__corner:max_ss_100C_1v60": 0.0, "timing__setup__tns__corner:max_ss_100C_1v60": -114.136253, "timing__hold__wns__corner:max_ss_100C_1v60": 0.0, "timing__setup__wns__corner:max_ss_100C_1v60": -4.671559, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.888597, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 57, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 0.875531, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 23, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 9, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.540531, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 1.296608, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.118361, "timing__setup__ws__corner:max_ff_n40C_1v95": 3.71298, "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.118361, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 7.156341, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 23, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 23, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.7979, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 0.000404093, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00209664, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00269179, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.00039268, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00269179, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000404, "ir__drop__worst": 0.0021, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}