$date
	Fri Oct 25 08:56:29 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module conversorsp_tb $end
$var wire 4 ! Q [3:0] $end
$var reg 1 " CLR $end
$var reg 1 # D $end
$var reg 1 $ PR $end
$var reg 1 % clk $end
$scope module uut $end
$var wire 1 " CLR $end
$var wire 1 # D $end
$var wire 1 $ PR $end
$var wire 1 % clk $end
$var wire 4 & Q [3:0] $end
$scope module uut $end
$var wire 1 % clk $end
$var wire 1 " clr $end
$var wire 1 # d $end
$var wire 1 $ pr $end
$var reg 1 ' q $end
$upscope $end
$scope module uut1 $end
$var wire 1 % clk $end
$var wire 1 " clr $end
$var wire 1 ( d $end
$var wire 1 $ pr $end
$var reg 1 ) q $end
$upscope $end
$scope module uut2 $end
$var wire 1 % clk $end
$var wire 1 " clr $end
$var wire 1 * d $end
$var wire 1 $ pr $end
$var reg 1 + q $end
$upscope $end
$scope module uut3 $end
$var wire 1 % clk $end
$var wire 1 " clr $end
$var wire 1 , d $end
$var wire 1 $ pr $end
$var reg 1 - q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0-
0,
0+
0*
0)
0(
0'
b0 &
0%
0$
x#
1"
b0 !
$end
#10
1%
#20
1(
b1 !
b1 &
1'
0%
1#
0"
#30
1%
#40
0(
1*
0'
b10 !
b10 &
1)
0%
0#
#50
1%
#60
1,
0*
1(
1+
0)
b101 !
b101 &
1'
0%
1#
#70
1%
#80
0(
1*
0,
0'
1)
0+
b1010 !
b1010 &
1-
0%
0#
#90
1%
#100
1,
0*
0-
1+
b100 !
b100 &
0)
0%
