Finished project 01, all logic gates have been implemented in hdl.