assign out = sel <= 8 ? {sel[0], a} | {sel[1], b} | {sel[2], c} | {sel[3], d} |
                       {sel[4], e} | {sel[5], f} | {sel[6], g} | {sel[7], h} |
                       {sel[8], i} : 16'b1;

always @(posedge clk) begin
    // Add clock enable or reset logic here if needed
end

endmodule