// Seed: 3916082858
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_2;
  wire id_6;
endmodule
module module_1 (
    output wire id_0,
    input tri id_1,
    input wor id_2,
    input uwire id_3,
    output wand id_4,
    output tri0 id_5,
    input tri0 id_6,
    output tri0 id_7,
    output tri1 id_8,
    input supply0 id_9,
    input tri0 id_10
);
  tri0 id_12 = id_2 - (id_6 == 1);
  module_0(
      id_12, id_12, id_12, id_12, id_12
  );
endmodule
