vendor_name = ModelSim
source_file = 1, E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/skeleton_tb.v
source_file = 1, E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/processor.v
source_file = 1, E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/pc.v
source_file = 1, E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/extend.v
source_file = 1, E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/Mux_1.v
source_file = 1, E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/Mux_16.v
source_file = 1, E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/RCA.v
source_file = 1, E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/ripple_carry_adder_4b.v
source_file = 1, E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/regfile.v
source_file = 1, E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/CSA.v
source_file = 1, E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/alu.v
source_file = 1, E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/insn_decoder.v
source_file = 1, E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/dffe_ref.v
source_file = 1, E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/frequency_divider.v
source_file = 1, E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/full_adder.v
source_file = 1, E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/skeleton.v
source_file = 1, E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/clk_div4.v
source_file = 1, E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/control_decoder.v
source_file = 1, E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/imem.v
source_file = 1, E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/imem.qip
source_file = 1, E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/dmem.v
source_file = 1, E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/dmem.qip
source_file = 1, d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc
source_file = 1, d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/db/altsyncram_g6a1.tdf
source_file = 1, E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/basic_test_blt.mif
source_file = 1, E:/Duke_Materials/22fall/550/Labs/Project5_FullProcessor/db/altsyncram_0jf1.tdf
design_name = skeleton
instance = comp, \imem_clock~output , imem_clock~output, skeleton, 1
instance = comp, \dmem_clock~output , dmem_clock~output, skeleton, 1
instance = comp, \processor_clock~output , processor_clock~output, skeleton, 1
instance = comp, \regfile_clock~output , regfile_clock~output, skeleton, 1
instance = comp, \clock~input , clock~input, skeleton, 1
instance = comp, \clock~inputclkctrl , clock~inputclkctrl, skeleton, 1
instance = comp, \frediv_4|r_reg[0]~0 , frediv_4|r_reg[0]~0, skeleton, 1
instance = comp, \reset~input , reset~input, skeleton, 1
instance = comp, \reset~inputclkctrl , reset~inputclkctrl, skeleton, 1
instance = comp, \frediv_4|r_reg[0] , frediv_4|r_reg[0], skeleton, 1
instance = comp, \frediv_4|clk_track~0 , frediv_4|clk_track~0, skeleton, 1
instance = comp, \frediv_4|clk_track , frediv_4|clk_track, skeleton, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
