<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:153:27" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:153:27" LoopName="VITIS_LOOP_153_2" ParentFunc="xf::blas::SystolicArray&lt;float, 1024u, 2u, 2u, float&gt;::muls(hls::stream&lt;ap_uint&lt;34&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:101:27" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:101:27" LoopName="VITIS_LOOP_101_2" ParentFunc="xf::blas::SystolicArray&lt;float, 1024u, 2u, 2u, float&gt;::muls(hls::stream&lt;ap_uint&lt;34&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;)"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:33:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 10 has been inferred" OldID="for.body4.i.store.16," ID="v189seq" BundleName="gmem" VarName="v18" LoopLoc="/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:33:22" LoopName="VITIS_LOOP_33_2" ParentFunc="cemit_replaced(float (*) [1][32][32], float (*) [10], float (*) [10])" Length="10" Direction="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:247:27" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:247:27" LoopName="VITIS_LOOP_247_1" ParentFunc="xf::blas::SystolicArray&lt;float, 1024u, 2u, 2u, float&gt;::systolicArray(hls::stream&lt;ap_uint&lt;66&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;34&gt;, 0&gt;*, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;)"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstWidenedPassed" src_info="/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:33:22" msg_id="214-119" msg_severity="INFO" msg_body="Sequential write of 10 x 32bit words has been widened by 2: 5 x 64bit words" OldID="v189seq," ID="wseq" BundleName="gmem" VarName="v18" LoopLoc="/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:33:22" LoopName="VITIS_LOOP_33_2" ParentFunc="cemit_replaced(float (*) [1][32][32], float (*) [10], float (*) [10])" Length="5" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:33:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 5 and bit width 64 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" Length="5" Width="64" Direction="write"/>
</VitisHLS:BurstInfo>

