```verilog
module top_module (
    input wire p1a, p1b, p1c, p1d,
    input wire p2a, p2b, p2c, p2d,
    output wire p1y, p2y
);

    // Implement the first 4-input NAND gate
    assign p1y = ~(p1a & p1b & p1c & p1d);

    // Implement the second 4-input NAND gate
    assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
```
