The pdf file named "Implementing-a-Program-using-a-Pre-Designed-Single-Cycle-RISC-V-Architecture-using-Verilog-HDL" details the implementation of the verilog (.v) files
