[EFX-0000 INFO] Efinix FPGA Synthesis.
[EFX-0000 INFO] Version: 2021.1.165
[EFX-0000 INFO] Compiled: Jun 25 2021.
[EFX-0000 INFO] 
[EFX-0000 INFO] Copyright (C) 2013 - 2021 Efinix Inc. All rights reserved.

INFO: Read project database "C:/Users/user/Desktop/final project/obstacle_whicle.xml"
INFO: ***** Beginning Analysis ... *****
INFO: default VHDL library search path is now "D:/efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
-- Analyzing Verilog file 'D:/efinity/sim_models/maplib/efinix_maplib.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users\user\Desktop\final project\robot.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users\user\Desktop\final project\pwm.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users\user\Desktop\final project\clkdiv.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users\user\Desktop\final project\three_us.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users\user\Desktop\final project\ultrasonic.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users\user\Desktop\final project\counter.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users\user\Desktop\final project\trig_gen.v' (VERI-1482)
INFO: Analysis took 0.0100481 seconds.
INFO: 	Analysis took 0 seconds (approximately) in total CPU time.
INFO: Analysis virtual memory usage: begin = 57.544 MB, end = 58.012 MB, delta = 0.468 MB
INFO: 	Analysis peak virtual memory usage = 105.004 MB
INFO: Analysis resident set memory usage: begin = 57.04 MB, end = 59.436 MB, delta = 2.396 MB
INFO: 	Analysis peak resident set memory usage = 59.44 MB
INFO: ***** Ending Analysis ... *****
INFO: ***** Beginning Elaboration ... *****
C:/Users\user\Desktop\final project\ultrasonic.v(15): WARNING: port 'enable' is not connected on this instance (VERI-2435)
C:/Users\user\Desktop\final project\trig_gen.v(10): WARNING: port 'enable' remains unconnected for this instance (VERI-1927)
D:/efinity/sim_models/maplib/efinix_maplib.v(6): INFO: compiling module 'EFX_ADD' (VERI-1018)
D:/efinity/sim_models/maplib/efinix_maplib.v(19): INFO: compiling module 'EFX_FF' (VERI-1018)
D:/efinity/sim_models/maplib/efinix_maplib.v(36): INFO: compiling module 'EFX_COMB4' (VERI-1018)
D:/efinity/sim_models/maplib/efinix_maplib.v(46): INFO: compiling module 'EFX_GBUFCE' (VERI-1018)
D:/efinity/sim_models/maplib/efinix_maplib.v(55): INFO: compiling module 'EFX_IDDR' (VERI-1018)
D:/efinity/sim_models/maplib/efinix_maplib.v(69): INFO: compiling module 'EFX_ODDR' (VERI-1018)
D:/efinity/sim_models/maplib/efinix_maplib.v(85): INFO: compiling module 'EFX_IOBUF' (VERI-1018)
D:/efinity/sim_models/maplib/efinix_maplib.v(97): INFO: compiling module 'EFX_LUT4' (VERI-1018)
D:/efinity/sim_models/maplib/efinix_maplib.v(105): INFO: compiling module 'EFX_MULT' (VERI-1018)
D:/efinity/sim_models/maplib/efinix_maplib.v(140): INFO: compiling module 'EFX_DSP48' (VERI-1018)
D:/efinity/sim_models/maplib/efinix_maplib.v(196): INFO: compiling module 'EFX_DSP24' (VERI-1018)
D:/efinity/sim_models/maplib/efinix_maplib.v(249): INFO: compiling module 'EFX_DSP12' (VERI-1018)
D:/efinity/sim_models/maplib/efinix_maplib.v(302): INFO: compiling module 'EFX_RAM_4K' (VERI-1018)
D:/efinity/sim_models/maplib/efinix_maplib.v(362): INFO: compiling module 'EFX_RAM_5K' (VERI-1018)
D:/efinity/sim_models/maplib/efinix_maplib.v(434): INFO: compiling module 'EFX_DPRAM_5K' (VERI-1018)
D:/efinity/sim_models/maplib/efinix_maplib.v(539): INFO: compiling module 'RAMB5' (VERI-1018)
D:/efinity/sim_models/maplib/efinix_maplib.v(601): INFO: compiling module 'EFX_RAM_10K' (VERI-1018)
D:/efinity/sim_models/maplib/efinix_maplib.v(693): INFO: compiling module 'EFX_RAM10' (VERI-1018)
D:/efinity/sim_models/maplib/efinix_maplib.v(794): INFO: compiling module 'EFX_DPRAM10' (VERI-1018)
D:/efinity/sim_models/maplib/efinix_maplib.v(924): INFO: compiling module 'EFX_SRL8' (VERI-1018)
C:/Users\user\Desktop\final project\robot.v(4): INFO: compiling module 'robot' (VERI-1018)
C:/Users\user\Desktop\final project\pwm.v(3): INFO: compiling module 'pwm' (VERI-1018)
C:/Users\user\Desktop\final project\pwm.v(12): WARNING: using initial value of 'period' since it is never assigned (VERI-1220)
C:/Users\user\Desktop\final project\pwm.v(13): WARNING: using initial value of 'clr' since it is never assigned (VERI-1220)
C:/Users\user\Desktop\final project\clkdiv.v(3): INFO: compiling module 'clkdiv' (VERI-1018)
C:/Users\user\Desktop\final project\clkdiv.v(20): WARNING: 'q' should be on the sensitivity list (VERI-1221)
C:/Users\user\Desktop\final project\clkdiv.v(20): WARNING: expression size 25 truncated to fit in target size 24 (VERI-1209)
C:/Users\user\Desktop\final project\pwm.v(26): WARNING: 'count' should be on the sensitivity list (VERI-1221)
C:/Users\user\Desktop\final project\pwm.v(32): WARNING: 'count' should be on the sensitivity list (VERI-1221)
C:/Users\user\Desktop\final project\pwm.v(32): WARNING: expression size 17 truncated to fit in target size 16 (VERI-1209)
C:/Users\user\Desktop\final project\three_us.v(3): INFO: compiling module 'three_ultrasonic' (VERI-1018)
C:/Users\user\Desktop\final project\ultrasonic.v(3): INFO: compiling module 'ultrasonic' (VERI-1018)
C:/Users\user\Desktop\final project\counter.v(2): INFO: compiling module 'counter' (VERI-1018)
C:/Users\user\Desktop\final project\counter.v(14): WARNING: expression size 23 truncated to fit in target size 22 (VERI-1209)
C:/Users\user\Desktop\final project\trig_gen.v(3): INFO: compiling module 'trigger_generator' (VERI-1018)
C:/Users\user\Desktop\final project\trig_gen.v(10): WARNING: actual bit length 24 differs from formal bit length 22 for port 'counter_output' (VERI-1330)
C:/Users\user\Desktop\final project\trig_gen.v(10): WARNING: input port 'enable' remains unconnected for this instance (VDB-1053)
C:/Users\user\Desktop\final project\ultrasonic.v(15): WARNING: input port 'enable' is not connected on this instance (VDB-1013)
C:/Users\user\Desktop\final project\robot.v(12): WARNING: net 'pwm_2' does not have a driver (VDB-1002)
INFO: Elaboration took 0.0159771 seconds.
INFO: 	Elaboration took 0.015625 seconds (approximately) in total CPU time.
INFO: Elaboration virtual memory usage: begin = 58.012 MB, end = 60.06 MB, delta = 2.048 MB
INFO: 	Elaboration peak virtual memory usage = 105.004 MB
INFO: Elaboration resident set memory usage: begin = 59.452 MB, end = 62.648 MB, delta = 3.196 MB
INFO: 	Elaboration peak resident set memory usage = 62.652 MB
INFO: ***** Ending Elaboration ... *****
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
INFO: ***** Beginning Reading Mapping Library ... *****
-- Analyzing Verilog file 'D:/efinity/sim_models/maplib/efinix_maplib.v' (VERI-1482)
D:/efinity/sim_models/maplib/efinix_maplib.v(6): INFO: compiling module 'EFX_ADD' (VERI-1018)
D:/efinity/sim_models/maplib/efinix_maplib.v(19): INFO: compiling module 'EFX_FF' (VERI-1018)
D:/efinity/sim_models/maplib/efinix_maplib.v(36): INFO: compiling module 'EFX_COMB4' (VERI-1018)
D:/efinity/sim_models/maplib/efinix_maplib.v(46): INFO: compiling module 'EFX_GBUFCE' (VERI-1018)
D:/efinity/sim_models/maplib/efinix_maplib.v(55): INFO: compiling module 'EFX_IDDR' (VERI-1018)
D:/efinity/sim_models/maplib/efinix_maplib.v(69): INFO: compiling module 'EFX_ODDR' (VERI-1018)
D:/efinity/sim_models/maplib/efinix_maplib.v(85): INFO: compiling module 'EFX_IOBUF' (VERI-1018)
D:/efinity/sim_models/maplib/efinix_maplib.v(97): INFO: compiling module 'EFX_LUT4' (VERI-1018)
D:/efinity/sim_models/maplib/efinix_maplib.v(105): INFO: compiling module 'EFX_MULT' (VERI-1018)
D:/efinity/sim_models/maplib/efinix_maplib.v(140): INFO: compiling module 'EFX_DSP48' (VERI-1018)
D:/efinity/sim_models/maplib/efinix_maplib.v(196): INFO: compiling module 'EFX_DSP24' (VERI-1018)
D:/efinity/sim_models/maplib/efinix_maplib.v(249): INFO: compiling module 'EFX_DSP12' (VERI-1018)
D:/efinity/sim_models/maplib/efinix_maplib.v(302): INFO: compiling module 'EFX_RAM_4K' (VERI-1018)
D:/efinity/sim_models/maplib/efinix_maplib.v(362): INFO: compiling module 'EFX_RAM_5K' (VERI-1018)
D:/efinity/sim_models/maplib/efinix_maplib.v(434): INFO: compiling module 'EFX_DPRAM_5K' (VERI-1018)
D:/efinity/sim_models/maplib/efinix_maplib.v(539): INFO: compiling module 'RAMB5' (VERI-1018)
D:/efinity/sim_models/maplib/efinix_maplib.v(601): INFO: compiling module 'EFX_RAM_10K' (VERI-1018)
D:/efinity/sim_models/maplib/efinix_maplib.v(693): INFO: compiling module 'EFX_RAM10' (VERI-1018)
D:/efinity/sim_models/maplib/efinix_maplib.v(794): INFO: compiling module 'EFX_DPRAM10' (VERI-1018)
D:/efinity/sim_models/maplib/efinix_maplib.v(924): INFO: compiling module 'EFX_SRL8' (VERI-1018)
INFO: Reading Mapping Library took 0.0134033 seconds.
INFO: 	Reading Mapping Library took 0.015625 seconds (approximately) in total CPU time.
INFO: Reading Mapping Library virtual memory usage: begin = 60.544 MB, end = 60.76 MB, delta = 0.216 MB
INFO: 	Reading Mapping Library peak virtual memory usage = 105.004 MB
INFO: Reading Mapping Library resident set memory usage: begin = 63.268 MB, end = 63.444 MB, delta = 0.176 MB
INFO: 	Reading Mapping Library peak resident set memory usage = 63.448 MB
INFO: ***** Ending Reading Mapping Library ... *****
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "robot"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clkdiv" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clkdiv" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_generator" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_generator" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ultrasonic" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ultrasonic" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "three_ultrasonic" begin
[EFX-0266 WARNING] Module Instance 'clkdiv' input pin tied to constant (clr=0).
[EFX-0031 WARNING] (C:/Users\user\Desktop\final project\pwm.v:49) 'i49' instance is encountered with don't-care(1'bx) input, rewiring to GND.
[EFX-0200 WARNING] (C:/Users\user\Desktop\final project\trig_gen.v:5) Removing redundant signal : enable
[EFX-0201 WARNING] (C:/Users\user\Desktop\final project\three_us.v:7) Re-wiring to GND non-driven net 'triggerout[2]'.
[EFX-0201 WARNING] (C:/Users\user\Desktop\final project\three_us.v:7) Re-wiring to GND non-driven net 'triggerout[1]'.
[EFX-0201 WARNING] (C:/Users\user\Desktop\final project\three_us.v:7) Re-wiring to GND non-driven net 'triggerout[0]'.
[EFX-0201 WARNING] (C:/Users\user\Desktop\final project\three_us.v:8) Re-wiring to GND non-driven net 'ultrasonic_out[2]'.
[EFX-0201 WARNING] (C:/Users\user\Desktop\final project\three_us.v:8) Re-wiring to GND non-driven net 'ultrasonic_out[1]'.
[EFX-0201 WARNING] (C:/Users\user\Desktop\final project\three_us.v:8) Re-wiring to GND non-driven net 'ultrasonic_out[0]'.
[EFX-0031 WARNING] (C:/Users\user\Desktop\final project\robot.v:44) 'i49' instance is encountered with don't-care(1'bx) input, rewiring to GND.
[EFX-0031 WARNING] (C:/Users\user\Desktop\final project\robot.v:44) 'i56' instance is encountered with don't-care(1'bx) input, rewiring to GND.
[EFX-0201 WARNING] (C:/Users\user\Desktop\final project\robot.v:12) Re-wiring to GND non-driven net 'pwm_2'.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "three_ultrasonic" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "robot" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "robot" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network fpgaclk with 66 loads will be considered for sequential optimization.
[EFX-0201 WARNING] (C:/Users\user\Desktop\final project\counter.v:3) Re-wiring to GND non-driven net 'three_ultrasonic/ultrasonic_left/triggen/cnt/enable'.
[EFX-0201 WARNING] (C:/Users\user\Desktop\final project\counter.v:3) Re-wiring to GND non-driven net 'three_ultrasonic/ultrasonic_middle/triggen/cnt/enable'.
[EFX-0201 WARNING] (C:/Users\user\Desktop\final project\counter.v:3) Re-wiring to GND non-driven net 'three_ultrasonic/ultrasonic_right/triggen/cnt/enable'.
[EFX-0201 WARNING] The above message was generated too many times, subsequent similar messages will be muted.
[EFX-0000 INFO] ... Sequential Optimization deduced 16 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 168, ed: 514, lv: 3
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 66 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
INFO: ***** Beginning VDB Netlist Checker ... *****
WARNING: Input/Inout Port echo[2] is unconnected and will be removed
WARNING: Input/Inout Port echo[1] is unconnected and will be removed
WARNING: Input/Inout Port echo[0] is unconnected and will be removed
INFO: Found 3 warnings in the post-synthesis netlist.
INFO: VDB Netlist Checker took 0.0003327 seconds.
INFO: 	VDB Netlist Checker took 0 seconds (approximately) in total CPU time.
INFO: VDB Netlist Checker virtual memory usage: begin = 73.896 MB, end = 73.896 MB, delta = 0 MB
INFO: 	VDB Netlist Checker peak virtual memory usage = 105.004 MB
INFO: VDB Netlist Checker resident set memory usage: begin = 77.868 MB, end = 77.9 MB, delta = 0.032 MB
INFO: 	VDB Netlist Checker peak resident set memory usage = 97.512 MB
INFO: ***** Ending VDB Netlist Checker ... *****
-- Writing netlist 'robot' to Verilog file 'C:/Users/user/Desktop/final project/outflow/obstacle_whicle.map.v' (VDB-1030)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	67
[EFX-0000 INFO] =============================== 
