Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\intelFPGA\PROYECTO\NN_PHRASES\SISTEMA.qsys --synthesis=VERILOG --output-directory=C:\intelFPGA\PROYECTO\NN_PHRASES\SISTEMA\synthesis --family="Cyclone V" --part=5CSEBA6U23I7DK
Progress: Loading NN_PHRASES/SISTEMA.qsys
Progress: Reading input file
Progress: Adding CLK_50 [clock_source 17.0]
Progress: Parameterizing module CLK_50
Progress: Adding CPU [altera_nios2_gen2 17.0]
Progress: Parameterizing module CPU
Progress: Adding CPU2 [altera_nios2_gen2 17.0]
Progress: Parameterizing module CPU2
Progress: Adding HDMI [altera_avalon_pio 17.0]
Progress: Parameterizing module HDMI
Progress: Adding JTAG_UART [altera_avalon_jtag_uart 17.0]
Progress: Parameterizing module JTAG_UART
Progress: Adding RAM [altera_avalon_onchip_memory2 17.0]
Progress: Parameterizing module RAM
Progress: Adding RAM2 [altera_avalon_onchip_memory2 17.0]
Progress: Parameterizing module RAM2
Progress: Adding SHARE_M [altera_avalon_onchip_memory2 17.0]
Progress: Parameterizing module SHARE_M
Progress: Adding SYS_ID [altera_avalon_sysid_qsys 17.0]
Progress: Parameterizing module SYS_ID
Progress: Adding data_counter [altera_avalon_pio 17.0]
Progress: Parameterizing module data_counter
Progress: Adding i2c_slave [altera_avalon_pio 17.0]
Progress: Parameterizing module i2c_slave
Progress: Adding timer_0 [altera_avalon_timer 17.0]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SISTEMA.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: SISTEMA.SYS_ID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: SISTEMA.SYS_ID: Time stamp will be automatically updated when this component is generated.
Info: SISTEMA.data_counter: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: SISTEMA.i2c_slave: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: SISTEMA: Generating SISTEMA "SISTEMA" for QUARTUS_SYNTH
Info: CPU: "SISTEMA" instantiated altera_nios2_gen2 "CPU"
Info: CPU2: "SISTEMA" instantiated altera_nios2_gen2 "CPU2"
Info: HDMI: Starting RTL generation for module 'SISTEMA_HDMI'
Info: HDMI:   Generation command is [exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=SISTEMA_HDMI --dir=C:/Users/GALOSA~1/AppData/Local/Temp/alt8296_8598455726084344079.dir/0001_HDMI_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/GALOSA~1/AppData/Local/Temp/alt8296_8598455726084344079.dir/0001_HDMI_gen//SISTEMA_HDMI_component_configuration.pl  --do_build_sim=0  ]
Info: HDMI: Done RTL generation for module 'SISTEMA_HDMI'
Info: HDMI: "SISTEMA" instantiated altera_avalon_pio "HDMI"
Info: JTAG_UART: Starting RTL generation for module 'SISTEMA_JTAG_UART'
Info: JTAG_UART:   Generation command is [exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=SISTEMA_JTAG_UART --dir=C:/Users/GALOSA~1/AppData/Local/Temp/alt8296_8598455726084344079.dir/0002_JTAG_UART_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/GALOSA~1/AppData/Local/Temp/alt8296_8598455726084344079.dir/0002_JTAG_UART_gen//SISTEMA_JTAG_UART_component_configuration.pl  --do_build_sim=0  ]
Info: JTAG_UART: Done RTL generation for module 'SISTEMA_JTAG_UART'
Info: JTAG_UART: "SISTEMA" instantiated altera_avalon_jtag_uart "JTAG_UART"
Info: RAM: Starting RTL generation for module 'SISTEMA_RAM'
Info: RAM:   Generation command is [exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=SISTEMA_RAM --dir=C:/Users/GALOSA~1/AppData/Local/Temp/alt8296_8598455726084344079.dir/0003_RAM_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/GALOSA~1/AppData/Local/Temp/alt8296_8598455726084344079.dir/0003_RAM_gen//SISTEMA_RAM_component_configuration.pl  --do_build_sim=0  ]
Info: RAM: Done RTL generation for module 'SISTEMA_RAM'
Info: RAM: "SISTEMA" instantiated altera_avalon_onchip_memory2 "RAM"
Info: RAM2: Starting RTL generation for module 'SISTEMA_RAM2'
Info: RAM2:   Generation command is [exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=SISTEMA_RAM2 --dir=C:/Users/GALOSA~1/AppData/Local/Temp/alt8296_8598455726084344079.dir/0004_RAM2_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/GALOSA~1/AppData/Local/Temp/alt8296_8598455726084344079.dir/0004_RAM2_gen//SISTEMA_RAM2_component_configuration.pl  --do_build_sim=0  ]
Info: RAM2: Done RTL generation for module 'SISTEMA_RAM2'
Info: RAM2: "SISTEMA" instantiated altera_avalon_onchip_memory2 "RAM2"
Info: SHARE_M: Starting RTL generation for module 'SISTEMA_SHARE_M'
Info: SHARE_M:   Generation command is [exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=SISTEMA_SHARE_M --dir=C:/Users/GALOSA~1/AppData/Local/Temp/alt8296_8598455726084344079.dir/0005_SHARE_M_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/GALOSA~1/AppData/Local/Temp/alt8296_8598455726084344079.dir/0005_SHARE_M_gen//SISTEMA_SHARE_M_component_configuration.pl  --do_build_sim=0  ]
Info: SHARE_M: Done RTL generation for module 'SISTEMA_SHARE_M'
Info: SHARE_M: "SISTEMA" instantiated altera_avalon_onchip_memory2 "SHARE_M"
Info: SYS_ID: "SISTEMA" instantiated altera_avalon_sysid_qsys "SYS_ID"
Info: data_counter: Starting RTL generation for module 'SISTEMA_data_counter'
Info: data_counter:   Generation command is [exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=SISTEMA_data_counter --dir=C:/Users/GALOSA~1/AppData/Local/Temp/alt8296_8598455726084344079.dir/0007_data_counter_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/GALOSA~1/AppData/Local/Temp/alt8296_8598455726084344079.dir/0007_data_counter_gen//SISTEMA_data_counter_component_configuration.pl  --do_build_sim=0  ]
Info: data_counter: Done RTL generation for module 'SISTEMA_data_counter'
Info: data_counter: "SISTEMA" instantiated altera_avalon_pio "data_counter"
Info: i2c_slave: Starting RTL generation for module 'SISTEMA_i2c_slave'
Info: i2c_slave:   Generation command is [exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=SISTEMA_i2c_slave --dir=C:/Users/GALOSA~1/AppData/Local/Temp/alt8296_8598455726084344079.dir/0008_i2c_slave_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/GALOSA~1/AppData/Local/Temp/alt8296_8598455726084344079.dir/0008_i2c_slave_gen//SISTEMA_i2c_slave_component_configuration.pl  --do_build_sim=0  ]
Info: i2c_slave: Done RTL generation for module 'SISTEMA_i2c_slave'
Info: i2c_slave: "SISTEMA" instantiated altera_avalon_pio "i2c_slave"
Info: timer_0: Starting RTL generation for module 'SISTEMA_timer_0'
Info: timer_0:   Generation command is [exec C:/intelFPGA/17.0/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/17.0/quartus/bin64//perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=SISTEMA_timer_0 --dir=C:/Users/GALOSA~1/AppData/Local/Temp/alt8296_8598455726084344079.dir/0009_timer_0_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/GALOSA~1/AppData/Local/Temp/alt8296_8598455726084344079.dir/0009_timer_0_gen//SISTEMA_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'SISTEMA_timer_0'
Info: timer_0: "SISTEMA" instantiated altera_avalon_timer "timer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "SISTEMA" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "SISTEMA" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "SISTEMA" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'SISTEMA_CPU_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA/17.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/17.0/quartus/bin64//perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=SISTEMA_CPU_cpu --dir=C:/Users/GALOSA~1/AppData/Local/Temp/alt8296_8598455726084344079.dir/0012_cpu_gen/ --quartus_bindir=C:/intelFPGA/17.0/quartus/bin64/ --verilog --config=C:/Users/GALOSA~1/AppData/Local/Temp/alt8296_8598455726084344079.dir/0012_cpu_gen//SISTEMA_CPU_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2020.02.04 08:21:02 (*) Starting Nios II generation
Info: cpu: # 2020.02.04 08:21:02 (*)   Checking for plaintext license.
Info: cpu: # 2020.02.04 08:21:02 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA/17.0/quartus/bin64/
Info: cpu: # 2020.02.04 08:21:02 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2020.02.04 08:21:02 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2020.02.04 08:21:04 (*)   Plaintext license not found.
Info: cpu: # 2020.02.04 08:21:04 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2020.02.04 08:21:04 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA/17.0/quartus/bin64/
Info: cpu: # 2020.02.04 08:21:04 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2020.02.04 08:21:04 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2020.02.04 08:21:07 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2020.02.04 08:21:07 (*)   Elaborating CPU configuration settings
Info: cpu: # 2020.02.04 08:21:07 (*)   Creating all objects for CPU
Info: cpu: # 2020.02.04 08:21:07 (*)     Testbench
Info: cpu: # 2020.02.04 08:21:08 (*)     Instruction decoding
Info: cpu: # 2020.02.04 08:21:08 (*)       Instruction fields
Info: cpu: # 2020.02.04 08:21:08 (*)       Instruction decodes
Info: cpu: # 2020.02.04 08:21:10 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2020.02.04 08:21:10 (*)       Instruction controls
Info: cpu: # 2020.02.04 08:21:10 (*)     Pipeline frontend
Info: cpu: # 2020.02.04 08:21:11 (*)     Pipeline backend
Info: cpu: # 2020.02.04 08:21:18 (*)   Generating RTL from CPU objects
Info: cpu: # 2020.02.04 08:21:24 (*)   Creating encrypted RTL
Info: cpu: # 2020.02.04 08:21:26 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'SISTEMA_CPU_cpu'
Info: cpu: "CPU" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu: Starting RTL generation for module 'SISTEMA_CPU2_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA/17.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/17.0/quartus/bin64//perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=SISTEMA_CPU2_cpu --dir=C:/Users/GALOSA~1/AppData/Local/Temp/alt8296_8598455726084344079.dir/0013_cpu_gen/ --quartus_bindir=C:/intelFPGA/17.0/quartus/bin64/ --verilog --config=C:/Users/GALOSA~1/AppData/Local/Temp/alt8296_8598455726084344079.dir/0013_cpu_gen//SISTEMA_CPU2_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2020.02.04 08:21:28 (*) Starting Nios II generation
Info: cpu: # 2020.02.04 08:21:28 (*)   Checking for plaintext license.
Info: cpu: # 2020.02.04 08:21:28 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA/17.0/quartus/bin64/
Info: cpu: # 2020.02.04 08:21:28 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2020.02.04 08:21:28 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2020.02.04 08:21:30 (*)   Plaintext license not found.
Info: cpu: # 2020.02.04 08:21:30 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2020.02.04 08:21:30 (*)   Elaborating CPU configuration settings
Info: cpu: # 2020.02.04 08:21:30 (*)   Creating all objects for CPU
Info: cpu: # 2020.02.04 08:21:34 (*)   Generating RTL from CPU objects
Info: cpu: # 2020.02.04 08:21:34 (*)   Creating plain-text RTL
Info: cpu: # 2020.02.04 08:21:36 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'SISTEMA_CPU2_cpu'
Info: cpu: "CPU2" instantiated altera_nios2_gen2_unit "cpu"
Info: CPU_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "CPU_data_master_translator"
Info: JTAG_UART_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "JTAG_UART_avalon_jtag_slave_translator"
Info: CPU_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "CPU_data_master_agent"
Info: JTAG_UART_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "JTAG_UART_avalon_jtag_slave_agent"
Info: JTAG_UART_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "JTAG_UART_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: router_013: "mm_interconnect_0" instantiated altera_merlin_router "router_013"
Info: router_015: "mm_interconnect_0" instantiated altera_merlin_router "router_015"
Info: CPU_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "CPU_data_master_limiter"
Info: Reusing file C:/intelFPGA/PROYECTO/NN_PHRASES/SISTEMA/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_003"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: Reusing file C:/intelFPGA/PROYECTO/NN_PHRASES/SISTEMA/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/intelFPGA/PROYECTO/NN_PHRASES/SISTEMA/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/intelFPGA/PROYECTO/NN_PHRASES/SISTEMA/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file C:/intelFPGA/PROYECTO/NN_PHRASES/SISTEMA/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: SISTEMA: Done "SISTEMA" with 44 modules, 74 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
