
CompositeImplementation.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002aaa  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000198  00802000  00002aaa  00002b3e  2**1
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000231  00802198  00802198  00002cd8  2**2
                  ALLOC
  3 .comment      00000030  00000000  00000000  00002cd6  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00002d08  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000558  00000000  00000000  00002d48  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000af47  00000000  00000000  000032a0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000522d  00000000  00000000  0000e1e7  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000a219  00000000  00000000  00013414  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000bf0  00000000  00000000  0001d630  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00036ba4  00000000  00000000  0001e220  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000340d  00000000  00000000  00054dc4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000006b8  00000000  00000000  000581d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000d3e8  00000000  00000000  00058890  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0d c1       	rjmp	.+538    	; 0x21c <__ctors_end>
       2:	00 00       	nop
       4:	2c c1       	rjmp	.+600    	; 0x25e <__bad_interrupt>
       6:	00 00       	nop
       8:	2a c1       	rjmp	.+596    	; 0x25e <__bad_interrupt>
       a:	00 00       	nop
       c:	28 c1       	rjmp	.+592    	; 0x25e <__bad_interrupt>
       e:	00 00       	nop
      10:	26 c1       	rjmp	.+588    	; 0x25e <__bad_interrupt>
      12:	00 00       	nop
      14:	24 c1       	rjmp	.+584    	; 0x25e <__bad_interrupt>
      16:	00 00       	nop
      18:	22 c1       	rjmp	.+580    	; 0x25e <__bad_interrupt>
      1a:	00 00       	nop
      1c:	20 c1       	rjmp	.+576    	; 0x25e <__bad_interrupt>
      1e:	00 00       	nop
      20:	1e c1       	rjmp	.+572    	; 0x25e <__bad_interrupt>
      22:	00 00       	nop
      24:	1c c1       	rjmp	.+568    	; 0x25e <__bad_interrupt>
      26:	00 00       	nop
      28:	1a c1       	rjmp	.+564    	; 0x25e <__bad_interrupt>
      2a:	00 00       	nop
      2c:	18 c1       	rjmp	.+560    	; 0x25e <__bad_interrupt>
      2e:	00 00       	nop
      30:	16 c1       	rjmp	.+556    	; 0x25e <__bad_interrupt>
      32:	00 00       	nop
      34:	14 c1       	rjmp	.+552    	; 0x25e <__bad_interrupt>
      36:	00 00       	nop
      38:	12 c1       	rjmp	.+548    	; 0x25e <__bad_interrupt>
      3a:	00 00       	nop
      3c:	10 c1       	rjmp	.+544    	; 0x25e <__bad_interrupt>
      3e:	00 00       	nop
      40:	0e c1       	rjmp	.+540    	; 0x25e <__bad_interrupt>
      42:	00 00       	nop
      44:	0c c1       	rjmp	.+536    	; 0x25e <__bad_interrupt>
      46:	00 00       	nop
      48:	0a c1       	rjmp	.+532    	; 0x25e <__bad_interrupt>
      4a:	00 00       	nop
      4c:	08 c1       	rjmp	.+528    	; 0x25e <__bad_interrupt>
      4e:	00 00       	nop
      50:	06 c1       	rjmp	.+524    	; 0x25e <__bad_interrupt>
      52:	00 00       	nop
      54:	04 c1       	rjmp	.+520    	; 0x25e <__bad_interrupt>
      56:	00 00       	nop
      58:	02 c1       	rjmp	.+516    	; 0x25e <__bad_interrupt>
      5a:	00 00       	nop
      5c:	00 c1       	rjmp	.+512    	; 0x25e <__bad_interrupt>
      5e:	00 00       	nop
      60:	fe c0       	rjmp	.+508    	; 0x25e <__bad_interrupt>
      62:	00 00       	nop
      64:	fc c0       	rjmp	.+504    	; 0x25e <__bad_interrupt>
      66:	00 00       	nop
      68:	fa c0       	rjmp	.+500    	; 0x25e <__bad_interrupt>
      6a:	00 00       	nop
      6c:	f8 c0       	rjmp	.+496    	; 0x25e <__bad_interrupt>
      6e:	00 00       	nop
      70:	f6 c0       	rjmp	.+492    	; 0x25e <__bad_interrupt>
      72:	00 00       	nop
      74:	f4 c0       	rjmp	.+488    	; 0x25e <__bad_interrupt>
      76:	00 00       	nop
      78:	f2 c0       	rjmp	.+484    	; 0x25e <__bad_interrupt>
      7a:	00 00       	nop
      7c:	f0 c0       	rjmp	.+480    	; 0x25e <__bad_interrupt>
      7e:	00 00       	nop
      80:	ee c0       	rjmp	.+476    	; 0x25e <__bad_interrupt>
      82:	00 00       	nop
      84:	ec c0       	rjmp	.+472    	; 0x25e <__bad_interrupt>
      86:	00 00       	nop
      88:	ea c0       	rjmp	.+468    	; 0x25e <__bad_interrupt>
      8a:	00 00       	nop
      8c:	e8 c0       	rjmp	.+464    	; 0x25e <__bad_interrupt>
      8e:	00 00       	nop
      90:	e6 c0       	rjmp	.+460    	; 0x25e <__bad_interrupt>
      92:	00 00       	nop
      94:	e4 c0       	rjmp	.+456    	; 0x25e <__bad_interrupt>
      96:	00 00       	nop
      98:	e2 c0       	rjmp	.+452    	; 0x25e <__bad_interrupt>
      9a:	00 00       	nop
      9c:	e0 c0       	rjmp	.+448    	; 0x25e <__bad_interrupt>
      9e:	00 00       	nop
      a0:	de c0       	rjmp	.+444    	; 0x25e <__bad_interrupt>
      a2:	00 00       	nop
      a4:	dc c0       	rjmp	.+440    	; 0x25e <__bad_interrupt>
      a6:	00 00       	nop
      a8:	da c0       	rjmp	.+436    	; 0x25e <__bad_interrupt>
      aa:	00 00       	nop
      ac:	d8 c0       	rjmp	.+432    	; 0x25e <__bad_interrupt>
      ae:	00 00       	nop
      b0:	d6 c0       	rjmp	.+428    	; 0x25e <__bad_interrupt>
      b2:	00 00       	nop
      b4:	d4 c0       	rjmp	.+424    	; 0x25e <__bad_interrupt>
      b6:	00 00       	nop
      b8:	d2 c0       	rjmp	.+420    	; 0x25e <__bad_interrupt>
      ba:	00 00       	nop
      bc:	d0 c0       	rjmp	.+416    	; 0x25e <__bad_interrupt>
      be:	00 00       	nop
      c0:	ce c0       	rjmp	.+412    	; 0x25e <__bad_interrupt>
      c2:	00 00       	nop
      c4:	cc c0       	rjmp	.+408    	; 0x25e <__bad_interrupt>
      c6:	00 00       	nop
      c8:	ca c0       	rjmp	.+404    	; 0x25e <__bad_interrupt>
      ca:	00 00       	nop
      cc:	c8 c0       	rjmp	.+400    	; 0x25e <__bad_interrupt>
      ce:	00 00       	nop
      d0:	c6 c0       	rjmp	.+396    	; 0x25e <__bad_interrupt>
      d2:	00 00       	nop
      d4:	c4 c0       	rjmp	.+392    	; 0x25e <__bad_interrupt>
      d6:	00 00       	nop
      d8:	c2 c0       	rjmp	.+388    	; 0x25e <__bad_interrupt>
      da:	00 00       	nop
      dc:	c0 c0       	rjmp	.+384    	; 0x25e <__bad_interrupt>
      de:	00 00       	nop
      e0:	be c0       	rjmp	.+380    	; 0x25e <__bad_interrupt>
      e2:	00 00       	nop
      e4:	bc c0       	rjmp	.+376    	; 0x25e <__bad_interrupt>
      e6:	00 00       	nop
      e8:	ba c0       	rjmp	.+372    	; 0x25e <__bad_interrupt>
      ea:	00 00       	nop
      ec:	b8 c0       	rjmp	.+368    	; 0x25e <__bad_interrupt>
      ee:	00 00       	nop
      f0:	b6 c0       	rjmp	.+364    	; 0x25e <__bad_interrupt>
      f2:	00 00       	nop
      f4:	b4 c0       	rjmp	.+360    	; 0x25e <__bad_interrupt>
      f6:	00 00       	nop
      f8:	b2 c0       	rjmp	.+356    	; 0x25e <__bad_interrupt>
      fa:	00 00       	nop
      fc:	b0 c0       	rjmp	.+352    	; 0x25e <__bad_interrupt>
      fe:	00 00       	nop
     100:	ae c0       	rjmp	.+348    	; 0x25e <__bad_interrupt>
     102:	00 00       	nop
     104:	ac c0       	rjmp	.+344    	; 0x25e <__bad_interrupt>
     106:	00 00       	nop
     108:	aa c0       	rjmp	.+340    	; 0x25e <__bad_interrupt>
     10a:	00 00       	nop
     10c:	a8 c0       	rjmp	.+336    	; 0x25e <__bad_interrupt>
     10e:	00 00       	nop
     110:	a6 c0       	rjmp	.+332    	; 0x25e <__bad_interrupt>
     112:	00 00       	nop
     114:	a4 c0       	rjmp	.+328    	; 0x25e <__bad_interrupt>
     116:	00 00       	nop
     118:	a2 c0       	rjmp	.+324    	; 0x25e <__bad_interrupt>
     11a:	00 00       	nop
     11c:	a0 c0       	rjmp	.+320    	; 0x25e <__bad_interrupt>
     11e:	00 00       	nop
     120:	9e c0       	rjmp	.+316    	; 0x25e <__bad_interrupt>
     122:	00 00       	nop
     124:	9c c0       	rjmp	.+312    	; 0x25e <__bad_interrupt>
     126:	00 00       	nop
     128:	9a c0       	rjmp	.+308    	; 0x25e <__bad_interrupt>
     12a:	00 00       	nop
     12c:	98 c0       	rjmp	.+304    	; 0x25e <__bad_interrupt>
     12e:	00 00       	nop
     130:	96 c0       	rjmp	.+300    	; 0x25e <__bad_interrupt>
     132:	00 00       	nop
     134:	94 c0       	rjmp	.+296    	; 0x25e <__bad_interrupt>
     136:	00 00       	nop
     138:	92 c0       	rjmp	.+292    	; 0x25e <__bad_interrupt>
     13a:	00 00       	nop
     13c:	90 c0       	rjmp	.+288    	; 0x25e <__bad_interrupt>
     13e:	00 00       	nop
     140:	8e c0       	rjmp	.+284    	; 0x25e <__bad_interrupt>
     142:	00 00       	nop
     144:	8c c0       	rjmp	.+280    	; 0x25e <__bad_interrupt>
     146:	00 00       	nop
     148:	8a c0       	rjmp	.+276    	; 0x25e <__bad_interrupt>
     14a:	00 00       	nop
     14c:	88 c0       	rjmp	.+272    	; 0x25e <__bad_interrupt>
     14e:	00 00       	nop
     150:	86 c0       	rjmp	.+268    	; 0x25e <__bad_interrupt>
     152:	00 00       	nop
     154:	84 c0       	rjmp	.+264    	; 0x25e <__bad_interrupt>
     156:	00 00       	nop
     158:	82 c0       	rjmp	.+260    	; 0x25e <__bad_interrupt>
     15a:	00 00       	nop
     15c:	80 c0       	rjmp	.+256    	; 0x25e <__bad_interrupt>
     15e:	00 00       	nop
     160:	7e c0       	rjmp	.+252    	; 0x25e <__bad_interrupt>
     162:	00 00       	nop
     164:	7c c0       	rjmp	.+248    	; 0x25e <__bad_interrupt>
     166:	00 00       	nop
     168:	7a c0       	rjmp	.+244    	; 0x25e <__bad_interrupt>
     16a:	00 00       	nop
     16c:	78 c0       	rjmp	.+240    	; 0x25e <__bad_interrupt>
     16e:	00 00       	nop
     170:	76 c0       	rjmp	.+236    	; 0x25e <__bad_interrupt>
     172:	00 00       	nop
     174:	74 c0       	rjmp	.+232    	; 0x25e <__bad_interrupt>
     176:	00 00       	nop
     178:	72 c0       	rjmp	.+228    	; 0x25e <__bad_interrupt>
     17a:	00 00       	nop
     17c:	70 c0       	rjmp	.+224    	; 0x25e <__bad_interrupt>
     17e:	00 00       	nop
     180:	6e c0       	rjmp	.+220    	; 0x25e <__bad_interrupt>
     182:	00 00       	nop
     184:	6c c0       	rjmp	.+216    	; 0x25e <__bad_interrupt>
     186:	00 00       	nop
     188:	6a c0       	rjmp	.+212    	; 0x25e <__bad_interrupt>
     18a:	00 00       	nop
     18c:	68 c0       	rjmp	.+208    	; 0x25e <__bad_interrupt>
     18e:	00 00       	nop
     190:	66 c0       	rjmp	.+204    	; 0x25e <__bad_interrupt>
     192:	00 00       	nop
     194:	64 c0       	rjmp	.+200    	; 0x25e <__bad_interrupt>
     196:	00 00       	nop
     198:	62 c0       	rjmp	.+196    	; 0x25e <__bad_interrupt>
     19a:	00 00       	nop
     19c:	60 c0       	rjmp	.+192    	; 0x25e <__bad_interrupt>
     19e:	00 00       	nop
     1a0:	5e c0       	rjmp	.+188    	; 0x25e <__bad_interrupt>
     1a2:	00 00       	nop
     1a4:	5c c0       	rjmp	.+184    	; 0x25e <__bad_interrupt>
     1a6:	00 00       	nop
     1a8:	5a c0       	rjmp	.+180    	; 0x25e <__bad_interrupt>
     1aa:	00 00       	nop
     1ac:	58 c0       	rjmp	.+176    	; 0x25e <__bad_interrupt>
     1ae:	00 00       	nop
     1b0:	56 c0       	rjmp	.+172    	; 0x25e <__bad_interrupt>
     1b2:	00 00       	nop
     1b4:	54 c0       	rjmp	.+168    	; 0x25e <__bad_interrupt>
     1b6:	00 00       	nop
     1b8:	52 c0       	rjmp	.+164    	; 0x25e <__bad_interrupt>
     1ba:	00 00       	nop
     1bc:	50 c0       	rjmp	.+160    	; 0x25e <__bad_interrupt>
     1be:	00 00       	nop
     1c0:	4e c0       	rjmp	.+156    	; 0x25e <__bad_interrupt>
     1c2:	00 00       	nop
     1c4:	4c c0       	rjmp	.+152    	; 0x25e <__bad_interrupt>
     1c6:	00 00       	nop
     1c8:	4a c0       	rjmp	.+148    	; 0x25e <__bad_interrupt>
     1ca:	00 00       	nop
     1cc:	48 c0       	rjmp	.+144    	; 0x25e <__bad_interrupt>
     1ce:	00 00       	nop
     1d0:	46 c0       	rjmp	.+140    	; 0x25e <__bad_interrupt>
     1d2:	00 00       	nop
     1d4:	44 c0       	rjmp	.+136    	; 0x25e <__bad_interrupt>
     1d6:	00 00       	nop
     1d8:	42 c0       	rjmp	.+132    	; 0x25e <__bad_interrupt>
     1da:	00 00       	nop
     1dc:	40 c0       	rjmp	.+128    	; 0x25e <__bad_interrupt>
     1de:	00 00       	nop
     1e0:	3e c0       	rjmp	.+124    	; 0x25e <__bad_interrupt>
     1e2:	00 00       	nop
     1e4:	3c c0       	rjmp	.+120    	; 0x25e <__bad_interrupt>
     1e6:	00 00       	nop
     1e8:	3a c0       	rjmp	.+116    	; 0x25e <__bad_interrupt>
     1ea:	00 00       	nop
     1ec:	38 c0       	rjmp	.+112    	; 0x25e <__bad_interrupt>
     1ee:	00 00       	nop
     1f0:	36 c0       	rjmp	.+108    	; 0x25e <__bad_interrupt>
     1f2:	00 00       	nop
     1f4:	0c 94 36 13 	jmp	0x266c	; 0x266c <__vector_125>
     1f8:	0c 94 f4 13 	jmp	0x27e8	; 0x27e8 <__vector_126>
     1fc:	c9 03       	fmulsu	r20, r17
     1fe:	0f 04       	cpc	r0, r15
     200:	bf 03       	fmulsu	r19, r23
     202:	11 04       	cpc	r1, r1
     204:	c1 03       	fmuls	r20, r17
     206:	c3 03       	fmuls	r20, r19
     208:	c5 03       	fmuls	r20, r21
     20a:	c7 03       	fmuls	r20, r23
     20c:	c9 03       	fmulsu	r20, r17
     20e:	23 0e       	add	r2, r19
     210:	26 0e       	add	r2, r22
     212:	29 0e       	add	r2, r25
     214:	2c 0e       	add	r2, r28
     216:	2f 0e       	add	r2, r31
     218:	32 0e       	add	r3, r18
     21a:	35 0e       	add	r3, r21

0000021c <__ctors_end>:
     21c:	11 24       	eor	r1, r1
     21e:	1f be       	out	0x3f, r1	; 63
     220:	cf ef       	ldi	r28, 0xFF	; 255
     222:	cd bf       	out	0x3d, r28	; 61
     224:	df e5       	ldi	r29, 0x5F	; 95
     226:	de bf       	out	0x3e, r29	; 62
     228:	00 e0       	ldi	r16, 0x00	; 0
     22a:	0c bf       	out	0x3c, r16	; 60

0000022c <__do_copy_data>:
     22c:	11 e2       	ldi	r17, 0x21	; 33
     22e:	a0 e0       	ldi	r26, 0x00	; 0
     230:	b0 e2       	ldi	r27, 0x20	; 32
     232:	ea ea       	ldi	r30, 0xAA	; 170
     234:	fa e2       	ldi	r31, 0x2A	; 42
     236:	00 e0       	ldi	r16, 0x00	; 0
     238:	0b bf       	out	0x3b, r16	; 59
     23a:	02 c0       	rjmp	.+4      	; 0x240 <__do_copy_data+0x14>
     23c:	07 90       	elpm	r0, Z+
     23e:	0d 92       	st	X+, r0
     240:	a8 39       	cpi	r26, 0x98	; 152
     242:	b1 07       	cpc	r27, r17
     244:	d9 f7       	brne	.-10     	; 0x23c <__do_copy_data+0x10>

00000246 <__do_clear_bss>:
     246:	23 e2       	ldi	r18, 0x23	; 35
     248:	a8 e9       	ldi	r26, 0x98	; 152
     24a:	b1 e2       	ldi	r27, 0x21	; 33
     24c:	01 c0       	rjmp	.+2      	; 0x250 <.do_clear_bss_start>

0000024e <.do_clear_bss_loop>:
     24e:	1d 92       	st	X+, r1

00000250 <.do_clear_bss_start>:
     250:	a9 3c       	cpi	r26, 0xC9	; 201
     252:	b2 07       	cpc	r27, r18
     254:	e1 f7       	brne	.-8      	; 0x24e <.do_clear_bss_loop>
     256:	0e 94 ec 14 	call	0x29d8	; 0x29d8 <main>
     25a:	0c 94 53 15 	jmp	0x2aa6	; 0x2aa6 <_exit>

0000025e <__bad_interrupt>:
     25e:	d0 ce       	rjmp	.-608    	; 0x0 <__vectors>

00000260 <udi_hid_led_getsetting>:
		                 udi_hid_led_setreport);
}

uint8_t udi_hid_led_getsetting(void) {
	return 0;
}
     260:	80 e0       	ldi	r24, 0x00	; 0
     262:	08 95       	ret

00000264 <udi_hid_led_setreport>:

static bool udi_hid_led_setreport(void)
{
	if ((USB_HID_REPORT_TYPE_OUTPUT == (udd_g_ctrlreq.req.wValue >> 8)) &&
     264:	30 91 bb 23 	lds	r19, 0x23BB	; 0x8023bb <udd_g_ctrlreq+0x2>
     268:	20 91 bc 23 	lds	r18, 0x23BC	; 0x8023bc <udd_g_ctrlreq+0x3>
     26c:	82 2f       	mov	r24, r18
     26e:	90 e0       	ldi	r25, 0x00	; 0
     270:	02 97       	sbiw	r24, 0x02	; 2
     272:	c1 f4       	brne	.+48     	; 0x2a4 <udi_hid_led_setreport+0x40>
     274:	31 11       	cpse	r19, r1
     276:	18 c0       	rjmp	.+48     	; 0x2a8 <udi_hid_led_setreport+0x44>
	   (0 == (0xFF & udd_g_ctrlreq.req.wValue))                         &&
     278:	80 91 bf 23 	lds	r24, 0x23BF	; 0x8023bf <udd_g_ctrlreq+0x6>
     27c:	90 91 c0 23 	lds	r25, 0x23C0	; 0x8023c0 <udd_g_ctrlreq+0x7>
     280:	01 97       	sbiw	r24, 0x01	; 1
     282:	a1 f4       	brne	.+40     	; 0x2ac <udi_hid_led_setreport+0x48>
	   (UDI_HID_LED_REPORT_OUT_SIZE == udd_g_ctrlreq.req.wLength))
	{
		udd_g_ctrlreq.payload      = udi_hid_led_report_out;
     284:	e9 eb       	ldi	r30, 0xB9	; 185
     286:	f3 e2       	ldi	r31, 0x23	; 35
     288:	88 e9       	ldi	r24, 0x98	; 152
     28a:	91 e2       	ldi	r25, 0x21	; 33
     28c:	80 87       	std	Z+8, r24	; 0x08
     28e:	91 87       	std	Z+9, r25	; 0x09
		udd_g_ctrlreq.payload_size = UDI_HID_LED_REPORT_OUT_SIZE;
     290:	81 e0       	ldi	r24, 0x01	; 1
     292:	90 e0       	ldi	r25, 0x00	; 0
     294:	82 87       	std	Z+10, r24	; 0x0a
     296:	93 87       	std	Z+11, r25	; 0x0b
		udd_g_ctrlreq.callback     = udi_hid_led_report_out_received;
     298:	84 e7       	ldi	r24, 0x74	; 116
     29a:	91 e0       	ldi	r25, 0x01	; 1
     29c:	84 87       	std	Z+12, r24	; 0x0c
     29e:	95 87       	std	Z+13, r25	; 0x0d
		return true;
     2a0:	81 e0       	ldi	r24, 0x01	; 1
     2a2:	08 95       	ret
	}
	return false;
     2a4:	80 e0       	ldi	r24, 0x00	; 0
     2a6:	08 95       	ret
     2a8:	80 e0       	ldi	r24, 0x00	; 0
     2aa:	08 95       	ret
     2ac:	80 e0       	ldi	r24, 0x00	; 0
}
     2ae:	08 95       	ret

000002b0 <udi_hid_led_report_out_enable>:
		UDI_HID_LED_REPORT_OUT(udi_hid_led_report_out);
	}
	udi_hid_led_report_out_enable();
}

static bool udi_hid_led_report_out_enable(void) {
     2b0:	0f 93       	push	r16
     2b2:	1f 93       	push	r17
	return udd_ep_run(UDI_HID_LED_EP_OUT,
     2b4:	04 e7       	ldi	r16, 0x74	; 116
     2b6:	11 e0       	ldi	r17, 0x01	; 1
     2b8:	21 e0       	ldi	r18, 0x01	; 1
     2ba:	30 e0       	ldi	r19, 0x00	; 0
     2bc:	48 e9       	ldi	r20, 0x98	; 152
     2be:	51 e2       	ldi	r21, 0x21	; 33
     2c0:	60 e0       	ldi	r22, 0x00	; 0
     2c2:	83 e0       	ldi	r24, 0x03	; 3
     2c4:	0e 94 e4 11 	call	0x23c8	; 0x23c8 <udd_ep_run>
		              false,
		             (uint8_t *)&udi_hid_led_report_out,
		              UDI_HID_LED_REPORT_OUT_SIZE,
		              udi_hid_led_report_out_received);
     2c8:	1f 91       	pop	r17
     2ca:	0f 91       	pop	r16
     2cc:	08 95       	ret

000002ce <udi_hid_led_enable>:
		                                    iram_size_t     nb_received,
		                                    udd_ep_id_t     ep);

static bool udi_hid_led_report_out_enable(void);

bool udi_hid_led_enable(void) {
     2ce:	cf 93       	push	r28
	udi_hid_led_rate = 0;
     2d0:	10 92 9a 21 	sts	0x219A, r1	; 0x80219a <udi_hid_led_rate>
	udi_hid_led_protocol = 0;
     2d4:	10 92 98 21 	sts	0x2198, r1	; 0x802198 <__data_end>

	if(!udi_hid_led_report_out_enable())
     2d8:	eb df       	rcall	.-42     	; 0x2b0 <udi_hid_led_report_out_enable>
     2da:	c8 2f       	mov	r28, r24
     2dc:	81 11       	cpse	r24, r1
		return false;
	UDI_HID_LED_ENABLE_EXT();
     2de:	0e 94 22 15 	call	0x2a44	; 0x2a44 <main_led_enable>
	return true;
}
     2e2:	8c 2f       	mov	r24, r28
     2e4:	cf 91       	pop	r28
     2e6:	08 95       	ret

000002e8 <udi_hid_led_report_out_received>:
static void udi_hid_led_report_out_received(udd_ep_status_t status, 
	                                        iram_size_t     nb_received,
	                                        udd_ep_id_t     ep)
{
	UNUSED(ep);
	if (status == UDD_EP_TRANSFER_OK && 
     2e8:	81 11       	cpse	r24, r1
     2ea:	07 c0       	rjmp	.+14     	; 0x2fa <udi_hid_led_report_out_received+0x12>
     2ec:	61 30       	cpi	r22, 0x01	; 1
     2ee:	71 05       	cpc	r23, r1
     2f0:	21 f4       	brne	.+8      	; 0x2fa <udi_hid_led_report_out_received+0x12>
		nb_received == UDI_HID_LED_REPORT_OUT_SIZE) {
		UDI_HID_LED_REPORT_OUT(udi_hid_led_report_out);
     2f2:	88 e9       	ldi	r24, 0x98	; 152
     2f4:	91 e2       	ldi	r25, 0x21	; 33
     2f6:	0e 94 29 15 	call	0x2a52	; 0x2a52 <main_led_report_out>
	}
	udi_hid_led_report_out_enable();
     2fa:	da cf       	rjmp	.-76     	; 0x2b0 <udi_hid_led_report_out_enable>
     2fc:	08 95       	ret

000002fe <udi_hid_led_disable>:
	UDI_HID_LED_ENABLE_EXT();
	return true;
}

void udi_hid_led_disable(void) {
	UDI_HID_LED_DISABLE_EXT();
     2fe:	0c 94 26 15 	jmp	0x2a4c	; 0x2a4c <main_led_disable>
     302:	08 95       	ret

00000304 <udi_hid_led_setup>:
}

bool udi_hid_led_setup(void) {
	return udi_hid_setup(&udi_hid_led_rate,
     304:	22 e3       	ldi	r18, 0x32	; 50
     306:	31 e0       	ldi	r19, 0x01	; 1
     308:	40 e0       	ldi	r20, 0x00	; 0
     30a:	50 e2       	ldi	r21, 0x20	; 32
     30c:	68 e9       	ldi	r22, 0x98	; 152
     30e:	71 e2       	ldi	r23, 0x21	; 33
     310:	8a e9       	ldi	r24, 0x9A	; 154
     312:	91 e2       	ldi	r25, 0x21	; 33
     314:	04 c7       	rjmp	.+3592   	; 0x111e <udi_hid_setup>
		                 &udi_hid_led_protocol,
		                (uint8_t *) &udi_hid_led_report_desc,
		                 udi_hid_led_setreport);
}
     316:	08 95       	ret

00000318 <io_init>:
{
    // Initializes  PORT A IO bits 7-0 to Outputs.
	//              Bits are LEDs drivers to control the front panel LEDs labeled as 8 to 1.
	//              LEDs Outputs are "On" when Low, LEDs are "Off" when High.

	PORTA.DIRSET = (PIN0_bm | PIN1_bm | PIN2_bm |PIN3_bm | PIN4_bm | PIN5_bm | PIN6_bm | PIN7_bm);    // Port as Output
     318:	e0 e0       	ldi	r30, 0x00	; 0
     31a:	f6 e0       	ldi	r31, 0x06	; 6
     31c:	9f ef       	ldi	r25, 0xFF	; 255
     31e:	91 83       	std	Z+1, r25	; 0x01
	PORTA.OUTSET = (PIN0_bm | PIN1_bm | PIN2_bm |PIN3_bm | PIN4_bm | PIN5_bm | PIN6_bm | PIN7_bm);    // Turn off outputs by setting to logic 1 (LEDs )
     320:	95 83       	std	Z+5, r25	; 0x05
	// Initialize   Port B IO bit 0 F2-F4 column output for the Keypad key-code scan signal (Front Panel Buttons).
	//              Refer to initialize_PortF_io(void) below for other keypad Key-code signals.


	// (Input Port Pins)
	PORTB.DIRCLR = (PIN0_bm | PIN1_bm | PIN2_bm | PIN3_bm | PIN4_bm | PIN5_bm);  // Declare pins as Inputs
     322:	e0 e2       	ldi	r30, 0x20	; 32
     324:	f6 e0       	ldi	r31, 0x06	; 6
     326:	3f e3       	ldi	r19, 0x3F	; 63
     328:	32 83       	std	Z+2, r19	; 0x02
	PORTB.PIN0CTRL = PORT_OPC_PULLUP_gc;										 // Declare pins with pull ups
     32a:	88 e1       	ldi	r24, 0x18	; 24
     32c:	80 8b       	std	Z+16, r24	; 0x10
	PORTB.PIN1CTRL = PORT_OPC_PULLUP_gc;										 // Declare pins with pull ups
     32e:	81 8b       	std	Z+17, r24	; 0x11
	PORTB.PIN2CTRL = PORT_OPC_PULLUP_gc;										 // Declare pins with pull ups
     330:	82 8b       	std	Z+18, r24	; 0x12
	PORTB.PIN3CTRL = PORT_OPC_PULLUP_gc;										 // Declare pins with pull ups
     332:	83 8b       	std	Z+19, r24	; 0x13
	PORTB.PIN4CTRL = PORT_OPC_PULLUP_gc;										 // Declare pins with pull ups
     334:	84 8b       	std	Z+20, r24	; 0x14
	PORTB.PIN5CTRL = PORT_OPC_PULLUP_gc;										 // Declare pins with pull ups
     336:	85 8b       	std	Z+21, r24	; 0x15

	// (Output Port Pins)											             // Declare pins as Outputs
	PORTB.DIRSET = (PIN6_bm | PIN7_bm);
     338:	20 ec       	ldi	r18, 0xC0	; 192
     33a:	21 83       	std	Z+1, r18	; 0x01
	PORTB.OUTSET = (PIN6_bm);													 // Set Status LED Output IO pin for LED to be "Off".
     33c:	40 e4       	ldi	r20, 0x40	; 64
     33e:	45 83       	std	Z+5, r20	; 0x05
	PORTB.OUTSET = (PIN7_bm);													 // Set Output pin "F2_F4_COL" for button column to Logic High (Button Disabled).
     340:	40 e8       	ldi	r20, 0x80	; 128
     342:	45 83       	std	Z+5, r20	; 0x05
	// Initializes   PORTC IO bits 1-0 as Outputs with pull-ups enabled. Reserved IO pins for other IO later such as I2C link.
	// Initializes   Vertical Slider Switches port inputs (V_Slider 1 thru 6). (See Port D for remainder of H-Slider switch Positions).
	// Initializes   PORTC IO bits 7-2 to Inputs with pull-ups enabled

	// (Input Port Pins)
	PORTC.DIRCLR = (PIN2_bm | PIN3_bm | PIN4_bm | PIN5_bm | PIN6_bm | PIN7_bm);	  // Declare pins as Inputs
     344:	e0 e4       	ldi	r30, 0x40	; 64
     346:	f6 e0       	ldi	r31, 0x06	; 6
     348:	4c ef       	ldi	r20, 0xFC	; 252
     34a:	42 83       	std	Z+2, r20	; 0x02
	PORTC.PIN2CTRL = PORT_OPC_PULLUP_gc;										  // Declare pins with pull ups
     34c:	82 8b       	std	Z+18, r24	; 0x12
	PORTC.PIN3CTRL = PORT_OPC_PULLUP_gc;										  // Declare pins with pull ups
     34e:	83 8b       	std	Z+19, r24	; 0x13
	PORTC.PIN4CTRL = PORT_OPC_PULLUP_gc;										  // Declare pins with pull ups
     350:	84 8b       	std	Z+20, r24	; 0x14
	PORTC.PIN5CTRL = PORT_OPC_PULLUP_gc;										  // Declare pins with pull ups
     352:	85 8b       	std	Z+21, r24	; 0x15
	PORTC.PIN6CTRL = PORT_OPC_PULLUP_gc;										  // Declare pins with pull ups
     354:	86 8b       	std	Z+22, r24	; 0x16
	PORTC.PIN7CTRL = PORT_OPC_PULLUP_gc;										  // Declare pins with pull ups
     356:	87 8b       	std	Z+23, r24	; 0x17

	// (Output Port Pins)
	PORTC.DIRSET = (PIN0_bm | PIN1_bm);											  // Declare pins as Outputs
     358:	43 e0       	ldi	r20, 0x03	; 3
     35a:	41 83       	std	Z+1, r20	; 0x01
	PORTC.OUTSET = (PIN0_bm | PIN1_bm);											  // Declare pins Output levels
     35c:	45 83       	std	Z+5, r20	; 0x05
	// Initializes   Horizontal Slider Switches port inputs (H_Slider 1 thru 8). (See Port B for remainder of H-Slider switch Positions).
	// Initializes   PORTD IO bits 5-0 to Inputs with pull-ups enabled
	// Initializes   PORTD IO bits 7-6 to Outputs. Bits reserved for USB communication

	// (Input Port Pins)
	PORTD.DIRCLR = (PIN0_bm | PIN1_bm | PIN2_bm | PIN3_bm | PIN4_bm | PIN5_bm);	  // Declare pins as Inputs
     35e:	e0 e6       	ldi	r30, 0x60	; 96
     360:	f6 e0       	ldi	r31, 0x06	; 6
     362:	32 83       	std	Z+2, r19	; 0x02
	PORTD.PIN0CTRL = PORT_OPC_PULLUP_gc;										  // Declare pins with pull ups
     364:	80 8b       	std	Z+16, r24	; 0x10
	PORTD.PIN1CTRL = PORT_OPC_PULLUP_gc;										  // Declare pins with pull ups
     366:	81 8b       	std	Z+17, r24	; 0x11
	PORTD.PIN2CTRL = PORT_OPC_PULLUP_gc;										  // Declare pins with pull ups
     368:	82 8b       	std	Z+18, r24	; 0x12
	PORTD.PIN3CTRL = PORT_OPC_PULLUP_gc;										  // Declare pins with pull ups
     36a:	83 8b       	std	Z+19, r24	; 0x13
	PORTD.PIN4CTRL = PORT_OPC_PULLUP_gc;										  // Declare pins with pull ups
     36c:	84 8b       	std	Z+20, r24	; 0x14
	PORTD.PIN5CTRL = PORT_OPC_PULLUP_gc;										  // Declare pins with pull ups
     36e:	85 8b       	std	Z+21, r24	; 0x15
	// PORTD.PIN6CTRL = PORT_OPC_PULLUP_gc;										  // Declare pins with pull ups
	// PORTD.PIN7CTRL = PORT_OPC_PULLUP_gc;										  // Declare pins with pull ups

	// (Output Port Pins)
	PORTD.DIRSET = (PIN6_bm | PIN7_bm);											  // Declare pins as Outputs - Declare for USB
     370:	21 83       	std	Z+1, r18	; 0x01
	PORTD.OUTCLR = (PIN6_bm | PIN7_bm);											  // Declare pins Output levels
     372:	26 83       	std	Z+6, r18	; 0x06
	// Initializes all 8 bits of PortE IO as inputs
	// Initializes   Horizontal Slider Switches port inputs (H_Slider 1 thru 8). (See Port B for remainder of H-Slider switch Positions).
	// Initializes   PortE IO bits 7-0 to Inputs with pull-ups enabled

	// (Input Port Pins)
	PORTE.DIRCLR = (PIN0_bm | PIN1_bm | PIN2_bm | PIN3_bm | PIN4_bm | PIN5_bm | PIN6_bm | PIN7_bm);
     374:	e0 e8       	ldi	r30, 0x80	; 128
     376:	f6 e0       	ldi	r31, 0x06	; 6
     378:	92 83       	std	Z+2, r25	; 0x02
	PORTE.PIN0CTRL = PORT_OPC_PULLUP_gc;										  // Declare pins with pull ups
     37a:	80 8b       	std	Z+16, r24	; 0x10
	PORTE.PIN1CTRL = PORT_OPC_PULLUP_gc;										  // Declare pins with pull ups
     37c:	81 8b       	std	Z+17, r24	; 0x11
	PORTE.PIN2CTRL = PORT_OPC_PULLUP_gc;										  // Declare pins with pull ups
     37e:	82 8b       	std	Z+18, r24	; 0x12
	PORTE.PIN3CTRL = PORT_OPC_PULLUP_gc;										  // Declare pins with pull ups
     380:	83 8b       	std	Z+19, r24	; 0x13
	PORTE.PIN4CTRL = PORT_OPC_PULLUP_gc;										  // Declare pins with pull ups
     382:	84 8b       	std	Z+20, r24	; 0x14
	PORTE.PIN5CTRL = PORT_OPC_PULLUP_gc;										  // Declare pins with pull ups
     384:	85 8b       	std	Z+21, r24	; 0x15
	PORTE.PIN6CTRL = PORT_OPC_PULLUP_gc;										  // Declare pins with pull ups
     386:	86 8b       	std	Z+22, r24	; 0x16
	PORTE.PIN7CTRL = PORT_OPC_PULLUP_gc;										  // Declare pins with pull ups
     388:	87 8b       	std	Z+23, r24	; 0x17
	// Initializes PortF IO - 4 bits are inputs and 4 bits are output for keypad key-code scanning.
	// One additional keypad key-code scan signal (F2-F4 Column) is also initialized on Port B bit 7. See Inititalize_Port_B_io() above.
	// Bits 3-0 (Keypad Column Signals) are set for output, Bits 7-4 (Keypad Row Pins) are set for input

	// (Input Port Pins)
	PORTF.DIRCLR = (PIN4_bm | PIN5_bm | PIN6_bm | PIN7_bm);						  // Keypad Row Pins
     38a:	e0 ea       	ldi	r30, 0xA0	; 160
     38c:	f6 e0       	ldi	r31, 0x06	; 6
     38e:	90 ef       	ldi	r25, 0xF0	; 240
     390:	92 83       	std	Z+2, r25	; 0x02
	PORTF.PIN4CTRL = PORT_OPC_PULLUP_gc;										  // Declare pins with pull ups
     392:	84 8b       	std	Z+20, r24	; 0x14
	PORTF.PIN5CTRL = PORT_OPC_PULLUP_gc;										  // Declare pins with pull ups
     394:	85 8b       	std	Z+21, r24	; 0x15
	PORTF.PIN6CTRL = PORT_OPC_PULLUP_gc;										  // Declare pins with pull ups
     396:	86 8b       	std	Z+22, r24	; 0x16
	PORTF.PIN7CTRL = PORT_OPC_PULLUP_gc;										  // Declare pins with pull ups
     398:	87 8b       	std	Z+23, r24	; 0x17


	// (Output Port Pins)
	PORTF.DIRSET = (PIN0_bm | PIN1_bm | PIN2_bm | PIN3_bm);						  // Keypad Column Pins
     39a:	8f e0       	ldi	r24, 0x0F	; 15
     39c:	81 83       	std	Z+1, r24	; 0x01
	PORTF.OUTSET = (PIN0_bm | PIN1_bm | PIN2_bm | PIN3_bm);						  // Set pins to Logic High (Buttons Disabled)
     39e:	85 83       	std	Z+5, r24	; 0x05
	initialize_PortC_io();		// (Vertical Slider Switch signals), (I2C signals)
	initialize_PortD_io();		// (Vertical Slider Switch signals), (USB signals)
	initialize_PortE_io();		// (Horizontal Slider Switch signals)
	initialize_PortF_io();		// (COLUMN & ROW Keypad Scan Code signals)

	led_init();
     3a0:	6f d2       	rcall	.+1246   	; 0x880 <led_init>
	keypad_init();
     3a2:	0d c1       	rjmp	.+538    	; 0x5be <keypad_init>
     3a4:	08 95       	ret

000003a6 <jstk_readVertIndex>:
     3a6:	80 91 48 06 	lds	r24, 0x0648	; 0x800648 <__TEXT_REGION_LENGTH__+0x7be648>

uint8_t jstk_idxToAxis(int8_t idx) {
    if (idx < 0)
        return 128; // return to center when no contact
    return jstk_idx2axis[idx];
}   // conversion runtime is O(1)
     3aa:	20 91 68 06 	lds	r18, 0x0668	; 0x800668 <__TEXT_REGION_LENGTH__+0x7be668>
     3ae:	90 e0       	ldi	r25, 0x00	; 0
     3b0:	92 2b       	or	r25, r18
     3b2:	96 95       	lsr	r25
     3b4:	87 95       	ror	r24
     3b6:	96 95       	lsr	r25
     3b8:	87 95       	ror	r24
     3ba:	bc 01       	movw	r22, r24
     3bc:	7f 70       	andi	r23, 0x0F	; 15
     3be:	80 ff       	sbrs	r24, 0
     3c0:	17 c0       	rjmp	.+46     	; 0x3f0 <jstk_readVertIndex+0x4a>
     3c2:	21 e0       	ldi	r18, 0x01	; 1
     3c4:	30 e0       	ldi	r19, 0x00	; 0
     3c6:	e1 e0       	ldi	r30, 0x01	; 1
     3c8:	f0 e0       	ldi	r31, 0x00	; 0
     3ca:	82 2f       	mov	r24, r18
     3cc:	af 01       	movw	r20, r30
     3ce:	02 2e       	mov	r0, r18
     3d0:	02 c0       	rjmp	.+4      	; 0x3d6 <jstk_readVertIndex+0x30>
     3d2:	44 0f       	add	r20, r20
     3d4:	55 1f       	adc	r21, r21
     3d6:	0a 94       	dec	r0
     3d8:	e2 f7       	brpl	.-8      	; 0x3d2 <jstk_readVertIndex+0x2c>
     3da:	46 23       	and	r20, r22
     3dc:	57 23       	and	r21, r23
     3de:	45 2b       	or	r20, r21
     3e0:	41 f0       	breq	.+16     	; 0x3f2 <jstk_readVertIndex+0x4c>
     3e2:	2f 5f       	subi	r18, 0xFF	; 255
     3e4:	3f 4f       	sbci	r19, 0xFF	; 255
     3e6:	2c 30       	cpi	r18, 0x0C	; 12
     3e8:	31 05       	cpc	r19, r1
     3ea:	79 f7       	brne	.-34     	; 0x3ca <jstk_readVertIndex+0x24>
     3ec:	8f ef       	ldi	r24, 0xFF	; 255
     3ee:	08 95       	ret
     3f0:	80 e0       	ldi	r24, 0x00	; 0
     3f2:	08 95       	ret

000003f4 <jstk_readHoriIndex>:
     3f4:	80 91 88 06 	lds	r24, 0x0688	; 0x800688 <__TEXT_REGION_LENGTH__+0x7be688>
     3f8:	20 91 28 06 	lds	r18, 0x0628	; 0x800628 <__TEXT_REGION_LENGTH__+0x7be628>
     3fc:	90 e0       	ldi	r25, 0x00	; 0
     3fe:	92 2b       	or	r25, r18
     400:	bc 01       	movw	r22, r24
     402:	7f 70       	andi	r23, 0x0F	; 15
     404:	80 ff       	sbrs	r24, 0
     406:	17 c0       	rjmp	.+46     	; 0x436 <__LOCK_REGION_LENGTH__+0x36>
     408:	21 e0       	ldi	r18, 0x01	; 1
     40a:	30 e0       	ldi	r19, 0x00	; 0
     40c:	e1 e0       	ldi	r30, 0x01	; 1
     40e:	f0 e0       	ldi	r31, 0x00	; 0
     410:	82 2f       	mov	r24, r18
     412:	af 01       	movw	r20, r30
     414:	02 2e       	mov	r0, r18
     416:	02 c0       	rjmp	.+4      	; 0x41c <__LOCK_REGION_LENGTH__+0x1c>
     418:	44 0f       	add	r20, r20
     41a:	55 1f       	adc	r21, r21
     41c:	0a 94       	dec	r0
     41e:	e2 f7       	brpl	.-8      	; 0x418 <__LOCK_REGION_LENGTH__+0x18>
     420:	46 23       	and	r20, r22
     422:	57 23       	and	r21, r23
     424:	45 2b       	or	r20, r21
     426:	41 f0       	breq	.+16     	; 0x438 <__LOCK_REGION_LENGTH__+0x38>
     428:	2f 5f       	subi	r18, 0xFF	; 255
     42a:	3f 4f       	sbci	r19, 0xFF	; 255
     42c:	2c 30       	cpi	r18, 0x0C	; 12
     42e:	31 05       	cpc	r19, r1
     430:	79 f7       	brne	.-34     	; 0x410 <__LOCK_REGION_LENGTH__+0x10>
     432:	8f ef       	ldi	r24, 0xFF	; 255
     434:	08 95       	ret
     436:	80 e0       	ldi	r24, 0x00	; 0
     438:	08 95       	ret

0000043a <jstk_ledMask>:
    return jstk_ledMask(jstk_use);          // convert to bits
}   // basically just prioritizes whichever axis is moving more

uint8_t jstk_ledMask(int8_t idx)
{
    if (idx < 0)    // no touch detected
     43a:	88 23       	and	r24, r24
     43c:	f4 f1       	brlt	.+124    	; 0x4ba <jstk_ledMask+0x80>
        return 0;

    if (idx == 5 || idx == 6)   // center zone
     43e:	9b ef       	ldi	r25, 0xFB	; 251
     440:	98 0f       	add	r25, r24
     442:	92 30       	cpi	r25, 0x02	; 2
     444:	e0 f1       	brcs	.+120    	; 0x4be <jstk_ledMask+0x84>
        return (1u<<3) | (1u<<4);  // LED4 (bit3) + LED5 (bit4)

    uint8_t d = (idx < 5) ? (5 - idx) : (idx - 6);  // computes 'distance' from center (d)
     446:	85 30       	cpi	r24, 0x05	; 5
     448:	34 f4       	brge	.+12     	; 0x456 <jstk_ledMask+0x1c>
    /*
    idx: 0 1 2 3 4 | 5 6 | 7 8 9 10 11
    d:   5 4 3 2 1 |  -  | 1 2 3  4  5
    */

    uint8_t N = (d < 2 ? 2 : (d + 1));  // decide how many LED's should activate (N)
     44a:	95 e0       	ldi	r25, 0x05	; 5
     44c:	98 1b       	sub	r25, r24
     44e:	92 30       	cpi	r25, 0x02	; 2
     450:	08 f0       	brcs	.+2      	; 0x454 <jstk_ledMask+0x1a>
     452:	42 c0       	rjmp	.+132    	; 0x4d8 <jstk_ledMask+0x9e>
     454:	36 c0       	rjmp	.+108    	; 0x4c2 <jstk_ledMask+0x88>
     456:	9a ef       	ldi	r25, 0xFA	; 250
     458:	98 0f       	add	r25, r24
     45a:	92 30       	cpi	r25, 0x02	; 2
     45c:	b0 f5       	brcc	.+108    	; 0x4ca <jstk_ledMask+0x90>
     45e:	31 c0       	rjmp	.+98     	; 0x4c2 <jstk_ledMask+0x88>
    d: 1 2 3 4 5
    N: 2 3 4 4 4
    */

    uint8_t jstk_mask = 0;
    if (idx < 5)                            // down/left direction
     460:	62 e0       	ldi	r22, 0x02	; 2
     462:	23 e0       	ldi	r18, 0x03	; 3
     464:	30 e0       	ldi	r19, 0x00	; 0
     466:	90 e0       	ldi	r25, 0x00	; 0
     468:	80 e0       	ldi	r24, 0x00	; 0
        for (uint8_t i = 0; i < N; i++)
            jstk_mask |= (1u << (3 - i));   // LED's 3-0
     46a:	e1 e0       	ldi	r30, 0x01	; 1
     46c:	f0 e0       	ldi	r31, 0x00	; 0
     46e:	af 01       	movw	r20, r30
     470:	02 2e       	mov	r0, r18
     472:	02 c0       	rjmp	.+4      	; 0x478 <jstk_ledMask+0x3e>
     474:	44 0f       	add	r20, r20
     476:	55 1f       	adc	r21, r21
     478:	0a 94       	dec	r0
     47a:	e2 f7       	brpl	.-8      	; 0x474 <jstk_ledMask+0x3a>
     47c:	84 2b       	or	r24, r20
    N: 2 3 4 4 4
    */

    uint8_t jstk_mask = 0;
    if (idx < 5)                            // down/left direction
        for (uint8_t i = 0; i < N; i++)
     47e:	9f 5f       	subi	r25, 0xFF	; 255
     480:	21 50       	subi	r18, 0x01	; 1
     482:	31 09       	sbc	r19, r1
     484:	96 17       	cp	r25, r22
     486:	98 f3       	brcs	.-26     	; 0x46e <jstk_ledMask+0x34>
     488:	08 95       	ret
     48a:	81 50       	subi	r24, 0x01	; 1
     48c:	48 2f       	mov	r20, r24
     48e:	50 e0       	ldi	r21, 0x00	; 0
     490:	4b 5f       	subi	r20, 0xFB	; 251
     492:	5f 4f       	sbci	r21, 0xFF	; 255
    d: 1 2 3 4 5
    N: 2 3 4 4 4
    */

    uint8_t jstk_mask = 0;
    if (idx < 5)                            // down/left direction
     494:	24 e0       	ldi	r18, 0x04	; 4
     496:	30 e0       	ldi	r19, 0x00	; 0
     498:	80 e0       	ldi	r24, 0x00	; 0
        for (uint8_t i = 0; i < N; i++)
            jstk_mask |= (1u << (3 - i));   // LED's 3-0
    else                                    // up/right direction
        for (uint8_t i = 0; i < N; i++)
            jstk_mask |= (1u << (4 + i));   // LED's 4-7
     49a:	e1 e0       	ldi	r30, 0x01	; 1
     49c:	f0 e0       	ldi	r31, 0x00	; 0
     49e:	bf 01       	movw	r22, r30
     4a0:	02 2e       	mov	r0, r18
     4a2:	02 c0       	rjmp	.+4      	; 0x4a8 <jstk_ledMask+0x6e>
     4a4:	66 0f       	add	r22, r22
     4a6:	77 1f       	adc	r23, r23
     4a8:	0a 94       	dec	r0
     4aa:	e2 f7       	brpl	.-8      	; 0x4a4 <jstk_ledMask+0x6a>
     4ac:	86 2b       	or	r24, r22
     4ae:	2f 5f       	subi	r18, 0xFF	; 255
     4b0:	3f 4f       	sbci	r19, 0xFF	; 255
    uint8_t jstk_mask = 0;
    if (idx < 5)                            // down/left direction
        for (uint8_t i = 0; i < N; i++)
            jstk_mask |= (1u << (3 - i));   // LED's 3-0
    else                                    // up/right direction
        for (uint8_t i = 0; i < N; i++)
     4b2:	24 17       	cp	r18, r20
     4b4:	35 07       	cpc	r19, r21
     4b6:	99 f7       	brne	.-26     	; 0x49e <jstk_ledMask+0x64>
     4b8:	08 95       	ret
}   // basically just prioritizes whichever axis is moving more

uint8_t jstk_ledMask(int8_t idx)
{
    if (idx < 0)    // no touch detected
        return 0;
     4ba:	80 e0       	ldi	r24, 0x00	; 0
     4bc:	08 95       	ret

    if (idx == 5 || idx == 6)   // center zone
        return (1u<<3) | (1u<<4);  // LED4 (bit3) + LED5 (bit4)
     4be:	88 e1       	ldi	r24, 0x18	; 24
     4c0:	08 95       	ret
    d: 1 2 3 4 5
    N: 2 3 4 4 4
    */

    uint8_t jstk_mask = 0;
    if (idx < 5)                            // down/left direction
     4c2:	85 30       	cpi	r24, 0x05	; 5
     4c4:	6c f2       	brlt	.-102    	; 0x460 <jstk_ledMask+0x26>
     4c6:	82 e0       	ldi	r24, 0x02	; 2
     4c8:	e0 cf       	rjmp	.-64     	; 0x48a <jstk_ledMask+0x50>
    /*
    idx: 0 1 2 3 4 | 5 6 | 7 8 9 10 11
    d:   5 4 3 2 1 |  -  | 1 2 3  4  5
    */

    uint8_t N = (d < 2 ? 2 : (d + 1));  // decide how many LED's should activate (N)
     4ca:	85 50       	subi	r24, 0x05	; 5
     4cc:	85 30       	cpi	r24, 0x05	; 5
     4ce:	08 f0       	brcs	.+2      	; 0x4d2 <jstk_ledMask+0x98>
     4d0:	84 e0       	ldi	r24, 0x04	; 4
    uint8_t jstk_mask = 0;
    if (idx < 5)                            // down/left direction
        for (uint8_t i = 0; i < N; i++)
            jstk_mask |= (1u << (3 - i));   // LED's 3-0
    else                                    // up/right direction
        for (uint8_t i = 0; i < N; i++)
     4d2:	81 11       	cpse	r24, r1
     4d4:	da cf       	rjmp	.-76     	; 0x48a <jstk_ledMask+0x50>
     4d6:	08 95       	ret
    /*
    idx: 0 1 2 3 4 | 5 6 | 7 8 9 10 11
    d:   5 4 3 2 1 |  -  | 1 2 3  4  5
    */

    uint8_t N = (d < 2 ? 2 : (d + 1));  // decide how many LED's should activate (N)
     4d8:	66 e0       	ldi	r22, 0x06	; 6
     4da:	68 1b       	sub	r22, r24
     4dc:	65 30       	cpi	r22, 0x05	; 5
     4de:	08 f0       	brcs	.+2      	; 0x4e2 <jstk_ledMask+0xa8>
     4e0:	64 e0       	ldi	r22, 0x04	; 4
    N: 2 3 4 4 4
    */

    uint8_t jstk_mask = 0;
    if (idx < 5)                            // down/left direction
        for (uint8_t i = 0; i < N; i++)
     4e2:	61 11       	cpse	r22, r1
     4e4:	be cf       	rjmp	.-132    	; 0x462 <jstk_ledMask+0x28>
     4e6:	80 e0       	ldi	r24, 0x00	; 0
            jstk_mask |= (1u << (3 - i));   // LED's 3-0
    else                                    // up/right direction
        for (uint8_t i = 0; i < N; i++)
            jstk_mask |= (1u << (4 + i));   // LED's 4-7
    return jstk_mask;
}
     4e8:	08 95       	ret

000004ea <jstk_readMask>:
    return jstk_idx2axis[idx];
}   // conversion runtime is O(1)


uint8_t jstk_readMask(void)
{
     4ea:	cf 93       	push	r28
    int8_t vi = jstk_readVertIndex();       // -1 to 11
     4ec:	5c df       	rcall	.-328    	; 0x3a6 <jstk_readVertIndex>
     4ee:	c8 2f       	mov	r28, r24
    int8_t hi = jstk_readHoriIndex();       // -1 to 11
     4f0:	81 df       	rcall	.-254    	; 0x3f4 <jstk_readHoriIndex>
     4f2:	cc 23       	and	r28, r28

    if (vi < 0 && hi < 0)
     4f4:	24 f4       	brge	.+8      	; 0x4fe <jstk_readMask+0x14>
     4f6:	88 23       	and	r24, r24
     4f8:	c4 f0       	brlt	.+48     	; 0x52a <jstk_readMask+0x40>
     4fa:	90 e0       	ldi	r25, 0x00	; 0
        return 0;                           // no contact

    // decide which slider is moved furthest from center buy computing 'distance' from middle
    uint8_t dV = (vi < 0) ? 0 : (vi > 5 ? vi - 5 : 5 - vi); // vertical slider distance   (dV)
     4fc:	09 c0       	rjmp	.+18     	; 0x510 <jstk_readMask+0x26>
     4fe:	c6 30       	cpi	r28, 0x06	; 6
     500:	1c f0       	brlt	.+6      	; 0x508 <jstk_readMask+0x1e>
     502:	9b ef       	ldi	r25, 0xFB	; 251
     504:	9c 0f       	add	r25, r28
     506:	02 c0       	rjmp	.+4      	; 0x50c <jstk_readMask+0x22>
     508:	95 e0       	ldi	r25, 0x05	; 5
     50a:	9c 1b       	sub	r25, r28
     50c:	88 23       	and	r24, r24
    uint8_t dH = (hi < 0) ? 0 : (hi > 5 ? hi - 5 : 5 - hi); // horizontal slider distance (dH)
     50e:	54 f0       	brlt	.+20     	; 0x524 <jstk_readMask+0x3a>
     510:	86 30       	cpi	r24, 0x06	; 6
     512:	1c f0       	brlt	.+6      	; 0x51a <jstk_readMask+0x30>
     514:	2b ef       	ldi	r18, 0xFB	; 251
     516:	28 0f       	add	r18, r24
     518:	02 c0       	rjmp	.+4      	; 0x51e <jstk_readMask+0x34>
     51a:	25 e0       	ldi	r18, 0x05	; 5
     51c:	28 1b       	sub	r18, r24
     51e:	92 17       	cp	r25, r18

    int8_t jstk_use = (dV >= dH) ? vi : hi; // slider with greatest distance wins
     520:	08 f4       	brcc	.+2      	; 0x524 <jstk_readMask+0x3a>
     522:	c8 2f       	mov	r28, r24

    return jstk_ledMask(jstk_use);          // convert to bits
     524:	8c 2f       	mov	r24, r28
     526:	89 df       	rcall	.-238    	; 0x43a <jstk_ledMask>
     528:	01 c0       	rjmp	.+2      	; 0x52c <jstk_readMask+0x42>
     52a:	80 e0       	ldi	r24, 0x00	; 0
{
    int8_t vi = jstk_readVertIndex();       // -1 to 11
    int8_t hi = jstk_readHoriIndex();       // -1 to 11

    if (vi < 0 && hi < 0)
        return 0;                           // no contact
     52c:	cf 91       	pop	r28
    uint8_t dH = (hi < 0) ? 0 : (hi > 5 ? hi - 5 : 5 - hi); // horizontal slider distance (dH)

    int8_t jstk_use = (dV >= dH) ? vi : hi; // slider with greatest distance wins

    return jstk_ledMask(jstk_use);          // convert to bits
}   // basically just prioritizes whichever axis is moving more
     52e:	08 95       	ret

00000530 <jstk_usbTask>:
     530:	61 df       	rcall	.-318    	; 0x3f4 <jstk_readHoriIndex>
    92,     116,    139,    162,
    185,    208,    231,    255
};  // lookup table for the 12 discrete slider positions to avoid long division

uint8_t jstk_idxToAxis(int8_t idx) {
    if (idx < 0)
     532:	88 23       	and	r24, r24
     534:	3c f0       	brlt	.+14     	; 0x544 <jstk_usbTask+0x14>
        return 128; // return to center when no contact
    return jstk_idx2axis[idx];
     536:	e8 2f       	mov	r30, r24
     538:	88 0f       	add	r24, r24
     53a:	ff 0b       	sbc	r31, r31
     53c:	e4 57       	subi	r30, 0x74	; 116
     53e:	fe 4d       	sbci	r31, 0xDE	; 222
     540:	80 81       	ld	r24, Z
     542:	01 c0       	rjmp	.+2      	; 0x546 <jstk_usbTask+0x16>
    185,    208,    231,    255
};  // lookup table for the 12 discrete slider positions to avoid long division

uint8_t jstk_idxToAxis(int8_t idx) {
    if (idx < 0)
        return 128; // return to center when no contact
     544:	80 e8       	ldi	r24, 0x80	; 128
static uint8_t jstk_prevReport[2] = {128, 128};

void jstk_usbTask(void)
{
    // sample current joystick/slider indices
    jstk_usbReport[0] = jstk_idxToAxis(jstk_readHoriIndex());   // x
     546:	80 93 9c 21 	sts	0x219C, r24	; 0x80219c <jstk_usbReport>
    jstk_usbReport[1] = jstk_idxToAxis(jstk_readVertIndex());   // y
     54a:	2d df       	rcall	.-422    	; 0x3a6 <jstk_readVertIndex>
    92,     116,    139,    162,
    185,    208,    231,    255
};  // lookup table for the 12 discrete slider positions to avoid long division

uint8_t jstk_idxToAxis(int8_t idx) {
    if (idx < 0)
     54c:	88 23       	and	r24, r24
     54e:	3c f0       	brlt	.+14     	; 0x55e <jstk_usbTask+0x2e>
        return 128; // return to center when no contact
    return jstk_idx2axis[idx];
     550:	e8 2f       	mov	r30, r24
     552:	88 0f       	add	r24, r24
     554:	ff 0b       	sbc	r31, r31
     556:	e4 57       	subi	r30, 0x74	; 116
     558:	fe 4d       	sbci	r31, 0xDE	; 222
     55a:	80 81       	ld	r24, Z
     55c:	01 c0       	rjmp	.+2      	; 0x560 <jstk_usbTask+0x30>
    185,    208,    231,    255
};  // lookup table for the 12 discrete slider positions to avoid long division

uint8_t jstk_idxToAxis(int8_t idx) {
    if (idx < 0)
        return 128; // return to center when no contact
     55e:	80 e8       	ldi	r24, 0x80	; 128

void jstk_usbTask(void)
{
    // sample current joystick/slider indices
    jstk_usbReport[0] = jstk_idxToAxis(jstk_readHoriIndex());   // x
    jstk_usbReport[1] = jstk_idxToAxis(jstk_readVertIndex());   // y
     560:	ec e9       	ldi	r30, 0x9C	; 156
     562:	f1 e2       	ldi	r31, 0x21	; 33
     564:	81 83       	std	Z+1, r24	; 0x01

    // send if value changed & IN endpoint ready
    if ((jstk_usbReport[0] != jstk_prevReport[0]) || (jstk_usbReport[1] != jstk_prevReport[1])) { // value changed?
     566:	20 81       	ld	r18, Z
     568:	90 91 26 20 	lds	r25, 0x2026	; 0x802026 <jstk_prevReport>
     56c:	29 13       	cpse	r18, r25
     56e:	04 c0       	rjmp	.+8      	; 0x578 <jstk_usbTask+0x48>
     570:	90 91 27 20 	lds	r25, 0x2027	; 0x802027 <jstk_prevReport+0x1>
     574:	98 17       	cp	r25, r24
     576:	71 f0       	breq	.+28     	; 0x594 <jstk_usbTask+0x64>
        if (udi_hid_generic_send_report_in(jstk_usbReport)) {   // IN endpoint ready?
     578:	8c e9       	ldi	r24, 0x9C	; 156
     57a:	91 e2       	ldi	r25, 0x21	; 33
     57c:	df d4       	rcall	.+2494   	; 0xf3c <udi_hid_generic_send_report_in>
     57e:	88 23       	and	r24, r24
     580:	49 f0       	breq	.+18     	; 0x594 <jstk_usbTask+0x64>
            jstk_prevReport[0] = jstk_usbReport[0];
     582:	e6 e2       	ldi	r30, 0x26	; 38
     584:	f0 e2       	ldi	r31, 0x20	; 32
     586:	ac e9       	ldi	r26, 0x9C	; 156
     588:	b1 e2       	ldi	r27, 0x21	; 33
     58a:	8c 91       	ld	r24, X
     58c:	80 83       	st	Z, r24
            jstk_prevReport[1] = jstk_usbReport[1];
     58e:	11 96       	adiw	r26, 0x01	; 1
     590:	8c 91       	ld	r24, X
     592:	81 83       	std	Z+1, r24	; 0x01
     594:	08 95       	ret

00000596 <joystick>:
    }
}

void joystick(void) 
{
    jstk_mask = jstk_readMask();            // pick LED's
     596:	a9 df       	rcall	.-174    	; 0x4ea <jstk_readMask>
     598:	80 93 b0 23 	sts	0x23B0, r24	; 0x8023b0 <jstk_mask>
    jstk_testMode = PORTB.IN;               // checks switch for testing mode
     59c:	90 91 28 06 	lds	r25, 0x0628	; 0x800628 <__TEXT_REGION_LENGTH__+0x7be628>
     5a0:	90 93 b1 23 	sts	0x23B1, r25	; 0x8023b1 <jstk_testMode>

    if ((jstk_testMode & PIN4_bm) == 0) {   // test mode
     5a4:	90 91 b1 23 	lds	r25, 0x23B1	; 0x8023b1 <jstk_testMode>
     5a8:	94 fd       	sbrc	r25, 4
     5aa:	07 c0       	rjmp	.+14     	; 0x5ba <joystick+0x24>
        if (jstk_mask) {
     5ac:	88 23       	and	r24, r24
            led_allOff();
     5ae:	31 f0       	breq	.+12     	; 0x5bc <joystick+0x26>
     5b0:	6d d1       	rcall	.+730    	; 0x88c <led_allOff>
            led_on(jstk_mask);
     5b2:	80 91 b0 23 	lds	r24, 0x23B0	; 0x8023b0 <jstk_mask>
     5b6:	6e c1       	rjmp	.+732    	; 0x894 <led_on>
        }
    } else {                                // normal mode
        // led_allOff();                       // for testing
        jstk_usbTask();                     // send to USB
     5b8:	08 95       	ret
     5ba:	ba cf       	rjmp	.-140    	; 0x530 <jstk_usbTask>
     5bc:	08 95       	ret

000005be <keypad_init>:
	return(kpd_keyPressed);
}
// get last detected HID code
uint8_t keypad_getCode(void) {
	return(kpd_code);
}
     5be:	10 92 a9 21 	sts	0x21A9, r1	; 0x8021a9 <kpd_keyPressed>
     5c2:	10 92 a6 21 	sts	0x21A6, r1	; 0x8021a6 <kpd_currState>
     5c6:	10 92 a7 21 	sts	0x21A7, r1	; 0x8021a7 <kpd_prevState>
     5ca:	10 92 a4 21 	sts	0x21A4, r1	; 0x8021a4 <kpd_exitTestMode>
     5ce:	10 92 aa 21 	sts	0x21AA, r1	; 0x8021aa <kpd_rowVal>
     5d2:	10 92 a8 21 	sts	0x21A8, r1	; 0x8021a8 <kpd_code>
     5d6:	e0 eb       	ldi	r30, 0xB0	; 176
     5d8:	f1 e2       	ldi	r31, 0x21	; 33
     5da:	81 e6       	ldi	r24, 0x61	; 97
     5dc:	80 83       	st	Z, r24
     5de:	80 e6       	ldi	r24, 0x60	; 96
     5e0:	81 83       	std	Z+1, r24	; 0x01
     5e2:	12 82       	std	Z+2, r1	; 0x02
     5e4:	13 82       	std	Z+3, r1	; 0x03
     5e6:	8f e5       	ldi	r24, 0x5F	; 95
     5e8:	84 83       	std	Z+4, r24	; 0x04
     5ea:	8e e5       	ldi	r24, 0x5E	; 94
     5ec:	85 83       	std	Z+5, r24	; 0x05
     5ee:	16 82       	std	Z+6, r1	; 0x06
     5f0:	17 82       	std	Z+7, r1	; 0x07
     5f2:	8d e5       	ldi	r24, 0x5D	; 93
     5f4:	80 87       	std	Z+8, r24	; 0x08
     5f6:	11 86       	std	Z+9, r1	; 0x09
     5f8:	12 86       	std	Z+10, r1	; 0x0a
     5fa:	13 86       	std	Z+11, r1	; 0x0b
     5fc:	14 86       	std	Z+12, r1	; 0x0c
     5fe:	15 86       	std	Z+13, r1	; 0x0d
     600:	89 e5       	ldi	r24, 0x59	; 89
     602:	86 87       	std	Z+14, r24	; 0x0e
     604:	8b e5       	ldi	r24, 0x5B	; 91
     606:	87 87       	std	Z+15, r24	; 0x0f
     608:	10 8a       	std	Z+16, r1	; 0x10
     60a:	11 8a       	std	Z+17, r1	; 0x11
     60c:	8a e5       	ldi	r24, 0x5A	; 90
     60e:	82 8b       	std	Z+18, r24	; 0x12
     610:	8c e5       	ldi	r24, 0x5C	; 92
     612:	83 8b       	std	Z+19, r24	; 0x13
     614:	eb ea       	ldi	r30, 0xAB	; 171
     616:	f1 e2       	ldi	r31, 0x21	; 33
     618:	8e e0       	ldi	r24, 0x0E	; 14
     61a:	80 83       	st	Z, r24
     61c:	8d e0       	ldi	r24, 0x0D	; 13
     61e:	81 83       	std	Z+1, r24	; 0x01
     620:	8b e0       	ldi	r24, 0x0B	; 11
     622:	82 83       	std	Z+2, r24	; 0x02
     624:	87 e0       	ldi	r24, 0x07	; 7
     626:	83 83       	std	Z+3, r24	; 0x03
     628:	8f ef       	ldi	r24, 0xFF	; 255
     62a:	84 83       	std	Z+4, r24	; 0x04
     62c:	08 95       	ret

0000062e <keypad_poll>:
     62e:	0f 93       	push	r16
     630:	1f 93       	push	r17
     632:	cf 93       	push	r28
     634:	df 93       	push	r29
     636:	90 91 a1 21 	lds	r25, 0x21A1	; 0x8021a1 <prevRowMask.5307>
     63a:	20 e0       	ldi	r18, 0x00	; 0
     63c:	30 e0       	ldi	r19, 0x00	; 0
     63e:	15 e0       	ldi	r17, 0x05	; 5
     640:	74 e0       	ldi	r23, 0x04	; 4
     642:	e0 ea       	ldi	r30, 0xA0	; 160
     644:	f6 e0       	ldi	r31, 0x06	; 6
     646:	a0 e2       	ldi	r26, 0x20	; 32
     648:	b6 e0       	ldi	r27, 0x06	; 6
     64a:	00 e8       	ldi	r16, 0x80	; 128
     64c:	62 2f       	mov	r22, r18
     64e:	e9 01       	movw	r28, r18
     650:	c5 55       	subi	r28, 0x55	; 85
     652:	de 4d       	sbci	r29, 0xDE	; 222
     654:	88 81       	ld	r24, Y
     656:	84 83       	std	Z+4, r24	; 0x04
     658:	24 30       	cpi	r18, 0x04	; 4
     65a:	21 f4       	brne	.+8      	; 0x664 <keypad_poll+0x36>
     65c:	16 96       	adiw	r26, 0x06	; 6
     65e:	0c 93       	st	X, r16
     660:	16 97       	sbiw	r26, 0x06	; 6
     662:	03 c0       	rjmp	.+6      	; 0x66a <keypad_poll+0x3c>
     664:	15 96       	adiw	r26, 0x05	; 5
     666:	0c 93       	st	X, r16
     668:	15 97       	sbiw	r26, 0x05	; 5
     66a:	80 85       	ldd	r24, Z+8	; 0x08
     66c:	80 95       	com	r24
     66e:	80 7f       	andi	r24, 0xF0	; 240
     670:	48 2f       	mov	r20, r24
     672:	50 e0       	ldi	r21, 0x00	; 0
     674:	ea 01       	movw	r28, r20
     676:	21 97       	sbiw	r28, 0x01	; 1
     678:	4c 23       	and	r20, r28
     67a:	5d 23       	and	r21, r29
     67c:	45 2b       	or	r20, r21
     67e:	41 f0       	breq	.+16     	; 0x690 <keypad_poll+0x62>
     680:	90 95       	com	r25
     682:	98 23       	and	r25, r24
     684:	09 f4       	brne	.+2      	; 0x688 <keypad_poll+0x5a>
     686:	98 2f       	mov	r25, r24
     688:	49 2f       	mov	r20, r25
     68a:	41 95       	neg	r20
     68c:	94 23       	and	r25, r20
     68e:	01 c0       	rjmp	.+2      	; 0x692 <keypad_poll+0x64>
     690:	98 2f       	mov	r25, r24
     692:	90 32       	cpi	r25, 0x20	; 32
     694:	51 f0       	breq	.+20     	; 0x6aa <keypad_poll+0x7c>
     696:	18 f4       	brcc	.+6      	; 0x69e <keypad_poll+0x70>
     698:	90 31       	cpi	r25, 0x10	; 16
     69a:	d9 f1       	breq	.+118    	; 0x712 <keypad_poll+0xe4>
     69c:	0a c0       	rjmp	.+20     	; 0x6b2 <keypad_poll+0x84>
     69e:	90 34       	cpi	r25, 0x40	; 64
     6a0:	d1 f1       	breq	.+116    	; 0x716 <keypad_poll+0xe8>
     6a2:	90 38       	cpi	r25, 0x80	; 128
     6a4:	31 f4       	brne	.+12     	; 0x6b2 <keypad_poll+0x84>
     6a6:	73 e0       	ldi	r23, 0x03	; 3
     6a8:	37 c0       	rjmp	.+110    	; 0x718 <keypad_poll+0xea>
     6aa:	99 23       	and	r25, r25
     6ac:	11 f0       	breq	.+4      	; 0x6b2 <keypad_poll+0x84>
     6ae:	16 2f       	mov	r17, r22
     6b0:	71 e0       	ldi	r23, 0x01	; 1
     6b2:	2f 5f       	subi	r18, 0xFF	; 255
     6b4:	3f 4f       	sbci	r19, 0xFF	; 255
     6b6:	98 2f       	mov	r25, r24
     6b8:	25 30       	cpi	r18, 0x05	; 5
     6ba:	31 05       	cpc	r19, r1
     6bc:	39 f6       	brne	.-114    	; 0x64c <keypad_poll+0x1e>
     6be:	80 93 a1 21 	sts	0x21A1, r24	; 0x8021a1 <prevRowMask.5307>
     6c2:	80 e8       	ldi	r24, 0x80	; 128
     6c4:	80 93 25 06 	sts	0x0625, r24	; 0x800625 <__TEXT_REGION_LENGTH__+0x7be625>
     6c8:	74 30       	cpi	r23, 0x04	; 4
     6ca:	e0 f4       	brcc	.+56     	; 0x704 <keypad_poll+0xd6>
     6cc:	e1 2f       	mov	r30, r17
     6ce:	f0 e0       	ldi	r31, 0x00	; 0
     6d0:	ee 0f       	add	r30, r30
     6d2:	ff 1f       	adc	r31, r31
     6d4:	ee 0f       	add	r30, r30
     6d6:	ff 1f       	adc	r31, r31
     6d8:	e0 55       	subi	r30, 0x50	; 80
     6da:	fe 4d       	sbci	r31, 0xDE	; 222
     6dc:	e7 0f       	add	r30, r23
     6de:	f1 1d       	adc	r31, r1
     6e0:	80 81       	ld	r24, Z
     6e2:	90 91 a9 21 	lds	r25, 0x21A9	; 0x8021a9 <kpd_keyPressed>
     6e6:	91 11       	cpse	r25, r1
     6e8:	06 c0       	rjmp	.+12     	; 0x6f6 <keypad_poll+0xc8>
     6ea:	80 93 a8 21 	sts	0x21A8, r24	; 0x8021a8 <kpd_code>
     6ee:	81 e0       	ldi	r24, 0x01	; 1
     6f0:	80 93 a9 21 	sts	0x21A9, r24	; 0x8021a9 <kpd_keyPressed>
     6f4:	13 c0       	rjmp	.+38     	; 0x71c <keypad_poll+0xee>
     6f6:	90 91 a8 21 	lds	r25, 0x21A8	; 0x8021a8 <kpd_code>
     6fa:	89 17       	cp	r24, r25
     6fc:	79 f0       	breq	.+30     	; 0x71c <keypad_poll+0xee>
     6fe:	80 93 a8 21 	sts	0x21A8, r24	; 0x8021a8 <kpd_code>
     702:	0c c0       	rjmp	.+24     	; 0x71c <keypad_poll+0xee>
     704:	80 91 a9 21 	lds	r24, 0x21A9	; 0x8021a9 <kpd_keyPressed>
     708:	81 30       	cpi	r24, 0x01	; 1
     70a:	41 f4       	brne	.+16     	; 0x71c <keypad_poll+0xee>
     70c:	10 92 a9 21 	sts	0x21A9, r1	; 0x8021a9 <kpd_keyPressed>
     710:	05 c0       	rjmp	.+10     	; 0x71c <keypad_poll+0xee>
     712:	70 e0       	ldi	r23, 0x00	; 0
     714:	01 c0       	rjmp	.+2      	; 0x718 <keypad_poll+0xea>
     716:	72 e0       	ldi	r23, 0x02	; 2
     718:	16 2f       	mov	r17, r22
     71a:	cb cf       	rjmp	.-106    	; 0x6b2 <keypad_poll+0x84>
     71c:	df 91       	pop	r29
     71e:	cf 91       	pop	r28
     720:	1f 91       	pop	r17
     722:	0f 91       	pop	r16
     724:	08 95       	ret

00000726 <keypad_getState>:
     726:	80 91 a9 21 	lds	r24, 0x21A9	; 0x8021a9 <kpd_keyPressed>
     72a:	08 95       	ret

0000072c <keypad_report>:

// toggles LED's in test mode, sends HID code over USB in normal mode
void keypad_report(void)
{	
	kpd_testMode = PORTB.IN;           // read test mode switch
     72c:	80 91 28 06 	lds	r24, 0x0628	; 0x800628 <__TEXT_REGION_LENGTH__+0x7be628>
     730:	80 93 b2 23 	sts	0x23B2, r24	; 0x8023b2 <kpd_testMode>
	}
}

// get current press state
uint8_t keypad_getState(void) {
	return(kpd_keyPressed);
     734:	80 91 a9 21 	lds	r24, 0x21A9	; 0x8021a9 <kpd_keyPressed>

// toggles LED's in test mode, sends HID code over USB in normal mode
void keypad_report(void)
{	
	kpd_testMode = PORTB.IN;           // read test mode switch
	kpd_currState = keypad_getState(); // feel like this one's select explanatory
     738:	80 93 a6 21 	sts	0x21A6, r24	; 0x8021a6 <kpd_currState>
uint8_t keypad_getState(void) {
	return(kpd_keyPressed);
}
// get last detected HID code
uint8_t keypad_getCode(void) {
	return(kpd_code);
     73c:	80 91 a8 21 	lds	r24, 0x21A8	; 0x8021a8 <kpd_code>
// toggles LED's in test mode, sends HID code over USB in normal mode
void keypad_report(void)
{	
	kpd_testMode = PORTB.IN;           // read test mode switch
	kpd_currState = keypad_getState(); // feel like this one's select explanatory
	kpd_codeOut = keypad_getCode();    // current code to be outputed
     740:	80 93 a5 21 	sts	0x21A5, r24	; 0x8021a5 <kpd_codeOut>

	if ((kpd_testMode & 0x010) == 0)   // test mode enabled
     744:	80 91 b2 23 	lds	r24, 0x23B2	; 0x8023b2 <kpd_testMode>
     748:	84 fd       	sbrc	r24, 4
     74a:	29 c0       	rjmp	.+82     	; 0x79e <keypad_report+0x72>
	{
		// on press edge, toggle corresponding LED
		if (kpd_currState == KEYPAD_PRESSED && kpd_prevState == KEYPAD_RELEASED)
     74c:	80 91 a6 21 	lds	r24, 0x21A6	; 0x8021a6 <kpd_currState>
     750:	81 30       	cpi	r24, 0x01	; 1
     752:	09 f0       	breq	.+2      	; 0x756 <keypad_report+0x2a>
     754:	54 c0       	rjmp	.+168    	; 0x7fe <keypad_report+0xd2>
     756:	80 91 a7 21 	lds	r24, 0x21A7	; 0x8021a7 <kpd_prevState>
     75a:	81 11       	cpse	r24, r1
     75c:	50 c0       	rjmp	.+160    	; 0x7fe <keypad_report+0xd2>
		{
			uint8_t kpd_testMask = 0;
			switch (kpd_codeOut) 
     75e:	e0 91 a5 21 	lds	r30, 0x21A5	; 0x8021a5 <kpd_codeOut>
     762:	8e 2f       	mov	r24, r30
     764:	90 e0       	ldi	r25, 0x00	; 0
     766:	fc 01       	movw	r30, r24
     768:	e9 55       	subi	r30, 0x59	; 89
     76a:	f1 09       	sbc	r31, r1
     76c:	e9 30       	cpi	r30, 0x09	; 9
     76e:	f1 05       	cpc	r31, r1
     770:	90 f4       	brcc	.+36     	; 0x796 <keypad_report+0x6a>
     772:	88 27       	eor	r24, r24
     774:	e2 50       	subi	r30, 0x02	; 2
     776:	ff 4f       	sbci	r31, 0xFF	; 255
     778:	8f 4f       	sbci	r24, 0xFF	; 255
     77a:	0c 94 42 15 	jmp	0x2a84	; 0x2a84 <__tablejump2__>
			{
				case HID_KEYPAD_1:	kpd_testMask = LED1_PIN;	break;	// F1
				case HID_KEYPAD_2:	kpd_testMask = LED2_PIN;	break;	// F2
				case HID_KEYPAD_3:	kpd_testMask = LED3_PIN;	break;	// F3
     77e:	84 e0       	ldi	r24, 0x04	; 4
     780:	09 c0       	rjmp	.+18     	; 0x794 <keypad_report+0x68>
				case HID_KEYPAD_4:	kpd_testMask = LED4_PIN;	break;	// F4
				case HID_KEYPAD_5:	kpd_testMask = LED5_PIN;	break;	// Display
     782:	80 e1       	ldi	r24, 0x10	; 16
     784:	07 c0       	rjmp	.+14     	; 0x794 <keypad_report+0x68>
				case HID_KEYPAD_6:	kpd_testMask = LED6_PIN;	break;	// Cancel
     786:	80 e2       	ldi	r24, 0x20	; 32
     788:	05 c0       	rjmp	.+10     	; 0x794 <keypad_report+0x68>
				case HID_KEYPAD_7:	kpd_testMask = LED7_PIN;	break;	// Enter
     78a:	80 e4       	ldi	r24, 0x40	; 64
     78c:	03 c0       	rjmp	.+6      	; 0x794 <keypad_report+0x68>
				case HID_KEYPAD_8:	kpd_testMask = LED8_PIN;	break;	// Clear
     78e:	80 e8       	ldi	r24, 0x80	; 128
     790:	01 c0       	rjmp	.+2      	; 0x794 <keypad_report+0x68>
		if (kpd_currState == KEYPAD_PRESSED && kpd_prevState == KEYPAD_RELEASED)
		{
			uint8_t kpd_testMask = 0;
			switch (kpd_codeOut) 
			{
				case HID_KEYPAD_1:	kpd_testMask = LED1_PIN;	break;	// F1
     792:	81 e0       	ldi	r24, 0x01	; 1
				case HID_KEYPAD_7:	kpd_testMask = LED7_PIN;	break;	// Enter
				case HID_KEYPAD_8:	kpd_testMask = LED8_PIN;	break;	// Clear
				case HID_KEYPAD_9:	kpd_testMask = LED1_PIN;	break;	// Null
				default:			kpd_testMask = 0;			break;
			}
			if (kpd_testMask) led_toggle(kpd_testMask);
     794:	85 d0       	rcall	.+266    	; 0x8a0 <led_toggle>
			kpd_exitTestMode = 1;	// flag for exiting test mode
     796:	81 e0       	ldi	r24, 0x01	; 1
     798:	80 93 a4 21 	sts	0x21A4, r24	; 0x8021a4 <kpd_exitTestMode>
     79c:	30 c0       	rjmp	.+96     	; 0x7fe <keypad_report+0xd2>
uint8_t keypad_getState(void) {
	return(kpd_keyPressed);
}
// get last detected HID code
uint8_t keypad_getCode(void) {
	return(kpd_code);
     79e:	90 91 a8 21 	lds	r25, 0x21A8	; 0x8021a8 <kpd_code>
	else // normal mode
	{
		static uint8_t kpd_prevCode = 0;
		uint8_t currCode = keypad_getCode();

		if (kpd_currState == KEYPAD_PRESSED && kpd_prevState == KEYPAD_RELEASED) {
     7a2:	80 91 a6 21 	lds	r24, 0x21A6	; 0x8021a6 <kpd_currState>
     7a6:	81 30       	cpi	r24, 0x01	; 1
     7a8:	61 f4       	brne	.+24     	; 0x7c2 <keypad_report+0x96>
     7aa:	80 91 a7 21 	lds	r24, 0x21A7	; 0x8021a7 <kpd_prevState>
     7ae:	81 11       	cpse	r24, r1
     7b0:	08 c0       	rjmp	.+16     	; 0x7c2 <keypad_report+0x96>
			kpd_prevCode = currCode;
     7b2:	90 93 a0 21 	sts	0x21A0, r25	; 0x8021a0 <kpd_prevCode.5348>

			keyStatus2Report = KEYPAD_PRESSED;
     7b6:	81 e0       	ldi	r24, 0x01	; 1
     7b8:	80 93 a3 21 	sts	0x21A3, r24	; 0x8021a3 <keyStatus2Report>
			key2Report = currCode;
     7bc:	90 93 a2 21 	sts	0x21A2, r25	; 0x8021a2 <key2Report>
     7c0:	1e c0       	rjmp	.+60     	; 0x7fe <keypad_report+0xd2>
		} else if (kpd_currState == KEYPAD_PRESSED &&
     7c2:	80 91 a6 21 	lds	r24, 0x21A6	; 0x8021a6 <kpd_currState>
     7c6:	81 30       	cpi	r24, 0x01	; 1
     7c8:	61 f4       	brne	.+24     	; 0x7e2 <keypad_report+0xb6>
     7ca:	80 91 a0 21 	lds	r24, 0x21A0	; 0x8021a0 <kpd_prevCode.5348>
     7ce:	98 17       	cp	r25, r24
     7d0:	41 f0       	breq	.+16     	; 0x7e2 <keypad_report+0xb6>
			       currCode != kpd_prevCode) {
			kpd_prevCode = currCode;
     7d2:	90 93 a0 21 	sts	0x21A0, r25	; 0x8021a0 <kpd_prevCode.5348>
			
			keyStatus2Report = KEYPAD_PRESSED;
     7d6:	81 e0       	ldi	r24, 0x01	; 1
     7d8:	80 93 a3 21 	sts	0x21A3, r24	; 0x8021a3 <keyStatus2Report>
			key2Report = currCode;
     7dc:	90 93 a2 21 	sts	0x21A2, r25	; 0x8021a2 <key2Report>
     7e0:	0e c0       	rjmp	.+28     	; 0x7fe <keypad_report+0xd2>
		} else if (kpd_currState == KEYPAD_RELEASED &&
     7e2:	80 91 a6 21 	lds	r24, 0x21A6	; 0x8021a6 <kpd_currState>
     7e6:	81 11       	cpse	r24, r1
     7e8:	0a c0       	rjmp	.+20     	; 0x7fe <keypad_report+0xd2>
			       kpd_prevState == KEYPAD_PRESSED) {
     7ea:	80 91 a7 21 	lds	r24, 0x21A7	; 0x8021a7 <kpd_prevState>
			       currCode != kpd_prevCode) {
			kpd_prevCode = currCode;
			
			keyStatus2Report = KEYPAD_PRESSED;
			key2Report = currCode;
		} else if (kpd_currState == KEYPAD_RELEASED &&
     7ee:	81 30       	cpi	r24, 0x01	; 1
     7f0:	31 f4       	brne	.+12     	; 0x7fe <keypad_report+0xd2>
			       kpd_prevState == KEYPAD_PRESSED) {
			keyStatus2Report = KEYPAD_RELEASED;
     7f2:	10 92 a3 21 	sts	0x21A3, r1	; 0x8021a3 <keyStatus2Report>
			key2Report = kpd_prevCode;
     7f6:	80 91 a0 21 	lds	r24, 0x21A0	; 0x8021a0 <kpd_prevCode.5348>
     7fa:	80 93 a2 21 	sts	0x21A2, r24	; 0x8021a2 <key2Report>
		}
	}
	
	// clears LEDs when exiting test mode
	if (((kpd_testMode & 0x010) != 0) && (kpd_exitTestMode == 1)) {
     7fe:	80 91 b2 23 	lds	r24, 0x23B2	; 0x8023b2 <kpd_testMode>
     802:	84 ff       	sbrs	r24, 4
     804:	07 c0       	rjmp	.+14     	; 0x814 <keypad_report+0xe8>
     806:	80 91 a4 21 	lds	r24, 0x21A4	; 0x8021a4 <kpd_exitTestMode>
     80a:	81 30       	cpi	r24, 0x01	; 1
		led_allOff();
     80c:	19 f4       	brne	.+6      	; 0x814 <keypad_report+0xe8>
     80e:	3e d0       	rcall	.+124    	; 0x88c <led_allOff>
		kpd_exitTestMode = 0;
     810:	10 92 a4 21 	sts	0x21A4, r1	; 0x8021a4 <kpd_exitTestMode>
	}
	// update previous state for next cycle
	kpd_prevState = kpd_currState;
     814:	80 91 a6 21 	lds	r24, 0x21A6	; 0x8021a6 <kpd_currState>
     818:	80 93 a7 21 	sts	0x21A7, r24	; 0x8021a7 <kpd_prevState>
}
     81c:	08 95       	ret
		{
			uint8_t kpd_testMask = 0;
			switch (kpd_codeOut) 
			{
				case HID_KEYPAD_1:	kpd_testMask = LED1_PIN;	break;	// F1
				case HID_KEYPAD_2:	kpd_testMask = LED2_PIN;	break;	// F2
     81e:	82 e0       	ldi	r24, 0x02	; 2
     820:	b9 cf       	rjmp	.-142    	; 0x794 <keypad_report+0x68>
				case HID_KEYPAD_3:	kpd_testMask = LED3_PIN;	break;	// F3
				case HID_KEYPAD_4:	kpd_testMask = LED4_PIN;	break;	// F4
     822:	88 e0       	ldi	r24, 0x08	; 8
     824:	b7 cf       	rjmp	.-146    	; 0x794 <keypad_report+0x68>

00000826 <keypad>:
	// update previous state for next cycle
	kpd_prevState = kpd_currState;
}


void keypad(void) {
     826:	cf 93       	push	r28
	keypad_poll();
     828:	02 df       	rcall	.-508    	; 0x62e <keypad_poll>
	keypad_report();
     82a:	80 df       	rcall	.-256    	; 0x72c <keypad_report>
     82c:	80 91 a3 21 	lds	r24, 0x21A3	; 0x8021a3 <keyStatus2Report>

	static bool key_was_down = false;
	static uint8_t active_key = 0;

	bool key_down = keyStatus2Report;
     830:	c1 e0       	ldi	r28, 0x01	; 1
     832:	81 11       	cpse	r24, r1
     834:	01 c0       	rjmp	.+2      	; 0x838 <keypad+0x12>
     836:	c0 e0       	ldi	r28, 0x00	; 0
     838:	88 23       	and	r24, r24
	uint8_t key_val = key2Report;

	if (key_down) {
     83a:	81 f0       	breq	.+32     	; 0x85c <keypad+0x36>
     83c:	80 91 a2 21 	lds	r24, 0x21A2	; 0x8021a2 <key2Report>

	static bool key_was_down = false;
	static uint8_t active_key = 0;

	bool key_down = keyStatus2Report;
	uint8_t key_val = key2Report;
     840:	90 91 9f 21 	lds	r25, 0x219F	; 0x80219f <key_was_down.5353>

	if (key_down) {
		if (!key_was_down)
     844:	91 11       	cpse	r25, r1
     846:	03 c0       	rjmp	.+6      	; 0x84e <keypad+0x28>
     848:	80 93 9e 21 	sts	0x219E, r24	; 0x80219e <active_key.5354>
			active_key = key_val;
     84c:	15 c0       	rjmp	.+42     	; 0x878 <keypad+0x52>
     84e:	90 91 9e 21 	lds	r25, 0x219E	; 0x80219e <active_key.5354>
		else if (key_val != active_key)
     852:	89 17       	cp	r24, r25
     854:	89 f0       	breq	.+34     	; 0x878 <keypad+0x52>
     856:	80 93 9e 21 	sts	0x219E, r24	; 0x80219e <active_key.5354>
			active_key = key_val;
     85a:	0e c0       	rjmp	.+28     	; 0x878 <keypad+0x52>
     85c:	80 91 9f 21 	lds	r24, 0x219F	; 0x80219f <key_was_down.5353>
	} else if (key_was_down) {
     860:	88 23       	and	r24, r24
     862:	51 f0       	breq	.+20     	; 0x878 <keypad+0x52>
     864:	80 91 9e 21 	lds	r24, 0x219E	; 0x80219e <active_key.5354>
		if (active_key) {
     868:	88 23       	and	r24, r24
     86a:	21 f0       	breq	.+8      	; 0x874 <keypad+0x4e>
			udi_hid_kbd_down(active_key);
     86c:	24 d4       	rcall	.+2120   	; 0x10b6 <udi_hid_kbd_down>
			udi_hid_kbd_up(active_key);
     86e:	80 91 9e 21 	lds	r24, 0x219E	; 0x80219e <active_key.5354>
     872:	e5 d3       	rcall	.+1994   	; 0x103e <udi_hid_kbd_up>
     874:	10 92 9e 21 	sts	0x219E, r1	; 0x80219e <active_key.5354>
		}
		active_key = 0;
     878:	c0 93 9f 21 	sts	0x219F, r28	; 0x80219f <key_was_down.5353>
	}
	key_was_down = key_down;
     87c:	cf 91       	pop	r28
     87e:	08 95       	ret

00000880 <led_init>:
     880:	e0 e0       	ldi	r30, 0x00	; 0
    LED_PORT.DIRSET = LED_MASK;	// outputs
    LED_PORT.OUTSET = LED_MASK;
}

void led_allOn(void) {			// turns all LED's on
	LED_PORT.OUTCLR = LED_MASK;
     882:	f6 e0       	ldi	r31, 0x06	; 6
     884:	8f ef       	ldi	r24, 0xFF	; 255
     886:	81 83       	std	Z+1, r24	; 0x01
     888:	85 83       	std	Z+5, r24	; 0x05
     88a:	08 95       	ret

0000088c <led_allOff>:
}

void led_allOff(void) {			// turns all LED's off
	LED_PORT.OUTSET = LED_MASK;
     88c:	8f ef       	ldi	r24, 0xFF	; 255
     88e:	80 93 05 06 	sts	0x0605, r24	; 0x800605 <__TEXT_REGION_LENGTH__+0x7be605>
     892:	08 95       	ret

00000894 <led_on>:
}

void led_on(uint8_t mask) {		// LED on
    LED_PORT.OUTCLR = mask;		// drive low (on)
     894:	80 93 06 06 	sts	0x0606, r24	; 0x800606 <__TEXT_REGION_LENGTH__+0x7be606>
     898:	08 95       	ret

0000089a <led_off>:
}

void led_off(uint8_t mask) {	// LED off
    LED_PORT.OUTSET = mask;		// drive high (off)
     89a:	80 93 05 06 	sts	0x0605, r24	; 0x800605 <__TEXT_REGION_LENGTH__+0x7be605>
     89e:	08 95       	ret

000008a0 <led_toggle>:
}

void led_toggle(uint8_t mask) {	// toggle LED
    LED_PORT.OUTTGL = mask;
     8a0:	80 93 07 06 	sts	0x0607, r24	; 0x800607 <__TEXT_REGION_LENGTH__+0x7be607>
     8a4:	08 95       	ret

000008a6 <led_setStatus>:
}

void led_setStatus(uint8_t mask) {
    LED_PORT.OUTSET = LED_MASK;
     8a6:	e0 e0       	ldi	r30, 0x00	; 0
     8a8:	f6 e0       	ldi	r31, 0x06	; 6
     8aa:	9f ef       	ldi	r25, 0xFF	; 255
     8ac:	95 83       	std	Z+5, r25	; 0x05
    LED_PORT.OUTCLR = mask;
     8ae:	86 83       	std	Z+6, r24	; 0x06
     8b0:	08 95       	ret

000008b2 <startupSequence>:
#include "startup.h"
#include "joystick.h"


void startupSequence(int sequence)
{
     8b2:	6f 92       	push	r6
     8b4:	7f 92       	push	r7
     8b6:	8f 92       	push	r8
     8b8:	9f 92       	push	r9
     8ba:	af 92       	push	r10
     8bc:	bf 92       	push	r11
     8be:	cf 92       	push	r12
     8c0:	df 92       	push	r13
     8c2:	ef 92       	push	r14
     8c4:	ff 92       	push	r15
     8c6:	0f 93       	push	r16
     8c8:	1f 93       	push	r17
     8ca:	cf 93       	push	r28
     8cc:	df 93       	push	r29
     8ce:	cd b7       	in	r28, 0x3d	; 61
     8d0:	de b7       	in	r29, 0x3e	; 62
     8d2:	29 97       	sbiw	r28, 0x09	; 9
     8d4:	cd bf       	out	0x3d, r28	; 61
     8d6:	de bf       	out	0x3e, r29	; 62
	const uint8_t seq[8] = {
     8d8:	28 e0       	ldi	r18, 0x08	; 8
     8da:	e4 e8       	ldi	r30, 0x84	; 132
     8dc:	f1 e2       	ldi	r31, 0x21	; 33
     8de:	de 01       	movw	r26, r28
     8e0:	11 96       	adiw	r26, 0x01	; 1
     8e2:	01 90       	ld	r0, Z+
     8e4:	0d 92       	st	X+, r0
     8e6:	2a 95       	dec	r18
     8e8:	e1 f7       	brne	.-8      	; 0x8e2 <startupSequence+0x30>
		LED5_PIN,
		LED6_PIN,
		LED7_PIN,
		LED8_PIN
	};
	volatile bool user_active = false;
     8ea:	19 86       	std	Y+9, r1	; 0x09

	switch (sequence) {
     8ec:	83 30       	cpi	r24, 0x03	; 3
     8ee:	91 05       	cpc	r25, r1
     8f0:	09 f4       	brne	.+2      	; 0x8f4 <startupSequence+0x42>
     8f2:	09 c1       	rjmp	.+530    	; 0xb06 <startupSequence+0x254>
     8f4:	44 f4       	brge	.+16     	; 0x906 <startupSequence+0x54>
     8f6:	81 30       	cpi	r24, 0x01	; 1
     8f8:	91 05       	cpc	r25, r1
     8fa:	09 f4       	brne	.+2      	; 0x8fe <startupSequence+0x4c>
     8fc:	4b c0       	rjmp	.+150    	; 0x994 <startupSequence+0xe2>
     8fe:	02 97       	sbiw	r24, 0x02	; 2
     900:	09 f4       	brne	.+2      	; 0x904 <startupSequence+0x52>
     902:	aa c0       	rjmp	.+340    	; 0xa58 <startupSequence+0x1a6>
     904:	ef c1       	rjmp	.+990    	; 0xce4 <startupSequence+0x432>
     906:	84 30       	cpi	r24, 0x04	; 4
     908:	91 05       	cpc	r25, r1
     90a:	09 f4       	brne	.+2      	; 0x90e <startupSequence+0x5c>
     90c:	54 c1       	rjmp	.+680    	; 0xbb6 <startupSequence+0x304>
     90e:	05 97       	sbiw	r24, 0x05	; 5
     910:	09 f4       	brne	.+2      	; 0x914 <startupSequence+0x62>
     912:	a5 c1       	rjmp	.+842    	; 0xc5e <startupSequence+0x3ac>
     914:	e7 c1       	rjmp	.+974    	; 0xce4 <startupSequence+0x432>
		case 1:
			/* ---------------- sequential ----------------- */
			while (!user_active) {
				for (int i = 0; i < 8 && !user_active; i++) {
					led_on(seq[i]);
     916:	f8 01       	movw	r30, r16
     918:	f1 90       	ld	r15, Z+
     91a:	8f 01       	movw	r16, r30
     91c:	8f 2d       	mov	r24, r15
     91e:	ba df       	rcall	.-140    	; 0x894 <led_on>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     920:	ff e0       	ldi	r31, 0x0F	; 15
     922:	28 e9       	ldi	r18, 0x98	; 152
     924:	82 e0       	ldi	r24, 0x02	; 2
     926:	f1 50       	subi	r31, 0x01	; 1
     928:	20 40       	sbci	r18, 0x00	; 0
     92a:	80 40       	sbci	r24, 0x00	; 0
     92c:	e1 f7       	brne	.-8      	; 0x926 <startupSequence+0x74>
     92e:	00 c0       	rjmp	.+0      	; 0x930 <startupSequence+0x7e>
     930:	00 00       	nop
					_delay_ms(850);
					led_off(seq[i]);
     932:	8f 2d       	mov	r24, r15

					keypad_poll();
     934:	b2 df       	rcall	.-156    	; 0x89a <led_off>
     936:	7b de       	rcall	.-778    	; 0x62e <keypad_poll>
					if (keypad_getState() == KEYPAD_PRESSED)
     938:	f6 de       	rcall	.-532    	; 0x726 <keypad_getState>
     93a:	81 30       	cpi	r24, 0x01	; 1
     93c:	09 f4       	brne	.+2      	; 0x940 <startupSequence+0x8e>
						user_active = true;
     93e:	e9 86       	std	Y+9, r14	; 0x09
					if (jstk_readMask() != 0)
     940:	d4 dd       	rcall	.-1112   	; 0x4ea <jstk_readMask>
     942:	81 11       	cpse	r24, r1
     944:	e9 86       	std	Y+9, r14	; 0x09
						user_active = true;
     946:	a0 16       	cp	r10, r16

	switch (sequence) {
		case 1:
			/* ---------------- sequential ----------------- */
			while (!user_active) {
				for (int i = 0; i < 8 && !user_active; i++) {
     948:	b1 06       	cpc	r11, r17
     94a:	09 f4       	brne	.+2      	; 0x94e <startupSequence+0x9c>
     94c:	9d c1       	rjmp	.+826    	; 0xc88 <startupSequence+0x3d6>
     94e:	89 85       	ldd	r24, Y+9	; 0x09
     950:	88 23       	and	r24, r24
     952:	09 f3       	breq	.-62     	; 0x916 <startupSequence+0x64>
     954:	99 c1       	rjmp	.+818    	; 0xc88 <startupSequence+0x3d6>
						user_active = true;
					if (jstk_readMask() != 0)
						user_active = true;
				}
				for (int i = 7; i >= 0 && !user_active; i--) {
					led_on(seq[i]);
     956:	f8 01       	movw	r30, r16
     958:	f2 90       	ld	r15, -Z
     95a:	8f 01       	movw	r16, r30
     95c:	8f 2d       	mov	r24, r15
     95e:	9a df       	rcall	.-204    	; 0x894 <led_on>
     960:	ff e0       	ldi	r31, 0x0F	; 15
     962:	28 e9       	ldi	r18, 0x98	; 152
     964:	82 e0       	ldi	r24, 0x02	; 2
     966:	f1 50       	subi	r31, 0x01	; 1
     968:	20 40       	sbci	r18, 0x00	; 0
     96a:	80 40       	sbci	r24, 0x00	; 0
     96c:	e1 f7       	brne	.-8      	; 0x966 <startupSequence+0xb4>
					_delay_ms(850);
					led_off(seq[i]);
     96e:	00 c0       	rjmp	.+0      	; 0x970 <startupSequence+0xbe>
     970:	00 00       	nop

					keypad_poll();
     972:	8f 2d       	mov	r24, r15
     974:	92 df       	rcall	.-220    	; 0x89a <led_off>
					if (keypad_getState() == KEYPAD_PRESSED)
     976:	5b de       	rcall	.-842    	; 0x62e <keypad_poll>
     978:	d6 de       	rcall	.-596    	; 0x726 <keypad_getState>
     97a:	81 30       	cpi	r24, 0x01	; 1
     97c:	09 f4       	brne	.+2      	; 0x980 <startupSequence+0xce>
						user_active = true;
     97e:	e9 86       	std	Y+9, r14	; 0x09
					if (jstk_readMask() != 0)
     980:	b4 dd       	rcall	.-1176   	; 0x4ea <jstk_readMask>
     982:	81 11       	cpse	r24, r1
     984:	e9 86       	std	Y+9, r14	; 0x09
						user_active = true;
     986:	0c 15       	cp	r16, r12
					if (keypad_getState() == KEYPAD_PRESSED)
						user_active = true;
					if (jstk_readMask() != 0)
						user_active = true;
				}
				for (int i = 7; i >= 0 && !user_active; i--) {
     988:	1d 05       	cpc	r17, r13
     98a:	69 f0       	breq	.+26     	; 0x9a6 <startupSequence+0xf4>
     98c:	89 85       	ldd	r24, Y+9	; 0x09
     98e:	88 23       	and	r24, r24
     990:	11 f3       	breq	.-60     	; 0x956 <startupSequence+0xa4>
     992:	09 c0       	rjmp	.+18     	; 0x9a6 <startupSequence+0xf4>
     994:	5e 01       	movw	r10, r28
     996:	99 e0       	ldi	r25, 0x09	; 9
     998:	a9 0e       	add	r10, r25
     99a:	b1 1c       	adc	r11, r1
     99c:	ee 24       	eor	r14, r14

					keypad_poll();
					if (keypad_getState() == KEYPAD_PRESSED)
						user_active = true;
					if (jstk_readMask() != 0)
						user_active = true;
     99e:	e3 94       	inc	r14
     9a0:	fe 01       	movw	r30, r28
     9a2:	31 96       	adiw	r30, 0x01	; 1
     9a4:	6f 01       	movw	r12, r30
     9a6:	89 85       	ldd	r24, Y+9	; 0x09
	volatile bool user_active = false;

	switch (sequence) {
		case 1:
			/* ---------------- sequential ----------------- */
			while (!user_active) {
     9a8:	81 11       	cpse	r24, r1
     9aa:	07 c0       	rjmp	.+14     	; 0x9ba <startupSequence+0x108>
				for (int i = 0; i < 8 && !user_active; i++) {
     9ac:	89 85       	ldd	r24, Y+9	; 0x09
     9ae:	81 11       	cpse	r24, r1
     9b0:	6b c1       	rjmp	.+726    	; 0xc88 <startupSequence+0x3d6>
     9b2:	8e 01       	movw	r16, r28
     9b4:	0f 5f       	subi	r16, 0xFF	; 255
     9b6:	1f 4f       	sbci	r17, 0xFF	; 255
						user_active = true;
					if (jstk_readMask() != 0)
						user_active = true;
				}
			}
			led_allOff();
     9b8:	ae cf       	rjmp	.-164    	; 0x916 <startupSequence+0x64>
			break;
     9ba:	68 df       	rcall	.-304    	; 0x88c <led_allOff>
			/* ---------------- out-n-back ----------------- */
			while (!user_active) {
				for (int i = 0; i < 4 && !user_active; i++) {
					int left = 3 - i;
					int right = 4 + i;
					led_on(seq[left]);
     9bc:	93 c1       	rjmp	.+806    	; 0xce4 <startupSequence+0x432>
     9be:	f8 01       	movw	r30, r16
     9c0:	72 90       	ld	r7, -Z
     9c2:	8f 01       	movw	r16, r30
     9c4:	87 2d       	mov	r24, r7
     9c6:	66 df       	rcall	.-308    	; 0x894 <led_on>
					led_on(seq[right]);
     9c8:	f6 01       	movw	r30, r12
     9ca:	f1 90       	ld	r15, Z+
     9cc:	6f 01       	movw	r12, r30
     9ce:	8f 2d       	mov	r24, r15
     9d0:	61 df       	rcall	.-318    	; 0x894 <led_on>
     9d2:	ff e1       	ldi	r31, 0x1F	; 31
     9d4:	2f eb       	ldi	r18, 0xBF	; 191
     9d6:	82 e0       	ldi	r24, 0x02	; 2
     9d8:	f1 50       	subi	r31, 0x01	; 1
     9da:	20 40       	sbci	r18, 0x00	; 0
     9dc:	80 40       	sbci	r24, 0x00	; 0
					_delay_ms(900);
					led_off(seq[left]);
     9de:	e1 f7       	brne	.-8      	; 0x9d8 <startupSequence+0x126>
     9e0:	00 c0       	rjmp	.+0      	; 0x9e2 <startupSequence+0x130>
     9e2:	00 00       	nop
					led_off(seq[right]);
     9e4:	87 2d       	mov	r24, r7
     9e6:	59 df       	rcall	.-334    	; 0x89a <led_off>
     9e8:	8f 2d       	mov	r24, r15

					keypad_poll();
     9ea:	57 df       	rcall	.-338    	; 0x89a <led_off>
     9ec:	20 de       	rcall	.-960    	; 0x62e <keypad_poll>
					if (keypad_getState() == KEYPAD_PRESSED)
     9ee:	9b de       	rcall	.-714    	; 0x726 <keypad_getState>
     9f0:	81 30       	cpi	r24, 0x01	; 1
     9f2:	09 f4       	brne	.+2      	; 0x9f6 <startupSequence+0x144>
						user_active = true;
     9f4:	e9 86       	std	Y+9, r14	; 0x09
					if (jstk_readMask() != 0)
     9f6:	79 dd       	rcall	.-1294   	; 0x4ea <jstk_readMask>
     9f8:	81 11       	cpse	r24, r1
     9fa:	e9 86       	std	Y+9, r14	; 0x09
			led_allOff();
			break;
		case 2:
			/* ---------------- out-n-back ----------------- */
			while (!user_active) {
				for (int i = 0; i < 4 && !user_active; i++) {
     9fc:	80 16       	cp	r8, r16
     9fe:	91 06       	cpc	r9, r17
     a00:	09 f4       	brne	.+2      	; 0xa04 <startupSequence+0x152>
     a02:	49 c1       	rjmp	.+658    	; 0xc96 <startupSequence+0x3e4>
     a04:	89 85       	ldd	r24, Y+9	; 0x09
     a06:	88 23       	and	r24, r24
     a08:	d1 f2       	breq	.-76     	; 0x9be <startupSequence+0x10c>
     a0a:	45 c1       	rjmp	.+650    	; 0xc96 <startupSequence+0x3e4>
						user_active = true;
				}
				for (int i = 3; i >= 0 && !user_active; i--) {
					int left = 3 - i;
					int right = 4 + i;
					led_on(seq[left]);
     a0c:	f3 01       	movw	r30, r6
     a0e:	d1 90       	ld	r13, Z+
     a10:	3f 01       	movw	r6, r30
     a12:	8d 2d       	mov	r24, r13
					led_on(seq[right]);
     a14:	3f df       	rcall	.-386    	; 0x894 <led_on>
     a16:	f8 01       	movw	r30, r16
     a18:	f2 90       	ld	r15, -Z
     a1a:	8f 01       	movw	r16, r30
     a1c:	8f 2d       	mov	r24, r15
     a1e:	3a df       	rcall	.-396    	; 0x894 <led_on>
     a20:	ff e1       	ldi	r31, 0x1F	; 31
     a22:	2f eb       	ldi	r18, 0xBF	; 191
     a24:	82 e0       	ldi	r24, 0x02	; 2
     a26:	f1 50       	subi	r31, 0x01	; 1
     a28:	20 40       	sbci	r18, 0x00	; 0
     a2a:	80 40       	sbci	r24, 0x00	; 0
     a2c:	e1 f7       	brne	.-8      	; 0xa26 <startupSequence+0x174>
					_delay_ms(900);
					led_off(seq[left]);
     a2e:	00 c0       	rjmp	.+0      	; 0xa30 <startupSequence+0x17e>
     a30:	00 00       	nop
     a32:	8d 2d       	mov	r24, r13
					led_off(seq[right]);
     a34:	32 df       	rcall	.-412    	; 0x89a <led_off>
     a36:	8f 2d       	mov	r24, r15
     a38:	30 df       	rcall	.-416    	; 0x89a <led_off>

					keypad_poll();
     a3a:	f9 dd       	rcall	.-1038   	; 0x62e <keypad_poll>
     a3c:	74 de       	rcall	.-792    	; 0x726 <keypad_getState>
					if (keypad_getState() == KEYPAD_PRESSED)
     a3e:	81 30       	cpi	r24, 0x01	; 1
     a40:	09 f4       	brne	.+2      	; 0xa44 <startupSequence+0x192>
     a42:	e9 86       	std	Y+9, r14	; 0x09
     a44:	52 dd       	rcall	.-1372   	; 0x4ea <jstk_readMask>
						user_active = true;
     a46:	81 11       	cpse	r24, r1
					if (jstk_readMask() != 0)
     a48:	e9 86       	std	Y+9, r14	; 0x09
     a4a:	0a 15       	cp	r16, r10
     a4c:	1b 05       	cpc	r17, r11
						user_active = true;
     a4e:	69 f0       	breq	.+26     	; 0xa6a <startupSequence+0x1b8>
					if (keypad_getState() == KEYPAD_PRESSED)
						user_active = true;
					if (jstk_readMask() != 0)
						user_active = true;
				}
				for (int i = 3; i >= 0 && !user_active; i--) {
     a50:	89 85       	ldd	r24, Y+9	; 0x09
     a52:	88 23       	and	r24, r24
     a54:	d9 f2       	breq	.-74     	; 0xa0c <startupSequence+0x15a>
     a56:	09 c0       	rjmp	.+18     	; 0xa6a <startupSequence+0x1b8>
     a58:	fe 01       	movw	r30, r28
     a5a:	31 96       	adiw	r30, 0x01	; 1
     a5c:	4f 01       	movw	r8, r30
     a5e:	ee 24       	eor	r14, r14

					keypad_poll();
					if (keypad_getState() == KEYPAD_PRESSED)
						user_active = true;
					if (jstk_readMask() != 0)
						user_active = true;
     a60:	e3 94       	inc	r14
     a62:	5e 01       	movw	r10, r28
     a64:	f5 e0       	ldi	r31, 0x05	; 5
     a66:	af 0e       	add	r10, r31
     a68:	b1 1c       	adc	r11, r1
			}
			led_allOff();
			break;
		case 2:
			/* ---------------- out-n-back ----------------- */
			while (!user_active) {
     a6a:	89 85       	ldd	r24, Y+9	; 0x09
     a6c:	81 11       	cpse	r24, r1
     a6e:	08 c0       	rjmp	.+16     	; 0xa80 <startupSequence+0x1ce>
				for (int i = 0; i < 4 && !user_active; i++) {
     a70:	89 85       	ldd	r24, Y+9	; 0x09
     a72:	81 11       	cpse	r24, r1
     a74:	10 c1       	rjmp	.+544    	; 0xc96 <startupSequence+0x3e4>
     a76:	8e 01       	movw	r16, r28
     a78:	0b 5f       	subi	r16, 0xFB	; 251
						user_active = true;
					if (jstk_readMask() != 0)
						user_active = true;
				}
			}
			led_allOff();
     a7a:	1f 4f       	sbci	r17, 0xFF	; 255
     a7c:	68 01       	movw	r12, r16
			break;
     a7e:	9f cf       	rjmp	.-194    	; 0x9be <startupSequence+0x10c>
			/* --------------- grow-n-shrink ---------------- */
			while (!user_active) {
				for (int i = 0; i < 4 && !user_active; i++) {
					int left = 3 - i;
					int right = 4 + i;
					led_on(seq[left]);
     a80:	05 df       	rcall	.-502    	; 0x88c <led_allOff>
     a82:	30 c1       	rjmp	.+608    	; 0xce4 <startupSequence+0x432>
     a84:	f8 01       	movw	r30, r16
     a86:	82 91       	ld	r24, -Z
     a88:	8f 01       	movw	r16, r30
					led_on(seq[right]);
     a8a:	04 df       	rcall	.-504    	; 0x894 <led_on>
     a8c:	f7 01       	movw	r30, r14
     a8e:	81 91       	ld	r24, Z+
     a90:	7f 01       	movw	r14, r30
     a92:	00 df       	rcall	.-512    	; 0x894 <led_on>
     a94:	ff e2       	ldi	r31, 0x2F	; 47
     a96:	27 e5       	ldi	r18, 0x57	; 87
     a98:	85 e0       	ldi	r24, 0x05	; 5
     a9a:	f1 50       	subi	r31, 0x01	; 1
     a9c:	20 40       	sbci	r18, 0x00	; 0
     a9e:	80 40       	sbci	r24, 0x00	; 0
     aa0:	e1 f7       	brne	.-8      	; 0xa9a <startupSequence+0x1e8>
					_delay_ms(1750);

					keypad_poll();
     aa2:	00 c0       	rjmp	.+0      	; 0xaa4 <startupSequence+0x1f2>
     aa4:	00 00       	nop
					if (keypad_getState() == KEYPAD_PRESSED)
     aa6:	c3 dd       	rcall	.-1146   	; 0x62e <keypad_poll>
     aa8:	3e de       	rcall	.-900    	; 0x726 <keypad_getState>
     aaa:	81 30       	cpi	r24, 0x01	; 1
						user_active = true;
					if (jstk_readMask() != 0)
     aac:	09 f4       	brne	.+2      	; 0xab0 <startupSequence+0x1fe>
     aae:	99 86       	std	Y+9, r9	; 0x09
     ab0:	1c dd       	rcall	.-1480   	; 0x4ea <jstk_readMask>
			led_allOff();
			break;
		case 3:
			/* --------------- grow-n-shrink ---------------- */
			while (!user_active) {
				for (int i = 0; i < 4 && !user_active; i++) {
     ab2:	81 11       	cpse	r24, r1
     ab4:	99 86       	std	Y+9, r9	; 0x09
     ab6:	a0 16       	cp	r10, r16
     ab8:	b1 06       	cpc	r11, r17
     aba:	09 f4       	brne	.+2      	; 0xabe <startupSequence+0x20c>
     abc:	f6 c0       	rjmp	.+492    	; 0xcaa <startupSequence+0x3f8>
     abe:	89 85       	ldd	r24, Y+9	; 0x09
     ac0:	88 23       	and	r24, r24
						user_active = true;
				}
				for (int i = 3; i >= 0 && !user_active; i--) {
					int left = 3 - i;
					int right = 4 + i;
					led_off(seq[left]);
     ac2:	01 f3       	breq	.-64     	; 0xa84 <startupSequence+0x1d2>
     ac4:	f2 c0       	rjmp	.+484    	; 0xcaa <startupSequence+0x3f8>
     ac6:	f7 01       	movw	r30, r14
     ac8:	81 91       	ld	r24, Z+
     aca:	7f 01       	movw	r14, r30
					led_off(seq[right]);
     acc:	e6 de       	rcall	.-564    	; 0x89a <led_off>
     ace:	f8 01       	movw	r30, r16
     ad0:	82 91       	ld	r24, -Z
     ad2:	8f 01       	movw	r16, r30
     ad4:	e2 de       	rcall	.-572    	; 0x89a <led_off>
     ad6:	ff e2       	ldi	r31, 0x2F	; 47
     ad8:	27 e5       	ldi	r18, 0x57	; 87
     ada:	85 e0       	ldi	r24, 0x05	; 5
     adc:	f1 50       	subi	r31, 0x01	; 1
     ade:	20 40       	sbci	r18, 0x00	; 0
     ae0:	80 40       	sbci	r24, 0x00	; 0
     ae2:	e1 f7       	brne	.-8      	; 0xadc <startupSequence+0x22a>
     ae4:	00 c0       	rjmp	.+0      	; 0xae6 <startupSequence+0x234>
     ae6:	00 00       	nop
					_delay_ms(1750);

					keypad_poll();
     ae8:	a2 dd       	rcall	.-1212   	; 0x62e <keypad_poll>
     aea:	1d de       	rcall	.-966    	; 0x726 <keypad_getState>
					if (keypad_getState() == KEYPAD_PRESSED)
     aec:	81 30       	cpi	r24, 0x01	; 1
     aee:	09 f4       	brne	.+2      	; 0xaf2 <startupSequence+0x240>
     af0:	99 86       	std	Y+9, r9	; 0x09
						user_active = true;
     af2:	fb dc       	rcall	.-1546   	; 0x4ea <jstk_readMask>
					if (jstk_readMask() != 0)
     af4:	81 11       	cpse	r24, r1
     af6:	99 86       	std	Y+9, r9	; 0x09
						user_active = true;
     af8:	0c 15       	cp	r16, r12
					if (keypad_getState() == KEYPAD_PRESSED)
						user_active = true;
					if (jstk_readMask() != 0)
						user_active = true;
				}
				for (int i = 3; i >= 0 && !user_active; i--) {
     afa:	1d 05       	cpc	r17, r13
     afc:	69 f0       	breq	.+26     	; 0xb18 <startupSequence+0x266>
     afe:	89 85       	ldd	r24, Y+9	; 0x09
     b00:	88 23       	and	r24, r24
     b02:	09 f3       	breq	.-62     	; 0xac6 <startupSequence+0x214>
     b04:	09 c0       	rjmp	.+18     	; 0xb18 <startupSequence+0x266>
     b06:	fe 01       	movw	r30, r28
     b08:	31 96       	adiw	r30, 0x01	; 1
     b0a:	5f 01       	movw	r10, r30

					keypad_poll();
					if (keypad_getState() == KEYPAD_PRESSED)
						user_active = true;
					if (jstk_readMask() != 0)
						user_active = true;
     b0c:	99 24       	eor	r9, r9
     b0e:	93 94       	inc	r9
     b10:	6e 01       	movw	r12, r28
     b12:	f5 e0       	ldi	r31, 0x05	; 5
			}
			led_allOff();
			break;
		case 3:
			/* --------------- grow-n-shrink ---------------- */
			while (!user_active) {
     b14:	cf 0e       	add	r12, r31
     b16:	d1 1c       	adc	r13, r1
				for (int i = 0; i < 4 && !user_active; i++) {
     b18:	89 85       	ldd	r24, Y+9	; 0x09
     b1a:	81 11       	cpse	r24, r1
     b1c:	09 c0       	rjmp	.+18     	; 0xb30 <startupSequence+0x27e>
     b1e:	89 85       	ldd	r24, Y+9	; 0x09
     b20:	81 11       	cpse	r24, r1
     b22:	c3 c0       	rjmp	.+390    	; 0xcaa <startupSequence+0x3f8>
     b24:	7e 01       	movw	r14, r28
     b26:	25 e0       	ldi	r18, 0x05	; 5
     b28:	e2 0e       	add	r14, r18
						user_active = true;
					if (jstk_readMask() != 0)
						user_active = true;
				}
			}
			led_allOff();
     b2a:	f1 1c       	adc	r15, r1
     b2c:	87 01       	movw	r16, r14
			/* --------------- outward waves --------------- */
			while (!user_active) {
				for (int i = 0; i < 4 && !user_active; i++) {
					int left = 3 - i;
					int right = 4 + i;
					led_on(seq[left]);
     b2e:	aa cf       	rjmp	.-172    	; 0xa84 <startupSequence+0x1d2>
     b30:	ad de       	rcall	.-678    	; 0x88c <led_allOff>
     b32:	d8 c0       	rjmp	.+432    	; 0xce4 <startupSequence+0x432>
     b34:	f8 01       	movw	r30, r16
					led_on(seq[right]);
     b36:	82 91       	ld	r24, -Z
     b38:	8f 01       	movw	r16, r30
     b3a:	ac de       	rcall	.-680    	; 0x894 <led_on>
     b3c:	f7 01       	movw	r30, r14
     b3e:	81 91       	ld	r24, Z+
     b40:	7f 01       	movw	r14, r30
     b42:	a8 de       	rcall	.-688    	; 0x894 <led_on>
     b44:	ff e2       	ldi	r31, 0x2F	; 47
     b46:	27 e5       	ldi	r18, 0x57	; 87
     b48:	85 e0       	ldi	r24, 0x05	; 5
     b4a:	f1 50       	subi	r31, 0x01	; 1
     b4c:	20 40       	sbci	r18, 0x00	; 0
					_delay_ms(1750);

					keypad_poll();
     b4e:	80 40       	sbci	r24, 0x00	; 0
     b50:	e1 f7       	brne	.-8      	; 0xb4a <startupSequence+0x298>
					if (keypad_getState() == KEYPAD_PRESSED)
     b52:	00 c0       	rjmp	.+0      	; 0xb54 <startupSequence+0x2a2>
     b54:	00 00       	nop
     b56:	6b dd       	rcall	.-1322   	; 0x62e <keypad_poll>
     b58:	e6 dd       	rcall	.-1076   	; 0x726 <keypad_getState>
						user_active = true;
     b5a:	81 30       	cpi	r24, 0x01	; 1
					if (jstk_readMask() != 0)
     b5c:	09 f4       	brne	.+2      	; 0xb60 <startupSequence+0x2ae>
     b5e:	b9 86       	std	Y+9, r11	; 0x09
     b60:	c4 dc       	rcall	.-1656   	; 0x4ea <jstk_readMask>
						user_active = true;
     b62:	81 11       	cpse	r24, r1
			led_allOff();
			break;
		case 4:
			/* --------------- outward waves --------------- */
			while (!user_active) {
				for (int i = 0; i < 4 && !user_active; i++) {
     b64:	b9 86       	std	Y+9, r11	; 0x09
     b66:	c0 16       	cp	r12, r16
     b68:	d1 06       	cpc	r13, r17
     b6a:	09 f4       	brne	.+2      	; 0xb6e <startupSequence+0x2bc>
     b6c:	a8 c0       	rjmp	.+336    	; 0xcbe <startupSequence+0x40c>
     b6e:	89 85       	ldd	r24, Y+9	; 0x09
     b70:	88 23       	and	r24, r24
     b72:	01 f3       	breq	.-64     	; 0xb34 <startupSequence+0x282>
						user_active = true;
				}
				for (int i = 0; i < 4 && !user_active; i++) {
					int left = 3 - i;
					int right = 4 + i;
					led_off(seq[left]);
     b74:	a4 c0       	rjmp	.+328    	; 0xcbe <startupSequence+0x40c>
     b76:	f8 01       	movw	r30, r16
     b78:	82 91       	ld	r24, -Z
     b7a:	8f 01       	movw	r16, r30
     b7c:	8e de       	rcall	.-740    	; 0x89a <led_off>
					led_off(seq[right]);
     b7e:	f7 01       	movw	r30, r14
     b80:	81 91       	ld	r24, Z+
     b82:	7f 01       	movw	r14, r30
     b84:	8a de       	rcall	.-748    	; 0x89a <led_off>
     b86:	ff e2       	ldi	r31, 0x2F	; 47
     b88:	27 e5       	ldi	r18, 0x57	; 87
     b8a:	85 e0       	ldi	r24, 0x05	; 5
     b8c:	f1 50       	subi	r31, 0x01	; 1
     b8e:	20 40       	sbci	r18, 0x00	; 0
     b90:	80 40       	sbci	r24, 0x00	; 0
     b92:	e1 f7       	brne	.-8      	; 0xb8c <startupSequence+0x2da>
					_delay_ms(1750);

					keypad_poll();
     b94:	00 c0       	rjmp	.+0      	; 0xb96 <startupSequence+0x2e4>
     b96:	00 00       	nop
					if (keypad_getState() == KEYPAD_PRESSED)
     b98:	4a dd       	rcall	.-1388   	; 0x62e <keypad_poll>
     b9a:	c5 dd       	rcall	.-1142   	; 0x726 <keypad_getState>
     b9c:	81 30       	cpi	r24, 0x01	; 1
     b9e:	09 f4       	brne	.+2      	; 0xba2 <startupSequence+0x2f0>
						user_active = true;
     ba0:	b9 86       	std	Y+9, r11	; 0x09
					if (jstk_readMask() != 0)
     ba2:	a3 dc       	rcall	.-1722   	; 0x4ea <jstk_readMask>
						user_active = true;
     ba4:	81 11       	cpse	r24, r1
					if (keypad_getState() == KEYPAD_PRESSED)
						user_active = true;
					if (jstk_readMask() != 0)
						user_active = true;
				}
				for (int i = 0; i < 4 && !user_active; i++) {
     ba6:	b9 86       	std	Y+9, r11	; 0x09
     ba8:	c0 16       	cp	r12, r16
     baa:	d1 06       	cpc	r13, r17
     bac:	49 f0       	breq	.+18     	; 0xbc0 <startupSequence+0x30e>
     bae:	89 85       	ldd	r24, Y+9	; 0x09
     bb0:	88 23       	and	r24, r24
     bb2:	09 f3       	breq	.-62     	; 0xb76 <startupSequence+0x2c4>
     bb4:	05 c0       	rjmp	.+10     	; 0xbc0 <startupSequence+0x30e>
     bb6:	fe 01       	movw	r30, r28

					keypad_poll();
					if (keypad_getState() == KEYPAD_PRESSED)
						user_active = true;
					if (jstk_readMask() != 0)
						user_active = true;
     bb8:	31 96       	adiw	r30, 0x01	; 1
     bba:	6f 01       	movw	r12, r30
			}
			led_allOff();
			break;
		case 4:
			/* --------------- outward waves --------------- */
			while (!user_active) {
     bbc:	bb 24       	eor	r11, r11
     bbe:	b3 94       	inc	r11
     bc0:	89 85       	ldd	r24, Y+9	; 0x09
				for (int i = 0; i < 4 && !user_active; i++) {
     bc2:	81 11       	cpse	r24, r1
     bc4:	09 c0       	rjmp	.+18     	; 0xbd8 <startupSequence+0x326>
     bc6:	89 85       	ldd	r24, Y+9	; 0x09
     bc8:	81 11       	cpse	r24, r1
     bca:	79 c0       	rjmp	.+242    	; 0xcbe <startupSequence+0x40c>
     bcc:	7e 01       	movw	r14, r28
     bce:	f5 e0       	ldi	r31, 0x05	; 5
						user_active = true;
					if (jstk_readMask() != 0)
						user_active = true;
				}
			}
			led_allOff();
     bd0:	ef 0e       	add	r14, r31
     bd2:	f1 1c       	adc	r15, r1
			break;
     bd4:	87 01       	movw	r16, r14
			/* ---------------- inward waves --------------- */
			while (!user_active) {
				for (int i = 3; i >= 0 && !user_active; i--) {
					int left = 3 - i;
					int right = 4 + i;
					led_on(seq[left]);
     bd6:	ae cf       	rjmp	.-164    	; 0xb34 <startupSequence+0x282>
     bd8:	59 de       	rcall	.-846    	; 0x88c <led_allOff>
     bda:	84 c0       	rjmp	.+264    	; 0xce4 <startupSequence+0x432>
					led_on(seq[right]);
     bdc:	f7 01       	movw	r30, r14
     bde:	81 91       	ld	r24, Z+
     be0:	7f 01       	movw	r14, r30
     be2:	58 de       	rcall	.-848    	; 0x894 <led_on>
     be4:	f8 01       	movw	r30, r16
     be6:	82 91       	ld	r24, -Z
     be8:	8f 01       	movw	r16, r30
     bea:	54 de       	rcall	.-856    	; 0x894 <led_on>
     bec:	ff e2       	ldi	r31, 0x2F	; 47
     bee:	27 e5       	ldi	r18, 0x57	; 87
     bf0:	85 e0       	ldi	r24, 0x05	; 5
     bf2:	f1 50       	subi	r31, 0x01	; 1
     bf4:	20 40       	sbci	r18, 0x00	; 0
					_delay_ms(1750);

					keypad_poll();
     bf6:	80 40       	sbci	r24, 0x00	; 0
     bf8:	e1 f7       	brne	.-8      	; 0xbf2 <startupSequence+0x340>
					if (keypad_getState() == KEYPAD_PRESSED)
     bfa:	00 c0       	rjmp	.+0      	; 0xbfc <startupSequence+0x34a>
     bfc:	00 00       	nop
     bfe:	17 dd       	rcall	.-1490   	; 0x62e <keypad_poll>
     c00:	92 dd       	rcall	.-1244   	; 0x726 <keypad_getState>
						user_active = true;
     c02:	81 30       	cpi	r24, 0x01	; 1
					if (jstk_readMask() != 0)
     c04:	09 f4       	brne	.+2      	; 0xc08 <startupSequence+0x356>
     c06:	b9 86       	std	Y+9, r11	; 0x09
     c08:	70 dc       	rcall	.-1824   	; 0x4ea <jstk_readMask>
						user_active = true;
     c0a:	81 11       	cpse	r24, r1
			led_allOff();
			break;
		case 5:
			/* ---------------- inward waves --------------- */
			while (!user_active) {
				for (int i = 3; i >= 0 && !user_active; i--) {
     c0c:	b9 86       	std	Y+9, r11	; 0x09
     c0e:	0c 15       	cp	r16, r12
     c10:	1d 05       	cpc	r17, r13
     c12:	09 f4       	brne	.+2      	; 0xc16 <startupSequence+0x364>
     c14:	5d c0       	rjmp	.+186    	; 0xcd0 <startupSequence+0x41e>
     c16:	89 85       	ldd	r24, Y+9	; 0x09
     c18:	88 23       	and	r24, r24
						user_active = true;
				}
				for (int i = 3; i >= 0 && !user_active; i--) {
					int left = 3 - i;
					int right = 4 + i;
					led_off(seq[left]);
     c1a:	01 f3       	breq	.-64     	; 0xbdc <startupSequence+0x32a>
     c1c:	59 c0       	rjmp	.+178    	; 0xcd0 <startupSequence+0x41e>
     c1e:	f7 01       	movw	r30, r14
     c20:	81 91       	ld	r24, Z+
     c22:	7f 01       	movw	r14, r30
					led_off(seq[right]);
     c24:	3a de       	rcall	.-908    	; 0x89a <led_off>
     c26:	f8 01       	movw	r30, r16
     c28:	82 91       	ld	r24, -Z
     c2a:	8f 01       	movw	r16, r30
     c2c:	36 de       	rcall	.-916    	; 0x89a <led_off>
     c2e:	ff e2       	ldi	r31, 0x2F	; 47
     c30:	27 e5       	ldi	r18, 0x57	; 87
     c32:	85 e0       	ldi	r24, 0x05	; 5
     c34:	f1 50       	subi	r31, 0x01	; 1
     c36:	20 40       	sbci	r18, 0x00	; 0
     c38:	80 40       	sbci	r24, 0x00	; 0
     c3a:	e1 f7       	brne	.-8      	; 0xc34 <startupSequence+0x382>
     c3c:	00 c0       	rjmp	.+0      	; 0xc3e <startupSequence+0x38c>
     c3e:	00 00       	nop
					_delay_ms(1750);

					keypad_poll();
     c40:	f6 dc       	rcall	.-1556   	; 0x62e <keypad_poll>
     c42:	71 dd       	rcall	.-1310   	; 0x726 <keypad_getState>
					if (keypad_getState() == KEYPAD_PRESSED)
     c44:	81 30       	cpi	r24, 0x01	; 1
     c46:	09 f4       	brne	.+2      	; 0xc4a <startupSequence+0x398>
     c48:	b9 86       	std	Y+9, r11	; 0x09
     c4a:	4f dc       	rcall	.-1890   	; 0x4ea <jstk_readMask>
						user_active = true;
     c4c:	81 11       	cpse	r24, r1
					if (jstk_readMask() != 0)
     c4e:	b9 86       	std	Y+9, r11	; 0x09
     c50:	0c 15       	cp	r16, r12
     c52:	1d 05       	cpc	r17, r13
						user_active = true;
     c54:	51 f0       	breq	.+20     	; 0xc6a <startupSequence+0x3b8>
					if (keypad_getState() == KEYPAD_PRESSED)
						user_active = true;
					if (jstk_readMask() != 0)
						user_active = true;
				}
				for (int i = 3; i >= 0 && !user_active; i--) {
     c56:	89 85       	ldd	r24, Y+9	; 0x09
     c58:	88 23       	and	r24, r24
     c5a:	09 f3       	breq	.-62     	; 0xc1e <startupSequence+0x36c>
     c5c:	06 c0       	rjmp	.+12     	; 0xc6a <startupSequence+0x3b8>
     c5e:	6e 01       	movw	r12, r28
     c60:	95 e0       	ldi	r25, 0x05	; 5
     c62:	c9 0e       	add	r12, r25
     c64:	d1 1c       	adc	r13, r1
     c66:	bb 24       	eor	r11, r11
     c68:	b3 94       	inc	r11
     c6a:	89 85       	ldd	r24, Y+9	; 0x09

					keypad_poll();
					if (keypad_getState() == KEYPAD_PRESSED)
						user_active = true;
					if (jstk_readMask() != 0)
						user_active = true;
     c6c:	81 11       	cpse	r24, r1
     c6e:	0a c0       	rjmp	.+20     	; 0xc84 <startupSequence+0x3d2>
			}
			led_allOff();
			break;
		case 5:
			/* ---------------- inward waves --------------- */
			while (!user_active) {
     c70:	89 85       	ldd	r24, Y+9	; 0x09
     c72:	81 11       	cpse	r24, r1
     c74:	2d c0       	rjmp	.+90     	; 0xcd0 <startupSequence+0x41e>
				for (int i = 3; i >= 0 && !user_active; i--) {
     c76:	fe 01       	movw	r30, r28
     c78:	31 96       	adiw	r30, 0x01	; 1
     c7a:	7f 01       	movw	r14, r30
     c7c:	8e 01       	movw	r16, r28
     c7e:	07 5f       	subi	r16, 0xF7	; 247
     c80:	1f 4f       	sbci	r17, 0xFF	; 255
     c82:	ac cf       	rjmp	.-168    	; 0xbdc <startupSequence+0x32a>
     c84:	03 de       	rcall	.-1018   	; 0x88c <led_allOff>
     c86:	2e c0       	rjmp	.+92     	; 0xce4 <startupSequence+0x432>
     c88:	89 85       	ldd	r24, Y+9	; 0x09
						user_active = true;
					if (jstk_readMask() != 0)
						user_active = true;
				}
			}
			led_allOff();
     c8a:	81 11       	cpse	r24, r1
     c8c:	8c ce       	rjmp	.-744    	; 0x9a6 <startupSequence+0xf4>
			break;
		default:
			break;
	}
     c8e:	8e 01       	movw	r16, r28
					if (keypad_getState() == KEYPAD_PRESSED)
						user_active = true;
					if (jstk_readMask() != 0)
						user_active = true;
				}
				for (int i = 7; i >= 0 && !user_active; i--) {
     c90:	07 5f       	subi	r16, 0xF7	; 247
     c92:	1f 4f       	sbci	r17, 0xFF	; 255
     c94:	60 ce       	rjmp	.-832    	; 0x956 <startupSequence+0xa4>
     c96:	89 85       	ldd	r24, Y+9	; 0x09
     c98:	81 11       	cpse	r24, r1
     c9a:	e7 ce       	rjmp	.-562    	; 0xa6a <startupSequence+0x1b8>
     c9c:	ce 01       	movw	r24, r28
					if (keypad_getState() == KEYPAD_PRESSED)
						user_active = true;
					if (jstk_readMask() != 0)
						user_active = true;
				}
				for (int i = 3; i >= 0 && !user_active; i--) {
     c9e:	01 96       	adiw	r24, 0x01	; 1
     ca0:	3c 01       	movw	r6, r24
     ca2:	8e 01       	movw	r16, r28
     ca4:	07 5f       	subi	r16, 0xF7	; 247
     ca6:	1f 4f       	sbci	r17, 0xFF	; 255
     ca8:	b1 ce       	rjmp	.-670    	; 0xa0c <startupSequence+0x15a>
     caa:	89 85       	ldd	r24, Y+9	; 0x09
     cac:	81 11       	cpse	r24, r1
     cae:	34 cf       	rjmp	.-408    	; 0xb18 <startupSequence+0x266>
     cb0:	fe 01       	movw	r30, r28
					if (keypad_getState() == KEYPAD_PRESSED)
						user_active = true;
					if (jstk_readMask() != 0)
						user_active = true;
				}
				for (int i = 3; i >= 0 && !user_active; i--) {
     cb2:	31 96       	adiw	r30, 0x01	; 1
     cb4:	7f 01       	movw	r14, r30
     cb6:	8e 01       	movw	r16, r28
     cb8:	07 5f       	subi	r16, 0xF7	; 247
     cba:	1f 4f       	sbci	r17, 0xFF	; 255
     cbc:	04 cf       	rjmp	.-504    	; 0xac6 <startupSequence+0x214>
     cbe:	89 85       	ldd	r24, Y+9	; 0x09
     cc0:	81 11       	cpse	r24, r1
     cc2:	7e cf       	rjmp	.-260    	; 0xbc0 <startupSequence+0x30e>
     cc4:	7e 01       	movw	r14, r28
					if (keypad_getState() == KEYPAD_PRESSED)
						user_active = true;
					if (jstk_readMask() != 0)
						user_active = true;
				}
				for (int i = 0; i < 4 && !user_active; i++) {
     cc6:	f5 e0       	ldi	r31, 0x05	; 5
     cc8:	ef 0e       	add	r14, r31
     cca:	f1 1c       	adc	r15, r1
     ccc:	87 01       	movw	r16, r14
     cce:	53 cf       	rjmp	.-346    	; 0xb76 <startupSequence+0x2c4>
     cd0:	89 85       	ldd	r24, Y+9	; 0x09
     cd2:	81 11       	cpse	r24, r1
     cd4:	ca cf       	rjmp	.-108    	; 0xc6a <startupSequence+0x3b8>
     cd6:	ce 01       	movw	r24, r28
					if (keypad_getState() == KEYPAD_PRESSED)
						user_active = true;
					if (jstk_readMask() != 0)
						user_active = true;
				}
				for (int i = 3; i >= 0 && !user_active; i--) {
     cd8:	01 96       	adiw	r24, 0x01	; 1
     cda:	7c 01       	movw	r14, r24
     cdc:	8e 01       	movw	r16, r28
     cde:	07 5f       	subi	r16, 0xF7	; 247
     ce0:	1f 4f       	sbci	r17, 0xFF	; 255
     ce2:	9d cf       	rjmp	.-198    	; 0xc1e <startupSequence+0x36c>
     ce4:	29 96       	adiw	r28, 0x09	; 9
     ce6:	cd bf       	out	0x3d, r28	; 61
     ce8:	de bf       	out	0x3e, r29	; 62
     cea:	df 91       	pop	r29
			led_allOff();
			break;
		default:
			break;
	}
     cec:	cf 91       	pop	r28
     cee:	1f 91       	pop	r17
     cf0:	0f 91       	pop	r16
     cf2:	ff 90       	pop	r15
     cf4:	ef 90       	pop	r14
     cf6:	df 90       	pop	r13
     cf8:	cf 90       	pop	r12
     cfa:	bf 90       	pop	r11
     cfc:	af 90       	pop	r10
     cfe:	9f 90       	pop	r9
     d00:	8f 90       	pop	r8
     d02:	7f 90       	pop	r7
     d04:	6f 90       	pop	r6
     d06:	08 95       	ret

00000d08 <jstk_ui_process>:
#include "led.h"
#include "keypad.h"
#include "joystick.h"

void jstk_ui_process(void) {
	joystick();
     d08:	46 cc       	rjmp	.-1908   	; 0x596 <joystick>
     d0a:	08 95       	ret

00000d0c <kbd_ui_process>:
}

void kbd_ui_process(void) {
	keypad();
     d0c:	8c cd       	rjmp	.-1256   	; 0x826 <keypad>
     d0e:	08 95       	ret

00000d10 <led_ui_process>:
}

void led_ui_process(uint8_t mask) {
	led_setStatus(mask);
     d10:	ca cd       	rjmp	.-1132   	; 0x8a6 <led_setStatus>
     d12:	08 95       	ret

00000d14 <sysclk_init>:
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) |= id;

	cpu_irq_restore(flags);
}
     d14:	0f 93       	push	r16
     d16:	1f 93       	push	r17
     d18:	cf 93       	push	r28
     d1a:	df 93       	push	r29
     d1c:	cd b7       	in	r28, 0x3d	; 61
     d1e:	de b7       	in	r29, 0x3e	; 62
     d20:	27 97       	sbiw	r28, 0x07	; 7
     d22:	cd bf       	out	0x3d, r28	; 61
     d24:	de bf       	out	0x3e, r29	; 62
     d26:	8f ef       	ldi	r24, 0xFF	; 255
     d28:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x7be070>
     d2c:	80 93 71 00 	sts	0x0071, r24	; 0x800071 <__TEXT_REGION_LENGTH__+0x7be071>
     d30:	80 93 72 00 	sts	0x0072, r24	; 0x800072 <__TEXT_REGION_LENGTH__+0x7be072>
     d34:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x7be073>
     d38:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x7be074>
     d3c:	80 93 75 00 	sts	0x0075, r24	; 0x800075 <__TEXT_REGION_LENGTH__+0x7be075>
     d40:	80 93 76 00 	sts	0x0076, r24	; 0x800076 <__TEXT_REGION_LENGTH__+0x7be076>
     d44:	65 e0       	ldi	r22, 0x05	; 5
     d46:	81 e4       	ldi	r24, 0x41	; 65
     d48:	90 e0       	ldi	r25, 0x00	; 0
     d4a:	7a d6       	rcall	.+3316   	; 0x1a40 <ccp_write_io>
     d4c:	6c e1       	ldi	r22, 0x1C	; 28
     d4e:	70 e0       	ldi	r23, 0x00	; 0
     d50:	82 e0       	ldi	r24, 0x02	; 2
     d52:	6c d6       	rcall	.+3288   	; 0x1a2c <nvm_read_byte>
     d54:	8a 83       	std	Y+2, r24	; 0x02
     d56:	6d e1       	ldi	r22, 0x1D	; 29
     d58:	70 e0       	ldi	r23, 0x00	; 0
     d5a:	82 e0       	ldi	r24, 0x02	; 2
     d5c:	67 d6       	rcall	.+3278   	; 0x1a2c <nvm_read_byte>
     d5e:	89 83       	std	Y+1, r24	; 0x01
     d60:	89 81       	ldd	r24, Y+1	; 0x01
     d62:	9a 81       	ldd	r25, Y+2	; 0x02
     d64:	01 96       	adiw	r24, 0x01	; 1
     d66:	21 f4       	brne	.+8      	; 0xd70 <sysclk_init+0x5c>
     d68:	80 e4       	ldi	r24, 0x40	; 64
     d6a:	93 e2       	ldi	r25, 0x23	; 35
     d6c:	89 83       	std	Y+1, r24	; 0x01
     d6e:	9a 83       	std	Y+2, r25	; 0x02
     d70:	89 81       	ldd	r24, Y+1	; 0x01
     d72:	9a 81       	ldd	r25, Y+2	; 0x02
     d74:	8b 83       	std	Y+3, r24	; 0x03
     d76:	9c 83       	std	Y+4, r25	; 0x04
     d78:	e0 e6       	ldi	r30, 0x60	; 96
     d7a:	f0 e0       	ldi	r31, 0x00	; 0
     d7c:	82 83       	std	Z+2, r24	; 0x02
     d7e:	8c 81       	ldd	r24, Y+4	; 0x04
     d80:	83 83       	std	Z+3, r24	; 0x03
     d82:	8f b7       	in	r24, 0x3f	; 63
     d84:	8e 83       	std	Y+6, r24	; 0x06
     d86:	f8 94       	cli
     d88:	9e 81       	ldd	r25, Y+6	; 0x06
     d8a:	e0 e5       	ldi	r30, 0x50	; 80
     d8c:	f0 e0       	ldi	r31, 0x00	; 0
     d8e:	80 81       	ld	r24, Z
     d90:	82 60       	ori	r24, 0x02	; 2
     d92:	80 83       	st	Z, r24
     d94:	9f bf       	out	0x3f, r25	; 63
     d96:	81 81       	ldd	r24, Z+1	; 0x01
     d98:	81 ff       	sbrs	r24, 1
     d9a:	fd cf       	rjmp	.-6      	; 0xd96 <sysclk_init+0x82>
     d9c:	8f b7       	in	r24, 0x3f	; 63
     d9e:	8f 83       	std	Y+7, r24	; 0x07
     da0:	f8 94       	cli
     da2:	9f 81       	ldd	r25, Y+7	; 0x07
     da4:	00 e5       	ldi	r16, 0x50	; 80
     da6:	10 e0       	ldi	r17, 0x00	; 0
     da8:	d8 01       	movw	r26, r16
     daa:	16 96       	adiw	r26, 0x06	; 6
     dac:	8c 91       	ld	r24, X
     dae:	16 97       	sbiw	r26, 0x06	; 6
     db0:	89 7f       	andi	r24, 0xF9	; 249
     db2:	16 96       	adiw	r26, 0x06	; 6
     db4:	8c 93       	st	X, r24
     db6:	16 97       	sbiw	r26, 0x06	; 6
     db8:	e0 e6       	ldi	r30, 0x60	; 96
     dba:	f0 e0       	ldi	r31, 0x00	; 0
     dbc:	80 e8       	ldi	r24, 0x80	; 128
     dbe:	85 83       	std	Z+5, r24	; 0x05
     dc0:	8b eb       	ldi	r24, 0xBB	; 187
     dc2:	86 83       	std	Z+6, r24	; 0x06
     dc4:	16 96       	adiw	r26, 0x06	; 6
     dc6:	8c 91       	ld	r24, X
     dc8:	16 97       	sbiw	r26, 0x06	; 6
     dca:	84 60       	ori	r24, 0x04	; 4
     dcc:	16 96       	adiw	r26, 0x06	; 6
     dce:	8c 93       	st	X, r24
     dd0:	80 81       	ld	r24, Z
     dd2:	81 60       	ori	r24, 0x01	; 1
     dd4:	80 83       	st	Z, r24
     dd6:	9f bf       	out	0x3f, r25	; 63
     dd8:	61 e0       	ldi	r22, 0x01	; 1
     dda:	80 e4       	ldi	r24, 0x40	; 64
     ddc:	90 e0       	ldi	r25, 0x00	; 0
     dde:	30 d6       	rcall	.+3168   	; 0x1a40 <ccp_write_io>
     de0:	8f b7       	in	r24, 0x3f	; 63
     de2:	8d 83       	std	Y+5, r24	; 0x05
     de4:	f8 94       	cli
     de6:	9d 81       	ldd	r25, Y+5	; 0x05
     de8:	f8 01       	movw	r30, r16
     dea:	80 81       	ld	r24, Z
     dec:	8e 7f       	andi	r24, 0xFE	; 254
     dee:	80 83       	st	Z, r24
     df0:	9f bf       	out	0x3f, r25	; 63
     df2:	27 96       	adiw	r28, 0x07	; 7
     df4:	cd bf       	out	0x3d, r28	; 61
     df6:	de bf       	out	0x3e, r29	; 62
     df8:	df 91       	pop	r29
     dfa:	cf 91       	pop	r28
     dfc:	1f 91       	pop	r17
     dfe:	0f 91       	pop	r16
     e00:	08 95       	ret

00000e02 <sysclk_enable_module>:
     e02:	cf 93       	push	r28
     e04:	df 93       	push	r29
     e06:	1f 92       	push	r1
     e08:	cd b7       	in	r28, 0x3d	; 61
     e0a:	de b7       	in	r29, 0x3e	; 62
     e0c:	9f b7       	in	r25, 0x3f	; 63
     e0e:	99 83       	std	Y+1, r25	; 0x01
     e10:	f8 94       	cli
     e12:	99 81       	ldd	r25, Y+1	; 0x01
     e14:	e8 2f       	mov	r30, r24
     e16:	f0 e0       	ldi	r31, 0x00	; 0
     e18:	e0 59       	subi	r30, 0x90	; 144
     e1a:	ff 4f       	sbci	r31, 0xFF	; 255
     e1c:	60 95       	com	r22
     e1e:	80 81       	ld	r24, Z
     e20:	68 23       	and	r22, r24
     e22:	60 83       	st	Z, r22
     e24:	9f bf       	out	0x3f, r25	; 63
     e26:	0f 90       	pop	r0
     e28:	df 91       	pop	r29
     e2a:	cf 91       	pop	r28
     e2c:	08 95       	ret

00000e2e <sysclk_enable_usb>:
 * \param frequency The required USB clock frequency in MHz:
 * \arg \c 6 for 6 MHz
 * \arg \c 48 for 48 MHz
 */
void sysclk_enable_usb(uint8_t frequency)
{
     e2e:	cf 93       	push	r28
     e30:	df 93       	push	r29
     e32:	1f 92       	push	r1
     e34:	1f 92       	push	r1
     e36:	cd b7       	in	r28, 0x3d	; 61
     e38:	de b7       	in	r29, 0x3e	; 62

	/*
	 * Enable or disable prescaler depending on if the USB frequency is 6
	 * MHz or 48 MHz. Only 6 MHz USB frequency requires prescaling.
	 */
	if (frequency == 6) {
     e3a:	86 30       	cpi	r24, 0x06	; 6
     e3c:	11 f0       	breq	.+4      	; 0xe42 <sysclk_enable_usb+0x14>
		prescaler = CLK_USBPSDIV_8_gc;
	}
	else {
		prescaler = 0;
     e3e:	60 e0       	ldi	r22, 0x00	; 0
     e40:	01 c0       	rjmp	.+2      	; 0xe44 <sysclk_enable_usb+0x16>
	/*
	 * Enable or disable prescaler depending on if the USB frequency is 6
	 * MHz or 48 MHz. Only 6 MHz USB frequency requires prescaling.
	 */
	if (frequency == 6) {
		prescaler = CLK_USBPSDIV_8_gc;
     e42:	68 e1       	ldi	r22, 0x18	; 24

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
     e44:	80 91 51 00 	lds	r24, 0x0051	; 0x800051 <__TEXT_REGION_LENGTH__+0x7be051>
	/*
	 * Switch to the system clock selected by the user.
	 */
	switch (CONFIG_USBCLK_SOURCE) {
	case USBCLK_SRC_RCOSC:
		if (!osc_is_ready(OSC_ID_RC32MHZ)) {
     e48:	81 fd       	sbrc	r24, 1
     e4a:	2a c0       	rjmp	.+84     	; 0xea0 <sysclk_enable_usb+0x72>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     e4c:	8f b7       	in	r24, 0x3f	; 63
     e4e:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     e50:	f8 94       	cli
	return flags;
     e52:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL |= id;
     e54:	e0 e5       	ldi	r30, 0x50	; 80
     e56:	f0 e0       	ldi	r31, 0x00	; 0
     e58:	80 81       	ld	r24, Z
     e5a:	82 60       	ori	r24, 0x02	; 2
     e5c:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     e5e:	9f bf       	out	0x3f, r25	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
     e60:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
     e62:	81 ff       	sbrs	r24, 1
     e64:	fd cf       	rjmp	.-6      	; 0xe60 <sysclk_enable_usb+0x32>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     e66:	8f b7       	in	r24, 0x3f	; 63
     e68:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
     e6a:	f8 94       	cli
	return flags;
     e6c:	9a 81       	ldd	r25, Y+2	; 0x02
# if !XMEGA_E
				|| (ref_id == OSC_ID_USBSOF)
#endif
				);

		OSC.DFLLCTRL &= ~(OSC_RC32MCREF_gm);
     e6e:	a0 e5       	ldi	r26, 0x50	; 80
     e70:	b0 e0       	ldi	r27, 0x00	; 0
     e72:	16 96       	adiw	r26, 0x06	; 6
     e74:	8c 91       	ld	r24, X
     e76:	16 97       	sbiw	r26, 0x06	; 6
     e78:	89 7f       	andi	r24, 0xF9	; 249
     e7a:	16 96       	adiw	r26, 0x06	; 6
     e7c:	8c 93       	st	X, r24
     e7e:	16 97       	sbiw	r26, 0x06	; 6
		else if (ref_id == OSC_ID_USBSOF) {
			/*
			 * Calibrate 32MRC at 48MHz using USB SOF
			 * 48MHz / 1kHz = 0xBB80
			 */
			DFLLRC32M.COMP1 = 0x80;
     e80:	e0 e6       	ldi	r30, 0x60	; 96
     e82:	f0 e0       	ldi	r31, 0x00	; 0
     e84:	80 e8       	ldi	r24, 0x80	; 128
     e86:	85 83       	std	Z+5, r24	; 0x05
			DFLLRC32M.COMP2 = 0xBB;
     e88:	8b eb       	ldi	r24, 0xBB	; 187
     e8a:	86 83       	std	Z+6, r24	; 0x06
			OSC.DFLLCTRL |= OSC_RC32MCREF_USBSOF_gc;
     e8c:	16 96       	adiw	r26, 0x06	; 6
     e8e:	8c 91       	ld	r24, X
     e90:	16 97       	sbiw	r26, 0x06	; 6
     e92:	84 60       	ori	r24, 0x04	; 4
     e94:	16 96       	adiw	r26, 0x06	; 6
     e96:	8c 93       	st	X, r24
			OSC.DFLLCTRL &= ~(OSC_RC32MCREF_bm);
# endif
		}
#endif

		DFLLRC32M.CTRL |= DFLL_ENABLE_bm;
     e98:	80 81       	ld	r24, Z
     e9a:	81 60       	ori	r24, 0x01	; 1
     e9c:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     e9e:	9f bf       	out	0x3f, r25	; 63
			}
			osc_enable_autocalibration(OSC_ID_RC32MHZ,
					CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
#endif
		}
		ccp_write_io((uint8_t *)&CLK.USBCTRL, (prescaler)
     ea0:	63 60       	ori	r22, 0x03	; 3
     ea2:	84 e4       	ldi	r24, 0x44	; 68
     ea4:	90 e0       	ldi	r25, 0x00	; 0
     ea6:	cc d5       	rcall	.+2968   	; 0x1a40 <ccp_write_io>
	default:
		Assert(false);
		break;
	}

	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_USB);
     ea8:	60 e4       	ldi	r22, 0x40	; 64
     eaa:	80 e0       	ldi	r24, 0x00	; 0
     eac:	aa df       	rcall	.-172    	; 0xe02 <sysclk_enable_module>
}
     eae:	0f 90       	pop	r0
     eb0:	0f 90       	pop	r0
     eb2:	df 91       	pop	r29
     eb4:	cf 91       	pop	r28
     eb6:	08 95       	ret

00000eb8 <udi_hid_generic_getsetting>:


uint8_t udi_hid_generic_getsetting(void)
{
	return 0;
}
     eb8:	80 e0       	ldi	r24, 0x00	; 0
     eba:	08 95       	ret

00000ebc <udi_hid_generic_setreport>:


static bool udi_hid_generic_setreport(void)
{
	if ((USB_HID_REPORT_TYPE_FEATURE == (udd_g_ctrlreq.req.wValue >> 8))
     ebc:	30 91 bb 23 	lds	r19, 0x23BB	; 0x8023bb <udd_g_ctrlreq+0x2>
     ec0:	20 91 bc 23 	lds	r18, 0x23BC	; 0x8023bc <udd_g_ctrlreq+0x3>
     ec4:	82 2f       	mov	r24, r18
     ec6:	90 e0       	ldi	r25, 0x00	; 0
     ec8:	03 97       	sbiw	r24, 0x03	; 3
     eca:	b1 f4       	brne	.+44     	; 0xef8 <udi_hid_generic_setreport+0x3c>
			&& (0 == (0xFF & udd_g_ctrlreq.req.wValue))
     ecc:	31 11       	cpse	r19, r1
     ece:	16 c0       	rjmp	.+44     	; 0xefc <udi_hid_generic_setreport+0x40>
			&& (sizeof(udi_hid_generic_report_feature) ==
     ed0:	80 91 bf 23 	lds	r24, 0x23BF	; 0x8023bf <udd_g_ctrlreq+0x6>
     ed4:	90 91 c0 23 	lds	r25, 0x23C0	; 0x8023c0 <udd_g_ctrlreq+0x7>
     ed8:	89 2b       	or	r24, r25
     eda:	91 f4       	brne	.+36     	; 0xf00 <udi_hid_generic_setreport+0x44>
					udd_g_ctrlreq.req.wLength)) {
		// Feature type on report ID 0
		udd_g_ctrlreq.payload =
     edc:	e9 eb       	ldi	r30, 0xB9	; 185
     ede:	f3 e2       	ldi	r31, 0x23	; 35
     ee0:	84 ec       	ldi	r24, 0xC4	; 196
     ee2:	91 e2       	ldi	r25, 0x21	; 33
     ee4:	80 87       	std	Z+8, r24	; 0x08
     ee6:	91 87       	std	Z+9, r25	; 0x09
				(uint8_t *) & udi_hid_generic_report_feature;
		udd_g_ctrlreq.callback = udi_hid_generic_setfeature_valid;
     ee8:	82 e8       	ldi	r24, 0x82	; 130
     eea:	97 e0       	ldi	r25, 0x07	; 7
     eec:	84 87       	std	Z+12, r24	; 0x0c
     eee:	95 87       	std	Z+13, r25	; 0x0d
		udd_g_ctrlreq.payload_size =
     ef0:	12 86       	std	Z+10, r1	; 0x0a
     ef2:	13 86       	std	Z+11, r1	; 0x0b
				sizeof(udi_hid_generic_report_feature);
		return true;
     ef4:	81 e0       	ldi	r24, 0x01	; 1
     ef6:	08 95       	ret
	}
	return false;
     ef8:	80 e0       	ldi	r24, 0x00	; 0
     efa:	08 95       	ret
     efc:	80 e0       	ldi	r24, 0x00	; 0
     efe:	08 95       	ret
     f00:	80 e0       	ldi	r24, 0x00	; 0
}
     f02:	08 95       	ret

00000f04 <udi_hid_generic_setfeature_valid>:

//--------------------------------------------
//------ Internal routines

static void udi_hid_generic_setfeature_valid(void)
{
     f04:	08 95       	ret

00000f06 <udi_hid_generic_report_in_sent>:
		iram_size_t nb_sent, udd_ep_id_t ep)
{
	UNUSED(status);
	UNUSED(nb_sent);
	UNUSED(ep);
	udi_hid_generic_b_report_in_free = true;
     f06:	81 e0       	ldi	r24, 0x01	; 1
     f08:	80 93 c6 21 	sts	0x21C6, r24	; 0x8021c6 <udi_hid_generic_b_report_in_free>
     f0c:	08 95       	ret

00000f0e <udi_hid_generic_enable>:
//------ Interface for UDI HID level

bool udi_hid_generic_enable(void)
{
	// Initialize internal values
	udi_hid_generic_rate = 0;
     f0e:	10 92 ca 21 	sts	0x21CA, r1	; 0x8021ca <udi_hid_generic_rate>
	udi_hid_generic_protocol = 0;
     f12:	10 92 c8 21 	sts	0x21C8, r1	; 0x8021c8 <udi_hid_generic_protocol>
	udi_hid_generic_b_report_in_free = true;
     f16:	81 e0       	ldi	r24, 0x01	; 1
     f18:	80 93 c6 21 	sts	0x21C6, r24	; 0x8021c6 <udi_hid_generic_b_report_in_free>
	// if (!udi_hid_generic_report_out_enable())
	// 	return false;
	return UDI_HID_GENERIC_ENABLE_EXT();
     f1c:	0c 94 1b 15 	jmp	0x2a36	; 0x2a36 <main_generic_enable>
}
     f20:	08 95       	ret

00000f22 <udi_hid_generic_disable>:


void udi_hid_generic_disable(void)
{
	UDI_HID_GENERIC_DISABLE_EXT();
     f22:	0c 94 1f 15 	jmp	0x2a3e	; 0x2a3e <main_generic_disable>
     f26:	08 95       	ret

00000f28 <udi_hid_generic_setup>:
}


bool udi_hid_generic_setup(void)
{
	return udi_hid_setup(&udi_hid_generic_rate,
     f28:	2e e5       	ldi	r18, 0x5E	; 94
     f2a:	37 e0       	ldi	r19, 0x07	; 7
     f2c:	46 ea       	ldi	r20, 0xA6	; 166
     f2e:	50 e2       	ldi	r21, 0x20	; 32
     f30:	68 ec       	ldi	r22, 0xC8	; 200
     f32:	71 e2       	ldi	r23, 0x21	; 33
     f34:	8a ec       	ldi	r24, 0xCA	; 202
     f36:	91 e2       	ldi	r25, 0x21	; 33
     f38:	f2 c0       	rjmp	.+484    	; 0x111e <udi_hid_setup>
								&udi_hid_generic_protocol,
								(uint8_t *) &udi_hid_generic_report_desc,
								udi_hid_generic_setreport);
}
     f3a:	08 95       	ret

00000f3c <udi_hid_generic_send_report_in>:

//--------------------------------------------
//------ Interface for application

bool udi_hid_generic_send_report_in(uint8_t *data)
{
     f3c:	ff 92       	push	r15
     f3e:	0f 93       	push	r16
     f40:	1f 93       	push	r17
     f42:	cf 93       	push	r28
     f44:	df 93       	push	r29
     f46:	1f 92       	push	r1
     f48:	cd b7       	in	r28, 0x3d	; 61
     f4a:	de b7       	in	r29, 0x3e	; 62
     f4c:	9c 01       	movw	r18, r24
	if (!udi_hid_generic_b_report_in_free)
     f4e:	80 91 c6 21 	lds	r24, 0x21C6	; 0x8021c6 <udi_hid_generic_b_report_in_free>
     f52:	88 23       	and	r24, r24
     f54:	09 f1       	breq	.+66     	; 0xf98 <udi_hid_generic_send_report_in+0x5c>
     f56:	f9 01       	movw	r30, r18

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     f58:	8f b7       	in	r24, 0x3f	; 63
     f5a:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     f5c:	f8 94       	cli
	return flags;
     f5e:	f9 80       	ldd	r15, Y+1	; 0x01
		return false;
	irqflags_t flags = cpu_irq_save();
	// Fill report
	memset(&udi_hid_generic_report_in, 0,
     f60:	10 92 c4 21 	sts	0x21C4, r1	; 0x8021c4 <udi_hid_generic_report_feature>
     f64:	10 92 c5 21 	sts	0x21C5, r1	; 0x8021c5 <udi_hid_generic_report_feature+0x1>
			sizeof(udi_hid_generic_report_in));
	memcpy(&udi_hid_generic_report_in, data,
     f68:	80 81       	ld	r24, Z
     f6a:	91 81       	ldd	r25, Z+1	; 0x01
     f6c:	80 93 c4 21 	sts	0x21C4, r24	; 0x8021c4 <udi_hid_generic_report_feature>
     f70:	90 93 c5 21 	sts	0x21C5, r25	; 0x8021c5 <udi_hid_generic_report_feature+0x1>
	      		sizeof(udi_hid_generic_report_in));
	udi_hid_generic_b_report_in_free =
			!udd_ep_run(UDI_HID_GENERIC_EP_IN,
     f74:	03 e8       	ldi	r16, 0x83	; 131
     f76:	17 e0       	ldi	r17, 0x07	; 7
     f78:	22 e0       	ldi	r18, 0x02	; 2
     f7a:	30 e0       	ldi	r19, 0x00	; 0
     f7c:	44 ec       	ldi	r20, 0xC4	; 196
     f7e:	51 e2       	ldi	r21, 0x21	; 33
     f80:	60 e0       	ldi	r22, 0x00	; 0
     f82:	82 e8       	ldi	r24, 0x82	; 130
     f84:	0e 94 e4 11 	call	0x23c8	; 0x23c8 <udd_ep_run>
	// Fill report
	memset(&udi_hid_generic_report_in, 0,
			sizeof(udi_hid_generic_report_in));
	memcpy(&udi_hid_generic_report_in, data,
	      		sizeof(udi_hid_generic_report_in));
	udi_hid_generic_b_report_in_free =
     f88:	91 e0       	ldi	r25, 0x01	; 1
     f8a:	89 27       	eor	r24, r25
     f8c:	80 93 c6 21 	sts	0x21C6, r24	; 0x8021c6 <udi_hid_generic_b_report_in_free>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     f90:	ff be       	out	0x3f, r15	; 63
							false,
							(uint8_t *) & udi_hid_generic_report_in,
							sizeof(udi_hid_generic_report_in),
							udi_hid_generic_report_in_sent);
	cpu_irq_restore(flags);
	return !udi_hid_generic_b_report_in_free;
     f92:	80 91 c6 21 	lds	r24, 0x21C6	; 0x8021c6 <udi_hid_generic_b_report_in_free>
     f96:	89 27       	eor	r24, r25

}
     f98:	0f 90       	pop	r0
     f9a:	df 91       	pop	r29
     f9c:	cf 91       	pop	r28
     f9e:	1f 91       	pop	r17
     fa0:	0f 91       	pop	r16
     fa2:	ff 90       	pop	r15
     fa4:	08 95       	ret

00000fa6 <udi_hid_kbd_getsetting>:
	// Send report
	udi_hid_kbd_send_report();

	cpu_irq_restore(flags);
	return true;
}
     fa6:	80 e0       	ldi	r24, 0x00	; 0
     fa8:	08 95       	ret

00000faa <udi_hid_kbd_setreport>:
     faa:	80 e0       	ldi	r24, 0x00	; 0
     fac:	08 95       	ret

00000fae <udi_hid_kbd_enable>:
     fae:	10 92 e0 21 	sts	0x21E0, r1	; 0x8021e0 <udi_hid_kbd_rate>
     fb2:	10 92 de 21 	sts	0x21DE, r1	; 0x8021de <udi_hid_kbd_protocol>
     fb6:	10 92 d4 21 	sts	0x21D4, r1	; 0x8021d4 <udi_hid_kbd_b_report_trans_ongoing>
     fba:	88 e0       	ldi	r24, 0x08	; 8
     fbc:	e5 ed       	ldi	r30, 0xD5	; 213
     fbe:	f1 e2       	ldi	r31, 0x21	; 33
     fc0:	df 01       	movw	r26, r30
     fc2:	1d 92       	st	X+, r1
     fc4:	8a 95       	dec	r24
     fc6:	e9 f7       	brne	.-6      	; 0xfc2 <udi_hid_kbd_enable+0x14>
     fc8:	10 92 dd 21 	sts	0x21DD, r1	; 0x8021dd <udi_hid_kbd_b_report_valid>
     fcc:	0c 94 14 15 	jmp	0x2a28	; 0x2a28 <main_kbd_enable>
     fd0:	08 95       	ret

00000fd2 <udi_hid_kbd_disable>:
     fd2:	0c 94 18 15 	jmp	0x2a30	; 0x2a30 <main_kbd_disable>
     fd6:	08 95       	ret

00000fd8 <udi_hid_kbd_setup>:
     fd8:	25 ed       	ldi	r18, 0xD5	; 213
     fda:	37 e0       	ldi	r19, 0x07	; 7
     fdc:	4b ec       	ldi	r20, 0xCB	; 203
     fde:	50 e2       	ldi	r21, 0x20	; 32
     fe0:	6e ed       	ldi	r22, 0xDE	; 222
     fe2:	71 e2       	ldi	r23, 0x21	; 33
     fe4:	80 ee       	ldi	r24, 0xE0	; 224
     fe6:	91 e2       	ldi	r25, 0x21	; 33
     fe8:	9a c0       	rjmp	.+308    	; 0x111e <udi_hid_setup>
     fea:	08 95       	ret

00000fec <udi_hid_kbd_send_report>:
     fec:	0f 93       	push	r16
     fee:	1f 93       	push	r17
     ff0:	80 91 d4 21 	lds	r24, 0x21D4	; 0x8021d4 <udi_hid_kbd_b_report_trans_ongoing>
     ff4:	81 11       	cpse	r24, r1
     ff6:	18 c0       	rjmp	.+48     	; 0x1028 <__EEPROM_REGION_LENGTH__+0x28>
     ff8:	88 e0       	ldi	r24, 0x08	; 8
     ffa:	e5 ed       	ldi	r30, 0xD5	; 213
     ffc:	f1 e2       	ldi	r31, 0x21	; 33
     ffe:	ac ec       	ldi	r26, 0xCC	; 204
    1000:	b1 e2       	ldi	r27, 0x21	; 33
    1002:	01 90       	ld	r0, Z+
    1004:	0d 92       	st	X+, r0
    1006:	8a 95       	dec	r24
    1008:	e1 f7       	brne	.-8      	; 0x1002 <__EEPROM_REGION_LENGTH__+0x2>
    100a:	10 92 dd 21 	sts	0x21DD, r1	; 0x8021dd <udi_hid_kbd_b_report_valid>
    100e:	08 e1       	ldi	r16, 0x18	; 24
    1010:	18 e0       	ldi	r17, 0x08	; 8
    1012:	28 e0       	ldi	r18, 0x08	; 8
    1014:	30 e0       	ldi	r19, 0x00	; 0
    1016:	4c ec       	ldi	r20, 0xCC	; 204
    1018:	51 e2       	ldi	r21, 0x21	; 33
    101a:	60 e0       	ldi	r22, 0x00	; 0
    101c:	81 e8       	ldi	r24, 0x81	; 129
    101e:	0e 94 e4 11 	call	0x23c8	; 0x23c8 <udd_ep_run>
    1022:	80 93 d4 21 	sts	0x21D4, r24	; 0x8021d4 <udi_hid_kbd_b_report_trans_ongoing>
    1026:	01 c0       	rjmp	.+2      	; 0x102a <__EEPROM_REGION_LENGTH__+0x2a>
    1028:	80 e0       	ldi	r24, 0x00	; 0
    102a:	1f 91       	pop	r17
    102c:	0f 91       	pop	r16
    102e:	08 95       	ret

00001030 <udi_hid_kbd_report_sent>:
    1030:	10 92 d4 21 	sts	0x21D4, r1	; 0x8021d4 <udi_hid_kbd_b_report_trans_ongoing>
    1034:	80 91 dd 21 	lds	r24, 0x21DD	; 0x8021dd <udi_hid_kbd_b_report_valid>
    1038:	81 11       	cpse	r24, r1
    103a:	d8 cf       	rjmp	.-80     	; 0xfec <udi_hid_kbd_send_report>
    103c:	08 95       	ret

0000103e <udi_hid_kbd_up>:


bool udi_hid_kbd_up(uint8_t key_id)
{
    103e:	1f 93       	push	r17
    1040:	cf 93       	push	r28
    1042:	df 93       	push	r29
    1044:	1f 92       	push	r1
    1046:	cd b7       	in	r28, 0x3d	; 61
    1048:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    104a:	9f b7       	in	r25, 0x3f	; 63
    104c:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    104e:	f8 94       	cli
	return flags;
    1050:	19 81       	ldd	r17, Y+1	; 0x01

	irqflags_t flags = cpu_irq_save();

	// Fill report
	for (i = 2; i < UDI_HID_KBD_REPORT_SIZE; i++) {
		if (0 == udi_hid_kbd_report[i]) {
    1052:	90 91 d7 21 	lds	r25, 0x21D7	; 0x8021d7 <udi_hid_kbd_report+0x2>
    1056:	99 23       	and	r25, r25
    1058:	41 f0       	breq	.+16     	; 0x106a <udi_hid_kbd_up+0x2c>
			// Already removed
			cpu_irq_restore(flags);
			return true;
		}
		if (key_id == udi_hid_kbd_report[i])
    105a:	89 17       	cp	r24, r25
    105c:	a9 f0       	breq	.+42     	; 0x1088 <udi_hid_kbd_up+0x4a>
    105e:	e8 ed       	ldi	r30, 0xD8	; 216
    1060:	f1 e2       	ldi	r31, 0x21	; 33
	uint8_t i;

	irqflags_t flags = cpu_irq_save();

	// Fill report
	for (i = 2; i < UDI_HID_KBD_REPORT_SIZE; i++) {
    1062:	93 e0       	ldi	r25, 0x03	; 3
		if (0 == udi_hid_kbd_report[i]) {
    1064:	21 91       	ld	r18, Z+
    1066:	21 11       	cpse	r18, r1
    1068:	02 c0       	rjmp	.+4      	; 0x106e <udi_hid_kbd_up+0x30>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    106a:	1f bf       	out	0x3f, r17	; 63
			// Already removed
			cpu_irq_restore(flags);
			return true;
    106c:	1e c0       	rjmp	.+60     	; 0x10aa <udi_hid_kbd_up+0x6c>
		}
		if (key_id == udi_hid_kbd_report[i])
    106e:	28 17       	cp	r18, r24
    1070:	21 f0       	breq	.+8      	; 0x107a <udi_hid_kbd_up+0x3c>
	uint8_t i;

	irqflags_t flags = cpu_irq_save();

	// Fill report
	for (i = 2; i < UDI_HID_KBD_REPORT_SIZE; i++) {
    1072:	9f 5f       	subi	r25, 0xFF	; 255
    1074:	98 30       	cpi	r25, 0x08	; 8
    1076:	b1 f7       	brne	.-20     	; 0x1064 <udi_hid_kbd_up+0x26>
    1078:	05 c0       	rjmp	.+10     	; 0x1084 <udi_hid_kbd_up+0x46>
			return true;
		}
		if (key_id == udi_hid_kbd_report[i])
			break;
	}
	if (UDI_HID_KBD_REPORT_SIZE == i) {
    107a:	98 30       	cpi	r25, 0x08	; 8
    107c:	19 f0       	breq	.+6      	; 0x1084 <udi_hid_kbd_up+0x46>
		// Already removed
		cpu_irq_restore(flags);
		return true;
	}
	// Remove key and shift
	while (i < (UDI_HID_KBD_REPORT_SIZE - 1)) {
    107e:	97 30       	cpi	r25, 0x07	; 7
    1080:	20 f0       	brcs	.+8      	; 0x108a <udi_hid_kbd_up+0x4c>
    1082:	0c c0       	rjmp	.+24     	; 0x109c <udi_hid_kbd_up+0x5e>
    1084:	1f bf       	out	0x3f, r17	; 63
			break;
	}
	if (UDI_HID_KBD_REPORT_SIZE == i) {
		// Already removed
		cpu_irq_restore(flags);
		return true;
    1086:	11 c0       	rjmp	.+34     	; 0x10aa <udi_hid_kbd_up+0x6c>
	uint8_t i;

	irqflags_t flags = cpu_irq_save();

	// Fill report
	for (i = 2; i < UDI_HID_KBD_REPORT_SIZE; i++) {
    1088:	92 e0       	ldi	r25, 0x02	; 2
		cpu_irq_restore(flags);
		return true;
	}
	// Remove key and shift
	while (i < (UDI_HID_KBD_REPORT_SIZE - 1)) {
		udi_hid_kbd_report[i] = udi_hid_kbd_report[i + 1];
    108a:	e9 2f       	mov	r30, r25
    108c:	f0 e0       	ldi	r31, 0x00	; 0
    108e:	eb 52       	subi	r30, 0x2B	; 43
    1090:	fe 4d       	sbci	r31, 0xDE	; 222
    1092:	81 81       	ldd	r24, Z+1	; 0x01
    1094:	80 83       	st	Z, r24
		i++;
    1096:	9f 5f       	subi	r25, 0xFF	; 255
		// Already removed
		cpu_irq_restore(flags);
		return true;
	}
	// Remove key and shift
	while (i < (UDI_HID_KBD_REPORT_SIZE - 1)) {
    1098:	97 30       	cpi	r25, 0x07	; 7
    109a:	b9 f7       	brne	.-18     	; 0x108a <udi_hid_kbd_up+0x4c>
		udi_hid_kbd_report[i] = udi_hid_kbd_report[i + 1];
		i++;
	}
	udi_hid_kbd_report[UDI_HID_KBD_REPORT_SIZE - 1] = 0x00;
    109c:	10 92 dc 21 	sts	0x21DC, r1	; 0x8021dc <udi_hid_kbd_report+0x7>
	udi_hid_kbd_b_report_valid = true;
    10a0:	81 e0       	ldi	r24, 0x01	; 1
    10a2:	80 93 dd 21 	sts	0x21DD, r24	; 0x8021dd <udi_hid_kbd_b_report_valid>

	// Send report
	udi_hid_kbd_send_report();
    10a6:	a2 df       	rcall	.-188    	; 0xfec <udi_hid_kbd_send_report>
    10a8:	1f bf       	out	0x3f, r17	; 63

	cpu_irq_restore(flags);
	return true;
}
    10aa:	81 e0       	ldi	r24, 0x01	; 1
    10ac:	0f 90       	pop	r0
    10ae:	df 91       	pop	r29
    10b0:	cf 91       	pop	r28
    10b2:	1f 91       	pop	r17
    10b4:	08 95       	ret

000010b6 <udi_hid_kbd_down>:


bool udi_hid_kbd_down(uint8_t key_id)
{
    10b6:	1f 93       	push	r17
    10b8:	cf 93       	push	r28
    10ba:	df 93       	push	r29
    10bc:	1f 92       	push	r1
    10be:	cd b7       	in	r28, 0x3d	; 61
    10c0:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    10c2:	9f b7       	in	r25, 0x3f	; 63
    10c4:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    10c6:	f8 94       	cli
	return flags;
    10c8:	19 81       	ldd	r17, Y+1	; 0x01

	irqflags_t flags = cpu_irq_save();

	// Fill report
	for (i = 2; i < UDI_HID_KBD_REPORT_SIZE; i++) {
		if (0 == udi_hid_kbd_report[i])
    10ca:	90 91 d7 21 	lds	r25, 0x21D7	; 0x8021d7 <udi_hid_kbd_report+0x2>
    10ce:	99 23       	and	r25, r25
    10d0:	b1 f0       	breq	.+44     	; 0x10fe <udi_hid_kbd_down+0x48>
			break;
		if (key_id == udi_hid_kbd_report[i]) {
    10d2:	89 17       	cp	r24, r25
    10d4:	41 f0       	breq	.+16     	; 0x10e6 <udi_hid_kbd_down+0x30>
    10d6:	a8 ed       	ldi	r26, 0xD8	; 216
    10d8:	b1 e2       	ldi	r27, 0x21	; 33
	uint8_t i;

	irqflags_t flags = cpu_irq_save();

	// Fill report
	for (i = 2; i < UDI_HID_KBD_REPORT_SIZE; i++) {
    10da:	e3 e0       	ldi	r30, 0x03	; 3
		if (0 == udi_hid_kbd_report[i])
    10dc:	9d 91       	ld	r25, X+
    10de:	99 23       	and	r25, r25
    10e0:	49 f0       	breq	.+18     	; 0x10f4 <udi_hid_kbd_down+0x3e>
			break;
		if (key_id == udi_hid_kbd_report[i]) {
    10e2:	98 13       	cpse	r25, r24
    10e4:	03 c0       	rjmp	.+6      	; 0x10ec <udi_hid_kbd_down+0x36>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    10e6:	1f bf       	out	0x3f, r17	; 63
			// Already in array
			cpu_irq_restore(flags);
			return true;
    10e8:	81 e0       	ldi	r24, 0x01	; 1
    10ea:	14 c0       	rjmp	.+40     	; 0x1114 <udi_hid_kbd_down+0x5e>
	uint8_t i;

	irqflags_t flags = cpu_irq_save();

	// Fill report
	for (i = 2; i < UDI_HID_KBD_REPORT_SIZE; i++) {
    10ec:	ef 5f       	subi	r30, 0xFF	; 255
    10ee:	e8 30       	cpi	r30, 0x08	; 8
    10f0:	a9 f7       	brne	.-22     	; 0x10dc <udi_hid_kbd_down+0x26>
    10f2:	02 c0       	rjmp	.+4      	; 0x10f8 <udi_hid_kbd_down+0x42>
			cpu_irq_restore(flags);
			return true;
		}
	}

	if (UDI_HID_KBD_REPORT_SIZE == i) {
    10f4:	e8 30       	cpi	r30, 0x08	; 8
    10f6:	21 f4       	brne	.+8      	; 0x1100 <udi_hid_kbd_down+0x4a>
    10f8:	1f bf       	out	0x3f, r17	; 63
		// Array full
		// TODO manage more than UDI_HID_KBD_REPORT_SIZE key pressed in same time
		cpu_irq_restore(flags);
		return false;
    10fa:	80 e0       	ldi	r24, 0x00	; 0
    10fc:	0b c0       	rjmp	.+22     	; 0x1114 <udi_hid_kbd_down+0x5e>
	uint8_t i;

	irqflags_t flags = cpu_irq_save();

	// Fill report
	for (i = 2; i < UDI_HID_KBD_REPORT_SIZE; i++) {
    10fe:	e2 e0       	ldi	r30, 0x02	; 2
		// TODO manage more than UDI_HID_KBD_REPORT_SIZE key pressed in same time
		cpu_irq_restore(flags);
		return false;
	}
	// Add key at the end of array
	udi_hid_kbd_report[i] = key_id;
    1100:	f0 e0       	ldi	r31, 0x00	; 0
    1102:	eb 52       	subi	r30, 0x2B	; 43
    1104:	fe 4d       	sbci	r31, 0xDE	; 222
    1106:	80 83       	st	Z, r24
	udi_hid_kbd_b_report_valid = true;
    1108:	81 e0       	ldi	r24, 0x01	; 1
    110a:	80 93 dd 21 	sts	0x21DD, r24	; 0x8021dd <udi_hid_kbd_b_report_valid>

	// Send report
	udi_hid_kbd_send_report();
    110e:	6e df       	rcall	.-292    	; 0xfec <udi_hid_kbd_send_report>
    1110:	1f bf       	out	0x3f, r17	; 63

	// Enable IT
	cpu_irq_restore(flags);
	return true;
    1112:	81 e0       	ldi	r24, 0x01	; 1
}
    1114:	0f 90       	pop	r0
    1116:	df 91       	pop	r29
    1118:	cf 91       	pop	r28
    111a:	1f 91       	pop	r17
    111c:	08 95       	ret

0000111e <udi_hid_setup>:
 * \retval true if the descriptor is supported
 */
static bool udi_hid_reqstdifaceget_descriptor(uint8_t *report_desc);

bool udi_hid_setup( uint8_t *rate, uint8_t *protocol, uint8_t *report_desc, bool (*setup_report)(void) )
{
    111e:	cf 93       	push	r28
    1120:	df 93       	push	r29
    1122:	dc 01       	movw	r26, r24
    1124:	ea 01       	movw	r28, r20
	if (Udd_setup_is_in()) {
    1126:	90 91 b9 23 	lds	r25, 0x23B9	; 0x8023b9 <udd_g_ctrlreq>
    112a:	99 23       	and	r25, r25
    112c:	0c f0       	brlt	.+2      	; 0x1130 <udi_hid_setup+0x12>
    112e:	68 c0       	rjmp	.+208    	; 0x1200 <udi_hid_setup+0xe2>
    1130:	90 76       	andi	r25, 0x60	; 96
		// Requests Interface GET
		if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
    1132:	09 f0       	breq	.+2      	; 0x1136 <udi_hid_setup+0x18>
    1134:	45 c0       	rjmp	.+138    	; 0x11c0 <udi_hid_setup+0xa2>
			// Requests Standard Interface Get
			switch (udd_g_ctrlreq.req.bRequest) {
    1136:	80 91 ba 23 	lds	r24, 0x23BA	; 0x8023ba <udd_g_ctrlreq+0x1>
    113a:	86 30       	cpi	r24, 0x06	; 6
    113c:	09 f0       	breq	.+2      	; 0x1140 <udi_hid_setup+0x22>
    113e:	40 c0       	rjmp	.+128    	; 0x11c0 <udi_hid_setup+0xa2>
	usb_hid_descriptor_t UDC_DESC_STORAGE *ptr_hid_desc;

	// Get the USB descriptor which is located after the interface descriptor
	// This descriptor must be the HID descriptor
	ptr_hid_desc = (usb_hid_descriptor_t UDC_DESC_STORAGE *) ((uint8_t *)
			udc_get_interface_desc() + sizeof(usb_iface_desc_t));
    1140:	76 d1       	rcall	.+748    	; 0x142e <udc_get_interface_desc>
	if (USB_DT_HID != ptr_hid_desc->bDescriptorType)
    1142:	dc 01       	movw	r26, r24
    1144:	1a 96       	adiw	r26, 0x0a	; 10
    1146:	2c 91       	ld	r18, X
    1148:	1a 97       	sbiw	r26, 0x0a	; 10
    114a:	21 32       	cpi	r18, 0x21	; 33
    114c:	09 f0       	breq	.+2      	; 0x1150 <udi_hid_setup+0x32>
    114e:	77 c0       	rjmp	.+238    	; 0x123e <udi_hid_setup+0x120>

	// The SETUP request can ask for:
	// - an USB_DT_HID descriptor
	// - or USB_DT_HID_REPORT descriptor
	// - or USB_DT_HID_PHYSICAL descriptor
	if (USB_DT_HID == (uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
    1150:	20 91 bc 23 	lds	r18, 0x23BC	; 0x8023bc <udd_g_ctrlreq+0x3>
    1154:	30 e0       	ldi	r19, 0x00	; 0
    1156:	21 32       	cpi	r18, 0x21	; 33
    1158:	31 05       	cpc	r19, r1
    115a:	b1 f4       	brne	.+44     	; 0x1188 <udi_hid_setup+0x6a>
		// USB_DT_HID descriptor requested then send it
		udd_g_ctrlreq.payload = (uint8_t *) ptr_hid_desc;
    115c:	9c 01       	movw	r18, r24
    115e:	27 5f       	subi	r18, 0xF7	; 247
    1160:	3f 4f       	sbci	r19, 0xFF	; 255
    1162:	20 93 c1 23 	sts	0x23C1, r18	; 0x8023c1 <udd_g_ctrlreq+0x8>
    1166:	30 93 c2 23 	sts	0x23C2, r19	; 0x8023c2 <udd_g_ctrlreq+0x9>
		udd_g_ctrlreq.payload_size =
    116a:	e9 eb       	ldi	r30, 0xB9	; 185
    116c:	f3 e2       	ldi	r31, 0x23	; 35
    116e:	19 96       	adiw	r26, 0x09	; 9
    1170:	8c 91       	ld	r24, X
    1172:	26 81       	ldd	r18, Z+6	; 0x06
    1174:	37 81       	ldd	r19, Z+7	; 0x07
    1176:	90 e0       	ldi	r25, 0x00	; 0
    1178:	28 17       	cp	r18, r24
    117a:	39 07       	cpc	r19, r25
    117c:	08 f4       	brcc	.+2      	; 0x1180 <udi_hid_setup+0x62>
    117e:	c9 01       	movw	r24, r18
    1180:	82 87       	std	Z+10, r24	; 0x0a
    1182:	93 87       	std	Z+11, r25	; 0x0b
				min(udd_g_ctrlreq.req.wLength,
				ptr_hid_desc->bLength);
		return true;
    1184:	81 e0       	ldi	r24, 0x01	; 1
    1186:	68 c0       	rjmp	.+208    	; 0x1258 <udi_hid_setup+0x13a>
	}
	// The HID_X descriptor requested must correspond to report type
	// included in the HID descriptor
	if (ptr_hid_desc->bRDescriptorType ==
    1188:	fc 01       	movw	r30, r24
    118a:	47 85       	ldd	r20, Z+15	; 0x0f
    118c:	50 e0       	ldi	r21, 0x00	; 0
    118e:	42 17       	cp	r20, r18
    1190:	53 07       	cpc	r21, r19
    1192:	09 f0       	breq	.+2      	; 0x1196 <udi_hid_setup+0x78>
    1194:	56 c0       	rjmp	.+172    	; 0x1242 <udi_hid_setup+0x124>
			(uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
		// Send HID Report descriptor given by high level
		udd_g_ctrlreq.payload = report_desc;
    1196:	c0 93 c1 23 	sts	0x23C1, r28	; 0x8023c1 <udd_g_ctrlreq+0x8>
    119a:	d0 93 c2 23 	sts	0x23C2, r29	; 0x8023c2 <udd_g_ctrlreq+0x9>
		udd_g_ctrlreq.payload_size =
    119e:	e9 eb       	ldi	r30, 0xB9	; 185
    11a0:	f3 e2       	ldi	r31, 0x23	; 35
    11a2:	26 81       	ldd	r18, Z+6	; 0x06
    11a4:	37 81       	ldd	r19, Z+7	; 0x07
    11a6:	dc 01       	movw	r26, r24
    11a8:	50 96       	adiw	r26, 0x10	; 16
    11aa:	8d 91       	ld	r24, X+
    11ac:	9c 91       	ld	r25, X
    11ae:	51 97       	sbiw	r26, 0x11	; 17
    11b0:	28 17       	cp	r18, r24
    11b2:	39 07       	cpc	r19, r25
    11b4:	08 f4       	brcc	.+2      	; 0x11b8 <udi_hid_setup+0x9a>
    11b6:	c9 01       	movw	r24, r18
    11b8:	82 87       	std	Z+10, r24	; 0x0a
    11ba:	93 87       	std	Z+11, r25	; 0x0b
				min(udd_g_ctrlreq.req.wLength,
				le16_to_cpu(ptr_hid_desc->wDescriptorLength));
		return true;
    11bc:	81 e0       	ldi	r24, 0x01	; 1
    11be:	4c c0       	rjmp	.+152    	; 0x1258 <udi_hid_setup+0x13a>

			case USB_REQ_GET_DESCRIPTOR:
				return udi_hid_reqstdifaceget_descriptor(report_desc);
			}
		}
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
    11c0:	90 32       	cpi	r25, 0x20	; 32
    11c2:	09 f0       	breq	.+2      	; 0x11c6 <udi_hid_setup+0xa8>
    11c4:	40 c0       	rjmp	.+128    	; 0x1246 <udi_hid_setup+0x128>
			// Requests Class Interface Get
			switch (udd_g_ctrlreq.req.bRequest) {
    11c6:	80 91 ba 23 	lds	r24, 0x23BA	; 0x8023ba <udd_g_ctrlreq+0x1>
    11ca:	82 30       	cpi	r24, 0x02	; 2
    11cc:	39 f0       	breq	.+14     	; 0x11dc <udi_hid_setup+0xbe>
    11ce:	83 30       	cpi	r24, 0x03	; 3
    11d0:	71 f0       	breq	.+28     	; 0x11ee <udi_hid_setup+0xd0>
    11d2:	81 30       	cpi	r24, 0x01	; 1
    11d4:	d1 f5       	brne	.+116    	; 0x124a <udi_hid_setup+0x12c>

			case USB_REQ_HID_GET_REPORT:
				return setup_report();
    11d6:	f9 01       	movw	r30, r18
    11d8:	19 95       	eicall
    11da:	3e c0       	rjmp	.+124    	; 0x1258 <udi_hid_setup+0x13a>

			case USB_REQ_HID_GET_IDLE:
				udd_g_ctrlreq.payload = rate;
    11dc:	e9 eb       	ldi	r30, 0xB9	; 185
    11de:	f3 e2       	ldi	r31, 0x23	; 35
    11e0:	a0 87       	std	Z+8, r26	; 0x08
    11e2:	b1 87       	std	Z+9, r27	; 0x09
				udd_g_ctrlreq.payload_size = 1;
    11e4:	81 e0       	ldi	r24, 0x01	; 1
    11e6:	90 e0       	ldi	r25, 0x00	; 0
    11e8:	82 87       	std	Z+10, r24	; 0x0a
    11ea:	93 87       	std	Z+11, r25	; 0x0b
				return true;
    11ec:	35 c0       	rjmp	.+106    	; 0x1258 <udi_hid_setup+0x13a>

			case USB_REQ_HID_GET_PROTOCOL:
				udd_g_ctrlreq.payload = protocol;
    11ee:	e9 eb       	ldi	r30, 0xB9	; 185
    11f0:	f3 e2       	ldi	r31, 0x23	; 35
    11f2:	60 87       	std	Z+8, r22	; 0x08
    11f4:	71 87       	std	Z+9, r23	; 0x09
				udd_g_ctrlreq.payload_size = 1;
    11f6:	81 e0       	ldi	r24, 0x01	; 1
    11f8:	90 e0       	ldi	r25, 0x00	; 0
    11fa:	82 87       	std	Z+10, r24	; 0x0a
    11fc:	93 87       	std	Z+11, r25	; 0x0b
				return true;
    11fe:	2c c0       	rjmp	.+88     	; 0x1258 <udi_hid_setup+0x13a>
			}
		}
	}
	if (Udd_setup_is_out()) {
		// Requests Interface SET
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
    1200:	90 76       	andi	r25, 0x60	; 96
    1202:	90 32       	cpi	r25, 0x20	; 32
    1204:	21 f5       	brne	.+72     	; 0x124e <udi_hid_setup+0x130>
			// Requests Class Interface Set
			switch (udd_g_ctrlreq.req.bRequest) {
    1206:	80 91 ba 23 	lds	r24, 0x23BA	; 0x8023ba <udd_g_ctrlreq+0x1>
    120a:	8a 30       	cpi	r24, 0x0A	; 10
    120c:	39 f0       	breq	.+14     	; 0x121c <udi_hid_setup+0xfe>
    120e:	8b 30       	cpi	r24, 0x0B	; 11
    1210:	51 f0       	breq	.+20     	; 0x1226 <udi_hid_setup+0x108>
    1212:	89 30       	cpi	r24, 0x09	; 9
    1214:	f1 f4       	brne	.+60     	; 0x1252 <udi_hid_setup+0x134>

			case USB_REQ_HID_SET_REPORT:
				return setup_report();
    1216:	f9 01       	movw	r30, r18
    1218:	19 95       	eicall
    121a:	1e c0       	rjmp	.+60     	; 0x1258 <udi_hid_setup+0x13a>

			case USB_REQ_HID_SET_IDLE:
				*rate = udd_g_ctrlreq.req.wValue >> 8;
    121c:	80 91 bc 23 	lds	r24, 0x23BC	; 0x8023bc <udd_g_ctrlreq+0x3>
    1220:	8c 93       	st	X, r24
				return true;
    1222:	81 e0       	ldi	r24, 0x01	; 1
    1224:	19 c0       	rjmp	.+50     	; 0x1258 <udi_hid_setup+0x13a>

			case USB_REQ_HID_SET_PROTOCOL:
				if (0 != udd_g_ctrlreq.req.wLength)
    1226:	80 91 bf 23 	lds	r24, 0x23BF	; 0x8023bf <udd_g_ctrlreq+0x6>
    122a:	90 91 c0 23 	lds	r25, 0x23C0	; 0x8023c0 <udd_g_ctrlreq+0x7>
    122e:	89 2b       	or	r24, r25
    1230:	91 f4       	brne	.+36     	; 0x1256 <udi_hid_setup+0x138>
					return false;
				*protocol = udd_g_ctrlreq.req.wValue;
    1232:	80 91 bb 23 	lds	r24, 0x23BB	; 0x8023bb <udd_g_ctrlreq+0x2>
    1236:	db 01       	movw	r26, r22
    1238:	8c 93       	st	X, r24
				return true;
    123a:	81 e0       	ldi	r24, 0x01	; 1
    123c:	0d c0       	rjmp	.+26     	; 0x1258 <udi_hid_setup+0x13a>
	// Get the USB descriptor which is located after the interface descriptor
	// This descriptor must be the HID descriptor
	ptr_hid_desc = (usb_hid_descriptor_t UDC_DESC_STORAGE *) ((uint8_t *)
			udc_get_interface_desc() + sizeof(usb_iface_desc_t));
	if (USB_DT_HID != ptr_hid_desc->bDescriptorType)
		return false;
    123e:	80 e0       	ldi	r24, 0x00	; 0
    1240:	0b c0       	rjmp	.+22     	; 0x1258 <udi_hid_setup+0x13a>
		udd_g_ctrlreq.payload_size =
				min(udd_g_ctrlreq.req.wLength,
				le16_to_cpu(ptr_hid_desc->wDescriptorLength));
		return true;
	}
	return false;
    1242:	80 e0       	ldi	r24, 0x00	; 0
    1244:	09 c0       	rjmp	.+18     	; 0x1258 <udi_hid_setup+0x13a>
				*protocol = udd_g_ctrlreq.req.wValue;
				return true;
			}
		}
	}
	return false;	// Request not supported
    1246:	80 e0       	ldi	r24, 0x00	; 0
    1248:	07 c0       	rjmp	.+14     	; 0x1258 <udi_hid_setup+0x13a>
    124a:	80 e0       	ldi	r24, 0x00	; 0
    124c:	05 c0       	rjmp	.+10     	; 0x1258 <udi_hid_setup+0x13a>
    124e:	80 e0       	ldi	r24, 0x00	; 0
    1250:	03 c0       	rjmp	.+6      	; 0x1258 <udi_hid_setup+0x13a>
    1252:	80 e0       	ldi	r24, 0x00	; 0
    1254:	01 c0       	rjmp	.+2      	; 0x1258 <udi_hid_setup+0x13a>
				*rate = udd_g_ctrlreq.req.wValue >> 8;
				return true;

			case USB_REQ_HID_SET_PROTOCOL:
				if (0 != udd_g_ctrlreq.req.wLength)
					return false;
    1256:	80 e0       	ldi	r24, 0x00	; 0
				return true;
			}
		}
	}
	return false;	// Request not supported
}
    1258:	df 91       	pop	r29
    125a:	cf 91       	pop	r28
    125c:	08 95       	ret

0000125e <udc_next_desc_in_iface>:
/*! \brief Stop the USB Device stack
 */
void udc_stop(void)
{
	udd_disable();
	udc_reset();
    125e:	e0 91 e6 21 	lds	r30, 0x21E6	; 0x8021e6 <udc_ptr_conf>
    1262:	f0 91 e7 21 	lds	r31, 0x21E7	; 0x8021e7 <udc_ptr_conf+0x1>
    1266:	01 90       	ld	r0, Z+
    1268:	f0 81       	ld	r31, Z
    126a:	e0 2d       	mov	r30, r0
    126c:	22 81       	ldd	r18, Z+2	; 0x02
    126e:	33 81       	ldd	r19, Z+3	; 0x03
    1270:	2e 0f       	add	r18, r30
    1272:	3f 1f       	adc	r19, r31
    1274:	fc 01       	movw	r30, r24
    1276:	40 81       	ld	r20, Z
    1278:	e4 0f       	add	r30, r20
    127a:	f1 1d       	adc	r31, r1
    127c:	e2 17       	cp	r30, r18
    127e:	f3 07       	cpc	r31, r19
    1280:	a0 f4       	brcc	.+40     	; 0x12aa <udc_next_desc_in_iface+0x4c>
    1282:	81 81       	ldd	r24, Z+1	; 0x01
    1284:	84 30       	cpi	r24, 0x04	; 4
    1286:	a1 f0       	breq	.+40     	; 0x12b0 <udc_next_desc_in_iface+0x52>
    1288:	86 13       	cpse	r24, r22
    128a:	06 c0       	rjmp	.+12     	; 0x1298 <udc_next_desc_in_iface+0x3a>
    128c:	14 c0       	rjmp	.+40     	; 0x12b6 <udc_next_desc_in_iface+0x58>
    128e:	81 81       	ldd	r24, Z+1	; 0x01
    1290:	84 30       	cpi	r24, 0x04	; 4
    1292:	a1 f0       	breq	.+40     	; 0x12bc <udc_next_desc_in_iface+0x5e>
    1294:	86 17       	cp	r24, r22
    1296:	a9 f0       	breq	.+42     	; 0x12c2 <udc_next_desc_in_iface+0x64>
    1298:	80 81       	ld	r24, Z
    129a:	e8 0f       	add	r30, r24
    129c:	f1 1d       	adc	r31, r1
    129e:	e2 17       	cp	r30, r18
    12a0:	f3 07       	cpc	r31, r19
    12a2:	a8 f3       	brcs	.-22     	; 0x128e <udc_next_desc_in_iface+0x30>
    12a4:	80 e0       	ldi	r24, 0x00	; 0
    12a6:	90 e0       	ldi	r25, 0x00	; 0
    12a8:	08 95       	ret
    12aa:	80 e0       	ldi	r24, 0x00	; 0
    12ac:	90 e0       	ldi	r25, 0x00	; 0
    12ae:	08 95       	ret
    12b0:	80 e0       	ldi	r24, 0x00	; 0
    12b2:	90 e0       	ldi	r25, 0x00	; 0
    12b4:	08 95       	ret
    12b6:	8e 2f       	mov	r24, r30
    12b8:	9f 2f       	mov	r25, r31
    12ba:	08 95       	ret
    12bc:	80 e0       	ldi	r24, 0x00	; 0
    12be:	90 e0       	ldi	r25, 0x00	; 0
    12c0:	08 95       	ret
    12c2:	8e 2f       	mov	r24, r30
    12c4:	9f 2f       	mov	r25, r31
    12c6:	08 95       	ret

000012c8 <udc_valid_address>:
    12c8:	80 91 bb 23 	lds	r24, 0x23BB	; 0x8023bb <udd_g_ctrlreq+0x2>
    12cc:	8f 77       	andi	r24, 0x7F	; 127
    12ce:	95 c7       	rjmp	.+3882   	; 0x21fa <udd_set_address>
    12d0:	08 95       	ret

000012d2 <udc_update_iface_desc>:
    12d2:	90 91 e8 21 	lds	r25, 0x21E8	; 0x8021e8 <udc_num_configuration>
    12d6:	99 23       	and	r25, r25
    12d8:	81 f1       	breq	.+96     	; 0x133a <udc_update_iface_desc+0x68>
    12da:	e0 91 e6 21 	lds	r30, 0x21E6	; 0x8021e6 <udc_ptr_conf>
    12de:	f0 91 e7 21 	lds	r31, 0x21E7	; 0x8021e7 <udc_ptr_conf+0x1>
    12e2:	01 90       	ld	r0, Z+
    12e4:	f0 81       	ld	r31, Z
    12e6:	e0 2d       	mov	r30, r0
    12e8:	94 81       	ldd	r25, Z+4	; 0x04
    12ea:	89 17       	cp	r24, r25
    12ec:	40 f5       	brcc	.+80     	; 0x133e <udc_update_iface_desc+0x6c>
    12ee:	e0 93 e4 21 	sts	0x21E4, r30	; 0x8021e4 <udc_ptr_iface>
    12f2:	f0 93 e5 21 	sts	0x21E5, r31	; 0x8021e5 <udc_ptr_iface+0x1>
    12f6:	22 81       	ldd	r18, Z+2	; 0x02
    12f8:	33 81       	ldd	r19, Z+3	; 0x03
    12fa:	2e 0f       	add	r18, r30
    12fc:	3f 1f       	adc	r19, r31
    12fe:	e2 17       	cp	r30, r18
    1300:	f3 07       	cpc	r31, r19
    1302:	f8 f4       	brcc	.+62     	; 0x1342 <udc_update_iface_desc+0x70>
    1304:	91 81       	ldd	r25, Z+1	; 0x01
    1306:	94 30       	cpi	r25, 0x04	; 4
    1308:	61 f4       	brne	.+24     	; 0x1322 <udc_update_iface_desc+0x50>
    130a:	92 81       	ldd	r25, Z+2	; 0x02
    130c:	89 13       	cpse	r24, r25
    130e:	09 c0       	rjmp	.+18     	; 0x1322 <udc_update_iface_desc+0x50>
    1310:	93 81       	ldd	r25, Z+3	; 0x03
    1312:	96 13       	cpse	r25, r22
    1314:	06 c0       	rjmp	.+12     	; 0x1322 <udc_update_iface_desc+0x50>
    1316:	e0 93 e4 21 	sts	0x21E4, r30	; 0x8021e4 <udc_ptr_iface>
    131a:	f0 93 e5 21 	sts	0x21E5, r31	; 0x8021e5 <udc_ptr_iface+0x1>
    131e:	81 e0       	ldi	r24, 0x01	; 1
    1320:	08 95       	ret
    1322:	90 81       	ld	r25, Z
    1324:	e9 0f       	add	r30, r25
    1326:	f1 1d       	adc	r31, r1
    1328:	e2 17       	cp	r30, r18
    132a:	f3 07       	cpc	r31, r19
    132c:	58 f3       	brcs	.-42     	; 0x1304 <udc_update_iface_desc+0x32>
    132e:	e0 93 e4 21 	sts	0x21E4, r30	; 0x8021e4 <udc_ptr_iface>
    1332:	f0 93 e5 21 	sts	0x21E5, r31	; 0x8021e5 <udc_ptr_iface+0x1>
    1336:	80 e0       	ldi	r24, 0x00	; 0
    1338:	08 95       	ret
    133a:	80 e0       	ldi	r24, 0x00	; 0
    133c:	08 95       	ret
    133e:	80 e0       	ldi	r24, 0x00	; 0
    1340:	08 95       	ret
    1342:	80 e0       	ldi	r24, 0x00	; 0
    1344:	08 95       	ret

00001346 <udc_iface_disable>:
    1346:	ef 92       	push	r14
    1348:	ff 92       	push	r15
    134a:	1f 93       	push	r17
    134c:	cf 93       	push	r28
    134e:	df 93       	push	r29
    1350:	c8 2f       	mov	r28, r24
    1352:	60 e0       	ldi	r22, 0x00	; 0
    1354:	be df       	rcall	.-132    	; 0x12d2 <udc_update_iface_desc>
    1356:	18 2f       	mov	r17, r24
    1358:	88 23       	and	r24, r24
    135a:	81 f1       	breq	.+96     	; 0x13bc <udc_iface_disable+0x76>
    135c:	a0 91 e6 21 	lds	r26, 0x21E6	; 0x8021e6 <udc_ptr_conf>
    1360:	b0 91 e7 21 	lds	r27, 0x21E7	; 0x8021e7 <udc_ptr_conf+0x1>
    1364:	ec 2f       	mov	r30, r28
    1366:	f0 e0       	ldi	r31, 0x00	; 0
    1368:	ee 0f       	add	r30, r30
    136a:	ff 1f       	adc	r31, r31
    136c:	12 96       	adiw	r26, 0x02	; 2
    136e:	8d 91       	ld	r24, X+
    1370:	9c 91       	ld	r25, X
    1372:	13 97       	sbiw	r26, 0x03	; 3
    1374:	e8 0f       	add	r30, r24
    1376:	f9 1f       	adc	r31, r25
    1378:	e0 80       	ld	r14, Z
    137a:	f1 80       	ldd	r15, Z+1	; 0x01
    137c:	d7 01       	movw	r26, r14
    137e:	16 96       	adiw	r26, 0x06	; 6
    1380:	ed 91       	ld	r30, X+
    1382:	fc 91       	ld	r31, X
    1384:	17 97       	sbiw	r26, 0x07	; 7
    1386:	19 95       	eicall
    1388:	68 2f       	mov	r22, r24
    138a:	8c 2f       	mov	r24, r28
    138c:	a2 df       	rcall	.-188    	; 0x12d2 <udc_update_iface_desc>
    138e:	18 2f       	mov	r17, r24
    1390:	88 23       	and	r24, r24
    1392:	a1 f0       	breq	.+40     	; 0x13bc <udc_iface_disable+0x76>
    1394:	c0 91 e4 21 	lds	r28, 0x21E4	; 0x8021e4 <udc_ptr_iface>
    1398:	d0 91 e5 21 	lds	r29, 0x21E5	; 0x8021e5 <udc_ptr_iface+0x1>
    139c:	65 e0       	ldi	r22, 0x05	; 5
    139e:	ce 01       	movw	r24, r28
    13a0:	5e df       	rcall	.-324    	; 0x125e <udc_next_desc_in_iface>
    13a2:	ec 01       	movw	r28, r24
    13a4:	89 2b       	or	r24, r25
    13a6:	21 f0       	breq	.+8      	; 0x13b0 <udc_iface_disable+0x6a>
    13a8:	8a 81       	ldd	r24, Y+2	; 0x02
    13aa:	0e 94 fd 12 	call	0x25fa	; 0x25fa <udd_ep_free>
    13ae:	f6 cf       	rjmp	.-20     	; 0x139c <udc_iface_disable+0x56>
    13b0:	d7 01       	movw	r26, r14
    13b2:	12 96       	adiw	r26, 0x02	; 2
    13b4:	ed 91       	ld	r30, X+
    13b6:	fc 91       	ld	r31, X
    13b8:	13 97       	sbiw	r26, 0x03	; 3
    13ba:	19 95       	eicall
    13bc:	81 2f       	mov	r24, r17
    13be:	df 91       	pop	r29
    13c0:	cf 91       	pop	r28
    13c2:	1f 91       	pop	r17
    13c4:	ff 90       	pop	r15
    13c6:	ef 90       	pop	r14
    13c8:	08 95       	ret

000013ca <udc_iface_enable>:
    13ca:	1f 93       	push	r17
    13cc:	cf 93       	push	r28
    13ce:	df 93       	push	r29
    13d0:	18 2f       	mov	r17, r24
    13d2:	7f df       	rcall	.-258    	; 0x12d2 <udc_update_iface_desc>
    13d4:	88 23       	and	r24, r24
    13d6:	39 f1       	breq	.+78     	; 0x1426 <udc_iface_enable+0x5c>
    13d8:	c0 91 e4 21 	lds	r28, 0x21E4	; 0x8021e4 <udc_ptr_iface>
    13dc:	d0 91 e5 21 	lds	r29, 0x21E5	; 0x8021e5 <udc_ptr_iface+0x1>
    13e0:	65 e0       	ldi	r22, 0x05	; 5
    13e2:	ce 01       	movw	r24, r28
    13e4:	3c df       	rcall	.-392    	; 0x125e <udc_next_desc_in_iface>
    13e6:	ec 01       	movw	r28, r24
    13e8:	89 2b       	or	r24, r25
    13ea:	41 f0       	breq	.+16     	; 0x13fc <udc_iface_enable+0x32>
    13ec:	4c 81       	ldd	r20, Y+4	; 0x04
    13ee:	5d 81       	ldd	r21, Y+5	; 0x05
    13f0:	6b 81       	ldd	r22, Y+3	; 0x03
    13f2:	8a 81       	ldd	r24, Y+2	; 0x02
    13f4:	0f d7       	rcall	.+3614   	; 0x2214 <udd_ep_alloc>
    13f6:	81 11       	cpse	r24, r1
    13f8:	f3 cf       	rjmp	.-26     	; 0x13e0 <udc_iface_enable+0x16>
    13fa:	15 c0       	rjmp	.+42     	; 0x1426 <udc_iface_enable+0x5c>
    13fc:	a0 91 e6 21 	lds	r26, 0x21E6	; 0x8021e6 <udc_ptr_conf>
    1400:	b0 91 e7 21 	lds	r27, 0x21E7	; 0x8021e7 <udc_ptr_conf+0x1>
    1404:	e1 2f       	mov	r30, r17
    1406:	f0 e0       	ldi	r31, 0x00	; 0
    1408:	ee 0f       	add	r30, r30
    140a:	ff 1f       	adc	r31, r31
    140c:	12 96       	adiw	r26, 0x02	; 2
    140e:	8d 91       	ld	r24, X+
    1410:	9c 91       	ld	r25, X
    1412:	13 97       	sbiw	r26, 0x03	; 3
    1414:	e8 0f       	add	r30, r24
    1416:	f9 1f       	adc	r31, r25
    1418:	01 90       	ld	r0, Z+
    141a:	f0 81       	ld	r31, Z
    141c:	e0 2d       	mov	r30, r0
    141e:	01 90       	ld	r0, Z+
    1420:	f0 81       	ld	r31, Z
    1422:	e0 2d       	mov	r30, r0
    1424:	19 95       	eicall
    1426:	df 91       	pop	r29
    1428:	cf 91       	pop	r28
    142a:	1f 91       	pop	r17
    142c:	08 95       	ret

0000142e <udc_get_interface_desc>:
    142e:	80 91 e4 21 	lds	r24, 0x21E4	; 0x8021e4 <udc_ptr_iface>
    1432:	90 91 e5 21 	lds	r25, 0x21E5	; 0x8021e5 <udc_ptr_iface+0x1>
    1436:	08 95       	ret

00001438 <udc_start>:
    1438:	55 c6       	rjmp	.+3242   	; 0x20e4 <udd_enable>
    143a:	08 95       	ret

0000143c <udc_reset>:
    143c:	cf 93       	push	r28
    143e:	80 91 e8 21 	lds	r24, 0x21E8	; 0x8021e8 <udc_num_configuration>
    1442:	88 23       	and	r24, r24
    1444:	c1 f0       	breq	.+48     	; 0x1476 <udc_reset+0x3a>
    1446:	e0 91 e6 21 	lds	r30, 0x21E6	; 0x8021e6 <udc_ptr_conf>
    144a:	f0 91 e7 21 	lds	r31, 0x21E7	; 0x8021e7 <udc_ptr_conf+0x1>
    144e:	01 90       	ld	r0, Z+
    1450:	f0 81       	ld	r31, Z
    1452:	e0 2d       	mov	r30, r0
    1454:	84 81       	ldd	r24, Z+4	; 0x04
    1456:	88 23       	and	r24, r24
    1458:	71 f0       	breq	.+28     	; 0x1476 <udc_reset+0x3a>
    145a:	c0 e0       	ldi	r28, 0x00	; 0
    145c:	8c 2f       	mov	r24, r28
    145e:	73 df       	rcall	.-282    	; 0x1346 <udc_iface_disable>
    1460:	cf 5f       	subi	r28, 0xFF	; 255
    1462:	e0 91 e6 21 	lds	r30, 0x21E6	; 0x8021e6 <udc_ptr_conf>
    1466:	f0 91 e7 21 	lds	r31, 0x21E7	; 0x8021e7 <udc_ptr_conf+0x1>
    146a:	01 90       	ld	r0, Z+
    146c:	f0 81       	ld	r31, Z
    146e:	e0 2d       	mov	r30, r0
    1470:	84 81       	ldd	r24, Z+4	; 0x04
    1472:	c8 17       	cp	r28, r24
    1474:	98 f3       	brcs	.-26     	; 0x145c <udc_reset+0x20>
    1476:	10 92 e8 21 	sts	0x21E8, r1	; 0x8021e8 <udc_num_configuration>
    147a:	80 91 ec 21 	lds	r24, 0x21EC	; 0x8021ec <udc_device_status>
    147e:	81 fd       	sbrc	r24, 1
    1480:	0e 94 13 15 	call	0x2a26	; 0x2a26 <main_remotewakeup_disable>
    1484:	10 92 ec 21 	sts	0x21EC, r1	; 0x8021ec <udc_device_status>
    1488:	10 92 ed 21 	sts	0x21ED, r1	; 0x8021ed <udc_device_status+0x1>
    148c:	cf 91       	pop	r28
    148e:	08 95       	ret

00001490 <udc_sof_notify>:
			CPU_TO_LE16(USB_DEV_STATUS_BUS_POWERED);
#endif
}

void udc_sof_notify(void)
{
    1490:	cf 93       	push	r28
	uint8_t iface_num;

	if (udc_num_configuration) {
    1492:	80 91 e8 21 	lds	r24, 0x21E8	; 0x8021e8 <udc_num_configuration>
    1496:	88 23       	and	r24, r24
    1498:	49 f1       	breq	.+82     	; 0x14ec <udc_sof_notify+0x5c>
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    149a:	a0 91 e6 21 	lds	r26, 0x21E6	; 0x8021e6 <udc_ptr_conf>
    149e:	b0 91 e7 21 	lds	r27, 0x21E7	; 0x8021e7 <udc_ptr_conf+0x1>
    14a2:	ed 91       	ld	r30, X+
    14a4:	fc 91       	ld	r31, X
    14a6:	11 97       	sbiw	r26, 0x01	; 1
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    14a8:	84 81       	ldd	r24, Z+4	; 0x04
    14aa:	88 23       	and	r24, r24
    14ac:	f9 f0       	breq	.+62     	; 0x14ec <udc_sof_notify+0x5c>
    14ae:	c0 e0       	ldi	r28, 0x00	; 0
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
    14b0:	ec 2f       	mov	r30, r28
    14b2:	f0 e0       	ldi	r31, 0x00	; 0
    14b4:	ee 0f       	add	r30, r30
    14b6:	ff 1f       	adc	r31, r31
    14b8:	12 96       	adiw	r26, 0x02	; 2
    14ba:	8d 91       	ld	r24, X+
    14bc:	9c 91       	ld	r25, X
    14be:	13 97       	sbiw	r26, 0x03	; 3
    14c0:	e8 0f       	add	r30, r24
    14c2:	f9 1f       	adc	r31, r25
    14c4:	01 90       	ld	r0, Z+
    14c6:	f0 81       	ld	r31, Z
    14c8:	e0 2d       	mov	r30, r0
    14ca:	00 84       	ldd	r0, Z+8	; 0x08
    14cc:	f1 85       	ldd	r31, Z+9	; 0x09
    14ce:	e0 2d       	mov	r30, r0
    14d0:	30 97       	sbiw	r30, 0x00	; 0
    14d2:	09 f0       	breq	.+2      	; 0x14d6 <udc_sof_notify+0x46>
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
    14d4:	19 95       	eicall
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
    14d6:	cf 5f       	subi	r28, 0xFF	; 255
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    14d8:	a0 91 e6 21 	lds	r26, 0x21E6	; 0x8021e6 <udc_ptr_conf>
    14dc:	b0 91 e7 21 	lds	r27, 0x21E7	; 0x8021e7 <udc_ptr_conf+0x1>
    14e0:	ed 91       	ld	r30, X+
    14e2:	fc 91       	ld	r31, X
    14e4:	11 97       	sbiw	r26, 0x01	; 1
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    14e6:	84 81       	ldd	r24, Z+4	; 0x04
    14e8:	c8 17       	cp	r28, r24
    14ea:	10 f3       	brcs	.-60     	; 0x14b0 <udc_sof_notify+0x20>
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
			}
		}
	}
}
    14ec:	cf 91       	pop	r28
    14ee:	08 95       	ret

000014f0 <udc_process_setup>:
 * sent to a specific application callback.
 *
 * \return true if the request is supported, else the request is stalled by UDD
 */
bool udc_process_setup(void)
{
    14f0:	0f 93       	push	r16
    14f2:	1f 93       	push	r17
    14f4:	cf 93       	push	r28
    14f6:	df 93       	push	r29
	// By default no data (receive/send) and no callbacks registered
	udd_g_ctrlreq.payload_size = 0;
    14f8:	e9 eb       	ldi	r30, 0xB9	; 185
    14fa:	f3 e2       	ldi	r31, 0x23	; 35
    14fc:	12 86       	std	Z+10, r1	; 0x0a
    14fe:	13 86       	std	Z+11, r1	; 0x0b
	udd_g_ctrlreq.callback = NULL;
    1500:	14 86       	std	Z+12, r1	; 0x0c
    1502:	15 86       	std	Z+13, r1	; 0x0d
	udd_g_ctrlreq.over_under_run = NULL;
    1504:	16 86       	std	Z+14, r1	; 0x0e
    1506:	17 86       	std	Z+15, r1	; 0x0f

	if (Udd_setup_is_in()) {
    1508:	80 81       	ld	r24, Z
    150a:	88 23       	and	r24, r24
    150c:	0c f0       	brlt	.+2      	; 0x1510 <udc_process_setup+0x20>
    150e:	7e c2       	rjmp	.+1276   	; 0x1a0c <udc_process_setup+0x51c>
		if (udd_g_ctrlreq.req.wLength == 0) {
    1510:	20 91 bf 23 	lds	r18, 0x23BF	; 0x8023bf <udd_g_ctrlreq+0x6>
    1514:	30 91 c0 23 	lds	r19, 0x23C0	; 0x8023c0 <udd_g_ctrlreq+0x7>
    1518:	21 15       	cp	r18, r1
    151a:	31 05       	cpc	r19, r1
    151c:	09 f0       	breq	.+2      	; 0x1520 <udc_process_setup+0x30>
    151e:	7b c2       	rjmp	.+1270   	; 0x1a16 <udc_process_setup+0x526>
    1520:	6d c2       	rjmp	.+1242   	; 0x19fc <udc_process_setup+0x50c>
    1522:	8f 71       	andi	r24, 0x1F	; 31
		// GET Standard Requests
		if (udd_g_ctrlreq.req.wLength == 0) {
			return false; // Error for USB host
		}

		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
    1524:	09 f0       	breq	.+2      	; 0x1528 <udc_process_setup+0x38>
    1526:	a0 c0       	rjmp	.+320    	; 0x1668 <udc_process_setup+0x178>
			// Standard Get Device request
			switch (udd_g_ctrlreq.req.bRequest) {
    1528:	90 91 ba 23 	lds	r25, 0x23BA	; 0x8023ba <udd_g_ctrlreq+0x1>
    152c:	96 30       	cpi	r25, 0x06	; 6
    152e:	79 f0       	breq	.+30     	; 0x154e <udc_process_setup+0x5e>
    1530:	98 30       	cpi	r25, 0x08	; 8
    1532:	09 f4       	brne	.+2      	; 0x1536 <udc_process_setup+0x46>
    1534:	8f c0       	rjmp	.+286    	; 0x1654 <udc_process_setup+0x164>
    1536:	91 11       	cpse	r25, r1
    1538:	97 c0       	rjmp	.+302    	; 0x1668 <udc_process_setup+0x178>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_status(void)
{
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
    153a:	22 30       	cpi	r18, 0x02	; 2
    153c:	31 05       	cpc	r19, r1
    153e:	09 f0       	breq	.+2      	; 0x1542 <udc_process_setup+0x52>
    1540:	19 c2       	rjmp	.+1074   	; 0x1974 <udc_process_setup+0x484>
		return false;
	}

	udd_set_setup_payload( (uint8_t *) & udc_device_status,
    1542:	62 e0       	ldi	r22, 0x02	; 2
    1544:	70 e0       	ldi	r23, 0x00	; 0
    1546:	8c ee       	ldi	r24, 0xEC	; 236
    1548:	91 e2       	ldi	r25, 0x21	; 33
    154a:	5d d6       	rcall	.+3258   	; 0x2206 <udd_set_setup_payload>
    154c:	69 c2       	rjmp	.+1234   	; 0x1a20 <udc_process_setup+0x530>
 */
static bool udc_req_std_dev_get_descriptor(void)
{
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
    154e:	80 91 bb 23 	lds	r24, 0x23BB	; 0x8023bb <udd_g_ctrlreq+0x2>
    1552:	90 91 bc 23 	lds	r25, 0x23BC	; 0x8023bc <udd_g_ctrlreq+0x3>

	// Check descriptor ID
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
    1556:	29 2f       	mov	r18, r25
    1558:	33 27       	eor	r19, r19
    155a:	22 30       	cpi	r18, 0x02	; 2
    155c:	31 05       	cpc	r19, r1
    155e:	a9 f0       	breq	.+42     	; 0x158a <udc_process_setup+0x9a>
    1560:	20 f4       	brcc	.+8      	; 0x156a <udc_process_setup+0x7a>
    1562:	21 30       	cpi	r18, 0x01	; 1
    1564:	31 05       	cpc	r19, r1
    1566:	41 f0       	breq	.+16     	; 0x1578 <udc_process_setup+0x88>
    1568:	c7 c1       	rjmp	.+910    	; 0x18f8 <udc_process_setup+0x408>
    156a:	23 30       	cpi	r18, 0x03	; 3
    156c:	31 05       	cpc	r19, r1
    156e:	d9 f1       	breq	.+118    	; 0x15e6 <udc_process_setup+0xf6>
    1570:	2f 30       	cpi	r18, 0x0F	; 15
    1572:	31 05       	cpc	r19, r1
    1574:	51 f1       	breq	.+84     	; 0x15ca <udc_process_setup+0xda>
    1576:	c0 c1       	rjmp	.+896    	; 0x18f8 <udc_process_setup+0x408>
		} else
#endif
		{
			udd_set_setup_payload(
				(uint8_t *) udc_config.confdev_lsfs,
				udc_config.confdev_lsfs->bLength);
    1578:	80 91 28 20 	lds	r24, 0x2028	; 0x802028 <udc_config>
    157c:	90 91 29 20 	lds	r25, 0x2029	; 0x802029 <udc_config+0x1>
				(uint8_t *) udc_config.confdev_hs,
				udc_config.confdev_hs->bLength);
		} else
#endif
		{
			udd_set_setup_payload(
    1580:	dc 01       	movw	r26, r24
    1582:	6c 91       	ld	r22, X
    1584:	70 e0       	ldi	r23, 0x00	; 0
    1586:	3f d6       	rcall	.+3198   	; 0x2206 <udd_set_setup_payload>
    1588:	56 c0       	rjmp	.+172    	; 0x1636 <udc_process_setup+0x146>
				le16_to_cpu(udc_config.conf_hs[conf_num].desc->wTotalLength));
		} else
#endif
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
    158a:	e0 91 28 20 	lds	r30, 0x2028	; 0x802028 <udc_config>
    158e:	f0 91 29 20 	lds	r31, 0x2029	; 0x802029 <udc_config+0x1>
    1592:	21 89       	ldd	r18, Z+17	; 0x11
    1594:	82 17       	cp	r24, r18
    1596:	08 f0       	brcs	.+2      	; 0x159a <udc_process_setup+0xaa>
    1598:	ed c1       	rjmp	.+986    	; 0x1974 <udc_process_setup+0x484>
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
    159a:	99 27       	eor	r25, r25
    159c:	88 0f       	add	r24, r24
    159e:	99 1f       	adc	r25, r25
    15a0:	88 0f       	add	r24, r24
    15a2:	99 1f       	adc	r25, r25
    15a4:	e0 91 2a 20 	lds	r30, 0x202A	; 0x80202a <udc_config+0x2>
    15a8:	f0 91 2b 20 	lds	r31, 0x202B	; 0x80202b <udc_config+0x3>
    15ac:	e8 0f       	add	r30, r24
    15ae:	f9 1f       	adc	r31, r25
    15b0:	80 81       	ld	r24, Z
    15b2:	91 81       	ldd	r25, Z+1	; 0x01
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
    15b4:	fc 01       	movw	r30, r24
    15b6:	62 81       	ldd	r22, Z+2	; 0x02
    15b8:	73 81       	ldd	r23, Z+3	; 0x03
    15ba:	25 d6       	rcall	.+3146   	; 0x2206 <udd_set_setup_payload>
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
		}
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
    15bc:	e0 91 c1 23 	lds	r30, 0x23C1	; 0x8023c1 <udd_g_ctrlreq+0x8>
    15c0:	f0 91 c2 23 	lds	r31, 0x23C2	; 0x8023c2 <udd_g_ctrlreq+0x9>
    15c4:	82 e0       	ldi	r24, 0x02	; 2
    15c6:	81 83       	std	Z+1, r24	; 0x01
    15c8:	36 c0       	rjmp	.+108    	; 0x1636 <udc_process_setup+0x146>
		break;
#endif

	case USB_DT_BOS:
		// Device BOS descriptor requested
		if (udc_config.conf_bos == NULL) {
    15ca:	80 91 2c 20 	lds	r24, 0x202C	; 0x80202c <udc_config+0x4>
    15ce:	90 91 2d 20 	lds	r25, 0x202D	; 0x80202d <udc_config+0x5>
    15d2:	00 97       	sbiw	r24, 0x00	; 0
    15d4:	09 f4       	brne	.+2      	; 0x15d8 <udc_process_setup+0xe8>
    15d6:	ce c1       	rjmp	.+924    	; 0x1974 <udc_process_setup+0x484>
			return false;
		}
		udd_set_setup_payload( (uint8_t *) udc_config.conf_bos,
    15d8:	dc 01       	movw	r26, r24
    15da:	12 96       	adiw	r26, 0x02	; 2
    15dc:	6d 91       	ld	r22, X+
    15de:	7c 91       	ld	r23, X
    15e0:	13 97       	sbiw	r26, 0x03	; 3
    15e2:	11 d6       	rcall	.+3106   	; 0x2206 <udd_set_setup_payload>
    15e4:	28 c0       	rjmp	.+80     	; 0x1636 <udc_process_setup+0x146>
	uint8_t i;
	const uint8_t *str;
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
    15e6:	99 27       	eor	r25, r25
    15e8:	81 30       	cpi	r24, 0x01	; 1
    15ea:	91 05       	cpc	r25, r1
    15ec:	71 f0       	breq	.+28     	; 0x160a <udc_process_setup+0x11a>
    15ee:	38 f0       	brcs	.+14     	; 0x15fe <udc_process_setup+0x10e>
    15f0:	02 97       	sbiw	r24, 0x02	; 2
    15f2:	09 f0       	breq	.+2      	; 0x15f6 <udc_process_setup+0x106>
    15f4:	8a c1       	rjmp	.+788    	; 0x190a <udc_process_setup+0x41a>
		break;
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
		str = udc_string_product_name;
    15f6:	e4 e5       	ldi	r30, 0x54	; 84
    15f8:	f1 e2       	ldi	r31, 0x21	; 33
		str = udc_string_manufacturer_name;
		break;
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
    15fa:	31 e2       	ldi	r19, 0x21	; 33
    15fc:	09 c0       	rjmp	.+18     	; 0x1610 <udc_process_setup+0x120>
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
	case 0:
		udd_set_setup_payload((uint8_t *) &udc_string_desc_languageid,
    15fe:	64 e0       	ldi	r22, 0x04	; 4
    1600:	70 e0       	ldi	r23, 0x00	; 0
    1602:	80 e8       	ldi	r24, 0x80	; 128
    1604:	91 e2       	ldi	r25, 0x21	; 33
    1606:	ff d5       	rcall	.+3070   	; 0x2206 <udd_set_setup_payload>
    1608:	16 c0       	rjmp	.+44     	; 0x1636 <udc_process_setup+0x146>
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
		str = udc_string_manufacturer_name;
    160a:	e6 e7       	ldi	r30, 0x76	; 118
    160c:	f1 e2       	ldi	r31, 0x21	; 33
				sizeof(udc_string_desc_languageid));
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
    160e:	39 e0       	ldi	r19, 0x09	; 9
    1610:	a2 e1       	ldi	r26, 0x12	; 18
    1612:	b1 e2       	ldi	r27, 0x21	; 33
		str = udc_string_manufacturer_name;
		break;
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
    1614:	20 e0       	ldi	r18, 0x00	; 0
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
    1616:	81 91       	ld	r24, Z+
    1618:	90 e0       	ldi	r25, 0x00	; 0
    161a:	8d 93       	st	X+, r24
    161c:	9d 93       	st	X+, r25
#endif
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
    161e:	2f 5f       	subi	r18, 0xFF	; 255
    1620:	23 17       	cp	r18, r19
    1622:	c8 f3       	brcs	.-14     	; 0x1616 <udc_process_setup+0x126>
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
		}

		udc_string_desc.header.bLength = 2 + (str_length) * 2;
    1624:	63 2f       	mov	r22, r19
    1626:	66 0f       	add	r22, r22
    1628:	6e 5f       	subi	r22, 0xFE	; 254
    162a:	60 93 10 21 	sts	0x2110, r22	; 0x802110 <udc_string_desc>
		udd_set_setup_payload(
    162e:	70 e0       	ldi	r23, 0x00	; 0
    1630:	80 e1       	ldi	r24, 0x10	; 16
    1632:	91 e2       	ldi	r25, 0x21	; 33
    1634:	e8 d5       	rcall	.+3024   	; 0x2206 <udd_set_setup_payload>
	default:
		// Unknown descriptor requested
		return false;
	}
	// if the descriptor is larger than length requested, then reduce it
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
    1636:	e9 eb       	ldi	r30, 0xB9	; 185
    1638:	f3 e2       	ldi	r31, 0x23	; 35
    163a:	86 81       	ldd	r24, Z+6	; 0x06
    163c:	97 81       	ldd	r25, Z+7	; 0x07
    163e:	22 85       	ldd	r18, Z+10	; 0x0a
    1640:	33 85       	ldd	r19, Z+11	; 0x0b
    1642:	82 17       	cp	r24, r18
    1644:	93 07       	cpc	r25, r19
    1646:	08 f0       	brcs	.+2      	; 0x164a <udc_process_setup+0x15a>
    1648:	eb c1       	rjmp	.+982    	; 0x1a20 <udc_process_setup+0x530>
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
    164a:	80 93 c3 23 	sts	0x23C3, r24	; 0x8023c3 <udd_g_ctrlreq+0xa>
    164e:	90 93 c4 23 	sts	0x23C4, r25	; 0x8023c4 <udd_g_ctrlreq+0xb>
    1652:	e6 c1       	rjmp	.+972    	; 0x1a20 <udc_process_setup+0x530>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_configuration(void)
{
	if (udd_g_ctrlreq.req.wLength != 1) {
    1654:	21 30       	cpi	r18, 0x01	; 1
    1656:	31 05       	cpc	r19, r1
    1658:	09 f0       	breq	.+2      	; 0x165c <udc_process_setup+0x16c>
		return false;
	}

	udd_set_setup_payload(&udc_num_configuration,1);
    165a:	8c c1       	rjmp	.+792    	; 0x1974 <udc_process_setup+0x484>
    165c:	61 e0       	ldi	r22, 0x01	; 1
    165e:	70 e0       	ldi	r23, 0x00	; 0
    1660:	88 ee       	ldi	r24, 0xE8	; 232
    1662:	91 e2       	ldi	r25, 0x21	; 33
    1664:	d0 d5       	rcall	.+2976   	; 0x2206 <udd_set_setup_payload>
    1666:	dc c1       	rjmp	.+952    	; 0x1a20 <udc_process_setup+0x530>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
    1668:	81 30       	cpi	r24, 0x01	; 1
    166a:	e1 f5       	brne	.+120    	; 0x16e4 <udc_process_setup+0x1f4>
			// Standard Get Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
    166c:	90 91 ba 23 	lds	r25, 0x23BA	; 0x8023ba <udd_g_ctrlreq+0x1>
    1670:	9a 30       	cpi	r25, 0x0A	; 10
    1672:	c1 f5       	brne	.+112    	; 0x16e4 <udc_process_setup+0x1f4>
static bool udc_req_std_iface_get_setting(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (udd_g_ctrlreq.req.wLength != 1) {
    1674:	21 30       	cpi	r18, 0x01	; 1
    1676:	31 05       	cpc	r19, r1
    1678:	09 f0       	breq	.+2      	; 0x167c <udc_process_setup+0x18c>
    167a:	4c c1       	rjmp	.+664    	; 0x1914 <udc_process_setup+0x424>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
    167c:	80 91 e8 21 	lds	r24, 0x21E8	; 0x8021e8 <udc_num_configuration>
    1680:	88 23       	and	r24, r24
    1682:	09 f4       	brne	.+2      	; 0x1686 <udc_process_setup+0x196>
    1684:	47 c1       	rjmp	.+654    	; 0x1914 <udc_process_setup+0x424>
		return false; // The device is not is configured state yet
	}

	// Check the interface number included in the request
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    1686:	c0 91 bd 23 	lds	r28, 0x23BD	; 0x8023bd <udd_g_ctrlreq+0x4>
    168a:	d0 91 be 23 	lds	r29, 0x23BE	; 0x8023be <udd_g_ctrlreq+0x5>
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    168e:	00 91 e6 21 	lds	r16, 0x21E6	; 0x8021e6 <udc_ptr_conf>
    1692:	10 91 e7 21 	lds	r17, 0x21E7	; 0x8021e7 <udc_ptr_conf+0x1>
    1696:	d8 01       	movw	r26, r16
    1698:	ed 91       	ld	r30, X+
    169a:	fc 91       	ld	r31, X
    169c:	84 81       	ldd	r24, Z+4	; 0x04
    169e:	c8 17       	cp	r28, r24
    16a0:	08 f0       	brcs	.+2      	; 0x16a4 <udc_process_setup+0x1b4>
		return false;
	}

	// Select first alternate setting of the interface to update udc_ptr_iface
	// before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    16a2:	38 c1       	rjmp	.+624    	; 0x1914 <udc_process_setup+0x424>
    16a4:	60 e0       	ldi	r22, 0x00	; 0
    16a6:	8c 2f       	mov	r24, r28
    16a8:	14 de       	rcall	.-984    	; 0x12d2 <udc_update_iface_desc>
    16aa:	88 23       	and	r24, r24
    16ac:	09 f4       	brne	.+2      	; 0x16b0 <udc_process_setup+0x1c0>
    16ae:	2d c1       	rjmp	.+602    	; 0x190a <udc_process_setup+0x41a>
		return false;
	}
	// Get alternate setting from UDI
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    16b0:	ce 01       	movw	r24, r28
    16b2:	99 27       	eor	r25, r25
    16b4:	88 0f       	add	r24, r24
    16b6:	99 1f       	adc	r25, r25
    16b8:	d8 01       	movw	r26, r16
    16ba:	12 96       	adiw	r26, 0x02	; 2
    16bc:	ed 91       	ld	r30, X+
    16be:	fc 91       	ld	r31, X
    16c0:	13 97       	sbiw	r26, 0x03	; 3
    16c2:	e8 0f       	add	r30, r24
    16c4:	f9 1f       	adc	r31, r25
	udc_iface_setting = udi_api->getsetting();
    16c6:	01 90       	ld	r0, Z+
    16c8:	f0 81       	ld	r31, Z
    16ca:	e0 2d       	mov	r30, r0
    16cc:	86 81       	ldd	r24, Z+6	; 0x06
    16ce:	97 81       	ldd	r25, Z+7	; 0x07
    16d0:	fc 01       	movw	r30, r24
    16d2:	19 95       	eicall
    16d4:	80 93 ea 21 	sts	0x21EA, r24	; 0x8021ea <udc_iface_setting>

	// Link value to payload pointer of request
	udd_set_setup_payload(&udc_iface_setting,1);
    16d8:	61 e0       	ldi	r22, 0x01	; 1
    16da:	70 e0       	ldi	r23, 0x00	; 0
    16dc:	8a ee       	ldi	r24, 0xEA	; 234
    16de:	91 e2       	ldi	r25, 0x21	; 33
    16e0:	92 d5       	rcall	.+2852   	; 0x2206 <udd_set_setup_payload>
    16e2:	9e c1       	rjmp	.+828    	; 0x1a20 <udc_process_setup+0x530>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
    16e4:	82 30       	cpi	r24, 0x02	; 2
    16e6:	09 f0       	breq	.+2      	; 0x16ea <udc_process_setup+0x1fa>
    16e8:	10 c1       	rjmp	.+544    	; 0x190a <udc_process_setup+0x41a>
			// Standard Get Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
    16ea:	80 91 ba 23 	lds	r24, 0x23BA	; 0x8023ba <udd_g_ctrlreq+0x1>
    16ee:	81 11       	cpse	r24, r1
 */
static bool udc_req_std_ep_get_status(void)
{
	static le16_t udc_ep_status;

	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
    16f0:	05 c1       	rjmp	.+522    	; 0x18fc <udc_process_setup+0x40c>
    16f2:	22 30       	cpi	r18, 0x02	; 2
    16f4:	31 05       	cpc	r19, r1
    16f6:	09 f0       	breq	.+2      	; 0x16fa <udc_process_setup+0x20a>
		return false;
	}

	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
    16f8:	3d c1       	rjmp	.+634    	; 0x1974 <udc_process_setup+0x484>
    16fa:	80 91 bd 23 	lds	r24, 0x23BD	; 0x8023bd <udd_g_ctrlreq+0x4>
    16fe:	12 d6       	rcall	.+3108   	; 0x2324 <udd_ep_is_halted>
    1700:	90 e0       	ldi	r25, 0x00	; 0
    1702:	80 93 e2 21 	sts	0x21E2, r24	; 0x8021e2 <udc_ep_status.4569>
    1706:	90 93 e3 21 	sts	0x21E3, r25	; 0x8021e3 <udc_ep_status.4569+0x1>
			wIndex & 0xFF) ? CPU_TO_LE16(USB_EP_STATUS_HALTED) : 0;

	udd_set_setup_payload( (uint8_t *) & udc_ep_status,
    170a:	62 e0       	ldi	r22, 0x02	; 2
    170c:	70 e0       	ldi	r23, 0x00	; 0
    170e:	82 ee       	ldi	r24, 0xE2	; 226
    1710:	91 e2       	ldi	r25, 0x21	; 33
    1712:	79 d5       	rcall	.+2802   	; 0x2206 <udd_set_setup_payload>
    1714:	85 c1       	rjmp	.+778    	; 0x1a20 <udc_process_setup+0x530>
    1716:	8f 71       	andi	r24, 0x1F	; 31
			}
		}
#endif
	} else {
		// SET Standard Requests
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
    1718:	09 f0       	breq	.+2      	; 0x171c <udc_process_setup+0x22c>
    171a:	9f c0       	rjmp	.+318    	; 0x185a <udc_process_setup+0x36a>
			// Standard Set Device request
			switch (udd_g_ctrlreq.req.bRequest) {
    171c:	90 91 ba 23 	lds	r25, 0x23BA	; 0x8023ba <udd_g_ctrlreq+0x1>
    1720:	93 30       	cpi	r25, 0x03	; 3
    1722:	91 f1       	breq	.+100    	; 0x1788 <udc_process_setup+0x298>
    1724:	18 f4       	brcc	.+6      	; 0x172c <udc_process_setup+0x23c>
    1726:	91 30       	cpi	r25, 0x01	; 1
    1728:	a9 f0       	breq	.+42     	; 0x1754 <udc_process_setup+0x264>
    172a:	97 c0       	rjmp	.+302    	; 0x185a <udc_process_setup+0x36a>
    172c:	95 30       	cpi	r25, 0x05	; 5
    172e:	21 f0       	breq	.+8      	; 0x1738 <udc_process_setup+0x248>
    1730:	99 30       	cpi	r25, 0x09	; 9
    1732:	09 f4       	brne	.+2      	; 0x1736 <udc_process_setup+0x246>
    1734:	43 c0       	rjmp	.+134    	; 0x17bc <udc_process_setup+0x2cc>
    1736:	91 c0       	rjmp	.+290    	; 0x185a <udc_process_setup+0x36a>
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_address(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    1738:	80 91 bf 23 	lds	r24, 0x23BF	; 0x8023bf <udd_g_ctrlreq+0x6>
    173c:	90 91 c0 23 	lds	r25, 0x23C0	; 0x8023c0 <udd_g_ctrlreq+0x7>
    1740:	89 2b       	or	r24, r25
    1742:	09 f0       	breq	.+2      	; 0x1746 <udc_process_setup+0x256>
    1744:	17 c1       	rjmp	.+558    	; 0x1974 <udc_process_setup+0x484>
		return false;
	}

	// The address must be changed at the end of setup request after the handshake
	// then we use a callback to change address
	udd_g_ctrlreq.callback = udc_valid_address;
    1746:	84 e6       	ldi	r24, 0x64	; 100
    1748:	99 e0       	ldi	r25, 0x09	; 9
    174a:	80 93 c5 23 	sts	0x23C5, r24	; 0x8023c5 <udd_g_ctrlreq+0xc>
    174e:	90 93 c6 23 	sts	0x23C6, r25	; 0x8023c6 <udd_g_ctrlreq+0xd>
    1752:	66 c1       	rjmp	.+716    	; 0x1a20 <udc_process_setup+0x530>
 *
 * \return true if success
 */
static bool udc_req_std_dev_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    1754:	80 91 bf 23 	lds	r24, 0x23BF	; 0x8023bf <udd_g_ctrlreq+0x6>
    1758:	90 91 c0 23 	lds	r25, 0x23C0	; 0x8023c0 <udd_g_ctrlreq+0x7>
    175c:	89 2b       	or	r24, r25
    175e:	09 f0       	breq	.+2      	; 0x1762 <udc_process_setup+0x272>
    1760:	09 c1       	rjmp	.+530    	; 0x1974 <udc_process_setup+0x484>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_DEV_FEATURE_REMOTE_WAKEUP) {
    1762:	80 91 bb 23 	lds	r24, 0x23BB	; 0x8023bb <udd_g_ctrlreq+0x2>
    1766:	90 91 bc 23 	lds	r25, 0x23BC	; 0x8023bc <udd_g_ctrlreq+0x3>
    176a:	01 97       	sbiw	r24, 0x01	; 1
    176c:	09 f0       	breq	.+2      	; 0x1770 <udc_process_setup+0x280>
    176e:	02 c1       	rjmp	.+516    	; 0x1974 <udc_process_setup+0x484>
		udc_device_status &= CPU_TO_LE16(~(uint32_t)USB_DEV_STATUS_REMOTEWAKEUP);
    1770:	80 91 ec 21 	lds	r24, 0x21EC	; 0x8021ec <udc_device_status>
    1774:	90 91 ed 21 	lds	r25, 0x21ED	; 0x8021ed <udc_device_status+0x1>
    1778:	8d 7f       	andi	r24, 0xFD	; 253
    177a:	80 93 ec 21 	sts	0x21EC, r24	; 0x8021ec <udc_device_status>
    177e:	90 93 ed 21 	sts	0x21ED, r25	; 0x8021ed <udc_device_status+0x1>
#if (USB_CONFIG_ATTR_REMOTE_WAKEUP \
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		UDC_REMOTEWAKEUP_DISABLE();
    1782:	0e 94 13 15 	call	0x2a26	; 0x2a26 <main_remotewakeup_disable>
    1786:	4c c1       	rjmp	.+664    	; 0x1a20 <udc_process_setup+0x530>
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    1788:	80 91 bf 23 	lds	r24, 0x23BF	; 0x8023bf <udd_g_ctrlreq+0x6>
    178c:	90 91 c0 23 	lds	r25, 0x23C0	; 0x8023c0 <udd_g_ctrlreq+0x7>
    1790:	89 2b       	or	r24, r25
    1792:	09 f0       	breq	.+2      	; 0x1796 <udc_process_setup+0x2a6>
    1794:	ef c0       	rjmp	.+478    	; 0x1974 <udc_process_setup+0x484>
		return false;
	}

	switch (udd_g_ctrlreq.req.wValue) {
    1796:	80 91 bb 23 	lds	r24, 0x23BB	; 0x8023bb <udd_g_ctrlreq+0x2>
    179a:	90 91 bc 23 	lds	r25, 0x23BC	; 0x8023bc <udd_g_ctrlreq+0x3>
    179e:	01 97       	sbiw	r24, 0x01	; 1
    17a0:	09 f0       	breq	.+2      	; 0x17a4 <udc_process_setup+0x2b4>
    17a2:	ae c0       	rjmp	.+348    	; 0x1900 <udc_process_setup+0x410>

	case USB_DEV_FEATURE_REMOTE_WAKEUP:
#if (USB_CONFIG_ATTR_REMOTE_WAKEUP \
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		udc_device_status |= CPU_TO_LE16(USB_DEV_STATUS_REMOTEWAKEUP);
    17a4:	80 91 ec 21 	lds	r24, 0x21EC	; 0x8021ec <udc_device_status>
    17a8:	90 91 ed 21 	lds	r25, 0x21ED	; 0x8021ed <udc_device_status+0x1>
    17ac:	82 60       	ori	r24, 0x02	; 2
    17ae:	80 93 ec 21 	sts	0x21EC, r24	; 0x8021ec <udc_device_status>
    17b2:	90 93 ed 21 	sts	0x21ED, r25	; 0x8021ed <udc_device_status+0x1>
		UDC_REMOTEWAKEUP_ENABLE();
    17b6:	0e 94 12 15 	call	0x2a24	; 0x2a24 <main_remotewakeup_enable>
static bool udc_req_std_dev_set_configuration(void)
{
	uint8_t iface_num;

	// Check request length
	if (udd_g_ctrlreq.req.wLength) {
    17ba:	32 c1       	rjmp	.+612    	; 0x1a20 <udc_process_setup+0x530>
    17bc:	80 91 bf 23 	lds	r24, 0x23BF	; 0x8023bf <udd_g_ctrlreq+0x6>
    17c0:	90 91 c0 23 	lds	r25, 0x23C0	; 0x8023c0 <udd_g_ctrlreq+0x7>
    17c4:	89 2b       	or	r24, r25
    17c6:	09 f0       	breq	.+2      	; 0x17ca <udc_process_setup+0x2da>
		return false;
	}
	// Authorize configuration only if the address is valid
	if (!udd_getaddress()) {
    17c8:	d5 c0       	rjmp	.+426    	; 0x1974 <udc_process_setup+0x484>
    17ca:	1a d5       	rcall	.+2612   	; 0x2200 <udd_getaddress>
    17cc:	88 23       	and	r24, r24
    17ce:	09 f4       	brne	.+2      	; 0x17d2 <udc_process_setup+0x2e2>
    17d0:	9c c0       	rjmp	.+312    	; 0x190a <udc_process_setup+0x41a>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
    17d2:	20 91 bb 23 	lds	r18, 0x23BB	; 0x8023bb <udd_g_ctrlreq+0x2>
    17d6:	30 91 bc 23 	lds	r19, 0x23BC	; 0x8023bc <udd_g_ctrlreq+0x3>
				udc_config.confdev_lsfs->bNumConfigurations) {
    17da:	33 27       	eor	r19, r19
    17dc:	e0 91 28 20 	lds	r30, 0x2028	; 0x802028 <udc_config>
    17e0:	f0 91 29 20 	lds	r31, 0x2029	; 0x802029 <udc_config+0x1>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
    17e4:	81 89       	ldd	r24, Z+17	; 0x11
    17e6:	90 e0       	ldi	r25, 0x00	; 0
    17e8:	82 17       	cp	r24, r18
    17ea:	93 07       	cpc	r25, r19
    17ec:	08 f4       	brcc	.+2      	; 0x17f0 <udc_process_setup+0x300>
			return false;
		}
	}

	// Reset current configuration
	udc_reset();
    17ee:	8d c0       	rjmp	.+282    	; 0x190a <udc_process_setup+0x41a>
    17f0:	25 de       	rcall	.-950    	; 0x143c <udc_reset>

	// Enable new configuration
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
    17f2:	80 91 bb 23 	lds	r24, 0x23BB	; 0x8023bb <udd_g_ctrlreq+0x2>
    17f6:	90 91 bc 23 	lds	r25, 0x23BC	; 0x8023bc <udd_g_ctrlreq+0x3>
    17fa:	80 93 e8 21 	sts	0x21E8, r24	; 0x8021e8 <udc_num_configuration>
	if (udc_num_configuration == 0) {
    17fe:	88 23       	and	r24, r24
    1800:	09 f4       	brne	.+2      	; 0x1804 <udc_process_setup+0x314>
    1802:	0e c1       	rjmp	.+540    	; 0x1a20 <udc_process_setup+0x530>
		udc_ptr_conf = &udc_config.conf_hs[udc_num_configuration - 1];
	} else
#endif
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
    1804:	99 27       	eor	r25, r25
    1806:	81 50       	subi	r24, 0x01	; 1
    1808:	90 4c       	sbci	r25, 0xC0	; 192
    180a:	88 0f       	add	r24, r24
    180c:	99 1f       	adc	r25, r25
    180e:	88 0f       	add	r24, r24
    1810:	99 1f       	adc	r25, r25
    1812:	e0 91 2a 20 	lds	r30, 0x202A	; 0x80202a <udc_config+0x2>
    1816:	f0 91 2b 20 	lds	r31, 0x202B	; 0x80202b <udc_config+0x3>
    181a:	e8 0f       	add	r30, r24
    181c:	f9 1f       	adc	r31, r25
    181e:	e0 93 e6 21 	sts	0x21E6, r30	; 0x8021e6 <udc_ptr_conf>
    1822:	f0 93 e7 21 	sts	0x21E7, r31	; 0x8021e7 <udc_ptr_conf+0x1>
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1826:	01 90       	ld	r0, Z+
    1828:	f0 81       	ld	r31, Z
    182a:	e0 2d       	mov	r30, r0
    182c:	84 81       	ldd	r24, Z+4	; 0x04
    182e:	88 23       	and	r24, r24
    1830:	09 f4       	brne	.+2      	; 0x1834 <udc_process_setup+0x344>
    1832:	f6 c0       	rjmp	.+492    	; 0x1a20 <udc_process_setup+0x530>
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
    1834:	c0 e0       	ldi	r28, 0x00	; 0
    1836:	60 e0       	ldi	r22, 0x00	; 0
    1838:	8c 2f       	mov	r24, r28
    183a:	c7 dd       	rcall	.-1138   	; 0x13ca <udc_iface_enable>
    183c:	88 23       	and	r24, r24
    183e:	09 f4       	brne	.+2      	; 0x1842 <udc_process_setup+0x352>
    1840:	64 c0       	rjmp	.+200    	; 0x190a <udc_process_setup+0x41a>
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
    1842:	cf 5f       	subi	r28, 0xFF	; 255
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1844:	e0 91 e6 21 	lds	r30, 0x21E6	; 0x8021e6 <udc_ptr_conf>
    1848:	f0 91 e7 21 	lds	r31, 0x21E7	; 0x8021e7 <udc_ptr_conf+0x1>
    184c:	01 90       	ld	r0, Z+
    184e:	f0 81       	ld	r31, Z
    1850:	e0 2d       	mov	r30, r0
    1852:	84 81       	ldd	r24, Z+4	; 0x04
    1854:	c8 17       	cp	r28, r24
    1856:	78 f3       	brcs	.-34     	; 0x1836 <udc_process_setup+0x346>
    1858:	e3 c0       	rjmp	.+454    	; 0x1a20 <udc_process_setup+0x530>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
    185a:	81 30       	cpi	r24, 0x01	; 1
    185c:	e9 f4       	brne	.+58     	; 0x1898 <udc_process_setup+0x3a8>
			// Standard Set Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
    185e:	90 91 ba 23 	lds	r25, 0x23BA	; 0x8023ba <udd_g_ctrlreq+0x1>
    1862:	9b 30       	cpi	r25, 0x0B	; 11
    1864:	c9 f4       	brne	.+50     	; 0x1898 <udc_process_setup+0x3a8>
 */
static bool udc_req_std_iface_set_setting(void)
{
	uint8_t iface_num, setting_num;

	if (udd_g_ctrlreq.req.wLength) {
    1866:	80 91 bf 23 	lds	r24, 0x23BF	; 0x8023bf <udd_g_ctrlreq+0x6>
    186a:	90 91 c0 23 	lds	r25, 0x23C0	; 0x8023c0 <udd_g_ctrlreq+0x7>
    186e:	89 2b       	or	r24, r25
    1870:	09 f0       	breq	.+2      	; 0x1874 <udc_process_setup+0x384>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
    1872:	50 c0       	rjmp	.+160    	; 0x1914 <udc_process_setup+0x424>
    1874:	80 91 e8 21 	lds	r24, 0x21E8	; 0x8021e8 <udc_num_configuration>
    1878:	88 23       	and	r24, r24
		return false; // The device is not is configured state yet
	}

	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    187a:	09 f4       	brne	.+2      	; 0x187e <udc_process_setup+0x38e>
    187c:	4b c0       	rjmp	.+150    	; 0x1914 <udc_process_setup+0x424>
    187e:	e9 eb       	ldi	r30, 0xB9	; 185
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;
    1880:	f3 e2       	ldi	r31, 0x23	; 35

	// Disable current setting
	if (!udc_iface_disable(iface_num)) {
    1882:	c4 81       	ldd	r28, Z+4	; 0x04
    1884:	d2 81       	ldd	r29, Z+2	; 0x02
    1886:	8c 2f       	mov	r24, r28
    1888:	5e dd       	rcall	.-1348   	; 0x1346 <udc_iface_disable>
    188a:	88 23       	and	r24, r24
    188c:	09 f4       	brne	.+2      	; 0x1890 <udc_process_setup+0x3a0>
		return false;
	}

	// Enable new setting
	return udc_iface_enable(iface_num, setting_num);
    188e:	3d c0       	rjmp	.+122    	; 0x190a <udc_process_setup+0x41a>
    1890:	6d 2f       	mov	r22, r29
    1892:	8c 2f       	mov	r24, r28
    1894:	9a dd       	rcall	.-1228   	; 0x13ca <udc_iface_enable>
    1896:	37 c0       	rjmp	.+110    	; 0x1906 <udc_process_setup+0x416>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
    1898:	82 30       	cpi	r24, 0x02	; 2
    189a:	b9 f5       	brne	.+110    	; 0x190a <udc_process_setup+0x41a>
			// Standard Set Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
    189c:	80 91 ba 23 	lds	r24, 0x23BA	; 0x8023ba <udd_g_ctrlreq+0x1>
    18a0:	81 30       	cpi	r24, 0x01	; 1
    18a2:	19 f0       	breq	.+6      	; 0x18aa <udc_process_setup+0x3ba>
    18a4:	83 30       	cpi	r24, 0x03	; 3
    18a6:	99 f0       	breq	.+38     	; 0x18ce <udc_process_setup+0x3de>
    18a8:	2d c0       	rjmp	.+90     	; 0x1904 <udc_process_setup+0x414>
 *
 * \return true if success
 */
static bool udc_req_std_ep_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    18aa:	80 91 bf 23 	lds	r24, 0x23BF	; 0x8023bf <udd_g_ctrlreq+0x6>
    18ae:	90 91 c0 23 	lds	r25, 0x23C0	; 0x8023c0 <udd_g_ctrlreq+0x7>
    18b2:	89 2b       	or	r24, r25
    18b4:	09 f0       	breq	.+2      	; 0x18b8 <udc_process_setup+0x3c8>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
    18b6:	5e c0       	rjmp	.+188    	; 0x1974 <udc_process_setup+0x484>
    18b8:	80 91 bb 23 	lds	r24, 0x23BB	; 0x8023bb <udd_g_ctrlreq+0x2>
    18bc:	90 91 bc 23 	lds	r25, 0x23BC	; 0x8023bc <udd_g_ctrlreq+0x3>
    18c0:	89 2b       	or	r24, r25
    18c2:	09 f0       	breq	.+2      	; 0x18c6 <udc_process_setup+0x3d6>
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
    18c4:	57 c0       	rjmp	.+174    	; 0x1974 <udc_process_setup+0x484>
    18c6:	80 91 bd 23 	lds	r24, 0x23BD	; 0x8023bd <udd_g_ctrlreq+0x4>
    18ca:	47 d5       	rcall	.+2702   	; 0x235a <udd_ep_clear_halt>
    18cc:	1c c0       	rjmp	.+56     	; 0x1906 <udc_process_setup+0x416>
 * \return true if success
 */
#if (0!=USB_DEVICE_MAX_EP)
static bool udc_req_std_ep_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    18ce:	80 91 bf 23 	lds	r24, 0x23BF	; 0x8023bf <udd_g_ctrlreq+0x6>
    18d2:	90 91 c0 23 	lds	r25, 0x23C0	; 0x8023c0 <udd_g_ctrlreq+0x7>
    18d6:	89 2b       	or	r24, r25
		return false;
	}
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
    18d8:	09 f0       	breq	.+2      	; 0x18dc <udc_process_setup+0x3ec>
    18da:	4c c0       	rjmp	.+152    	; 0x1974 <udc_process_setup+0x484>
    18dc:	80 91 bb 23 	lds	r24, 0x23BB	; 0x8023bb <udd_g_ctrlreq+0x2>
    18e0:	90 91 bc 23 	lds	r25, 0x23BC	; 0x8023bc <udd_g_ctrlreq+0x3>
    18e4:	89 2b       	or	r24, r25
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
    18e6:	09 f0       	breq	.+2      	; 0x18ea <udc_process_setup+0x3fa>
    18e8:	45 c0       	rjmp	.+138    	; 0x1974 <udc_process_setup+0x484>
    18ea:	c9 eb       	ldi	r28, 0xB9	; 185
    18ec:	d3 e2       	ldi	r29, 0x23	; 35
    18ee:	8c 81       	ldd	r24, Y+4	; 0x04
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
    18f0:	35 d6       	rcall	.+3178   	; 0x255c <udd_ep_abort>
    18f2:	8c 81       	ldd	r24, Y+4	; 0x04
    18f4:	9e d6       	rcall	.+3388   	; 0x2632 <udd_ep_set_halt>
    18f6:	07 c0       	rjmp	.+14     	; 0x1906 <udc_process_setup+0x416>
		}
		break;

	default:
		// Unknown descriptor requested
		return false;
    18f8:	80 e0       	ldi	r24, 0x00	; 0
    18fa:	05 c0       	rjmp	.+10     	; 0x1906 <udc_process_setup+0x416>
				break;
			}
		}
#endif
	}
	return false;
    18fc:	80 e0       	ldi	r24, 0x00	; 0
    18fe:	03 c0       	rjmp	.+6      	; 0x1906 <udc_process_setup+0x416>
		break;
#endif
	default:
		break;
	}
	return false;
    1900:	80 e0       	ldi	r24, 0x00	; 0
    1902:	01 c0       	rjmp	.+2      	; 0x1906 <udc_process_setup+0x416>
				break;
			}
		}
#endif
	}
	return false;
    1904:	80 e0       	ldi	r24, 0x00	; 0
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
    1906:	81 11       	cpse	r24, r1
    1908:	8c c0       	rjmp	.+280    	; 0x1a22 <udc_process_setup+0x532>
			return true;
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
    190a:	80 91 b9 23 	lds	r24, 0x23B9	; 0x8023b9 <udd_g_ctrlreq>
    190e:	8f 71       	andi	r24, 0x1F	; 31
    1910:	81 30       	cpi	r24, 0x01	; 1
    1912:	81 f5       	brne	.+96     	; 0x1974 <udc_process_setup+0x484>
static bool udc_req_iface(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
    1914:	80 91 e8 21 	lds	r24, 0x21E8	; 0x8021e8 <udc_num_configuration>
    1918:	88 23       	and	r24, r24
    191a:	09 f4       	brne	.+2      	; 0x191e <udc_process_setup+0x42e>
		return false; // The device is not is configured state yet
	}
	// Check interface number
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    191c:	71 c0       	rjmp	.+226    	; 0x1a00 <udc_process_setup+0x510>
    191e:	00 91 bd 23 	lds	r16, 0x23BD	; 0x8023bd <udd_g_ctrlreq+0x4>
    1922:	10 91 be 23 	lds	r17, 0x23BE	; 0x8023be <udd_g_ctrlreq+0x5>
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    1926:	c0 91 e6 21 	lds	r28, 0x21E6	; 0x8021e6 <udc_ptr_conf>
    192a:	d0 91 e7 21 	lds	r29, 0x21E7	; 0x8021e7 <udc_ptr_conf+0x1>
    192e:	e8 81       	ld	r30, Y
    1930:	f9 81       	ldd	r31, Y+1	; 0x01
    1932:	84 81       	ldd	r24, Z+4	; 0x04
    1934:	08 17       	cp	r16, r24
    1936:	08 f0       	brcs	.+2      	; 0x193a <udc_process_setup+0x44a>
	}

	//* To update udc_ptr_iface with the selected interface in request
	// Select first alternate setting of interface to update udc_ptr_iface
	// before calling udi_api->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    1938:	65 c0       	rjmp	.+202    	; 0x1a04 <udc_process_setup+0x514>
    193a:	60 e0       	ldi	r22, 0x00	; 0
    193c:	80 2f       	mov	r24, r16
    193e:	c9 dc       	rcall	.-1646   	; 0x12d2 <udc_update_iface_desc>
    1940:	88 23       	and	r24, r24
		return false;
	}
	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    1942:	c1 f0       	breq	.+48     	; 0x1974 <udc_process_setup+0x484>
    1944:	f8 01       	movw	r30, r16
    1946:	ff 27       	eor	r31, r31
    1948:	cf 01       	movw	r24, r30
    194a:	88 0f       	add	r24, r24
    194c:	99 1f       	adc	r25, r25
    194e:	ea 81       	ldd	r30, Y+2	; 0x02
    1950:	fb 81       	ldd	r31, Y+3	; 0x03
    1952:	e8 0f       	add	r30, r24
    1954:	f9 1f       	adc	r31, r25
    1956:	c0 81       	ld	r28, Z
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    1958:	d1 81       	ldd	r29, Z+1	; 0x01
    195a:	ee 81       	ldd	r30, Y+6	; 0x06
    195c:	ff 81       	ldd	r31, Y+7	; 0x07
    195e:	19 95       	eicall
    1960:	68 2f       	mov	r22, r24
    1962:	80 2f       	mov	r24, r16
    1964:	b6 dc       	rcall	.-1684   	; 0x12d2 <udc_update_iface_desc>
    1966:	88 23       	and	r24, r24
    1968:	29 f0       	breq	.+10     	; 0x1974 <udc_process_setup+0x484>
		return false;
	}

	// Send the SETUP request to the UDI corresponding to the interface number
	return udi_api->setup();
    196a:	ec 81       	ldd	r30, Y+4	; 0x04
    196c:	fd 81       	ldd	r31, Y+5	; 0x05
    196e:	19 95       	eicall
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
		if (udc_req_iface()) {
    1970:	81 11       	cpse	r24, r1
    1972:	57 c0       	rjmp	.+174    	; 0x1a22 <udc_process_setup+0x532>
			return true;
		}
	}

	// If endpoint request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_ENDPOINT) {
    1974:	80 91 b9 23 	lds	r24, 0x23B9	; 0x8023b9 <udd_g_ctrlreq>
    1978:	8f 71       	andi	r24, 0x1F	; 31
    197a:	82 30       	cpi	r24, 0x02	; 2
    197c:	09 f0       	breq	.+2      	; 0x1980 <udc_process_setup+0x490>
    197e:	44 c0       	rjmp	.+136    	; 0x1a08 <udc_process_setup+0x518>
static bool udc_req_ep(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
    1980:	80 91 e8 21 	lds	r24, 0x21E8	; 0x8021e8 <udc_num_configuration>
    1984:	88 23       	and	r24, r24
    1986:	b1 f1       	breq	.+108    	; 0x19f4 <udc_process_setup+0x504>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1988:	a0 91 e6 21 	lds	r26, 0x21E6	; 0x8021e6 <udc_ptr_conf>
    198c:	b0 91 e7 21 	lds	r27, 0x21E7	; 0x8021e7 <udc_ptr_conf+0x1>
    1990:	ed 91       	ld	r30, X+
    1992:	fc 91       	ld	r31, X
    1994:	11 97       	sbiw	r26, 0x01	; 1
    1996:	84 81       	ldd	r24, Z+4	; 0x04
    1998:	88 23       	and	r24, r24
    199a:	71 f1       	breq	.+92     	; 0x19f8 <udc_process_setup+0x508>
			iface_num++) {
		// Select the interface with the current alternate setting
		udi_api = udc_ptr_conf->udi_apis[iface_num];
    199c:	c0 e0       	ldi	r28, 0x00	; 0
    199e:	ec 2f       	mov	r30, r28
    19a0:	f0 e0       	ldi	r31, 0x00	; 0
    19a2:	ee 0f       	add	r30, r30
    19a4:	ff 1f       	adc	r31, r31
    19a6:	12 96       	adiw	r26, 0x02	; 2
    19a8:	8d 91       	ld	r24, X+
    19aa:	9c 91       	ld	r25, X
    19ac:	13 97       	sbiw	r26, 0x03	; 3
    19ae:	e8 0f       	add	r30, r24
    19b0:	f9 1f       	adc	r31, r25
    19b2:	00 81       	ld	r16, Z
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    19b4:	11 81       	ldd	r17, Z+1	; 0x01
    19b6:	d8 01       	movw	r26, r16
    19b8:	16 96       	adiw	r26, 0x06	; 6
    19ba:	ed 91       	ld	r30, X+
    19bc:	fc 91       	ld	r31, X
    19be:	17 97       	sbiw	r26, 0x07	; 7
    19c0:	19 95       	eicall
    19c2:	68 2f       	mov	r22, r24
    19c4:	8c 2f       	mov	r24, r28
    19c6:	85 dc       	rcall	.-1782   	; 0x12d2 <udc_update_iface_desc>
    19c8:	88 23       	and	r24, r24
    19ca:	59 f1       	breq	.+86     	; 0x1a22 <udc_process_setup+0x532>
			return false;
		}

		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
    19cc:	d8 01       	movw	r26, r16
    19ce:	14 96       	adiw	r26, 0x04	; 4
    19d0:	ed 91       	ld	r30, X+
    19d2:	fc 91       	ld	r31, X
    19d4:	15 97       	sbiw	r26, 0x05	; 5
    19d6:	19 95       	eicall
    19d8:	81 11       	cpse	r24, r1
    19da:	23 c0       	rjmp	.+70     	; 0x1a22 <udc_process_setup+0x532>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
    19dc:	cf 5f       	subi	r28, 0xFF	; 255
	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    19de:	a0 91 e6 21 	lds	r26, 0x21E6	; 0x8021e6 <udc_ptr_conf>
    19e2:	b0 91 e7 21 	lds	r27, 0x21E7	; 0x8021e7 <udc_ptr_conf+0x1>
    19e6:	ed 91       	ld	r30, X+
    19e8:	fc 91       	ld	r31, X
    19ea:	11 97       	sbiw	r26, 0x01	; 1
    19ec:	94 81       	ldd	r25, Z+4	; 0x04
    19ee:	c9 17       	cp	r28, r25
    19f0:	b0 f2       	brcs	.-84     	; 0x199e <udc_process_setup+0x4ae>
    19f2:	17 c0       	rjmp	.+46     	; 0x1a22 <udc_process_setup+0x532>
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
    19f4:	80 e0       	ldi	r24, 0x00	; 0
    19f6:	15 c0       	rjmp	.+42     	; 0x1a22 <udc_process_setup+0x532>
		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
			return true;
		}
	}
	return false;
    19f8:	80 e0       	ldi	r24, 0x00	; 0
    19fa:	13 c0       	rjmp	.+38     	; 0x1a22 <udc_process_setup+0x532>
	udd_g_ctrlreq.callback = NULL;
	udd_g_ctrlreq.over_under_run = NULL;

	if (Udd_setup_is_in()) {
		if (udd_g_ctrlreq.req.wLength == 0) {
			return false; // Error from USB host
    19fc:	80 e0       	ldi	r24, 0x00	; 0
    19fe:	11 c0       	rjmp	.+34     	; 0x1a22 <udc_process_setup+0x532>
	// Here SETUP request unknown by UDC and UDIs
#ifdef USB_DEVICE_SPECIFIC_REQUEST
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
    1a00:	80 e0       	ldi	r24, 0x00	; 0
    1a02:	0f c0       	rjmp	.+30     	; 0x1a22 <udc_process_setup+0x532>
    1a04:	80 e0       	ldi	r24, 0x00	; 0
    1a06:	0d c0       	rjmp	.+26     	; 0x1a22 <udc_process_setup+0x532>
    1a08:	80 e0       	ldi	r24, 0x00	; 0
    1a0a:	0b c0       	rjmp	.+22     	; 0x1a22 <udc_process_setup+0x532>
			return false; // Error from USB host
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
    1a0c:	98 2f       	mov	r25, r24
    1a0e:	90 76       	andi	r25, 0x60	; 96
    1a10:	09 f0       	breq	.+2      	; 0x1a14 <udc_process_setup+0x524>
    1a12:	7b cf       	rjmp	.-266    	; 0x190a <udc_process_setup+0x41a>
    1a14:	80 ce       	rjmp	.-768    	; 0x1716 <udc_process_setup+0x226>
    1a16:	98 2f       	mov	r25, r24
    1a18:	90 76       	andi	r25, 0x60	; 96
    1a1a:	09 f0       	breq	.+2      	; 0x1a1e <udc_process_setup+0x52e>
    1a1c:	76 cf       	rjmp	.-276    	; 0x190a <udc_process_setup+0x41a>
    1a1e:	81 cd       	rjmp	.-1278   	; 0x1522 <udc_process_setup+0x32>
		if (udc_reqstd()) {
			return true;
    1a20:	81 e0       	ldi	r24, 0x01	; 1
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
#endif
}
    1a22:	df 91       	pop	r29
    1a24:	cf 91       	pop	r28
    1a26:	1f 91       	pop	r17
    1a28:	0f 91       	pop	r16
    1a2a:	08 95       	ret

00001a2c <nvm_read_byte>:
#endif

#ifndef __DOXYGEN__
	PUBLIC_FUNCTION(nvm_read_byte)
#if defined(__GNUC__)
	lds r20, NVM_CMD          ; Store NVM command register
    1a2c:	40 91 ca 01 	lds	r20, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7be1ca>
	mov ZL, r22               ; Load byte index into low byte of Z.
    1a30:	e6 2f       	mov	r30, r22
	mov ZH, r23               ; Load high byte into Z.
    1a32:	f7 2f       	mov	r31, r23
	sts NVM_CMD, r24          ; Load prepared command into NVM Command register.
    1a34:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7be1ca>
	lpm r24, Z                ; Perform an LPM to read out byte
    1a38:	84 91       	lpm	r24, Z
	sts NVM_CMD, r20          ; Restore NVM command register
    1a3a:	40 93 ca 01 	sts	0x01CA, r20	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7be1ca>
	sts NVM_CMD, r16          ; Load prepared command into NVM Command register.
	lpm r16, Z                ; Perform an LPM to read out byte
	sts NVM_CMD, r20          ; Restore NVM command register
#endif

	ret
    1a3e:	08 95       	ret

00001a40 <ccp_write_io>:

	PUBLIC_FUNCTION(ccp_write_io)

#if defined(__GNUC__)

	out     RAMPZ, r1               // Reset bits 23:16 of Z
    1a40:	1b be       	out	0x3b, r1	; 59
	movw    r30, r24                // Load addr into Z
    1a42:	fc 01       	movw	r30, r24
	ldi     r18, CCP_IOREG          // Load magic CCP value
    1a44:	28 ed       	ldi	r18, 0xD8	; 216
	out     CCP, r18                // Start CCP handshake
    1a46:	24 bf       	out	0x34, r18	; 52
	st      Z, r22                  // Write value to I/O register
    1a48:	60 83       	st	Z, r22
	ret                             // Return to caller
    1a4a:	08 95       	ret

00001a4c <udd_sleep_mode>:
	} else {
		// endpoint not halted then call directly callback
		callback();
	}
	return true;
}
    1a4c:	cf 93       	push	r28
    1a4e:	df 93       	push	r29
    1a50:	1f 92       	push	r1
    1a52:	1f 92       	push	r1
    1a54:	cd b7       	in	r28, 0x3d	; 61
    1a56:	de b7       	in	r29, 0x3e	; 62
    1a58:	81 11       	cpse	r24, r1
    1a5a:	26 c0       	rjmp	.+76     	; 0x1aa8 <udd_sleep_mode+0x5c>
    1a5c:	90 91 ac 23 	lds	r25, 0x23AC	; 0x8023ac <udd_b_idle>
    1a60:	99 23       	and	r25, r25
    1a62:	f9 f0       	breq	.+62     	; 0x1aa2 <udd_sleep_mode+0x56>
    1a64:	90 91 b4 23 	lds	r25, 0x23B4	; 0x8023b4 <sleepmgr_locks+0x1>
    1a68:	91 11       	cpse	r25, r1
    1a6a:	01 c0       	rjmp	.+2      	; 0x1a6e <udd_sleep_mode+0x22>
    1a6c:	ff cf       	rjmp	.-2      	; 0x1a6c <udd_sleep_mode+0x20>
    1a6e:	9f b7       	in	r25, 0x3f	; 63
    1a70:	9a 83       	std	Y+2, r25	; 0x02
    1a72:	f8 94       	cli
    1a74:	2a 81       	ldd	r18, Y+2	; 0x02
    1a76:	e3 eb       	ldi	r30, 0xB3	; 179
    1a78:	f3 e2       	ldi	r31, 0x23	; 35
    1a7a:	91 81       	ldd	r25, Z+1	; 0x01
    1a7c:	91 50       	subi	r25, 0x01	; 1
    1a7e:	91 83       	std	Z+1, r25	; 0x01
    1a80:	2f bf       	out	0x3f, r18	; 63
    1a82:	0f c0       	rjmp	.+30     	; 0x1aa2 <udd_sleep_mode+0x56>
    1a84:	90 91 b4 23 	lds	r25, 0x23B4	; 0x8023b4 <sleepmgr_locks+0x1>
    1a88:	9f 3f       	cpi	r25, 0xFF	; 255
    1a8a:	09 f4       	brne	.+2      	; 0x1a8e <udd_sleep_mode+0x42>
    1a8c:	ff cf       	rjmp	.-2      	; 0x1a8c <udd_sleep_mode+0x40>
    1a8e:	9f b7       	in	r25, 0x3f	; 63
    1a90:	99 83       	std	Y+1, r25	; 0x01
    1a92:	f8 94       	cli
    1a94:	29 81       	ldd	r18, Y+1	; 0x01
    1a96:	e3 eb       	ldi	r30, 0xB3	; 179
    1a98:	f3 e2       	ldi	r31, 0x23	; 35
    1a9a:	91 81       	ldd	r25, Z+1	; 0x01
    1a9c:	9f 5f       	subi	r25, 0xFF	; 255
    1a9e:	91 83       	std	Z+1, r25	; 0x01
    1aa0:	2f bf       	out	0x3f, r18	; 63
    1aa2:	80 93 ac 23 	sts	0x23AC, r24	; 0x8023ac <udd_b_idle>
    1aa6:	05 c0       	rjmp	.+10     	; 0x1ab2 <udd_sleep_mode+0x66>
    1aa8:	90 91 ac 23 	lds	r25, 0x23AC	; 0x8023ac <udd_b_idle>
    1aac:	99 23       	and	r25, r25
    1aae:	51 f3       	breq	.-44     	; 0x1a84 <udd_sleep_mode+0x38>
    1ab0:	f8 cf       	rjmp	.-16     	; 0x1aa2 <udd_sleep_mode+0x56>
    1ab2:	0f 90       	pop	r0
    1ab4:	0f 90       	pop	r0
    1ab6:	df 91       	pop	r29
    1ab8:	cf 91       	pop	r28
    1aba:	08 95       	ret

00001abc <udd_ctrl_init>:
    1abc:	0f 93       	push	r16
    1abe:	e8 ec       	ldi	r30, 0xC8	; 200
    1ac0:	f4 e0       	ldi	r31, 0x04	; 4
    1ac2:	80 81       	ld	r24, Z
    1ac4:	8f 7d       	andi	r24, 0xDF	; 223
    1ac6:	80 83       	st	Z, r24
    1ac8:	80 81       	ld	r24, Z
    1aca:	8f 7d       	andi	r24, 0xDF	; 223
    1acc:	80 83       	st	Z, r24
    1ace:	e0 e6       	ldi	r30, 0x60	; 96
    1ad0:	f3 e2       	ldi	r31, 0x23	; 35
    1ad2:	02 e0       	ldi	r16, 0x02	; 2
    1ad4:	05 93       	las	Z, r16
    1ad6:	10 92 62 23 	sts	0x2362, r1	; 0x802362 <udd_sram+0x1e>
    1ada:	10 92 63 23 	sts	0x2363, r1	; 0x802363 <udd_sram+0x1f>
    1ade:	00 e2       	ldi	r16, 0x20	; 32
    1ae0:	06 93       	lac	Z, r16
    1ae2:	00 e4       	ldi	r16, 0x40	; 64
    1ae4:	06 93       	lac	Z, r16
    1ae6:	e8 e5       	ldi	r30, 0x58	; 88
    1ae8:	f3 e2       	ldi	r31, 0x23	; 35
    1aea:	00 e4       	ldi	r16, 0x40	; 64
    1aec:	06 93       	lac	Z, r16
    1aee:	e9 eb       	ldi	r30, 0xB9	; 185
    1af0:	f3 e2       	ldi	r31, 0x23	; 35
    1af2:	14 86       	std	Z+12, r1	; 0x0c
    1af4:	15 86       	std	Z+13, r1	; 0x0d
    1af6:	16 86       	std	Z+14, r1	; 0x0e
    1af8:	17 86       	std	Z+15, r1	; 0x0f
    1afa:	12 86       	std	Z+10, r1	; 0x0a
    1afc:	13 86       	std	Z+11, r1	; 0x0b
    1afe:	10 92 43 23 	sts	0x2343, r1	; 0x802343 <udd_ep_control_state>
    1b02:	0f 91       	pop	r16
    1b04:	08 95       	ret

00001b06 <udd_ctrl_stall_data>:
    1b06:	0f 93       	push	r16
    1b08:	85 e0       	ldi	r24, 0x05	; 5
    1b0a:	80 93 43 23 	sts	0x2343, r24	; 0x802343 <udd_ep_control_state>
    1b0e:	e1 e6       	ldi	r30, 0x61	; 97
    1b10:	f3 e2       	ldi	r31, 0x23	; 35
    1b12:	04 e0       	ldi	r16, 0x04	; 4
    1b14:	05 93       	las	Z, r16
    1b16:	e9 e5       	ldi	r30, 0x59	; 89
    1b18:	f3 e2       	ldi	r31, 0x23	; 35
    1b1a:	04 e0       	ldi	r16, 0x04	; 4
    1b1c:	05 93       	las	Z, r16
    1b1e:	0f 91       	pop	r16
    1b20:	08 95       	ret

00001b22 <udd_ctrl_send_zlp_in>:
    1b22:	0f 93       	push	r16
    1b24:	83 e0       	ldi	r24, 0x03	; 3
    1b26:	80 93 43 23 	sts	0x2343, r24	; 0x802343 <udd_ep_control_state>
    1b2a:	10 92 62 23 	sts	0x2362, r1	; 0x802362 <udd_sram+0x1e>
    1b2e:	10 92 63 23 	sts	0x2363, r1	; 0x802363 <udd_sram+0x1f>
    1b32:	e0 e6       	ldi	r30, 0x60	; 96
    1b34:	f3 e2       	ldi	r31, 0x23	; 35
    1b36:	02 e0       	ldi	r16, 0x02	; 2
    1b38:	06 93       	lac	Z, r16
    1b3a:	0f 91       	pop	r16
    1b3c:	08 95       	ret

00001b3e <udd_ctrl_endofrequest>:
    1b3e:	e0 91 c5 23 	lds	r30, 0x23C5	; 0x8023c5 <udd_g_ctrlreq+0xc>
    1b42:	f0 91 c6 23 	lds	r31, 0x23C6	; 0x8023c6 <udd_g_ctrlreq+0xd>
    1b46:	30 97       	sbiw	r30, 0x00	; 0
    1b48:	09 f0       	breq	.+2      	; 0x1b4c <udd_ctrl_endofrequest+0xe>
    1b4a:	19 95       	eicall
    1b4c:	08 95       	ret

00001b4e <udd_ctrl_in_sent>:
    1b4e:	0f 93       	push	r16
    1b50:	cf 93       	push	r28
    1b52:	df 93       	push	r29
    1b54:	80 91 43 23 	lds	r24, 0x2343	; 0x802343 <udd_ep_control_state>
    1b58:	83 30       	cpi	r24, 0x03	; 3
    1b5a:	19 f4       	brne	.+6      	; 0x1b62 <udd_ctrl_in_sent+0x14>
    1b5c:	f0 df       	rcall	.-32     	; 0x1b3e <udd_ctrl_endofrequest>
    1b5e:	ae df       	rcall	.-164    	; 0x1abc <udd_ctrl_init>
    1b60:	5e c0       	rjmp	.+188    	; 0x1c1e <udd_ctrl_in_sent+0xd0>
    1b62:	80 91 3f 23 	lds	r24, 0x233F	; 0x80233f <udd_ctrl_payload_nb_trans>
    1b66:	90 91 40 23 	lds	r25, 0x2340	; 0x802340 <udd_ctrl_payload_nb_trans+0x1>
    1b6a:	c0 91 c3 23 	lds	r28, 0x23C3	; 0x8023c3 <udd_g_ctrlreq+0xa>
    1b6e:	d0 91 c4 23 	lds	r29, 0x23C4	; 0x8023c4 <udd_g_ctrlreq+0xb>
    1b72:	c8 1b       	sub	r28, r24
    1b74:	d9 0b       	sbc	r29, r25
    1b76:	71 f5       	brne	.+92     	; 0x1bd4 <udd_ctrl_in_sent+0x86>
    1b78:	20 91 41 23 	lds	r18, 0x2341	; 0x802341 <udd_ctrl_prev_payload_nb_trans>
    1b7c:	30 91 42 23 	lds	r19, 0x2342	; 0x802342 <udd_ctrl_prev_payload_nb_trans+0x1>
    1b80:	82 0f       	add	r24, r18
    1b82:	93 1f       	adc	r25, r19
    1b84:	80 93 41 23 	sts	0x2341, r24	; 0x802341 <udd_ctrl_prev_payload_nb_trans>
    1b88:	90 93 42 23 	sts	0x2342, r25	; 0x802342 <udd_ctrl_prev_payload_nb_trans+0x1>
    1b8c:	20 91 bf 23 	lds	r18, 0x23BF	; 0x8023bf <udd_g_ctrlreq+0x6>
    1b90:	30 91 c0 23 	lds	r19, 0x23C0	; 0x8023c0 <udd_g_ctrlreq+0x7>
    1b94:	82 17       	cp	r24, r18
    1b96:	93 07       	cpc	r25, r19
    1b98:	21 f0       	breq	.+8      	; 0x1ba2 <udd_ctrl_in_sent+0x54>
    1b9a:	80 91 ee 21 	lds	r24, 0x21EE	; 0x8021ee <b_shortpacket.5285>
    1b9e:	88 23       	and	r24, r24
    1ba0:	41 f0       	breq	.+16     	; 0x1bb2 <udd_ctrl_in_sent+0x64>
    1ba2:	84 e0       	ldi	r24, 0x04	; 4
    1ba4:	80 93 43 23 	sts	0x2343, r24	; 0x802343 <udd_ep_control_state>
    1ba8:	e8 e5       	ldi	r30, 0x58	; 88
    1baa:	f3 e2       	ldi	r31, 0x23	; 35
    1bac:	02 e0       	ldi	r16, 0x02	; 2
    1bae:	06 93       	lac	Z, r16
    1bb0:	36 c0       	rjmp	.+108    	; 0x1c1e <udd_ctrl_in_sent+0xd0>
    1bb2:	e0 91 c7 23 	lds	r30, 0x23C7	; 0x8023c7 <udd_g_ctrlreq+0xe>
    1bb6:	f0 91 c8 23 	lds	r31, 0x23C8	; 0x8023c8 <udd_g_ctrlreq+0xf>
    1bba:	30 97       	sbiw	r30, 0x00	; 0
    1bbc:	99 f0       	breq	.+38     	; 0x1be4 <udd_ctrl_in_sent+0x96>
    1bbe:	19 95       	eicall
    1bc0:	88 23       	and	r24, r24
    1bc2:	81 f0       	breq	.+32     	; 0x1be4 <udd_ctrl_in_sent+0x96>
    1bc4:	10 92 3f 23 	sts	0x233F, r1	; 0x80233f <udd_ctrl_payload_nb_trans>
    1bc8:	10 92 40 23 	sts	0x2340, r1	; 0x802340 <udd_ctrl_payload_nb_trans+0x1>
    1bcc:	c0 91 c3 23 	lds	r28, 0x23C3	; 0x8023c3 <udd_g_ctrlreq+0xa>
    1bd0:	d0 91 c4 23 	lds	r29, 0x23C4	; 0x8023c4 <udd_g_ctrlreq+0xb>
    1bd4:	c8 30       	cpi	r28, 0x08	; 8
    1bd6:	d1 05       	cpc	r29, r1
    1bd8:	28 f0       	brcs	.+10     	; 0x1be4 <udd_ctrl_in_sent+0x96>
    1bda:	10 92 ee 21 	sts	0x21EE, r1	; 0x8021ee <b_shortpacket.5285>
    1bde:	c8 e0       	ldi	r28, 0x08	; 8
    1be0:	d0 e0       	ldi	r29, 0x00	; 0
    1be2:	03 c0       	rjmp	.+6      	; 0x1bea <udd_ctrl_in_sent+0x9c>
    1be4:	81 e0       	ldi	r24, 0x01	; 1
    1be6:	80 93 ee 21 	sts	0x21EE, r24	; 0x8021ee <b_shortpacket.5285>
    1bea:	e4 e4       	ldi	r30, 0x44	; 68
    1bec:	f3 e2       	ldi	r31, 0x23	; 35
    1bee:	c6 8f       	std	Z+30, r28	; 0x1e
    1bf0:	d7 8f       	std	Z+31, r29	; 0x1f
    1bf2:	80 91 3f 23 	lds	r24, 0x233F	; 0x80233f <udd_ctrl_payload_nb_trans>
    1bf6:	90 91 40 23 	lds	r25, 0x2340	; 0x802340 <udd_ctrl_payload_nb_trans+0x1>
    1bfa:	20 91 c1 23 	lds	r18, 0x23C1	; 0x8023c1 <udd_g_ctrlreq+0x8>
    1bfe:	30 91 c2 23 	lds	r19, 0x23C2	; 0x8023c2 <udd_g_ctrlreq+0x9>
    1c02:	28 0f       	add	r18, r24
    1c04:	39 1f       	adc	r19, r25
    1c06:	20 a3       	std	Z+32, r18	; 0x20
    1c08:	31 a3       	std	Z+33, r19	; 0x21
    1c0a:	c8 0f       	add	r28, r24
    1c0c:	d9 1f       	adc	r29, r25
    1c0e:	c0 93 3f 23 	sts	0x233F, r28	; 0x80233f <udd_ctrl_payload_nb_trans>
    1c12:	d0 93 40 23 	sts	0x2340, r29	; 0x802340 <udd_ctrl_payload_nb_trans+0x1>
    1c16:	e0 e6       	ldi	r30, 0x60	; 96
    1c18:	f3 e2       	ldi	r31, 0x23	; 35
    1c1a:	02 e0       	ldi	r16, 0x02	; 2
    1c1c:	06 93       	lac	Z, r16
    1c1e:	df 91       	pop	r29
    1c20:	cf 91       	pop	r28
    1c22:	0f 91       	pop	r16
    1c24:	08 95       	ret

00001c26 <udd_ep_get_size>:
    1c26:	fc 01       	movw	r30, r24
    1c28:	81 81       	ldd	r24, Z+1	; 0x01
    1c2a:	e8 2f       	mov	r30, r24
    1c2c:	e7 70       	andi	r30, 0x07	; 7
    1c2e:	8e 2f       	mov	r24, r30
    1c30:	90 e0       	ldi	r25, 0x00	; 0
    1c32:	fc 01       	movw	r30, r24
    1c34:	31 97       	sbiw	r30, 0x01	; 1
    1c36:	e7 30       	cpi	r30, 0x07	; 7
    1c38:	f1 05       	cpc	r31, r1
    1c3a:	d0 f4       	brcc	.+52     	; 0x1c70 <udd_ep_get_size+0x4a>
    1c3c:	88 27       	eor	r24, r24
    1c3e:	e9 5f       	subi	r30, 0xF9	; 249
    1c40:	fe 4f       	sbci	r31, 0xFE	; 254
    1c42:	8f 4f       	sbci	r24, 0xFF	; 255
    1c44:	1f c7       	rjmp	.+3646   	; 0x2a84 <__tablejump2__>
    1c46:	80 e1       	ldi	r24, 0x10	; 16
    1c48:	90 e0       	ldi	r25, 0x00	; 0
    1c4a:	08 95       	ret
    1c4c:	80 e2       	ldi	r24, 0x20	; 32
    1c4e:	90 e0       	ldi	r25, 0x00	; 0
    1c50:	08 95       	ret
    1c52:	80 e4       	ldi	r24, 0x40	; 64
    1c54:	90 e0       	ldi	r25, 0x00	; 0
    1c56:	08 95       	ret
    1c58:	80 e8       	ldi	r24, 0x80	; 128
    1c5a:	90 e0       	ldi	r25, 0x00	; 0
    1c5c:	08 95       	ret
    1c5e:	80 e0       	ldi	r24, 0x00	; 0
    1c60:	91 e0       	ldi	r25, 0x01	; 1
    1c62:	08 95       	ret
    1c64:	80 e0       	ldi	r24, 0x00	; 0
    1c66:	92 e0       	ldi	r25, 0x02	; 2
    1c68:	08 95       	ret
    1c6a:	8f ef       	ldi	r24, 0xFF	; 255
    1c6c:	93 e0       	ldi	r25, 0x03	; 3
    1c6e:	08 95       	ret
    1c70:	88 e0       	ldi	r24, 0x08	; 8
    1c72:	90 e0       	ldi	r25, 0x00	; 0
    1c74:	08 95       	ret

00001c76 <udd_ep_get_job>:
    1c76:	28 2f       	mov	r18, r24
    1c78:	2f 70       	andi	r18, 0x0F	; 15
    1c7a:	30 e0       	ldi	r19, 0x00	; 0
    1c7c:	22 0f       	add	r18, r18
    1c7e:	33 1f       	adc	r19, r19
    1c80:	08 2e       	mov	r0, r24
    1c82:	00 0c       	add	r0, r0
    1c84:	99 0b       	sbc	r25, r25
    1c86:	88 27       	eor	r24, r24
    1c88:	99 0f       	add	r25, r25
    1c8a:	88 1f       	adc	r24, r24
    1c8c:	99 27       	eor	r25, r25
    1c8e:	82 0f       	add	r24, r18
    1c90:	93 1f       	adc	r25, r19
    1c92:	02 97       	sbiw	r24, 0x02	; 2
    1c94:	9c 01       	movw	r18, r24
    1c96:	22 0f       	add	r18, r18
    1c98:	33 1f       	adc	r19, r19
    1c9a:	22 0f       	add	r18, r18
    1c9c:	33 1f       	adc	r19, r19
    1c9e:	22 0f       	add	r18, r18
    1ca0:	33 1f       	adc	r19, r19
    1ca2:	82 0f       	add	r24, r18
    1ca4:	93 1f       	adc	r25, r19
    1ca6:	81 51       	subi	r24, 0x11	; 17
    1ca8:	9d 4d       	sbci	r25, 0xDD	; 221
    1caa:	08 95       	ret

00001cac <udd_ctrl_interrupt_tc_setup>:
    1cac:	0f 93       	push	r16
    1cae:	cf 93       	push	r28
    1cb0:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7be4cc>
    1cb4:	80 ff       	sbrs	r24, 0
    1cb6:	64 c0       	rjmp	.+200    	; 0x1d80 <udd_ctrl_interrupt_tc_setup+0xd4>
    1cb8:	81 e0       	ldi	r24, 0x01	; 1
    1cba:	80 93 cc 04 	sts	0x04CC, r24	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7be4cc>
    1cbe:	e8 e5       	ldi	r30, 0x58	; 88
    1cc0:	f3 e2       	ldi	r31, 0x23	; 35
    1cc2:	00 e8       	ldi	r16, 0x80	; 128
    1cc4:	06 93       	lac	Z, r16
    1cc6:	e0 e6       	ldi	r30, 0x60	; 96
    1cc8:	f3 e2       	ldi	r31, 0x23	; 35
    1cca:	00 e8       	ldi	r16, 0x80	; 128
    1ccc:	06 93       	lac	Z, r16
    1cce:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7be4ca>
    1cd2:	e8 e5       	ldi	r30, 0x58	; 88
    1cd4:	f3 e2       	ldi	r31, 0x23	; 35
    1cd6:	00 e1       	ldi	r16, 0x10	; 16
    1cd8:	06 93       	lac	Z, r16
    1cda:	80 91 43 23 	lds	r24, 0x2343	; 0x802343 <udd_ep_control_state>
    1cde:	88 23       	and	r24, r24
    1ce0:	29 f0       	breq	.+10     	; 0x1cec <udd_ctrl_interrupt_tc_setup+0x40>
    1ce2:	83 50       	subi	r24, 0x03	; 3
    1ce4:	82 30       	cpi	r24, 0x02	; 2
    1ce6:	08 f4       	brcc	.+2      	; 0x1cea <udd_ctrl_interrupt_tc_setup+0x3e>
    1ce8:	2a df       	rcall	.-428    	; 0x1b3e <udd_ctrl_endofrequest>
    1cea:	e8 de       	rcall	.-560    	; 0x1abc <udd_ctrl_init>
    1cec:	80 91 5a 23 	lds	r24, 0x235A	; 0x80235a <udd_sram+0x16>
    1cf0:	90 91 5b 23 	lds	r25, 0x235B	; 0x80235b <udd_sram+0x17>
    1cf4:	08 97       	sbiw	r24, 0x08	; 8
    1cf6:	09 f0       	breq	.+2      	; 0x1cfa <udd_ctrl_interrupt_tc_setup+0x4e>
    1cf8:	45 c0       	rjmp	.+138    	; 0x1d84 <udd_ctrl_interrupt_tc_setup+0xd8>
    1cfa:	88 e0       	ldi	r24, 0x08	; 8
    1cfc:	e7 e3       	ldi	r30, 0x37	; 55
    1cfe:	f3 e2       	ldi	r31, 0x23	; 35
    1d00:	a9 eb       	ldi	r26, 0xB9	; 185
    1d02:	b3 e2       	ldi	r27, 0x23	; 35
    1d04:	01 90       	ld	r0, Z+
    1d06:	0d 92       	st	X+, r0
    1d08:	8a 95       	dec	r24
    1d0a:	e1 f7       	brne	.-8      	; 0x1d04 <udd_ctrl_interrupt_tc_setup+0x58>
    1d0c:	e8 ec       	ldi	r30, 0xC8	; 200
    1d0e:	f4 e0       	ldi	r31, 0x04	; 4
    1d10:	80 81       	ld	r24, Z
    1d12:	80 62       	ori	r24, 0x20	; 32
    1d14:	80 83       	st	Z, r24
    1d16:	80 81       	ld	r24, Z
    1d18:	80 62       	ori	r24, 0x20	; 32
    1d1a:	80 83       	st	Z, r24
    1d1c:	e9 db       	rcall	.-2094   	; 0x14f0 <udc_process_setup>
    1d1e:	c8 2f       	mov	r28, r24
    1d20:	81 11       	cpse	r24, r1
    1d22:	03 c0       	rjmp	.+6      	; 0x1d2a <udd_ctrl_interrupt_tc_setup+0x7e>
    1d24:	f0 de       	rcall	.-544    	; 0x1b06 <udd_ctrl_stall_data>
    1d26:	c1 e0       	ldi	r28, 0x01	; 1
    1d28:	2e c0       	rjmp	.+92     	; 0x1d86 <udd_ctrl_interrupt_tc_setup+0xda>
    1d2a:	80 91 b9 23 	lds	r24, 0x23B9	; 0x8023b9 <udd_g_ctrlreq>
    1d2e:	88 23       	and	r24, r24
    1d30:	6c f4       	brge	.+26     	; 0x1d4c <udd_ctrl_interrupt_tc_setup+0xa0>
    1d32:	10 92 41 23 	sts	0x2341, r1	; 0x802341 <udd_ctrl_prev_payload_nb_trans>
    1d36:	10 92 42 23 	sts	0x2342, r1	; 0x802342 <udd_ctrl_prev_payload_nb_trans+0x1>
    1d3a:	10 92 3f 23 	sts	0x233F, r1	; 0x80233f <udd_ctrl_payload_nb_trans>
    1d3e:	10 92 40 23 	sts	0x2340, r1	; 0x802340 <udd_ctrl_payload_nb_trans+0x1>
    1d42:	82 e0       	ldi	r24, 0x02	; 2
    1d44:	80 93 43 23 	sts	0x2343, r24	; 0x802343 <udd_ep_control_state>
    1d48:	02 df       	rcall	.-508    	; 0x1b4e <udd_ctrl_in_sent>
    1d4a:	1d c0       	rjmp	.+58     	; 0x1d86 <udd_ctrl_interrupt_tc_setup+0xda>
    1d4c:	80 91 bf 23 	lds	r24, 0x23BF	; 0x8023bf <udd_g_ctrlreq+0x6>
    1d50:	90 91 c0 23 	lds	r25, 0x23C0	; 0x8023c0 <udd_g_ctrlreq+0x7>
    1d54:	89 2b       	or	r24, r25
    1d56:	11 f4       	brne	.+4      	; 0x1d5c <udd_ctrl_interrupt_tc_setup+0xb0>
    1d58:	e4 de       	rcall	.-568    	; 0x1b22 <udd_ctrl_send_zlp_in>
    1d5a:	15 c0       	rjmp	.+42     	; 0x1d86 <udd_ctrl_interrupt_tc_setup+0xda>
    1d5c:	10 92 41 23 	sts	0x2341, r1	; 0x802341 <udd_ctrl_prev_payload_nb_trans>
    1d60:	10 92 42 23 	sts	0x2342, r1	; 0x802342 <udd_ctrl_prev_payload_nb_trans+0x1>
    1d64:	10 92 3f 23 	sts	0x233F, r1	; 0x80233f <udd_ctrl_payload_nb_trans>
    1d68:	10 92 40 23 	sts	0x2340, r1	; 0x802340 <udd_ctrl_payload_nb_trans+0x1>
    1d6c:	81 e0       	ldi	r24, 0x01	; 1
    1d6e:	80 93 43 23 	sts	0x2343, r24	; 0x802343 <udd_ep_control_state>
    1d72:	e8 e5       	ldi	r30, 0x58	; 88
    1d74:	f3 e2       	ldi	r31, 0x23	; 35
    1d76:	02 e0       	ldi	r16, 0x02	; 2
    1d78:	06 93       	lac	Z, r16
    1d7a:	00 e2       	ldi	r16, 0x20	; 32
    1d7c:	06 93       	lac	Z, r16
    1d7e:	03 c0       	rjmp	.+6      	; 0x1d86 <udd_ctrl_interrupt_tc_setup+0xda>
    1d80:	c0 e0       	ldi	r28, 0x00	; 0
    1d82:	01 c0       	rjmp	.+2      	; 0x1d86 <udd_ctrl_interrupt_tc_setup+0xda>
    1d84:	c1 e0       	ldi	r28, 0x01	; 1
    1d86:	8c 2f       	mov	r24, r28
    1d88:	cf 91       	pop	r28
    1d8a:	0f 91       	pop	r16
    1d8c:	08 95       	ret

00001d8e <udd_ep_trans_complet>:
    1d8e:	8f 92       	push	r8
    1d90:	9f 92       	push	r9
    1d92:	af 92       	push	r10
    1d94:	bf 92       	push	r11
    1d96:	df 92       	push	r13
    1d98:	ef 92       	push	r14
    1d9a:	ff 92       	push	r15
    1d9c:	0f 93       	push	r16
    1d9e:	1f 93       	push	r17
    1da0:	cf 93       	push	r28
    1da2:	df 93       	push	r29
    1da4:	d8 2e       	mov	r13, r24
    1da6:	67 df       	rcall	.-306    	; 0x1c76 <udd_ep_get_job>
    1da8:	8c 01       	movw	r16, r24
    1daa:	cd 2d       	mov	r28, r13
    1dac:	cf 70       	andi	r28, 0x0F	; 15
    1dae:	d0 e0       	ldi	r29, 0x00	; 0
    1db0:	ce 01       	movw	r24, r28
    1db2:	88 0f       	add	r24, r24
    1db4:	99 1f       	adc	r25, r25
    1db6:	cd 2d       	mov	r28, r13
    1db8:	0d 2c       	mov	r0, r13
    1dba:	00 0c       	add	r0, r0
    1dbc:	dd 0b       	sbc	r29, r29
    1dbe:	cc 27       	eor	r28, r28
    1dc0:	dd 0f       	add	r29, r29
    1dc2:	cc 1f       	adc	r28, r28
    1dc4:	dd 27       	eor	r29, r29
    1dc6:	c8 0f       	add	r28, r24
    1dc8:	d9 1f       	adc	r29, r25
    1dca:	ce 01       	movw	r24, r28
    1dcc:	88 0f       	add	r24, r24
    1dce:	99 1f       	adc	r25, r25
    1dd0:	88 0f       	add	r24, r24
    1dd2:	99 1f       	adc	r25, r25
    1dd4:	88 0f       	add	r24, r24
    1dd6:	99 1f       	adc	r25, r25
    1dd8:	9c 01       	movw	r18, r24
    1dda:	28 5a       	subi	r18, 0xA8	; 168
    1ddc:	3c 4d       	sbci	r19, 0xDC	; 220
    1dde:	79 01       	movw	r14, r18
    1de0:	c9 01       	movw	r24, r18
    1de2:	21 df       	rcall	.-446    	; 0x1c26 <udd_ep_get_size>
    1de4:	4c 01       	movw	r8, r24
    1de6:	dd 20       	and	r13, r13
    1de8:	0c f0       	brlt	.+2      	; 0x1dec <udd_ep_trans_complet+0x5e>
    1dea:	79 c0       	rjmp	.+242    	; 0x1ede <udd_ep_trans_complet+0x150>
    1dec:	fe 01       	movw	r30, r28
    1dee:	ee 0f       	add	r30, r30
    1df0:	ff 1f       	adc	r31, r31
    1df2:	ee 0f       	add	r30, r30
    1df4:	ff 1f       	adc	r31, r31
    1df6:	ee 0f       	add	r30, r30
    1df8:	ff 1f       	adc	r31, r31
    1dfa:	ec 5b       	subi	r30, 0xBC	; 188
    1dfc:	fc 4d       	sbci	r31, 0xDC	; 220
    1dfe:	22 8d       	ldd	r18, Z+26	; 0x1a
    1e00:	33 8d       	ldd	r19, Z+27	; 0x1b
    1e02:	d8 01       	movw	r26, r16
    1e04:	15 96       	adiw	r26, 0x05	; 5
    1e06:	8d 91       	ld	r24, X+
    1e08:	9c 91       	ld	r25, X
    1e0a:	16 97       	sbiw	r26, 0x06	; 6
    1e0c:	82 0f       	add	r24, r18
    1e0e:	93 1f       	adc	r25, r19
    1e10:	15 96       	adiw	r26, 0x05	; 5
    1e12:	8d 93       	st	X+, r24
    1e14:	9c 93       	st	X, r25
    1e16:	16 97       	sbiw	r26, 0x06	; 6
    1e18:	13 96       	adiw	r26, 0x03	; 3
    1e1a:	2d 91       	ld	r18, X+
    1e1c:	3c 91       	ld	r19, X
    1e1e:	14 97       	sbiw	r26, 0x04	; 4
    1e20:	82 17       	cp	r24, r18
    1e22:	93 07       	cpc	r25, r19
    1e24:	09 f4       	brne	.+2      	; 0x1e28 <udd_ep_trans_complet+0x9a>
    1e26:	45 c0       	rjmp	.+138    	; 0x1eb2 <udd_ep_trans_complet+0x124>
    1e28:	28 1b       	sub	r18, r24
    1e2a:	39 0b       	sbc	r19, r25
    1e2c:	21 15       	cp	r18, r1
    1e2e:	b4 e0       	ldi	r27, 0x04	; 4
    1e30:	3b 07       	cpc	r19, r27
    1e32:	38 f0       	brcs	.+14     	; 0x1e42 <udd_ep_trans_complet+0xb4>
    1e34:	2f ef       	ldi	r18, 0xFF	; 255
    1e36:	33 e0       	ldi	r19, 0x03	; 3
    1e38:	c9 01       	movw	r24, r18
    1e3a:	b4 01       	movw	r22, r8
    1e3c:	0f d6       	rcall	.+3102   	; 0x2a5c <__udivmodhi4>
    1e3e:	28 1b       	sub	r18, r24
    1e40:	39 0b       	sbc	r19, r25
    1e42:	f8 01       	movw	r30, r16
    1e44:	80 81       	ld	r24, Z
    1e46:	81 ff       	sbrs	r24, 1
    1e48:	09 c0       	rjmp	.+18     	; 0x1e5c <udd_ep_trans_complet+0xce>
    1e4a:	c9 01       	movw	r24, r18
    1e4c:	b4 01       	movw	r22, r8
    1e4e:	06 d6       	rcall	.+3084   	; 0x2a5c <__udivmodhi4>
    1e50:	41 e0       	ldi	r20, 0x01	; 1
    1e52:	89 2b       	or	r24, r25
    1e54:	09 f0       	breq	.+2      	; 0x1e58 <udd_ep_trans_complet+0xca>
    1e56:	40 e0       	ldi	r20, 0x00	; 0
    1e58:	84 2f       	mov	r24, r20
    1e5a:	01 c0       	rjmp	.+2      	; 0x1e5e <udd_ep_trans_complet+0xd0>
    1e5c:	80 e0       	ldi	r24, 0x00	; 0
    1e5e:	d8 01       	movw	r26, r16
    1e60:	9c 91       	ld	r25, X
    1e62:	80 fb       	bst	r24, 0
    1e64:	91 f9       	bld	r25, 1
    1e66:	9c 93       	st	X, r25
    1e68:	fe 01       	movw	r30, r28
    1e6a:	ee 0f       	add	r30, r30
    1e6c:	ff 1f       	adc	r31, r31
    1e6e:	ee 0f       	add	r30, r30
    1e70:	ff 1f       	adc	r31, r31
    1e72:	ee 0f       	add	r30, r30
    1e74:	ff 1f       	adc	r31, r31
    1e76:	ec 5b       	subi	r30, 0xBC	; 188
    1e78:	fc 4d       	sbci	r31, 0xDC	; 220
    1e7a:	12 8e       	std	Z+26, r1	; 0x1a
    1e7c:	13 8e       	std	Z+27, r1	; 0x1b
    1e7e:	26 8b       	std	Z+22, r18	; 0x16
    1e80:	37 8b       	std	Z+23, r19	; 0x17
    1e82:	11 96       	adiw	r26, 0x01	; 1
    1e84:	2d 91       	ld	r18, X+
    1e86:	3c 91       	ld	r19, X
    1e88:	12 97       	sbiw	r26, 0x02	; 2
    1e8a:	15 96       	adiw	r26, 0x05	; 5
    1e8c:	8d 91       	ld	r24, X+
    1e8e:	9c 91       	ld	r25, X
    1e90:	16 97       	sbiw	r26, 0x06	; 6
    1e92:	82 0f       	add	r24, r18
    1e94:	93 1f       	adc	r25, r19
    1e96:	cc 0f       	add	r28, r28
    1e98:	dd 1f       	adc	r29, r29
    1e9a:	cc 0f       	add	r28, r28
    1e9c:	dd 1f       	adc	r29, r29
    1e9e:	cc 0f       	add	r28, r28
    1ea0:	dd 1f       	adc	r29, r29
    1ea2:	c4 5a       	subi	r28, 0xA4	; 164
    1ea4:	dc 4d       	sbci	r29, 0xDC	; 220
    1ea6:	88 83       	st	Y, r24
    1ea8:	99 83       	std	Y+1, r25	; 0x01
    1eaa:	f7 01       	movw	r30, r14
    1eac:	02 e0       	ldi	r16, 0x02	; 2
    1eae:	06 93       	lac	Z, r16
    1eb0:	e0 c0       	rjmp	.+448    	; 0x2072 <udd_ep_trans_complet+0x2e4>
    1eb2:	d8 01       	movw	r26, r16
    1eb4:	8c 91       	ld	r24, X
    1eb6:	81 ff       	sbrs	r24, 1
    1eb8:	c9 c0       	rjmp	.+402    	; 0x204c <udd_ep_trans_complet+0x2be>
    1eba:	8d 7f       	andi	r24, 0xFD	; 253
    1ebc:	8c 93       	st	X, r24
    1ebe:	cc 0f       	add	r28, r28
    1ec0:	dd 1f       	adc	r29, r29
    1ec2:	cc 0f       	add	r28, r28
    1ec4:	dd 1f       	adc	r29, r29
    1ec6:	cc 0f       	add	r28, r28
    1ec8:	dd 1f       	adc	r29, r29
    1eca:	cc 5b       	subi	r28, 0xBC	; 188
    1ecc:	dc 4d       	sbci	r29, 0xDC	; 220
    1ece:	1a 8e       	std	Y+26, r1	; 0x1a
    1ed0:	1b 8e       	std	Y+27, r1	; 0x1b
    1ed2:	1e 8a       	std	Y+22, r1	; 0x16
    1ed4:	1f 8a       	std	Y+23, r1	; 0x17
    1ed6:	f7 01       	movw	r30, r14
    1ed8:	02 e0       	ldi	r16, 0x02	; 2
    1eda:	06 93       	lac	Z, r16
    1edc:	ca c0       	rjmp	.+404    	; 0x2072 <udd_ep_trans_complet+0x2e4>
    1ede:	fe 01       	movw	r30, r28
    1ee0:	ee 0f       	add	r30, r30
    1ee2:	ff 1f       	adc	r31, r31
    1ee4:	ee 0f       	add	r30, r30
    1ee6:	ff 1f       	adc	r31, r31
    1ee8:	ee 0f       	add	r30, r30
    1eea:	ff 1f       	adc	r31, r31
    1eec:	ec 5b       	subi	r30, 0xBC	; 188
    1eee:	fc 4d       	sbci	r31, 0xDC	; 220
    1ef0:	a6 88       	ldd	r10, Z+22	; 0x16
    1ef2:	b7 88       	ldd	r11, Z+23	; 0x17
    1ef4:	d8 01       	movw	r26, r16
    1ef6:	8c 91       	ld	r24, X
    1ef8:	82 ff       	sbrs	r24, 2
    1efa:	19 c0       	rjmp	.+50     	; 0x1f2e <udd_ep_trans_complet+0x1a0>
    1efc:	11 96       	adiw	r26, 0x01	; 1
    1efe:	ed 91       	ld	r30, X+
    1f00:	fc 91       	ld	r31, X
    1f02:	12 97       	sbiw	r26, 0x02	; 2
    1f04:	15 96       	adiw	r26, 0x05	; 5
    1f06:	2d 91       	ld	r18, X+
    1f08:	3c 91       	ld	r19, X
    1f0a:	16 97       	sbiw	r26, 0x06	; 6
    1f0c:	13 96       	adiw	r26, 0x03	; 3
    1f0e:	8d 91       	ld	r24, X+
    1f10:	9c 91       	ld	r25, X
    1f12:	14 97       	sbiw	r26, 0x04	; 4
    1f14:	b4 01       	movw	r22, r8
    1f16:	a2 d5       	rcall	.+2884   	; 0x2a5c <__udivmodhi4>
    1f18:	b0 e4       	ldi	r27, 0x40	; 64
    1f1a:	db 9e       	mul	r13, r27
    1f1c:	b0 01       	movw	r22, r0
    1f1e:	11 24       	eor	r1, r1
    1f20:	61 55       	subi	r22, 0x51	; 81
    1f22:	7e 4d       	sbci	r23, 0xDE	; 222
    1f24:	ac 01       	movw	r20, r24
    1f26:	cf 01       	movw	r24, r30
    1f28:	82 0f       	add	r24, r18
    1f2a:	93 1f       	adc	r25, r19
    1f2c:	b3 d5       	rcall	.+2918   	; 0x2a94 <memcpy>
    1f2e:	f8 01       	movw	r30, r16
    1f30:	25 81       	ldd	r18, Z+5	; 0x05
    1f32:	36 81       	ldd	r19, Z+6	; 0x06
    1f34:	2a 0d       	add	r18, r10
    1f36:	3b 1d       	adc	r19, r11
    1f38:	25 83       	std	Z+5, r18	; 0x05
    1f3a:	36 83       	std	Z+6, r19	; 0x06
    1f3c:	83 81       	ldd	r24, Z+3	; 0x03
    1f3e:	94 81       	ldd	r25, Z+4	; 0x04
    1f40:	82 17       	cp	r24, r18
    1f42:	93 07       	cpc	r25, r19
    1f44:	68 f4       	brcc	.+26     	; 0x1f60 <udd_ep_trans_complet+0x1d2>
    1f46:	85 83       	std	Z+5, r24	; 0x05
    1f48:	96 83       	std	Z+6, r25	; 0x06
    1f4a:	cc 0f       	add	r28, r28
    1f4c:	dd 1f       	adc	r29, r29
    1f4e:	cc 0f       	add	r28, r28
    1f50:	dd 1f       	adc	r29, r29
    1f52:	cc 0f       	add	r28, r28
    1f54:	dd 1f       	adc	r29, r29
    1f56:	cc 5b       	subi	r28, 0xBC	; 188
    1f58:	dc 4d       	sbci	r29, 0xDC	; 220
    1f5a:	8a 8d       	ldd	r24, Y+26	; 0x1a
    1f5c:	9b 8d       	ldd	r25, Y+27	; 0x1b
    1f5e:	76 c0       	rjmp	.+236    	; 0x204c <udd_ep_trans_complet+0x2be>
    1f60:	fe 01       	movw	r30, r28
    1f62:	ee 0f       	add	r30, r30
    1f64:	ff 1f       	adc	r31, r31
    1f66:	ee 0f       	add	r30, r30
    1f68:	ff 1f       	adc	r31, r31
    1f6a:	ee 0f       	add	r30, r30
    1f6c:	ff 1f       	adc	r31, r31
    1f6e:	ec 5b       	subi	r30, 0xBC	; 188
    1f70:	fc 4d       	sbci	r31, 0xDC	; 220
    1f72:	42 8d       	ldd	r20, Z+26	; 0x1a
    1f74:	53 8d       	ldd	r21, Z+27	; 0x1b
    1f76:	a4 16       	cp	r10, r20
    1f78:	b5 06       	cpc	r11, r21
    1f7a:	09 f0       	breq	.+2      	; 0x1f7e <udd_ep_trans_complet+0x1f0>
    1f7c:	67 c0       	rjmp	.+206    	; 0x204c <udd_ep_trans_complet+0x2be>
    1f7e:	28 17       	cp	r18, r24
    1f80:	39 07       	cpc	r19, r25
    1f82:	09 f4       	brne	.+2      	; 0x1f86 <udd_ep_trans_complet+0x1f8>
    1f84:	63 c0       	rjmp	.+198    	; 0x204c <udd_ep_trans_complet+0x2be>
    1f86:	ac 01       	movw	r20, r24
    1f88:	42 1b       	sub	r20, r18
    1f8a:	53 0b       	sbc	r21, r19
    1f8c:	9a 01       	movw	r18, r20
    1f8e:	21 15       	cp	r18, r1
    1f90:	54 e0       	ldi	r21, 0x04	; 4
    1f92:	35 07       	cpc	r19, r21
    1f94:	40 f0       	brcs	.+16     	; 0x1fa6 <udd_ep_trans_complet+0x218>
    1f96:	2f ef       	ldi	r18, 0xFF	; 255
    1f98:	33 e0       	ldi	r19, 0x03	; 3
    1f9a:	c9 01       	movw	r24, r18
    1f9c:	b4 01       	movw	r22, r8
    1f9e:	5e d5       	rcall	.+2748   	; 0x2a5c <__udivmodhi4>
    1fa0:	28 1b       	sub	r18, r24
    1fa2:	39 0b       	sbc	r19, r25
    1fa4:	05 c0       	rjmp	.+10     	; 0x1fb0 <udd_ep_trans_complet+0x222>
    1fa6:	c9 01       	movw	r24, r18
    1fa8:	b4 01       	movw	r22, r8
    1faa:	58 d5       	rcall	.+2736   	; 0x2a5c <__udivmodhi4>
    1fac:	28 1b       	sub	r18, r24
    1fae:	39 0b       	sbc	r19, r25
    1fb0:	fe 01       	movw	r30, r28
    1fb2:	ee 0f       	add	r30, r30
    1fb4:	ff 1f       	adc	r31, r31
    1fb6:	ee 0f       	add	r30, r30
    1fb8:	ff 1f       	adc	r31, r31
    1fba:	ee 0f       	add	r30, r30
    1fbc:	ff 1f       	adc	r31, r31
    1fbe:	ec 5b       	subi	r30, 0xBC	; 188
    1fc0:	fc 4d       	sbci	r31, 0xDC	; 220
    1fc2:	16 8a       	std	Z+22, r1	; 0x16
    1fc4:	17 8a       	std	Z+23, r1	; 0x17
    1fc6:	28 15       	cp	r18, r8
    1fc8:	39 05       	cpc	r19, r9
    1fca:	00 f5       	brcc	.+64     	; 0x200c <udd_ep_trans_complet+0x27e>
    1fcc:	d8 01       	movw	r26, r16
    1fce:	8c 91       	ld	r24, X
    1fd0:	84 60       	ori	r24, 0x04	; 4
    1fd2:	8c 93       	st	X, r24
    1fd4:	b0 e4       	ldi	r27, 0x40	; 64
    1fd6:	db 9e       	mul	r13, r27
    1fd8:	c0 01       	movw	r24, r0
    1fda:	11 24       	eor	r1, r1
    1fdc:	81 55       	subi	r24, 0x51	; 81
    1fde:	9e 4d       	sbci	r25, 0xDE	; 222
    1fe0:	fe 01       	movw	r30, r28
    1fe2:	ee 0f       	add	r30, r30
    1fe4:	ff 1f       	adc	r31, r31
    1fe6:	ee 0f       	add	r30, r30
    1fe8:	ff 1f       	adc	r31, r31
    1fea:	ee 0f       	add	r30, r30
    1fec:	ff 1f       	adc	r31, r31
    1fee:	e4 5a       	subi	r30, 0xA4	; 164
    1ff0:	fc 4d       	sbci	r31, 0xDC	; 220
    1ff2:	80 83       	st	Z, r24
    1ff4:	91 83       	std	Z+1, r25	; 0x01
    1ff6:	cc 0f       	add	r28, r28
    1ff8:	dd 1f       	adc	r29, r29
    1ffa:	cc 0f       	add	r28, r28
    1ffc:	dd 1f       	adc	r29, r29
    1ffe:	cc 0f       	add	r28, r28
    2000:	dd 1f       	adc	r29, r29
    2002:	cc 5b       	subi	r28, 0xBC	; 188
    2004:	dc 4d       	sbci	r29, 0xDC	; 220
    2006:	8a 8e       	std	Y+26, r8	; 0x1a
    2008:	9b 8e       	std	Y+27, r9	; 0x1b
    200a:	1c c0       	rjmp	.+56     	; 0x2044 <udd_ep_trans_complet+0x2b6>
    200c:	f8 01       	movw	r30, r16
    200e:	41 81       	ldd	r20, Z+1	; 0x01
    2010:	52 81       	ldd	r21, Z+2	; 0x02
    2012:	85 81       	ldd	r24, Z+5	; 0x05
    2014:	96 81       	ldd	r25, Z+6	; 0x06
    2016:	84 0f       	add	r24, r20
    2018:	95 1f       	adc	r25, r21
    201a:	fe 01       	movw	r30, r28
    201c:	ee 0f       	add	r30, r30
    201e:	ff 1f       	adc	r31, r31
    2020:	ee 0f       	add	r30, r30
    2022:	ff 1f       	adc	r31, r31
    2024:	ee 0f       	add	r30, r30
    2026:	ff 1f       	adc	r31, r31
    2028:	e4 5a       	subi	r30, 0xA4	; 164
    202a:	fc 4d       	sbci	r31, 0xDC	; 220
    202c:	80 83       	st	Z, r24
    202e:	91 83       	std	Z+1, r25	; 0x01
    2030:	cc 0f       	add	r28, r28
    2032:	dd 1f       	adc	r29, r29
    2034:	cc 0f       	add	r28, r28
    2036:	dd 1f       	adc	r29, r29
    2038:	cc 0f       	add	r28, r28
    203a:	dd 1f       	adc	r29, r29
    203c:	cc 5b       	subi	r28, 0xBC	; 188
    203e:	dc 4d       	sbci	r29, 0xDC	; 220
    2040:	2a 8f       	std	Y+26, r18	; 0x1a
    2042:	3b 8f       	std	Y+27, r19	; 0x1b
    2044:	f7 01       	movw	r30, r14
    2046:	02 e0       	ldi	r16, 0x02	; 2
    2048:	06 93       	lac	Z, r16
    204a:	13 c0       	rjmp	.+38     	; 0x2072 <udd_ep_trans_complet+0x2e4>
    204c:	d8 01       	movw	r26, r16
    204e:	8c 91       	ld	r24, X
    2050:	80 ff       	sbrs	r24, 0
    2052:	0f c0       	rjmp	.+30     	; 0x2072 <udd_ep_trans_complet+0x2e4>
    2054:	8e 7f       	andi	r24, 0xFE	; 254
    2056:	8c 93       	st	X, r24
    2058:	17 96       	adiw	r26, 0x07	; 7
    205a:	ed 91       	ld	r30, X+
    205c:	fc 91       	ld	r31, X
    205e:	18 97       	sbiw	r26, 0x08	; 8
    2060:	30 97       	sbiw	r30, 0x00	; 0
    2062:	39 f0       	breq	.+14     	; 0x2072 <udd_ep_trans_complet+0x2e4>
    2064:	15 96       	adiw	r26, 0x05	; 5
    2066:	6d 91       	ld	r22, X+
    2068:	7c 91       	ld	r23, X
    206a:	16 97       	sbiw	r26, 0x06	; 6
    206c:	4d 2d       	mov	r20, r13
    206e:	80 e0       	ldi	r24, 0x00	; 0
    2070:	19 95       	eicall
    2072:	df 91       	pop	r29
    2074:	cf 91       	pop	r28
    2076:	1f 91       	pop	r17
    2078:	0f 91       	pop	r16
    207a:	ff 90       	pop	r15
    207c:	ef 90       	pop	r14
    207e:	df 90       	pop	r13
    2080:	bf 90       	pop	r11
    2082:	af 90       	pop	r10
    2084:	9f 90       	pop	r9
    2086:	8f 90       	pop	r8
    2088:	08 95       	ret

0000208a <udd_attach>:
    208a:	1f 93       	push	r17
    208c:	cf 93       	push	r28
    208e:	df 93       	push	r29
    2090:	1f 92       	push	r1
    2092:	cd b7       	in	r28, 0x3d	; 61
    2094:	de b7       	in	r29, 0x3e	; 62
    2096:	8f b7       	in	r24, 0x3f	; 63
    2098:	89 83       	std	Y+1, r24	; 0x01
    209a:	f8 94       	cli
    209c:	19 81       	ldd	r17, Y+1	; 0x01
    209e:	81 e0       	ldi	r24, 0x01	; 1
    20a0:	d5 dc       	rcall	.-1622   	; 0x1a4c <udd_sleep_mode>
    20a2:	ea ec       	ldi	r30, 0xCA	; 202
    20a4:	f4 e0       	ldi	r31, 0x04	; 4
    20a6:	80 e4       	ldi	r24, 0x40	; 64
    20a8:	80 83       	st	Z, r24
    20aa:	80 e2       	ldi	r24, 0x20	; 32
    20ac:	80 83       	st	Z, r24
    20ae:	e1 ec       	ldi	r30, 0xC1	; 193
    20b0:	f4 e0       	ldi	r31, 0x04	; 4
    20b2:	80 81       	ld	r24, Z
    20b4:	81 60       	ori	r24, 0x01	; 1
    20b6:	80 83       	st	Z, r24
    20b8:	a9 ec       	ldi	r26, 0xC9	; 201
    20ba:	b4 e0       	ldi	r27, 0x04	; 4
    20bc:	8c 91       	ld	r24, X
    20be:	82 60       	ori	r24, 0x02	; 2
    20c0:	8c 93       	st	X, r24
    20c2:	e8 ec       	ldi	r30, 0xC8	; 200
    20c4:	f4 e0       	ldi	r31, 0x04	; 4
    20c6:	80 81       	ld	r24, Z
    20c8:	80 64       	ori	r24, 0x40	; 64
    20ca:	80 83       	st	Z, r24
    20cc:	8c 91       	ld	r24, X
    20ce:	81 60       	ori	r24, 0x01	; 1
    20d0:	8c 93       	st	X, r24
    20d2:	80 81       	ld	r24, Z
    20d4:	80 68       	ori	r24, 0x80	; 128
    20d6:	80 83       	st	Z, r24
    20d8:	1f bf       	out	0x3f, r17	; 63
    20da:	0f 90       	pop	r0
    20dc:	df 91       	pop	r29
    20de:	cf 91       	pop	r28
    20e0:	1f 91       	pop	r17
    20e2:	08 95       	ret

000020e4 <udd_enable>:
    20e4:	0f 93       	push	r16
    20e6:	1f 93       	push	r17
    20e8:	cf 93       	push	r28
    20ea:	df 93       	push	r29
    20ec:	1f 92       	push	r1
    20ee:	1f 92       	push	r1
    20f0:	cd b7       	in	r28, 0x3d	; 61
    20f2:	de b7       	in	r29, 0x3e	; 62
    20f4:	00 e6       	ldi	r16, 0x60	; 96
    20f6:	10 e0       	ldi	r17, 0x00	; 0
    20f8:	f8 01       	movw	r30, r16
    20fa:	10 82       	st	Z, r1
    20fc:	80 e3       	ldi	r24, 0x30	; 48
    20fe:	0e 94 17 07 	call	0xe2e	; 0xe2e <sysclk_enable_usb>
    2102:	e0 ec       	ldi	r30, 0xC0	; 192
    2104:	f4 e0       	ldi	r31, 0x04	; 4
    2106:	80 81       	ld	r24, Z
    2108:	80 64       	ori	r24, 0x40	; 64
    210a:	80 83       	st	Z, r24
    210c:	81 e0       	ldi	r24, 0x01	; 1
    210e:	f8 01       	movw	r30, r16
    2110:	80 83       	st	Z, r24
    2112:	8f b7       	in	r24, 0x3f	; 63
    2114:	8a 83       	std	Y+2, r24	; 0x02
    2116:	f8 94       	cli
    2118:	1a 81       	ldd	r17, Y+2	; 0x02
    211a:	80 e0       	ldi	r24, 0x00	; 0
    211c:	90 e0       	ldi	r25, 0x00	; 0
    211e:	fc 01       	movw	r30, r24
    2120:	ee 0f       	add	r30, r30
    2122:	ff 1f       	adc	r31, r31
    2124:	ee 0f       	add	r30, r30
    2126:	ff 1f       	adc	r31, r31
    2128:	ee 0f       	add	r30, r30
    212a:	ff 1f       	adc	r31, r31
    212c:	ec 5b       	subi	r30, 0xBC	; 188
    212e:	fc 4d       	sbci	r31, 0xDC	; 220
    2130:	15 8a       	std	Z+21, r1	; 0x15
    2132:	01 96       	adiw	r24, 0x01	; 1
    2134:	8a 30       	cpi	r24, 0x0A	; 10
    2136:	91 05       	cpc	r25, r1
    2138:	91 f7       	brne	.-28     	; 0x211e <udd_enable+0x3a>
    213a:	80 e0       	ldi	r24, 0x00	; 0
    213c:	90 e0       	ldi	r25, 0x00	; 0
    213e:	fc 01       	movw	r30, r24
    2140:	ee 0f       	add	r30, r30
    2142:	ff 1f       	adc	r31, r31
    2144:	ee 0f       	add	r30, r30
    2146:	ff 1f       	adc	r31, r31
    2148:	ee 0f       	add	r30, r30
    214a:	ff 1f       	adc	r31, r31
    214c:	e8 0f       	add	r30, r24
    214e:	f9 1f       	adc	r31, r25
    2150:	e1 51       	subi	r30, 0x11	; 17
    2152:	fd 4d       	sbci	r31, 0xDD	; 221
    2154:	20 81       	ld	r18, Z
    2156:	2e 7f       	andi	r18, 0xFE	; 254
    2158:	20 83       	st	Z, r18
    215a:	01 96       	adiw	r24, 0x01	; 1
    215c:	88 30       	cpi	r24, 0x08	; 8
    215e:	91 05       	cpc	r25, r1
    2160:	71 f7       	brne	.-36     	; 0x213e <udd_enable+0x5a>
    2162:	6a e1       	ldi	r22, 0x1A	; 26
    2164:	70 e0       	ldi	r23, 0x00	; 0
    2166:	82 e0       	ldi	r24, 0x02	; 2
    2168:	61 dc       	rcall	.-1854   	; 0x1a2c <nvm_read_byte>
    216a:	8f 3f       	cpi	r24, 0xFF	; 255
    216c:	19 f0       	breq	.+6      	; 0x2174 <udd_enable+0x90>
    216e:	80 93 fa 04 	sts	0x04FA, r24	; 0x8004fa <__TEXT_REGION_LENGTH__+0x7be4fa>
    2172:	03 c0       	rjmp	.+6      	; 0x217a <udd_enable+0x96>
    2174:	8f e1       	ldi	r24, 0x1F	; 31
    2176:	80 93 fa 04 	sts	0x04FA, r24	; 0x8004fa <__TEXT_REGION_LENGTH__+0x7be4fa>
    217a:	6b e1       	ldi	r22, 0x1B	; 27
    217c:	70 e0       	ldi	r23, 0x00	; 0
    217e:	82 e0       	ldi	r24, 0x02	; 2
    2180:	55 dc       	rcall	.-1878   	; 0x1a2c <nvm_read_byte>
    2182:	8f 3f       	cpi	r24, 0xFF	; 255
    2184:	19 f0       	breq	.+6      	; 0x218c <udd_enable+0xa8>
    2186:	80 93 fb 04 	sts	0x04FB, r24	; 0x8004fb <__TEXT_REGION_LENGTH__+0x7be4fb>
    218a:	03 c0       	rjmp	.+6      	; 0x2192 <udd_enable+0xae>
    218c:	8f e1       	ldi	r24, 0x1F	; 31
    218e:	80 93 fb 04 	sts	0x04FB, r24	; 0x8004fb <__TEXT_REGION_LENGTH__+0x7be4fb>
    2192:	e0 ec       	ldi	r30, 0xC0	; 192
    2194:	f4 e0       	ldi	r31, 0x04	; 4
    2196:	80 81       	ld	r24, Z
    2198:	84 60       	ori	r24, 0x04	; 4
    219a:	80 83       	st	Z, r24
    219c:	80 81       	ld	r24, Z
    219e:	80 68       	ori	r24, 0x80	; 128
    21a0:	80 83       	st	Z, r24
    21a2:	80 81       	ld	r24, Z
    21a4:	80 61       	ori	r24, 0x10	; 16
    21a6:	80 83       	st	Z, r24
    21a8:	88 e5       	ldi	r24, 0x58	; 88
    21aa:	93 e2       	ldi	r25, 0x23	; 35
    21ac:	86 83       	std	Z+6, r24	; 0x06
    21ae:	97 83       	std	Z+7, r25	; 0x07
    21b0:	80 81       	ld	r24, Z
    21b2:	80 62       	ori	r24, 0x20	; 32
    21b4:	80 83       	st	Z, r24
    21b6:	8f ef       	ldi	r24, 0xFF	; 255
    21b8:	80 93 c5 04 	sts	0x04C5, r24	; 0x8004c5 <__TEXT_REGION_LENGTH__+0x7be4c5>
    21bc:	e8 ec       	ldi	r30, 0xC8	; 200
    21be:	f4 e0       	ldi	r31, 0x04	; 4
    21c0:	80 81       	ld	r24, Z
    21c2:	81 60       	ori	r24, 0x01	; 1
    21c4:	80 83       	st	Z, r24
    21c6:	10 92 ac 23 	sts	0x23AC, r1	; 0x8023ac <udd_b_idle>
    21ca:	80 91 b8 23 	lds	r24, 0x23B8	; 0x8023b8 <sleepmgr_locks+0x5>
    21ce:	8f 3f       	cpi	r24, 0xFF	; 255
    21d0:	09 f4       	brne	.+2      	; 0x21d4 <udd_enable+0xf0>
    21d2:	ff cf       	rjmp	.-2      	; 0x21d2 <udd_enable+0xee>
    21d4:	8f b7       	in	r24, 0x3f	; 63
    21d6:	89 83       	std	Y+1, r24	; 0x01
    21d8:	f8 94       	cli
    21da:	99 81       	ldd	r25, Y+1	; 0x01
    21dc:	e3 eb       	ldi	r30, 0xB3	; 179
    21de:	f3 e2       	ldi	r31, 0x23	; 35
    21e0:	85 81       	ldd	r24, Z+5	; 0x05
    21e2:	8f 5f       	subi	r24, 0xFF	; 255
    21e4:	85 83       	std	Z+5, r24	; 0x05
    21e6:	9f bf       	out	0x3f, r25	; 63
    21e8:	50 df       	rcall	.-352    	; 0x208a <udd_attach>
    21ea:	1f bf       	out	0x3f, r17	; 63
    21ec:	0f 90       	pop	r0
    21ee:	0f 90       	pop	r0
    21f0:	df 91       	pop	r29
    21f2:	cf 91       	pop	r28
    21f4:	1f 91       	pop	r17
    21f6:	0f 91       	pop	r16
    21f8:	08 95       	ret

000021fa <udd_set_address>:
    21fa:	80 93 c3 04 	sts	0x04C3, r24	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7be4c3>
    21fe:	08 95       	ret

00002200 <udd_getaddress>:
    2200:	80 91 c3 04 	lds	r24, 0x04C3	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7be4c3>
    2204:	08 95       	ret

00002206 <udd_set_setup_payload>:
    2206:	e9 eb       	ldi	r30, 0xB9	; 185
    2208:	f3 e2       	ldi	r31, 0x23	; 35
    220a:	80 87       	std	Z+8, r24	; 0x08
    220c:	91 87       	std	Z+9, r25	; 0x09
    220e:	62 87       	std	Z+10, r22	; 0x0a
    2210:	73 87       	std	Z+11, r23	; 0x0b
    2212:	08 95       	ret

00002214 <udd_ep_alloc>:
    2214:	28 2f       	mov	r18, r24
    2216:	2f 70       	andi	r18, 0x0F	; 15
    2218:	30 e0       	ldi	r19, 0x00	; 0
    221a:	22 0f       	add	r18, r18
    221c:	33 1f       	adc	r19, r19
    221e:	08 2e       	mov	r0, r24
    2220:	00 0c       	add	r0, r0
    2222:	99 0b       	sbc	r25, r25
    2224:	88 27       	eor	r24, r24
    2226:	99 0f       	add	r25, r25
    2228:	88 1f       	adc	r24, r24
    222a:	99 27       	eor	r25, r25
    222c:	82 0f       	add	r24, r18
    222e:	93 1f       	adc	r25, r19
    2230:	fc 01       	movw	r30, r24
    2232:	ee 0f       	add	r30, r30
    2234:	ff 1f       	adc	r31, r31
    2236:	ee 0f       	add	r30, r30
    2238:	ff 1f       	adc	r31, r31
    223a:	ee 0f       	add	r30, r30
    223c:	ff 1f       	adc	r31, r31
    223e:	ec 5b       	subi	r30, 0xBC	; 188
    2240:	fc 4d       	sbci	r31, 0xDC	; 220
    2242:	25 89       	ldd	r18, Z+21	; 0x15
    2244:	20 7c       	andi	r18, 0xC0	; 192
    2246:	09 f0       	breq	.+2      	; 0x224a <udd_ep_alloc+0x36>
    2248:	69 c0       	rjmp	.+210    	; 0x231c <udd_ep_alloc+0x108>
    224a:	63 70       	andi	r22, 0x03	; 3
    224c:	61 30       	cpi	r22, 0x01	; 1
    224e:	11 f0       	breq	.+4      	; 0x2254 <udd_ep_alloc+0x40>
    2250:	18 f4       	brcc	.+6      	; 0x2258 <udd_ep_alloc+0x44>
    2252:	04 c0       	rjmp	.+8      	; 0x225c <udd_ep_alloc+0x48>
    2254:	60 ec       	ldi	r22, 0xC0	; 192
    2256:	03 c0       	rjmp	.+6      	; 0x225e <udd_ep_alloc+0x4a>
    2258:	60 e8       	ldi	r22, 0x80	; 128
    225a:	01 c0       	rjmp	.+2      	; 0x225e <udd_ep_alloc+0x4a>
    225c:	60 e4       	ldi	r22, 0x40	; 64
    225e:	40 38       	cpi	r20, 0x80	; 128
    2260:	51 05       	cpc	r21, r1
    2262:	e9 f0       	breq	.+58     	; 0x229e <udd_ep_alloc+0x8a>
    2264:	50 f4       	brcc	.+20     	; 0x227a <udd_ep_alloc+0x66>
    2266:	40 32       	cpi	r20, 0x20	; 32
    2268:	51 05       	cpc	r21, r1
    226a:	a9 f0       	breq	.+42     	; 0x2296 <udd_ep_alloc+0x82>
    226c:	40 34       	cpi	r20, 0x40	; 64
    226e:	51 05       	cpc	r21, r1
    2270:	a1 f0       	breq	.+40     	; 0x229a <udd_ep_alloc+0x86>
    2272:	40 31       	cpi	r20, 0x10	; 16
    2274:	51 05       	cpc	r21, r1
    2276:	d9 f4       	brne	.+54     	; 0x22ae <udd_ep_alloc+0x9a>
    2278:	0c c0       	rjmp	.+24     	; 0x2292 <udd_ep_alloc+0x7e>
    227a:	41 15       	cp	r20, r1
    227c:	22 e0       	ldi	r18, 0x02	; 2
    227e:	52 07       	cpc	r21, r18
    2280:	91 f0       	breq	.+36     	; 0x22a6 <udd_ep_alloc+0x92>
    2282:	4f 3f       	cpi	r20, 0xFF	; 255
    2284:	23 e0       	ldi	r18, 0x03	; 3
    2286:	52 07       	cpc	r21, r18
    2288:	81 f0       	breq	.+32     	; 0x22aa <udd_ep_alloc+0x96>
    228a:	41 15       	cp	r20, r1
    228c:	51 40       	sbci	r21, 0x01	; 1
    228e:	79 f4       	brne	.+30     	; 0x22ae <udd_ep_alloc+0x9a>
    2290:	08 c0       	rjmp	.+16     	; 0x22a2 <udd_ep_alloc+0x8e>
    2292:	21 e0       	ldi	r18, 0x01	; 1
    2294:	0d c0       	rjmp	.+26     	; 0x22b0 <udd_ep_alloc+0x9c>
    2296:	22 e0       	ldi	r18, 0x02	; 2
    2298:	0b c0       	rjmp	.+22     	; 0x22b0 <udd_ep_alloc+0x9c>
    229a:	23 e0       	ldi	r18, 0x03	; 3
    229c:	09 c0       	rjmp	.+18     	; 0x22b0 <udd_ep_alloc+0x9c>
    229e:	24 e0       	ldi	r18, 0x04	; 4
    22a0:	07 c0       	rjmp	.+14     	; 0x22b0 <udd_ep_alloc+0x9c>
    22a2:	25 e0       	ldi	r18, 0x05	; 5
    22a4:	05 c0       	rjmp	.+10     	; 0x22b0 <udd_ep_alloc+0x9c>
    22a6:	26 e0       	ldi	r18, 0x06	; 6
    22a8:	03 c0       	rjmp	.+6      	; 0x22b0 <udd_ep_alloc+0x9c>
    22aa:	27 e0       	ldi	r18, 0x07	; 7
    22ac:	01 c0       	rjmp	.+2      	; 0x22b0 <udd_ep_alloc+0x9c>
    22ae:	20 e0       	ldi	r18, 0x00	; 0
    22b0:	fc 01       	movw	r30, r24
    22b2:	ee 0f       	add	r30, r30
    22b4:	ff 1f       	adc	r31, r31
    22b6:	ee 0f       	add	r30, r30
    22b8:	ff 1f       	adc	r31, r31
    22ba:	ee 0f       	add	r30, r30
    22bc:	ff 1f       	adc	r31, r31
    22be:	ec 5b       	subi	r30, 0xBC	; 188
    22c0:	fc 4d       	sbci	r31, 0xDC	; 220
    22c2:	15 8a       	std	Z+21, r1	; 0x15
    22c4:	36 e0       	ldi	r19, 0x06	; 6
    22c6:	34 8b       	std	Z+20, r19	; 0x14
    22c8:	26 2b       	or	r18, r22
    22ca:	25 8b       	std	Z+21, r18	; 0x15
    22cc:	fc 01       	movw	r30, r24
    22ce:	ee 0f       	add	r30, r30
    22d0:	ff 1f       	adc	r31, r31
    22d2:	ee 0f       	add	r30, r30
    22d4:	ff 1f       	adc	r31, r31
    22d6:	ee 0f       	add	r30, r30
    22d8:	ff 1f       	adc	r31, r31
    22da:	ec 5b       	subi	r30, 0xBC	; 188
    22dc:	fc 4d       	sbci	r31, 0xDC	; 220
    22de:	25 89       	ldd	r18, Z+21	; 0x15
    22e0:	20 7c       	andi	r18, 0xC0	; 192
    22e2:	20 3c       	cpi	r18, 0xC0	; 192
    22e4:	69 f4       	brne	.+26     	; 0x2300 <udd_ep_alloc+0xec>
    22e6:	fc 01       	movw	r30, r24
    22e8:	ee 0f       	add	r30, r30
    22ea:	ff 1f       	adc	r31, r31
    22ec:	ee 0f       	add	r30, r30
    22ee:	ff 1f       	adc	r31, r31
    22f0:	ee 0f       	add	r30, r30
    22f2:	ff 1f       	adc	r31, r31
    22f4:	ec 5b       	subi	r30, 0xBC	; 188
    22f6:	fc 4d       	sbci	r31, 0xDC	; 220
    22f8:	25 89       	ldd	r18, Z+21	; 0x15
    22fa:	27 70       	andi	r18, 0x07	; 7
    22fc:	27 30       	cpi	r18, 0x07	; 7
    22fe:	81 f0       	breq	.+32     	; 0x2320 <udd_ep_alloc+0x10c>
    2300:	88 0f       	add	r24, r24
    2302:	99 1f       	adc	r25, r25
    2304:	88 0f       	add	r24, r24
    2306:	99 1f       	adc	r25, r25
    2308:	88 0f       	add	r24, r24
    230a:	99 1f       	adc	r25, r25
    230c:	fc 01       	movw	r30, r24
    230e:	ec 5b       	subi	r30, 0xBC	; 188
    2310:	fc 4d       	sbci	r31, 0xDC	; 220
    2312:	85 89       	ldd	r24, Z+21	; 0x15
    2314:	80 62       	ori	r24, 0x20	; 32
    2316:	85 8b       	std	Z+21, r24	; 0x15
    2318:	81 e0       	ldi	r24, 0x01	; 1
    231a:	08 95       	ret
    231c:	80 e0       	ldi	r24, 0x00	; 0
    231e:	08 95       	ret
    2320:	81 e0       	ldi	r24, 0x01	; 1
    2322:	08 95       	ret

00002324 <udd_ep_is_halted>:
    2324:	e8 2f       	mov	r30, r24
    2326:	ef 70       	andi	r30, 0x0F	; 15
    2328:	f0 e0       	ldi	r31, 0x00	; 0
    232a:	ee 0f       	add	r30, r30
    232c:	ff 1f       	adc	r31, r31
    232e:	08 2e       	mov	r0, r24
    2330:	00 0c       	add	r0, r0
    2332:	99 0b       	sbc	r25, r25
    2334:	88 27       	eor	r24, r24
    2336:	99 0f       	add	r25, r25
    2338:	88 1f       	adc	r24, r24
    233a:	99 27       	eor	r25, r25
    233c:	e8 0f       	add	r30, r24
    233e:	f9 1f       	adc	r31, r25
    2340:	ee 0f       	add	r30, r30
    2342:	ff 1f       	adc	r31, r31
    2344:	ee 0f       	add	r30, r30
    2346:	ff 1f       	adc	r31, r31
    2348:	ee 0f       	add	r30, r30
    234a:	ff 1f       	adc	r31, r31
    234c:	ec 5b       	subi	r30, 0xBC	; 188
    234e:	fc 4d       	sbci	r31, 0xDC	; 220
    2350:	85 89       	ldd	r24, Z+21	; 0x15
    2352:	82 fb       	bst	r24, 2
    2354:	88 27       	eor	r24, r24
    2356:	80 f9       	bld	r24, 0
    2358:	08 95       	ret

0000235a <udd_ep_clear_halt>:
    235a:	0f 93       	push	r16
    235c:	28 2f       	mov	r18, r24
    235e:	2f 70       	andi	r18, 0x0F	; 15
    2360:	30 e0       	ldi	r19, 0x00	; 0
    2362:	a9 01       	movw	r20, r18
    2364:	44 0f       	add	r20, r20
    2366:	55 1f       	adc	r21, r21
    2368:	28 2f       	mov	r18, r24
    236a:	08 2e       	mov	r0, r24
    236c:	00 0c       	add	r0, r0
    236e:	33 0b       	sbc	r19, r19
    2370:	22 27       	eor	r18, r18
    2372:	33 0f       	add	r19, r19
    2374:	22 1f       	adc	r18, r18
    2376:	33 27       	eor	r19, r19
    2378:	24 0f       	add	r18, r20
    237a:	35 1f       	adc	r19, r21
    237c:	a9 01       	movw	r20, r18
    237e:	44 0f       	add	r20, r20
    2380:	55 1f       	adc	r21, r21
    2382:	44 0f       	add	r20, r20
    2384:	55 1f       	adc	r21, r21
    2386:	44 0f       	add	r20, r20
    2388:	55 1f       	adc	r21, r21
    238a:	fa 01       	movw	r30, r20
    238c:	e8 5a       	subi	r30, 0xA8	; 168
    238e:	fc 4d       	sbci	r31, 0xDC	; 220
    2390:	01 e0       	ldi	r16, 0x01	; 1
    2392:	06 93       	lac	Z, r16
    2394:	fa 01       	movw	r30, r20
    2396:	ec 5b       	subi	r30, 0xBC	; 188
    2398:	fc 4d       	sbci	r31, 0xDC	; 220
    239a:	95 89       	ldd	r25, Z+21	; 0x15
    239c:	92 ff       	sbrs	r25, 2
    239e:	11 c0       	rjmp	.+34     	; 0x23c2 <udd_ep_clear_halt+0x68>
    23a0:	fa 01       	movw	r30, r20
    23a2:	ec 5b       	subi	r30, 0xBC	; 188
    23a4:	fc 4d       	sbci	r31, 0xDC	; 220
    23a6:	95 89       	ldd	r25, Z+21	; 0x15
    23a8:	9b 7f       	andi	r25, 0xFB	; 251
    23aa:	95 8b       	std	Z+21, r25	; 0x15
    23ac:	64 dc       	rcall	.-1848   	; 0x1c76 <udd_ep_get_job>
    23ae:	fc 01       	movw	r30, r24
    23b0:	80 81       	ld	r24, Z
    23b2:	80 ff       	sbrs	r24, 0
    23b4:	06 c0       	rjmp	.+12     	; 0x23c2 <udd_ep_clear_halt+0x68>
    23b6:	8e 7f       	andi	r24, 0xFE	; 254
    23b8:	80 83       	st	Z, r24
    23ba:	07 80       	ldd	r0, Z+7	; 0x07
    23bc:	f0 85       	ldd	r31, Z+8	; 0x08
    23be:	e0 2d       	mov	r30, r0
    23c0:	19 95       	eicall
    23c2:	81 e0       	ldi	r24, 0x01	; 1
    23c4:	0f 91       	pop	r16
    23c6:	08 95       	ret

000023c8 <udd_ep_run>:
    23c8:	6f 92       	push	r6
    23ca:	7f 92       	push	r7
    23cc:	8f 92       	push	r8
    23ce:	9f 92       	push	r9
    23d0:	af 92       	push	r10
    23d2:	bf 92       	push	r11
    23d4:	cf 92       	push	r12
    23d6:	df 92       	push	r13
    23d8:	ef 92       	push	r14
    23da:	ff 92       	push	r15
    23dc:	0f 93       	push	r16
    23de:	1f 93       	push	r17
    23e0:	cf 93       	push	r28
    23e2:	df 93       	push	r29
    23e4:	1f 92       	push	r1
    23e6:	cd b7       	in	r28, 0x3d	; 61
    23e8:	de b7       	in	r29, 0x3e	; 62
    23ea:	78 2e       	mov	r7, r24
    23ec:	66 2e       	mov	r6, r22
    23ee:	4a 01       	movw	r8, r20
    23f0:	59 01       	movw	r10, r18
    23f2:	41 dc       	rcall	.-1918   	; 0x1c76 <udd_ep_get_job>
    23f4:	6c 01       	movw	r12, r24
    23f6:	27 2d       	mov	r18, r7
    23f8:	87 2d       	mov	r24, r7
    23fa:	8f 70       	andi	r24, 0x0F	; 15
    23fc:	e8 2e       	mov	r14, r24
    23fe:	f1 2c       	mov	r15, r1
    2400:	c7 01       	movw	r24, r14
    2402:	88 0f       	add	r24, r24
    2404:	99 1f       	adc	r25, r25
    2406:	e7 2c       	mov	r14, r7
    2408:	07 2c       	mov	r0, r7
    240a:	00 0c       	add	r0, r0
    240c:	ff 08       	sbc	r15, r15
    240e:	ee 24       	eor	r14, r14
    2410:	ff 0c       	add	r15, r15
    2412:	ee 1c       	adc	r14, r14
    2414:	ff 24       	eor	r15, r15
    2416:	e8 0e       	add	r14, r24
    2418:	f9 1e       	adc	r15, r25
    241a:	f7 01       	movw	r30, r14
    241c:	ee 0f       	add	r30, r30
    241e:	ff 1f       	adc	r31, r31
    2420:	ee 0f       	add	r30, r30
    2422:	ff 1f       	adc	r31, r31
    2424:	ee 0f       	add	r30, r30
    2426:	ff 1f       	adc	r31, r31
    2428:	ec 5b       	subi	r30, 0xBC	; 188
    242a:	fc 4d       	sbci	r31, 0xDC	; 220
    242c:	85 89       	ldd	r24, Z+21	; 0x15
    242e:	80 7c       	andi	r24, 0xC0	; 192
    2430:	09 f4       	brne	.+2      	; 0x2434 <udd_ep_run+0x6c>
    2432:	81 c0       	rjmp	.+258    	; 0x2536 <udd_ep_run+0x16e>
    2434:	f7 01       	movw	r30, r14
    2436:	ee 0f       	add	r30, r30
    2438:	ff 1f       	adc	r31, r31
    243a:	ee 0f       	add	r30, r30
    243c:	ff 1f       	adc	r31, r31
    243e:	ee 0f       	add	r30, r30
    2440:	ff 1f       	adc	r31, r31
    2442:	ec 5b       	subi	r30, 0xBC	; 188
    2444:	fc 4d       	sbci	r31, 0xDC	; 220
    2446:	85 89       	ldd	r24, Z+21	; 0x15
    2448:	80 7c       	andi	r24, 0xC0	; 192
    244a:	80 3c       	cpi	r24, 0xC0	; 192
    244c:	61 f0       	breq	.+24     	; 0x2466 <udd_ep_run+0x9e>
    244e:	f7 01       	movw	r30, r14
    2450:	ee 0f       	add	r30, r30
    2452:	ff 1f       	adc	r31, r31
    2454:	ee 0f       	add	r30, r30
    2456:	ff 1f       	adc	r31, r31
    2458:	ee 0f       	add	r30, r30
    245a:	ff 1f       	adc	r31, r31
    245c:	ec 5b       	subi	r30, 0xBC	; 188
    245e:	fc 4d       	sbci	r31, 0xDC	; 220
    2460:	85 89       	ldd	r24, Z+21	; 0x15
    2462:	82 fd       	sbrc	r24, 2
    2464:	6a c0       	rjmp	.+212    	; 0x253a <udd_ep_run+0x172>
    2466:	8f b7       	in	r24, 0x3f	; 63
    2468:	89 83       	std	Y+1, r24	; 0x01
    246a:	f8 94       	cli
    246c:	89 81       	ldd	r24, Y+1	; 0x01
    246e:	f6 01       	movw	r30, r12
    2470:	90 81       	ld	r25, Z
    2472:	90 ff       	sbrs	r25, 0
    2474:	03 c0       	rjmp	.+6      	; 0x247c <udd_ep_run+0xb4>
    2476:	8f bf       	out	0x3f, r24	; 63
    2478:	80 e0       	ldi	r24, 0x00	; 0
    247a:	60 c0       	rjmp	.+192    	; 0x253c <udd_ep_run+0x174>
    247c:	f6 01       	movw	r30, r12
    247e:	90 81       	ld	r25, Z
    2480:	91 60       	ori	r25, 0x01	; 1
    2482:	90 83       	st	Z, r25
    2484:	8f bf       	out	0x3f, r24	; 63
    2486:	81 82       	std	Z+1, r8	; 0x01
    2488:	92 82       	std	Z+2, r9	; 0x02
    248a:	a3 82       	std	Z+3, r10	; 0x03
    248c:	b4 82       	std	Z+4, r11	; 0x04
    248e:	15 82       	std	Z+5, r1	; 0x05
    2490:	16 82       	std	Z+6, r1	; 0x06
    2492:	07 83       	std	Z+7, r16	; 0x07
    2494:	10 87       	std	Z+8, r17	; 0x08
    2496:	61 10       	cpse	r6, r1
    2498:	06 c0       	rjmp	.+12     	; 0x24a6 <udd_ep_run+0xde>
    249a:	91 e0       	ldi	r25, 0x01	; 1
    249c:	a1 14       	cp	r10, r1
    249e:	b1 04       	cpc	r11, r1
    24a0:	19 f0       	breq	.+6      	; 0x24a8 <udd_ep_run+0xe0>
    24a2:	90 e0       	ldi	r25, 0x00	; 0
    24a4:	01 c0       	rjmp	.+2      	; 0x24a8 <udd_ep_run+0xe0>
    24a6:	91 e0       	ldi	r25, 0x01	; 1
    24a8:	f6 01       	movw	r30, r12
    24aa:	80 81       	ld	r24, Z
    24ac:	90 fb       	bst	r25, 0
    24ae:	81 f9       	bld	r24, 1
    24b0:	8b 7f       	andi	r24, 0xFB	; 251
    24b2:	80 83       	st	Z, r24
    24b4:	22 23       	and	r18, r18
    24b6:	64 f4       	brge	.+24     	; 0x24d0 <udd_ep_run+0x108>
    24b8:	f7 01       	movw	r30, r14
    24ba:	ee 0f       	add	r30, r30
    24bc:	ff 1f       	adc	r31, r31
    24be:	ee 0f       	add	r30, r30
    24c0:	ff 1f       	adc	r31, r31
    24c2:	ee 0f       	add	r30, r30
    24c4:	ff 1f       	adc	r31, r31
    24c6:	ec 5b       	subi	r30, 0xBC	; 188
    24c8:	fc 4d       	sbci	r31, 0xDC	; 220
    24ca:	12 8e       	std	Z+26, r1	; 0x1a
    24cc:	13 8e       	std	Z+27, r1	; 0x1b
    24ce:	2f c0       	rjmp	.+94     	; 0x252e <udd_ep_run+0x166>
    24d0:	f7 01       	movw	r30, r14
    24d2:	ee 0f       	add	r30, r30
    24d4:	ff 1f       	adc	r31, r31
    24d6:	ee 0f       	add	r30, r30
    24d8:	ff 1f       	adc	r31, r31
    24da:	ee 0f       	add	r30, r30
    24dc:	ff 1f       	adc	r31, r31
    24de:	ec 5b       	subi	r30, 0xBC	; 188
    24e0:	fc 4d       	sbci	r31, 0xDC	; 220
    24e2:	85 89       	ldd	r24, Z+21	; 0x15
    24e4:	80 7c       	andi	r24, 0xC0	; 192
    24e6:	80 3c       	cpi	r24, 0xC0	; 192
    24e8:	a9 f4       	brne	.+42     	; 0x2514 <udd_ep_run+0x14c>
    24ea:	c7 01       	movw	r24, r14
    24ec:	88 0f       	add	r24, r24
    24ee:	99 1f       	adc	r25, r25
    24f0:	88 0f       	add	r24, r24
    24f2:	99 1f       	adc	r25, r25
    24f4:	88 0f       	add	r24, r24
    24f6:	99 1f       	adc	r25, r25
    24f8:	88 5a       	subi	r24, 0xA8	; 168
    24fa:	9c 4d       	sbci	r25, 0xDC	; 220
    24fc:	94 db       	rcall	.-2264   	; 0x1c26 <udd_ep_get_size>
    24fe:	bc 01       	movw	r22, r24
    2500:	c5 01       	movw	r24, r10
    2502:	ac d2       	rcall	.+1368   	; 0x2a5c <__udivmodhi4>
    2504:	89 2b       	or	r24, r25
    2506:	31 f0       	breq	.+12     	; 0x2514 <udd_ep_run+0x14c>
    2508:	f6 01       	movw	r30, r12
    250a:	80 81       	ld	r24, Z
    250c:	8e 7f       	andi	r24, 0xFE	; 254
    250e:	80 83       	st	Z, r24
    2510:	80 e0       	ldi	r24, 0x00	; 0
    2512:	14 c0       	rjmp	.+40     	; 0x253c <udd_ep_run+0x174>
    2514:	f7 01       	movw	r30, r14
    2516:	ee 0f       	add	r30, r30
    2518:	ff 1f       	adc	r31, r31
    251a:	ee 0f       	add	r30, r30
    251c:	ff 1f       	adc	r31, r31
    251e:	ee 0f       	add	r30, r30
    2520:	ff 1f       	adc	r31, r31
    2522:	ec 5b       	subi	r30, 0xBC	; 188
    2524:	fc 4d       	sbci	r31, 0xDC	; 220
    2526:	16 8a       	std	Z+22, r1	; 0x16
    2528:	17 8a       	std	Z+23, r1	; 0x17
    252a:	12 8e       	std	Z+26, r1	; 0x1a
    252c:	13 8e       	std	Z+27, r1	; 0x1b
    252e:	87 2d       	mov	r24, r7
    2530:	2e dc       	rcall	.-1956   	; 0x1d8e <udd_ep_trans_complet>
    2532:	81 e0       	ldi	r24, 0x01	; 1
    2534:	03 c0       	rjmp	.+6      	; 0x253c <udd_ep_run+0x174>
    2536:	80 e0       	ldi	r24, 0x00	; 0
    2538:	01 c0       	rjmp	.+2      	; 0x253c <udd_ep_run+0x174>
    253a:	80 e0       	ldi	r24, 0x00	; 0
    253c:	0f 90       	pop	r0
    253e:	df 91       	pop	r29
    2540:	cf 91       	pop	r28
    2542:	1f 91       	pop	r17
    2544:	0f 91       	pop	r16
    2546:	ff 90       	pop	r15
    2548:	ef 90       	pop	r14
    254a:	df 90       	pop	r13
    254c:	cf 90       	pop	r12
    254e:	bf 90       	pop	r11
    2550:	af 90       	pop	r10
    2552:	9f 90       	pop	r9
    2554:	8f 90       	pop	r8
    2556:	7f 90       	pop	r7
    2558:	6f 90       	pop	r6
    255a:	08 95       	ret

0000255c <udd_ep_abort>:
    255c:	ff 92       	push	r15
    255e:	0f 93       	push	r16
    2560:	1f 93       	push	r17
    2562:	cf 93       	push	r28
    2564:	df 93       	push	r29
    2566:	18 2f       	mov	r17, r24
    2568:	c8 2f       	mov	r28, r24
    256a:	cf 70       	andi	r28, 0x0F	; 15
    256c:	d0 e0       	ldi	r29, 0x00	; 0
    256e:	ce 01       	movw	r24, r28
    2570:	88 0f       	add	r24, r24
    2572:	99 1f       	adc	r25, r25
    2574:	c1 2f       	mov	r28, r17
    2576:	01 2e       	mov	r0, r17
    2578:	00 0c       	add	r0, r0
    257a:	dd 0b       	sbc	r29, r29
    257c:	cc 27       	eor	r28, r28
    257e:	dd 0f       	add	r29, r29
    2580:	cc 1f       	adc	r28, r28
    2582:	dd 27       	eor	r29, r29
    2584:	c8 0f       	add	r28, r24
    2586:	d9 1f       	adc	r29, r25
    2588:	81 2f       	mov	r24, r17
    258a:	75 db       	rcall	.-2326   	; 0x1c76 <udd_ep_get_job>
    258c:	dc 01       	movw	r26, r24
    258e:	fe 01       	movw	r30, r28
    2590:	ee 0f       	add	r30, r30
    2592:	ff 1f       	adc	r31, r31
    2594:	ee 0f       	add	r30, r30
    2596:	ff 1f       	adc	r31, r31
    2598:	ee 0f       	add	r30, r30
    259a:	ff 1f       	adc	r31, r31
    259c:	e8 5a       	subi	r30, 0xA8	; 168
    259e:	fc 4d       	sbci	r31, 0xDC	; 220
    25a0:	02 e0       	ldi	r16, 0x02	; 2
    25a2:	05 93       	las	Z, r16
    25a4:	8c 91       	ld	r24, X
    25a6:	80 ff       	sbrs	r24, 0
    25a8:	22 c0       	rjmp	.+68     	; 0x25ee <udd_ep_abort+0x92>
    25aa:	8e 7f       	andi	r24, 0xFE	; 254
    25ac:	8c 93       	st	X, r24
    25ae:	17 96       	adiw	r26, 0x07	; 7
    25b0:	ed 91       	ld	r30, X+
    25b2:	fc 91       	ld	r31, X
    25b4:	18 97       	sbiw	r26, 0x08	; 8
    25b6:	30 97       	sbiw	r30, 0x00	; 0
    25b8:	d1 f0       	breq	.+52     	; 0x25ee <udd_ep_abort+0x92>
    25ba:	11 23       	and	r17, r17
    25bc:	5c f4       	brge	.+22     	; 0x25d4 <udd_ep_abort+0x78>
    25be:	cc 0f       	add	r28, r28
    25c0:	dd 1f       	adc	r29, r29
    25c2:	cc 0f       	add	r28, r28
    25c4:	dd 1f       	adc	r29, r29
    25c6:	cc 0f       	add	r28, r28
    25c8:	dd 1f       	adc	r29, r29
    25ca:	cc 5b       	subi	r28, 0xBC	; 188
    25cc:	dc 4d       	sbci	r29, 0xDC	; 220
    25ce:	6a 8d       	ldd	r22, Y+26	; 0x1a
    25d0:	7b 8d       	ldd	r23, Y+27	; 0x1b
    25d2:	0a c0       	rjmp	.+20     	; 0x25e8 <udd_ep_abort+0x8c>
    25d4:	cc 0f       	add	r28, r28
    25d6:	dd 1f       	adc	r29, r29
    25d8:	cc 0f       	add	r28, r28
    25da:	dd 1f       	adc	r29, r29
    25dc:	cc 0f       	add	r28, r28
    25de:	dd 1f       	adc	r29, r29
    25e0:	cc 5b       	subi	r28, 0xBC	; 188
    25e2:	dc 4d       	sbci	r29, 0xDC	; 220
    25e4:	6e 89       	ldd	r22, Y+22	; 0x16
    25e6:	7f 89       	ldd	r23, Y+23	; 0x17
    25e8:	41 2f       	mov	r20, r17
    25ea:	81 e0       	ldi	r24, 0x01	; 1
    25ec:	19 95       	eicall
    25ee:	df 91       	pop	r29
    25f0:	cf 91       	pop	r28
    25f2:	1f 91       	pop	r17
    25f4:	0f 91       	pop	r16
    25f6:	ff 90       	pop	r15
    25f8:	08 95       	ret

000025fa <udd_ep_free>:
    25fa:	cf 93       	push	r28
    25fc:	c8 2f       	mov	r28, r24
    25fe:	ae df       	rcall	.-164    	; 0x255c <udd_ep_abort>
    2600:	ec 2f       	mov	r30, r28
    2602:	ef 70       	andi	r30, 0x0F	; 15
    2604:	f0 e0       	ldi	r31, 0x00	; 0
    2606:	ee 0f       	add	r30, r30
    2608:	ff 1f       	adc	r31, r31
    260a:	8c 2f       	mov	r24, r28
    260c:	cc 0f       	add	r28, r28
    260e:	99 0b       	sbc	r25, r25
    2610:	88 27       	eor	r24, r24
    2612:	99 0f       	add	r25, r25
    2614:	88 1f       	adc	r24, r24
    2616:	99 27       	eor	r25, r25
    2618:	e8 0f       	add	r30, r24
    261a:	f9 1f       	adc	r31, r25
    261c:	ee 0f       	add	r30, r30
    261e:	ff 1f       	adc	r31, r31
    2620:	ee 0f       	add	r30, r30
    2622:	ff 1f       	adc	r31, r31
    2624:	ee 0f       	add	r30, r30
    2626:	ff 1f       	adc	r31, r31
    2628:	ec 5b       	subi	r30, 0xBC	; 188
    262a:	fc 4d       	sbci	r31, 0xDC	; 220
    262c:	15 8a       	std	Z+21, r1	; 0x15
    262e:	cf 91       	pop	r28
    2630:	08 95       	ret

00002632 <udd_ep_set_halt>:
    2632:	e8 2f       	mov	r30, r24
    2634:	ef 70       	andi	r30, 0x0F	; 15
    2636:	f0 e0       	ldi	r31, 0x00	; 0
    2638:	ee 0f       	add	r30, r30
    263a:	ff 1f       	adc	r31, r31
    263c:	28 2f       	mov	r18, r24
    263e:	08 2e       	mov	r0, r24
    2640:	00 0c       	add	r0, r0
    2642:	33 0b       	sbc	r19, r19
    2644:	22 27       	eor	r18, r18
    2646:	33 0f       	add	r19, r19
    2648:	22 1f       	adc	r18, r18
    264a:	33 27       	eor	r19, r19
    264c:	e2 0f       	add	r30, r18
    264e:	f3 1f       	adc	r31, r19
    2650:	ee 0f       	add	r30, r30
    2652:	ff 1f       	adc	r31, r31
    2654:	ee 0f       	add	r30, r30
    2656:	ff 1f       	adc	r31, r31
    2658:	ee 0f       	add	r30, r30
    265a:	ff 1f       	adc	r31, r31
    265c:	ec 5b       	subi	r30, 0xBC	; 188
    265e:	fc 4d       	sbci	r31, 0xDC	; 220
    2660:	95 89       	ldd	r25, Z+21	; 0x15
    2662:	94 60       	ori	r25, 0x04	; 4
    2664:	95 8b       	std	Z+21, r25	; 0x15
    2666:	7a df       	rcall	.-268    	; 0x255c <udd_ep_abort>
    2668:	81 e0       	ldi	r24, 0x01	; 1
    266a:	08 95       	ret

0000266c <__vector_125>:
 * USB bus event interrupt includes :
 * - USB line events SOF, reset, suspend, resume, wakeup
 * - endpoint control errors underflow, overflow, stall
 */
ISR(USB_BUSEVENT_vect)
{
    266c:	1f 92       	push	r1
    266e:	0f 92       	push	r0
    2670:	0f b6       	in	r0, 0x3f	; 63
    2672:	0f 92       	push	r0
    2674:	11 24       	eor	r1, r1
    2676:	0b b6       	in	r0, 0x3b	; 59
    2678:	0f 92       	push	r0
    267a:	0f 93       	push	r16
    267c:	2f 93       	push	r18
    267e:	3f 93       	push	r19
    2680:	4f 93       	push	r20
    2682:	5f 93       	push	r21
    2684:	6f 93       	push	r22
    2686:	7f 93       	push	r23
    2688:	8f 93       	push	r24
    268a:	9f 93       	push	r25
    268c:	af 93       	push	r26
    268e:	bf 93       	push	r27
    2690:	cf 93       	push	r28
    2692:	ef 93       	push	r30
    2694:	ff 93       	push	r31
	if (udd_is_start_of_frame_event()) {
    2696:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7be4cb>
    269a:	88 23       	and	r24, r24
    269c:	3c f4       	brge	.+14     	; 0x26ac <__vector_125+0x40>
		udd_ack_start_of_frame_event();
    269e:	80 e8       	ldi	r24, 0x80	; 128
    26a0:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7be4ca>
		udc_sof_notify();
    26a4:	0e 94 48 0a 	call	0x1490	; 0x1490 <udc_sof_notify>
#ifdef UDC_SOF_EVENT
		UDC_SOF_EVENT();
    26a8:	b1 d1       	rcall	.+866    	; 0x2a0c <main_sof_action>
#endif
		goto udd_interrupt_bus_event_end;
    26aa:	89 c0       	rjmp	.+274    	; 0x27be <__vector_125+0x152>
}

static bool udd_ctrl_interrupt_error(void)
{
	// Underflow only managed for control endpoint
	if (udd_is_underflow_event()) {
    26ac:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7be4cb>
    26b0:	82 ff       	sbrs	r24, 2
    26b2:	20 c0       	rjmp	.+64     	; 0x26f4 <__vector_125+0x88>
		udd_ack_underflow_event();
    26b4:	84 e0       	ldi	r24, 0x04	; 4
    26b6:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7be4ca>
		if (udd_control_in_underflow()) {
    26ba:	80 91 60 23 	lds	r24, 0x2360	; 0x802360 <udd_sram+0x1c>
    26be:	86 ff       	sbrs	r24, 6
    26c0:	7e c0       	rjmp	.+252    	; 0x27be <__vector_125+0x152>
	udd_control_out_ack_tc();
}

static void udd_ctrl_underflow(void)
{
	if (udd_is_tc_event() || udd_ctrl_interrupt_tc_setup()) {
    26c2:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7be4cc>
    26c6:	81 fd       	sbrc	r24, 1
    26c8:	7a c0       	rjmp	.+244    	; 0x27be <__vector_125+0x152>
    26ca:	f0 da       	rcall	.-2592   	; 0x1cac <udd_ctrl_interrupt_tc_setup>
    26cc:	81 11       	cpse	r24, r1
    26ce:	77 c0       	rjmp	.+238    	; 0x27be <__vector_125+0x152>
		return; // underflow ignored if a transfer complete has been no processed
	}
	if (UDD_EPCTRL_DATA_OUT == udd_ep_control_state) {
    26d0:	80 91 43 23 	lds	r24, 0x2343	; 0x802343 <udd_ep_control_state>
    26d4:	81 30       	cpi	r24, 0x01	; 1
		// Host want to stop OUT transaction
		// then stop to wait OUT data phase and wait IN ZLP handshake
		udd_ctrl_send_zlp_in();
    26d6:	11 f4       	brne	.+4      	; 0x26dc <__vector_125+0x70>
    26d8:	24 da       	rcall	.-3000   	; 0x1b22 <udd_ctrl_send_zlp_in>
    26da:	71 c0       	rjmp	.+226    	; 0x27be <__vector_125+0x152>
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
    26dc:	84 30       	cpi	r24, 0x04	; 4
    26de:	09 f0       	breq	.+2      	; 0x26e2 <__vector_125+0x76>
    26e0:	6e c0       	rjmp	.+220    	; 0x27be <__vector_125+0x152>
		// A OUT handshake is waiting by device,
		// but host want extra IN data then stall extra IN data and following status stage
		udd_control_in_enable_stall();
    26e2:	e1 e6       	ldi	r30, 0x61	; 97
    26e4:	f3 e2       	ldi	r31, 0x23	; 35
    26e6:	04 e0       	ldi	r16, 0x04	; 4
    26e8:	05 93       	las	Z, r16
		udd_control_out_enable_stall();
    26ea:	e9 e5       	ldi	r30, 0x59	; 89
    26ec:	f3 e2       	ldi	r31, 0x23	; 35
    26ee:	04 e0       	ldi	r16, 0x04	; 4
    26f0:	05 93       	las	Z, r16
    26f2:	65 c0       	rjmp	.+202    	; 0x27be <__vector_125+0x152>
			udd_ctrl_underflow();
		}
		return true;
	}
	// Overflow only managed for control endpoint
	if (udd_is_overflow_event()) {
    26f4:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7be4cb>
    26f8:	81 ff       	sbrs	r24, 1
    26fa:	5c c0       	rjmp	.+184    	; 0x27b4 <__vector_125+0x148>
		udd_ack_overflow_event();
    26fc:	82 e0       	ldi	r24, 0x02	; 2
    26fe:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7be4ca>
		if (udd_control_out_overflow()) {
    2702:	80 91 58 23 	lds	r24, 0x2358	; 0x802358 <udd_sram+0x14>
    2706:	86 ff       	sbrs	r24, 6
    2708:	5a c0       	rjmp	.+180    	; 0x27be <__vector_125+0x152>
	}
}

static void udd_ctrl_overflow(void)
{
	if (udd_is_tc_event() || udd_ctrl_interrupt_tc_setup()) {
    270a:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7be4cc>
    270e:	81 fd       	sbrc	r24, 1
    2710:	56 c0       	rjmp	.+172    	; 0x27be <__vector_125+0x152>
    2712:	cc da       	rcall	.-2664   	; 0x1cac <udd_ctrl_interrupt_tc_setup>
    2714:	81 11       	cpse	r24, r1
    2716:	53 c0       	rjmp	.+166    	; 0x27be <__vector_125+0x152>
		return; // overflow ignored if a transfer complete has been no processed
	}
	if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) {
    2718:	80 91 43 23 	lds	r24, 0x2343	; 0x802343 <udd_ep_control_state>
    271c:	82 30       	cpi	r24, 0x02	; 2
    271e:	41 f4       	brne	.+16     	; 0x2730 <__vector_125+0xc4>
	udd_control_in_clear_NACK0();
}

static void udd_ctrl_send_zlp_out(void)
{
	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
    2720:	84 e0       	ldi	r24, 0x04	; 4
    2722:	80 93 43 23 	sts	0x2343, r24	; 0x802343 <udd_ep_control_state>
	// Valid reception of OUT packet on control endpoint
	udd_control_out_clear_NACK0();
    2726:	e8 e5       	ldi	r30, 0x58	; 88
    2728:	f3 e2       	ldi	r31, 0x23	; 35
    272a:	02 e0       	ldi	r16, 0x02	; 2
    272c:	06 93       	lac	Z, r16
    272e:	47 c0       	rjmp	.+142    	; 0x27be <__vector_125+0x152>
	}
	if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) {
		// Host want to stop IN transaction
		// then stop to wait IN data phase and wait OUT ZLP handshake
		udd_ctrl_send_zlp_out();
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
    2730:	83 30       	cpi	r24, 0x03	; 3
    2732:	09 f0       	breq	.+2      	; 0x2736 <__vector_125+0xca>
    2734:	44 c0       	rjmp	.+136    	; 0x27be <__vector_125+0x152>
		// A IN handshake is waiting by device,
		// but host want extra OUT data then stall extra OUT data and following status stage
		udd_control_in_enable_stall();
    2736:	e1 e6       	ldi	r30, 0x61	; 97
    2738:	f3 e2       	ldi	r31, 0x23	; 35
    273a:	04 e0       	ldi	r16, 0x04	; 4
    273c:	05 93       	las	Z, r16
		udd_control_out_enable_stall();
    273e:	e9 e5       	ldi	r30, 0x59	; 89
    2740:	f3 e2       	ldi	r31, 0x23	; 35
    2742:	04 e0       	ldi	r16, 0x04	; 4
    2744:	05 93       	las	Z, r16
    2746:	3b c0       	rjmp	.+118    	; 0x27be <__vector_125+0x152>

	if (udd_ctrl_interrupt_error()) {
		goto udd_interrupt_bus_event_end;
	}
	if (udd_is_reset_event()) {
		udd_ack_reset_event();
    2748:	80 e1       	ldi	r24, 0x10	; 16
    274a:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7be4ca>
#if (0!=USB_DEVICE_MAX_EP)
		// Abort all endpoint jobs on going
		uint8_t i;
		for (i = 1; i <= USB_DEVICE_MAX_EP; i++) {
			udd_ep_abort(i);
    274e:	c1 e0       	ldi	r28, 0x01	; 1
    2750:	8c 2f       	mov	r24, r28
			udd_ep_abort(i | USB_EP_DIR_IN);
    2752:	04 df       	rcall	.-504    	; 0x255c <udd_ep_abort>
    2754:	8c 2f       	mov	r24, r28
    2756:	80 68       	ori	r24, 0x80	; 128
    2758:	01 df       	rcall	.-510    	; 0x255c <udd_ep_abort>
	if (udd_is_reset_event()) {
		udd_ack_reset_event();
#if (0!=USB_DEVICE_MAX_EP)
		// Abort all endpoint jobs on going
		uint8_t i;
		for (i = 1; i <= USB_DEVICE_MAX_EP; i++) {
    275a:	cf 5f       	subi	r28, 0xFF	; 255
    275c:	c5 30       	cpi	r28, 0x05	; 5
    275e:	c1 f7       	brne	.-16     	; 0x2750 <__vector_125+0xe4>
			udd_ep_abort(i);
			udd_ep_abort(i | USB_EP_DIR_IN);
		}
#endif
		udc_reset();
    2760:	0e 94 1e 0a 	call	0x143c	; 0x143c <udc_reset>

		// Reset USB address to 0
		udd_set_device_address(0);
    2764:	10 92 c3 04 	sts	0x04C3, r1	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7be4c3>
#endif
	}

	// Enable endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_disable(ep_ctrl);
    2768:	e4 e4       	ldi	r30, 0x44	; 68
    276a:	f3 e2       	ldi	r31, 0x23	; 35
    276c:	15 8a       	std	Z+21, r1	; 0x15
	udd_endpoint_clear_status(ep_ctrl);
    276e:	96 e0       	ldi	r25, 0x06	; 6
    2770:	94 8b       	std	Z+20, r25	; 0x14
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
    2772:	80 e4       	ldi	r24, 0x40	; 64
    2774:	85 8b       	std	Z+21, r24	; 0x15
#endif
	}

	// Enable endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_disable(ep_ctrl);
    2776:	15 8e       	std	Z+29, r1	; 0x1d
	udd_endpoint_clear_status(ep_ctrl);
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
    2778:	94 8f       	std	Z+28, r25	; 0x1c
		udd_set_device_address(0);
		// Alloc and configure control endpoint
		udd_ep_init(0, USB_EP_TYPE_CONTROL, USB_DEVICE_EP_CTRL_SIZE);
		udd_ep_init(0 | USB_EP_DIR_IN, USB_EP_TYPE_CONTROL,
				USB_DEVICE_EP_CTRL_SIZE);
		udd_control_out_set_buf(&udd_ctrl_buffer);
    277a:	85 8f       	std	Z+29, r24	; 0x1d
    277c:	87 e3       	ldi	r24, 0x37	; 55
    277e:	93 e2       	ldi	r25, 0x23	; 35
    2780:	80 8f       	std	Z+24, r24	; 0x18
		// Reset endpoint control management
		udd_ctrl_init();
    2782:	91 8f       	std	Z+25, r25	; 0x19
    2784:	9b d9       	rcall	.-3274   	; 0x1abc <udd_ctrl_init>
		goto udd_interrupt_bus_event_end;
    2786:	1b c0       	rjmp	.+54     	; 0x27be <__vector_125+0x152>
	}

	if (udd_is_suspend_event()) {
    2788:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7be4cb>
		udd_ack_suspend_event();
    278c:	86 ff       	sbrs	r24, 6
    278e:	07 c0       	rjmp	.+14     	; 0x279e <__vector_125+0x132>
    2790:	80 e4       	ldi	r24, 0x40	; 64
		udd_sleep_mode(false); // Enter in SUSPEND mode
    2792:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7be4ca>
    2796:	80 e0       	ldi	r24, 0x00	; 0
#ifdef UDC_SUSPEND_EVENT
		UDC_SUSPEND_EVENT();
    2798:	59 d9       	rcall	.-3406   	; 0x1a4c <udd_sleep_mode>
    279a:	36 d1       	rcall	.+620    	; 0x2a08 <main_suspend_action>
#endif
		goto udd_interrupt_bus_event_end;
	}

	if (udd_is_resume_event()) {
    279c:	10 c0       	rjmp	.+32     	; 0x27be <__vector_125+0x152>
    279e:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7be4cb>
		udd_ack_resume_event();
    27a2:	85 ff       	sbrs	r24, 5
    27a4:	0c c0       	rjmp	.+24     	; 0x27be <__vector_125+0x152>
    27a6:	80 e2       	ldi	r24, 0x20	; 32
		udd_sleep_mode(true); // Enter in power reduction mode
    27a8:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7be4ca>
    27ac:	81 e0       	ldi	r24, 0x01	; 1
#ifdef UDC_RESUME_EVENT
		UDC_RESUME_EVENT();
    27ae:	4e d9       	rcall	.-3428   	; 0x1a4c <udd_sleep_mode>
    27b0:	2c d1       	rcall	.+600    	; 0x2a0a <main_resume_action>
#endif
		goto udd_interrupt_bus_event_end;
	}

udd_interrupt_bus_event_end:
	return;
    27b2:	05 c0       	rjmp	.+10     	; 0x27be <__vector_125+0x152>
	}

	if (udd_ctrl_interrupt_error()) {
		goto udd_interrupt_bus_event_end;
	}
	if (udd_is_reset_event()) {
    27b4:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7be4cb>
    27b8:	84 fd       	sbrc	r24, 4
    27ba:	c6 cf       	rjmp	.-116    	; 0x2748 <__vector_125+0xdc>
    27bc:	e5 cf       	rjmp	.-54     	; 0x2788 <__vector_125+0x11c>
		goto udd_interrupt_bus_event_end;
	}

udd_interrupt_bus_event_end:
	return;
}
    27be:	ff 91       	pop	r31
    27c0:	ef 91       	pop	r30
    27c2:	cf 91       	pop	r28
    27c4:	bf 91       	pop	r27
    27c6:	af 91       	pop	r26
    27c8:	9f 91       	pop	r25
    27ca:	8f 91       	pop	r24
    27cc:	7f 91       	pop	r23
    27ce:	6f 91       	pop	r22
    27d0:	5f 91       	pop	r21
    27d2:	4f 91       	pop	r20
    27d4:	3f 91       	pop	r19
    27d6:	2f 91       	pop	r18
    27d8:	0f 91       	pop	r16
    27da:	0f 90       	pop	r0
    27dc:	0b be       	out	0x3b, r0	; 59
    27de:	0f 90       	pop	r0
    27e0:	0f be       	out	0x3f, r0	; 63
    27e2:	0f 90       	pop	r0
    27e4:	1f 90       	pop	r1
    27e6:	18 95       	reti

000027e8 <__vector_126>:
 * \brief Function called by USB transfer complete interrupt
 *
 * USB transfer complete interrupt includes events about endpoint transfer on all endpoints.
 */
ISR(USB_TRNCOMPL_vect)
{
    27e8:	1f 92       	push	r1
    27ea:	0f 92       	push	r0
    27ec:	0f b6       	in	r0, 0x3f	; 63
    27ee:	0f 92       	push	r0
    27f0:	11 24       	eor	r1, r1
    27f2:	0b b6       	in	r0, 0x3b	; 59
    27f4:	0f 92       	push	r0
    27f6:	0f 93       	push	r16
    27f8:	1f 93       	push	r17
    27fa:	2f 93       	push	r18
    27fc:	3f 93       	push	r19
    27fe:	4f 93       	push	r20
    2800:	5f 93       	push	r21
    2802:	6f 93       	push	r22
    2804:	7f 93       	push	r23
    2806:	8f 93       	push	r24
    2808:	9f 93       	push	r25
    280a:	af 93       	push	r26
    280c:	bf 93       	push	r27
    280e:	cf 93       	push	r28
    2810:	df 93       	push	r29
    2812:	ef 93       	push	r30
    2814:	ff 93       	push	r31
	int8_t rp;
	UDD_EP_t *ep_ctrl;
	udd_ep_id_t ep;
#endif

	if (!udd_is_tc_event()) {
    2816:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7be4cc>
    281a:	81 fd       	sbrc	r24, 1
    281c:	03 c0       	rjmp	.+6      	; 0x2824 <__vector_126+0x3c>
		// If no other transfer complete
		// then check reception of SETUP packet on control endpoint
		if (udd_ctrl_interrupt_tc_setup()) {
    281e:	46 da       	rcall	.-2932   	; 0x1cac <udd_ctrl_interrupt_tc_setup>
    2820:	81 11       	cpse	r24, r1
    2822:	c3 c0       	rjmp	.+390    	; 0x29aa <__vector_126+0x1c2>
			goto udd_interrupt_tc_end;
		}
		Assert(false);
	}
	// Check IN/OUT transfer complete on all endpoints
	udd_ack_tc_event();
    2824:	82 e0       	ldi	r24, 0x02	; 2
    2826:	80 93 cc 04 	sts	0x04CC, r24	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7be4cc>

#if (0!=USB_DEVICE_MAX_EP)
	//** Decode TC FIFO
	// Compute ep addr
	rp = udd_get_fifo_rp();
    282a:	80 91 c5 04 	lds	r24, 0x04C5	; 0x8004c5 <__TEXT_REGION_LENGTH__+0x7be4c5>
	i_fifo = 2 * (1 + ~rp);
	ad = ((uint16_t) udd_sram.ep_ctrl) - i_fifo;
	p_ad = (uint16_t *) ad;
	// Compute ep
	ep_index = (((uint16_t) * p_ad - ((uint16_t) udd_sram.ep_ctrl)) >> 3);
    282e:	81 95       	neg	r24
    2830:	88 0f       	add	r24, r24
    2832:	e8 e5       	ldi	r30, 0x58	; 88
    2834:	f3 e2       	ldi	r31, 0x23	; 35
    2836:	e8 1b       	sub	r30, r24
    2838:	f1 09       	sbc	r31, r1
    283a:	20 81       	ld	r18, Z
    283c:	31 81       	ldd	r19, Z+1	; 0x01
    283e:	28 55       	subi	r18, 0x58	; 88
    2840:	33 42       	sbci	r19, 0x23	; 35
    2842:	36 95       	lsr	r19
    2844:	27 95       	ror	r18
    2846:	36 95       	lsr	r19
    2848:	27 95       	ror	r18
    284a:	36 95       	lsr	r19
    284c:	27 95       	ror	r18
	ep = (ep_index / 2) + ((ep_index & 1) ? USB_EP_DIR_IN : 0);
    284e:	82 2f       	mov	r24, r18
    2850:	86 95       	lsr	r24
    2852:	20 fd       	sbrc	r18, 0
    2854:	02 c0       	rjmp	.+4      	; 0x285a <__vector_126+0x72>
    2856:	90 e0       	ldi	r25, 0x00	; 0
    2858:	01 c0       	rjmp	.+2      	; 0x285c <__vector_126+0x74>
    285a:	90 e8       	ldi	r25, 0x80	; 128
    285c:	89 0f       	add	r24, r25
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    285e:	e8 2f       	mov	r30, r24
    2860:	ef 70       	andi	r30, 0x0F	; 15
    2862:	f0 e0       	ldi	r31, 0x00	; 0
    2864:	ee 0f       	add	r30, r30
    2866:	ff 1f       	adc	r31, r31
    2868:	28 2f       	mov	r18, r24
    286a:	08 2e       	mov	r0, r24
    286c:	00 0c       	add	r0, r0
    286e:	33 0b       	sbc	r19, r19
    2870:	22 27       	eor	r18, r18
    2872:	33 0f       	add	r19, r19
    2874:	22 1f       	adc	r18, r18
    2876:	33 27       	eor	r19, r19
    2878:	e2 0f       	add	r30, r18
    287a:	f3 1f       	adc	r31, r19
	ep = (ep_index / 2) + ((ep_index & 1) ? USB_EP_DIR_IN : 0);
	Assert(USB_DEVICE_MAX_EP >= (ep & USB_EP_ADDR_MASK));

	// Ack IT TC of endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	if (!udd_endpoint_transfer_complete(ep_ctrl)) {
    287c:	df 01       	movw	r26, r30
    287e:	aa 0f       	add	r26, r26
    2880:	bb 1f       	adc	r27, r27
    2882:	aa 0f       	add	r26, r26
    2884:	bb 1f       	adc	r27, r27
    2886:	aa 0f       	add	r26, r26
    2888:	bb 1f       	adc	r27, r27
    288a:	ac 5b       	subi	r26, 0xBC	; 188
    288c:	bc 4d       	sbci	r27, 0xDC	; 220
    288e:	54 96       	adiw	r26, 0x14	; 20
    2890:	9c 91       	ld	r25, X
    2892:	95 ff       	sbrs	r25, 5
    2894:	8a c0       	rjmp	.+276    	; 0x29aa <__vector_126+0x1c2>
		return; // Error, TC is generated by Multipacket transfer
	}
	udd_endpoint_ack_transfer_complete(ep_ctrl);
    2896:	ee 0f       	add	r30, r30
    2898:	ff 1f       	adc	r31, r31
    289a:	ee 0f       	add	r30, r30
    289c:	ff 1f       	adc	r31, r31
    289e:	ee 0f       	add	r30, r30
    28a0:	ff 1f       	adc	r31, r31
    28a2:	e8 5a       	subi	r30, 0xA8	; 168
    28a4:	fc 4d       	sbci	r31, 0xDC	; 220
    28a6:	00 e2       	ldi	r16, 0x20	; 32
    28a8:	06 93       	lac	Z, r16

	// Check status on control endpoint
	if (ep == 0) {
    28aa:	81 11       	cpse	r24, r1
    28ac:	79 c0       	rjmp	.+242    	; 0x29a0 <__vector_126+0x1b8>

static void udd_ctrl_out_received(void)
{
	uint16_t nb_data;

	if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
    28ae:	80 91 43 23 	lds	r24, 0x2343	; 0x802343 <udd_ep_control_state>
    28b2:	84 30       	cpi	r24, 0x04	; 4
		// Valid end of setup request
		udd_ctrl_endofrequest();
    28b4:	19 f4       	brne	.+6      	; 0x28bc <__vector_126+0xd4>
		// Reinitializes control endpoint management
		udd_ctrl_init();
    28b6:	43 d9       	rcall	.-3450   	; 0x1b3e <udd_ctrl_endofrequest>
    28b8:	01 d9       	rcall	.-3582   	; 0x1abc <udd_ctrl_init>
    28ba:	77 c0       	rjmp	.+238    	; 0x29aa <__vector_126+0x1c2>
		return;
	}
	Assert(udd_ep_control_state == UDD_EPCTRL_DATA_OUT);

	// Read data received during OUT phase
	nb_data = udd_control_out_get_bytecnt();
    28bc:	00 91 5a 23 	lds	r16, 0x235A	; 0x80235a <udd_sram+0x16>
    28c0:	10 91 5b 23 	lds	r17, 0x235B	; 0x80235b <udd_sram+0x17>

	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_nb_trans + nb_data)) {
    28c4:	80 91 c3 23 	lds	r24, 0x23C3	; 0x8023c3 <udd_g_ctrlreq+0xa>
    28c8:	90 91 c4 23 	lds	r25, 0x23C4	; 0x8023c4 <udd_g_ctrlreq+0xb>
    28cc:	c0 91 3f 23 	lds	r28, 0x233F	; 0x80233f <udd_ctrl_payload_nb_trans>
    28d0:	d0 91 40 23 	lds	r29, 0x2340	; 0x802340 <udd_ctrl_payload_nb_trans+0x1>
    28d4:	98 01       	movw	r18, r16
    28d6:	2c 0f       	add	r18, r28
    28d8:	3d 1f       	adc	r19, r29
    28da:	82 17       	cp	r24, r18
    28dc:	93 07       	cpc	r25, r19
    28de:	18 f4       	brcc	.+6      	; 0x28e6 <__vector_126+0xfe>
		// Payload buffer too small, ignore data remaining
		nb_data = udd_g_ctrlreq.payload_size - udd_ctrl_payload_nb_trans;
    28e0:	8c 01       	movw	r16, r24
    28e2:	0c 1b       	sub	r16, r28
    28e4:	1d 0b       	sbc	r17, r29
	}

	memcpy((uint8_t *) (udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans),
    28e6:	80 91 c1 23 	lds	r24, 0x23C1	; 0x8023c1 <udd_g_ctrlreq+0x8>
    28ea:	90 91 c2 23 	lds	r25, 0x23C2	; 0x8023c2 <udd_g_ctrlreq+0x9>
    28ee:	a8 01       	movw	r20, r16
    28f0:	67 e3       	ldi	r22, 0x37	; 55
    28f2:	73 e2       	ldi	r23, 0x23	; 35
    28f4:	8c 0f       	add	r24, r28
    28f6:	9d 1f       	adc	r25, r29
    28f8:	cd d0       	rcall	.+410    	; 0x2a94 <memcpy>
			udd_ctrl_buffer, nb_data);
	udd_ctrl_payload_nb_trans += nb_data;
    28fa:	c0 0f       	add	r28, r16
    28fc:	d1 1f       	adc	r29, r17
    28fe:	c0 93 3f 23 	sts	0x233F, r28	; 0x80233f <udd_ctrl_payload_nb_trans>
    2902:	d0 93 40 23 	sts	0x2340, r29	; 0x802340 <udd_ctrl_payload_nb_trans+0x1>

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data) || (udd_g_ctrlreq.req.wLength
    2906:	08 30       	cpi	r16, 0x08	; 8
    2908:	11 05       	cpc	r17, r1
    290a:	69 f4       	brne	.+26     	; 0x2926 <__vector_126+0x13e>
    290c:	80 91 41 23 	lds	r24, 0x2341	; 0x802341 <udd_ctrl_prev_payload_nb_trans>
    2910:	90 91 42 23 	lds	r25, 0x2342	; 0x802342 <udd_ctrl_prev_payload_nb_trans+0x1>
    2914:	8c 0f       	add	r24, r28
    2916:	9d 1f       	adc	r25, r29
    2918:	20 91 bf 23 	lds	r18, 0x23BF	; 0x8023bf <udd_g_ctrlreq+0x6>
    291c:	30 91 c0 23 	lds	r19, 0x23C0	; 0x8023c0 <udd_g_ctrlreq+0x7>
    2920:	82 17       	cp	r24, r18
    2922:	93 07       	cpc	r25, r19
    2924:	80 f0       	brcs	.+32     	; 0x2946 <__vector_126+0x15e>
		// End of reception because it is a short packet
		// or all data are transfered

		// Before send ZLP, call intermediate callback
		// in case of data receive generate a stall
		udd_g_ctrlreq.payload_size = udd_ctrl_payload_nb_trans;
    2926:	e9 eb       	ldi	r30, 0xB9	; 185
    2928:	f3 e2       	ldi	r31, 0x23	; 35
    292a:	c2 87       	std	Z+10, r28	; 0x0a
    292c:	d3 87       	std	Z+11, r29	; 0x0b
		if (NULL != udd_g_ctrlreq.over_under_run) {
    292e:	06 84       	ldd	r0, Z+14	; 0x0e
    2930:	f7 85       	ldd	r31, Z+15	; 0x0f
    2932:	e0 2d       	mov	r30, r0
    2934:	30 97       	sbiw	r30, 0x00	; 0
			if (!udd_g_ctrlreq.over_under_run()) {
    2936:	29 f0       	breq	.+10     	; 0x2942 <__vector_126+0x15a>
    2938:	19 95       	eicall
				// Stall ZLP
				udd_ctrl_stall_data();
    293a:	81 11       	cpse	r24, r1
    293c:	02 c0       	rjmp	.+4      	; 0x2942 <__vector_126+0x15a>
    293e:	e3 d8       	rcall	.-3642   	; 0x1b06 <udd_ctrl_stall_data>
				return;
			}
		}
		// Send IN ZLP to ACK setup request
		udd_ctrl_send_zlp_in();
    2940:	34 c0       	rjmp	.+104    	; 0x29aa <__vector_126+0x1c2>
    2942:	ef d8       	rcall	.-3618   	; 0x1b22 <udd_ctrl_send_zlp_in>
    2944:	32 c0       	rjmp	.+100    	; 0x29aa <__vector_126+0x1c2>
		return;
	}

	if (udd_g_ctrlreq.payload_size == udd_ctrl_payload_nb_trans) {
    2946:	80 91 c3 23 	lds	r24, 0x23C3	; 0x8023c3 <udd_g_ctrlreq+0xa>
    294a:	90 91 c4 23 	lds	r25, 0x23C4	; 0x8023c4 <udd_g_ctrlreq+0xb>
    294e:	c8 17       	cp	r28, r24
    2950:	d9 07       	cpc	r29, r25
    2952:	f9 f4       	brne	.+62     	; 0x2992 <__vector_126+0x1aa>
		// Overrun then request a new payload buffer
		if (!udd_g_ctrlreq.over_under_run) {
    2954:	e0 91 c7 23 	lds	r30, 0x23C7	; 0x8023c7 <udd_g_ctrlreq+0xe>
    2958:	f0 91 c8 23 	lds	r31, 0x23C8	; 0x8023c8 <udd_g_ctrlreq+0xf>
    295c:	30 97       	sbiw	r30, 0x00	; 0
			// No callback available to request a new payload buffer
			udd_ctrl_stall_data();
    295e:	11 f4       	brne	.+4      	; 0x2964 <__vector_126+0x17c>
    2960:	d2 d8       	rcall	.-3676   	; 0x1b06 <udd_ctrl_stall_data>
    2962:	23 c0       	rjmp	.+70     	; 0x29aa <__vector_126+0x1c2>
			return;
		}
		if (!udd_g_ctrlreq.over_under_run()) {
    2964:	19 95       	eicall
    2966:	81 11       	cpse	r24, r1
    2968:	02 c0       	rjmp	.+4      	; 0x296e <__vector_126+0x186>
			// No new payload buffer delivered
			udd_ctrl_stall_data();
    296a:	cd d8       	rcall	.-3686   	; 0x1b06 <udd_ctrl_stall_data>
    296c:	1e c0       	rjmp	.+60     	; 0x29aa <__vector_126+0x1c2>
    296e:	20 91 41 23 	lds	r18, 0x2341	; 0x802341 <udd_ctrl_prev_payload_nb_trans>
			return;
		}
		// New payload buffer available
		// Update number of total data received
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
    2972:	30 91 42 23 	lds	r19, 0x2342	; 0x802342 <udd_ctrl_prev_payload_nb_trans+0x1>
    2976:	80 91 3f 23 	lds	r24, 0x233F	; 0x80233f <udd_ctrl_payload_nb_trans>
    297a:	90 91 40 23 	lds	r25, 0x2340	; 0x802340 <udd_ctrl_payload_nb_trans+0x1>
    297e:	82 0f       	add	r24, r18
    2980:	93 1f       	adc	r25, r19
    2982:	80 93 41 23 	sts	0x2341, r24	; 0x802341 <udd_ctrl_prev_payload_nb_trans>
    2986:	90 93 42 23 	sts	0x2342, r25	; 0x802342 <udd_ctrl_prev_payload_nb_trans+0x1>
    298a:	10 92 3f 23 	sts	0x233F, r1	; 0x80233f <udd_ctrl_payload_nb_trans>
		// Reinit reception on payload buffer
		udd_ctrl_payload_nb_trans = 0;
    298e:	10 92 40 23 	sts	0x2340, r1	; 0x802340 <udd_ctrl_payload_nb_trans+0x1>
    2992:	e8 e5       	ldi	r30, 0x58	; 88
	}
	// Free buffer of OUT control endpoint to authorize next reception
	udd_control_out_clear_NACK0();
    2994:	f3 e2       	ldi	r31, 0x23	; 35
    2996:	02 e0       	ldi	r16, 0x02	; 2
    2998:	06 93       	lac	Z, r16
	udd_control_out_ack_tc();
    299a:	00 e2       	ldi	r16, 0x20	; 32
    299c:	06 93       	lac	Z, r16
    299e:	05 c0       	rjmp	.+10     	; 0x29aa <__vector_126+0x1c2>
	// Check status on control endpoint
	if (ep == 0) {
		udd_ctrl_out_received();
		goto udd_interrupt_tc_end; // Interrupt acked by control endpoint managed
	}
	if (ep == (0 | USB_EP_DIR_IN)) {
    29a0:	80 38       	cpi	r24, 0x80	; 128
		udd_ctrl_in_sent();
    29a2:	11 f4       	brne	.+4      	; 0x29a8 <__vector_126+0x1c0>
    29a4:	d4 d8       	rcall	.-3672   	; 0x1b4e <udd_ctrl_in_sent>
		goto udd_interrupt_tc_end; // Interrupt acked by control endpoint managed
    29a6:	01 c0       	rjmp	.+2      	; 0x29aa <__vector_126+0x1c2>
	}
	Assert(udd_ep_is_valid(ep));
	// Manage end of transfer on endpoint bulk/interrupt/isochronous
	udd_ep_trans_complet(ep);
    29a8:	f2 d9       	rcall	.-3100   	; 0x1d8e <udd_ep_trans_complet>
    29aa:	ff 91       	pop	r31
	}
#endif

udd_interrupt_tc_end:
	return;
}
    29ac:	ef 91       	pop	r30
    29ae:	df 91       	pop	r29
    29b0:	cf 91       	pop	r28
    29b2:	bf 91       	pop	r27
    29b4:	af 91       	pop	r26
    29b6:	9f 91       	pop	r25
    29b8:	8f 91       	pop	r24
    29ba:	7f 91       	pop	r23
    29bc:	6f 91       	pop	r22
    29be:	5f 91       	pop	r21
    29c0:	4f 91       	pop	r20
    29c2:	3f 91       	pop	r19
    29c4:	2f 91       	pop	r18
    29c6:	1f 91       	pop	r17
    29c8:	0f 91       	pop	r16
    29ca:	0f 90       	pop	r0
    29cc:	0b be       	out	0x3b, r0	; 59
    29ce:	0f 90       	pop	r0
    29d0:	0f be       	out	0x3f, r0	; 63
    29d2:	0f 90       	pop	r0
    29d4:	1f 90       	pop	r1
    29d6:	18 95       	reti

000029d8 <main>:
static volatile bool main_b_led_enable = false;


int main (void)
{
	irq_initialize_vectors();  // initializes vector table
    29d8:	87 e0       	ldi	r24, 0x07	; 7
    29da:	80 93 a2 00 	sts	0x00A2, r24	; 0x8000a2 <__TEXT_REGION_LENGTH__+0x7be0a2>
	cpu_irq_enable();          // enables CPU interrupts
    29de:	78 94       	sei
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t i;

	for (i = 0; i < SLEEPMGR_NR_OF_MODES - 1; i++) {
		sleepmgr_locks[i] = 0;
    29e0:	e3 eb       	ldi	r30, 0xB3	; 179
    29e2:	f3 e2       	ldi	r31, 0x23	; 35
    29e4:	10 82       	st	Z, r1
    29e6:	11 82       	std	Z+1, r1	; 0x01
    29e8:	12 82       	std	Z+2, r1	; 0x02
    29ea:	13 82       	std	Z+3, r1	; 0x03
    29ec:	14 82       	std	Z+4, r1	; 0x04
	}
	sleepmgr_locks[SLEEPMGR_NR_OF_MODES - 1] = 1;
    29ee:	81 e0       	ldi	r24, 0x01	; 1
    29f0:	85 83       	std	Z+5, r24	; 0x05
	sleepmgr_init();           // initialize sleep manager
	sysclk_init();             // initialize clock
    29f2:	0e 94 8a 06 	call	0xd14	; 0xd14 <sysclk_init>

	io_init();                 // initializes board i/o pins
    29f6:	0e 94 8c 01 	call	0x318	; 0x318 <io_init>

	udc_start();               // starts USB device controller
    29fa:	0e 94 1c 0a 	call	0x1438	; 0x1438 <udc_start>

	startupSequence(4);        // pick preferred sequence (1-5)
    29fe:	84 e0       	ldi	r24, 0x04	; 4
    2a00:	90 e0       	ldi	r25, 0x00	; 0
    2a02:	0e 94 59 04 	call	0x8b2	; 0x8b2 <startupSequence>
    2a06:	ff cf       	rjmp	.-2      	; 0x2a06 <main+0x2e>

00002a08 <main_suspend_action>:

	while (true) { }
}

/* -------------------------------- USB -------------------------------- */
void main_suspend_action(void) { }
    2a08:	08 95       	ret

00002a0a <main_resume_action>:
void main_resume_action(void) { }
    2a0a:	08 95       	ret

00002a0c <main_sof_action>:

void main_sof_action(void) {	// called each Start of Frame event (1 ms)
	if (!main_b_kbd_enable)
    2a0c:	80 91 af 23 	lds	r24, 0x23AF	; 0x8023af <main_b_kbd_enable>
    2a10:	88 23       	and	r24, r24
    2a12:	39 f0       	breq	.+14     	; 0x2a22 <main_sof_action+0x16>
	return;
	kbd_ui_process();
    2a14:	0e 94 86 06 	call	0xd0c	; 0xd0c <kbd_ui_process>

	if (!main_b_generic_enable)
    2a18:	80 91 ae 23 	lds	r24, 0x23AE	; 0x8023ae <main_b_generic_enable>
    2a1c:	81 11       	cpse	r24, r1
		return;
	jstk_ui_process();
    2a1e:	0c 94 84 06 	jmp	0xd08	; 0xd08 <jstk_ui_process>
    2a22:	08 95       	ret

00002a24 <main_remotewakeup_enable>:
}

void main_remotewakeup_enable(void) { }
    2a24:	08 95       	ret

00002a26 <main_remotewakeup_disable>:
void main_remotewakeup_disable(void) { }
    2a26:	08 95       	ret

00002a28 <main_kbd_enable>:

/* ----------------------------- keyboard ------------------------------ */
bool main_kbd_enable(void) {
	main_b_kbd_enable = true;
    2a28:	81 e0       	ldi	r24, 0x01	; 1
    2a2a:	80 93 af 23 	sts	0x23AF, r24	; 0x8023af <main_b_kbd_enable>
	return true;
}
    2a2e:	08 95       	ret

00002a30 <main_kbd_disable>:

void main_kbd_disable(void) {
	main_b_kbd_enable = false;
    2a30:	10 92 af 23 	sts	0x23AF, r1	; 0x8023af <main_b_kbd_enable>
    2a34:	08 95       	ret

00002a36 <main_generic_enable>:
}

/* ----------------------------- joystick ------------------------------ */
bool main_generic_enable(void) {
	main_b_generic_enable = true;
    2a36:	81 e0       	ldi	r24, 0x01	; 1
    2a38:	80 93 ae 23 	sts	0x23AE, r24	; 0x8023ae <main_b_generic_enable>
	return true;
}
    2a3c:	08 95       	ret

00002a3e <main_generic_disable>:

void main_generic_disable(void) {
	main_b_generic_enable = false;
    2a3e:	10 92 ae 23 	sts	0x23AE, r1	; 0x8023ae <main_b_generic_enable>
    2a42:	08 95       	ret

00002a44 <main_led_enable>:
}

/* ------------------------------- LEDs -------------------------------- */
bool main_led_enable(void) {
	main_b_led_enable = true;
    2a44:	81 e0       	ldi	r24, 0x01	; 1
    2a46:	80 93 ad 23 	sts	0x23AD, r24	; 0x8023ad <main_b_led_enable>
	return true;
}
    2a4a:	08 95       	ret

00002a4c <main_led_disable>:

void main_led_disable(void) {
	main_b_led_enable = false;
    2a4c:	10 92 ad 23 	sts	0x23AD, r1	; 0x8023ad <main_b_led_enable>
    2a50:	08 95       	ret

00002a52 <main_led_report_out>:
}

void main_led_report_out(uint8_t const *report) {
	led_ui_process(report[0]);
    2a52:	fc 01       	movw	r30, r24
    2a54:	80 81       	ld	r24, Z
    2a56:	0c 94 88 06 	jmp	0xd10	; 0xd10 <led_ui_process>
    2a5a:	08 95       	ret

00002a5c <__udivmodhi4>:
    2a5c:	aa 1b       	sub	r26, r26
    2a5e:	bb 1b       	sub	r27, r27
    2a60:	51 e1       	ldi	r21, 0x11	; 17
    2a62:	07 c0       	rjmp	.+14     	; 0x2a72 <__udivmodhi4_ep>

00002a64 <__udivmodhi4_loop>:
    2a64:	aa 1f       	adc	r26, r26
    2a66:	bb 1f       	adc	r27, r27
    2a68:	a6 17       	cp	r26, r22
    2a6a:	b7 07       	cpc	r27, r23
    2a6c:	10 f0       	brcs	.+4      	; 0x2a72 <__udivmodhi4_ep>
    2a6e:	a6 1b       	sub	r26, r22
    2a70:	b7 0b       	sbc	r27, r23

00002a72 <__udivmodhi4_ep>:
    2a72:	88 1f       	adc	r24, r24
    2a74:	99 1f       	adc	r25, r25
    2a76:	5a 95       	dec	r21
    2a78:	a9 f7       	brne	.-22     	; 0x2a64 <__udivmodhi4_loop>
    2a7a:	80 95       	com	r24
    2a7c:	90 95       	com	r25
    2a7e:	bc 01       	movw	r22, r24
    2a80:	cd 01       	movw	r24, r26
    2a82:	08 95       	ret

00002a84 <__tablejump2__>:
    2a84:	ee 0f       	add	r30, r30
    2a86:	ff 1f       	adc	r31, r31
    2a88:	88 1f       	adc	r24, r24
    2a8a:	8b bf       	out	0x3b, r24	; 59
    2a8c:	07 90       	elpm	r0, Z+
    2a8e:	f6 91       	elpm	r31, Z
    2a90:	e0 2d       	mov	r30, r0
    2a92:	19 94       	eijmp

00002a94 <memcpy>:
    2a94:	fb 01       	movw	r30, r22
    2a96:	dc 01       	movw	r26, r24
    2a98:	02 c0       	rjmp	.+4      	; 0x2a9e <memcpy+0xa>
    2a9a:	01 90       	ld	r0, Z+
    2a9c:	0d 92       	st	X+, r0
    2a9e:	41 50       	subi	r20, 0x01	; 1
    2aa0:	50 40       	sbci	r21, 0x00	; 0
    2aa2:	d8 f7       	brcc	.-10     	; 0x2a9a <memcpy+0x6>
    2aa4:	08 95       	ret

00002aa6 <_exit>:
    2aa6:	f8 94       	cli

00002aa8 <__stop_program>:
    2aa8:	ff cf       	rjmp	.-2      	; 0x2aa8 <__stop_program>
