module mult_2 (a, b, out);
input reg [7:0] a;
input reg [7:0] b;
output reg[7:0] out;

reg signed [3:0] a_reg;
reg signed [3:0] b_reg;

reg signed [7:0]	out;
wire signed [7:0]	mult_out;

assign mult_out = a_reg * b_reg;

always@(*)
begin
	a_reg <= a;
	b_reg <= b;
	out <= mult_out;
end

endmodule