# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do regfile_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+//Mac/Home/Desktop/ECE550/Proj_2/regfile {//Mac/Home/Desktop/ECE550/Proj_2/regfile/mux_4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:49 on Sep 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+//Mac/Home/Desktop/ECE550/Proj_2/regfile" //Mac/Home/Desktop/ECE550/Proj_2/regfile/mux_4.v 
# -- Compiling module mux_2
# -- Compiling module mux_4
# 
# Top level modules:
# 	mux_4
# End time: 22:08:49 on Sep 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+//Mac/Home/Desktop/ECE550/Proj_2/regfile {//Mac/Home/Desktop/ECE550/Proj_2/regfile/d_latch.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:49 on Sep 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+//Mac/Home/Desktop/ECE550/Proj_2/regfile" //Mac/Home/Desktop/ECE550/Proj_2/regfile/d_latch.v 
# -- Compiling module d_latch
# 
# Top level modules:
# 	d_latch
# End time: 22:08:49 on Sep 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/Desktop/ECE550/Proj_2/regfile {/Desktop/ECE550/Proj_2/regfile/d_latch_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:49 on Sep 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/Desktop/ECE550/Proj_2/regfile" /Desktop/ECE550/Proj_2/regfile/d_latch_tb.v 
# -- Compiling module d_latch_tb
# 
# Top level modules:
# 	d_latch_tb
# End time: 22:08:49 on Sep 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  d_latch_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" d_latch_tb 
# Start time: 22:08:49 on Sep 25,2023
# Loading work.d_latch_tb
# Loading work.d_latch
# Loading work.mux_2
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0 simulation start
# reset
# The output of reset is 0
# input:1
# The output is 1
# input:0
# The output is 0
# input:1
# The output is 1
# Simulation succeeded with no errors.
# Break key hit
# Break in Module d_latch_tb at /Desktop/ECE550/Proj_2/regfile/d_latch_tb.v line 76
# End time: 22:08:56 on Sep 25,2023, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
