// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _blendTop_HH_
#define _blendTop_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Block_proc.h"
#include "AXIvideo2xfMat84.h"
#include "AXIvideo2xfMat85.h"
#include "AXIvideo2xfMat86.h"
#include "AXIvideo2xfMat.h"
#include "blendL.h"
#include "xfMat2AXIvideo87.h"
#include "xfMat2AXIvideo.h"
#include "fifo_w10_d2_A_x1.h"
#include "fifo_w11_d2_A_x0.h"
#include "fifo_w9_d2_A_x0.h"
#include "fifo_w9_d3_A.h"
#include "fifo_w10_d3_A.h"
#include "fifo_w8_d1_A.h"
#include "start_for_blendL_U0.h"
#include "start_for_xfMat2AIfE.h"
#include "start_for_xfMat2AJfO.h"

namespace ap_rtl {

struct blendTop : public sc_module {
    // Port declarations 60
    sc_in< sc_lv<8> > p_pyrLA0_TDATA;
    sc_in< sc_lv<1> > p_pyrLA0_TKEEP;
    sc_in< sc_lv<1> > p_pyrLA0_TSTRB;
    sc_in< sc_lv<1> > p_pyrLA0_TUSER;
    sc_in< sc_lv<1> > p_pyrLA0_TLAST;
    sc_in< sc_lv<1> > p_pyrLA0_TID;
    sc_in< sc_lv<1> > p_pyrLA0_TDEST;
    sc_in< sc_lv<8> > p_pyrLA1_TDATA;
    sc_in< sc_lv<1> > p_pyrLA1_TKEEP;
    sc_in< sc_lv<1> > p_pyrLA1_TSTRB;
    sc_in< sc_lv<1> > p_pyrLA1_TUSER;
    sc_in< sc_lv<1> > p_pyrLA1_TLAST;
    sc_in< sc_lv<1> > p_pyrLA1_TID;
    sc_in< sc_lv<1> > p_pyrLA1_TDEST;
    sc_in< sc_lv<8> > p_pyrLB0_TDATA;
    sc_in< sc_lv<1> > p_pyrLB0_TKEEP;
    sc_in< sc_lv<1> > p_pyrLB0_TSTRB;
    sc_in< sc_lv<1> > p_pyrLB0_TUSER;
    sc_in< sc_lv<1> > p_pyrLB0_TLAST;
    sc_in< sc_lv<1> > p_pyrLB0_TID;
    sc_in< sc_lv<1> > p_pyrLB0_TDEST;
    sc_in< sc_lv<8> > p_pyrLB1_TDATA;
    sc_in< sc_lv<1> > p_pyrLB1_TKEEP;
    sc_in< sc_lv<1> > p_pyrLB1_TSTRB;
    sc_in< sc_lv<1> > p_pyrLB1_TUSER;
    sc_in< sc_lv<1> > p_pyrLB1_TLAST;
    sc_in< sc_lv<1> > p_pyrLB1_TID;
    sc_in< sc_lv<1> > p_pyrLB1_TDEST;
    sc_out< sc_lv<8> > p_pyrS0_TDATA;
    sc_out< sc_lv<1> > p_pyrS0_TKEEP;
    sc_out< sc_lv<1> > p_pyrS0_TSTRB;
    sc_out< sc_lv<1> > p_pyrS0_TUSER;
    sc_out< sc_lv<1> > p_pyrS0_TLAST;
    sc_out< sc_lv<1> > p_pyrS0_TID;
    sc_out< sc_lv<1> > p_pyrS0_TDEST;
    sc_out< sc_lv<8> > p_pyrS1_TDATA;
    sc_out< sc_lv<1> > p_pyrS1_TKEEP;
    sc_out< sc_lv<1> > p_pyrS1_TSTRB;
    sc_out< sc_lv<1> > p_pyrS1_TUSER;
    sc_out< sc_lv<1> > p_pyrS1_TLAST;
    sc_out< sc_lv<1> > p_pyrS1_TID;
    sc_out< sc_lv<1> > p_pyrS1_TDEST;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > p_pyrLA0_TVALID;
    sc_out< sc_logic > p_pyrLA0_TREADY;
    sc_in< sc_logic > p_pyrLA1_TVALID;
    sc_out< sc_logic > p_pyrLA1_TREADY;
    sc_in< sc_logic > p_pyrLB0_TVALID;
    sc_out< sc_logic > p_pyrLB0_TREADY;
    sc_in< sc_logic > p_pyrLB1_TVALID;
    sc_out< sc_logic > p_pyrLB1_TREADY;
    sc_out< sc_logic > p_pyrS0_TVALID;
    sc_in< sc_logic > p_pyrS0_TREADY;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > p_pyrS1_TVALID;
    sc_in< sc_logic > p_pyrS1_TREADY;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    blendTop(sc_module_name name);
    SC_HAS_PROCESS(blendTop);

    ~blendTop();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    Block_proc* Block_proc_U0;
    AXIvideo2xfMat84* AXIvideo2xfMat84_U0;
    AXIvideo2xfMat85* AXIvideo2xfMat85_U0;
    AXIvideo2xfMat86* AXIvideo2xfMat86_U0;
    AXIvideo2xfMat* AXIvideo2xfMat_U0;
    blendL* blendL_U0;
    xfMat2AXIvideo87* xfMat2AXIvideo87_U0;
    xfMat2AXIvideo* xfMat2AXIvideo_U0;
    fifo_w10_d2_A_x1* pyrLA0_rows_c_U;
    fifo_w11_d2_A_x0* pyrLA0_cols_c_U;
    fifo_w9_d2_A_x0* pyrLA1_rows_c_U;
    fifo_w9_d3_A* pyrLA1_rows_c4_U;
    fifo_w10_d2_A_x1* pyrLA1_cols_c_U;
    fifo_w10_d3_A* pyrLA1_cols_c5_U;
    fifo_w8_d1_A* pyrLA0_data_V_U;
    fifo_w10_d2_A_x1* pyrLA0_rows_c6_U;
    fifo_w11_d2_A_x0* pyrLA0_cols_c7_U;
    fifo_w8_d1_A* pyrLA1_data_V_U;
    fifo_w8_d1_A* pyrLB0_data_V_U;
    fifo_w8_d1_A* pyrLB1_data_V_U;
    fifo_w8_d1_A* pyrS0_data_V_U;
    fifo_w8_d1_A* pyrS1_data_V_U;
    start_for_blendL_U0* start_for_blendL_U0_U;
    start_for_xfMat2AIfE* start_for_xfMat2AIfE_U;
    start_for_xfMat2AJfO* start_for_xfMat2AJfO_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > Block_proc_U0_ap_start;
    sc_signal< sc_logic > Block_proc_U0_ap_done;
    sc_signal< sc_logic > Block_proc_U0_ap_continue;
    sc_signal< sc_logic > Block_proc_U0_ap_idle;
    sc_signal< sc_logic > Block_proc_U0_ap_ready;
    sc_signal< sc_logic > Block_proc_U0_start_out;
    sc_signal< sc_logic > Block_proc_U0_start_write;
    sc_signal< sc_lv<10> > Block_proc_U0_pyrLA0_rows_out_din;
    sc_signal< sc_logic > Block_proc_U0_pyrLA0_rows_out_write;
    sc_signal< sc_lv<11> > Block_proc_U0_pyrLA0_cols_out_din;
    sc_signal< sc_logic > Block_proc_U0_pyrLA0_cols_out_write;
    sc_signal< sc_lv<9> > Block_proc_U0_pyrLA1_rows_out_din;
    sc_signal< sc_logic > Block_proc_U0_pyrLA1_rows_out_write;
    sc_signal< sc_lv<9> > Block_proc_U0_pyrLA1_rows_out1_din;
    sc_signal< sc_logic > Block_proc_U0_pyrLA1_rows_out1_write;
    sc_signal< sc_lv<10> > Block_proc_U0_pyrLA1_cols_out_din;
    sc_signal< sc_logic > Block_proc_U0_pyrLA1_cols_out_write;
    sc_signal< sc_lv<10> > Block_proc_U0_pyrLA1_cols_out2_din;
    sc_signal< sc_logic > Block_proc_U0_pyrLA1_cols_out2_write;
    sc_signal< sc_logic > AXIvideo2xfMat84_U0_ap_start;
    sc_signal< sc_logic > AXIvideo2xfMat84_U0_ap_done;
    sc_signal< sc_logic > AXIvideo2xfMat84_U0_ap_continue;
    sc_signal< sc_logic > AXIvideo2xfMat84_U0_ap_idle;
    sc_signal< sc_logic > AXIvideo2xfMat84_U0_ap_ready;
    sc_signal< sc_logic > AXIvideo2xfMat84_U0_p_pyrLA0_TREADY;
    sc_signal< sc_logic > AXIvideo2xfMat84_U0_img_rows_read;
    sc_signal< sc_logic > AXIvideo2xfMat84_U0_img_cols_read;
    sc_signal< sc_lv<8> > AXIvideo2xfMat84_U0_img_data_V_din;
    sc_signal< sc_logic > AXIvideo2xfMat84_U0_img_data_V_write;
    sc_signal< sc_lv<10> > AXIvideo2xfMat84_U0_img_rows_out_din;
    sc_signal< sc_logic > AXIvideo2xfMat84_U0_img_rows_out_write;
    sc_signal< sc_lv<11> > AXIvideo2xfMat84_U0_img_cols_out_din;
    sc_signal< sc_logic > AXIvideo2xfMat84_U0_img_cols_out_write;
    sc_signal< sc_logic > AXIvideo2xfMat85_U0_ap_start;
    sc_signal< sc_logic > AXIvideo2xfMat85_U0_ap_done;
    sc_signal< sc_logic > AXIvideo2xfMat85_U0_ap_continue;
    sc_signal< sc_logic > AXIvideo2xfMat85_U0_ap_idle;
    sc_signal< sc_logic > AXIvideo2xfMat85_U0_ap_ready;
    sc_signal< sc_logic > AXIvideo2xfMat85_U0_p_pyrLA1_TREADY;
    sc_signal< sc_logic > AXIvideo2xfMat85_U0_img_rows_read;
    sc_signal< sc_logic > AXIvideo2xfMat85_U0_img_cols_read;
    sc_signal< sc_lv<8> > AXIvideo2xfMat85_U0_img_data_V_din;
    sc_signal< sc_logic > AXIvideo2xfMat85_U0_img_data_V_write;
    sc_signal< sc_logic > AXIvideo2xfMat86_U0_ap_start;
    sc_signal< sc_logic > AXIvideo2xfMat86_U0_ap_done;
    sc_signal< sc_logic > AXIvideo2xfMat86_U0_ap_continue;
    sc_signal< sc_logic > AXIvideo2xfMat86_U0_ap_idle;
    sc_signal< sc_logic > AXIvideo2xfMat86_U0_ap_ready;
    sc_signal< sc_logic > AXIvideo2xfMat86_U0_p_pyrLB0_TREADY;
    sc_signal< sc_lv<8> > AXIvideo2xfMat86_U0_img_data_V_din;
    sc_signal< sc_logic > AXIvideo2xfMat86_U0_img_data_V_write;
    sc_signal< sc_logic > AXIvideo2xfMat_U0_ap_start;
    sc_signal< sc_logic > AXIvideo2xfMat_U0_ap_done;
    sc_signal< sc_logic > AXIvideo2xfMat_U0_ap_continue;
    sc_signal< sc_logic > AXIvideo2xfMat_U0_ap_idle;
    sc_signal< sc_logic > AXIvideo2xfMat_U0_ap_ready;
    sc_signal< sc_logic > AXIvideo2xfMat_U0_p_pyrLB1_TREADY;
    sc_signal< sc_lv<8> > AXIvideo2xfMat_U0_img_data_V_din;
    sc_signal< sc_logic > AXIvideo2xfMat_U0_img_data_V_write;
    sc_signal< sc_logic > blendL_U0_ap_start;
    sc_signal< sc_logic > blendL_U0_start_full_n;
    sc_signal< sc_logic > blendL_U0_start_out;
    sc_signal< sc_logic > blendL_U0_start_write;
    sc_signal< sc_logic > blendL_U0_pyrLA0_rows_read;
    sc_signal< sc_logic > blendL_U0_pyrLA0_cols_read;
    sc_signal< sc_logic > blendL_U0_pyrLA0_data_V_read;
    sc_signal< sc_logic > blendL_U0_pyrLA1_rows_read;
    sc_signal< sc_logic > blendL_U0_pyrLA1_cols_read;
    sc_signal< sc_logic > blendL_U0_pyrLA1_data_V_read;
    sc_signal< sc_logic > blendL_U0_pyrLB0_data_V_read;
    sc_signal< sc_logic > blendL_U0_pyrLB1_data_V_read;
    sc_signal< sc_lv<8> > blendL_U0_pyrS0_data_V_din;
    sc_signal< sc_logic > blendL_U0_pyrS0_data_V_write;
    sc_signal< sc_lv<8> > blendL_U0_pyrS1_data_V_din;
    sc_signal< sc_logic > blendL_U0_pyrS1_data_V_write;
    sc_signal< sc_logic > blendL_U0_ap_done;
    sc_signal< sc_logic > blendL_U0_ap_ready;
    sc_signal< sc_logic > blendL_U0_ap_idle;
    sc_signal< sc_logic > blendL_U0_ap_continue;
    sc_signal< sc_logic > xfMat2AXIvideo87_U0_ap_start;
    sc_signal< sc_logic > xfMat2AXIvideo87_U0_ap_done;
    sc_signal< sc_logic > xfMat2AXIvideo87_U0_ap_continue;
    sc_signal< sc_logic > xfMat2AXIvideo87_U0_ap_idle;
    sc_signal< sc_logic > xfMat2AXIvideo87_U0_ap_ready;
    sc_signal< sc_logic > xfMat2AXIvideo87_U0_img_data_V_read;
    sc_signal< sc_lv<8> > xfMat2AXIvideo87_U0_p_pyrS0_TDATA;
    sc_signal< sc_logic > xfMat2AXIvideo87_U0_p_pyrS0_TVALID;
    sc_signal< sc_lv<1> > xfMat2AXIvideo87_U0_p_pyrS0_TKEEP;
    sc_signal< sc_lv<1> > xfMat2AXIvideo87_U0_p_pyrS0_TSTRB;
    sc_signal< sc_lv<1> > xfMat2AXIvideo87_U0_p_pyrS0_TUSER;
    sc_signal< sc_lv<1> > xfMat2AXIvideo87_U0_p_pyrS0_TLAST;
    sc_signal< sc_lv<1> > xfMat2AXIvideo87_U0_p_pyrS0_TID;
    sc_signal< sc_lv<1> > xfMat2AXIvideo87_U0_p_pyrS0_TDEST;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > xfMat2AXIvideo_U0_ap_start;
    sc_signal< sc_logic > xfMat2AXIvideo_U0_ap_done;
    sc_signal< sc_logic > xfMat2AXIvideo_U0_ap_continue;
    sc_signal< sc_logic > xfMat2AXIvideo_U0_ap_idle;
    sc_signal< sc_logic > xfMat2AXIvideo_U0_ap_ready;
    sc_signal< sc_logic > xfMat2AXIvideo_U0_img_data_V_read;
    sc_signal< sc_lv<8> > xfMat2AXIvideo_U0_p_pyrS1_TDATA;
    sc_signal< sc_logic > xfMat2AXIvideo_U0_p_pyrS1_TVALID;
    sc_signal< sc_lv<1> > xfMat2AXIvideo_U0_p_pyrS1_TKEEP;
    sc_signal< sc_lv<1> > xfMat2AXIvideo_U0_p_pyrS1_TSTRB;
    sc_signal< sc_lv<1> > xfMat2AXIvideo_U0_p_pyrS1_TUSER;
    sc_signal< sc_lv<1> > xfMat2AXIvideo_U0_p_pyrS1_TLAST;
    sc_signal< sc_lv<1> > xfMat2AXIvideo_U0_p_pyrS1_TID;
    sc_signal< sc_lv<1> > xfMat2AXIvideo_U0_p_pyrS1_TDEST;
    sc_signal< sc_logic > pyrLA0_rows_c_full_n;
    sc_signal< sc_lv<10> > pyrLA0_rows_c_dout;
    sc_signal< sc_logic > pyrLA0_rows_c_empty_n;
    sc_signal< sc_logic > pyrLA0_cols_c_full_n;
    sc_signal< sc_lv<11> > pyrLA0_cols_c_dout;
    sc_signal< sc_logic > pyrLA0_cols_c_empty_n;
    sc_signal< sc_logic > pyrLA1_rows_c_full_n;
    sc_signal< sc_lv<9> > pyrLA1_rows_c_dout;
    sc_signal< sc_logic > pyrLA1_rows_c_empty_n;
    sc_signal< sc_logic > pyrLA1_rows_c4_full_n;
    sc_signal< sc_lv<9> > pyrLA1_rows_c4_dout;
    sc_signal< sc_logic > pyrLA1_rows_c4_empty_n;
    sc_signal< sc_logic > pyrLA1_cols_c_full_n;
    sc_signal< sc_lv<10> > pyrLA1_cols_c_dout;
    sc_signal< sc_logic > pyrLA1_cols_c_empty_n;
    sc_signal< sc_logic > pyrLA1_cols_c5_full_n;
    sc_signal< sc_lv<10> > pyrLA1_cols_c5_dout;
    sc_signal< sc_logic > pyrLA1_cols_c5_empty_n;
    sc_signal< sc_logic > pyrLA0_data_V_full_n;
    sc_signal< sc_lv<8> > pyrLA0_data_V_dout;
    sc_signal< sc_logic > pyrLA0_data_V_empty_n;
    sc_signal< sc_logic > pyrLA0_rows_c6_full_n;
    sc_signal< sc_lv<10> > pyrLA0_rows_c6_dout;
    sc_signal< sc_logic > pyrLA0_rows_c6_empty_n;
    sc_signal< sc_logic > pyrLA0_cols_c7_full_n;
    sc_signal< sc_lv<11> > pyrLA0_cols_c7_dout;
    sc_signal< sc_logic > pyrLA0_cols_c7_empty_n;
    sc_signal< sc_logic > pyrLA1_data_V_full_n;
    sc_signal< sc_lv<8> > pyrLA1_data_V_dout;
    sc_signal< sc_logic > pyrLA1_data_V_empty_n;
    sc_signal< sc_logic > pyrLB0_data_V_full_n;
    sc_signal< sc_lv<8> > pyrLB0_data_V_dout;
    sc_signal< sc_logic > pyrLB0_data_V_empty_n;
    sc_signal< sc_logic > pyrLB1_data_V_full_n;
    sc_signal< sc_lv<8> > pyrLB1_data_V_dout;
    sc_signal< sc_logic > pyrLB1_data_V_empty_n;
    sc_signal< sc_logic > pyrS0_data_V_full_n;
    sc_signal< sc_lv<8> > pyrS0_data_V_dout;
    sc_signal< sc_logic > pyrS0_data_V_empty_n;
    sc_signal< sc_logic > pyrS1_data_V_full_n;
    sc_signal< sc_lv<8> > pyrS1_data_V_dout;
    sc_signal< sc_logic > pyrS1_data_V_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_logic > ap_sync_reg_Block_proc_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_Block_proc_U0_ap_ready;
    sc_signal< sc_lv<2> > Block_proc_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_AXIvideo2xfMat84_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_AXIvideo2xfMat84_U0_ap_ready;
    sc_signal< sc_lv<2> > AXIvideo2xfMat84_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_AXIvideo2xfMat85_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_AXIvideo2xfMat85_U0_ap_ready;
    sc_signal< sc_lv<2> > AXIvideo2xfMat85_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_AXIvideo2xfMat86_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_AXIvideo2xfMat86_U0_ap_ready;
    sc_signal< sc_lv<2> > AXIvideo2xfMat86_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_AXIvideo2xfMat_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_AXIvideo2xfMat_U0_ap_ready;
    sc_signal< sc_lv<2> > AXIvideo2xfMat_U0_ap_ready_count;
    sc_signal< sc_lv<1> > start_for_blendL_U0_din;
    sc_signal< sc_logic > start_for_blendL_U0_full_n;
    sc_signal< sc_lv<1> > start_for_blendL_U0_dout;
    sc_signal< sc_logic > start_for_blendL_U0_empty_n;
    sc_signal< sc_logic > AXIvideo2xfMat84_U0_start_full_n;
    sc_signal< sc_logic > AXIvideo2xfMat84_U0_start_write;
    sc_signal< sc_logic > AXIvideo2xfMat85_U0_start_full_n;
    sc_signal< sc_logic > AXIvideo2xfMat85_U0_start_write;
    sc_signal< sc_logic > AXIvideo2xfMat86_U0_start_full_n;
    sc_signal< sc_logic > AXIvideo2xfMat86_U0_start_write;
    sc_signal< sc_logic > AXIvideo2xfMat_U0_start_full_n;
    sc_signal< sc_logic > AXIvideo2xfMat_U0_start_write;
    sc_signal< sc_lv<1> > start_for_xfMat2AXIvideo87_U0_din;
    sc_signal< sc_logic > start_for_xfMat2AXIvideo87_U0_full_n;
    sc_signal< sc_lv<1> > start_for_xfMat2AXIvideo87_U0_dout;
    sc_signal< sc_logic > start_for_xfMat2AXIvideo87_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_xfMat2AXIvideo_U0_din;
    sc_signal< sc_logic > start_for_xfMat2AXIvideo_U0_full_n;
    sc_signal< sc_lv<1> > start_for_xfMat2AXIvideo_U0_dout;
    sc_signal< sc_logic > start_for_xfMat2AXIvideo_U0_empty_n;
    sc_signal< sc_logic > xfMat2AXIvideo87_U0_start_full_n;
    sc_signal< sc_logic > xfMat2AXIvideo87_U0_start_write;
    sc_signal< sc_logic > xfMat2AXIvideo_U0_start_full_n;
    sc_signal< sc_logic > xfMat2AXIvideo_U0_start_write;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_AXIvideo2xfMat84_U0_ap_continue();
    void thread_AXIvideo2xfMat84_U0_ap_start();
    void thread_AXIvideo2xfMat84_U0_start_full_n();
    void thread_AXIvideo2xfMat84_U0_start_write();
    void thread_AXIvideo2xfMat85_U0_ap_continue();
    void thread_AXIvideo2xfMat85_U0_ap_start();
    void thread_AXIvideo2xfMat85_U0_start_full_n();
    void thread_AXIvideo2xfMat85_U0_start_write();
    void thread_AXIvideo2xfMat86_U0_ap_continue();
    void thread_AXIvideo2xfMat86_U0_ap_start();
    void thread_AXIvideo2xfMat86_U0_start_full_n();
    void thread_AXIvideo2xfMat86_U0_start_write();
    void thread_AXIvideo2xfMat_U0_ap_continue();
    void thread_AXIvideo2xfMat_U0_ap_start();
    void thread_AXIvideo2xfMat_U0_start_full_n();
    void thread_AXIvideo2xfMat_U0_start_write();
    void thread_Block_proc_U0_ap_continue();
    void thread_Block_proc_U0_ap_start();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sync_AXIvideo2xfMat84_U0_ap_ready();
    void thread_ap_sync_AXIvideo2xfMat85_U0_ap_ready();
    void thread_ap_sync_AXIvideo2xfMat86_U0_ap_ready();
    void thread_ap_sync_AXIvideo2xfMat_U0_ap_ready();
    void thread_ap_sync_Block_proc_U0_ap_ready();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_blendL_U0_ap_continue();
    void thread_blendL_U0_ap_start();
    void thread_blendL_U0_start_full_n();
    void thread_p_pyrLA0_TREADY();
    void thread_p_pyrLA1_TREADY();
    void thread_p_pyrLB0_TREADY();
    void thread_p_pyrLB1_TREADY();
    void thread_p_pyrS0_TDATA();
    void thread_p_pyrS0_TDEST();
    void thread_p_pyrS0_TID();
    void thread_p_pyrS0_TKEEP();
    void thread_p_pyrS0_TLAST();
    void thread_p_pyrS0_TSTRB();
    void thread_p_pyrS0_TUSER();
    void thread_p_pyrS0_TVALID();
    void thread_p_pyrS1_TDATA();
    void thread_p_pyrS1_TDEST();
    void thread_p_pyrS1_TID();
    void thread_p_pyrS1_TKEEP();
    void thread_p_pyrS1_TLAST();
    void thread_p_pyrS1_TSTRB();
    void thread_p_pyrS1_TUSER();
    void thread_p_pyrS1_TVALID();
    void thread_start_for_blendL_U0_din();
    void thread_start_for_xfMat2AXIvideo87_U0_din();
    void thread_start_for_xfMat2AXIvideo_U0_din();
    void thread_xfMat2AXIvideo87_U0_ap_continue();
    void thread_xfMat2AXIvideo87_U0_ap_start();
    void thread_xfMat2AXIvideo87_U0_start_full_n();
    void thread_xfMat2AXIvideo87_U0_start_write();
    void thread_xfMat2AXIvideo_U0_ap_continue();
    void thread_xfMat2AXIvideo_U0_ap_start();
    void thread_xfMat2AXIvideo_U0_start_full_n();
    void thread_xfMat2AXIvideo_U0_start_write();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
