#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
<<<<<<< HEAD
# Start of session at: Wed Dec 11 17:39:19 2024
# Process ID: 7944
# Current directory: /home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/vivado.log
# Journal file: /home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/vivado.jou
# Running On        :eecs-digital-37
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.1 LTS
# Processor Detail  :AMD Ryzen 7 2700X Eight-Core Processor
# CPU Frequency     :3592.740 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :16686 MB
# Swap memory       :4294 MB
# Total Virtual     :20981 MB
# Available Virtual :20000 MB
=======
# Start of session at: Wed Dec 11 19:16:18 2024
# Process ID: 5818
# Current directory: /home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/vivado.log
# Journal file: /home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/vivado.jou
# Running On        :eecs-digital-05
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.1 LTS
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700
# CPU Frequency     :799.698 MHz
# CPU Physical cores:16
# CPU Logical cores :24
# Host memory       :33324 MB
# Swap memory       :8589 MB
# Total Virtual     :41914 MB
# Available Virtual :40787 MB
>>>>>>> 2fa23e7 (works)
#-----------------------------------------------------------
source build.tcl
# set_param general.maxThreads 4
# set partNum xc7s50csga324-1
# set outputDir obj
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     # clear folder contents
#     puts "deleting contents of $outputDir"
#     file delete -force {*}[glob -directory $outputDir *];
# } else {
#     puts "$outputDir is empty"
# }
obj is empty
# set sources_sv [ glob ./hdl/*.sv ]
# read_verilog -sv $sources_sv
read_verilog: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1410.926 ; gain = 0.027 ; free physical = 13000 ; free virtual = 18692
# set sources_v [ glob -nocomplain ./hdl/*.v ]
# if {[llength $sources_v] > 0 } {
#     read_verilog $sources_v
# }
# read_xdc [ glob ./xdc/*.xdc ]
# set sources_mem [ glob -nocomplain ./data/*.mem ]
# if {[llength $sources_mem] > 0} {
#     read_mem $sources_mem
# }
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7s50csga324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# set sources_ip [ glob -nocomplain -directory ./ip -tails * ]
# puts $sources_ip

# foreach ip_source $sources_ip {
#     if {[file isdirectory ./ip/$ip_source]} {
# 	read_ip ./ip/$ip_source/$ip_source.xci
#     }
# }
WARNING: [Coretcl 2-176] No IPs found
# generate_target all [get_ips]
WARNING: [Coretcl 2-176] No IPs found
# synth_ip [get_ips]
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7s50csga324-1 -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Device 21-9227] Part: xc7s50csga324-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
<<<<<<< HEAD
INFO: [Synth 8-7075] Helper process launched with PID 7968
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2158.680 ; gain = 404.742 ; free physical = 11899 ; free virtual = 17591
---------------------------------------------------------------------------------
WARNING: [Synth 8-9661] initial value of parameter 'NUM_OSCILLATORS' is omitted [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/wave_loader.sv:11]
WARNING: [Synth 8-9661] initial value of parameter 'SAMPLE_WIDTH' is omitted [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/wave_loader.sv:12]
WARNING: [Synth 8-9661] initial value of parameter 'BRAM_DEPTH' is omitted [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/wave_loader.sv:13]
WARNING: [Synth 8-9661] initial value of parameter 'SAMPLES_PER_BRAM' is omitted [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/wave_loader.sv:14]
WARNING: [Synth 8-9661] initial value of parameter 'WW_WIDTH' is omitted [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/wave_loader.sv:15]
WARNING: [Synth 8-9661] initial value of parameter 'MMEM_MAX_DEPTH' is omitted [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/wave_loader.sv:16]
WARNING: [Synth 8-6901] identifier 'index' is used before its declaration [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/wave_loader.sv:52]
WARNING: [Synth 8-6901] identifier 'index' is used before its declaration [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/wave_loader.sv:52]
WARNING: [Synth 8-6901] identifier 'index' is used before its declaration [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/wave_loader.sv:58]
WARNING: [Synth 8-9661] initial value of parameter 'WW_WIDTH' is omitted [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/oscillator.sv:138]
WARNING: [Synth 8-6901] identifier 'WW_WIDTH' is used before its declaration [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/bytes_screen.sv:12]
WARNING: [Synth 8-6901] identifier 'NUM_OSCILLATORS' is used before its declaration [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/bytes_screen.sv:13]
WARNING: [Synth 8-6901] identifier 'WW_WIDTH' is used before its declaration [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/bytes_screen.sv:13]
WARNING: [Synth 8-6901] identifier 'SAMPLE_WIDTH' is used before its declaration [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/bytes_screen.sv:15]
WARNING: [Synth 8-6901] identifier 'WW_WIDTH' is used before its declaration [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/bytes_screen.sv:16]
WARNING: [Synth 8-6901] identifier 'uart_tx_trigger' is used before its declaration [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/bytes_screen.sv:54]
WARNING: [Synth 8-6901] identifier 'uart_tx_trigger' is used before its declaration [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/bytes_screen.sv:58]
WARNING: [Synth 8-6901] identifier 'uart_tx_busy' is used before its declaration [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/bytes_screen.sv:61]
WARNING: [Synth 8-6901] identifier 'uart_tx_trigger' is used before its declaration [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/bytes_screen.sv:64]
WARNING: [Synth 8-6901] identifier 'TOTAL_PIXELS' is used before its declaration [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/video_sig_gen.sv:15]
WARNING: [Synth 8-6901] identifier 'TOTAL_LINES' is used before its declaration [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/video_sig_gen.sv:16]
WARNING: [Synth 8-9661] initial value of parameter 'NUM_OSCILLATORS' is omitted [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/output_divider.sv:6]
WARNING: [Synth 8-9661] initial value of parameter 'SAMPLE_WIDTH' is omitted [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/output_divider.sv:7]
WARNING: [Synth 8-9661] initial value of parameter 'PRE_DIVISION_AUDIO_SIZE' is omitted [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/output_divider.sv:8]
WARNING: [Synth 8-9661] initial value of parameter 'WW_WIDTH' is omitted [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/ui_handler.sv:5]
WARNING: [Synth 8-9661] initial value of parameter 'WS_WIDTH' is omitted [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/ui_handler.sv:6]
WARNING: [Synth 8-9661] initial value of parameter 'NUM_OSCILLATORS' is omitted [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/midi_coordinator.sv:6]
WARNING: [Synth 8-9661] initial value of parameter 'SAMPLE_WIDTH' is omitted [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/midi_coordinator.sv:7]
WARNING: [Synth 8-9661] initial value of parameter 'PRE_DIVISION_AUDIO_SIZE' is omitted [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/midi_coordinator.sv:8]
WARNING: [Synth 8-10180] variable 'i_avail' must explicitly be declared as automatic or static [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/midi_coordinator.sv:26]
WARNING: [Synth 8-10180] variable 'i_oldest' must explicitly be declared as automatic or static [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/midi_coordinator.sv:27]
WARNING: [Synth 8-10180] variable 'i' must explicitly be declared as automatic or static [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/midi_coordinator.sv:54]
WARNING: [Synth 8-6901] identifier 'clk_100_passthrough' is used before its declaration [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/top_level.sv:91]
INFO: [Synth 8-6157] synthesizing module 'top_level' [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/top_level.sv:4]
INFO: [Synth 8-6157] synthesizing module 'oscillator' [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/oscillator.sv:138]
	Parameter WW_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'oscillator' (0#1) [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/oscillator.sv:138]
INFO: [Synth 8-6157] synthesizing module 'ui_handler' [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/ui_handler.sv:4]
	Parameter WW_WIDTH bound to: 20 - type: integer 
	Parameter WS_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ui_handler' (0#1) [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/ui_handler.sv:4]
INFO: [Synth 8-6157] synthesizing module 'midi_reader' [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/midi_reader.sv:1]
INFO: [Synth 8-6157] synthesizing module 'uart_receive' [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/uart_receive.sv:4]
	Parameter INPUT_CLOCK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 31250 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_receive' (0#1) [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/uart_receive.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/midi_reader.sv:48]
INFO: [Synth 8-6155] done synthesizing module 'midi_reader' (0#1) [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/midi_reader.sv:1]
INFO: [Synth 8-6157] synthesizing module 'midi_processor' [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/midi_processor.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'midi_processor' (0#1) [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/midi_processor.sv:1]
INFO: [Synth 8-6157] synthesizing module 'midi_coordinator' [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/midi_coordinator.sv:5]
	Parameter NUM_OSCILLATORS bound to: 4 - type: integer 
	Parameter SAMPLE_WIDTH bound to: 16 - type: integer 
	Parameter PRE_DIVISION_AUDIO_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'midi_coordinator' (0#1) [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/midi_coordinator.sv:5]
INFO: [Synth 8-6157] synthesizing module 'output_divider' [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/output_divider.sv:5]
	Parameter NUM_OSCILLATORS bound to: 4 - type: integer 
	Parameter SAMPLE_WIDTH bound to: 16 - type: integer 
	Parameter PRE_DIVISION_AUDIO_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'divider' [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/divider.sv:4]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'divider' (0#1) [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/divider.sv:4]
WARNING: [Synth 8-689] width (4) of port connection 'divisor_in' does not match port width (32) of module 'divider' [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/output_divider.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'output_divider' (0#1) [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/output_divider.sv:5]
INFO: [Synth 8-6157] synthesizing module 'wave_loader' [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/wave_loader.sv:10]
	Parameter NUM_OSCILLATORS bound to: 4 - type: integer 
	Parameter SAMPLE_WIDTH bound to: 16 - type: integer 
	Parameter BRAM_DEPTH bound to: 30214 - type: integer 
	Parameter SAMPLES_PER_BRAM bound to: 966848 - type: integer 
	Parameter WW_WIDTH bound to: 20 - type: integer 
	Parameter MMEM_MAX_DEPTH bound to: 1000000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_counter' [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/counters.sv:23]
	Parameter MAX_COUNT bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_counter' (0#1) [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/counters.sv:23]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram' [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 512 - type: integer 
	Parameter RAM_DEPTH bound to: 30214 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: hello_world.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'hello_world.mem' is read successfully [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:41]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram' (0#1) [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:10]
INFO: [Synth 8-6155] done synthesizing module 'wave_loader' (0#1) [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/wave_loader.sv:10]
INFO: [Synth 8-6157] synthesizing module 'i2s_clk_wiz_44100' [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/i2s_clk_wiz.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'i2s_clk_wiz_44100' (0#1) [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/i2s_clk_wiz.sv:4]
INFO: [Synth 8-6157] synthesizing module 'i2s_tx' [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/i2s_tx.sv:32]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'i2s_tx' (0#1) [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/i2s_tx.sv:32]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0_clk_wiz' [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/bad_clk_wiz.v:67]
=======
INFO: [Synth 8-7075] Helper process launched with PID 5841
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2150.621 ; gain = 404.711 ; free physical = 26100 ; free virtual = 37490
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'TOTAL_PIXELS' is used before its declaration [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/video_sig_gen.sv:15]
WARNING: [Synth 8-6901] identifier 'TOTAL_LINES' is used before its declaration [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/video_sig_gen.sv:16]
WARNING: [Synth 8-9661] initial value of parameter 'NUM_OSCILLATORS' is omitted [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/midi_coordinator.sv:6]
WARNING: [Synth 8-9661] initial value of parameter 'SAMPLE_WIDTH' is omitted [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/midi_coordinator.sv:7]
WARNING: [Synth 8-9661] initial value of parameter 'PRE_DIVISION_AUDIO_SIZE' is omitted [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/midi_coordinator.sv:8]
WARNING: [Synth 8-10180] variable 'i_avail' must explicitly be declared as automatic or static [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/midi_coordinator.sv:26]
WARNING: [Synth 8-10180] variable 'i_oldest' must explicitly be declared as automatic or static [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/midi_coordinator.sv:27]
WARNING: [Synth 8-10180] variable 'i' must explicitly be declared as automatic or static [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/midi_coordinator.sv:54]
WARNING: [Synth 8-6901] identifier 'clk_100_passthrough' is used before its declaration [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/top_level.sv:85]
WARNING: [Synth 8-6901] identifier 'WW_WIDTH' is used before its declaration [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/bytes_screen.sv:12]
WARNING: [Synth 8-6901] identifier 'NUM_OSCILLATORS' is used before its declaration [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/bytes_screen.sv:13]
WARNING: [Synth 8-6901] identifier 'WW_WIDTH' is used before its declaration [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/bytes_screen.sv:13]
WARNING: [Synth 8-6901] identifier 'SAMPLE_WIDTH' is used before its declaration [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/bytes_screen.sv:15]
WARNING: [Synth 8-6901] identifier 'WW_WIDTH' is used before its declaration [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/bytes_screen.sv:16]
WARNING: [Synth 8-6901] identifier 'uart_tx_trigger' is used before its declaration [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/bytes_screen.sv:54]
WARNING: [Synth 8-6901] identifier 'uart_tx_trigger' is used before its declaration [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/bytes_screen.sv:58]
WARNING: [Synth 8-6901] identifier 'uart_tx_busy' is used before its declaration [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/bytes_screen.sv:61]
WARNING: [Synth 8-6901] identifier 'uart_tx_trigger' is used before its declaration [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/bytes_screen.sv:64]
WARNING: [Synth 8-9661] initial value of parameter 'NUM_OSCILLATORS' is omitted [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/wave_loader.sv:11]
WARNING: [Synth 8-9661] initial value of parameter 'SAMPLE_WIDTH' is omitted [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/wave_loader.sv:12]
WARNING: [Synth 8-9661] initial value of parameter 'BRAM_DEPTH' is omitted [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/wave_loader.sv:13]
WARNING: [Synth 8-9661] initial value of parameter 'WW_WIDTH' is omitted [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/wave_loader.sv:14]
WARNING: [Synth 8-9661] initial value of parameter 'MMEM_MAX_DEPTH' is omitted [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/wave_loader.sv:15]
WARNING: [Synth 8-6901] identifier 'writing' is used before its declaration [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/wave_loader.sv:50]
WARNING: [Synth 8-9661] initial value of parameter 'WW_WIDTH' is omitted [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/oscillator.sv:138]
WARNING: [Synth 8-9661] initial value of parameter 'NUM_OSCILLATORS' is omitted [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/output_divider.sv:6]
WARNING: [Synth 8-9661] initial value of parameter 'SAMPLE_WIDTH' is omitted [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/output_divider.sv:7]
WARNING: [Synth 8-9661] initial value of parameter 'PRE_DIVISION_AUDIO_SIZE' is omitted [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/output_divider.sv:8]
INFO: [Synth 8-6157] synthesizing module 'top_level' [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/top_level.sv:4]
INFO: [Synth 8-6157] synthesizing module 'oscillator' [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/oscillator.sv:138]
	Parameter WW_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'oscillator' (0#1) [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/oscillator.sv:138]
INFO: [Synth 8-6157] synthesizing module 'ui_handler' [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/ui_handler.sv:4]
	Parameter WW_WIDTH bound to: 14 - type: integer 
	Parameter WS_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ui_handler' (0#1) [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/ui_handler.sv:4]
INFO: [Synth 8-6157] synthesizing module 'midi_reader' [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/midi_reader.sv:1]
INFO: [Synth 8-6157] synthesizing module 'uart_receive' [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/uart_receive.sv:4]
	Parameter INPUT_CLOCK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 31250 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_receive' (0#1) [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/uart_receive.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/midi_reader.sv:48]
INFO: [Synth 8-6155] done synthesizing module 'midi_reader' (0#1) [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/midi_reader.sv:1]
INFO: [Synth 8-6157] synthesizing module 'midi_processor' [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/midi_processor.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'midi_processor' (0#1) [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/midi_processor.sv:1]
INFO: [Synth 8-6157] synthesizing module 'midi_coordinator' [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/midi_coordinator.sv:5]
	Parameter NUM_OSCILLATORS bound to: 4 - type: integer 
	Parameter SAMPLE_WIDTH bound to: 16 - type: integer 
	Parameter PRE_DIVISION_AUDIO_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'midi_coordinator' (0#1) [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/midi_coordinator.sv:5]
INFO: [Synth 8-6157] synthesizing module 'output_divider' [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/output_divider.sv:5]
	Parameter NUM_OSCILLATORS bound to: 4 - type: integer 
	Parameter SAMPLE_WIDTH bound to: 16 - type: integer 
	Parameter PRE_DIVISION_AUDIO_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'divider' [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/divider.sv:4]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'divider' (0#1) [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/divider.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'output_divider' (0#1) [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/output_divider.sv:5]
INFO: [Synth 8-6157] synthesizing module 'wave_loader' [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/wave_loader.sv:10]
	Parameter NUM_OSCILLATORS bound to: 4 - type: integer 
	Parameter SAMPLE_WIDTH bound to: 16 - type: integer 
	Parameter BRAM_DEPTH bound to: 10214 - type: integer 
	Parameter WW_WIDTH bound to: 14 - type: integer 
	Parameter MMEM_MAX_DEPTH bound to: 1000000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram' [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 16 - type: integer 
	Parameter RAM_DEPTH bound to: 10214 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram' (0#1) [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:10]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram__parameterized0' [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 512 - type: integer 
	Parameter RAM_DEPTH bound to: 10214 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: sine.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'sine.mem' is read successfully [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:41]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram__parameterized0' (0#1) [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:10]
WARNING: [Synth 8-689] width (16) of port connection 'doutb' does not match port width (512) of module 'xilinx_true_dual_port_read_first_1_clock_ram__parameterized0' [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/wave_loader.sv:132]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram__parameterized1' [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 512 - type: integer 
	Parameter RAM_DEPTH bound to: 10214 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram__parameterized1' (0#1) [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:10]
WARNING: [Synth 8-689] width (16) of port connection 'dina' does not match port width (512) of module 'xilinx_true_dual_port_read_first_1_clock_ram__parameterized1' [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/wave_loader.sv:193]
WARNING: [Synth 8-689] width (16) of port connection 'doutb' does not match port width (512) of module 'xilinx_true_dual_port_read_first_1_clock_ram__parameterized1' [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/wave_loader.sv:202]
WARNING: [Synth 8-689] width (16) of port connection 'dina' does not match port width (512) of module 'xilinx_true_dual_port_read_first_1_clock_ram__parameterized1' [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/wave_loader.sv:226]
WARNING: [Synth 8-689] width (16) of port connection 'doutb' does not match port width (512) of module 'xilinx_true_dual_port_read_first_1_clock_ram__parameterized1' [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/wave_loader.sv:235]
INFO: [Synth 8-6155] done synthesizing module 'wave_loader' (0#1) [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/wave_loader.sv:10]
INFO: [Synth 8-6157] synthesizing module 'i2s_clk_wiz_44100' [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/i2s_clk_wiz.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'i2s_clk_wiz_44100' (0#1) [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/i2s_clk_wiz.sv:4]
INFO: [Synth 8-6157] synthesizing module 'i2s_tx' [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/i2s_tx.sv:32]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'i2s_tx' (0#1) [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/i2s_tx.sv:32]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0_clk_wiz' [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/bad_clk_wiz.v:67]
>>>>>>> 2fa23e7 (works)
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73643]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73643]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:82388]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 11.125000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 11.125000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 15 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 3 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:82388]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
<<<<<<< HEAD
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0_clk_wiz' (0#1) [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/bad_clk_wiz.v:67]
WARNING: [Synth 8-7071] port 'locked' of module 'clk_wiz_0_clk_wiz' is unconnected for instance 'wizard_hdmi' [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/top_level.sv:279]
WARNING: [Synth 8-7023] instance 'wizard_hdmi' of module 'clk_wiz_0_clk_wiz' has 6 connections declared, but only 5 given [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/top_level.sv:279]
INFO: [Synth 8-6157] synthesizing module 'video_sig_gen' [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/video_sig_gen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'video_sig_gen' (0#1) [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/video_sig_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'tmds_encoder' [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/tmds_encoder.sv:4]
INFO: [Synth 8-6157] synthesizing module 'tm_choice' [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/tm_choice.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'tm_choice' (0#1) [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/tm_choice.sv:2]
INFO: [Synth 8-226] default block is never used [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/tmds_encoder.sv:39]
INFO: [Synth 8-6155] done synthesizing module 'tmds_encoder' (0#1) [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/tmds_encoder.sv:4]
INFO: [Synth 8-6157] synthesizing module 'tmds_serializer' [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/tmds_serializer.sv:4]
=======
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0_clk_wiz' (0#1) [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/bad_clk_wiz.v:67]
WARNING: [Synth 8-7071] port 'locked' of module 'clk_wiz_0_clk_wiz' is unconnected for instance 'wizard_hdmi' [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/top_level.sv:287]
WARNING: [Synth 8-7023] instance 'wizard_hdmi' of module 'clk_wiz_0_clk_wiz' has 6 connections declared, but only 5 given [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/top_level.sv:287]
INFO: [Synth 8-6157] synthesizing module 'video_sig_gen' [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/video_sig_gen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'video_sig_gen' (0#1) [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/video_sig_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'tmds_encoder' [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/tmds_encoder.sv:4]
INFO: [Synth 8-6157] synthesizing module 'tm_choice' [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/tm_choice.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'tm_choice' (0#1) [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/tm_choice.sv:2]
INFO: [Synth 8-226] default block is never used [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/tmds_encoder.sv:39]
INFO: [Synth 8-6155] done synthesizing module 'tmds_encoder' (0#1) [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/tmds_encoder.sv:4]
INFO: [Synth 8-6157] synthesizing module 'tmds_serializer' [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/tmds_serializer.sv:4]
>>>>>>> 2fa23e7 (works)
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized0' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
<<<<<<< HEAD
INFO: [Synth 8-6155] done synthesizing module 'tmds_serializer' (0#1) [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/tmds_serializer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:96472]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:96472]
INFO: [Synth 8-6157] synthesizing module 'bytes_screen' [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/bytes_screen.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/bytes_screen.sv:67]
INFO: [Synth 8-6157] synthesizing module 'uart_transmit' [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/uart_transmit.sv:2]
	Parameter INPUT_CLOCK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 9600 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/uart_transmit.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'uart_transmit' (0#1) [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/uart_transmit.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'bytes_screen' (0#1) [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/bytes_screen.sv:4]
WARNING: [Synth 8-689] width (20) of port connection 'wave_width_in' does not match port width (18) of module 'bytes_screen' [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/top_level.sv:389]
WARNING: [Synth 8-689] width (80) of port connection 'osc_indices' does not match port width (72) of module 'bytes_screen' [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/top_level.sv:390]
WARNING: [Synth 8-689] width (20) of port connection 'bytes_screen_index_out' does not match port width (18) of module 'bytes_screen' [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/top_level.sv:393]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/top_level.sv:4]
WARNING: [Synth 8-6014] Unused sequential element prev_pot_in_reg was removed.  [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/ui_handler.sv:28]
WARNING: [Synth 8-6014] Unused sequential element age_reg[3] was removed.  [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/midi_coordinator.sv:34]
WARNING: [Synth 8-6014] Unused sequential element age_reg[2] was removed.  [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/midi_coordinator.sv:34]
WARNING: [Synth 8-6014] Unused sequential element age_reg[1] was removed.  [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/midi_coordinator.sv:34]
WARNING: [Synth 8-6014] Unused sequential element age_reg[0] was removed.  [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/midi_coordinator.sv:34]
WARNING: [Synth 8-6014] Unused sequential element curr_oscillator_index_reg was removed.  [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/wave_loader.sv:58]
WARNING: [Synth 8-3848] Net curr_data_out in module/entity wave_loader does not have driver. [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/wave_loader.sv:48]
WARNING: [Synth 8-3848] Net viz_data_out in module/entity wave_loader does not have driver. [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/wave_loader.sv:32]
WARNING: [Synth 8-3848] Net sample_data_out in module/entity wave_loader does not have driver. [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/wave_loader.sv:319]
WARNING: [Synth 8-3848] Net bytes_screen_data_ready in module/entity wave_loader does not have driver. [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/wave_loader.sv:37]
WARNING: [Synth 8-3848] Net sd_sck in module/entity wave_loader does not have driver. [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/wave_loader.sv:42]
WARNING: [Synth 8-3848] Net sd_cmd in module/entity wave_loader does not have driver. [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/wave_loader.sv:43]
WARNING: [Synth 8-3848] Net analyzer in module/entity bytes_screen does not have driver. [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/bytes_screen.sv:18]
WARNING: [Synth 8-3848] Net pmoda4 in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/top_level.sv:21]
WARNING: [Synth 8-3848] Net viz_index in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/hdl/top_level.sv:184]
=======
INFO: [Synth 8-6155] done synthesizing module 'tmds_serializer' (0#1) [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/tmds_serializer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:96472]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:96472]
INFO: [Synth 8-6157] synthesizing module 'bytes_screen' [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/bytes_screen.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/bytes_screen.sv:67]
INFO: [Synth 8-6157] synthesizing module 'uart_transmit' [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/uart_transmit.sv:4]
	Parameter INPUT_CLOCK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 9600 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_transmit' (0#1) [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/uart_transmit.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'bytes_screen' (0#1) [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/bytes_screen.sv:4]
WARNING: [Synth 8-689] width (14) of port connection 'bytes_screen_index_out' does not match port width (18) of module 'bytes_screen' [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/top_level.sv:399]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/top_level.sv:4]
WARNING: [Synth 8-6014] Unused sequential element prev_pot_in_reg was removed.  [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/ui_handler.sv:25]
WARNING: [Synth 8-6014] Unused sequential element age_reg[3] was removed.  [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/midi_coordinator.sv:34]
WARNING: [Synth 8-6014] Unused sequential element age_reg[2] was removed.  [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/midi_coordinator.sv:34]
WARNING: [Synth 8-6014] Unused sequential element age_reg[1] was removed.  [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/midi_coordinator.sv:34]
WARNING: [Synth 8-6014] Unused sequential element age_reg[0] was removed.  [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/midi_coordinator.sv:34]
WARNING: [Synth 8-6014] Unused sequential element incrementing_reg was removed.  [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/wave_loader.sv:84]
WARNING: [Synth 8-3848] Net analyzer in module/entity bytes_screen does not have driver. [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/bytes_screen.sv:18]
WARNING: [Synth 8-3848] Net pmoda4 in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/top_level.sv:21]
WARNING: [Synth 8-3848] Net viz_index in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/hdl/top_level.sv:178]
>>>>>>> 2fa23e7 (works)
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[0] driven by constant 0
WARNING: [Synth 8-7129] Port analyzer[7] in module bytes_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port analyzer[6] in module bytes_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port analyzer[5] in module bytes_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port analyzer[4] in module bytes_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port analyzer[3] in module bytes_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port analyzer[2] in module bytes_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port analyzer[1] in module bytes_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port analyzer[0] in module bytes_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytes_screen_data_ready in module bytes_screen is either unconnected or has no load
<<<<<<< HEAD
WARNING: [Synth 8-7129] Port viz_data_out[15] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_data_out[14] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_data_out[13] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_data_out[12] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_data_out[11] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_data_out[10] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_data_out[9] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_data_out[8] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_data_out[7] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_data_out[6] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_data_out[5] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_data_out[4] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_data_out[3] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_data_out[2] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_data_out[1] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_data_out[0] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytes_screen_data_ready in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port sd_sck in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port sd_cmd in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port sd_dat[3] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port sd_dat[2] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port sd_dat[1] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port sd_dat[0] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port wave_width_in[19] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port wave_width_in[18] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port wave_width_in[17] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port wave_width_in[16] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port wave_width_in[15] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port wave_width_in[14] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port wave_width_in[13] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port wave_width_in[12] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port wave_width_in[11] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port wave_width_in[10] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port wave_width_in[9] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port wave_width_in[8] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port wave_width_in[7] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port wave_width_in[6] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port wave_width_in[5] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port wave_width_in[4] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port wave_width_in[3] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port wave_width_in[2] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port wave_width_in[1] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port wave_width_in[0] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port ui_update_trig_in in module wave_loader is either unconnected or has no load
=======
>>>>>>> 2fa23e7 (works)
WARNING: [Synth 8-7129] Port osc_is_on_in[3] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_is_on_in[2] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_is_on_in[1] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_is_on_in[0] in module wave_loader is either unconnected or has no load
<<<<<<< HEAD
WARNING: [Synth 8-7129] Port osc_index_in[3][19] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[3][18] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[3][17] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[3][16] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[3][15] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[3][14] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[3][13] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[3][12] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[3][11] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[3][10] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[3][9] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[3][8] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[3][7] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[3][6] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[3][5] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[3][4] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[3][3] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[3][2] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[3][1] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[3][0] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[2][19] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[2][18] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[2][17] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[2][16] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[2][15] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[2][14] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[2][13] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[2][12] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[2][11] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[2][10] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[2][9] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[2][8] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[2][7] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[2][6] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[2][5] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[2][4] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[2][3] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[2][2] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[2][1] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[2][0] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[1][19] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[1][18] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[1][17] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[1][16] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[1][15] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[1][14] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[1][13] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[1][12] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[1][11] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[1][10] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[1][9] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[1][8] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[1][7] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[1][6] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[1][5] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[1][4] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[1][3] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[1][2] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[1][1] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[1][0] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[0][19] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[0][18] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[0][17] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[0][16] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[0][15] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[0][14] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[0][13] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[0][12] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[0][11] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[0][10] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[0][9] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[0][8] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[0][7] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[0][6] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[0][5] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[0][4] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[0][3] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[0][2] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[0][1] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[0][0] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_index_in[19] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_index_in[18] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_index_in[17] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_index_in[16] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_index_in[15] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_index_in[14] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_index_in[13] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_index_in[12] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_index_in[11] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_index_in[10] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_index_in[9] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_index_in[8] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_index_in[7] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_index_in[6] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_index_in[5] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_index_in[4] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_index_in[3] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_index_in[2] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_index_in[1] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_index_in[0] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port sd_cd in module wave_loader is either unconnected or has no load
=======
>>>>>>> 2fa23e7 (works)
WARNING: [Synth 8-7129] Port has_updated in module output_divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmoda4 in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2600.062 ; gain = 846.125 ; free physical = 11438 ; free virtual = 17131
=======
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2401.754 ; gain = 655.844 ; free physical = 25808 ; free virtual = 37199
>>>>>>> 2fa23e7 (works)
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2600.062 ; gain = 846.125 ; free physical = 11438 ; free virtual = 17131
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2600.062 ; gain = 846.125 ; free physical = 11438 ; free virtual = 17131
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2600.062 ; gain = 0.000 ; free physical = 11438 ; free virtual = 17131
=======
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2401.754 ; gain = 655.844 ; free physical = 25808 ; free virtual = 37199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2401.754 ; gain = 655.844 ; free physical = 25808 ; free virtual = 37199
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2401.754 ; gain = 0.000 ; free physical = 25808 ; free virtual = 37199
>>>>>>> 2fa23e7 (works)
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
<<<<<<< HEAD
Parsing XDC File [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'uart_rxd'. [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/xdc/top_level.xdc:162]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/xdc/top_level.xdc:162]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/xdc/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
=======
Parsing XDC File [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'uart_rxd'. [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/xdc/top_level.xdc:153]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/xdc/top_level.xdc:153]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/xdc/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
>>>>>>> 2fa23e7 (works)
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

<<<<<<< HEAD
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2680.102 ; gain = 0.000 ; free physical = 11442 ; free virtual = 17135
=======
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2489.797 ; gain = 0.000 ; free physical = 25809 ; free virtual = 37199
>>>>>>> 2fa23e7 (works)
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 4 instances

<<<<<<< HEAD
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2680.102 ; gain = 0.000 ; free physical = 11442 ; free virtual = 17135
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2680.102 ; gain = 926.164 ; free physical = 11453 ; free virtual = 17147
=======
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2489.797 ; gain = 0.000 ; free physical = 25809 ; free virtual = 37199
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2489.797 ; gain = 743.887 ; free physical = 25770 ; free virtual = 37161
>>>>>>> 2fa23e7 (works)
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2680.102 ; gain = 926.164 ; free physical = 11453 ; free virtual = 17147
=======
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2489.797 ; gain = 743.887 ; free physical = 25770 ; free virtual = 37161
>>>>>>> 2fa23e7 (works)
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2680.102 ; gain = 926.164 ; free physical = 11453 ; free virtual = 17147
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'uart_receive'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_transmit'
=======
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2489.797 ; gain = 743.887 ; free physical = 25770 ; free virtual = 37161
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'uart_receive'
>>>>>>> 2fa23e7 (works)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'bytes_screen'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                              000 | 00000000000000000000000000000000
                  iSTATE |                              001 | 00000000000000000000000000000001
                 iSTATE0 |                              010 | 00000000000000000000000000000010
                 iSTATE1 |                              011 | 00000000000000000000000000000011
                 iSTATE3 |                              100 | 00000000000000000000000000000100
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'uart_receive'
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_1_clock_ram:/BRAM_reg" was recognized as a true dual port RAM template.
<<<<<<< HEAD
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 | 00000000000000000000000000000000
                   TRANS |                              010 | 00000000000000000000000000000001
                  FINISH |                              100 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'uart_transmit'
=======
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_1_clock_ram__parameterized0:/BRAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_1_clock_ram__parameterized1:/BRAM_reg" was recognized as a true dual port RAM template.
>>>>>>> 2fa23e7 (works)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 | 00000000000000000000000000000000
                  WAVWID |                             0001 | 00000000000000000000000000000001
             WAVWID_SEND |                             0010 | 00000000000000000000000000000010
                  OSCIDX |                             0011 | 00000000000000000000000000000011
             OSCIDX_SEND |                             0100 | 00000000000000000000000000000100
                  WAVDAT |                             0101 | 00000000000000000000000000000101
              WAVDAT_BUF |                             0110 | 00000000000000000000000000000110
             WAVDAT_SEND |                             0111 | 00000000000000000000000000000111
        LAST_WAVDAT_SEND |                             1000 | 00000000000000000000000000001000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'bytes_screen'
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2680.102 ; gain = 926.164 ; free physical = 11465 ; free virtual = 17159
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'tmds_red' (tmds_encoder) to 'tmds_green'
=======
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2489.797 ; gain = 743.887 ; free physical = 25754 ; free virtual = 37147
---------------------------------------------------------------------------------
>>>>>>> 2fa23e7 (works)
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
<<<<<<< HEAD
	   2 Input   21 Bit       Adders := 4     
	   3 Input   20 Bit       Adders := 1     
	   4 Input   18 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
=======
	   3 Input   20 Bit       Adders := 1     
	   4 Input   18 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 1     
	   2 Input   15 Bit       Adders := 4     
	   2 Input   14 Bit       Adders := 1     
>>>>>>> 2fa23e7 (works)
	   2 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
<<<<<<< HEAD
	   2 Input    5 Bit       Adders := 6     
	   4 Input    5 Bit       Adders := 4     
	  11 Input    5 Bit       Adders := 4     
	   8 Input    4 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
=======
	   2 Input    5 Bit       Adders := 8     
	   4 Input    5 Bit       Adders := 6     
	  11 Input    5 Bit       Adders := 6     
	   8 Input    4 Bit       Adders := 6     
	   2 Input    4 Bit       Adders := 1     
	   4 Input    3 Bit       Adders := 1     
>>>>>>> 2fa23e7 (works)
+---XORs : 
	   2 Input      1 Bit         XORs := 26    
+---Registers : 
<<<<<<< HEAD
	              512 Bit    Registers := 4     
=======
	              512 Bit    Registers := 12    
>>>>>>> 2fa23e7 (works)
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               30 Bit    Registers := 1     
	               24 Bit    Registers := 5     
<<<<<<< HEAD
	               20 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 10    
=======
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 21    
	               14 Bit    Registers := 2     
>>>>>>> 2fa23e7 (works)
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 1     
<<<<<<< HEAD
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 31    
+---RAMs : 
	           15107K Bit	(30214 X 512 bit)          RAMs := 1     
=======
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 34    
+---RAMs : 
	            5107K Bit	(10214 X 512 bit)          RAMs := 3     
	             159K Bit	(10214 X 16 bit)          RAMs := 4     
>>>>>>> 2fa23e7 (works)
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input   48 Bit        Muxes := 5     
	   9 Input   48 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 1     
	   3 Input   20 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   9 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 9     
<<<<<<< HEAD
	   3 Input   16 Bit        Muxes := 1     
	   3 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 8     
	   4 Input   10 Bit        Muxes := 2     
	   3 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 13    
	   2 Input    4 Bit        Muxes := 11    
	   3 Input    4 Bit        Muxes := 1     
	   9 Input    4 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 8     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 78    
	   6 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 9     
	   5 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 9     
=======
	   2 Input   14 Bit        Muxes := 1     
	   3 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 12    
	   4 Input   10 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 7     
	   2 Input    5 Bit        Muxes := 20    
	   2 Input    4 Bit        Muxes := 11    
	   9 Input    4 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 9     
	   2 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 86    
	   6 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 9     
	   5 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 4     
>>>>>>> 2fa23e7 (works)
	   9 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[0] driven by constant 0
WARNING: [Synth 8-7129] Port analyzer[7] in module bytes_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port analyzer[6] in module bytes_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port analyzer[5] in module bytes_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port analyzer[4] in module bytes_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port analyzer[3] in module bytes_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port analyzer[2] in module bytes_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port analyzer[1] in module bytes_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port analyzer[0] in module bytes_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytes_screen_data_ready in module bytes_screen is either unconnected or has no load
<<<<<<< HEAD
WARNING: [Synth 8-7129] Port viz_data_out[15] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_data_out[14] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_data_out[13] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_data_out[12] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_data_out[11] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_data_out[10] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_data_out[9] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_data_out[8] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_data_out[7] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_data_out[6] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_data_out[5] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_data_out[4] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_data_out[3] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_data_out[2] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_data_out[1] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_data_out[0] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytes_screen_data_ready in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port sd_sck in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port sd_cmd in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port sd_dat[3] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port sd_dat[2] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port sd_dat[1] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port sd_dat[0] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port wave_width_in[19] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port wave_width_in[18] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port wave_width_in[17] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port wave_width_in[16] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port wave_width_in[15] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port wave_width_in[14] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port wave_width_in[13] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port wave_width_in[12] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port wave_width_in[11] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port wave_width_in[10] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port wave_width_in[9] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port wave_width_in[8] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port wave_width_in[7] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port wave_width_in[6] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port wave_width_in[5] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port wave_width_in[4] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port wave_width_in[3] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port wave_width_in[2] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port wave_width_in[1] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port wave_width_in[0] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port ui_update_trig_in in module wave_loader is either unconnected or has no load
=======
>>>>>>> 2fa23e7 (works)
WARNING: [Synth 8-7129] Port osc_is_on_in[3] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_is_on_in[2] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_is_on_in[1] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_is_on_in[0] in module wave_loader is either unconnected or has no load
<<<<<<< HEAD
WARNING: [Synth 8-7129] Port osc_index_in[3][19] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[3][18] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[3][17] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[3][16] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[3][15] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[3][14] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[3][13] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[3][12] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[3][11] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[3][10] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[3][9] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[3][8] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[3][7] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[3][6] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[3][5] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[3][4] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[3][3] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[3][2] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[3][1] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[3][0] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[2][19] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[2][18] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[2][17] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[2][16] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[2][15] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[2][14] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[2][13] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[2][12] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[2][11] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[2][10] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[2][9] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[2][8] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[2][7] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[2][6] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[2][5] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[2][4] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[2][3] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[2][2] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[2][1] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[2][0] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[1][19] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[1][18] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[1][17] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[1][16] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[1][15] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[1][14] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[1][13] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[1][12] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[1][11] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[1][10] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[1][9] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[1][8] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[1][7] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[1][6] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[1][5] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[1][4] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[1][3] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[1][2] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[1][1] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[1][0] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[0][19] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[0][18] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[0][17] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[0][16] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[0][15] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[0][14] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[0][13] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[0][12] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[0][11] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[0][10] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[0][9] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[0][8] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[0][7] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[0][6] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[0][5] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[0][4] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[0][3] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[0][2] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[0][1] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_index_in[0][0] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_index_in[19] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_index_in[18] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_index_in[17] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_index_in[16] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_index_in[15] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_index_in[14] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_index_in[13] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_index_in[12] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_index_in[11] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_index_in[10] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_index_in[9] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_index_in[8] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_index_in[7] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_index_in[6] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_index_in[5] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_index_in[4] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_index_in[3] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_index_in[2] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_index_in[1] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port viz_index_in[0] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port sd_cd in module wave_loader is either unconnected or has no load
=======
>>>>>>> 2fa23e7 (works)
WARNING: [Synth 8-7129] Port has_updated in module output_divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmoda4 in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module top_level is either unconnected or has no load
<<<<<<< HEAD
WARNING: [Synth 8-6014] Unused sequential element bytes_screen_ram/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element bytes_screen_ram/BRAM_reg was removed. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2680.102 ; gain = 926.164 ; free physical = 11457 ; free virtual = 17179
=======
WARNING: [Synth 8-6014] Unused sequential element osc_gen[0].oscillator_ram/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element osc_gen[1].oscillator_ram/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element osc_gen[2].oscillator_ram/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element osc_gen[3].oscillator_ram/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element main_ram/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element visual_select_ram/BRAM_reg was removed. 
INFO: [Synth 8-5784] Optimized 496 bits of RAM "visual_select_ram/BRAM_reg" due to constant propagation. Old ram width 512 bits, new ram width 16 bits.
WARNING: [Synth 8-6014] Unused sequential element debug_ram/BRAM_reg was removed. 
INFO: [Synth 8-5784] Optimized 496 bits of RAM "debug_ram/BRAM_reg" due to constant propagation. Old ram width 512 bits, new ram width 16 bits.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2489.797 ; gain = 743.887 ; free physical = 25756 ; free virtual = 37180
>>>>>>> 2fa23e7 (works)
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+---------------+----------------------------+---------------+----------------+
|Module Name    | RTL Object                 | Depth x Width | Implemented As | 
+---------------+----------------------------+---------------+----------------+
|midi_processor | cycles_between_samples_reg | 256x24        | Block RAM      | 
+---------------+----------------------------+---------------+----------------+

<<<<<<< HEAD
=======

Block RAM: Preliminary Mapping Report (see note below)
+------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|memio       | osc_gen[0].oscillator_ram/BRAM_reg | 9 K x 16(READ_FIRST)   | W |   | 9 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|memio       | osc_gen[1].oscillator_ram/BRAM_reg | 9 K x 16(READ_FIRST)   | W |   | 9 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|memio       | osc_gen[2].oscillator_ram/BRAM_reg | 9 K x 16(READ_FIRST)   | W |   | 9 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|memio       | osc_gen[3].oscillator_ram/BRAM_reg | 9 K x 16(READ_FIRST)   | W |   | 9 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|memio       | main_ram/BRAM_reg                  | 9 K x 512(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 256    | 
|memio       | debug_ram/BRAM_reg                 | 9 K x 512(READ_FIRST)  | W |   | 9 K x 512(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
+------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
>>>>>>> 2fa23e7 (works)
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2680.102 ; gain = 926.164 ; free physical = 11472 ; free virtual = 17194
=======
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2489.797 ; gain = 743.887 ; free physical = 25763 ; free virtual = 37187
>>>>>>> 2fa23e7 (works)
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2680.102 ; gain = 926.164 ; free physical = 11471 ; free virtual = 17193
=======
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2489.797 ; gain = 743.887 ; free physical = 25764 ; free virtual = 37188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|memio       | osc_gen[0].oscillator_ram/BRAM_reg | 9 K x 16(READ_FIRST)   | W |   | 9 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|memio       | osc_gen[1].oscillator_ram/BRAM_reg | 9 K x 16(READ_FIRST)   | W |   | 9 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|memio       | osc_gen[2].oscillator_ram/BRAM_reg | 9 K x 16(READ_FIRST)   | W |   | 9 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|memio       | osc_gen[3].oscillator_ram/BRAM_reg | 9 K x 16(READ_FIRST)   | W |   | 9 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|memio       | main_ram/BRAM_reg                  | 9 K x 512(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 256    | 
|memio       | debug_ram/BRAM_reg                 | 9 K x 512(READ_FIRST)  | W |   | 9 K x 512(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
+------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
>>>>>>> 2fa23e7 (works)
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance processor_main/cycles_between_samples_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance processor_main/cycles_between_samples_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2680.102 ; gain = 926.164 ; free physical = 11472 ; free virtual = 17194
=======
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2489.797 ; gain = 743.887 ; free physical = 25770 ; free virtual = 37194
>>>>>>> 2fa23e7 (works)
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 2680.102 ; gain = 926.164 ; free physical = 11475 ; free virtual = 17197
=======
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2489.797 ; gain = 743.887 ; free physical = 25774 ; free virtual = 37199
>>>>>>> 2fa23e7 (works)
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 2680.102 ; gain = 926.164 ; free physical = 11475 ; free virtual = 17197
=======
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2489.797 ; gain = 743.887 ; free physical = 25774 ; free virtual = 37199
>>>>>>> 2fa23e7 (works)
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 2680.102 ; gain = 926.164 ; free physical = 11475 ; free virtual = 17197
=======
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2489.797 ; gain = 743.887 ; free physical = 25774 ; free virtual = 37199
>>>>>>> 2fa23e7 (works)
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 2680.102 ; gain = 926.164 ; free physical = 11475 ; free virtual = 17197
=======
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2489.797 ; gain = 743.887 ; free physical = 25774 ; free virtual = 37199
>>>>>>> 2fa23e7 (works)
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 2680.102 ; gain = 926.164 ; free physical = 11475 ; free virtual = 17197
=======
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2489.797 ; gain = 743.887 ; free physical = 25774 ; free virtual = 37199
>>>>>>> 2fa23e7 (works)
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 2680.102 ; gain = 926.164 ; free physical = 11475 ; free virtual = 17197
=======
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2489.797 ; gain = 743.887 ; free physical = 25774 ; free virtual = 37199
>>>>>>> 2fa23e7 (works)
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     4|
<<<<<<< HEAD
|2     |CARRY4     |   133|
|3     |LUT1       |    23|
|4     |LUT2       |   123|
|5     |LUT3       |    75|
|6     |LUT4       |   331|
|7     |LUT5       |   113|
|8     |LUT6       |   183|
|9     |MMCME2_ADV |     1|
|10    |OSERDESE2  |     6|
|12    |RAMB18E1   |     1|
|13    |FDCE       |    26|
|14    |FDRE       |   643|
|15    |FDSE       |     2|
|16    |IBUF       |    20|
|17    |OBUF       |    13|
|18    |OBUFDS     |     4|
|19    |OBUFT      |    11|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 2680.102 ; gain = 926.164 ; free physical = 11475 ; free virtual = 17197
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 172 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 2680.102 ; gain = 846.125 ; free physical = 11475 ; free virtual = 17197
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 2680.102 ; gain = 926.164 ; free physical = 11476 ; free virtual = 17197
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2680.102 ; gain = 0.000 ; free physical = 11773 ; free virtual = 17495
INFO: [Netlist 29-17] Analyzing 139 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'uart_rxd'. [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/xdc/top_level.xdc:162]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/xdc/top_level.xdc:162]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/xdc/top_level.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2680.102 ; gain = 0.000 ; free physical = 11827 ; free virtual = 17549
=======
|2     |CARRY4     |   134|
|3     |LUT1       |    22|
|4     |LUT2       |   155|
|5     |LUT3       |   158|
|6     |LUT4       |   326|
|7     |LUT5       |   156|
|8     |LUT6       |   336|
|9     |MMCME2_ADV |     1|
|10    |OSERDESE2  |     6|
|12    |RAMB18E1   |     1|
|13    |RAMB36E1   |    48|
|22    |FDCE       |    26|
|23    |FDRE       |   984|
|24    |FDSE       |     2|
|25    |IBUF       |    19|
|26    |OBUF       |    21|
|27    |OBUFDS     |     4|
|28    |OBUFT      |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2489.797 ; gain = 743.887 ; free physical = 25774 ; free virtual = 37199
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2489.797 ; gain = 655.844 ; free physical = 25774 ; free virtual = 37199
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2489.797 ; gain = 743.887 ; free physical = 25774 ; free virtual = 37199
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2489.797 ; gain = 0.000 ; free physical = 26063 ; free virtual = 37487
INFO: [Netlist 29-17] Analyzing 188 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'uart_rxd'. [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/xdc/top_level.xdc:153]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/xdc/top_level.xdc:153]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/xdc/top_level.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2489.797 ; gain = 0.000 ; free physical = 26067 ; free virtual = 37492
>>>>>>> 2fa23e7 (works)
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS: 4 instances

<<<<<<< HEAD
Synth Design complete | Checksum: 843f1b44
INFO: [Common 17-83] Releasing license: Synthesis
88 Infos, 397 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:46 . Memory (MB): peak = 2680.102 ; gain = 1269.176 ; free physical = 11827 ; free virtual = 17549
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2470.819; main = 2131.530; forked = 493.357
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3744.938; main = 2648.090; forked = 1096.848
=======
Synth Design complete | Checksum: f04a5e7c
INFO: [Common 17-83] Releasing license: Synthesis
90 Infos, 103 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 2489.797 ; gain = 1066.863 ; free physical = 26068 ; free virtual = 37492
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2232.773; main = 1940.215; forked = 444.093
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3490.281; main = 2457.785; forked = 1032.496
>>>>>>> 2fa23e7 (works)
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_timing_summary: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2680.102 ; gain = 0.000 ; free physical = 11826 ; free virtual = 17547
# report_utilization -file $outputDir/post_synth_util.rpt -hierarchical -hierarchical_depth 4
# report_timing -file $outputDir/post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

<<<<<<< HEAD
Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2680.102 ; gain = 0.000 ; free physical = 11829 ; free virtual = 17551

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 19daf06d4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2680.102 ; gain = 0.000 ; free physical = 11829 ; free virtual = 17551
=======
Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2489.797 ; gain = 0.000 ; free physical = 26083 ; free virtual = 37508

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 2e9c81e75

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2489.797 ; gain = 0.000 ; free physical = 26083 ; free virtual = 37508
>>>>>>> 2fa23e7 (works)

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
<<<<<<< HEAD
Phase 1.1 Core Generation And Design Setup | Checksum: 19daf06d4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2693.102 ; gain = 0.000 ; free physical = 11804 ; free virtual = 17526

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 19daf06d4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2693.102 ; gain = 0.000 ; free physical = 11804 ; free virtual = 17526
Phase 1 Initialization | Checksum: 19daf06d4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2693.102 ; gain = 0.000 ; free physical = 11804 ; free virtual = 17526
=======
Phase 1.1 Core Generation And Design Setup | Checksum: 2e9c81e75

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2696.797 ; gain = 0.000 ; free physical = 25881 ; free virtual = 37306

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2e9c81e75

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2696.797 ; gain = 0.000 ; free physical = 25881 ; free virtual = 37306
Phase 1 Initialization | Checksum: 2e9c81e75

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2696.797 ; gain = 0.000 ; free physical = 25881 ; free virtual = 37306
>>>>>>> 2fa23e7 (works)

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
<<<<<<< HEAD
Phase 2.1 Timer Update | Checksum: 19daf06d4

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2693.102 ; gain = 0.000 ; free physical = 11804 ; free virtual = 17526

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 19daf06d4

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2693.102 ; gain = 0.000 ; free physical = 11804 ; free virtual = 17526
Phase 2 Timer Update And Timing Data Collection | Checksum: 19daf06d4

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2693.102 ; gain = 0.000 ; free physical = 11804 ; free virtual = 17526
=======
Phase 2.1 Timer Update | Checksum: 2e9c81e75

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2696.797 ; gain = 0.000 ; free physical = 25881 ; free virtual = 37306

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2e9c81e75

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2696.797 ; gain = 0.000 ; free physical = 25881 ; free virtual = 37306
Phase 2 Timer Update And Timing Data Collection | Checksum: 2e9c81e75

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2696.797 ; gain = 0.000 ; free physical = 25881 ; free virtual = 37306
>>>>>>> 2fa23e7 (works)

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
<<<<<<< HEAD
Phase 3 Retarget | Checksum: 19daf06d4

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2693.102 ; gain = 0.000 ; free physical = 11804 ; free virtual = 17526
Retarget | Checksum: 19daf06d4
=======
Phase 3 Retarget | Checksum: 28477db41

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2696.797 ; gain = 0.000 ; free physical = 25881 ; free virtual = 37306
Retarget | Checksum: 28477db41
>>>>>>> 2fa23e7 (works)
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
<<<<<<< HEAD
Phase 4 Constant propagation | Checksum: 19daf06d4

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2693.102 ; gain = 0.000 ; free physical = 11804 ; free virtual = 17526
Constant propagation | Checksum: 19daf06d4
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 151d6ad7b

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2693.102 ; gain = 0.000 ; free physical = 11804 ; free virtual = 17526
Sweep | Checksum: 151d6ad7b
INFO: [Opt 31-389] Phase Sweep created 2 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 151d6ad7b

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2693.102 ; gain = 0.000 ; free physical = 11804 ; free virtual = 17526
BUFG optimization | Checksum: 151d6ad7b
=======
Phase 4 Constant propagation | Checksum: 28477db41

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2696.797 ; gain = 0.000 ; free physical = 25881 ; free virtual = 37306
Constant propagation | Checksum: 28477db41
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 2bad46f76

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2696.797 ; gain = 0.000 ; free physical = 25881 ; free virtual = 37306
Sweep | Checksum: 2bad46f76
INFO: [Opt 31-389] Phase Sweep created 2 cells and removed 2 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2bad46f76

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2696.797 ; gain = 0.000 ; free physical = 25881 ; free virtual = 37306
BUFG optimization | Checksum: 2bad46f76
>>>>>>> 2fa23e7 (works)
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
<<<<<<< HEAD
Phase 7 Shift Register Optimization | Checksum: 151d6ad7b

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2693.102 ; gain = 0.000 ; free physical = 11804 ; free virtual = 17526
Shift Register Optimization | Checksum: 151d6ad7b
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 151d6ad7b

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2693.102 ; gain = 0.000 ; free physical = 11804 ; free virtual = 17526
Post Processing Netlist | Checksum: 151d6ad7b
=======
Phase 7 Shift Register Optimization | Checksum: 2bad46f76

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2696.797 ; gain = 0.000 ; free physical = 25881 ; free virtual = 37306
Shift Register Optimization | Checksum: 2bad46f76
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2bad46f76

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2696.797 ; gain = 0.000 ; free physical = 25881 ; free virtual = 37306
Post Processing Netlist | Checksum: 2bad46f76
>>>>>>> 2fa23e7 (works)
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
<<<<<<< HEAD
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1e310872b

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2693.102 ; gain = 0.000 ; free physical = 11804 ; free virtual = 17526
=======
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 14469c605

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2696.797 ; gain = 0.000 ; free physical = 25881 ; free virtual = 37306
>>>>>>> 2fa23e7 (works)

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

<<<<<<< HEAD
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2693.102 ; gain = 0.000 ; free physical = 11804 ; free virtual = 17526
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1e310872b

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2693.102 ; gain = 0.000 ; free physical = 11804 ; free virtual = 17526
Phase 9 Finalization | Checksum: 1e310872b

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2693.102 ; gain = 0.000 ; free physical = 11804 ; free virtual = 17526
=======
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2696.797 ; gain = 0.000 ; free physical = 25881 ; free virtual = 37306
Phase 9.2 Verifying Netlist Connectivity | Checksum: 14469c605

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2696.797 ; gain = 0.000 ; free physical = 25881 ; free virtual = 37306
Phase 9 Finalization | Checksum: 14469c605

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2696.797 ; gain = 0.000 ; free physical = 25881 ; free virtual = 37306
>>>>>>> 2fa23e7 (works)
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               2  |               2  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


<<<<<<< HEAD
Ending Logic Optimization Task | Checksum: 1e310872b

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2693.102 ; gain = 0.000 ; free physical = 11804 ; free virtual = 17526
=======
Ending Logic Optimization Task | Checksum: 14469c605

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2696.797 ; gain = 0.000 ; free physical = 25881 ; free virtual = 37306
>>>>>>> 2fa23e7 (works)

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
<<<<<<< HEAD
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 2
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 21fbecee0

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11803 ; free virtual = 17525
Ending Power Optimization Task | Checksum: 21fbecee0

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2820.238 ; gain = 127.137 ; free physical = 11803 ; free virtual = 17525
=======
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 49 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 8 Total Ports: 98
Number of Flops added for Enable Generation: 9

Ending PowerOpt Patch Enables Task | Checksum: 1b97e0f03

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2815.902 ; gain = 0.000 ; free physical = 25843 ; free virtual = 37267
Ending Power Optimization Task | Checksum: 1b97e0f03

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2815.902 ; gain = 119.105 ; free physical = 25843 ; free virtual = 37267
>>>>>>> 2fa23e7 (works)

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
<<<<<<< HEAD
Ending Logic Optimization Task | Checksum: 2162d3db6

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11802 ; free virtual = 17524
Ending Final Cleanup Task | Checksum: 2162d3db6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11802 ; free virtual = 17524

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11802 ; free virtual = 17524
Ending Netlist Obfuscation Task | Checksum: 2162d3db6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11802 ; free virtual = 17524
=======
Ending Logic Optimization Task | Checksum: 1ece18430

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2815.902 ; gain = 0.000 ; free physical = 25845 ; free virtual = 37269
Ending Final Cleanup Task | Checksum: 1ece18430

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2815.902 ; gain = 0.000 ; free physical = 25845 ; free virtual = 37269

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2815.902 ; gain = 0.000 ; free physical = 25845 ; free virtual = 37269
Ending Netlist Obfuscation Task | Checksum: 1ece18430

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2815.902 ; gain = 0.000 ; free physical = 25845 ; free virtual = 37269
>>>>>>> 2fa23e7 (works)
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2820.238 ; gain = 140.137 ; free physical = 11802 ; free virtual = 17524
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 18 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
<<<<<<< HEAD
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11804 ; free virtual = 17526
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 139a76294

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11804 ; free virtual = 17526
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11804 ; free virtual = 17526

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 237acf04b

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11804 ; free virtual = 17526

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 23a35937e

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11804 ; free virtual = 17526

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 23a35937e

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11804 ; free virtual = 17526
Phase 1 Placer Initialization | Checksum: 23a35937e

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11804 ; free virtual = 17526
=======
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2815.902 ; gain = 0.000 ; free physical = 25847 ; free virtual = 37271
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1a23248a6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2815.902 ; gain = 0.000 ; free physical = 25847 ; free virtual = 37271
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2815.902 ; gain = 0.000 ; free physical = 25847 ; free virtual = 37271

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12bec4413

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2815.902 ; gain = 0.000 ; free physical = 25847 ; free virtual = 37271

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2234efe91

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2815.902 ; gain = 0.000 ; free physical = 25847 ; free virtual = 37271

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2234efe91

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2815.902 ; gain = 0.000 ; free physical = 25847 ; free virtual = 37271
Phase 1 Placer Initialization | Checksum: 2234efe91

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2815.902 ; gain = 0.000 ; free physical = 25847 ; free virtual = 37271
>>>>>>> 2fa23e7 (works)

Phase 2 Global Placement

Phase 2.1 Floorplanning
<<<<<<< HEAD
Phase 2.1 Floorplanning | Checksum: 319b882ac

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11803 ; free virtual = 17525

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 32ed0f8c8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11803 ; free virtual = 17525

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 32ed0f8c8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11803 ; free virtual = 17525
=======
Phase 2.1 Floorplanning | Checksum: 1b6061bc7

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2815.902 ; gain = 0.000 ; free physical = 25847 ; free virtual = 37271

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1718f31fc

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2815.902 ; gain = 0.000 ; free physical = 25847 ; free virtual = 37271

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1718f31fc

Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2815.902 ; gain = 0.000 ; free physical = 25847 ; free virtual = 37271
>>>>>>> 2fa23e7 (works)

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
<<<<<<< HEAD
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 203c0bd86

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11801 ; free virtual = 17523

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 26 LUT instances to create LUTNM shape
=======
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1ce80f7e9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2815.902 ; gain = 0.000 ; free physical = 25844 ; free virtual = 37269

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 29 LUT instances to create LUTNM shape
>>>>>>> 2fa23e7 (works)
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 10 nets or LUTs. Breaked 0 LUT, combined 10 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
<<<<<<< HEAD
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11801 ; free virtual = 17523
=======
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-527] Pass 1: Identified 12 candidate cells for BRAM register optimization
INFO: [Physopt 32-665] Processed cell memio/osc_gen[1].oscillator_ram/BRAM_reg_0. 2 registers were pushed out.
INFO: [Physopt 32-665] Processed cell memio/osc_gen[1].oscillator_ram/BRAM_reg_1. 2 registers were pushed out.
INFO: [Physopt 32-665] Processed cell memio/osc_gen[2].oscillator_ram/BRAM_reg_1. 2 registers were pushed out.
INFO: [Physopt 32-665] Processed cell memio/osc_gen[1].oscillator_ram/BRAM_reg_2. 2 registers were pushed out.
INFO: [Physopt 32-665] Processed cell memio/osc_gen[0].oscillator_ram/BRAM_reg_3. 2 registers were pushed out.
INFO: [Physopt 32-665] Processed cell memio/osc_gen[1].oscillator_ram/BRAM_reg_3. 2 registers were pushed out.
INFO: [Physopt 32-665] Processed cell memio/osc_gen[2].oscillator_ram/BRAM_reg_0. 2 registers were pushed out.
INFO: [Physopt 32-665] Processed cell memio/osc_gen[0].oscillator_ram/BRAM_reg_0. 2 registers were pushed out.
INFO: [Physopt 32-665] Processed cell memio/osc_gen[2].oscillator_ram/BRAM_reg_2. 2 registers were pushed out.
INFO: [Physopt 32-665] Processed cell memio/osc_gen[0].oscillator_ram/BRAM_reg_2. 2 registers were pushed out.
INFO: [Physopt 32-665] Processed cell memio/osc_gen[2].oscillator_ram/BRAM_reg_3. 2 registers were pushed out.
INFO: [Physopt 32-665] Processed cell memio/osc_gen[0].oscillator_ram/BRAM_reg_1. 2 registers were pushed out.
INFO: [Physopt 32-775] End 1 Pass. Optimized 12 nets or cells. Created 24 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2815.902 ; gain = 0.000 ; free physical = 25844 ; free virtual = 37269
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2815.902 ; gain = 0.000 ; free physical = 25844 ; free virtual = 37269
>>>>>>> 2fa23e7 (works)

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             10  |                    10  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
<<<<<<< HEAD
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             10  |                    10  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 22c598777

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11801 ; free virtual = 17523
Phase 2.4 Global Placement Core | Checksum: 212c6c125

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11801 ; free virtual = 17523
Phase 2 Global Placement | Checksum: 212c6c125

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11801 ; free virtual = 17523
=======
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |           24  |              0  |                    12  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           24  |             13  |                    25  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 27035ea28

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2815.902 ; gain = 0.000 ; free physical = 25844 ; free virtual = 37269
Phase 2.4 Global Placement Core | Checksum: 2a73c2052

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2815.902 ; gain = 0.000 ; free physical = 25844 ; free virtual = 37269
Phase 2 Global Placement | Checksum: 2a73c2052

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2815.902 ; gain = 0.000 ; free physical = 25844 ; free virtual = 37269
>>>>>>> 2fa23e7 (works)

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
<<<<<<< HEAD
Phase 3.1 Commit Multi Column Macros | Checksum: 26d929688

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11801 ; free virtual = 17523

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 26b2f053e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11801 ; free virtual = 17523

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2879b38ef

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11801 ; free virtual = 17523

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2dc6465a5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11801 ; free virtual = 17523

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 27268795a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11802 ; free virtual = 17524

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1a05cf6ca

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11802 ; free virtual = 17524

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 21a624fe0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11802 ; free virtual = 17524
Phase 3 Detail Placement | Checksum: 21a624fe0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11802 ; free virtual = 17524
=======
Phase 3.1 Commit Multi Column Macros | Checksum: 2c34290d2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2815.902 ; gain = 0.000 ; free physical = 25844 ; free virtual = 37269

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 301f41521

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2815.902 ; gain = 0.000 ; free physical = 25845 ; free virtual = 37269

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2e4f47bf9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2815.902 ; gain = 0.000 ; free physical = 25845 ; free virtual = 37269

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 282723b8b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2815.902 ; gain = 0.000 ; free physical = 25845 ; free virtual = 37269

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 3235219f7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2815.902 ; gain = 0.000 ; free physical = 25849 ; free virtual = 37274

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 247ec775b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2815.902 ; gain = 0.000 ; free physical = 25853 ; free virtual = 37278

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2d3efca59

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2815.902 ; gain = 0.000 ; free physical = 25853 ; free virtual = 37278

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 26825eaf8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2815.902 ; gain = 0.000 ; free physical = 25853 ; free virtual = 37278

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1f53d8c10

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2815.902 ; gain = 0.000 ; free physical = 25856 ; free virtual = 37280
Phase 3 Detail Placement | Checksum: 1f53d8c10

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2815.902 ; gain = 0.000 ; free physical = 25856 ; free virtual = 37280
>>>>>>> 2fa23e7 (works)

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
<<<<<<< HEAD
Post Placement Optimization Initialization | Checksum: 2749bdf76
=======
Post Placement Optimization Initialization | Checksum: 23103fe39
>>>>>>> 2fa23e7 (works)

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
<<<<<<< HEAD
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.497 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 27fa7a194

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11802 ; free virtual = 17524
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 279af2a31

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11802 ; free virtual = 17524
Phase 4.1.1.1 BUFG Insertion | Checksum: 2749bdf76

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11802 ; free virtual = 17524

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.497. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2716fc900

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11802 ; free virtual = 17524

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11802 ; free virtual = 17524
Phase 4.1 Post Commit Optimization | Checksum: 2716fc900

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11802 ; free virtual = 17524

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2716fc900

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11802 ; free virtual = 17524
=======
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.033 | TNS=-230.407 |
Phase 1 Physical Synthesis Initialization | Checksum: 20391485e

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2815.902 ; gain = 0.000 ; free physical = 25856 ; free virtual = 37281
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2054dd6c3

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2815.902 ; gain = 0.000 ; free physical = 25856 ; free virtual = 37281
Phase 4.1.1.1 BUFG Insertion | Checksum: 23103fe39

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2815.902 ; gain = 0.000 ; free physical = 25856 ; free virtual = 37281

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-6.325. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1e417702e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2815.902 ; gain = 0.000 ; free physical = 25870 ; free virtual = 37295

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2815.902 ; gain = 0.000 ; free physical = 25870 ; free virtual = 37295
Phase 4.1 Post Commit Optimization | Checksum: 1e417702e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2815.902 ; gain = 0.000 ; free physical = 25870 ; free virtual = 37295

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e417702e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2815.902 ; gain = 0.000 ; free physical = 25870 ; free virtual = 37295
>>>>>>> 2fa23e7 (works)

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

<<<<<<< HEAD
Phase 4.3.1 Print Estimated Congestion | Checksum: 2716fc900

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11802 ; free virtual = 17524
Phase 4.3 Placer Reporting | Checksum: 2716fc900

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11802 ; free virtual = 17524

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11802 ; free virtual = 17524

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11802 ; free virtual = 17524
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e1466009

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11802 ; free virtual = 17524
Ending Placer Task | Checksum: 10cffe618

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11802 ; free virtual = 17524
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
=======
Phase 4.3.1 Print Estimated Congestion | Checksum: 1e417702e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2815.902 ; gain = 0.000 ; free physical = 25870 ; free virtual = 37295
Phase 4.3 Placer Reporting | Checksum: 1e417702e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2815.902 ; gain = 0.000 ; free physical = 25870 ; free virtual = 37295

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2815.902 ; gain = 0.000 ; free physical = 25870 ; free virtual = 37295

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2815.902 ; gain = 0.000 ; free physical = 25870 ; free virtual = 37295
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1df675a3d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2815.902 ; gain = 0.000 ; free physical = 25870 ; free virtual = 37295
Ending Placer Task | Checksum: 150fb73fc

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2815.902 ; gain = 0.000 ; free physical = 25870 ; free virtual = 37295
49 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2815.902 ; gain = 0.000 ; free physical = 25870 ; free virtual = 37295
>>>>>>> 2fa23e7 (works)
# report_clock_utilization -file $outputDir/clock_util.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
#  puts "Found setup timing violations => running physical optimization"
#  phys_opt_design
# }
<<<<<<< HEAD
=======
Found setup timing violations => running physical optimization
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.00s |  WALL: 0.00s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2815.902 ; gain = 0.000 ; free physical = 25869 ; free virtual = 37294

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.325 | TNS=-216.623 |
Phase 1 Physical Synthesis Initialization | Checksum: 1d3160916

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2815.902 ; gain = 0.000 ; free physical = 25869 ; free virtual = 37294
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.325 | TNS=-216.623 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1d3160916

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2815.902 ; gain = 0.000 ; free physical = 25869 ; free virtual = 37294

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.325 | TNS=-216.623 |
INFO: [Physopt 32-702] Processed net tmds_blue/Q[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wizard_hdmi/clk_100_pass_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memio/osc_gen[2].oscillator_ram/tally[4]_i_7__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net memio/osc_gen[2].oscillator_ram/tally[4]_i_22__1_n_0.  Re-placed instance memio/osc_gen[2].oscillator_ram/tally[4]_i_22__1
INFO: [Physopt 32-735] Processed net memio/osc_gen[2].oscillator_ram/tally[4]_i_22__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.325 | TNS=-216.623 |
INFO: [Physopt 32-702] Processed net memio/osc_gen[2].oscillator_ram/tally[4]_i_5__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memio/osc_gen[2].oscillator_ram/tally[4]_i_15__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net memio/osc_gen[2].oscillator_ram/tally[4]_i_15__1_n_0. Critical path length was reduced through logic transformation on cell memio/osc_gen[2].oscillator_ram/tally[4]_i_15__1_comp.
INFO: [Physopt 32-735] Processed net memio/osc_gen[2].oscillator_ram/tally[2]_i_6__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.305 | TNS=-216.600 |
INFO: [Physopt 32-702] Processed net memio/osc_gen[2].oscillator_ram/tally[4]_i_22__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net memio/osc_gen[2].oscillator_ram/tally[4]_i_22__1_n_0. Critical path length was reduced through logic transformation on cell memio/osc_gen[2].oscillator_ram/tally[4]_i_22__1_comp.
INFO: [Physopt 32-735] Processed net memio/osc_gen[2].oscillator_ram/tally[3]_i_11__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.281 | TNS=-216.527 |
INFO: [Physopt 32-702] Processed net tmds_red/Q[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net memio/osc_gen[0].oscillator_ram/tally[3]_i_6_n_0.  Re-placed instance memio/osc_gen[0].oscillator_ram/tally[3]_i_6
INFO: [Physopt 32-735] Processed net memio/osc_gen[0].oscillator_ram/tally[3]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.252 | TNS=-216.498 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net memio/osc_gen[0].oscillator_ram/tally[3]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.249 | TNS=-216.441 |
INFO: [Physopt 32-702] Processed net tmds_red/Q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net memio/osc_gen[0].oscillator_ram/tally[2]_i_5_n_0.  Re-placed instance memio/osc_gen[0].oscillator_ram/tally[2]_i_5
INFO: [Physopt 32-735] Processed net memio/osc_gen[0].oscillator_ram/tally[2]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.232 | TNS=-216.342 |
INFO: [Physopt 32-702] Processed net memio/osc_gen[2].oscillator_ram/tally[4]_i_17__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net memio/osc_gen[2].oscillator_ram/tally[4]_i_17__1_n_0. Critical path length was reduced through logic transformation on cell memio/osc_gen[2].oscillator_ram/tally[4]_i_17__1_comp.
INFO: [Physopt 32-735] Processed net memio/osc_gen[2].oscillator_ram/tally[4]_i_36_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.230 | TNS=-216.340 |
INFO: [Physopt 32-663] Processed net memio/osc_gen[2].oscillator_ram/tally[3]_i_11__0_n_0_repN.  Re-placed instance memio/osc_gen[2].oscillator_ram/tally[3]_i_11__0_comp
INFO: [Physopt 32-735] Processed net memio/osc_gen[2].oscillator_ram/tally[3]_i_11__0_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.219 | TNS=-216.317 |
INFO: [Physopt 32-702] Processed net tmds_green/Q[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memio/osc_gen[1].oscillator_ram/tally[4]_i_5__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memio/osc_gen[1].oscillator_ram/tally[4]_i_13__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net memio/osc_gen[1].oscillator_ram/tally[4]_i_13__0_n_0. Critical path length was reduced through logic transformation on cell memio/osc_gen[1].oscillator_ram/tally[4]_i_13__0_comp.
INFO: [Physopt 32-735] Processed net memio/osc_gen[1].oscillator_ram/tally[2]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.212 | TNS=-216.214 |
INFO: [Physopt 32-702] Processed net tmds_red/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memio/osc_gen[0].oscillator_ram/tally[4]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tmds_red/tally_reg[2]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memio/osc_gen[0].oscillator_ram/BRAM_reg_1_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memio/osc_gen[0].oscillator_ram/tally[1]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net memio/osc_gen[0].oscillator_ram/tally[1]_i_9_n_0. Critical path length was reduced through logic transformation on cell memio/osc_gen[0].oscillator_ram/tally[1]_i_9_comp.
INFO: [Physopt 32-735] Processed net memio/osc_gen[0].oscillator_ram/tmds_out[7]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.207 | TNS=-216.137 |
INFO: [Physopt 32-702] Processed net memio/osc_gen[2].oscillator_ram/tally[3]_i_12__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net memio/osc_gen[2].oscillator_ram/BRAM_reg_3_1.  Re-placed instance memio/osc_gen[2].oscillator_ram/tally[4]_i_12__1
INFO: [Physopt 32-735] Processed net memio/osc_gen[2].oscillator_ram/BRAM_reg_3_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.197 | TNS=-216.009 |
INFO: [Physopt 32-702] Processed net memio/osc_gen[2].oscillator_ram/tally[4]_i_32__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net memio/osc_gen[2].oscillator_ram/tally[1]_i_15__1_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net memio/osc_gen[2].oscillator_ram/tally[1]_i_15__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.192 | TNS=-215.999 |
INFO: [Physopt 32-663] Processed net memio/osc_gen[0].oscillator_ram/tally[3]_i_2_n_0.  Re-placed instance memio/osc_gen[0].oscillator_ram/tally[3]_i_2
INFO: [Physopt 32-735] Processed net memio/osc_gen[0].oscillator_ram/tally[3]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.191 | TNS=-215.986 |
INFO: [Physopt 32-702] Processed net memio/osc_gen[1].oscillator_ram/tally[4]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net memio/osc_gen[1].oscillator_ram/tally[4]_i_20__0_n_0.  Re-placed instance memio/osc_gen[1].oscillator_ram/tally[4]_i_20__0
INFO: [Physopt 32-735] Processed net memio/osc_gen[1].oscillator_ram/tally[4]_i_20__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.184 | TNS=-215.968 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net memio/osc_gen[2].oscillator_ram/tally[4]_i_33__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.182 | TNS=-215.937 |
INFO: [Physopt 32-702] Processed net memio/osc_gen[0].oscillator_ram/tally[2]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memio/osc_gen[0].oscillator_ram/tally[2]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memio/osc_gen[0].oscillator_ram/tally[1]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net memio/osc_gen[0].oscillator_ram/tally[1]_i_10_n_0. Critical path length was reduced through logic transformation on cell memio/osc_gen[0].oscillator_ram/tally[1]_i_10_comp.
INFO: [Physopt 32-735] Processed net memio/osc_gen[0].oscillator_ram/tmds_out[7]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.180 | TNS=-213.481 |
INFO: [Physopt 32-702] Processed net tmds_blue/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net memio/osc_gen[2].oscillator_ram/tally[3]_i_6__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.173 | TNS=-213.468 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-735] Processed net memio/osc_gen[1].oscillator_ram/tally[4]_i_20__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.167 | TNS=-213.446 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net memio/osc_gen[2].oscillator_ram/tally[3]_i_2__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.153 | TNS=-213.386 |
INFO: [Physopt 32-702] Processed net memio/osc_gen[0].oscillator_ram/tally[2]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net memio/osc_gen[0].oscillator_ram/tally[2]_i_11_n_0. Critical path length was reduced through logic transformation on cell memio/osc_gen[0].oscillator_ram/tally[2]_i_11_comp.
INFO: [Physopt 32-735] Processed net memio/osc_gen[0].oscillator_ram/tally[2]_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.153 | TNS=-213.313 |
INFO: [Physopt 32-702] Processed net memio/osc_gen[2].oscillator_ram/tally[1]_i_15__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net memio/osc_gen[2].oscillator_ram/tmds_out[1]_i_2_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net memio/osc_gen[2].oscillator_ram/tmds_out[1]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.151 | TNS=-213.329 |
INFO: [Physopt 32-663] Processed net memio/osc_gen[1].oscillator_ram/tally[4]_i_20__0_n_0.  Re-placed instance memio/osc_gen[1].oscillator_ram/tally[4]_i_20__0
INFO: [Physopt 32-735] Processed net memio/osc_gen[1].oscillator_ram/tally[4]_i_20__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.146 | TNS=-213.302 |
INFO: [Physopt 32-702] Processed net memio/osc_gen[2].oscillator_ram/tmds_out[1]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net memio/osc_gen[2].oscillator_ram/tmds_out[1]_i_2_n_0. Critical path length was reduced through logic transformation on cell memio/osc_gen[2].oscillator_ram/tmds_out[1]_i_2_comp.
INFO: [Physopt 32-735] Processed net memio/osc_gen[2].oscillator_ram/BRAM_reg_3_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.144 | TNS=-213.315 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net memio/osc_gen[2].oscillator_ram/BRAM_reg_3_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.124 | TNS=-213.202 |
INFO: [Physopt 32-702] Processed net memio/osc_gen[1].oscillator_ram/tally[4]_i_27__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net memio/osc_gen[1].oscillator_ram/tally[1]_i_15__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.123 | TNS=-213.154 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net memio/osc_gen[2].oscillator_ram/tally[4]_i_14__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.116 | TNS=-213.147 |
INFO: [Physopt 32-710] Processed net memio/osc_gen[2].oscillator_ram/tally[4]_i_5__1_n_0. Critical path length was reduced through logic transformation on cell memio/osc_gen[2].oscillator_ram/tally[4]_i_5__1_comp.
INFO: [Physopt 32-735] Processed net tmds_blue/tally_reg[2]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.107 | TNS=-213.138 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-735] Processed net memio/osc_gen[2].oscillator_ram/tally[3]_i_11__0_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.103 | TNS=-213.132 |
INFO: [Physopt 32-702] Processed net memio/osc_gen[0].oscillator_ram/tally[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net memio/osc_gen[0].oscillator_ram/tally[4]_i_22_n_0.  Re-placed instance memio/osc_gen[0].oscillator_ram/tally[4]_i_22
INFO: [Physopt 32-735] Processed net memio/osc_gen[0].oscillator_ram/tally[4]_i_22_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.102 | TNS=-213.083 |
INFO: [Physopt 32-702] Processed net memio/osc_gen[1].oscillator_ram/tally[4]_i_6__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memio/osc_gen[1].oscillator_ram/tally[4]_i_17__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net memio/osc_gen[1].oscillator_ram/tally[4]_i_17__0_n_0. Critical path length was reduced through logic transformation on cell memio/osc_gen[1].oscillator_ram/tally[4]_i_17__0_comp.
INFO: [Physopt 32-735] Processed net memio/osc_gen[1].oscillator_ram/tmds_green/tally13_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.101 | TNS=-213.089 |
INFO: [Physopt 32-702] Processed net memio/osc_gen[2].oscillator_ram/tmds_blue/p_3_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memio/osc_gen[2].oscillator_ram/BRAM_reg_3_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memio/osc_gen[2].oscillator_ram/tmds_out[8]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memio/osc_gen[2].oscillator_ram/tally_reg[3][3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memio/osc_gen[3].oscillator_ram/ram_data_b[2]_alias_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tmds_blue/Q[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wizard_hdmi/clk_100_pass_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memio/osc_gen[2].oscillator_ram/tally[4]_i_5__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memio/osc_gen[2].oscillator_ram/tally[4]_i_15__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memio/osc_gen[2].oscillator_ram/tally[4]_i_32__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memio/osc_gen[2].oscillator_ram/tally[1]_i_15__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memio/osc_gen[2].oscillator_ram/tmds_blue/p_3_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memio/osc_gen[2].oscillator_ram/BRAM_reg_3_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memio/osc_gen[2].oscillator_ram/tmds_out[8]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memio/osc_gen[2].oscillator_ram/tally_reg[3][3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memio/osc_gen[3].oscillator_ram/ram_data_b[2]_alias_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.101 | TNS=-213.089 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2815.902 ; gain = 0.000 ; free physical = 25876 ; free virtual = 37301
Phase 3 Critical Path Optimization | Checksum: 1d3160916

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2815.902 ; gain = 0.000 ; free physical = 25876 ; free virtual = 37301

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.101 | TNS=-213.089 |
INFO: [Physopt 32-702] Processed net tmds_blue/Q[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wizard_hdmi/clk_100_pass_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memio/osc_gen[2].oscillator_ram/tally[4]_i_5__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memio/osc_gen[2].oscillator_ram/tally[4]_i_15__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memio/osc_gen[2].oscillator_ram/tally[4]_i_32__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memio/osc_gen[2].oscillator_ram/tally[1]_i_15__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memio/osc_gen[2].oscillator_ram/tmds_blue/p_3_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memio/osc_gen[2].oscillator_ram/BRAM_reg_3_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memio/osc_gen[2].oscillator_ram/tmds_out[8]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memio/osc_gen[2].oscillator_ram/tally_reg[3][3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memio/osc_gen[3].oscillator_ram/ram_data_b[2]_alias_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tmds_blue/Q[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wizard_hdmi/clk_100_pass_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memio/osc_gen[2].oscillator_ram/tally[4]_i_5__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memio/osc_gen[2].oscillator_ram/tally[4]_i_15__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memio/osc_gen[2].oscillator_ram/tally[4]_i_32__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memio/osc_gen[2].oscillator_ram/tally[1]_i_15__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memio/osc_gen[2].oscillator_ram/tmds_blue/p_3_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memio/osc_gen[2].oscillator_ram/BRAM_reg_3_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memio/osc_gen[2].oscillator_ram/tmds_out[8]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memio/osc_gen[2].oscillator_ram/tally_reg[3][3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memio/osc_gen[3].oscillator_ram/ram_data_b[2]_alias_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.101 | TNS=-213.089 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2815.902 ; gain = 0.000 ; free physical = 25878 ; free virtual = 37303
Phase 4 Critical Path Optimization | Checksum: 1d3160916

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2815.902 ; gain = 0.000 ; free physical = 25878 ; free virtual = 37303
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2815.902 ; gain = 0.000 ; free physical = 25878 ; free virtual = 37303
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-6.101 | TNS=-213.089 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.224  |          3.534  |            2  |              0  |                    30  |           0  |           2  |  00:00:04  |
|  Total          |          0.224  |          3.534  |            2  |              0  |                    30  |           0  |           3  |  00:00:04  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2815.902 ; gain = 0.000 ; free physical = 25878 ; free virtual = 37303
Ending Physical Synthesis Task | Checksum: 29d90b0d8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2815.902 ; gain = 0.000 ; free physical = 25878 ; free virtual = 37303
INFO: [Common 17-83] Releasing license: Implementation
172 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
>>>>>>> 2fa23e7 (works)
# report_utilization -file $outputDir/post_place_util.rpt
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
# report_timing -file $outputDir/post_place_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# route_design -directive Explore
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
<<<<<<< HEAD
Checksum: PlaceDB: 26e8e5ce ConstDB: 0 ShapeSum: 3b85cd14 RouteDB: aa913336
Post Restoration Checksum: NetGraph: a70e14ce | NumContArr: 1664afb1 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 242c4b9b9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11801 ; free virtual = 17523
=======
Checksum: PlaceDB: dc4bc948 ConstDB: 0 ShapeSum: 9da982d9 RouteDB: aa913336
Post Restoration Checksum: NetGraph: d1e5c5f | NumContArr: c3502c7 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 19ea55460

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2815.902 ; gain = 0.000 ; free physical = 25867 ; free virtual = 37291
>>>>>>> 2fa23e7 (works)

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
<<<<<<< HEAD
Phase 2.1 Fix Topology Constraints | Checksum: 242c4b9b9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11801 ; free virtual = 17523

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 242c4b9b9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11801 ; free virtual = 17523
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 231456f8e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11801 ; free virtual = 17523
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.520  | TNS=0.000  | WHS=-0.146 | THS=-8.641 |
=======
Phase 2.1 Fix Topology Constraints | Checksum: 19ea55460

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2815.902 ; gain = 0.000 ; free physical = 25867 ; free virtual = 37291

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 19ea55460

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2815.902 ; gain = 0.000 ; free physical = 25867 ; free virtual = 37291
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2a070db87

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2815.902 ; gain = 0.000 ; free physical = 25866 ; free virtual = 37291
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.918 | TNS=-203.952| WHS=-0.265 | THS=-41.625|
>>>>>>> 2fa23e7 (works)


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
<<<<<<< HEAD
  Number of Failed Nets               = 1302
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1302
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2489e1301

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11801 ; free virtual = 17523

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2489e1301

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11801 ; free virtual = 17523
=======
  Number of Failed Nets               = 2023
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2023
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 24867367b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2815.902 ; gain = 0.000 ; free physical = 25866 ; free virtual = 37291

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 24867367b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2815.902 ; gain = 0.000 ; free physical = 25866 ; free virtual = 37291
>>>>>>> 2fa23e7 (works)

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
<<<<<<< HEAD
Phase 4.1 Initial Net Routing Pass | Checksum: 235a8ac97

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11801 ; free virtual = 17523
Phase 4 Initial Routing | Checksum: 235a8ac97
=======
Phase 4.1 Initial Net Routing Pass | Checksum: 15c1dd5d0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2815.902 ; gain = 0.000 ; free physical = 25867 ; free virtual = 37292
Phase 4 Initial Routing | Checksum: 15c1dd5d0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2815.902 ; gain = 0.000 ; free physical = 25867 ; free virtual = 37292
INFO: [Route 35-580] Design has 29 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+========================+========================+============================+
| Launch Setup Clock     | Launch Hold Clock      | Pin                        |
+========================+========================+============================+
| clk_100_pass_clk_wiz_0 | clk_100_pass_clk_wiz_0 | tmds_blue/tally_reg[1]/D   |
| clk_100_pass_clk_wiz_0 | clk_100_pass_clk_wiz_0 | tmds_red/tmds_out_reg[1]/D |
| clk_100_pass_clk_wiz_0 | clk_100_pass_clk_wiz_0 | tmds_red/tmds_out_reg[2]/D |
| clk_100_pass_clk_wiz_0 | clk_100_pass_clk_wiz_0 | tmds_red/tmds_out_reg[7]/D |
| clk_100_pass_clk_wiz_0 | clk_100_pass_clk_wiz_0 | tmds_red/tmds_out_reg[0]/D |
+------------------------+------------------------+----------------------------+

File with complete list of pins: tight_setup_hold_pins.txt
>>>>>>> 2fa23e7 (works)

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11801 ; free virtual = 17523

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
<<<<<<< HEAD
 Number of Nodes with overlaps = 87
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.059  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 27b20243c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11801 ; free virtual = 17523
Phase 5 Rip-up And Reroute | Checksum: 27b20243c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11801 ; free virtual = 17523
=======
 Number of Nodes with overlaps = 716
 Number of Nodes with overlaps = 342
 Number of Nodes with overlaps = 137
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.883 | TNS=-229.163| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2bfd0b417

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2891.887 ; gain = 75.984 ; free physical = 25706 ; free virtual = 37132

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 117
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.533 | TNS=-247.189| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 154853df7

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 2901.887 ; gain = 85.984 ; free physical = 25690 ; free virtual = 37115
Phase 5 Rip-up And Reroute | Checksum: 154853df7

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 2901.887 ; gain = 85.984 ; free physical = 25690 ; free virtual = 37115
>>>>>>> 2fa23e7 (works)

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
<<<<<<< HEAD
Phase 6.1.1 Update Timing | Checksum: 27055a384

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11801 ; free virtual = 17523
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.138  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 27055a384

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11801 ; free virtual = 17523

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 27055a384

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11801 ; free virtual = 17523
Phase 6 Delay and Skew Optimization | Checksum: 27055a384

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11801 ; free virtual = 17523
=======
Phase 6.1.1 Update Timing | Checksum: 211ecc431

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 2901.887 ; gain = 85.984 ; free physical = 25690 ; free virtual = 37115
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.883 | TNS=-229.163| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 250bf1ab9

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 2901.887 ; gain = 85.984 ; free physical = 25690 ; free virtual = 37115

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 250bf1ab9

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 2901.887 ; gain = 85.984 ; free physical = 25690 ; free virtual = 37115
Phase 6 Delay and Skew Optimization | Checksum: 250bf1ab9

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 2901.887 ; gain = 85.984 ; free physical = 25690 ; free virtual = 37115
>>>>>>> 2fa23e7 (works)

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
<<<<<<< HEAD
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.138  | TNS=0.000  | WHS=0.101  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1bcd4cb86

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11801 ; free virtual = 17523
Phase 7 Post Hold Fix | Checksum: 1bcd4cb86

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11801 ; free virtual = 17523

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.294268 %
  Global Horizontal Routing Utilization  = 0.37975 %
=======
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.876 | TNS=-229.000| WHS=0.039  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2396de809

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 2901.887 ; gain = 85.984 ; free physical = 25690 ; free virtual = 37115
Phase 7 Post Hold Fix | Checksum: 2396de809

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 2901.887 ; gain = 85.984 ; free physical = 25690 ; free virtual = 37115

Phase 8 Timing Verification

Phase 8.1 Update Timing
Phase 8.1 Update Timing | Checksum: 2396de809

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 2901.887 ; gain = 85.984 ; free physical = 25690 ; free virtual = 37115
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.876 | TNS=-229.000| WHS=0.039  | THS=0.000  |

Phase 8 Timing Verification | Checksum: 2396de809

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 2901.887 ; gain = 85.984 ; free physical = 25690 ; free virtual = 37115

Phase 9 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.42 %
  Global Horizontal Routing Utilization  = 1.25963 %
>>>>>>> 2fa23e7 (works)
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1bcd4cb86

<<<<<<< HEAD
Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11801 ; free virtual = 17523

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1bcd4cb86

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11801 ; free virtual = 17523

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 24b911612

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11801 ; free virtual = 17523

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 24b911612

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11801 ; free virtual = 17523

Phase 12 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=2.141  | TNS=0.000  | WHS=0.103  | THS=0.000  |

Phase 12 Post Router Timing | Checksum: 278e0b3b1

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11802 ; free virtual = 17524
INFO: [Route 35-61] The design met the timing requirement.
Total Elapsed time in route_design: 12.93 secs
=======
--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 53.1532%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 69.3694%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 48.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 38.2353%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 9 Route finalize | Checksum: 2396de809

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 2901.887 ; gain = 85.984 ; free physical = 25690 ; free virtual = 37115

Phase 10 Verifying routed nets

 Verification completed successfully
Phase 10 Verifying routed nets | Checksum: 2396de809

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 2901.887 ; gain = 85.984 ; free physical = 25690 ; free virtual = 37115

Phase 11 Depositing Routes
Phase 11 Depositing Routes | Checksum: 2057580a1

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 2901.887 ; gain = 85.984 ; free physical = 25690 ; free virtual = 37115

Phase 12 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2901.887 ; gain = 0.000 ; free physical = 25690 ; free virtual = 37115
INFO: [Place 30-746] Post Placement Timing Summary WNS=-6.392. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 290e712e8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2901.887 ; gain = 0.000 ; free physical = 25690 ; free virtual = 37115
Phase 12 Incr Placement Change | Checksum: 290e712e8

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 2901.887 ; gain = 85.984 ; free physical = 25690 ; free virtual = 37115

Phase 13 Build RT Design
Checksum: PlaceDB: e34402f2 ConstDB: 0 ShapeSum: da4e2b63 RouteDB: d354e493
Post Restoration Checksum: NetGraph: dcc45290 | NumContArr: 8b74968b | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 13 Build RT Design | Checksum: 2ed8ade55

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 2901.887 ; gain = 85.984 ; free physical = 25694 ; free virtual = 37119
>>>>>>> 2fa23e7 (works)

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1aba67c96

<<<<<<< HEAD
Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11802 ; free virtual = 17524
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1aba67c96

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11802 ; free virtual = 17524

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2820.238 ; gain = 0.000 ; free physical = 11802 ; free virtual = 17524
=======
Phase 14.1 Fix Topology Constraints
Phase 14.1 Fix Topology Constraints | Checksum: 2ed8ade55

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 2901.887 ; gain = 85.984 ; free physical = 25694 ; free virtual = 37119

Phase 14.2 Pre Route Cleanup
Phase 14.2 Pre Route Cleanup | Checksum: 1de331a47

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 2901.887 ; gain = 85.984 ; free physical = 25694 ; free virtual = 37119
 Number of Nodes with overlaps = 0

Phase 14.3 Update Timing
Phase 14.3 Update Timing | Checksum: 195bd02c0

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 2901.887 ; gain = 85.984 ; free physical = 25694 ; free virtual = 37119
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.294 | TNS=-215.563| WHS=-0.338 | THS=-41.795|


Router Utilization Summary
  Global Vertical Routing Utilization    = 1.40046 %
  Global Horizontal Routing Utilization  = 1.23816 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 171
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 66
  Number of Partially Routed Nets     = 105
  Number of Node Overlaps             = 0

Phase 14 Router Initialization | Checksum: 279e70d05

Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 2901.887 ; gain = 85.984 ; free physical = 25693 ; free virtual = 37119

Phase 15 Global Routing
Phase 15 Global Routing | Checksum: 279e70d05

Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 2901.887 ; gain = 85.984 ; free physical = 25693 ; free virtual = 37118

Phase 16 Initial Routing

Phase 16.1 Initial Net Routing Pass
Phase 16.1 Initial Net Routing Pass | Checksum: 2512de95c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 2901.887 ; gain = 85.984 ; free physical = 25693 ; free virtual = 37118
Phase 16 Initial Routing | Checksum: 2512de95c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 2901.887 ; gain = 85.984 ; free physical = 25693 ; free virtual = 37118
INFO: [Route 35-580] Design has 29 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+========================+========================+==============================+
| Launch Setup Clock     | Launch Hold Clock      | Pin                          |
+========================+========================+==============================+
| clk_100_pass_clk_wiz_0 | clk_100_pass_clk_wiz_0 | tmds_red/tmds_out_reg[1]/D   |
| clk_100_pass_clk_wiz_0 | clk_100_pass_clk_wiz_0 | tmds_red/tmds_out_reg[2]/D   |
| clk_100_pass_clk_wiz_0 | clk_100_pass_clk_wiz_0 | tmds_blue/tmds_out_reg[0]/D  |
| clk_100_pass_clk_wiz_0 | clk_100_pass_clk_wiz_0 | tmds_red/tmds_out_reg[7]/D   |
| clk_100_pass_clk_wiz_0 | clk_100_pass_clk_wiz_0 | tmds_green/tmds_out_reg[7]/D |
+------------------------+------------------------+------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 17 Rip-up And Reroute

Phase 17.1 Global Iteration 0
 Number of Nodes with overlaps = 362
 Number of Nodes with overlaps = 297
 Number of Nodes with overlaps = 177
 Number of Nodes with overlaps = 86
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.071 | TNS=-230.243| WHS=N/A    | THS=N/A    |

Phase 17.1 Global Iteration 0 | Checksum: 1bb96d5e7

Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 3122.953 ; gain = 307.051 ; free physical = 25491 ; free virtual = 36916

Phase 17.2 Global Iteration 1
 Number of Nodes with overlaps = 125
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.897 | TNS=-252.228| WHS=N/A    | THS=N/A    |

Phase 17.2 Global Iteration 1 | Checksum: 2e5b24e8f

Time (s): cpu = 00:00:52 ; elapsed = 00:00:36 . Memory (MB): peak = 3122.953 ; gain = 307.051 ; free physical = 25493 ; free virtual = 36918
Phase 17 Rip-up And Reroute | Checksum: 2e5b24e8f

Time (s): cpu = 00:00:52 ; elapsed = 00:00:36 . Memory (MB): peak = 3122.953 ; gain = 307.051 ; free physical = 25493 ; free virtual = 36918

Phase 18 Delay and Skew Optimization

Phase 18.1 Delay CleanUp

Phase 18.1.1 Update Timing
Phase 18.1.1 Update Timing | Checksum: 22d9ceff1

Time (s): cpu = 00:00:52 ; elapsed = 00:00:36 . Memory (MB): peak = 3122.953 ; gain = 307.051 ; free physical = 25493 ; free virtual = 36918
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.071 | TNS=-230.243| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 18.1 Delay CleanUp | Checksum: 316fa1c43

Time (s): cpu = 00:00:52 ; elapsed = 00:00:36 . Memory (MB): peak = 3122.953 ; gain = 307.051 ; free physical = 25493 ; free virtual = 36918

Phase 18.2 Clock Skew Optimization
Phase 18.2 Clock Skew Optimization | Checksum: 316fa1c43

Time (s): cpu = 00:00:52 ; elapsed = 00:00:36 . Memory (MB): peak = 3122.953 ; gain = 307.051 ; free physical = 25493 ; free virtual = 36918
Phase 18 Delay and Skew Optimization | Checksum: 316fa1c43

Time (s): cpu = 00:00:52 ; elapsed = 00:00:36 . Memory (MB): peak = 3122.953 ; gain = 307.051 ; free physical = 25493 ; free virtual = 36918

Phase 19 Post Hold Fix

Phase 19.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.032 | TNS=-229.681| WHS=0.039  | THS=0.000  |

Phase 19.1 Hold Fix Iter | Checksum: 2e23fc0fa

Time (s): cpu = 00:00:52 ; elapsed = 00:00:36 . Memory (MB): peak = 3122.953 ; gain = 307.051 ; free physical = 25493 ; free virtual = 36918
Phase 19 Post Hold Fix | Checksum: 2e23fc0fa

Time (s): cpu = 00:00:52 ; elapsed = 00:00:36 . Memory (MB): peak = 3122.953 ; gain = 307.051 ; free physical = 25493 ; free virtual = 36918

Phase 20 Timing Verification

Phase 20.1 Update Timing
Phase 20.1 Update Timing | Checksum: 2e23fc0fa

Time (s): cpu = 00:00:53 ; elapsed = 00:00:36 . Memory (MB): peak = 3122.953 ; gain = 307.051 ; free physical = 25493 ; free virtual = 36918
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.032 | TNS=-229.681| WHS=0.039  | THS=0.000  |

Phase 20 Timing Verification | Checksum: 2e23fc0fa

Time (s): cpu = 00:00:53 ; elapsed = 00:00:36 . Memory (MB): peak = 3122.953 ; gain = 307.051 ; free physical = 25493 ; free virtual = 36918

Phase 21 Reset Design
INFO: [Route 35-307] 2034 nets already restored were skipped.
Post Restoration Checksum: NetGraph: 8482885b | NumContArr: 7a4af04c | Constraints: c2a8fa9d | Timing: 7727e513

Phase 21.1 Create Timer
Phase 21.1 Create Timer | Checksum: 2389e5857

Time (s): cpu = 00:00:53 ; elapsed = 00:00:36 . Memory (MB): peak = 3122.953 ; gain = 307.051 ; free physical = 25493 ; free virtual = 36918
Phase 21 Reset Design | Checksum: 2389e5857

Time (s): cpu = 00:00:53 ; elapsed = 00:00:36 . Memory (MB): peak = 3122.953 ; gain = 307.051 ; free physical = 25493 ; free virtual = 36918

Phase 22 Post Process Routing
Phase 22 Post Process Routing | Checksum: 2389e5857

Time (s): cpu = 00:00:53 ; elapsed = 00:00:36 . Memory (MB): peak = 3122.953 ; gain = 307.051 ; free physical = 25493 ; free virtual = 36918

Phase 23 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-6.872 | TNS=-228.813| WHS=0.041  | THS=0.000  |

Phase 23 Post Router Timing | Checksum: 1c3cd9bf5

Time (s): cpu = 00:00:53 ; elapsed = 00:00:37 . Memory (MB): peak = 3122.953 ; gain = 307.051 ; free physical = 25493 ; free virtual = 36918
CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Total Elapsed time in route_design: 36.65 secs

Phase 24 Post-Route Event Processing
Phase 24 Post-Route Event Processing | Checksum: 2a651b99d

Time (s): cpu = 00:00:53 ; elapsed = 00:00:37 . Memory (MB): peak = 3122.953 ; gain = 307.051 ; free physical = 25493 ; free virtual = 36918
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 2a651b99d

Time (s): cpu = 00:00:53 ; elapsed = 00:00:37 . Memory (MB): peak = 3122.953 ; gain = 307.051 ; free physical = 25493 ; free virtual = 36918

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:37 . Memory (MB): peak = 3122.953 ; gain = 307.051 ; free physical = 25493 ; free virtual = 36918
>>>>>>> 2fa23e7 (works)
# report_route_status -file $outputDir/post_route_status.rpt
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
# report_timing -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file obj/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file obj/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
<<<<<<< HEAD
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fpga/worker_place/temp/2eff181fb2d449e48239b6af75cc8a04/obj/post_imp_drc.rpt.
=======
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fpga/worker_place/temp/temp/f5304a72dd834d408e247ae5a508d505/obj/post_imp_drc.rpt.
>>>>>>> 2fa23e7 (works)
report_drc completed successfully
# write_bitstream -force $outputDir/final.bit
Command: write_bitstream -force obj/final.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 processor_main/cycles_between_samples_reg has an input control pin processor_main/cycles_between_samples_reg/ADDRARDADDR[10] (net: processor_main/Q[6]) which is driven by a register (reader_main/data_byte1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 processor_main/cycles_between_samples_reg has an input control pin processor_main/cycles_between_samples_reg/ADDRARDADDR[11] (net: processor_main/Q[7]) which is driven by a register (reader_main/data_byte1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 processor_main/cycles_between_samples_reg has an input control pin processor_main/cycles_between_samples_reg/ADDRARDADDR[4] (net: processor_main/Q[0]) which is driven by a register (reader_main/data_byte1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 processor_main/cycles_between_samples_reg has an input control pin processor_main/cycles_between_samples_reg/ADDRARDADDR[5] (net: processor_main/Q[1]) which is driven by a register (reader_main/data_byte1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 processor_main/cycles_between_samples_reg has an input control pin processor_main/cycles_between_samples_reg/ADDRARDADDR[6] (net: processor_main/Q[2]) which is driven by a register (reader_main/data_byte1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 processor_main/cycles_between_samples_reg has an input control pin processor_main/cycles_between_samples_reg/ADDRARDADDR[7] (net: processor_main/Q[3]) which is driven by a register (reader_main/data_byte1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 processor_main/cycles_between_samples_reg has an input control pin processor_main/cycles_between_samples_reg/ADDRARDADDR[8] (net: processor_main/Q[4]) which is driven by a register (reader_main/data_byte1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 processor_main/cycles_between_samples_reg has an input control pin processor_main/cycles_between_samples_reg/ADDRARDADDR[9] (net: processor_main/Q[5]) which is driven by a register (reader_main/data_byte1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 processor_main/cycles_between_samples_reg has an input control pin processor_main/cycles_between_samples_reg/ADDRBWRADDR[10] (net: processor_main/Q[6]) which is driven by a register (reader_main/data_byte1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 processor_main/cycles_between_samples_reg has an input control pin processor_main/cycles_between_samples_reg/ADDRBWRADDR[11] (net: processor_main/Q[7]) which is driven by a register (reader_main/data_byte1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 processor_main/cycles_between_samples_reg has an input control pin processor_main/cycles_between_samples_reg/ADDRBWRADDR[4] (net: processor_main/Q[0]) which is driven by a register (reader_main/data_byte1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 processor_main/cycles_between_samples_reg has an input control pin processor_main/cycles_between_samples_reg/ADDRBWRADDR[5] (net: processor_main/Q[1]) which is driven by a register (reader_main/data_byte1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 processor_main/cycles_between_samples_reg has an input control pin processor_main/cycles_between_samples_reg/ADDRBWRADDR[6] (net: processor_main/Q[2]) which is driven by a register (reader_main/data_byte1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 processor_main/cycles_between_samples_reg has an input control pin processor_main/cycles_between_samples_reg/ADDRBWRADDR[7] (net: processor_main/Q[3]) which is driven by a register (reader_main/data_byte1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 processor_main/cycles_between_samples_reg has an input control pin processor_main/cycles_between_samples_reg/ADDRBWRADDR[8] (net: processor_main/Q[4]) which is driven by a register (reader_main/data_byte1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 processor_main/cycles_between_samples_reg has an input control pin processor_main/cycles_between_samples_reg/ADDRBWRADDR[9] (net: processor_main/Q[5]) which is driven by a register (reader_main/data_byte1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 processor_main/cycles_between_samples_reg has an input control pin processor_main/cycles_between_samples_reg/ENARDEN (net: processor_main/cycles_between_samples_reg_ENARDEN_cooolgate_en_sig_10) which is driven by a register (reader_main/valid_out_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 processor_main/cycles_between_samples_reg has an input control pin processor_main/cycles_between_samples_reg/ENBWREN (net: processor_main/cycles_between_samples_reg_ENBWREN_cooolgate_en_sig_11) which is driven by a register (reader_main/valid_out_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 18 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
<<<<<<< HEAD
Bitstream compression saved 13355168 bits.
=======
Bitstream compression saved 10039648 bits.
>>>>>>> 2fa23e7 (works)
Writing bitstream obj/final.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
<<<<<<< HEAD
9 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 2901.551 ; gain = 81.312 ; free physical = 11647 ; free virtual = 17370
INFO: [Common 17-206] Exiting Vivado at Wed Dec 11 17:41:06 2024...
=======
9 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 3154.969 ; gain = 0.000 ; free physical = 25486 ; free virtual = 36913
INFO: [Common 17-206] Exiting Vivado at Wed Dec 11 19:17:57 2024...
>>>>>>> 2fa23e7 (works)
