// Seed: 2436494469
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    output logic id_1,
    output id_2,
    input logic id_3,
    input logic id_4,
    input id_5
);
  logic id_6;
  assign id_2 = 1;
  type_11(
      id_0 & 1, 1'b0
  );
endmodule
