m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/intelFPGA_pro/18.1/Projects/fpga_ml/CNN_test_18_1
vpara_add
!s110 1563956955
!i10b 1
!s100 ;Dmd6>FdimAJ;>;d98Ffl0
Inhlo90V800zHEF:12YgAj2
VDg1SIo80bB@j0V0VzS_@n1
R0
w1563877179
8C:/intelFPGA_pro/18.1/Projects/fpga_ml/CNN_test_18_1/para_add/sim/para_add.v
FC:/intelFPGA_pro/18.1/Projects/fpga_ml/CNN_test_18_1/para_add/sim/para_add.v
L0 6
OV;L;10.6d;65
r1
!s85 0
31
!s108 1563956955.000000
!s107 C:/intelFPGA_pro/18.1/Projects/fpga_ml/CNN_test_18_1/para_add/sim/para_add.v|
!s90 -reportprogress|300|C:/intelFPGA_pro/18.1/Projects/fpga_ml/CNN_test_18_1/para_add/sim/para_add.v|-work|para_add|
!i113 1
o-work para_add
tCvgOpt 0
