@W: FA239 :"c:\rmc70\programmable\cpu\rmc75e\fpga\mainline\hdl\databuffer.vhd":214:2:214:5|ROM ModuleSelect[3:0] (in view: work.DataBuffer(databuffer_arch)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FX107 :"c:\rmc70\programmable\cpu\rmc75e\fpga\mainline\hdl\ram128x16bits.vhd":45:8:45:10|RAM RAM_2.ram[15:0] (in view: work.DataBuffer(databuffer_arch)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\rmc70\programmable\cpu\rmc75e\fpga\mainline\hdl\ram128x16bits.vhd":45:8:45:10|RAM RAM_1.ram[15:0] (in view: work.DataBuffer(databuffer_arch)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MO160 :"c:\rmc70\programmable\cpu\rmc75e\fpga\mainline\hdl\quadxface.vhd":457:2:457:3|Register bit IndexReg3 (in view view:work.QuadXface(quadxface_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\rmc70\programmable\cpu\rmc75e\fpga\mainline\hdl\quadxface.vhd":390:2:390:3|Register bit IndexEdgeDetected (in view view:work.QuadXface(quadxface_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\rmc70\programmable\cpu\rmc75e\fpga\mainline\hdl\quadxface.vhd":431:2:431:3|Register bit intLearnModeDone (in view view:work.QuadXface(quadxface_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO171 :"c:\rmc70\programmable\cpu\rmc75e\fpga\mainline\hdl\quadxface.vhd":431:2:431:3|Sequential instance Quad_1.QuadXface_4.clrLearnModeDone is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\rmc70\programmable\cpu\rmc75e\fpga\mainline\hdl\quadxface.vhd":431:2:431:3|Sequential instance Quad_1.QuadXface_3.clrLearnModeDone is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\rmc70\programmable\cpu\rmc75e\fpga\mainline\hdl\quadxface.vhd":431:2:431:3|Sequential instance Quad_1.QuadXface_2.clrLearnModeDone is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\rmc70\programmable\cpu\rmc75e\fpga\mainline\hdl\quadxface.vhd":431:2:431:3|Sequential instance Quad_1.QuadXface_1.clrLearnModeDone is reduced to a combinational gate by constant propagation. 
@W: MO160 :"c:\rmc70\programmable\cpu\rmc75e\fpga\mainline\hdl\quadxface.vhd":457:2:457:3|Register bit IndexLat (in view view:work.QuadXface(quadxface_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: MT246 :"c:\rmc70\programmable\cpu\rmc75e\fpga\mainline\component\work\clock_gen\clock_gen_0\clock_gen_clock_gen_0_fccc.vhd":128:4:128:11|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net ClkCtrl_1.clk_1.Clock_Gen_0.GL2_net.
@W: MT420 |Found inferred clock Top|H1_CLKWR with period 10.00ns. Please declare a user-defined clock on port H1_CLKWR.
@W: MT420 |Found inferred clock Clock_Gen_Clock_Gen_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net ClkCtrl_1.clk_1.Clock_Gen_0.GL0_net.
@W: MT420 |Found inferred clock Clock_Gen_Clock_Gen_0_FCCC|GL1_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net ClkCtrl_1.clk_1.Clock_Gen_0.GL1_net.
