Warning: Derate summary report may not match the output of report_timing without timing derates applied. (UITE-447)
****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type max
	-input_pins
	-nets
	-nworst 5
	-slack_lesser_than 10.0000
	-max_paths 10000
	-unique_pins
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
	-include_hierarchical_pins
Design : user_project_wrapper
Version: T-2022.03-SP3
Date   : Sun Dec 11 06:23:35 2022
****************************************


  Startpoint: mprj/o_FF[45]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[13]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4079   1.0500   0.0000   0.5528 &   3.9389 r
  mprj/o_FF[45]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2129   1.0500            1.0961 &   5.0350 r
  mprj/o_q[45] (net)                                     2   0.0091 
  mprj/o_dly[45]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2129   1.0500   0.0000   0.0001 &   5.0351 r
  mprj/o_dly[45]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1602   1.0500            2.3315 &   7.3667 r
  mprj/o_q_dly[45] (net)                                 1   0.0045 
  mprj/o_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1602   1.0500   0.0000   0.0001 &   7.3667 r
  mprj/o_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.5343   1.0500            4.5172 &  11.8840 r
  mprj/la_data_out[13] (net)                             1   0.4446 
  mprj/la_data_out[13] (user_proj_example)                                     0.0000   1.0500            0.0000 &  11.8840 r
  la_data_out[13] (net) 
  la_data_out[13] (out)                                               9.6913   7.5401   1.0500   5.3078   5.7037 &  17.5877 r
  data arrival time                                                                                                 17.5877

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.5877
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.6877

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8375 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8375 

  slack (with derating applied) (VIOLATED)                                                               -9.6877 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.8502 



  Startpoint: mprj/o_FF[47]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[15]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4077   1.0500   0.0000   0.5530 &   3.9392 r
  mprj/o_FF[47]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2474   1.0500            1.1174 &   5.0566 r
  mprj/o_q[47] (net)                                     2   0.0113 
  mprj/o_dly[47]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0156   0.2474   1.0500   0.0062   0.0066 &   5.0632 r
  mprj/o_dly[47]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3026   1.0500            2.4326 &   7.4959 r
  mprj/o_q_dly[47] (net)                                 2   0.0139 
  mprj/o_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3026   1.0500   0.0000   0.0002 &   7.4961 r
  mprj/o_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.2358   1.0500            4.3550 &  11.8511 r
  mprj/la_data_out[15] (net)                             1   0.4262 
  mprj/la_data_out[15] (user_proj_example)                                     0.0000   1.0500            0.0000 &  11.8511 r
  la_data_out[15] (net) 
  la_data_out[15] (out)                                               9.3067   7.2408   1.0500   5.1013   5.4765 &  17.3275 r
  data arrival time                                                                                                 17.3275

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.3275
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.4275

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8251 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8251 

  slack (with derating applied) (VIOLATED)                                                               -9.4275 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.6024 



  Startpoint: mprj/o_FF[49]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[17]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4076   1.0500   0.0000   0.5533 &   3.9394 r
  mprj/o_FF[49]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1505   1.0500            1.0535 &   4.9929 r
  mprj/o_q[49] (net)                                     1   0.0049 
  mprj/o_dly[49]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1505   1.0500   0.0000   0.0001 &   4.9930 r
  mprj/o_dly[49]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1705   1.0500            2.3315 &   7.3245 r
  mprj/o_q_dly[49] (net)                                 1   0.0052 
  mprj/o_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1705   1.0500   0.0000   0.0000 &   7.3245 r
  mprj/o_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.3494   1.0500            4.4160 &  11.7406 r
  mprj/la_data_out[17] (net)                             1   0.4339 
  mprj/la_data_out[17] (user_proj_example)                                     0.0000   1.0500            0.0000 &  11.7406 r
  la_data_out[17] (net) 
  la_data_out[17] (out)                                               9.4527   7.3545   1.0500   5.1964   5.5773 &  17.3178 r
  data arrival time                                                                                                 17.3178

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.3178
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.4178

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8247 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8247 

  slack (with derating applied) (VIOLATED)                                                               -9.4178 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.5932 



  Startpoint: mprj/o_FF[48]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[16]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4077   1.0500   0.0000   0.5531 &   3.9392 r
  mprj/o_FF[48]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1826   1.0500            1.0758 &   5.0151 r
  mprj/o_q[48] (net)                                     1   0.0071 
  mprj/o_dly[48]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1826   1.0500   0.0000   0.0001 &   5.0152 r
  mprj/o_dly[48]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3406   1.0500            2.4497 &   7.4649 r
  mprj/o_q_dly[48] (net)                                 2   0.0164 
  mprj/o_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0159   0.3406   1.0500   0.0065   0.0070 &   7.4719 r
  mprj/o_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.1909   1.0500            4.3327 &  11.8046 r
  mprj/la_data_out[16] (net)                             1   0.4235 
  mprj/la_data_out[16] (user_proj_example)                                     0.0000   1.0500            0.0000 &  11.8046 r
  la_data_out[16] (net) 
  la_data_out[16] (out)                                               9.2487   7.1958   1.0500   5.0843   5.4564 &  17.2610 r
  data arrival time                                                                                                 17.2610

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.2610
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.3610

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8220 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8220 

  slack (with derating applied) (VIOLATED)                                                               -9.3610 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.5391 



  Startpoint: mprj/o_FF[138]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[1] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[138]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4065   1.0500   0.0000   0.5261 &   3.9122 r
  mprj/o_FF[138]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2211   1.0500            1.1012 &   5.0134 r
  mprj/o_q[138] (net)                                    2   0.0096 
  mprj/o_dly[138]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2211   1.0500   0.0000   0.0001 &   5.0135 r
  mprj/o_dly[138]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1505   1.0500            2.3255 &   7.3390 r
  mprj/o_q_dly[138] (net)                                1   0.0039 
  mprj/o_BUF[138]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1505   1.0500   0.0000   0.0000 &   7.3390 r
  mprj/o_BUF[138]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           9.3616   1.0500            5.5118 &  12.8508 r
  mprj/io_oeb[1] (net)                                   1   0.5494 
  mprj/io_oeb[1] (user_proj_example)                                           0.0000   1.0500            0.0000 &  12.8508 r
  io_oeb[1] (net) 
  io_oeb[1] (out)                                                     9.1866   9.3788   1.0500   3.7898   4.2536 &  17.1045 r
  data arrival time                                                                                                 17.1045

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.1045
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.2045

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8145 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8145 

  slack (with derating applied) (VIOLATED)                                                               -9.2045 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.3900 



  Startpoint: mprj/o_FF[99]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[0] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[99]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4065   1.0500   0.0000   0.5258 &   3.9120 r
  mprj/o_FF[99]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2483   1.0500            1.1180 &   5.0300 r
  mprj/o_q[99] (net)                                     2   0.0114 
  mprj/o_dly[99]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2483   1.0500   0.0000   0.0001 &   5.0301 r
  mprj/o_dly[99]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1664   1.0500            2.3403 &   7.3704 r
  mprj/o_q_dly[99] (net)                                 1   0.0049 
  mprj/o_BUF[99]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1664   1.0500   0.0000   0.0001 &   7.3705 r
  mprj/o_BUF[99]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.3580   1.0500            4.8902 &  12.2606 r
  mprj/io_out[0] (net)                                   1   0.4922 
  mprj/io_out[0] (user_proj_example)                                           0.0000   1.0500            0.0000 &  12.2606 r
  io_out[0] (net) 
  io_out[0] (out)                                                     5.1343   8.3790   1.0500   2.0940   2.4757 &  14.7363 r
  data arrival time                                                                                                 14.7363

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.7363
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.8363

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7017 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7017 

  slack (with derating applied) (VIOLATED)                                                               -6.8363 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.1345 



  Startpoint: mprj/o_FF[174]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[37] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[174]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4103   1.0500   0.0000   0.6312 &   4.0173 r
  mprj/o_FF[174]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2588   1.0500            1.1245 &   5.1419 r
  mprj/o_q[174] (net)                                    2   0.0120 
  mprj/o_dly[174]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2588   1.0500   0.0000   0.0002 &   5.1420 r
  mprj/o_dly[174]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1425   1.0500            2.3241 &   7.4662 r
  mprj/o_q_dly[174] (net)                                1   0.0034 
  mprj/o_BUF[174]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1425   1.0500   0.0000   0.0000 &   7.4662 r
  mprj/o_BUF[174]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.5346   1.0500            4.9544 &  12.4206 r
  mprj/io_oeb[37] (net)                                  1   0.5016 
  mprj/io_oeb[37] (user_proj_example)                                          0.0000   1.0500            0.0000 &  12.4206 r
  io_oeb[37] (net) 
  io_oeb[37] (out)                                                    3.4834   8.5643   1.0500   1.4093   1.8042 &  14.2248 r
  data arrival time                                                                                                 14.2248

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.2248
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.3248

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6774 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6774 

  slack (with derating applied) (VIOLATED)                                                               -6.3248 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.6474 



  Startpoint: mprj/o_FF[124]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[25] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[124]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4103   1.0500   0.0000   0.5963 &   3.9824 r
  mprj/o_FF[124]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1442   1.0500            1.0491 &   5.0316 r
  mprj/o_q[124] (net)                                    1   0.0045 
  mprj/o_dly[124]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1442   1.0500   0.0000   0.0001 &   5.0316 r
  mprj/o_dly[124]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4901   1.0500            2.5380 &   7.5696 r
  mprj/o_q_dly[124] (net)                                2   0.0259 
  mprj/o_BUF[124]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0982   0.4901   1.0500   0.0396   0.0420 &   7.6116 r
  mprj/o_BUF[124]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.4441   1.0500            3.9024 &  11.5140 r
  mprj/io_out[25] (net)                                  1   0.3787 
  mprj/io_out[25] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.5140 r
  io_out[25] (net) 
  io_out[25] (out)                                                    5.7373   6.4506   1.0500   2.3796   2.6273 &  14.1413 r
  data arrival time                                                                                                 14.1413

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.1413
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.2413

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6734 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6734 

  slack (with derating applied) (VIOLATED)                                                               -6.2413 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.5679 



  Startpoint: mprj/o_FF[125]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[26] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[125]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4104   1.0500   0.0000   0.6044 &   3.9905 r
  mprj/o_FF[125]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1557   1.0500            1.0572 &   5.0477 r
  mprj/o_q[125] (net)                                    1   0.0053 
  mprj/o_dly[125]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1557   1.0500   0.0000   0.0001 &   5.0478 r
  mprj/o_dly[125]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3579   1.0500            2.4579 &   7.5057 r
  mprj/o_q_dly[125] (net)                                2   0.0175 
  mprj/o_BUF[125]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3579   1.0500   0.0000   0.0002 &   7.5059 r
  mprj/o_BUF[125]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.3843   1.0500            3.8565 &  11.3624 r
  mprj/io_out[26] (net)                                  1   0.3749 
  mprj/io_out[26] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.3624 r
  io_out[26] (net) 
  io_out[26] (out)                                                    5.7485   6.3903   1.0500   2.3926   2.6344 &  13.9969 r
  data arrival time                                                                                                 13.9969

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.9969
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.0969

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6665 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6665 

  slack (with derating applied) (VIOLATED)                                                               -6.0969 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.4303 



  Startpoint: mprj/o_FF[46]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[14]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4078   1.0500   0.0000   0.5529 &   3.9390 r
  mprj/o_FF[46]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2346   1.0500            1.1095 &   5.0486 r
  mprj/o_q[46] (net)                                     2   0.0105 
  mprj/o_dly[46]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0242   0.2346   1.0500   0.0096   0.0102 &   5.0588 r
  mprj/o_dly[46]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1777   1.0500            2.3468 &   7.4056 r
  mprj/o_q_dly[46] (net)                                 1   0.0057 
  mprj/o_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1777   1.0500   0.0000   0.0000 &   7.4057 r
  mprj/o_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.7408   1.0500            3.4786 &  10.8842 r
  mprj/la_data_out[14] (net)                             1   0.3379 
  mprj/la_data_out[14] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.8842 r
  la_data_out[14] (net) 
  la_data_out[14] (out)                                               5.4305   5.7454   1.0500   2.3861   2.6053 &  13.4895 r
  data arrival time                                                                                                 13.4895

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.4895
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.5895

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6424 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6424 

  slack (with derating applied) (VIOLATED)                                                               -5.5895 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.9472 



  Startpoint: mprj/o_FF[51]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[19]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4076   1.0500   0.0000   0.5532 &   3.9394 r
  mprj/o_FF[51]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2962   1.0500            1.1477 &   5.0870 r
  mprj/o_q[51] (net)                                     2   0.0144 
  mprj/o_dly[51]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2962   1.0500   0.0000   0.0001 &   5.0872 r
  mprj/o_dly[51]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1568   1.0500            2.3391 &   7.4262 r
  mprj/o_q_dly[51] (net)                                 1   0.0043 
  mprj/o_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1568   1.0500   0.0000   0.0001 &   7.4263 r
  mprj/o_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.8674   1.0500            3.5474 &  10.9737 r
  mprj/la_data_out[19] (net)                             1   0.3453 
  mprj/la_data_out[19] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.9737 r
  la_data_out[19] (net) 
  la_data_out[19] (out)                                               5.4744   5.8724   1.0500   2.2912   2.5121 &  13.4858 r
  data arrival time                                                                                                 13.4858

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.4858
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.5858

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6422 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6422 

  slack (with derating applied) (VIOLATED)                                                               -5.5858 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.9436 



  Startpoint: mprj/o_FF[56]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[24]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[56]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4263   1.0500   0.0000   0.6600 &   4.0461 r
  mprj/o_FF[56]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1913   1.0500            1.0822 &   5.1283 r
  mprj/o_q[56] (net)                                     1   0.0077 
  mprj/o_dly[56]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0511   0.1913   1.0500   0.0202   0.0213 &   5.1496 r
  mprj/o_dly[56]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2870   1.0500            2.4158 &   7.5654 r
  mprj/o_q_dly[56] (net)                                 2   0.0129 
  mprj/o_BUF[56]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2870   1.0500   0.0000   0.0001 &   7.5655 r
  mprj/o_BUF[56]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.6090   1.0500            3.4146 &  10.9801 r
  mprj/la_data_out[24] (net)                             1   0.3298 
  mprj/la_data_out[24] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.9801 r
  la_data_out[24] (net) 
  la_data_out[24] (out)                                               5.2058   5.6132   1.0500   2.1865   2.3899 &  13.3700 r
  data arrival time                                                                                                 13.3700

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.3700
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.4700

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6367 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6367 

  slack (with derating applied) (VIOLATED)                                                               -5.4700 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.8333 



  Startpoint: mprj/o_FF[68]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[36]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[68]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4228   1.0500   0.0000   0.7295 &   4.1156 r
  mprj/o_FF[68]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2121   1.0500            1.0958 &   5.2115 r
  mprj/o_q[68] (net)                                     2   0.0091 
  mprj/o_dly[68]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2121   1.0500   0.0000   0.0001 &   5.2116 r
  mprj/o_dly[68]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5130   1.0500            2.5596 &   7.7712 r
  mprj/o_q_dly[68] (net)                                 2   0.0273 
  mprj/o_BUF[68]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5130   1.0500   0.0000   0.0005 &   7.7717 r
  mprj/o_BUF[68]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.6116   1.0500            3.4338 &  11.2055 r
  mprj/la_data_out[36] (net)                             1   0.3300 
  mprj/la_data_out[36] (user_proj_example)                                     0.0000   1.0500            0.0000 &  11.2055 r
  la_data_out[36] (net) 
  la_data_out[36] (out)                                               4.7113   5.6160   1.0500   1.9351   2.1324 &  13.3379 r
  data arrival time                                                                                                 13.3379

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.3379
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.4379

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6351 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6351 

  slack (with derating applied) (VIOLATED)                                                               -5.4379 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.8027 



  Startpoint: mprj/o_FF[57]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[25]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[57]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4265   1.0500   0.0000   0.6586 &   4.0448 r
  mprj/o_FF[57]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3591   1.0500            1.1869 &   5.2316 r
  mprj/o_q[57] (net)                                     2   0.0184 
  mprj/o_dly[57]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0967   0.3591   1.0500   0.0394   0.0416 &   5.2732 r
  mprj/o_dly[57]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4183   1.0500            2.5168 &   7.7900 r
  mprj/o_q_dly[57] (net)                                 2   0.0214 
  mprj/o_BUF[57]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2061   0.4183   1.0500   0.0817   0.0861 &   7.8761 r
  mprj/o_BUF[57]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.4136   1.0500            3.3129 &  11.1890 r
  mprj/la_data_out[25] (net)                             1   0.3182 
  mprj/la_data_out[25] (user_proj_example)                                     0.0000   1.0500            0.0000 &  11.1890 r
  la_data_out[25] (net) 
  la_data_out[25] (out)                                               4.6720   5.4177   1.0500   1.9195   2.1065 &  13.2955 r
  data arrival time                                                                                                 13.2955

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.2955
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.3955

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6331 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6331 

  slack (with derating applied) (VIOLATED)                                                               -5.3955 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.7624 



  Startpoint: mprj/o_FF[52]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[20]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[52]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4221   1.0500   0.0000   0.7315 &   4.1177 r
  mprj/o_FF[52]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2517   1.0500            1.1203 &   5.2380 r
  mprj/o_q[52] (net)                                     2   0.0116 
  mprj/o_dly[52]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0491   0.2517   1.0500   0.0199   0.0210 &   5.2591 r
  mprj/o_dly[52]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2247   1.0500            2.3825 &   7.6416 r
  mprj/o_q_dly[52] (net)                                 1   0.0088 
  mprj/o_BUF[52]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0615   0.2247   1.0500   0.0250   0.0263 &   7.6679 r
  mprj/o_BUF[52]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.5832   1.0500            3.3946 &  11.0625 r
  mprj/la_data_out[20] (net)                             1   0.3285 
  mprj/la_data_out[20] (user_proj_example)                                     0.0000   1.0500            0.0000 &  11.0625 r
  la_data_out[20] (net) 
  la_data_out[20] (out)                                               4.8753   5.5873   1.0500   2.0101   2.2028 &  13.2653 r
  data arrival time                                                                                                 13.2653

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.2653
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.3653

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6317 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6317 

  slack (with derating applied) (VIOLATED)                                                               -5.3653 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.7337 



  Startpoint: mprj/o_FF[55]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[23]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[55]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4264   1.0500   0.0000   0.6595 &   4.0457 r
  mprj/o_FF[55]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3097   1.0500            1.1563 &   5.2020 r
  mprj/o_q[55] (net)                                     2   0.0153 
  mprj/o_dly[55]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0883   0.3097   1.0500   0.0358   0.0378 &   5.2398 r
  mprj/o_dly[55]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3005   1.0500            2.4386 &   7.6784 r
  mprj/o_q_dly[55] (net)                                 2   0.0138 
  mprj/o_BUF[55]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3005   1.0500   0.0000   0.0002 &   7.6786 r
  mprj/o_BUF[55]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.3575   1.0500            3.2702 &  10.9488 r
  mprj/la_data_out[23] (net)                             1   0.3148 
  mprj/la_data_out[23] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.9488 r
  la_data_out[23] (net) 
  la_data_out[23] (out)                                               4.7203   5.3616   1.0500   1.9516   2.1383 &  13.0871 r
  data arrival time                                                                                                 13.0871

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.0871
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.1871

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6232 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6232 

  slack (with derating applied) (VIOLATED)                                                               -5.1871 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.5639 



  Startpoint: mprj/o_FF[50]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[18]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4076   1.0500   0.0000   0.5533 &   3.9394 r
  mprj/o_FF[50]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2431   1.0500            1.1148 &   5.0542 r
  mprj/o_q[50] (net)                                     2   0.0110 
  mprj/o_dly[50]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2431   1.0500   0.0000   0.0001 &   5.0543 r
  mprj/o_dly[50]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1565   1.0500            2.3325 &   7.3868 r
  mprj/o_q_dly[50] (net)                                 1   0.0043 
  mprj/o_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1565   1.0500   0.0000   0.0001 &   7.3868 r
  mprj/o_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.5449   1.0500            3.3650 &  10.7519 r
  mprj/la_data_out[18] (net)                             1   0.3264 
  mprj/la_data_out[18] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.7519 r
  la_data_out[18] (net) 
  la_data_out[18] (out)                                               5.0157   5.5492   1.0500   2.0795   2.2773 &  13.0291 r
  data arrival time                                                                                                 13.0291

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -13.0291
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.1291

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6204 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6204 

  slack (with derating applied) (VIOLATED)                                                               -5.1291 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.5087 



  Startpoint: mprj/o_FF[132]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[33] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[132]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4104   1.0500   0.0000   0.6257 &   4.0119 r
  mprj/o_FF[132]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1905   1.0500            1.0814 &   5.0933 r
  mprj/o_q[132] (net)                                    1   0.0076 
  mprj/o_dly[132]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0411   0.1905   1.0500   0.0165   0.0174 &   5.1107 r
  mprj/o_dly[132]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2928   1.0500            2.4195 &   7.5302 r
  mprj/o_q_dly[132] (net)                                2   0.0133 
  mprj/o_BUF[132]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2928   1.0500   0.0000   0.0001 &   7.5303 r
  mprj/o_BUF[132]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.0612   1.0500            4.1986 &  11.7289 r
  mprj/io_out[33] (net)                                  1   0.4125 
  mprj/io_out[33] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.7289 r
  io_out[33] (net) 
  io_out[33] (out)                                                    2.3791   7.0747   1.0500   0.9605   1.2102 &  12.9392 r
  data arrival time                                                                                                 12.9392

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.9392
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.0392

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6161 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6161 

  slack (with derating applied) (VIOLATED)                                                               -5.0392 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.4230 



  Startpoint: mprj/o_FF[59]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[27]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[59]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4263   1.0500   0.0000   0.6600 &   4.0462 r
  mprj/o_FF[59]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1387   1.0500            1.0456 &   5.0918 r
  mprj/o_q[59] (net)                                     1   0.0041 
  mprj/o_dly[59]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1387   1.0500   0.0000   0.0001 &   5.0918 r
  mprj/o_dly[59]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2464   1.0500            2.3828 &   7.4746 r
  mprj/o_q_dly[59] (net)                                 2   0.0102 
  mprj/o_BUF[59]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2464   1.0500   0.0000   0.0001 &   7.4747 r
  mprj/o_BUF[59]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.4349   1.0500            3.3123 &  10.7870 r
  mprj/la_data_out[27] (net)                             1   0.3198 
  mprj/la_data_out[27] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.7870 r
  la_data_out[27] (net) 
  la_data_out[27] (out)                                               4.6695   5.4387   1.0500   1.9183   2.1047 &  12.8917 r
  data arrival time                                                                                                 12.8917

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.8917
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.9917

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6139 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6139 

  slack (with derating applied) (VIOLATED)                                                               -4.9917 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.3778 



  Startpoint: mprj/o_FF[152]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[15] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[152]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4008   1.0500   0.0000   0.5179 &   3.9040 r
  mprj/o_FF[152]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1490   1.0500            1.0524 &   4.9564 r
  mprj/o_q[152] (net)                                    1   0.0048 
  mprj/o_dly[152]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1490   1.0500   0.0000   0.0001 &   4.9564 r
  mprj/o_dly[152]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3882   1.0500            2.4769 &   7.4333 r
  mprj/o_q_dly[152] (net)                                2   0.0195 
  mprj/o_BUF[152]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3882   1.0500   0.0000   0.0003 &   7.4336 r
  mprj/o_BUF[152]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.7154   1.0500            3.4678 &  10.9014 r
  mprj/io_oeb[15] (net)                                  1   0.3350 
  mprj/io_oeb[15] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.9014 r
  io_oeb[15] (net) 
  io_oeb[15] (out)                                                    4.3400   5.7215   1.0500   1.7615   1.9611 &  12.8625 r
  data arrival time                                                                                                 12.8625

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.8625
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.9625

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6125 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6125 

  slack (with derating applied) (VIOLATED)                                                               -4.9625 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.3500 



  Startpoint: mprj/o_FF[136]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[37] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[136]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4103   1.0500   0.0000   0.6313 &   4.0174 r
  mprj/o_FF[136]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2278   1.0500            1.1054 &   5.1228 r
  mprj/o_q[136] (net)                                    2   0.0101 
  mprj/o_dly[136]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2278   1.0500   0.0000   0.0001 &   5.1229 r
  mprj/o_dly[136]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1937   1.0500            2.3576 &   7.4805 r
  mprj/o_q_dly[136] (net)                                1   0.0068 
  mprj/o_BUF[136]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1937   1.0500   0.0000   0.0001 &   7.4806 r
  mprj/o_BUF[136]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.7352   1.0500            4.5412 &  12.0218 r
  mprj/io_out[37] (net)                                  1   0.4552 
  mprj/io_out[37] (user_proj_example)                                          0.0000   1.0500            0.0000 &  12.0218 r
  io_out[37] (net) 
  io_out[37] (out)                                                    1.3031   7.7560   1.0500   0.5252   0.8193 &  12.8410 r
  data arrival time                                                                                                 12.8410

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.8410
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.9410

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6115 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6115 

  slack (with derating applied) (VIOLATED)                                                               -4.9410 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.3296 



  Startpoint: mprj/o_FF[30]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[30]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3683   1.0500   0.0000   0.2863 &   3.6724 r
  mprj/o_FF[30]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2697   1.0500            1.1307 &   4.8031 r
  mprj/o_q[30] (net)                                     2   0.0127 
  mprj/o_dly[30]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0202   0.2697   1.0500   0.0082   0.0087 &   4.8118 r
  mprj/o_dly[30]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2773   1.0500            2.4188 &   7.2306 r
  mprj/o_q_dly[30] (net)                                 2   0.0122 
  mprj/o_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2773   1.0500   0.0000   0.0001 &   7.2307 r
  mprj/o_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.0143   1.0500            3.6388 &  10.8695 r
  mprj/wbs_dat_o[30] (net)                               1   0.3533 
  mprj/wbs_dat_o[30] (user_proj_example)                                       0.0000   1.0500            0.0000 &  10.8695 r
  wbs_dat_o[30] (net) 
  wbs_dat_o[30] (out)                                                 4.2909   6.0196   1.0500   1.7546   1.9585 &  12.8280 r
  data arrival time                                                                                                 12.8280

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.8280
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.9280

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6109 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6109 

  slack (with derating applied) (VIOLATED)                                                               -4.9280 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.3171 



  Startpoint: mprj/o_FF[135]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[36] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[135]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4103   1.0500   0.0000   0.6312 &   4.0173 r
  mprj/o_FF[135]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3024   1.0500            1.1516 &   5.1689 r
  mprj/o_q[135] (net)                                    2   0.0148 
  mprj/o_dly[135]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.1797   0.3024   1.0500   0.0733   0.0771 &   5.2460 r
  mprj/o_dly[135]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2251   1.0500            2.3889 &   7.6350 r
  mprj/o_q_dly[135] (net)                                1   0.0088 
  mprj/o_BUF[135]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0552   0.2251   1.0500   0.0225   0.0237 &   7.6587 r
  mprj/o_BUF[135]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.5498   1.0500            4.4481 &  12.1068 r
  mprj/io_out[36] (net)                                  1   0.4444 
  mprj/io_out[36] (user_proj_example)                                          0.0000   1.0500            0.0000 &  12.1068 r
  io_out[36] (net) 
  io_out[36] (out)                                                    0.8061   7.5683   1.0500   0.3172   0.5838 &  12.6906 r
  data arrival time                                                                                                 12.6906

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.6906
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.7906

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6043 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6043 

  slack (with derating applied) (VIOLATED)                                                               -4.7906 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.1863 



  Startpoint: mprj/o_FF[8]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[8]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[8]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.3107   1.0500   0.0000   0.1058 &   3.4920 r
  mprj/o_FF[8]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.2847   1.0500            1.1391 &   4.6311 r
  mprj/o_q[8] (net)                                      2   0.0137 
  mprj/o_dly[8]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.2847   1.0500   0.0000   0.0002 &   4.6312 r
  mprj/o_dly[8]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.3717   1.0500            2.4818 &   7.1130 r
  mprj/o_q_dly[8] (net)                                  2   0.0184 
  mprj/o_BUF[8]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0993   0.3717   1.0500   0.0404   0.0427 &   7.1557 r
  mprj/o_BUF[8]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             6.0874   1.0500            3.6943 &  10.8500 r
  mprj/wbs_dat_o[8] (net)                                1   0.3579 
  mprj/wbs_dat_o[8] (user_proj_example)                                        0.0000   1.0500            0.0000 &  10.8500 r
  wbs_dat_o[8] (net) 
  wbs_dat_o[8] (out)                                                  3.9262   6.0927   1.0500   1.6002   1.8003 &  12.6503 r
  data arrival time                                                                                                 12.6503

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.6503
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.7503

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6024 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6024 

  slack (with derating applied) (VIOLATED)                                                               -4.7503 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.1479 



  Startpoint: mprj/o_FF[6]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[6]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[6]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.3108   1.0500   0.0000   0.1057 &   3.4918 r
  mprj/o_FF[6]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1587   1.0500            1.0578 &   4.5496 r
  mprj/o_q[6] (net)                                      1   0.0055 
  mprj/o_dly[6]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.1587   1.0500   0.0000   0.0001 &   4.5497 r
  mprj/o_dly[6]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.4407   1.0500            2.5097 &   7.0594 r
  mprj/o_q_dly[6] (net)                                  2   0.0228 
  mprj/o_BUF[6]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0890   0.4407   1.0500   0.0363   0.0385 &   7.0979 r
  mprj/o_BUF[6]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             6.1827   1.0500            3.7559 &  10.8538 r
  mprj/wbs_dat_o[6] (net)                                1   0.3637 
  mprj/wbs_dat_o[6] (user_proj_example)                                        0.0000   1.0500            0.0000 &  10.8538 r
  wbs_dat_o[6] (net) 
  wbs_dat_o[6] (out)                                                  3.8204   6.1883   1.0500   1.5579   1.7597 &  12.6135 r
  data arrival time                                                                                                 12.6135

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.6135
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.7135

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6006 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6006 

  slack (with derating applied) (VIOLATED)                                                               -4.7135 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.1129 



  Startpoint: mprj/o_FF[95]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[63]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[95]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4347   1.0500   0.0000   0.7841 &   4.1702 r
  mprj/o_FF[95]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2229   1.0500            1.1027 &   5.2729 r
  mprj/o_q[95] (net)                                     2   0.0098 
  mprj/o_dly[95]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0149   0.2229   1.0500   0.0060   0.0064 &   5.2793 r
  mprj/o_dly[95]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5809   1.0500            2.6019 &   7.8812 r
  mprj/o_q_dly[95] (net)                                 2   0.0316 
  mprj/o_BUF[95]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1038   0.5809   1.0500   0.0416   0.0442 &   7.9255 r
  mprj/o_BUF[95]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.9823   1.0500            3.6276 &  11.5530 r
  mprj/la_data_out[63] (net)                             1   0.3505 
  mprj/la_data_out[63] (user_proj_example)                                     0.0000   1.0500            0.0000 &  11.5530 r
  la_data_out[63] (net) 
  la_data_out[63] (out)                                               2.1300   5.9911   1.0500   0.8389   1.0259 &  12.5789 r
  data arrival time                                                                                                 12.5789

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.5789
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.6789

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5990 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5990 

  slack (with derating applied) (VIOLATED)                                                               -4.6789 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.0799 



  Startpoint: mprj/o_FF[141]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[4] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[141]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3869   1.0500   0.0000   0.5208 &   3.9069 r
  mprj/o_FF[141]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1763   1.0500            1.0712 &   4.9781 r
  mprj/o_q[141] (net)                                    1   0.0067 
  mprj/o_dly[141]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1763   1.0500   0.0000   0.0001 &   4.9782 r
  mprj/o_dly[141]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3342   1.0500            2.4448 &   7.4230 r
  mprj/o_q_dly[141] (net)                                2   0.0160 
  mprj/o_BUF[141]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3342   1.0500   0.0000   0.0002 &   7.4232 r
  mprj/o_BUF[141]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.9035   1.0500            4.1182 &  11.5414 r
  mprj/io_oeb[4] (net)                                   1   0.4034 
  mprj/io_oeb[4] (user_proj_example)                                           0.0000   1.0500            0.0000 &  11.5414 r
  io_oeb[4] (net) 
  io_oeb[4] (out)                                                     1.4964   6.9154   1.0500   0.6085   0.8243 &  12.3657 r
  data arrival time                                                                                                 12.3657

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.3657
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.4657

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5888 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5888 

  slack (with derating applied) (VIOLATED)                                                               -4.4657 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.8768 



  Startpoint: mprj/o_FF[173]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[36] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[173]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4103   1.0500   0.0000   0.6312 &   4.0174 r
  mprj/o_FF[173]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3745   1.0500            1.1961 &   5.2135 r
  mprj/o_q[173] (net)                                    2   0.0194 
  mprj/o_dly[173]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.2444   0.3745   1.0500   0.1000   0.1052 &   5.3187 r
  mprj/o_dly[173]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2901   1.0500            2.4356 &   7.7544 r
  mprj/o_q_dly[173] (net)                                2   0.0131 
  mprj/o_BUF[173]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2901   1.0500   0.0000   0.0001 &   7.7545 r
  mprj/o_BUF[173]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.1270   1.0500            4.1956 &  11.9502 r
  mprj/io_oeb[36] (net)                                  1   0.4183 
  mprj/io_oeb[36] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.9502 r
  io_oeb[36] (net) 
  io_oeb[36] (out)                                                    0.4054   7.1477   1.0500   0.1532   0.4115 &  12.3617 r
  data arrival time                                                                                                 12.3617

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.3617
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.4617

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5887 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5887 

  slack (with derating applied) (VIOLATED)                                                               -4.4617 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.8730 



  Startpoint: mprj/o_FF[172]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[35] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[172]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4103   1.0500   0.0000   0.6307 &   4.0169 r
  mprj/o_FF[172]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1770   1.0500            1.0720 &   5.0888 r
  mprj/o_q[172] (net)                                    1   0.0067 
  mprj/o_dly[172]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0253   0.1770   1.0500   0.0102   0.0108 &   5.0997 r
  mprj/o_dly[172]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2318   1.0500            2.3781 &   7.4778 r
  mprj/o_q_dly[172] (net)                                2   0.0093 
  mprj/o_BUF[172]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2318   1.0500   0.0000   0.0001 &   7.4779 r
  mprj/o_BUF[172]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.7887   1.0500            4.6031 &  12.0810 r
  mprj/io_oeb[35] (net)                                  1   0.4553 
  mprj/io_oeb[35] (user_proj_example)                                          0.0000   1.0500            0.0000 &  12.0810 r
  io_oeb[35] (net) 
  io_oeb[35] (out)                                                    0.0000   7.8053   1.0500   0.0000   0.2421 &  12.3231 r
  data arrival time                                                                                                 12.3231

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.3231
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.4231

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5868 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5868 

  slack (with derating applied) (VIOLATED)                                                               -4.4231 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.8363 



  Startpoint: mprj/o_FF[122]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[23] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[122]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3912   1.0500   0.0000   0.5709 &   3.9571 r
  mprj/o_FF[122]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1739   1.0500            1.0696 &   5.0266 r
  mprj/o_q[122] (net)                                    1   0.0065 
  mprj/o_dly[122]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1739   1.0500   0.0000   0.0001 &   5.0267 r
  mprj/o_dly[122]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4536   1.0500            2.5193 &   7.5461 r
  mprj/o_q_dly[122] (net)                                2   0.0236 
  mprj/o_BUF[122]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4536   1.0500   0.0000   0.0004 &   7.5464 r
  mprj/o_BUF[122]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.5650   1.0500            3.3787 &  10.9251 r
  mprj/io_out[23] (net)                                  1   0.3257 
  mprj/io_out[23] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.9251 r
  io_out[23] (net) 
  io_out[23] (out)                                                    2.6647   5.5724   1.0500   1.0610   1.2380 &  12.1631 r
  data arrival time                                                                                                 12.1631

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.1631
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.2631

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5792 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5792 

  slack (with derating applied) (VIOLATED)                                                               -4.2631 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.6839 



  Startpoint: mprj/o_FF[134]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[35] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[134]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4103   1.0500   0.0000   0.6313 &   4.0175 r
  mprj/o_FF[134]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3482   1.0500            1.1799 &   5.1974 r
  mprj/o_q[134] (net)                                    2   0.0177 
  mprj/o_dly[134]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0452   0.3482   1.0500   0.0180   0.0192 &   5.2165 r
  mprj/o_dly[134]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2296   1.0500            2.3956 &   7.6121 r
  mprj/o_q_dly[134] (net)                                2   0.0091 
  mprj/o_BUF[134]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2296   1.0500   0.0000   0.0001 &   7.6122 r
  mprj/o_BUF[134]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.7110   1.0500            3.9705 &  11.5827 r
  mprj/io_out[35] (net)                                  1   0.3946 
  mprj/io_out[35] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.5827 r
  io_out[35] (net) 
  io_out[35] (out)                                                    0.7841   6.7275   1.0500   0.3103   0.5422 &  12.1249 r
  data arrival time                                                                                                 12.1249

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.1249
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.2249

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5774 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5774 

  slack (with derating applied) (VIOLATED)                                                               -4.2249 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.6476 



  Startpoint: mprj/o_FF[165]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[28] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[165]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4104   1.0500   0.0000   0.6135 &   3.9996 r
  mprj/o_FF[165]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1388   1.0500            1.0454 &   5.0451 r
  mprj/o_q[165] (net)                                    1   0.0041 
  mprj/o_dly[165]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1388   1.0500   0.0000   0.0001 &   5.0451 r
  mprj/o_dly[165]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2733   1.0500            2.4004 &   7.4455 r
  mprj/o_q_dly[165] (net)                                2   0.0120 
  mprj/o_BUF[165]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2733   1.0500   0.0000   0.0001 &   7.4456 r
  mprj/o_BUF[165]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.4960   1.0500            3.3409 &  10.7865 r
  mprj/io_oeb[28] (net)                                  1   0.3227 
  mprj/io_oeb[28] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.7865 r
  io_oeb[28] (net) 
  io_oeb[28] (out)                                                    2.8777   5.5010   1.0500   1.1674   1.3345 &  12.1211 r
  data arrival time                                                                                                 12.1211

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.1211
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.2211

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5772 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5772 

  slack (with derating applied) (VIOLATED)                                                               -4.2211 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.6439 



  Startpoint: mprj/o_FF[137]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[0] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[137]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4065   1.0500   0.0000   0.5260 &   3.9122 r
  mprj/o_FF[137]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2977   1.0500            1.1486 &   5.0607 r
  mprj/o_q[137] (net)                                    2   0.0145 
  mprj/o_dly[137]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0369   0.2977   1.0500   0.0147   0.0156 &   5.0763 r
  mprj/o_dly[137]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1785   1.0500            2.3550 &   7.4313 r
  mprj/o_q_dly[137] (net)                                1   0.0058 
  mprj/o_BUF[137]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1785   1.0500   0.0000   0.0001 &   7.4314 r
  mprj/o_BUF[137]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.7441   1.0500            3.9801 &  11.4115 r
  mprj/io_oeb[0] (net)                                   1   0.3966 
  mprj/io_oeb[0] (user_proj_example)                                           0.0000   1.0500            0.0000 &  11.4115 r
  io_oeb[0] (net) 
  io_oeb[0] (out)                                                     0.9338   6.7615   1.0500   0.3730   0.6143 &  12.0258 r
  data arrival time                                                                                                 12.0258

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.0258
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.1258

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5727 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5727 

  slack (with derating applied) (VIOLATED)                                                               -4.1258 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.5531 



  Startpoint: mprj/o_FF[140]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[3] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[140]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3828   1.0500   0.0000   0.5250 &   3.9111 r
  mprj/o_FF[140]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1526   1.0500            1.0546 &   4.9657 r
  mprj/o_q[140] (net)                                    1   0.0050 
  mprj/o_dly[140]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1526   1.0500   0.0000   0.0001 &   4.9658 r
  mprj/o_dly[140]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2919   1.0500            2.4145 &   7.3802 r
  mprj/o_q_dly[140] (net)                                2   0.0132 
  mprj/o_BUF[140]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2919   1.0500   0.0000   0.0001 &   7.3804 r
  mprj/o_BUF[140]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.3609   1.0500            3.8060 &  11.1863 r
  mprj/io_oeb[3] (net)                                   1   0.3717 
  mprj/io_oeb[3] (user_proj_example)                                           0.0000   1.0500            0.0000 &  11.1863 r
  io_oeb[3] (net) 
  io_oeb[3] (out)                                                     1.4117   6.3724   1.0500   0.5745   0.7801 &  11.9665 r
  data arrival time                                                                                                 11.9665

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.9665
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.0665

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5698 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5698 

  slack (with derating applied) (VIOLATED)                                                               -4.0665 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4966 



  Startpoint: mprj/o_FF[102]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[3] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[102]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3827   1.0500   0.0000   0.5251 &   3.9112 r
  mprj/o_FF[102]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1850   1.0500            1.0772 &   4.9884 r
  mprj/o_q[102] (net)                                    1   0.0073 
  mprj/o_dly[102]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0742   0.1850   1.0500   0.0300   0.0315 &   5.0199 r
  mprj/o_dly[102]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2568   1.0500            2.3954 &   7.4153 r
  mprj/o_q_dly[102] (net)                                2   0.0109 
  mprj/o_BUF[102]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2568   1.0500   0.0000   0.0001 &   7.4154 r
  mprj/o_BUF[102]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.3034   1.0500            3.7673 &  11.1828 r
  mprj/io_out[3] (net)                                   1   0.3683 
  mprj/io_out[3] (user_proj_example)                                           0.0000   1.0500            0.0000 &  11.1828 r
  io_out[3] (net) 
  io_out[3] (out)                                                     1.3991   6.3154   1.0500   0.5694   0.7771 &  11.9599 r
  data arrival time                                                                                                 11.9599

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.9599
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.0599

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5695 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5695 

  slack (with derating applied) (VIOLATED)                                                               -4.0599 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4904 



  Startpoint: mprj/o_FF[94]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[62]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[94]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4347   1.0500   0.0000   0.7831 &   4.1693 r
  mprj/o_FF[94]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3510   1.0500            1.1820 &   5.3513 r
  mprj/o_q[94] (net)                                     2   0.0179 
  mprj/o_dly[94]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0358   0.3510   1.0500   0.0140   0.0150 &   5.3663 r
  mprj/o_dly[94]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.6275   1.0500            2.6429 &   8.0092 r
  mprj/o_q_dly[94] (net)                                 2   0.0345 
  mprj/o_BUF[94]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0379   0.6275   1.0500   0.0142   0.0157 &   8.0249 r
  mprj/o_BUF[94]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.1843   1.0500            3.1859 &  11.2108 r
  mprj/la_data_out[62] (net)                             1   0.3043 
  mprj/la_data_out[62] (user_proj_example)                                     0.0000   1.0500            0.0000 &  11.2108 r
  la_data_out[62] (net) 
  la_data_out[62] (out)                                               1.4952   5.1901   1.0500   0.6054   0.7468 &  11.9576 r
  data arrival time                                                                                                 11.9576

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.9576
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.0576

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5694 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5694 

  slack (with derating applied) (VIOLATED)                                                               -4.0576 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4882 



  Startpoint: mprj/o_FF[168]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[31] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[168]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4104   1.0500   0.0000   0.6226 &   4.0087 r
  mprj/o_FF[168]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1618   1.0500            1.0614 &   5.0702 r
  mprj/o_q[168] (net)                                    1   0.0057 
  mprj/o_dly[168]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0433   0.1618   1.0500   0.0176   0.0185 &   5.0887 r
  mprj/o_dly[168]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2915   1.0500            2.4153 &   7.5040 r
  mprj/o_q_dly[168] (net)                                2   0.0132 
  mprj/o_BUF[168]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2915   1.0500   0.0000   0.0001 &   7.5041 r
  mprj/o_BUF[168]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.2568   1.0500            3.7508 &  11.2550 r
  mprj/io_oeb[31] (net)                                  1   0.3658 
  mprj/io_oeb[31] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.2550 r
  io_oeb[31] (net) 
  io_oeb[31] (out)                                                    1.2580   6.2671   1.0500   0.5103   0.7011 &  11.9561 r
  data arrival time                                                                                                 11.9561

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.9561
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.0561

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5693 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5693 

  slack (with derating applied) (VIOLATED)                                                               -4.0561 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4867 



  Startpoint: mprj/o_FF[89]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[57]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[89]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4347   1.0500   0.0000   0.7850 &   4.1711 r
  mprj/o_FF[89]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2385   1.0500            1.1124 &   5.2835 r
  mprj/o_q[89] (net)                                     2   0.0108 
  mprj/o_dly[89]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2385   1.0500   0.0000   0.0001 &   5.2836 r
  mprj/o_dly[89]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5672   1.0500            2.5954 &   7.8791 r
  mprj/o_q_dly[89] (net)                                 2   0.0307 
  mprj/o_BUF[89]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0752   0.5672   1.0500   0.0293   0.0313 &   7.9104 r
  mprj/o_BUF[89]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.1269   1.0500            3.1536 &  11.0639 r
  mprj/la_data_out[57] (net)                             1   0.3011 
  mprj/la_data_out[57] (user_proj_example)                                     0.0000   1.0500            0.0000 &  11.0639 r
  la_data_out[57] (net) 
  la_data_out[57] (out)                                               1.8834   5.1320   1.0500   0.7517   0.8918 &  11.9557 r
  data arrival time                                                                                                 11.9557

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.9557
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.0557

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5693 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5693 

  slack (with derating applied) (VIOLATED)                                                               -4.0557 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4864 



  Startpoint: mprj/o_FF[93]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[61]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[93]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4347   1.0500   0.0000   0.7837 &   4.1698 r
  mprj/o_FF[93]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2893   1.0500            1.1438 &   5.3136 r
  mprj/o_q[93] (net)                                     2   0.0140 
  mprj/o_dly[93]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0173   0.2893   1.0500   0.0068   0.0073 &   5.3210 r
  mprj/o_dly[93]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5644   1.0500            2.5995 &   7.9205 r
  mprj/o_q_dly[93] (net)                                 2   0.0305 
  mprj/o_BUF[93]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5644   1.0500   0.0000   0.0006 &   7.9211 r
  mprj/o_BUF[93]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.1661   1.0500            3.1715 &  11.0926 r
  mprj/la_data_out[61] (net)                             1   0.3031 
  mprj/la_data_out[61] (user_proj_example)                                     0.0000   1.0500            0.0000 &  11.0926 r
  la_data_out[61] (net) 
  la_data_out[61] (out)                                               1.5669   5.1719   1.0500   0.6349   0.7760 &  11.8685 r
  data arrival time                                                                                                 11.8685

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.8685
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9685

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5652 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5652 

  slack (with derating applied) (VIOLATED)                                                               -3.9685 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4034 



  Startpoint: mprj/o_FF[126]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[27] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[126]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4103   1.0500   0.0000   0.5996 &   3.9857 r
  mprj/o_FF[126]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1512   1.0500            1.0541 &   5.0398 r
  mprj/o_q[126] (net)                                    1   0.0049 
  mprj/o_dly[126]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1512   1.0500   0.0000   0.0001 &   5.0398 r
  mprj/o_dly[126]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3010   1.0500            2.4202 &   7.4601 r
  mprj/o_q_dly[126] (net)                                2   0.0138 
  mprj/o_BUF[126]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3010   1.0500   0.0000   0.0002 &   7.4603 r
  mprj/o_BUF[126]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.1994   1.0500            3.1775 &  10.6378 r
  mprj/io_out[27] (net)                                  1   0.3054 
  mprj/io_out[27] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.6378 r
  io_out[27] (net) 
  io_out[27] (out)                                                    2.6347   5.2033   1.0500   1.0775   1.2245 &  11.8622 r
  data arrival time                                                                                                 11.8622

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.8622
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9622

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5649 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5649 

  slack (with derating applied) (VIOLATED)                                                               -3.9622 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.3973 



  Startpoint: mprj/o_FF[133]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[34] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[133]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4103   1.0500   0.0000   0.6301 &   4.0162 r
  mprj/o_FF[133]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2123   1.0500            1.0958 &   5.1120 r
  mprj/o_q[133] (net)                                    2   0.0091 
  mprj/o_dly[133]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2123   1.0500   0.0000   0.0001 &   5.1121 r
  mprj/o_dly[133]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3317   1.0500            2.4474 &   7.5595 r
  mprj/o_q_dly[133] (net)                                2   0.0158 
  mprj/o_BUF[133]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0677   0.3317   1.0500   0.0272   0.0288 &   7.5883 r
  mprj/o_BUF[133]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.8157   1.0500            4.0349 &  11.6232 r
  mprj/io_out[34] (net)                                  1   0.4001 
  mprj/io_out[34] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.6232 r
  io_out[34] (net) 
  io_out[34] (out)                                                    0.0000   6.8327   1.0500   0.0000   0.2150 &  11.8382 r
  data arrival time                                                                                                 11.8382

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.8382
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9382

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5637 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5637 

  slack (with derating applied) (VIOLATED)                                                               -3.9382 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.3745 



  Startpoint: mprj/o_FF[83]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[51]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[83]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4202   1.0500   0.0000   0.7359 &   4.1221 r
  mprj/o_FF[83]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1953   1.0500            1.0849 &   5.2069 r
  mprj/o_q[83] (net)                                     2   0.0080 
  mprj/o_dly[83]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1953   1.0500   0.0000   0.0001 &   5.2070 r
  mprj/o_dly[83]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4444   1.0500            2.5162 &   7.7232 r
  mprj/o_q_dly[83] (net)                                 2   0.0230 
  mprj/o_BUF[83]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4444   1.0500   0.0000   0.0004 &   7.7236 r
  mprj/o_BUF[83]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.1605   1.0500            3.1637 &  10.8873 r
  mprj/la_data_out[51] (net)                             1   0.3029 
  mprj/la_data_out[51] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.8873 r
  la_data_out[51] (net) 
  la_data_out[51] (out)                                               1.9988   5.1653   1.0500   0.8070   0.9481 &  11.8353 r
  data arrival time                                                                                                 11.8353

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.8353
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9353

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5636 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5636 

  slack (with derating applied) (VIOLATED)                                                               -3.9353 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.3717 



  Startpoint: mprj/o_FF[128]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[29] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[128]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4104   1.0500   0.0000   0.6158 &   4.0019 r
  mprj/o_FF[128]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1330   1.0500            1.0414 &   5.0433 r
  mprj/o_q[128] (net)                                    1   0.0037 
  mprj/o_dly[128]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1330   1.0500   0.0000   0.0000 &   5.0434 r
  mprj/o_dly[128]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3168   1.0500            2.4277 &   7.4711 r
  mprj/o_q_dly[128] (net)                                2   0.0148 
  mprj/o_BUF[128]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0806   0.3168   1.0500   0.0329   0.0346 &   7.5057 r
  mprj/o_BUF[128]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.3906   1.0500            3.2730 &  10.7787 r
  mprj/io_out[29] (net)                                  1   0.3156 
  mprj/io_out[29] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.7787 r
  io_out[29] (net) 
  io_out[29] (out)                                                    2.1500   5.3967   1.0500   0.8611   1.0228 &  11.8015 r
  data arrival time                                                                                                 11.8015

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.8015
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9015

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5620 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5620 

  slack (with derating applied) (VIOLATED)                                                               -3.9015 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.3396 



  Startpoint: mprj/o_FF[142]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[5] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[142]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3879   1.0500   0.0000   0.5197 &   3.9059 r
  mprj/o_FF[142]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2050   1.0500            1.0909 &   4.9968 r
  mprj/o_q[142] (net)                                    1   0.0086 
  mprj/o_dly[142]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0112   0.2050   1.0500   0.0046   0.0049 &   5.0017 r
  mprj/o_dly[142]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4134   1.0500            2.4986 &   7.5002 r
  mprj/o_q_dly[142] (net)                                2   0.0211 
  mprj/o_BUF[142]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1485   0.4134   1.0500   0.0598   0.0631 &   7.5633 r
  mprj/o_BUF[142]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.8673   1.0500            3.5211 &  11.0844 r
  mprj/io_oeb[5] (net)                                   1   0.3418 
  mprj/io_oeb[5] (user_proj_example)                                           0.0000   1.0500            0.0000 &  11.0844 r
  io_oeb[5] (net) 
  io_oeb[5] (out)                                                     1.2932   5.8805   1.0500   0.5158   0.7095 &  11.7939 r
  data arrival time                                                                                                 11.7939

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.7939
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.8939

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5616 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5616 

  slack (with derating applied) (VIOLATED)                                                               -3.8939 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.3323 



  Startpoint: mprj/o_FF[82]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[50]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[82]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4202   1.0500   0.0000   0.7358 &   4.1220 r
  mprj/o_FF[82]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2191   1.0500            1.1001 &   5.2221 r
  mprj/o_q[82] (net)                                     2   0.0095 
  mprj/o_dly[82]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2191   1.0500   0.0000   0.0001 &   5.2222 r
  mprj/o_dly[82]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4273   1.0500            2.5086 &   7.7308 r
  mprj/o_q_dly[82] (net)                                 2   0.0219 
  mprj/o_BUF[82]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4273   1.0500   0.0000   0.0004 &   7.7312 r
  mprj/o_BUF[82]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.1181   1.0500            3.1419 &  10.8731 r
  mprj/la_data_out[50] (net)                             1   0.3007 
  mprj/la_data_out[50] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.8731 r
  la_data_out[50] (net) 
  la_data_out[50] (out)                                               1.8155   5.1224   1.0500   0.7366   0.8689 &  11.7420 r
  data arrival time                                                                                                 11.7420

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.7420
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.8420

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5591 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5591 

  slack (with derating applied) (VIOLATED)                                                               -3.8420 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.2829 



  Startpoint: mprj/o_FF[96]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[96]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4347   1.0500   0.0000   0.7841 &   4.1702 r
  mprj/o_FF[96]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1900   1.0500            1.0814 &   5.2517 r
  mprj/o_q[96] (net)                                     1   0.0076 
  mprj/o_dly[96]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1900   1.0500   0.0000   0.0001 &   5.2518 r
  mprj/o_dly[96]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5027   1.0500            2.5509 &   7.8026 r
  mprj/o_q_dly[96] (net)                                 2   0.0267 
  mprj/o_BUF[96]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5027   1.0500   0.0000   0.0005 &   7.8031 r
  mprj/o_BUF[96]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.3137   1.0500            3.2492 &  11.0523 r
  mprj/irq[0] (net)                                      1   0.3116 
  mprj/irq[0] (user_proj_example)                                              0.0000   1.0500            0.0000 &  11.0523 r
  user_irq[0] (net) 
  user_irq[0] (out)                                                   1.3081   5.3198   1.0500   0.5340   0.6768 &  11.7291 r
  data arrival time                                                                                                 11.7291

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.7291
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.8291

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5585 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5585 

  slack (with derating applied) (VIOLATED)                                                               -3.8291 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.2706 



  Startpoint: mprj/o_FF[171]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[34] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[171]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4104   1.0500   0.0000   0.6279 &   4.0140 r
  mprj/o_FF[171]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2125   1.0500            1.0959 &   5.1099 r
  mprj/o_q[171] (net)                                    2   0.0091 
  mprj/o_dly[171]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2125   1.0500   0.0000   0.0001 &   5.1100 r
  mprj/o_dly[171]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3030   1.0500            2.4288 &   7.5388 r
  mprj/o_q_dly[171] (net)                                2   0.0139 
  mprj/o_BUF[171]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3030   1.0500   0.0000   0.0002 &   7.5389 r
  mprj/o_BUF[171]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.5134   1.0500            3.8773 &  11.4163 r
  mprj/io_oeb[34] (net)                                  1   0.3796 
  mprj/io_oeb[34] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.4163 r
  io_oeb[34] (net) 
  io_oeb[34] (out)                                                    0.2585   6.5288   1.0500   0.0977   0.3078 &  11.7241 r
  data arrival time                                                                                                 11.7241

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.7241
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.8241

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5583 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5583 

  slack (with derating applied) (VIOLATED)                                                               -3.8241 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.2658 



  Startpoint: mprj/o_FF[81]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[49]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[81]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4203   1.0500   0.0000   0.7356 &   4.1218 r
  mprj/o_FF[81]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1484   1.0500            1.0522 &   5.1740 r
  mprj/o_q[81] (net)                                     1   0.0047 
  mprj/o_dly[81]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1484   1.0500   0.0000   0.0001 &   5.1740 r
  mprj/o_dly[81]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4605   1.0500            2.5205 &   7.6945 r
  mprj/o_q_dly[81] (net)                                 2   0.0240 
  mprj/o_BUF[81]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0379   0.4605   1.0500   0.0148   0.0159 &   7.7104 r
  mprj/o_BUF[81]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.1627   1.0500            3.1669 &  10.8773 r
  mprj/la_data_out[49] (net)                             1   0.3031 
  mprj/la_data_out[49] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.8773 r
  la_data_out[49] (net) 
  la_data_out[49] (out)                                               1.6984   5.1675   1.0500   0.6863   0.8197 &  11.6969 r
  data arrival time                                                                                                 11.6969

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.6969
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.7969

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5570 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5570 

  slack (with derating applied) (VIOLATED)                                                               -3.7969 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.2400 



  Startpoint: mprj/o_FF[92]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[60]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[92]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4347   1.0500   0.0000   0.7830 &   4.1691 r
  mprj/o_FF[92]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3374   1.0500            1.1736 &   5.3427 r
  mprj/o_q[92] (net)                                     2   0.0170 
  mprj/o_dly[92]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0185   0.3374   1.0500   0.0075   0.0081 &   5.3508 r
  mprj/o_dly[92]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5933   1.0500            2.6217 &   7.9725 r
  mprj/o_q_dly[92] (net)                                 2   0.0323 
  mprj/o_BUF[92]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1565   0.5933   1.0500   0.0599   0.0635 &   8.0360 r
  mprj/o_BUF[92]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.9105   1.0500            3.0266 &  11.0626 r
  mprj/la_data_out[60] (net)                             1   0.2880 
  mprj/la_data_out[60] (user_proj_example)                                     0.0000   1.0500            0.0000 &  11.0626 r
  la_data_out[60] (net) 
  la_data_out[60] (out)                                               1.2295   4.9160   1.0500   0.5021   0.6300 &  11.6927 r
  data arrival time                                                                                                 11.6927

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.6927
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.7927

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5568 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5568 

  slack (with derating applied) (VIOLATED)                                                               -3.7927 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.2359 



  Startpoint: mprj/o_FF[170]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[33] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[170]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4104   1.0500   0.0000   0.6234 &   4.0096 r
  mprj/o_FF[170]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1286   1.0500            1.0383 &   5.0479 r
  mprj/o_q[170] (net)                                    1   0.0034 
  mprj/o_dly[170]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1286   1.0500   0.0000   0.0000 &   5.0479 r
  mprj/o_dly[170]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2755   1.0500            2.4000 &   7.4479 r
  mprj/o_q_dly[170] (net)                                2   0.0121 
  mprj/o_BUF[170]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0359   0.2755   1.0500   0.0143   0.0152 &   7.4630 r
  mprj/o_BUF[170]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.2200   1.0500            3.7142 &  11.1772 r
  mprj/io_oeb[33] (net)                                  1   0.3629 
  mprj/io_oeb[33] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.1772 r
  io_oeb[33] (net) 
  io_oeb[33] (out)                                                    0.7071   6.2335   1.0500   0.2794   0.4793 &  11.6565 r
  data arrival time                                                                                                 11.6565

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.6565
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.7565

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5551 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5551 

  slack (with derating applied) (VIOLATED)                                                               -3.7565 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.2014 



  Startpoint: mprj/o_FF[127]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[28] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[127]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4104   1.0500   0.0000   0.6134 &   3.9996 r
  mprj/o_FF[127]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1364   1.0500            1.0437 &   5.0433 r
  mprj/o_q[127] (net)                                    1   0.0039 
  mprj/o_dly[127]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1364   1.0500   0.0000   0.0000 &   5.0433 r
  mprj/o_dly[127]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2743   1.0500            2.4006 &   7.4439 r
  mprj/o_q_dly[127] (net)                                2   0.0120 
  mprj/o_BUF[127]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2743   1.0500   0.0000   0.0001 &   7.4440 r
  mprj/o_BUF[127]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.4553   1.0500            3.3164 &  10.7604 r
  mprj/io_out[28] (net)                                  1   0.3202 
  mprj/io_out[28] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.7604 r
  io_out[28] (net) 
  io_out[28] (out)                                                    1.8546   5.4603   1.0500   0.7418   0.8866 &  11.6470 r
  data arrival time                                                                                                 11.6470

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.6470
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.7470

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5546 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5546 

  slack (with derating applied) (VIOLATED)                                                               -3.7470 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.1924 



  Startpoint: mprj/o_FF[84]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[52]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[84]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4347   1.0500   0.0000   0.7837 &   4.1698 r
  mprj/o_FF[84]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2739   1.0500            1.1343 &   5.3041 r
  mprj/o_q[84] (net)                                     2   0.0130 
  mprj/o_dly[84]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.1478   0.2739   1.0500   0.0607   0.0638 &   5.3679 r
  mprj/o_dly[84]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3954   1.0500            2.4956 &   7.8635 r
  mprj/o_q_dly[84] (net)                                 2   0.0199 
  mprj/o_BUF[84]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0686   0.3954   1.0500   0.0264   0.0281 &   7.8916 r
  mprj/o_BUF[84]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.9294   1.0500            3.0255 &  10.9171 r
  mprj/la_data_out[52] (net)                             1   0.2891 
  mprj/la_data_out[52] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.9171 r
  la_data_out[52] (net) 
  la_data_out[52] (out)                                               1.2768   4.9342   1.0500   0.5207   0.6431 &  11.5602 r
  data arrival time                                                                                                 11.5602

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.5602
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.6602

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5505 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5505 

  slack (with derating applied) (VIOLATED)                                                               -3.6602 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.1097 



  Startpoint: mprj/o_FF[86]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[54]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[86]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4347   1.0500   0.0000   0.7842 &   4.1704 r
  mprj/o_FF[86]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2205   1.0500            1.1012 &   5.2716 r
  mprj/o_q[86] (net)                                     1   0.0096 
  mprj/o_dly[86]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0803   0.2205   1.0500   0.0327   0.0345 &   5.3060 r
  mprj/o_dly[86]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3608   1.0500            2.4673 &   7.7733 r
  mprj/o_q_dly[86] (net)                                 2   0.0177 
  mprj/o_BUF[86]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3608   1.0500   0.0000   0.0002 &   7.7735 r
  mprj/o_BUF[86]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.8898   1.0500            2.9971 &  10.7707 r
  mprj/la_data_out[54] (net)                             1   0.2866 
  mprj/la_data_out[54] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.7707 r
  la_data_out[54] (net) 
  la_data_out[54] (out)                                               1.4770   4.8948   1.0500   0.5986   0.7267 &  11.4974 r
  data arrival time                                                                                                 11.4974

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.4974
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5974

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5475 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5475 

  slack (with derating applied) (VIOLATED)                                                               -3.5974 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0499 



  Startpoint: mprj/o_FF[35]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[3]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[35]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3927   1.0500   0.0000   0.4651 &   3.8512 r
  mprj/o_FF[35]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1736   1.0500            1.0694 &   4.9206 r
  mprj/o_q[35] (net)                                     1   0.0065 
  mprj/o_dly[35]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1736   1.0500   0.0000   0.0001 &   4.9206 r
  mprj/o_dly[35]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3019   1.0500            2.4234 &   7.3441 r
  mprj/o_q_dly[35] (net)                                 2   0.0138 
  mprj/o_BUF[35]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3019   1.0500   0.0000   0.0001 &   7.3442 r
  mprj/o_BUF[35]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.9672   1.0500            3.0285 &  10.3727 r
  mprj/la_data_out[3] (net)                              1   0.2907 
  mprj/la_data_out[3] (user_proj_example)                                      0.0000   1.0500            0.0000 &  10.3727 r
  la_data_out[3] (net) 
  la_data_out[3] (out)                                                2.3779   4.9733   1.0500   0.9633   1.1145 &  11.4872 r
  data arrival time                                                                                                 11.4872

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.4872
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5872

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5470 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5470 

  slack (with derating applied) (VIOLATED)                                                               -3.5872 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0402 



  Startpoint: mprj/o_FF[36]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[4]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[36]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3918   1.0500   0.0000   0.4573 &   3.8434 r
  mprj/o_FF[36]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1496   1.0500            1.0526 &   4.8960 r
  mprj/o_q[36] (net)                                     1   0.0048 
  mprj/o_dly[36]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1496   1.0500   0.0000   0.0001 &   4.8961 r
  mprj/o_dly[36]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2366   1.0500            2.3780 &   7.2741 r
  mprj/o_q_dly[36] (net)                                 2   0.0096 
  mprj/o_BUF[36]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2366   1.0500   0.0000   0.0001 &   7.2741 r
  mprj/o_BUF[36]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.1835   1.0500            3.1500 &  10.4241 r
  mprj/la_data_out[4] (net)                              1   0.3039 
  mprj/la_data_out[4] (user_proj_example)                                      0.0000   1.0500            0.0000 &  10.4241 r
  la_data_out[4] (net) 
  la_data_out[4] (out)                                                2.1900   5.1894   1.0500   0.8826   1.0316 &  11.4557 r
  data arrival time                                                                                                 11.4557

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.4557
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5557

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5455 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5455 

  slack (with derating applied) (VIOLATED)                                                               -3.5557 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0102 



  Startpoint: mprj/o_FF[2]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[2]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.3107   1.0500   0.0000   0.1062 &   3.4923 r
  mprj/o_FF[2]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.2030   1.0500            1.0886 &   4.5809 r
  mprj/o_q[2] (net)                                      2   0.0085 
  mprj/o_dly[2]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.2030   1.0500   0.0000   0.0001 &   4.5810 r
  mprj/o_dly[2]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.3437   1.0500            2.4541 &   7.0351 r
  mprj/o_q_dly[2] (net)                                  2   0.0166 
  mprj/o_BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0225   0.3437   1.0500   0.0090   0.0096 &   7.0447 r
  mprj/o_BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             5.6456   1.0500            3.4217 &  10.4664 r
  mprj/wbs_dat_o[2] (net)                                1   0.3307 
  mprj/wbs_dat_o[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &  10.4664 r
  wbs_dat_o[2] (net) 
  wbs_dat_o[2] (out)                                                  1.8677   5.6527   1.0500   0.7545   0.9210 &  11.3875 r
  data arrival time                                                                                                 11.3875

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.3875
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.4875

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5423 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5423 

  slack (with derating applied) (VIOLATED)                                                               -3.4875 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9452 



  Startpoint: mprj/o_FF[100]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[1] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[100]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4065   1.0500   0.0000   0.5261 &   3.9122 r
  mprj/o_FF[100]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2313   1.0500            1.1075 &   5.0197 r
  mprj/o_q[100] (net)                                    2   0.0103 
  mprj/o_dly[100]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0288   0.2313   1.0500   0.0114   0.0121 &   5.0318 r
  mprj/o_dly[100]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1610   1.0500            2.3343 &   7.3661 r
  mprj/o_q_dly[100] (net)                                1   0.0046 
  mprj/o_BUF[100]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1610   1.0500   0.0000   0.0001 &   7.3662 r
  mprj/o_BUF[100]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.4147   1.0500            3.7930 &  11.1591 r
  mprj/io_out[1] (net)                                   1   0.3772 
  mprj/io_out[1] (user_proj_example)                                           0.0000   1.0500            0.0000 &  11.1591 r
  io_out[1] (net) 
  io_out[1] (out)                                                     0.0000   6.4314   1.0500   0.0000   0.2092 &  11.3684 r
  data arrival time                                                                                                 11.3684

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.3684
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.4684

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5414 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5413 

  slack (with derating applied) (VIOLATED)                                                               -3.4684 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9270 



  Startpoint: mprj/o_FF[169]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[32] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[169]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4104   1.0500   0.0000   0.6226 &   4.0087 r
  mprj/o_FF[169]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1833   1.0500            1.0763 &   5.0850 r
  mprj/o_q[169] (net)                                    1   0.0071 
  mprj/o_dly[169]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0457   0.1833   1.0500   0.0186   0.0196 &   5.1047 r
  mprj/o_dly[169]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2603   1.0500            2.3975 &   7.5021 r
  mprj/o_q_dly[169] (net)                                2   0.0111 
  mprj/o_BUF[169]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0766   0.2603   1.0500   0.0310   0.0327 &   7.5348 r
  mprj/o_BUF[169]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.9250   1.0500            3.5498 &  11.0846 r
  mprj/io_oeb[32] (net)                                  1   0.3459 
  mprj/io_oeb[32] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.0846 r
  io_oeb[32] (net) 
  io_oeb[32] (out)                                                    0.2892   5.9367   1.0500   0.1093   0.2833 &  11.3680 r
  data arrival time                                                                                                 11.3680

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.3680
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.4680

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5413 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5413 

  slack (with derating applied) (VIOLATED)                                                               -3.4680 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9266 



  Startpoint: mprj/o_FF[19]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[19]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[19]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3636   1.0500   0.0000   0.2680 &   3.6541 r
  mprj/o_FF[19]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3418   1.0500            1.1752 &   4.8293 r
  mprj/o_q[19] (net)                                     2   0.0173 
  mprj/o_dly[19]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0577   0.3418   1.0500   0.0235   0.0249 &   4.8543 r
  mprj/o_dly[19]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2277   1.0500            2.3942 &   7.2485 r
  mprj/o_q_dly[19] (net)                                 2   0.0090 
  mprj/o_BUF[19]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2277   1.0500   0.0000   0.0001 &   7.2485 r
  mprj/o_BUF[19]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.2540   1.0500            3.1986 &  10.4471 r
  mprj/wbs_dat_o[19] (net)                               1   0.3086 
  mprj/wbs_dat_o[19] (user_proj_example)                                       0.0000   1.0500            0.0000 &  10.4471 r
  wbs_dat_o[19] (net) 
  wbs_dat_o[19] (out)                                                 1.8801   5.2589   1.0500   0.7576   0.8987 &  11.3458 r
  data arrival time                                                                                                 11.3458

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.3458
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.4458

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5403 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5403 

  slack (with derating applied) (VIOLATED)                                                               -3.4458 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9056 



  Startpoint: mprj/o_FF[91]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[59]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[91]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4347   1.0500   0.0000   0.7835 &   4.1697 r
  mprj/o_FF[91]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3442   1.0500            1.1778 &   5.3475 r
  mprj/o_q[91] (net)                                     2   0.0175 
  mprj/o_dly[91]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.2003   0.3442   1.0500   0.0812   0.0855 &   5.4330 r
  mprj/o_dly[91]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5187   1.0500            2.5769 &   8.0099 r
  mprj/o_q_dly[91] (net)                                 2   0.0277 
  mprj/o_BUF[91]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1611   0.5187   1.0500   0.0640   0.0676 &   8.0775 r
  mprj/o_BUF[91]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.6557   1.0500            2.8691 &  10.9466 r
  mprj/la_data_out[59] (net)                             1   0.2725 
  mprj/la_data_out[59] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.9466 r
  la_data_out[59] (net) 
  la_data_out[59] (out)                                               0.6514   4.6614   1.0500   0.2604   0.3740 &  11.3206 r
  data arrival time                                                                                                 11.3206

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.3206
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.4206

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5391 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5391 

  slack (with derating applied) (VIOLATED)                                                               -3.4206 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8816 



  Startpoint: mprj/o_FF[38]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[6]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[38]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3910   1.0500   0.0000   0.4508 &   3.8370 r
  mprj/o_FF[38]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2160   1.0500            1.0978 &   4.9348 r
  mprj/o_q[38] (net)                                     2   0.0093 
  mprj/o_dly[38]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2160   1.0500   0.0000   0.0001 &   4.9349 r
  mprj/o_dly[38]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3071   1.0500            2.4319 &   7.3667 r
  mprj/o_q_dly[38] (net)                                 2   0.0142 
  mprj/o_BUF[38]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3071   1.0500   0.0000   0.0002 &   7.3669 r
  mprj/o_BUF[38]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.9055   1.0500            2.9982 &  10.3651 r
  mprj/la_data_out[6] (net)                              1   0.2873 
  mprj/la_data_out[6] (user_proj_example)                                      0.0000   1.0500            0.0000 &  10.3651 r
  la_data_out[6] (net) 
  la_data_out[6] (out)                                                2.0187   4.9109   1.0500   0.8141   0.9509 &  11.3159 r
  data arrival time                                                                                                 11.3159

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.3159
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.4159

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5389 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5389 

  slack (with derating applied) (VIOLATED)                                                               -3.4159 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8771 



  Startpoint: mprj/o_FF[90]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[58]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[90]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4347   1.0500   0.0000   0.7851 &   4.1712 r
  mprj/o_FF[90]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2155   1.0500            1.0981 &   5.2693 r
  mprj/o_q[90] (net)                                     2   0.0093 
  mprj/o_dly[90]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2155   1.0500   0.0000   0.0001 &   5.2694 r
  mprj/o_dly[90]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5998   1.0500            2.6125 &   7.8819 r
  mprj/o_q_dly[90] (net)                                 2   0.0327 
  mprj/o_BUF[90]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0326   0.5998   1.0500   0.0128   0.0141 &   7.8960 r
  mprj/o_BUF[90]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.8652   1.0500            2.9967 &  10.8927 r
  mprj/la_data_out[58] (net)                             1   0.2851 
  mprj/la_data_out[58] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.8927 r
  la_data_out[58] (net) 
  la_data_out[58] (out)                                               0.7279   4.8711   1.0500   0.2919   0.4118 &  11.3045 r
  data arrival time                                                                                                 11.3045

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.3045
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.4045

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5383 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5383 

  slack (with derating applied) (VIOLATED)                                                               -3.4045 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8662 



  Startpoint: mprj/o_FF[146]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[9] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[146]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3904   1.0500   0.0000   0.5164 &   3.9026 r
  mprj/o_FF[146]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1437   1.0500            1.0485 &   4.9511 r
  mprj/o_q[146] (net)                                    1   0.0044 
  mprj/o_dly[146]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1437   1.0500   0.0000   0.0000 &   4.9511 r
  mprj/o_dly[146]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4184   1.0500            2.4946 &   7.4457 r
  mprj/o_q_dly[146] (net)                                2   0.0214 
  mprj/o_BUF[146]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0274   0.4184   1.0500   0.0109   0.0118 &   7.4575 r
  mprj/o_BUF[146]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.9561   1.0500            3.0468 &  10.5043 r
  mprj/io_oeb[9] (net)                                   1   0.2910 
  mprj/io_oeb[9] (user_proj_example)                                           0.0000   1.0500            0.0000 &  10.5043 r
  io_oeb[9] (net) 
  io_oeb[9] (out)                                                     1.6656   4.9601   1.0500   0.6754   0.7993 &  11.3036 r
  data arrival time                                                                                                 11.3036

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.3036
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.4036

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5383 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5383 

  slack (with derating applied) (VIOLATED)                                                               -3.4036 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8653 



  Startpoint: mprj/o_FF[72]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[40]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[72]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4223   1.0500   0.0000   0.7310 &   4.1172 r
  mprj/o_FF[72]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2466   1.0500            1.1172 &   5.2343 r
  mprj/o_q[72] (net)                                     2   0.0113 
  mprj/o_dly[72]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2466   1.0500   0.0000   0.0001 &   5.2345 r
  mprj/o_dly[72]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.6821   1.0500            2.6655 &   7.9000 r
  mprj/o_q_dly[72] (net)                                 2   0.0379 
  mprj/o_BUF[72]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.6821   1.0500   0.0000   0.0009 &   7.9009 r
  mprj/o_BUF[72]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.5963   1.0500            2.8470 &  10.7479 r
  mprj/la_data_out[40] (net)                             1   0.2694 
  mprj/la_data_out[40] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.7479 r
  la_data_out[40] (net) 
  la_data_out[40] (out)                                               1.0805   4.6013   1.0500   0.4277   0.5408 &  11.2887 r
  data arrival time                                                                                                 11.2887

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.2887
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3887

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5376 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5376 

  slack (with derating applied) (VIOLATED)                                                               -3.3887 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8511 



  Startpoint: mprj/o_FF[71]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[39]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[71]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4225   1.0500   0.0000   0.7305 &   4.1166 r
  mprj/o_FF[71]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1992   1.0500            1.0876 &   5.2042 r
  mprj/o_q[71] (net)                                     2   0.0082 
  mprj/o_dly[71]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1992   1.0500   0.0000   0.0001 &   5.2043 r
  mprj/o_dly[71]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.6457   1.0500            2.6384 &   7.8427 r
  mprj/o_q_dly[71] (net)                                 2   0.0356 
  mprj/o_BUF[71]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1027   0.6457   1.0500   0.0412   0.0440 &   7.8868 r
  mprj/o_BUF[71]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.4999   1.0500            2.7983 &  10.6850 r
  mprj/la_data_out[39] (net)                             1   0.2641 
  mprj/la_data_out[39] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.6850 r
  la_data_out[39] (net) 
  la_data_out[39] (out)                                               1.1495   4.5040   1.0500   0.4690   0.5761 &  11.2612 r
  data arrival time                                                                                                 11.2612

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.2612
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3612

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5362 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5362 

  slack (with derating applied) (VIOLATED)                                                               -3.3612 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8249 



  Startpoint: mprj/o_FF[101]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[2] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[101]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3823   1.0500   0.0000   0.5254 &   3.9115 r
  mprj/o_FF[101]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2436   1.0500            1.1147 &   5.0262 r
  mprj/o_q[101] (net)                                    2   0.0111 
  mprj/o_dly[101]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0734   0.2436   1.0500   0.0297   0.0314 &   5.0576 r
  mprj/o_dly[101]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1529   1.0500            2.3299 &   7.3875 r
  mprj/o_q_dly[101] (net)                                1   0.0041 
  mprj/o_BUF[101]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1529   1.0500   0.0000   0.0000 &   7.3876 r
  mprj/o_BUF[101]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.0999   1.0500            3.6339 &  11.0214 r
  mprj/io_out[2] (net)                                   1   0.3562 
  mprj/io_out[2] (user_proj_example)                                           0.0000   1.0500            0.0000 &  11.0214 r
  io_out[2] (net) 
  io_out[2] (out)                                                     0.0000   6.1138   1.0500   0.0000   0.1874 &  11.2089 r
  data arrival time                                                                                                 11.2089

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.2089
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3089

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5338 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5338 

  slack (with derating applied) (VIOLATED)                                                               -3.3089 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7751 



  Startpoint: mprj/o_FF[139]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[2] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[139]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4065   1.0500   0.0000   0.5256 &   3.9118 r
  mprj/o_FF[139]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2799   1.0500            1.1376 &   5.0493 r
  mprj/o_q[139] (net)                                    2   0.0134 
  mprj/o_dly[139]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2799   1.0500   0.0000   0.0002 &   5.0495 r
  mprj/o_dly[139]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1404   1.0500            2.3252 &   7.3747 r
  mprj/o_q_dly[139] (net)                                1   0.0032 
  mprj/o_BUF[139]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1404   1.0500   0.0000   0.0000 &   7.3747 r
  mprj/o_BUF[139]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.1044   1.0500            3.6344 &  11.0091 r
  mprj/io_oeb[2] (net)                                   1   0.3565 
  mprj/io_oeb[2] (user_proj_example)                                           0.0000   1.0500            0.0000 &  11.0091 r
  io_oeb[2] (net) 
  io_oeb[2] (out)                                                     0.0000   6.1183   1.0500   0.0000   0.1867 &  11.1958 r
  data arrival time                                                                                                 11.1958

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.1958
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2958

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5331 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5331 

  slack (with derating applied) (VIOLATED)                                                               -3.2958 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7627 



  Startpoint: mprj/o_FF[77]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[45]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[77]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4219   1.0500   0.0000   0.7318 &   4.1180 r
  mprj/o_FF[77]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1937   1.0500            1.0838 &   5.2018 r
  mprj/o_q[77] (net)                                     1   0.0079 
  mprj/o_dly[77]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1937   1.0500   0.0000   0.0001 &   5.2019 r
  mprj/o_dly[77]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4709   1.0500            2.5320 &   7.7339 r
  mprj/o_q_dly[77] (net)                                 2   0.0247 
  mprj/o_BUF[77]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4709   1.0500   0.0000   0.0003 &   7.7342 r
  mprj/o_BUF[77]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.8625   1.0500            2.9947 &  10.7289 r
  mprj/la_data_out[45] (net)                             1   0.2854 
  mprj/la_data_out[45] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.7289 r
  la_data_out[45] (net) 
  la_data_out[45] (out)                                               0.8695   4.8670   1.0500   0.3475   0.4568 &  11.1857 r
  data arrival time                                                                                                 11.1857

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.1857
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2857

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5327 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5327 

  slack (with derating applied) (VIOLATED)                                                               -3.2857 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7531 



  Startpoint: mprj/o_FF[129]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[30] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[129]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4104   1.0500   0.0000   0.6224 &   4.0085 r
  mprj/o_FF[129]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1532   1.0500            1.0554 &   5.0639 r
  mprj/o_q[129] (net)                                    1   0.0051 
  mprj/o_dly[129]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0526   0.1532   1.0500   0.0212   0.0223 &   5.0862 r
  mprj/o_dly[129]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3172   1.0500            2.4310 &   7.5172 r
  mprj/o_q_dly[129] (net)                                2   0.0148 
  mprj/o_BUF[129]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0836   0.3172   1.0500   0.0341   0.0359 &   7.5531 r
  mprj/o_BUF[129]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.2716   1.0500            3.1923 &  10.7454 r
  mprj/io_out[30] (net)                                  1   0.3078 
  mprj/io_out[30] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.7454 r
  io_out[30] (net) 
  io_out[30] (out)                                                    0.7472   5.2799   1.0500   0.2908   0.4361 &  11.1815 r
  data arrival time                                                                                                 11.1815

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.1815
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2815

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5325 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5325 

  slack (with derating applied) (VIOLATED)                                                               -3.2815 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7490 



  Startpoint: mprj/o_FF[79]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[47]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[79]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4207   1.0500   0.0000   0.7348 &   4.1209 r
  mprj/o_FF[79]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1623   1.0500            1.0619 &   5.1829 r
  mprj/o_q[79] (net)                                     1   0.0057 
  mprj/o_dly[79]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1623   1.0500   0.0000   0.0001 &   5.1829 r
  mprj/o_dly[79]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5464   1.0500            2.5742 &   7.7571 r
  mprj/o_q_dly[79] (net)                                 2   0.0294 
  mprj/o_BUF[79]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0650   0.5464   1.0500   0.0257   0.0275 &   7.7845 r
  mprj/o_BUF[79]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.6072   1.0500            2.8510 &  10.6355 r
  mprj/la_data_out[47] (net)                             1   0.2702 
  mprj/la_data_out[47] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.6355 r
  la_data_out[47] (net) 
  la_data_out[47] (out)                                               1.0430   4.6117   1.0500   0.4247   0.5354 &  11.1709 r
  data arrival time                                                                                                 11.1709

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.1709
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2709

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5319 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5319 

  slack (with derating applied) (VIOLATED)                                                               -3.2709 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7390 



  Startpoint: mprj/o_FF[131]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[32] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[131]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4104   1.0500   0.0000   0.6227 &   4.0088 r
  mprj/o_FF[131]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1875   1.0500            1.0793 &   5.0881 r
  mprj/o_q[131] (net)                                    1   0.0074 
  mprj/o_dly[131]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1875   1.0500   0.0000   0.0001 &   5.0882 r
  mprj/o_dly[131]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2729   1.0500            2.4062 &   7.4944 r
  mprj/o_q_dly[131] (net)                                2   0.0120 
  mprj/o_BUF[131]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0506   0.2729   1.0500   0.0196   0.0207 &   7.5150 r
  mprj/o_BUF[131]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.8185   1.0500            3.4969 &  11.0120 r
  mprj/io_out[32] (net)                                  1   0.3400 
  mprj/io_out[32] (user_proj_example)                                          0.0000   1.0500            0.0000 &  11.0120 r
  io_out[32] (net) 
  io_out[32] (out)                                                    0.0000   5.8289   1.0500   0.0000   0.1582 &  11.1702 r
  data arrival time                                                                                                 11.1702

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.1702
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2702

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5319 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5319 

  slack (with derating applied) (VIOLATED)                                                               -3.2702 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7383 



  Startpoint: mprj/o_FF[1]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[1]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.3108   1.0500   0.0000   0.1053 &   3.4915 r
  mprj/o_FF[1]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.2256   1.0500            1.1025 &   4.5940 r
  mprj/o_q[1] (net)                                      2   0.0099 
  mprj/o_dly[1]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.2256   1.0500   0.0000   0.0001 &   4.5941 r
  mprj/o_dly[1]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.3371   1.0500            2.4525 &   7.0466 r
  mprj/o_q_dly[1] (net)                                  2   0.0161 
  mprj/o_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0221   0.3371   1.0500   0.0087   0.0094 &   7.0559 r
  mprj/o_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             5.4635   1.0500            3.3148 &  10.3707 r
  mprj/wbs_dat_o[1] (net)                                1   0.3198 
  mprj/wbs_dat_o[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &  10.3707 r
  wbs_dat_o[1] (net) 
  wbs_dat_o[1] (out)                                                  1.5349   5.4705   1.0500   0.6238   0.7808 &  11.1515 r
  data arrival time                                                                                                 11.1515

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.1515
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2515

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5310 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5310 

  slack (with derating applied) (VIOLATED)                                                               -3.2515 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7204 



  Startpoint: mprj/o_FF[16]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[16]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[16]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3426   1.0500   0.0000   0.1928 &   3.5789 r
  mprj/o_FF[16]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2395   1.0500            1.1116 &   4.6906 r
  mprj/o_q[16] (net)                                     2   0.0108 
  mprj/o_dly[16]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0562   0.2395   1.0500   0.0224   0.0236 &   4.7141 r
  mprj/o_dly[16]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3658   1.0500            2.4728 &   7.1869 r
  mprj/o_q_dly[16] (net)                                 2   0.0180 
  mprj/o_BUF[16]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0662   0.3658   1.0500   0.0268   0.0283 &   7.2152 r
  mprj/o_BUF[16]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.1687   1.0500            3.1549 &  10.3701 r
  mprj/wbs_dat_o[16] (net)                               1   0.3029 
  mprj/wbs_dat_o[16] (user_proj_example)                                       0.0000   1.0500            0.0000 &  10.3701 r
  wbs_dat_o[16] (net) 
  wbs_dat_o[16] (out)                                                 1.5420   5.1742   1.0500   0.6253   0.7636 &  11.1337 r
  data arrival time                                                                                                 11.1337

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.1337
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2337

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5302 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5302 

  slack (with derating applied) (VIOLATED)                                                               -3.2337 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7035 



  Startpoint: mprj/o_FF[85]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[53]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[85]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4347   1.0500   0.0000   0.7839 &   4.1701 r
  mprj/o_FF[85]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2182   1.0500            1.0998 &   5.2698 r
  mprj/o_q[85] (net)                                     2   0.0095 
  mprj/o_dly[85]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2182   1.0500   0.0000   0.0001 &   5.2700 r
  mprj/o_dly[85]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4691   1.0500            2.5337 &   7.8037 r
  mprj/o_q_dly[85] (net)                                 2   0.0245 
  mprj/o_BUF[85]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0560   0.4691   1.0500   0.0225   0.0239 &   7.8276 r
  mprj/o_BUF[85]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.7372   1.0500            2.9156 &  10.7432 r
  mprj/la_data_out[53] (net)                             1   0.2775 
  mprj/la_data_out[53] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.7432 r
  la_data_out[53] (net) 
  la_data_out[53] (out)                                               0.6126   4.7425   1.0500   0.2493   0.3600 &  11.1032 r
  data arrival time                                                                                                 11.1032

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.1032
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2032

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5287 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5287 

  slack (with derating applied) (VIOLATED)                                                               -3.2032 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6745 



  Startpoint: mprj/o_FF[145]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[8] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[145]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3871   1.0500   0.0000   0.5206 &   3.9067 r
  mprj/o_FF[145]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1271   1.0500            1.0369 &   4.9437 r
  mprj/o_q[145] (net)                                    1   0.0033 
  mprj/o_dly[145]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1271   1.0500   0.0000   0.0000 &   4.9437 r
  mprj/o_dly[145]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2506   1.0500            2.3835 &   7.3272 r
  mprj/o_q_dly[145] (net)                                2   0.0105 
  mprj/o_BUF[145]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2506   1.0500   0.0000   0.0001 &   7.3273 r
  mprj/o_BUF[145]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.1533   1.0500            3.1397 &  10.4669 r
  mprj/io_oeb[8] (net)                                   1   0.3024 
  mprj/io_oeb[8] (user_proj_example)                                           0.0000   1.0500            0.0000 &  10.4669 r
  io_oeb[8] (net) 
  io_oeb[8] (out)                                                     1.1788   5.1582   1.0500   0.4802   0.6055 &  11.0724 r
  data arrival time                                                                                                 11.0724

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.0724
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1724

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5273 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5273 

  slack (with derating applied) (VIOLATED)                                                               -3.1724 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6452 



  Startpoint: mprj/o_FF[88]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[56]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[88]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4347   1.0500   0.0000   0.7844 &   4.1705 r
  mprj/o_FF[88]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2074   1.0500            1.0931 &   5.2636 r
  mprj/o_q[88] (net)                                     2   0.0088 
  mprj/o_dly[88]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2074   1.0500   0.0000   0.0001 &   5.2637 r
  mprj/o_dly[88]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5298   1.0500            2.5692 &   7.8329 r
  mprj/o_q_dly[88] (net)                                 2   0.0284 
  mprj/o_BUF[88]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1667   0.5298   1.0500   0.0648   0.0685 &   7.9014 r
  mprj/o_BUF[88]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.4901   1.0500            2.7746 &  10.6760 r
  mprj/la_data_out[56] (net)                             1   0.2627 
  mprj/la_data_out[56] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.6760 r
  la_data_out[56] (net) 
  la_data_out[56] (out)                                               0.6902   4.4956   1.0500   0.2786   0.3884 &  11.0644 r
  data arrival time                                                                                                 11.0644

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.0644
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1644

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5269 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5269 

  slack (with derating applied) (VIOLATED)                                                               -3.1644 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6375 



  Startpoint: mprj/o_FF[97]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[97]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4347   1.0500   0.0000   0.7839 &   4.1701 r
  mprj/o_FF[97]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1509   1.0500            1.0542 &   5.2242 r
  mprj/o_q[97] (net)                                     1   0.0049 
  mprj/o_dly[97]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1509   1.0500   0.0000   0.0001 &   5.2243 r
  mprj/o_dly[97]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3739   1.0500            2.4678 &   7.6921 r
  mprj/o_q_dly[97] (net)                                 2   0.0185 
  mprj/o_BUF[97]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3739   1.0500   0.0000   0.0003 &   7.6923 r
  mprj/o_BUF[97]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.0021   1.0500            3.0505 &  10.7428 r
  mprj/irq[1] (net)                                      1   0.2925 
  mprj/irq[1] (user_proj_example)                                              0.0000   1.0500            0.0000 &  10.7428 r
  user_irq[1] (net) 
  user_irq[1] (out)                                                   0.4539   5.0091   1.0500   0.1821   0.3077 &  11.0505 r
  data arrival time                                                                                                 11.0505

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.0505
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1505

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5262 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5262 

  slack (with derating applied) (VIOLATED)                                                               -3.1505 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6243 



  Startpoint: mprj/o_FF[175]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_ack_o (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[175]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3108   1.0500   0.0000   0.1049 &   3.4910 r
  mprj/o_FF[175]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1570   1.0500            1.0566 &   4.5476 r
  mprj/o_q[175] (net)                                    1   0.0053 
  mprj/o_dly[175]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1570   1.0500   0.0000   0.0000 &   4.5477 r
  mprj/o_dly[175]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2649   1.0500            2.3973 &   6.9450 r
  mprj/o_q_dly[175] (net)                                2   0.0114 
  mprj/o_BUF[175]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2649   1.0500   0.0000   0.0001 &   6.9451 r
  mprj/o_BUF[175]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.6040   1.0500            3.3916 &  10.3367 r
  mprj/wbs_ack_o (net)                                   1   0.3285 
  mprj/wbs_ack_o (user_proj_example)                                           0.0000   1.0500            0.0000 &  10.3367 r
  wbs_ack_o (net) 
  wbs_ack_o (out)                                                     1.3407   5.6111   1.0500   0.5468   0.7030 &  11.0397 r
  data arrival time                                                                                                 11.0397

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.0397
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1397

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5257 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5257 

  slack (with derating applied) (VIOLATED)                                                               -3.1397 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6140 



  Startpoint: mprj/o_FF[130]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[31] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[130]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4104   1.0500   0.0000   0.6156 &   4.0018 r
  mprj/o_FF[130]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1580   1.0500            1.0587 &   5.0605 r
  mprj/o_q[130] (net)                                    1   0.0054 
  mprj/o_dly[130]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0279   0.1580   1.0500   0.0112   0.0119 &   5.0724 r
  mprj/o_dly[130]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2973   1.0500            2.4186 &   7.4910 r
  mprj/o_q_dly[130] (net)                                2   0.0135 
  mprj/o_BUF[130]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0874   0.2973   1.0500   0.0354   0.0374 &   7.5283 r
  mprj/o_BUF[130]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.5498   1.0500            3.3462 &  10.8745 r
  mprj/io_out[31] (net)                                  1   0.3241 
  mprj/io_out[31] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.8745 r
  io_out[31] (net) 
  io_out[31] (out)                                                    0.0000   5.5595   1.0500   0.0000   0.1465 &  11.0210 r
  data arrival time                                                                                                 11.0210

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.0210
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1210

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5248 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5248 

  slack (with derating applied) (VIOLATED)                                                               -3.1210 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5962 



  Startpoint: mprj/o_FF[78]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[46]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[78]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4209   1.0500   0.0000   0.7341 &   4.1203 r
  mprj/o_FF[78]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1805   1.0500            1.0746 &   5.1948 r
  mprj/o_q[78] (net)                                     1   0.0070 
  mprj/o_dly[78]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1805   1.0500   0.0000   0.0001 &   5.1949 r
  mprj/o_dly[78]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3850   1.0500            2.4785 &   7.6734 r
  mprj/o_q_dly[78] (net)                                 2   0.0193 
  mprj/o_BUF[78]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0466   0.3850   1.0500   0.0189   0.0202 &   7.6935 r
  mprj/o_BUF[78]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.6834   1.0500            2.8796 &  10.5731 r
  mprj/la_data_out[46] (net)                             1   0.2743 
  mprj/la_data_out[46] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.5731 r
  la_data_out[46] (net) 
  la_data_out[46] (out)                                               0.8020   4.6881   1.0500   0.3259   0.4349 &  11.0081 r
  data arrival time                                                                                                 11.0081

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.0081
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1081

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5242 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5242 

  slack (with derating applied) (VIOLATED)                                                               -3.1081 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5839 



  Startpoint: mprj/o_FF[41]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[9]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[41]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3891   1.0500   0.0000   0.4347 &   3.8208 r
  mprj/o_FF[41]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2818   1.0500            1.1385 &   4.9593 r
  mprj/o_q[41] (net)                                     2   0.0135 
  mprj/o_dly[41]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2818   1.0500   0.0000   0.0002 &   4.9595 r
  mprj/o_dly[41]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2548   1.0500            2.4057 &   7.3652 r
  mprj/o_q_dly[41] (net)                                 2   0.0108 
  mprj/o_BUF[41]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2548   1.0500   0.0000   0.0001 &   7.3653 r
  mprj/o_BUF[41]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.5808   1.0500            2.8106 &  10.1758 r
  mprj/la_data_out[9] (net)                              1   0.2685 
  mprj/la_data_out[9] (user_proj_example)                                      0.0000   1.0500            0.0000 &  10.1758 r
  la_data_out[9] (net) 
  la_data_out[9] (out)                                                1.7327   4.5853   1.0500   0.6979   0.8174 &  10.9933 r
  data arrival time                                                                                                 10.9933

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.9933
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0933

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5235 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5235 

  slack (with derating applied) (VIOLATED)                                                               -3.0933 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5698 



  Startpoint: mprj/o_FF[65]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[33]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[65]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4231   1.0500   0.0000   0.7285 &   4.1147 r
  mprj/o_FF[65]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1438   1.0500            1.0491 &   5.1637 r
  mprj/o_q[65] (net)                                     1   0.0044 
  mprj/o_dly[65]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1438   1.0500   0.0000   0.0001 &   5.1638 r
  mprj/o_dly[65]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3692   1.0500            2.4639 &   7.6277 r
  mprj/o_q_dly[65] (net)                                 2   0.0182 
  mprj/o_BUF[65]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0650   0.3692   1.0500   0.0262   0.0278 &   7.6555 r
  mprj/o_BUF[65]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.4833   1.0500            2.7687 &  10.4242 r
  mprj/la_data_out[33] (net)                             1   0.2628 
  mprj/la_data_out[33] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.4242 r
  la_data_out[33] (net) 
  la_data_out[33] (out)                                               1.1467   4.4873   1.0500   0.4559   0.5607 &  10.9850 r
  data arrival time                                                                                                 10.9850

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.9850
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0850

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5231 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5231 

  slack (with derating applied) (VIOLATED)                                                               -3.0850 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5619 



  Startpoint: mprj/o_FF[164]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[27] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[164]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4103   1.0500   0.0000   0.5996 &   3.9857 r
  mprj/o_FF[164]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1567   1.0500            1.0578 &   5.0436 r
  mprj/o_q[164] (net)                                    1   0.0053 
  mprj/o_dly[164]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1567   1.0500   0.0000   0.0001 &   5.0436 r
  mprj/o_dly[164]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3433   1.0500            2.4485 &   7.4921 r
  mprj/o_q_dly[164] (net)                                2   0.0165 
  mprj/o_BUF[164]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0224   0.3433   1.0500   0.0091   0.0098 &   7.5019 r
  mprj/o_BUF[164]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.6505   1.0500            2.8579 &  10.3598 r
  mprj/io_oeb[27] (net)                                  1   0.2724 
  mprj/io_oeb[27] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.3598 r
  io_oeb[27] (net) 
  io_oeb[27] (out)                                                    1.2645   4.6550   1.0500   0.5052   0.6214 &  10.9812 r
  data arrival time                                                                                                 10.9812

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.9812
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0812

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5229 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5229 

  slack (with derating applied) (VIOLATED)                                                               -3.0812 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5583 



  Startpoint: mprj/o_FF[87]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[55]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[87]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4347   1.0500   0.0000   0.7846 &   4.1708 r
  mprj/o_FF[87]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2288   1.0500            1.1063 &   5.2771 r
  mprj/o_q[87] (net)                                     2   0.0101 
  mprj/o_dly[87]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2288   1.0500   0.0000   0.0001 &   5.2773 r
  mprj/o_dly[87]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4590   1.0500            2.5289 &   7.8061 r
  mprj/o_q_dly[87] (net)                                 2   0.0239 
  mprj/o_BUF[87]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4590   1.0500   0.0000   0.0004 &   7.8065 r
  mprj/o_BUF[87]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.5929   1.0500            2.8274 &  10.6339 r
  mprj/la_data_out[55] (net)                             1   0.2687 
  mprj/la_data_out[55] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.6339 r
  la_data_out[55] (net) 
  la_data_out[55] (out)                                               0.5898   4.5986   1.0500   0.2347   0.3462 &  10.9801 r
  data arrival time                                                                                                 10.9801

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.9801
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0801

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5229 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5229 

  slack (with derating applied) (VIOLATED)                                                               -3.0801 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5573 



  Startpoint: mprj/o_FF[103]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[4] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[103]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3876   1.0500   0.0000   0.5200 &   3.9062 r
  mprj/o_FF[103]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2147   1.0500            1.0969 &   5.0031 r
  mprj/o_q[103] (net)                                    2   0.0092 
  mprj/o_dly[103]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2147   1.0500   0.0000   0.0001 &   5.0032 r
  mprj/o_dly[103]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3632   1.0500            2.4682 &   7.4714 r
  mprj/o_q_dly[103] (net)                                2   0.0179 
  mprj/o_BUF[103]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3632   1.0500   0.0000   0.0002 &   7.4716 r
  mprj/o_BUF[103]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.5437   1.0500            3.3338 &  10.8054 r
  mprj/io_out[4] (net)                                   1   0.3228 
  mprj/io_out[4] (user_proj_example)                                           0.0000   1.0500            0.0000 &  10.8054 r
  io_out[4] (net) 
  io_out[4] (out)                                                     0.0000   5.5563   1.0500   0.0000   0.1651 &  10.9705 r
  data arrival time                                                                                                 10.9705

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.9705
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0705

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5224 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5224 

  slack (with derating applied) (VIOLATED)                                                               -3.0705 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5481 



  Startpoint: mprj/o_FF[104]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[5] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[104]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3876   1.0500   0.0000   0.5201 &   3.9062 r
  mprj/o_FF[104]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1714   1.0500            1.0678 &   4.9740 r
  mprj/o_q[104] (net)                                    1   0.0063 
  mprj/o_dly[104]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1714   1.0500   0.0000   0.0001 &   4.9741 r
  mprj/o_dly[104]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4608   1.0500            2.5234 &   7.4975 r
  mprj/o_q_dly[104] (net)                                2   0.0240 
  mprj/o_BUF[104]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1601   0.4608   1.0500   0.0654   0.0690 &   7.5665 r
  mprj/o_BUF[104]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.3752   1.0500            3.2617 &  10.8282 r
  mprj/io_out[5] (net)                                   1   0.3140 
  mprj/io_out[5] (user_proj_example)                                           0.0000   1.0500            0.0000 &  10.8282 r
  io_out[5] (net) 
  io_out[5] (out)                                                     0.0000   5.3845   1.0500   0.0000   0.1411 &  10.9693 r
  data arrival time                                                                                                 10.9693

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.9693
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0693

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5223 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5223 

  slack (with derating applied) (VIOLATED)                                                               -3.0693 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5469 



  Startpoint: mprj/o_FF[34]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[34]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3934   1.0500   0.0000   0.4715 &   3.8576 r
  mprj/o_FF[34]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1540   1.0500            1.0558 &   4.9134 r
  mprj/o_q[34] (net)                                     1   0.0051 
  mprj/o_dly[34]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1540   1.0500   0.0000   0.0000 &   4.9134 r
  mprj/o_dly[34]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2712   1.0500            2.4011 &   7.3145 r
  mprj/o_q_dly[34] (net)                                 2   0.0118 
  mprj/o_BUF[34]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2712   1.0500   0.0000   0.0001 &   7.3146 r
  mprj/o_BUF[34]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.7987   1.0500            2.9351 &  10.2497 r
  mprj/la_data_out[2] (net)                              1   0.2812 
  mprj/la_data_out[2] (user_proj_example)                                      0.0000   1.0500            0.0000 &  10.2497 r
  la_data_out[2] (net) 
  la_data_out[2] (out)                                                1.4586   4.8037   1.0500   0.5906   0.7146 &  10.9644 r
  data arrival time                                                                                                 10.9644

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.9644
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0644

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5221 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5221 

  slack (with derating applied) (VIOLATED)                                                               -3.0644 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5422 



  Startpoint: mprj/o_FF[167]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[30] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[167]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4104   1.0500   0.0000   0.6225 &   4.0086 r
  mprj/o_FF[167]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1375   1.0500            1.0445 &   5.0531 r
  mprj/o_q[167] (net)                                    1   0.0040 
  mprj/o_dly[167]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1375   1.0500   0.0000   0.0000 &   5.0531 r
  mprj/o_dly[167]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2815   1.0500            2.4054 &   7.4586 r
  mprj/o_q_dly[167] (net)                                2   0.0125 
  mprj/o_BUF[167]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2815   1.0500   0.0000   0.0001 &   7.4587 r
  mprj/o_BUF[167]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.4254   1.0500            3.2797 &  10.7383 r
  mprj/io_oeb[30] (net)                                  1   0.3172 
  mprj/io_oeb[30] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.7383 r
  io_oeb[30] (net) 
  io_oeb[30] (out)                                                    0.1929   5.4336   1.0500   0.0729   0.2102 &  10.9485 r
  data arrival time                                                                                                 10.9485

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.9485
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0485

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5214 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5214 

  slack (with derating applied) (VIOLATED)                                                               -3.0485 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5272 



  Startpoint: mprj/o_FF[27]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[27]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[27]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3743   1.0500   0.0000   0.3070 &   3.6932 r
  mprj/o_FF[27]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1650   1.0500            1.0631 &   4.7563 r
  mprj/o_q[27] (net)                                     1   0.0059 
  mprj/o_dly[27]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1650   1.0500   0.0000   0.0001 &   4.7563 r
  mprj/o_dly[27]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1653   1.0500            2.3295 &   7.0858 r
  mprj/o_q_dly[27] (net)                                 1   0.0049 
  mprj/o_BUF[27]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1653   1.0500   0.0000   0.0001 &   7.0859 r
  mprj/o_BUF[27]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.0509   1.0500            3.0765 &  10.1624 r
  mprj/wbs_dat_o[27] (net)                               1   0.2969 
  mprj/wbs_dat_o[27] (user_proj_example)                                       0.0000   1.0500            0.0000 &  10.1624 r
  wbs_dat_o[27] (net) 
  wbs_dat_o[27] (out)                                                 1.6014   5.0555   1.0500   0.6479   0.7772 &  10.9396 r
  data arrival time                                                                                                 10.9396

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.9396
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0396

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5209 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5209 

  slack (with derating applied) (VIOLATED)                                                               -3.0396 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5187 



  Startpoint: mprj/o_FF[70]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[38]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[70]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4222   1.0500   0.0000   0.7312 &   4.1173 r
  mprj/o_FF[70]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2369   1.0500            1.1111 &   5.2285 r
  mprj/o_q[70] (net)                                     2   0.0106 
  mprj/o_dly[70]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2369   1.0500   0.0000   0.0001 &   5.2286 r
  mprj/o_dly[70]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5716   1.0500            2.5979 &   7.8265 r
  mprj/o_q_dly[70] (net)                                 2   0.0310 
  mprj/o_BUF[70]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5716   1.0500   0.0000   0.0008 &   7.8273 r
  mprj/o_BUF[70]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.4556   1.0500            2.7635 &  10.5908 r
  mprj/la_data_out[38] (net)                             1   0.2611 
  mprj/la_data_out[38] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.5908 r
  la_data_out[38] (net) 
  la_data_out[38] (out)                                               0.5845   4.4602   1.0500   0.2328   0.3317 &  10.9225 r
  data arrival time                                                                                                 10.9225

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.9225
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0225

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5201 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5201 

  slack (with derating applied) (VIOLATED)                                                               -3.0225 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5024 



  Startpoint: mprj/o_FF[64]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[32]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[64]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4227   1.0500   0.0000   0.7297 &   4.1158 r
  mprj/o_FF[64]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1780   1.0500            1.0729 &   5.1887 r
  mprj/o_q[64] (net)                                     1   0.0068 
  mprj/o_dly[64]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1780   1.0500   0.0000   0.0001 &   5.1888 r
  mprj/o_dly[64]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4695   1.0500            2.5294 &   7.7182 r
  mprj/o_q_dly[64] (net)                                 2   0.0246 
  mprj/o_BUF[64]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0162   0.4695   1.0500   0.0063   0.0072 &   7.7254 r
  mprj/o_BUF[64]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.3973   1.0500            2.7199 &  10.4453 r
  mprj/la_data_out[32] (net)                             1   0.2574 
  mprj/la_data_out[32] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.4453 r
  la_data_out[32] (net) 
  la_data_out[32] (out)                                               0.8951   4.4021   1.0500   0.3582   0.4629 &  10.9082 r
  data arrival time                                                                                                 10.9082

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.9082
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0082

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5194 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5194 

  slack (with derating applied) (VIOLATED)                                                               -3.0082 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4887 



  Startpoint: mprj/o_FF[76]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[44]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[76]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4206   1.0500   0.0000   0.7349 &   4.1210 r
  mprj/o_FF[76]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2046   1.0500            1.0912 &   5.2122 r
  mprj/o_q[76] (net)                                     2   0.0086 
  mprj/o_dly[76]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2046   1.0500   0.0000   0.0001 &   5.2123 r
  mprj/o_dly[76]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4868   1.0500            2.5429 &   7.7552 r
  mprj/o_q_dly[76] (net)                                 2   0.0257 
  mprj/o_BUF[76]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4868   1.0500   0.0000   0.0004 &   7.7556 r
  mprj/o_BUF[76]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.5106   1.0500            2.7900 &  10.5455 r
  mprj/la_data_out[44] (net)                             1   0.2643 
  mprj/la_data_out[44] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.5455 r
  la_data_out[44] (net) 
  la_data_out[44] (out)                                               0.6318   4.5150   1.0500   0.2578   0.3576 &  10.9031 r
  data arrival time                                                                                                 10.9031

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.9031
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0031

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5192 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5192 

  slack (with derating applied) (VIOLATED)                                                               -3.0031 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4839 



  Startpoint: mprj/o_FF[43]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[11]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[43]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4105   1.0500   0.0000   0.5487 &   3.9349 r
  mprj/o_FF[43]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2545   1.0500            1.1219 &   5.0568 r
  mprj/o_q[43] (net)                                     2   0.0118 
  mprj/o_dly[43]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2545   1.0500   0.0000   0.0001 &   5.0569 r
  mprj/o_dly[43]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1617   1.0500            2.3376 &   7.3946 r
  mprj/o_q_dly[43] (net)                                 1   0.0046 
  mprj/o_BUF[43]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1617   1.0500   0.0000   0.0000 &   7.3946 r
  mprj/o_BUF[43]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.4736   1.0500            2.7385 &  10.1331 r
  mprj/la_data_out[11] (net)                             1   0.2623 
  mprj/la_data_out[11] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.1331 r
  la_data_out[11] (net) 
  la_data_out[11] (out)                                               1.5013   4.4780   1.0500   0.6136   0.7265 &  10.8596 r
  data arrival time                                                                                                 10.8596

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.8596
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9596

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5171 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5171 

  slack (with derating applied) (VIOLATED)                                                               -2.9596 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4425 



  Startpoint: mprj/o_FF[75]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[43]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[75]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4218   1.0500   0.0000   0.7318 &   4.1180 r
  mprj/o_FF[75]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2072   1.0500            1.0928 &   5.2107 r
  mprj/o_q[75] (net)                                     2   0.0088 
  mprj/o_dly[75]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2072   1.0500   0.0000   0.0001 &   5.2108 r
  mprj/o_dly[75]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4300   1.0500            2.5089 &   7.7197 r
  mprj/o_q_dly[75] (net)                                 2   0.0221 
  mprj/o_BUF[75]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4300   1.0500   0.0000   0.0003 &   7.7200 r
  mprj/o_BUF[75]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.3969   1.0500            2.7170 &  10.4370 r
  mprj/la_data_out[43] (net)                             1   0.2574 
  mprj/la_data_out[43] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.4370 r
  la_data_out[43] (net) 
  la_data_out[43] (out)                                               0.7773   4.4015   1.0500   0.3151   0.4180 &  10.8550 r
  data arrival time                                                                                                 10.8550

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.8550
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9550

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5169 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5169 

  slack (with derating applied) (VIOLATED)                                                               -2.9550 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4381 



  Startpoint: mprj/o_FF[69]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[37]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[69]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4234   1.0500   0.0000   0.7275 &   4.1136 r
  mprj/o_FF[69]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2167   1.0500            1.0987 &   5.2124 r
  mprj/o_q[69] (net)                                     2   0.0094 
  mprj/o_dly[69]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2167   1.0500   0.0000   0.0001 &   5.2125 r
  mprj/o_dly[69]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4825   1.0500            2.5417 &   7.7541 r
  mprj/o_q_dly[69] (net)                                 2   0.0254 
  mprj/o_BUF[69]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4825   1.0500   0.0000   0.0004 &   7.7546 r
  mprj/o_BUF[69]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.4279   1.0500            2.7418 &  10.4964 r
  mprj/la_data_out[37] (net)                             1   0.2594 
  mprj/la_data_out[37] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.4964 r
  la_data_out[37] (net) 
  la_data_out[37] (out)                                               0.5614   4.4323   1.0500   0.2232   0.3200 &  10.8164 r
  data arrival time                                                                                                 10.8164

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.8164
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9164

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5151 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5151 

  slack (with derating applied) (VIOLATED)                                                               -2.9164 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4013 



  Startpoint: mprj/o_FF[63]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[31]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[63]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4256   1.0500   0.0000   0.7202 &   4.1064 r
  mprj/o_FF[63]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1335   1.0500            1.0419 &   5.1483 r
  mprj/o_q[63] (net)                                     1   0.0037 
  mprj/o_dly[63]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1335   1.0500   0.0000   0.0000 &   5.1484 r
  mprj/o_dly[63]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2447   1.0500            2.3808 &   7.5292 r
  mprj/o_q_dly[63] (net)                                 2   0.0101 
  mprj/o_BUF[63]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2447   1.0500   0.0000   0.0001 &   7.5293 r
  mprj/o_BUF[63]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.7003   1.0500            2.8844 &  10.4137 r
  mprj/la_data_out[31] (net)                             1   0.2760 
  mprj/la_data_out[31] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.4137 r
  la_data_out[31] (net) 
  la_data_out[31] (out)                                               0.7407   4.7041   1.0500   0.3009   0.3983 &  10.8120 r
  data arrival time                                                                                                 10.8120

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.8120
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9120

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5149 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5149 

  slack (with derating applied) (VIOLATED)                                                               -2.9120 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3971 



  Startpoint: mprj/o_FF[107]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[8] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[107]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3871   1.0500   0.0000   0.5205 &   3.9067 r
  mprj/o_FF[107]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1590   1.0500            1.0591 &   4.9658 r
  mprj/o_q[107] (net)                                    1   0.0055 
  mprj/o_dly[107]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1590   1.0500   0.0000   0.0000 &   4.9658 r
  mprj/o_dly[107]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2520   1.0500            2.3892 &   7.3550 r
  mprj/o_q_dly[107] (net)                                2   0.0106 
  mprj/o_BUF[107]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2520   1.0500   0.0000   0.0001 &   7.3551 r
  mprj/o_BUF[107]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.7271   1.0500            2.8893 &  10.2444 r
  mprj/io_out[8] (net)                                   1   0.2769 
  mprj/io_out[8] (user_proj_example)                                           0.0000   1.0500            0.0000 &  10.2444 r
  io_out[8] (net) 
  io_out[8] (out)                                                     1.0878   4.7323   1.0500   0.4432   0.5641 &  10.8086 r
  data arrival time                                                                                                 10.8086

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.8086
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9086

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5147 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5147 

  slack (with derating applied) (VIOLATED)                                                               -2.9086 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3939 



  Startpoint: mprj/o_FF[98]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[98]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4218   1.0500   0.0000   0.7507 &   4.1368 r
  mprj/o_FF[98]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2404   1.0500            1.1133 &   5.2502 r
  mprj/o_q[98] (net)                                     2   0.0109 
  mprj/o_dly[98]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2404   1.0500   0.0000   0.0001 &   5.2503 r
  mprj/o_dly[98]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2686   1.0500            2.4097 &   7.6600 r
  mprj/o_q_dly[98] (net)                                 2   0.0117 
  mprj/o_BUF[98]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2686   1.0500   0.0000   0.0001 &   7.6601 r
  mprj/o_BUF[98]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.7825   1.0500            2.9135 &  10.5736 r
  mprj/irq[2] (net)                                      1   0.2795 
  mprj/irq[2] (user_proj_example)                                              0.0000   1.0500            0.0000 &  10.5736 r
  user_irq[2] (net) 
  user_irq[2] (out)                                                   0.2462   4.7893   1.0500   0.0962   0.2127 &  10.7863 r
  data arrival time                                                                                                 10.7863

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.7863
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8863

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5136 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5136 

  slack (with derating applied) (VIOLATED)                                                               -2.8863 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3727 



  Startpoint: mprj/o_FF[74]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[42]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[74]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4218   1.0500   0.0000   0.7318 &   4.1180 r
  mprj/o_FF[74]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2173   1.0500            1.0990 &   5.2170 r
  mprj/o_q[74] (net)                                     2   0.0094 
  mprj/o_dly[74]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2173   1.0500   0.0000   0.0001 &   5.2171 r
  mprj/o_dly[74]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5226   1.0500            2.5660 &   7.7831 r
  mprj/o_q_dly[74] (net)                                 2   0.0279 
  mprj/o_BUF[74]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5226   1.0500   0.0000   0.0005 &   7.7836 r
  mprj/o_BUF[74]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.2640   1.0500            2.6469 &  10.4305 r
  mprj/la_data_out[42] (net)                             1   0.2495 
  mprj/la_data_out[42] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.4305 r
  la_data_out[42] (net) 
  la_data_out[42] (out)                                               0.6249   4.2686   1.0500   0.2503   0.3473 &  10.7778 r
  data arrival time                                                                                                 10.7778

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.7778
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8778

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5132 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5132 

  slack (with derating applied) (VIOLATED)                                                               -2.8778 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3646 



  Startpoint: mprj/o_FF[108]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[9] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[108]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3921   1.0500   0.0000   0.5142 &   3.9003 r
  mprj/o_FF[108]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1712   1.0500            1.0677 &   4.9680 r
  mprj/o_q[108] (net)                                    1   0.0063 
  mprj/o_dly[108]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1712   1.0500   0.0000   0.0000 &   4.9680 r
  mprj/o_dly[108]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3782   1.0500            2.4729 &   7.4410 r
  mprj/o_q_dly[108] (net)                                2   0.0188 
  mprj/o_BUF[108]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3782   1.0500   0.0000   0.0003 &   7.4413 r
  mprj/o_BUF[108]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.5863   1.0500            2.8247 &  10.2660 r
  mprj/io_out[9] (net)                                   1   0.2687 
  mprj/io_out[9] (user_proj_example)                                           0.0000   1.0500            0.0000 &  10.2660 r
  io_out[9] (net) 
  io_out[9] (out)                                                     0.9798   4.5906   1.0500   0.3983   0.5069 &  10.7729 r
  data arrival time                                                                                                 10.7729

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.7729
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8729

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5130 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5130 

  slack (with derating applied) (VIOLATED)                                                               -2.8729 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3599 



  Startpoint: mprj/o_FF[73]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[41]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[73]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4223   1.0500   0.0000   0.7309 &   4.1170 r
  mprj/o_FF[73]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2373   1.0500            1.1114 &   5.2284 r
  mprj/o_q[73] (net)                                     2   0.0107 
  mprj/o_dly[73]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2373   1.0500   0.0000   0.0001 &   5.2285 r
  mprj/o_dly[73]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5281   1.0500            2.5716 &   7.8002 r
  mprj/o_q_dly[73] (net)                                 2   0.0283 
  mprj/o_BUF[73]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5281   1.0500   0.0000   0.0006 &   7.8008 r
  mprj/o_BUF[73]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.3269   1.0500            2.6866 &  10.4873 r
  mprj/la_data_out[41] (net)                             1   0.2535 
  mprj/la_data_out[41] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.4873 r
  la_data_out[41] (net) 
  la_data_out[41] (out)                                               0.4686   4.3313   1.0500   0.1898   0.2825 &  10.7699 r
  data arrival time                                                                                                 10.7699

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.7699
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8699

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5129 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5129 

  slack (with derating applied) (VIOLATED)                                                               -2.8699 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3570 



  Startpoint: mprj/o_FF[11]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[11]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[11]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3683   1.0500   0.0000   0.2875 &   3.6737 r
  mprj/o_FF[11]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1448   1.0500            1.0490 &   4.7227 r
  mprj/o_q[11] (net)                                     1   0.0045 
  mprj/o_dly[11]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1448   1.0500   0.0000   0.0001 &   4.7227 r
  mprj/o_dly[11]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3849   1.0500            2.4743 &   7.1970 r
  mprj/o_q_dly[11] (net)                                 2   0.0193 
  mprj/o_BUF[11]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3849   1.0500   0.0000   0.0003 &   7.1973 r
  mprj/o_BUF[11]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.8737   1.0500            2.9794 &  10.1766 r
  mprj/wbs_dat_o[11] (net)                               1   0.2850 
  mprj/wbs_dat_o[11] (user_proj_example)                                       0.0000   1.0500            0.0000 &  10.1766 r
  wbs_dat_o[11] (net) 
  wbs_dat_o[11] (out)                                                 1.1461   4.8803   1.0500   0.4588   0.5897 &  10.7663 r
  data arrival time                                                                                                 10.7663

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.7663
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8663

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5127 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5127 

  slack (with derating applied) (VIOLATED)                                                               -2.8663 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3536 



  Startpoint: mprj/o_FF[60]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[28]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[60]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4263   1.0500   0.0000   0.6601 &   4.0462 r
  mprj/o_FF[60]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2469   1.0500            1.1174 &   5.1637 r
  mprj/o_q[60] (net)                                     2   0.0113 
  mprj/o_dly[60]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2469   1.0500   0.0000   0.0001 &   5.1638 r
  mprj/o_dly[60]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4021   1.0500            2.4965 &   7.6603 r
  mprj/o_q_dly[60] (net)                                 2   0.0204 
  mprj/o_BUF[60]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0290   0.4021   1.0500   0.0115   0.0123 &   7.6727 r
  mprj/o_BUF[60]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.3291   1.0500            2.6744 &  10.3471 r
  mprj/la_data_out[28] (net)                             1   0.2532 
  mprj/la_data_out[28] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.3471 r
  la_data_out[28] (net) 
  la_data_out[28] (out)                                               0.7162   4.3338   1.0500   0.2900   0.3875 &  10.7346 r
  data arrival time                                                                                                 10.7346

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.7346
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8346

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5112 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5112 

  slack (with derating applied) (VIOLATED)                                                               -2.8346 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3234 



  Startpoint: mprj/o_FF[105]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[6] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[105]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3921   1.0500   0.0000   0.5143 &   3.9004 r
  mprj/o_FF[105]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3841   1.0500            1.2016 &   5.1020 r
  mprj/o_q[105] (net)                                    2   0.0200 
  mprj/o_dly[105]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.3841   1.0500   0.0000   0.0002 &   5.1022 r
  mprj/o_dly[105]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1552   1.0500            2.3436 &   7.4458 r
  mprj/o_q_dly[105] (net)                                1   0.0042 
  mprj/o_BUF[105]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1552   1.0500   0.0000   0.0000 &   7.4459 r
  mprj/o_BUF[105]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.1907   1.0500            3.1340 &  10.5799 r
  mprj/io_out[6] (net)                                   1   0.3038 
  mprj/io_out[6] (user_proj_example)                                           0.0000   1.0500            0.0000 &  10.5799 r
  io_out[6] (net) 
  io_out[6] (out)                                                     0.0000   5.1986   1.0500   0.0000   0.1273 &  10.7072 r
  data arrival time                                                                                                 10.7072

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.7072
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8072

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5099 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5099 

  slack (with derating applied) (VIOLATED)                                                               -2.8072 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2973 



  Startpoint: mprj/o_FF[33]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[33]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3941   1.0500   0.0000   0.4773 &   3.8634 r
  mprj/o_FF[33]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2321   1.0500            1.1078 &   4.9712 r
  mprj/o_q[33] (net)                                     2   0.0103 
  mprj/o_dly[33]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2321   1.0500   0.0000   0.0001 &   4.9713 r
  mprj/o_dly[33]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3606   1.0500            2.4685 &   7.4398 r
  mprj/o_q_dly[33] (net)                                 2   0.0177 
  mprj/o_BUF[33]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3606   1.0500   0.0000   0.0002 &   7.4400 r
  mprj/o_BUF[33]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.6329   1.0500            2.8484 &  10.2884 r
  mprj/la_data_out[1] (net)                              1   0.2713 
  mprj/la_data_out[1] (user_proj_example)                                      0.0000   1.0500            0.0000 &  10.2884 r
  la_data_out[1] (net) 
  la_data_out[1] (out)                                                0.7611   4.6377   1.0500   0.3064   0.4148 &  10.7032 r
  data arrival time                                                                                                 10.7032

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.7032
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8032

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5097 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5097 

  slack (with derating applied) (VIOLATED)                                                               -2.8032 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2935 



  Startpoint: mprj/o_FF[160]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[23] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[160]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4103   1.0500   0.0000   0.5992 &   3.9854 r
  mprj/o_FF[160]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1265   1.0500            1.0369 &   5.0222 r
  mprj/o_q[160] (net)                                    1   0.0033 
  mprj/o_dly[160]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1265   1.0500   0.0000   0.0000 &   5.0223 r
  mprj/o_dly[160]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3234   1.0500            2.4308 &   7.4531 r
  mprj/o_q_dly[160] (net)                                2   0.0152 
  mprj/o_BUF[160]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0226   0.3234   1.0500   0.0091   0.0097 &   7.4627 r
  mprj/o_BUF[160]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.7281   1.0500            2.8917 &  10.3545 r
  mprj/io_oeb[23] (net)                                  1   0.2764 
  mprj/io_oeb[23] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.3545 r
  io_oeb[23] (net) 
  io_oeb[23] (out)                                                    0.3605   4.7344   1.0500   0.1430   0.2562 &  10.6106 r
  data arrival time                                                                                                 10.6106

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.6106
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7106

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5053 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5053 

  slack (with derating applied) (VIOLATED)                                                               -2.7106 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2054 



  Startpoint: mprj/o_FF[143]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[6] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[143]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4065   1.0500   0.0000   0.5261 &   3.9122 r
  mprj/o_FF[143]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1429   1.0500            1.0482 &   4.9604 r
  mprj/o_q[143] (net)                                    1   0.0044 
  mprj/o_dly[143]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1429   1.0500   0.0000   0.0001 &   4.9605 r
  mprj/o_dly[143]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2416   1.0500            2.3804 &   7.3408 r
  mprj/o_q_dly[143] (net)                                2   0.0099 
  mprj/o_BUF[143]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2416   1.0500   0.0000   0.0001 &   7.3409 r
  mprj/o_BUF[143]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.1868   1.0500            3.1417 &  10.4826 r
  mprj/io_oeb[6] (net)                                   1   0.3034 
  mprj/io_oeb[6] (user_proj_example)                                           0.0000   1.0500            0.0000 &  10.4826 r
  io_oeb[6] (net) 
  io_oeb[6] (out)                                                     0.0000   5.1944   1.0500   0.0000   0.1258 &  10.6084 r
  data arrival time                                                                                                 10.6084

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.6084
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7084

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5052 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5052 

  slack (with derating applied) (VIOLATED)                                                               -2.7084 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2033 



  Startpoint: mprj/o_FF[29]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[29]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[29]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3683   1.0500   0.0000   0.2844 &   3.6705 r
  mprj/o_FF[29]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2518   1.0500            1.1196 &   4.7902 r
  mprj/o_q[29] (net)                                     2   0.0116 
  mprj/o_dly[29]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0730   0.2518   1.0500   0.0296   0.0312 &   4.8214 r
  mprj/o_dly[29]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1400   1.0500            2.3215 &   7.1429 r
  mprj/o_q_dly[29] (net)                                 1   0.0032 
  mprj/o_BUF[29]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1400   1.0500   0.0000   0.0000 &   7.1429 r
  mprj/o_BUF[29]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.8621   1.0500            2.9462 &  10.0891 r
  mprj/wbs_dat_o[29] (net)                               1   0.2846 
  mprj/wbs_dat_o[29] (user_proj_example)                                       0.0000   1.0500            0.0000 &  10.0891 r
  wbs_dat_o[29] (net) 
  wbs_dat_o[29] (out)                                                 0.9578   4.8690   1.0500   0.3883   0.5158 &  10.6049 r
  data arrival time                                                                                                 10.6049

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.6049
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7049

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5050 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5050 

  slack (with derating applied) (VIOLATED)                                                               -2.7049 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1999 



  Startpoint: mprj/o_FF[67]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[35]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[67]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4228   1.0500   0.0000   0.7294 &   4.1155 r
  mprj/o_FF[67]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1582   1.0500            1.0591 &   5.1746 r
  mprj/o_q[67] (net)                                     1   0.0054 
  mprj/o_dly[67]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1582   1.0500   0.0000   0.0001 &   5.1747 r
  mprj/o_dly[67]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4549   1.0500            2.5183 &   7.6929 r
  mprj/o_q_dly[67] (net)                                 2   0.0237 
  mprj/o_BUF[67]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0198   0.4549   1.0500   0.0079   0.0087 &   7.7017 r
  mprj/o_BUF[67]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.1387   1.0500            2.5756 &  10.2773 r
  mprj/la_data_out[35] (net)                             1   0.2424 
  mprj/la_data_out[35] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.2773 r
  la_data_out[35] (net) 
  la_data_out[35] (out)                                               0.5356   4.1425   1.0500   0.2132   0.2991 &  10.5764 r
  data arrival time                                                                                                 10.5764

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.5764
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6764

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5036 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5036 

  slack (with derating applied) (VIOLATED)                                                               -2.6764 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1728 



  Startpoint: mprj/o_FF[151]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[14] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[151]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3998   1.0500   0.0000   0.5133 &   3.8995 r
  mprj/o_FF[151]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1459   1.0500            1.0502 &   4.9497 r
  mprj/o_q[151] (net)                                    1   0.0046 
  mprj/o_dly[151]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1459   1.0500   0.0000   0.0001 &   4.9497 r
  mprj/o_dly[151]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3864   1.0500            2.4754 &   7.4251 r
  mprj/o_q_dly[151] (net)                                2   0.0194 
  mprj/o_BUF[151]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3864   1.0500   0.0000   0.0003 &   7.4255 r
  mprj/o_BUF[151]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.5804   1.0500            2.8061 &  10.2315 r
  mprj/io_oeb[14] (net)                                  1   0.2674 
  mprj/io_oeb[14] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.2315 r
  io_oeb[14] (net) 
  io_oeb[14] (out)                                                    0.5233   4.5873   1.0500   0.2117   0.3258 &  10.5573 r
  data arrival time                                                                                                 10.5573

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.5573
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6573

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5027 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5027 

  slack (with derating applied) (VIOLATED)                                                               -2.6573 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1545 



  Startpoint: mprj/o_FF[32]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[32]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3945   1.0500   0.0000   0.4811 &   3.8672 r
  mprj/o_FF[32]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1812   1.0500            1.0747 &   4.9419 r
  mprj/o_q[32] (net)                                     1   0.0070 
  mprj/o_dly[32]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1812   1.0500   0.0000   0.0001 &   4.9420 r
  mprj/o_dly[32]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3285   1.0500            2.4417 &   7.3837 r
  mprj/o_q_dly[32] (net)                                 2   0.0156 
  mprj/o_BUF[32]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3285   1.0500   0.0000   0.0002 &   7.3839 r
  mprj/o_BUF[32]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.6214   1.0500            2.8379 &  10.2218 r
  mprj/la_data_out[0] (net)                              1   0.2705 
  mprj/la_data_out[0] (user_proj_example)                                      0.0000   1.0500            0.0000 &  10.2218 r
  la_data_out[0] (net) 
  la_data_out[0] (out)                                                0.5543   4.6262   1.0500   0.2244   0.3286 &  10.5504 r
  data arrival time                                                                                                 10.5504

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.5504
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6504

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5024 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5024 

  slack (with derating applied) (VIOLATED)                                                               -2.6504 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1480 



  Startpoint: mprj/o_FF[121]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[22] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[121]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4103   1.0500   0.0000   0.5991 &   3.9853 r
  mprj/o_FF[121]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1608   1.0500            1.0607 &   5.0460 r
  mprj/o_q[121] (net)                                    1   0.0056 
  mprj/o_dly[121]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1608   1.0500   0.0000   0.0001 &   5.0461 r
  mprj/o_dly[121]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4129   1.0500            2.4931 &   7.5392 r
  mprj/o_q_dly[121] (net)                                2   0.0210 
  mprj/o_BUF[121]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0643   0.4129   1.0500   0.0264   0.0279 &   7.5671 r
  mprj/o_BUF[121]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.2587   1.0500            2.6425 &  10.2096 r
  mprj/io_out[22] (net)                                  1   0.2496 
  mprj/io_out[22] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.2096 r
  io_out[22] (net) 
  io_out[22] (out)                                                    0.6058   4.2624   1.0500   0.2442   0.3339 &  10.5435 r
  data arrival time                                                                                                 10.5435

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.5435
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6435

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5021 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5021 

  slack (with derating applied) (VIOLATED)                                                               -2.6435 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1415 



  Startpoint: mprj/o_FF[106]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[7] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[106]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3870   1.0500   0.0000   0.5207 &   3.9069 r
  mprj/o_FF[106]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1249   1.0500            1.0354 &   4.9423 r
  mprj/o_q[106] (net)                                    1   0.0031 
  mprj/o_dly[106]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1249   1.0500   0.0000   0.0000 &   4.9423 r
  mprj/o_dly[106]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2229   1.0500            2.3650 &   7.3073 r
  mprj/o_q_dly[106] (net)                                2   0.0087 
  mprj/o_BUF[106]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2229   1.0500   0.0000   0.0001 &   7.3074 r
  mprj/o_BUF[106]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.0829   1.0500            3.0822 &  10.3896 r
  mprj/io_out[7] (net)                                   1   0.2974 
  mprj/io_out[7] (user_proj_example)                                           0.0000   1.0500            0.0000 &  10.3896 r
  io_out[7] (net) 
  io_out[7] (out)                                                     0.0000   5.0899   1.0500   0.0000   0.1177 &  10.5073 r
  data arrival time                                                                                                 10.5073

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.5073
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6073

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5003 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5003 

  slack (with derating applied) (VIOLATED)                                                               -2.6073 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1069 



  Startpoint: mprj/o_FF[40]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[8]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[40]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3894   1.0500   0.0000   0.4362 &   3.8224 r
  mprj/o_FF[40]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2350   1.0500            1.1095 &   4.9319 r
  mprj/o_q[40] (net)                                     2   0.0105 
  mprj/o_dly[40]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2350   1.0500   0.0000   0.0001 &   4.9320 r
  mprj/o_dly[40]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3020   1.0500            2.4307 &   7.3627 r
  mprj/o_q_dly[40] (net)                                 2   0.0139 
  mprj/o_BUF[40]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3020   1.0500   0.0000   0.0002 &   7.3629 r
  mprj/o_BUF[40]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.2482   1.0500            2.6194 &   9.9823 r
  mprj/la_data_out[8] (net)                              1   0.2484 
  mprj/la_data_out[8] (user_proj_example)                                      0.0000   1.0500            0.0000 &   9.9823 r
  la_data_out[8] (net) 
  la_data_out[8] (out)                                                1.0012   4.2530   1.0500   0.4082   0.5115 &  10.4938 r
  data arrival time                                                                                                 10.4938

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.4938
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5938

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4997 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4997 

  slack (with derating applied) (VIOLATED)                                                               -2.5938 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0941 



  Startpoint: mprj/o_FF[37]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[5]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[37]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3910   1.0500   0.0000   0.4508 &   3.8369 r
  mprj/o_FF[37]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1984   1.0500            1.0866 &   4.9235 r
  mprj/o_q[37] (net)                                     1   0.0082 
  mprj/o_dly[37]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1984   1.0500   0.0000   0.0001 &   4.9236 r
  mprj/o_dly[37]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2630   1.0500            2.4010 &   7.3247 r
  mprj/o_q_dly[37] (net)                                 2   0.0113 
  mprj/o_BUF[37]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2630   1.0500   0.0000   0.0001 &   7.3248 r
  mprj/o_BUF[37]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.5935   1.0500            2.8140 &  10.1388 r
  mprj/la_data_out[5] (net)                              1   0.2689 
  mprj/la_data_out[5] (user_proj_example)                                      0.0000   1.0500            0.0000 &  10.1388 r
  la_data_out[5] (net) 
  la_data_out[5] (out)                                                0.6023   4.5987   1.0500   0.2416   0.3471 &  10.4859 r
  data arrival time                                                                                                 10.4859

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.4859
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5859

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4993 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4993 

  slack (with derating applied) (VIOLATED)                                                               -2.5859 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0865 



  Startpoint: mprj/o_FF[147]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[10] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[147]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3876   1.0500   0.0000   0.5200 &   3.9062 r
  mprj/o_FF[147]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1652   1.0500            1.0634 &   4.9696 r
  mprj/o_q[147] (net)                                    1   0.0059 
  mprj/o_dly[147]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1652   1.0500   0.0000   0.0001 &   4.9697 r
  mprj/o_dly[147]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3465   1.0500            2.4516 &   7.4213 r
  mprj/o_q_dly[147] (net)                                2   0.0168 
  mprj/o_BUF[147]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3465   1.0500   0.0000   0.0002 &   7.4215 r
  mprj/o_BUF[147]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.1395   1.0500            2.5696 &   9.9911 r
  mprj/io_oeb[10] (net)                                  1   0.2425 
  mprj/io_oeb[10] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.9911 r
  io_oeb[10] (net) 
  io_oeb[10] (out)                                                    0.9661   4.1428   1.0500   0.3938   0.4852 &  10.4764 r
  data arrival time                                                                                                 10.4764

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.4764
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5764

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4989 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4989 

  slack (with derating applied) (VIOLATED)                                                               -2.5764 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0775 



  Startpoint: mprj/o_FF[144]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[7] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[144]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3828   1.0500   0.0000   0.5250 &   3.9111 r
  mprj/o_FF[144]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1483   1.0500            1.0516 &   4.9627 r
  mprj/o_q[144] (net)                                    1   0.0047 
  mprj/o_dly[144]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1483   1.0500   0.0000   0.0001 &   4.9628 r
  mprj/o_dly[144]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1682   1.0500            2.3296 &   7.2924 r
  mprj/o_q_dly[144] (net)                                1   0.0051 
  mprj/o_BUF[144]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1682   1.0500   0.0000   0.0001 &   7.2924 r
  mprj/o_BUF[144]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.0636   1.0500            3.0675 &  10.3600 r
  mprj/io_oeb[7] (net)                                   1   0.2966 
  mprj/io_oeb[7] (user_proj_example)                                           0.0000   1.0500            0.0000 &  10.3600 r
  io_oeb[7] (net) 
  io_oeb[7] (out)                                                     0.0000   5.0703   1.0500   0.0000   0.1153 &  10.4753 r
  data arrival time                                                                                                 10.4753

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.4753
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5753

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4988 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4988 

  slack (with derating applied) (VIOLATED)                                                               -2.5753 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0764 



  Startpoint: mprj/o_FF[17]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[17]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[17]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3524   1.0500   0.0000   0.2257 &   3.6119 r
  mprj/o_FF[17]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2360   1.0500            1.1096 &   4.7215 r
  mprj/o_q[17] (net)                                     2   0.0106 
  mprj/o_dly[17]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2360   1.0500   0.0000   0.0001 &   4.7216 r
  mprj/o_dly[17]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3401   1.0500            2.4557 &   7.1772 r
  mprj/o_q_dly[17] (net)                                 2   0.0163 
  mprj/o_BUF[17]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0784   0.3401   1.0500   0.0294   0.0311 &   7.2083 r
  mprj/o_BUF[17]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.9551   1.0500            3.0275 &  10.2359 r
  mprj/wbs_dat_o[17] (net)                               1   0.2901 
  mprj/wbs_dat_o[17] (user_proj_example)                                       0.0000   1.0500            0.0000 &  10.2359 r
  wbs_dat_o[17] (net) 
  wbs_dat_o[17] (out)                                                 0.3172   4.9609   1.0500   0.1241   0.2356 &  10.4715 r
  data arrival time                                                                                                 10.4715

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.4715
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5715

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4986 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4986 

  slack (with derating applied) (VIOLATED)                                                               -2.5715 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0729 



  Startpoint: mprj/o_FF[23]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[23]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[23]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3683   1.0500   0.0000   0.2881 &   3.6742 r
  mprj/o_FF[23]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2079   1.0500            1.0924 &   4.7666 r
  mprj/o_q[23] (net)                                     2   0.0088 
  mprj/o_dly[23]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0271   0.2079   1.0500   0.0108   0.0114 &   4.7781 r
  mprj/o_dly[23]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1894   1.0500            2.3521 &   7.1301 r
  mprj/o_q_dly[23] (net)                                 1   0.0065 
  mprj/o_BUF[23]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1894   1.0500   0.0000   0.0001 &   7.1302 r
  mprj/o_BUF[23]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.7417   1.0500            2.8887 &  10.0189 r
  mprj/wbs_dat_o[23] (net)                               1   0.2777 
  mprj/wbs_dat_o[23] (user_proj_example)                                       0.0000   1.0500            0.0000 &  10.0189 r
  wbs_dat_o[23] (net) 
  wbs_dat_o[23] (out)                                                 0.7891   4.7477   1.0500   0.3194   0.4369 &  10.4558 r
  data arrival time                                                                                                 10.4558

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.4558
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5558

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4979 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4979 

  slack (with derating applied) (VIOLATED)                                                               -2.5558 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0579 



  Startpoint: mprj/o_FF[166]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[29] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[166]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4104   1.0500   0.0000   0.6104 &   3.9965 r
  mprj/o_FF[166]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1375   1.0500            1.0445 &   5.0411 r
  mprj/o_q[166] (net)                                    1   0.0040 
  mprj/o_dly[166]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1375   1.0500   0.0000   0.0000 &   5.0411 r
  mprj/o_dly[166]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3222   1.0500            2.4321 &   7.4732 r
  mprj/o_q_dly[166] (net)                                2   0.0152 
  mprj/o_BUF[166]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3222   1.0500   0.0000   0.0002 &   7.4733 r
  mprj/o_BUF[166]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.6529   1.0500            2.8370 &  10.3103 r
  mprj/io_oeb[29] (net)                                  1   0.2712 
  mprj/io_oeb[29] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.3103 r
  io_oeb[29] (net) 
  io_oeb[29] (out)                                                    0.0000   4.6604   1.0500   0.0000   0.1158 &  10.4261 r
  data arrival time                                                                                                 10.4261

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.4261
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5261

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4965 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4965 

  slack (with derating applied) (VIOLATED)                                                               -2.5261 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0296 



  Startpoint: mprj/o_FF[20]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[20]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[20]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3636   1.0500   0.0000   0.2670 &   3.6531 r
  mprj/o_FF[20]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2903   1.0500            1.1433 &   4.7965 r
  mprj/o_q[20] (net)                                     2   0.0140 
  mprj/o_dly[20]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0320   0.2903   1.0500   0.0129   0.0137 &   4.8102 r
  mprj/o_dly[20]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2693   1.0500            2.4161 &   7.2263 r
  mprj/o_q_dly[20] (net)                                 2   0.0117 
  mprj/o_BUF[20]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2693   1.0500   0.0000   0.0001 &   7.2264 r
  mprj/o_BUF[20]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.6583   1.0500            2.8505 &  10.0769 r
  mprj/wbs_dat_o[20] (net)                               1   0.2727 
  mprj/wbs_dat_o[20] (user_proj_example)                                       0.0000   1.0500            0.0000 &  10.0769 r
  wbs_dat_o[20] (net) 
  wbs_dat_o[20] (out)                                                 0.5824   4.6638   1.0500   0.2347   0.3450 &  10.4220 r
  data arrival time                                                                                                 10.4220

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.4220
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5220

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4963 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4963 

  slack (with derating applied) (VIOLATED)                                                               -2.5220 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0257 



  Startpoint: mprj/o_FF[28]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[28]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[28]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3774   1.0500   0.0000   0.3193 &   3.7054 r
  mprj/o_FF[28]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2611   1.0500            1.1255 &   4.8309 r
  mprj/o_q[28] (net)                                     2   0.0122 
  mprj/o_dly[28]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0175   0.2611   1.0500   0.0069   0.0074 &   4.8383 r
  mprj/o_dly[28]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1675   1.0500            2.3426 &   7.1809 r
  mprj/o_q_dly[28] (net)                                 1   0.0050 
  mprj/o_BUF[28]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1675   1.0500   0.0000   0.0001 &   7.1810 r
  mprj/o_BUF[28]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.7158   1.0500            2.8733 &  10.0542 r
  mprj/wbs_dat_o[28] (net)                               1   0.2763 
  mprj/wbs_dat_o[28] (user_proj_example)                                       0.0000   1.0500            0.0000 &  10.0542 r
  wbs_dat_o[28] (net) 
  wbs_dat_o[28] (out)                                                 0.6358   4.7214   1.0500   0.2541   0.3648 &  10.4190 r
  data arrival time                                                                                                 10.4190

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.4190
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5190

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4961 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4961 

  slack (with derating applied) (VIOLATED)                                                               -2.5190 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0229 



  Startpoint: mprj/o_FF[161]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[24] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[161]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3925   1.0500   0.0000   0.5666 &   3.9527 r
  mprj/o_FF[161]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1603   1.0500            1.0601 &   5.0129 r
  mprj/o_q[161] (net)                                    1   0.0056 
  mprj/o_dly[161]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1603   1.0500   0.0000   0.0001 &   5.0129 r
  mprj/o_dly[161]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4966   1.0500            2.5438 &   7.5567 r
  mprj/o_q_dly[161] (net)                                2   0.0263 
  mprj/o_BUF[161]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4966   1.0500   0.0000   0.0005 &   7.5572 r
  mprj/o_BUF[161]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.4079   1.0500            2.7211 &  10.2784 r
  mprj/io_oeb[24] (net)                                  1   0.2576 
  mprj/io_oeb[24] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.2784 r
  io_oeb[24] (net) 
  io_oeb[24] (out)                                                    0.0828   4.4137   1.0500   0.0313   0.1299 &  10.4083 r
  data arrival time                                                                                                 10.4083

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.4083
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5083

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4956 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4956 

  slack (with derating applied) (VIOLATED)                                                               -2.5083 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0126 



  Startpoint: mprj/o_FF[39]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[7]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[39]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3903   1.0500   0.0000   0.4442 &   3.8303 r
  mprj/o_FF[39]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1818   1.0500            1.0751 &   4.9054 r
  mprj/o_q[39] (net)                                     1   0.0070 
  mprj/o_dly[39]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1818   1.0500   0.0000   0.0001 &   4.9055 r
  mprj/o_dly[39]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2822   1.0500            2.4116 &   7.3171 r
  mprj/o_q_dly[39] (net)                                 2   0.0126 
  mprj/o_BUF[39]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2822   1.0500   0.0000   0.0001 &   7.3172 r
  mprj/o_BUF[39]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.3308   1.0500            2.6650 &   9.9822 r
  mprj/la_data_out[7] (net)                              1   0.2534 
  mprj/la_data_out[7] (user_proj_example)                                      0.0000   1.0500            0.0000 &   9.9822 r
  la_data_out[7] (net) 
  la_data_out[7] (out)                                                0.7949   4.3357   1.0500   0.3139   0.4151 &  10.3972 r
  data arrival time                                                                                                 10.3972

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.3972
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4972

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4951 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4951 

  slack (with derating applied) (VIOLATED)                                                               -2.4972 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0021 



  Startpoint: mprj/o_FF[80]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[48]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[80]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4206   1.0500   0.0000   0.7349 &   4.1211 r
  mprj/o_FF[80]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1458   1.0500            1.0504 &   5.1715 r
  mprj/o_q[80] (net)                                     1   0.0046 
  mprj/o_dly[80]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1458   1.0500   0.0000   0.0000 &   5.1716 r
  mprj/o_dly[80]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4103   1.0500            2.4899 &   7.6614 r
  mprj/o_q_dly[80] (net)                                 2   0.0209 
  mprj/o_BUF[80]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4103   1.0500   0.0000   0.0003 &   7.6618 r
  mprj/o_BUF[80]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.1998   1.0500            2.5983 &  10.2600 r
  mprj/la_data_out[48] (net)                             1   0.2454 
  mprj/la_data_out[48] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.2600 r
  la_data_out[48] (net) 
  la_data_out[48] (out)                                               0.1202   4.2049   1.0500   0.0454   0.1358 &  10.3958 r
  data arrival time                                                                                                 10.3958

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.3958
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4958

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4950 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4950 

  slack (with derating applied) (VIOLATED)                                                               -2.4958 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0008 



  Startpoint: mprj/o_FF[123]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[24] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[123]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3906   1.0500   0.0000   0.5728 &   3.9589 r
  mprj/o_FF[123]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1715   1.0500            1.0679 &   5.0268 r
  mprj/o_q[123] (net)                                    1   0.0063 
  mprj/o_dly[123]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1715   1.0500   0.0000   0.0001 &   5.0269 r
  mprj/o_dly[123]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5165   1.0500            2.5571 &   7.5840 r
  mprj/o_q_dly[123] (net)                                2   0.0275 
  mprj/o_BUF[123]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5165   1.0500   0.0000   0.0005 &   7.5845 r
  mprj/o_BUF[123]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.3606   1.0500            2.6940 &  10.2786 r
  mprj/io_out[24] (net)                                  1   0.2548 
  mprj/io_out[24] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.2786 r
  io_out[24] (net) 
  io_out[24] (out)                                                    0.0000   4.3667   1.0500   0.0000   0.0986 &  10.3771 r
  data arrival time                                                                                                 10.3771

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.3771
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4771

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4941 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4941 

  slack (with derating applied) (VIOLATED)                                                               -2.4771 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9830 



  Startpoint: mprj/o_FF[42]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[10]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[42]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4094   1.0500   0.0000   0.5505 &   3.9366 r
  mprj/o_FF[42]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2567   1.0500            1.1233 &   5.0599 r
  mprj/o_q[42] (net)                                     2   0.0119 
  mprj/o_dly[42]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2567   1.0500   0.0000   0.0001 &   5.0600 r
  mprj/o_dly[42]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1587   1.0500            2.3357 &   7.3957 r
  mprj/o_q_dly[42] (net)                                 1   0.0044 
  mprj/o_BUF[42]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1587   1.0500   0.0000   0.0000 &   7.3957 r
  mprj/o_BUF[42]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.2186   1.0500            2.5882 &   9.9839 r
  mprj/la_data_out[10] (net)                             1   0.2471 
  mprj/la_data_out[10] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.9839 r
  la_data_out[10] (net) 
  la_data_out[10] (out)                                               0.7293   4.2231   1.0500   0.2898   0.3844 &  10.3683 r
  data arrival time                                                                                                 10.3683

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.3683
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4683

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4937 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4937 

  slack (with derating applied) (VIOLATED)                                                               -2.4683 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9746 



  Startpoint: mprj/o_FF[66]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[34]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[66]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4237   1.0500   0.0000   0.7266 &   4.1127 r
  mprj/o_FF[66]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2000   1.0500            1.0882 &   5.2009 r
  mprj/o_q[66] (net)                                     1   0.0083 
  mprj/o_dly[66]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2000   1.0500   0.0000   0.0001 &   5.2010 r
  mprj/o_dly[66]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3006   1.0500            2.4257 &   7.6267 r
  mprj/o_q_dly[66] (net)                                 2   0.0138 
  mprj/o_BUF[66]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3006   1.0500   0.0000   0.0002 &   7.6269 r
  mprj/o_BUF[66]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.0802   1.0500            2.5258 &  10.1527 r
  mprj/la_data_out[34] (net)                             1   0.2387 
  mprj/la_data_out[34] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.1527 r
  la_data_out[34] (net) 
  la_data_out[34] (out)                                               0.3290   4.0843   1.0500   0.1287   0.2132 &  10.3659 r
  data arrival time                                                                                                 10.3659

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.3659
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4659

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4936 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4936 

  slack (with derating applied) (VIOLATED)                                                               -2.4659 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9722 



  Startpoint: mprj/o_FF[10]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[10]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[10]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3107   1.0500   0.0000   0.1062 &   3.4924 r
  mprj/o_FF[10]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1969   1.0500            1.0844 &   4.5768 r
  mprj/o_q[10] (net)                                     2   0.0081 
  mprj/o_dly[10]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1969   1.0500   0.0000   0.0001 &   4.5769 r
  mprj/o_dly[10]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4498   1.0500            2.5197 &   7.0965 r
  mprj/o_q_dly[10] (net)                                 2   0.0233 
  mprj/o_BUF[10]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0811   0.4498   1.0500   0.0323   0.0342 &   7.1308 r
  mprj/o_BUF[10]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.7462   1.0500            2.9116 &  10.0424 r
  mprj/wbs_dat_o[10] (net)                               1   0.2776 
  mprj/wbs_dat_o[10] (user_proj_example)                                       0.0000   1.0500            0.0000 &  10.0424 r
  wbs_dat_o[10] (net) 
  wbs_dat_o[10] (out)                                                 0.4643   4.7527   1.0500   0.1837   0.2999 &  10.3423 r
  data arrival time                                                                                                 10.3423

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.3423
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4423

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4925 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4925 

  slack (with derating applied) (VIOLATED)                                                               -2.4423 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9498 



  Startpoint: mprj/o_FF[21]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[21]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[21]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3648   1.0500   0.0000   0.2705 &   3.6567 r
  mprj/o_FF[21]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3322   1.0500            1.1693 &   4.8260 r
  mprj/o_q[21] (net)                                     2   0.0167 
  mprj/o_dly[21]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0455   0.3322   1.0500   0.0182   0.0192 &   4.8452 r
  mprj/o_dly[21]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3016   1.0500            2.4416 &   7.2869 r
  mprj/o_q_dly[21] (net)                                 2   0.0138 
  mprj/o_BUF[21]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3016   1.0500   0.0000   0.0001 &   7.2870 r
  mprj/o_BUF[21]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.5514   1.0500            2.7948 &  10.0818 r
  mprj/wbs_dat_o[21] (net)                               1   0.2664 
  mprj/wbs_dat_o[21] (user_proj_example)                                       0.0000   1.0500            0.0000 &  10.0818 r
  wbs_dat_o[21] (net) 
  wbs_dat_o[21] (out)                                                 0.3388   4.5566   1.0500   0.1345   0.2362 &  10.3180 r
  data arrival time                                                                                                 10.3180

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.3180
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4180

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4913 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4913 

  slack (with derating applied) (VIOLATED)                                                               -2.4180 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9266 



  Startpoint: mprj/o_FF[44]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[12]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[44]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4085   1.0500   0.0000   0.5520 &   3.9381 r
  mprj/o_FF[44]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2267   1.0500            1.1047 &   5.0428 r
  mprj/o_q[44] (net)                                     2   0.0100 
  mprj/o_dly[44]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2267   1.0500   0.0000   0.0001 &   5.0429 r
  mprj/o_dly[44]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1550   1.0500            2.3294 &   7.3723 r
  mprj/o_q_dly[44] (net)                                 1   0.0042 
  mprj/o_BUF[44]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1550   1.0500   0.0000   0.0000 &   7.3723 r
  mprj/o_BUF[44]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.0786   1.0500            2.5071 &   9.8794 r
  mprj/la_data_out[12] (net)                             1   0.2388 
  mprj/la_data_out[12] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.8794 r
  la_data_out[12] (net) 
  la_data_out[12] (out)                                               0.7590   4.0830   1.0500   0.3097   0.4020 &  10.2815 r
  data arrival time                                                                                                 10.2815

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.2815
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3815

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4896 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4896 

  slack (with derating applied) (VIOLATED)                                                               -2.3815 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8919 



  Startpoint: mprj/o_FF[15]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[15]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[15]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3683   1.0500   0.0000   0.2878 &   3.6739 r
  mprj/o_FF[15]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1765   1.0500            1.0710 &   4.7449 r
  mprj/o_q[15] (net)                                     1   0.0067 
  mprj/o_dly[15]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1765   1.0500   0.0000   0.0001 &   4.7450 r
  mprj/o_dly[15]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4420   1.0500            2.5126 &   7.2576 r
  mprj/o_q_dly[15] (net)                                 2   0.0229 
  mprj/o_BUF[15]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1565   0.4420   1.0500   0.0603   0.0636 &   7.3212 r
  mprj/o_BUF[15]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.4514   1.0500            2.7452 &  10.0664 r
  mprj/wbs_dat_o[15] (net)                               1   0.2604 
  mprj/wbs_dat_o[15] (user_proj_example)                                       0.0000   1.0500            0.0000 &  10.0664 r
  wbs_dat_o[15] (net) 
  wbs_dat_o[15] (out)                                                 0.2775   4.4570   1.0500   0.1081   0.2096 &  10.2761 r
  data arrival time                                                                                                 10.2761

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.2761
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3761

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4893 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4893 

  slack (with derating applied) (VIOLATED)                                                               -2.3761 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8868 



  Startpoint: mprj/o_FF[54]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[22]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[54]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4227   1.0500   0.0000   0.7298 &   4.1160 r
  mprj/o_FF[54]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1567   1.0500            1.0580 &   5.1740 r
  mprj/o_q[54] (net)                                     1   0.0053 
  mprj/o_dly[54]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0429   0.1567   1.0500   0.0174   0.0183 &   5.1923 r
  mprj/o_dly[54]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3126   1.0500            2.4284 &   7.6208 r
  mprj/o_q_dly[54] (net)                                 2   0.0145 
  mprj/o_BUF[54]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0756   0.3126   1.0500   0.0301   0.0317 &   7.6525 r
  mprj/o_BUF[54]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.8069   1.0500            2.3740 &  10.0265 r
  mprj/la_data_out[22] (net)                             1   0.2228 
  mprj/la_data_out[22] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.0265 r
  la_data_out[22] (net) 
  la_data_out[22] (out)                                               0.4270   3.8103   1.0500   0.1728   0.2475 &  10.2740 r
  data arrival time                                                                                                 10.2740

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.2740
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3740

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4892 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4892 

  slack (with derating applied) (VIOLATED)                                                               -2.3740 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8848 



  Startpoint: mprj/o_FF[58]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[26]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[58]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4264   1.0500   0.0000   0.6591 &   4.0453 r
  mprj/o_FF[58]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2153   1.0500            1.0979 &   5.1431 r
  mprj/o_q[58] (net)                                     1   0.0093 
  mprj/o_dly[58]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2153   1.0500   0.0000   0.0001 &   5.1432 r
  mprj/o_dly[58]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2546   1.0500            2.3976 &   7.5409 r
  mprj/o_q_dly[58] (net)                                 2   0.0108 
  mprj/o_BUF[58]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2546   1.0500   0.0000   0.0001 &   7.5410 r
  mprj/o_BUF[58]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.0144   1.0500            2.4872 &  10.0282 r
  mprj/la_data_out[26] (net)                             1   0.2352 
  mprj/la_data_out[26] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.0282 r
  la_data_out[26] (net) 
  la_data_out[26] (out)                                               0.4064   4.0180   1.0500   0.1633   0.2425 &  10.2707 r
  data arrival time                                                                                                 10.2707

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.2707
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3707

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4891 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4891 

  slack (with derating applied) (VIOLATED)                                                               -2.3707 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8816 



  Startpoint: mprj/o_FF[62]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[30]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[62]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4269   1.0500   0.0000   0.7062 &   4.0924 r
  mprj/o_FF[62]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1390   1.0500            1.0457 &   5.1381 r
  mprj/o_q[62] (net)                                     1   0.0041 
  mprj/o_dly[62]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1390   1.0500   0.0000   0.0000 &   5.1382 r
  mprj/o_dly[62]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2532   1.0500            2.3872 &   7.5254 r
  mprj/o_q_dly[62] (net)                                 2   0.0107 
  mprj/o_BUF[62]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2532   1.0500   0.0000   0.0001 &   7.5255 r
  mprj/o_BUF[62]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.0203   1.0500            2.4846 &  10.0101 r
  mprj/la_data_out[30] (net)                             1   0.2351 
  mprj/la_data_out[30] (user_proj_example)                                     0.0000   1.0500            0.0000 &  10.0101 r
  la_data_out[30] (net) 
  la_data_out[30] (out)                                               0.4098   4.0246   1.0500   0.1661   0.2509 &  10.2610 r
  data arrival time                                                                                                 10.2610

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.2610
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3610

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4886 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4886 

  slack (with derating applied) (VIOLATED)                                                               -2.3610 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8724 



  Startpoint: mprj/o_FF[18]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[18]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[18]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3534   1.0500   0.0000   0.2300 &   3.6162 r
  mprj/o_FF[18]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1836   1.0500            1.0758 &   4.6919 r
  mprj/o_q[18] (net)                                     1   0.0072 
  mprj/o_dly[18]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1836   1.0500   0.0000   0.0001 &   4.6920 r
  mprj/o_dly[18]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2119   1.0500            2.3655 &   7.0575 r
  mprj/o_q_dly[18] (net)                                 1   0.0080 
  mprj/o_BUF[18]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2119   1.0500   0.0000   0.0001 &   7.0576 r
  mprj/o_BUF[18]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.6608   1.0500            2.8448 &   9.9024 r
  mprj/wbs_dat_o[18] (net)                               1   0.2729 
  mprj/wbs_dat_o[18] (user_proj_example)                                       0.0000   1.0500            0.0000 &   9.9024 r
  wbs_dat_o[18] (net) 
  wbs_dat_o[18] (out)                                                 0.6115   4.6666   1.0500   0.2464   0.3585 &  10.2609 r
  data arrival time                                                                                                 10.2609

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.2609
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3609

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4886 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4886 

  slack (with derating applied) (VIOLATED)                                                               -2.3609 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8723 



  Startpoint: mprj/o_FF[162]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[25] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[162]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4102   1.0500   0.0000   0.5924 &   3.9785 r
  mprj/o_FF[162]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1698   1.0500            1.0670 &   5.0455 r
  mprj/o_q[162] (net)                                    1   0.0062 
  mprj/o_dly[162]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1698   1.0500   0.0000   0.0001 &   5.0456 r
  mprj/o_dly[162]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5752   1.0500            2.5925 &   7.6380 r
  mprj/o_q_dly[162] (net)                                2   0.0312 
  mprj/o_BUF[162]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1127   0.5752   1.0500   0.0457   0.0487 &   7.6867 r
  mprj/o_BUF[162]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.9876   1.0500            2.4864 &  10.1731 r
  mprj/io_oeb[25] (net)                                  1   0.2329 
  mprj/io_oeb[25] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.1731 r
  io_oeb[25] (net) 
  io_oeb[25] (out)                                                    0.0000   3.9927   1.0500   0.0000   0.0846 &  10.2577 r
  data arrival time                                                                                                 10.2577

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.2577
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3577

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4885 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4885 

  slack (with derating applied) (VIOLATED)                                                               -2.3577 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8693 



  Startpoint: mprj/o_FF[163]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[26] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[163]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4104   1.0500   0.0000   0.6021 &   3.9882 r
  mprj/o_FF[163]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1622   1.0500            1.0617 &   5.0499 r
  mprj/o_q[163] (net)                                    1   0.0057 
  mprj/o_dly[163]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1622   1.0500   0.0000   0.0001 &   5.0500 r
  mprj/o_dly[163]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3793   1.0500            2.4727 &   7.5227 r
  mprj/o_q_dly[163] (net)                                2   0.0189 
  mprj/o_BUF[163]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3793   1.0500   0.0000   0.0003 &   7.5230 r
  mprj/o_BUF[163]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.0459   1.0500            2.5112 &  10.0342 r
  mprj/io_oeb[26] (net)                                  1   0.2365 
  mprj/io_oeb[26] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.0342 r
  io_oeb[26] (net) 
  io_oeb[26] (out)                                                    0.3494   4.0502   1.0500   0.1354   0.2211 &  10.2553 r
  data arrival time                                                                                                 10.2553

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.2553
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3553

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4883 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4883 

  slack (with derating applied) (VIOLATED)                                                               -2.3553 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8669 



  Startpoint: mprj/o_FF[12]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[12]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[12]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3683   1.0500   0.0000   0.2871 &   3.6733 r
  mprj/o_FF[12]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1272   1.0500            1.0367 &   4.7099 r
  mprj/o_q[12] (net)                                     1   0.0033 
  mprj/o_dly[12]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1272   1.0500   0.0000   0.0000 &   4.7099 r
  mprj/o_dly[12]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3449   1.0500            2.4449 &   7.1549 r
  mprj/o_q_dly[12] (net)                                 2   0.0166 
  mprj/o_BUF[12]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3449   1.0500   0.0000   0.0002 &   7.1551 r
  mprj/o_BUF[12]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.6196   1.0500            2.8314 &   9.9865 r
  mprj/wbs_dat_o[12] (net)                               1   0.2700 
  mprj/wbs_dat_o[12] (user_proj_example)                                       0.0000   1.0500            0.0000 &   9.9865 r
  wbs_dat_o[12] (net) 
  wbs_dat_o[12] (out)                                                 0.3493   4.6254   1.0500   0.1337   0.2428 &  10.2293 r
  data arrival time                                                                                                 10.2293

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.2293
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3293

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4871 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4871 

  slack (with derating applied) (VIOLATED)                                                               -2.3293 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8422 



  Startpoint: mprj/o_FF[110]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[11] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[110]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3876   1.0500   0.0000   0.5201 &   3.9062 r
  mprj/o_FF[110]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1581   1.0500            1.0585 &   4.9647 r
  mprj/o_q[110] (net)                                    1   0.0054 
  mprj/o_dly[110]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1581   1.0500   0.0000   0.0001 &   4.9648 r
  mprj/o_dly[110]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3231   1.0500            2.4355 &   7.4002 r
  mprj/o_q_dly[110] (net)                                2   0.0152 
  mprj/o_BUF[110]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3231   1.0500   0.0000   0.0002 &   7.4004 r
  mprj/o_BUF[110]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.9017   1.0500            2.4354 &   9.8358 r
  mprj/io_out[11] (net)                                  1   0.2287 
  mprj/io_out[11] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.8358 r
  io_out[11] (net) 
  io_out[11] (out)                                                    0.7860   3.9044   1.0500   0.3154   0.3930 &  10.2288 r
  data arrival time                                                                                                 10.2288

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.2288
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3288

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4871 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4871 

  slack (with derating applied) (VIOLATED)                                                               -2.3288 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8417 



  Startpoint: mprj/o_FF[53]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[21]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[53]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4221   1.0500   0.0000   0.7315 &   4.1176 r
  mprj/o_FF[53]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1624   1.0500            1.0620 &   5.1796 r
  mprj/o_q[53] (net)                                     1   0.0057 
  mprj/o_dly[53]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1624   1.0500   0.0000   0.0000 &   5.1797 r
  mprj/o_dly[53]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3097   1.0500            2.4272 &   7.6069 r
  mprj/o_q_dly[53] (net)                                 2   0.0144 
  mprj/o_BUF[53]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0892   0.3097   1.0500   0.0362   0.0382 &   7.6451 r
  mprj/o_BUF[53]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.7371   1.0500            2.3349 &   9.9800 r
  mprj/la_data_out[21] (net)                             1   0.2187 
  mprj/la_data_out[21] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.9800 r
  la_data_out[21] (net) 
  la_data_out[21] (out)                                               0.4140   3.7402   1.0500   0.1675   0.2391 &  10.2191 r
  data arrival time                                                                                                 10.2191

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.2191
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3191

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4866 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4866 

  slack (with derating applied) (VIOLATED)                                                               -2.3191 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8325 



  Startpoint: mprj/o_FF[149]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[12] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[149]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3950   1.0500   0.0000   0.5036 &   3.8898 r
  mprj/o_FF[149]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1272   1.0500            1.0371 &   4.9269 r
  mprj/o_q[149] (net)                                    1   0.0033 
  mprj/o_dly[149]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1272   1.0500   0.0000   0.0000 &   4.9269 r
  mprj/o_dly[149]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3611   1.0500            2.4555 &   7.3824 r
  mprj/o_q_dly[149] (net)                                2   0.0177 
  mprj/o_BUF[149]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3611   1.0500   0.0000   0.0003 &   7.3827 r
  mprj/o_BUF[149]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.0251   1.0500            2.5009 &   9.8836 r
  mprj/io_oeb[12] (net)                                  1   0.2355 
  mprj/io_oeb[12] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.8836 r
  io_oeb[12] (net) 
  io_oeb[12] (out)                                                    0.5280   4.0287   1.0500   0.2103   0.2950 &  10.1787 r
  data arrival time                                                                                                 10.1787

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.1787
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2787

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4847 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4847 

  slack (with derating applied) (VIOLATED)                                                               -2.2787 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7940 



  Startpoint: mprj/o_FF[13]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[13]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[13]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3683   1.0500   0.0000   0.2875 &   3.6736 r
  mprj/o_FF[13]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2205   1.0500            1.1002 &   4.7739 r
  mprj/o_q[13] (net)                                     2   0.0096 
  mprj/o_dly[13]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2205   1.0500   0.0000   0.0001 &   4.7740 r
  mprj/o_dly[13]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3894   1.0500            2.4858 &   7.2598 r
  mprj/o_q_dly[13] (net)                                 2   0.0196 
  mprj/o_BUF[13]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3894   1.0500   0.0000   0.0003 &   7.2600 r
  mprj/o_BUF[13]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.4771   1.0500            2.7532 &  10.0132 r
  mprj/wbs_dat_o[13] (net)                               1   0.2616 
  mprj/wbs_dat_o[13] (user_proj_example)                                       0.0000   1.0500            0.0000 &  10.0132 r
  wbs_dat_o[13] (net) 
  wbs_dat_o[13] (out)                                                 0.1595   4.4832   1.0500   0.0603   0.1630 &  10.1762 r
  data arrival time                                                                                                 10.1762

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.1762
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2762

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4846 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4846 

  slack (with derating applied) (VIOLATED)                                                               -2.2762 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7916 



  Startpoint: mprj/o_FF[14]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[14]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[14]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3323   1.0500   0.0000   0.1611 &   3.5473 r
  mprj/o_FF[14]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1659   1.0500            1.0631 &   4.6104 r
  mprj/o_q[14] (net)                                     1   0.0060 
  mprj/o_dly[14]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1659   1.0500   0.0000   0.0000 &   4.6104 r
  mprj/o_dly[14]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3652   1.0500            2.4639 &   7.0743 r
  mprj/o_q_dly[14] (net)                                 2   0.0180 
  mprj/o_BUF[14]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3652   1.0500   0.0000   0.0003 &   7.0746 r
  mprj/o_BUF[14]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.6127   1.0500            2.8304 &   9.9050 r
  mprj/wbs_dat_o[14] (net)                               1   0.2697 
  mprj/wbs_dat_o[14] (user_proj_example)                                       0.0000   1.0500            0.0000 &   9.9050 r
  wbs_dat_o[14] (net) 
  wbs_dat_o[14] (out)                                                 0.3973   4.6186   1.0500   0.1539   0.2623 &  10.1673 r
  data arrival time                                                                                                 10.1673

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.1673
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2673

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4842 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4842 

  slack (with derating applied) (VIOLATED)                                                               -2.2673 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7831 



  Startpoint: mprj/o_FF[61]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[29]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[61]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4269   1.0500   0.0000   0.7063 &   4.0924 r
  mprj/o_FF[61]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1678   1.0500            1.0658 &   5.1582 r
  mprj/o_q[61] (net)                                     1   0.0061 
  mprj/o_dly[61]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1678   1.0500   0.0000   0.0001 &   5.1583 r
  mprj/o_dly[61]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2574   1.0500            2.3937 &   7.5520 r
  mprj/o_q_dly[61] (net)                                 2   0.0109 
  mprj/o_BUF[61]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2574   1.0500   0.0000   0.0001 &   7.5521 r
  mprj/o_BUF[61]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.9183   1.0500            2.4284 &   9.9805 r
  mprj/la_data_out[29] (net)                             1   0.2292 
  mprj/la_data_out[29] (user_proj_example)                                     0.0000   1.0500            0.0000 &   9.9805 r
  la_data_out[29] (net) 
  la_data_out[29] (out)                                               0.2304   3.9222   1.0500   0.0914   0.1687 &  10.1493 r
  data arrival time                                                                                                 10.1493

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.1493
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2493

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4833 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4833 

  slack (with derating applied) (VIOLATED)                                                               -2.2493 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7660 



  Startpoint: mprj/o_FF[5]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[5]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[5]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.3107   1.0500   0.0000   0.1057 &   3.4919 r
  mprj/o_FF[5]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.2382   1.0500            1.1103 &   4.6022 r
  mprj/o_q[5] (net)                                      2   0.0107 
  mprj/o_dly[5]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0507   0.2382   1.0500   0.0206   0.0217 &   4.6239 r
  mprj/o_dly[5]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.3226   1.0500            2.4446 &   7.0685 r
  mprj/o_q_dly[5] (net)                                  2   0.0152 
  mprj/o_BUF[5]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0415   0.3226   1.0500   0.0168   0.0178 &   7.0863 r
  mprj/o_BUF[5]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             4.6614   1.0500            2.8484 &   9.9347 r
  mprj/wbs_dat_o[5] (net)                                1   0.2721 
  mprj/wbs_dat_o[5] (user_proj_example)                                        0.0000   1.0500            0.0000 &   9.9347 r
  wbs_dat_o[5] (net) 
  wbs_dat_o[5] (out)                                                  0.2592   4.6681   1.0500   0.0979   0.2129 &  10.1476 r
  data arrival time                                                                                                 10.1476

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.1476
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2476

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4832 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4832 

  slack (with derating applied) (VIOLATED)                                                               -2.2476 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7644 



  Startpoint: mprj/o_FF[24]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[24]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[24]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3683   1.0500   0.0000   0.2866 &   3.6727 r
  mprj/o_FF[24]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1425   1.0500            1.0474 &   4.7201 r
  mprj/o_q[24] (net)                                     1   0.0044 
  mprj/o_dly[24]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1425   1.0500   0.0000   0.0001 &   4.7202 r
  mprj/o_dly[24]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1504   1.0500            2.3159 &   7.0360 r
  mprj/o_q_dly[24] (net)                                 1   0.0039 
  mprj/o_BUF[24]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1504   1.0500   0.0000   0.0000 &   7.0360 r
  mprj/o_BUF[24]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.6565   1.0500            2.8380 &   9.8740 r
  mprj/wbs_dat_o[24] (net)                               1   0.2729 
  mprj/wbs_dat_o[24] (user_proj_example)                                       0.0000   1.0500            0.0000 &   9.8740 r
  wbs_dat_o[24] (net) 
  wbs_dat_o[24] (out)                                                 0.3763   4.6620   1.0500   0.1492   0.2540 &  10.1281 r
  data arrival time                                                                                                 10.1281

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.1281
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2281

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4823 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4823 

  slack (with derating applied) (VIOLATED)                                                               -2.2281 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7458 



  Startpoint: mprj/o_FF[120]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[21] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[120]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4104   1.0500   0.0000   0.6017 &   3.9878 r
  mprj/o_FF[120]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1882   1.0500            1.0798 &   5.0676 r
  mprj/o_q[120] (net)                                    1   0.0075 
  mprj/o_dly[120]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1882   1.0500   0.0000   0.0001 &   5.0677 r
  mprj/o_dly[120]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2996   1.0500            2.4237 &   7.4913 r
  mprj/o_q_dly[120] (net)                                2   0.0137 
  mprj/o_BUF[120]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0439   0.2996   1.0500   0.0169   0.0179 &   7.5092 r
  mprj/o_BUF[120]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.8448   1.0500            2.3962 &   9.9054 r
  mprj/io_out[21] (net)                                  1   0.2251 
  mprj/io_out[21] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.9054 r
  io_out[21] (net) 
  io_out[21] (out)                                                    0.3438   3.8478   1.0500   0.1359   0.2073 &  10.1126 r
  data arrival time                                                                                                 10.1126

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.1126
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2126

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4816 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4816 

  slack (with derating applied) (VIOLATED)                                                               -2.2126 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7311 



  Startpoint: mprj/o_FF[22]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[22]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[22]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3648   1.0500   0.0000   0.2705 &   3.6567 r
  mprj/o_FF[22]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2804   1.0500            1.1372 &   4.7939 r
  mprj/o_q[22] (net)                                     2   0.0134 
  mprj/o_dly[22]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0414   0.2804   1.0500   0.0168   0.0178 &   4.8117 r
  mprj/o_dly[22]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2448   1.0500            2.3991 &   7.2108 r
  mprj/o_q_dly[22] (net)                                 2   0.0101 
  mprj/o_BUF[22]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2448   1.0500   0.0000   0.0001 &   7.2109 r
  mprj/o_BUF[22]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.4381   1.0500            2.7217 &   9.9326 r
  mprj/wbs_dat_o[22] (net)                               1   0.2597 
  mprj/wbs_dat_o[22] (user_proj_example)                                       0.0000   1.0500            0.0000 &   9.9326 r
  wbs_dat_o[22] (net) 
  wbs_dat_o[22] (out)                                                 0.2022   4.4434   1.0500   0.0768   0.1740 &  10.1066 r
  data arrival time                                                                                                 10.1066

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.1066
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2066

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4813 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4813 

  slack (with derating applied) (VIOLATED)                                                               -2.2066 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7253 



  Startpoint: mprj/o_FF[4]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[4]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[4]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.3107   1.0500   0.0000   0.1062 &   3.4924 r
  mprj/o_FF[4]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1697   1.0500            1.0655 &   4.5578 r
  mprj/o_q[4] (net)                                      1   0.0062 
  mprj/o_dly[4]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0291   0.1697   1.0500   0.0117   0.0123 &   4.5702 r
  mprj/o_dly[4]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.2930   1.0500            2.4172 &   6.9874 r
  mprj/o_q_dly[4] (net)                                  2   0.0133 
  mprj/o_BUF[4]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0000   0.2930   1.0500   0.0000   0.0001 &   6.9875 r
  mprj/o_BUF[4]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             4.7434   1.0500            2.8954 &   9.8829 r
  mprj/wbs_dat_o[4] (net)                                1   0.2772 
  mprj/wbs_dat_o[4] (user_proj_example)                                        0.0000   1.0500            0.0000 &   9.8829 r
  wbs_dat_o[4] (net) 
  wbs_dat_o[4] (out)                                                  0.2763   4.7499   1.0500   0.1068   0.2218 &  10.1047 r
  data arrival time                                                                                                 10.1047

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.1047
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2047

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4812 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4812 

  slack (with derating applied) (VIOLATED)                                                               -2.2047 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7235 



  Startpoint: mprj/o_FF[0]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[0]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.3108   1.0500   0.0000   0.1057 &   3.4919 r
  mprj/o_FF[0]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1735   1.0500            1.0681 &   4.5599 r
  mprj/o_q[0] (net)                                      1   0.0065 
  mprj/o_dly[0]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.1735   1.0500   0.0000   0.0001 &   4.5600 r
  mprj/o_dly[0]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.2703   1.0500            2.4028 &   6.9628 r
  mprj/o_q_dly[0] (net)                                  2   0.0118 
  mprj/o_BUF[0]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0000   0.2703   1.0500   0.0000   0.0001 &   6.9629 r
  mprj/o_BUF[0]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             4.8447   1.0500            2.9415 &   9.9044 r
  mprj/wbs_dat_o[0] (net)                                1   0.2827 
  mprj/wbs_dat_o[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &   9.9044 r
  wbs_dat_o[0] (net) 
  wbs_dat_o[0] (out)                                                  0.1876   4.8528   1.0500   0.0709   0.1971 &  10.1015 r
  data arrival time                                                                                                 10.1015

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.1015
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2015

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4810 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4810 

  slack (with derating applied) (VIOLATED)                                                               -2.2015 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7205 



  Startpoint: mprj/o_FF[159]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[22] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[159]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4103   1.0500   0.0000   0.5994 &   3.9855 r
  mprj/o_FF[159]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1592   1.0500            1.0596 &   5.0451 r
  mprj/o_q[159] (net)                                    1   0.0055 
  mprj/o_dly[159]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1592   1.0500   0.0000   0.0001 &   5.0452 r
  mprj/o_dly[159]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3357   1.0500            2.4438 &   7.4891 r
  mprj/o_q_dly[159] (net)                                2   0.0161 
  mprj/o_BUF[159]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3357   1.0500   0.0000   0.0002 &   7.4893 r
  mprj/o_BUF[159]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.9962   1.0500            2.4748 &   9.9640 r
  mprj/io_oeb[22] (net)                                  1   0.2333 
  mprj/io_oeb[22] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.9640 r
  io_oeb[22] (net) 
  io_oeb[22] (out)                                                    0.1095   4.0010   1.0500   0.0414   0.1266 &  10.0906 r
  data arrival time                                                                                                 10.0906

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.0906
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1906

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4805 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4805 

  slack (with derating applied) (VIOLATED)                                                               -2.1906 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7101 



  Startpoint: mprj/o_FF[113]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[14] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[113]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4002   1.0500   0.0000   0.5151 &   3.9013 r
  mprj/o_FF[113]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2942   1.0500            1.1463 &   5.0476 r
  mprj/o_q[113] (net)                                    2   0.0143 
  mprj/o_dly[113]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2942   1.0500   0.0000   0.0002 &   5.0477 r
  mprj/o_dly[113]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3314   1.0500            2.4568 &   7.5046 r
  mprj/o_q_dly[113] (net)                                2   0.0158 
  mprj/o_BUF[113]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3314   1.0500   0.0000   0.0002 &   7.5048 r
  mprj/o_BUF[113]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.0364   1.0500            2.4978 &  10.0025 r
  mprj/io_out[14] (net)                                  1   0.2357 
  mprj/io_out[14] (user_proj_example)                                          0.0000   1.0500            0.0000 &  10.0025 r
  io_out[14] (net) 
  io_out[14] (out)                                                    0.0000   4.0413   1.0500   0.0000   0.0841 &  10.0867 r
  data arrival time                                                                                                 10.0867

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.0867
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1867

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4803 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4803 

  slack (with derating applied) (VIOLATED)                                                               -2.1867 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7064 



  Startpoint: mprj/o_FF[9]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[9]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[9]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.3107   1.0500   0.0000   0.1060 &   3.4922 r
  mprj/o_FF[9]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.2429   1.0500            1.1133 &   4.6054 r
  mprj/o_q[9] (net)                                      2   0.0110 
  mprj/o_dly[9]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0282   0.2429   1.0500   0.0111   0.0118 &   4.6173 r
  mprj/o_dly[9]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.4743   1.0500            2.5397 &   7.1570 r
  mprj/o_q_dly[9] (net)                                  2   0.0249 
  mprj/o_BUF[9]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0000   0.4743   1.0500   0.0000   0.0004 &   7.1573 r
  mprj/o_BUF[9]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             4.5535   1.0500            2.8018 &   9.9591 r
  mprj/wbs_dat_o[9] (net)                                1   0.2661 
  mprj/wbs_dat_o[9] (user_proj_example)                                        0.0000   1.0500            0.0000 &   9.9591 r
  wbs_dat_o[9] (net) 
  wbs_dat_o[9] (out)                                                  0.0000   4.5599   1.0500   0.0000   0.1038 &  10.0629 r
  data arrival time                                                                                                 10.0629

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.0629
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1629

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4792 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4792 

  slack (with derating applied) (VIOLATED)                                                               -2.1629 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6837 



  Startpoint: mprj/o_FF[25]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[25]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[25]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3683   1.0500   0.0000   0.2860 &   3.6722 r
  mprj/o_FF[25]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1395   1.0500            1.0452 &   4.7174 r
  mprj/o_q[25] (net)                                     1   0.0041 
  mprj/o_dly[25]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1395   1.0500   0.0000   0.0000 &   4.7175 r
  mprj/o_dly[25]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1721   1.0500            2.3311 &   7.0485 r
  mprj/o_q_dly[25] (net)                                 1   0.0053 
  mprj/o_BUF[25]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1721   1.0500   0.0000   0.0001 &   7.0486 r
  mprj/o_BUF[25]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.4821   1.0500            2.7398 &   9.7884 r
  mprj/wbs_dat_o[25] (net)                               1   0.2625 
  mprj/wbs_dat_o[25] (user_proj_example)                                       0.0000   1.0500            0.0000 &   9.7884 r
  wbs_dat_o[25] (net) 
  wbs_dat_o[25] (out)                                                 0.3868   4.4870   1.0500   0.1544   0.2547 &  10.0431 r
  data arrival time                                                                                                 10.0431

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.0431
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1431

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4782 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4782 

  slack (with derating applied) (VIOLATED)                                                               -2.1431 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6649 



  Startpoint: mprj/o_FF[26]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[26]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[26]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3683   1.0500   0.0000   0.2847 &   3.6709 r
  mprj/o_FF[26]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1703   1.0500            1.0667 &   4.7376 r
  mprj/o_q[26] (net)                                     1   0.0063 
  mprj/o_dly[26]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1703   1.0500   0.0000   0.0001 &   4.7377 r
  mprj/o_dly[26]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1576   1.0500            2.3245 &   7.0622 r
  mprj/o_q_dly[26] (net)                                 1   0.0044 
  mprj/o_BUF[26]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1576   1.0500   0.0000   0.0001 &   7.0623 r
  mprj/o_BUF[26]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.3854   1.0500            2.6819 &   9.7442 r
  mprj/wbs_dat_o[26] (net)                               1   0.2568 
  mprj/wbs_dat_o[26] (user_proj_example)                                       0.0000   1.0500            0.0000 &   9.7442 r
  wbs_dat_o[26] (net) 
  wbs_dat_o[26] (out)                                                 0.4461   4.3906   1.0500   0.1798   0.2800 &  10.0242 r
  data arrival time                                                                                                 10.0242

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.0242
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1242

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4773 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4773 

  slack (with derating applied) (VIOLATED)                                                               -2.1242 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6469 



  Startpoint: mprj/o_FF[31]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[31]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[31]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3683   1.0500   0.0000   0.2863 &   3.6725 r
  mprj/o_FF[31]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2582   1.0500            1.1235 &   4.7960 r
  mprj/o_q[31] (net)                                     2   0.0120 
  mprj/o_dly[31]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2582   1.0500   0.0000   0.0001 &   4.7961 r
  mprj/o_dly[31]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3948   1.0500            2.4934 &   7.2895 r
  mprj/o_q_dly[31] (net)                                 2   0.0199 
  mprj/o_BUF[31]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3948   1.0500   0.0000   0.0003 &   7.2898 r
  mprj/o_BUF[31]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.2809   1.0500            2.6426 &   9.9324 r
  mprj/wbs_dat_o[31] (net)                               1   0.2502 
  mprj/wbs_dat_o[31] (user_proj_example)                                       0.0000   1.0500            0.0000 &   9.9324 r
  wbs_dat_o[31] (net) 
  wbs_dat_o[31] (out)                                                 0.0000   4.2863   1.0500   0.0000   0.0910 &  10.0235 r
  data arrival time                                                                                                 10.0235

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.0235
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1235

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4773 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4773 

  slack (with derating applied) (VIOLATED)                                                               -2.1235 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6462 



  Startpoint: mprj/o_FF[3]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[3]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[3]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.3107   1.0500   0.0000   0.1063 &   3.4924 r
  mprj/o_FF[3]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1428   1.0500            1.0468 &   4.5392 r
  mprj/o_q[3] (net)                                      1   0.0044 
  mprj/o_dly[3]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.1428   1.0500   0.0000   0.0001 &   4.5392 r
  mprj/o_dly[3]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.3276   1.0500            2.4366 &   6.9758 r
  mprj/o_q_dly[3] (net)                                  2   0.0155 
  mprj/o_BUF[3]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0766   0.3276   1.0500   0.0312   0.0329 &   7.0087 r
  mprj/o_BUF[3]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             4.7331   1.0500            2.8871 &   9.8958 r
  mprj/wbs_dat_o[3] (net)                                1   0.2762 
  mprj/wbs_dat_o[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &   9.8958 r
  wbs_dat_o[3] (net) 
  wbs_dat_o[3] (out)                                                  0.0000   4.7404   1.0500   0.0000   0.1147 &  10.0104 r
  data arrival time                                                                                                 10.0104

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.0104
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1104

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4767 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4767 

  slack (with derating applied) (VIOLATED)                                                               -2.1104 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6338 



  Startpoint: mprj/o_FF[150]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[13] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[150]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3953   1.0500   0.0000   0.5032 &   3.8894 r
  mprj/o_FF[150]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1421   1.0500            1.0475 &   4.9369 r
  mprj/o_q[150] (net)                                    1   0.0043 
  mprj/o_dly[150]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1421   1.0500   0.0000   0.0000 &   4.9369 r
  mprj/o_dly[150]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4245   1.0500            2.4979 &   7.4348 r
  mprj/o_q_dly[150] (net)                                2   0.0218 
  mprj/o_BUF[150]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4245   1.0500   0.0000   0.0004 &   7.4352 r
  mprj/o_BUF[150]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.9925   1.0500            2.4788 &   9.9140 r
  mprj/io_oeb[13] (net)                                  1   0.2331 
  mprj/io_oeb[13] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.9140 r
  io_oeb[13] (net) 
  io_oeb[13] (out)                                                    0.0000   3.9973   1.0500   0.0000   0.0826 &   9.9966 r
  data arrival time                                                                                                  9.9966

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.9966
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0966

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4760 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4760 

  slack (with derating applied) (VIOLATED)                                                               -2.0966 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6206 



  Startpoint: mprj/o_FF[7]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[7]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[7]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.3107   1.0500   0.0000   0.1058 &   3.4919 r
  mprj/o_FF[7]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.2742   1.0500            1.1326 &   4.6245 r
  mprj/o_q[7] (net)                                      2   0.0130 
  mprj/o_dly[7]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0544   0.2742   1.0500   0.0220   0.0233 &   4.6478 r
  mprj/o_dly[7]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.3460   1.0500            2.4639 &   7.1117 r
  mprj/o_q_dly[7] (net)                                  2   0.0167 
  mprj/o_BUF[7]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0000   0.3460   1.0500   0.0000   0.0002 &   7.1119 r
  mprj/o_BUF[7]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             4.5129   1.0500            2.7626 &   9.8745 r
  mprj/wbs_dat_o[7] (net)                                1   0.2632 
  mprj/wbs_dat_o[7] (user_proj_example)                                        0.0000   1.0500            0.0000 &   9.8745 r
  wbs_dat_o[7] (net) 
  wbs_dat_o[7] (out)                                                  0.0000   4.5198   1.0500   0.0000   0.1077 &   9.9822 r
  data arrival time                                                                                                  9.9822

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.9822
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0822

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4753 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4753 

  slack (with derating applied) (VIOLATED)                                                               -2.0822 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6068 



  Startpoint: mprj/o_FF[112]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[13] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[112]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3960   1.0500   0.0000   0.4945 &   3.8807 r
  mprj/o_FF[112]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1399   1.0500            1.0460 &   4.9266 r
  mprj/o_q[112] (net)                                    1   0.0042 
  mprj/o_dly[112]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1399   1.0500   0.0000   0.0001 &   4.9267 r
  mprj/o_dly[112]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5639   1.0500            2.5819 &   7.5086 r
  mprj/o_q_dly[112] (net)                                2   0.0305 
  mprj/o_BUF[112]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5639   1.0500   0.0000   0.0006 &   7.5092 r
  mprj/o_BUF[112]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.8083   1.0500            2.3845 &   9.8937 r
  mprj/io_out[13] (net)                                  1   0.2224 
  mprj/io_out[13] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.8937 r
  io_out[13] (net) 
  io_out[13] (out)                                                    0.0000   3.8127   1.0500   0.0000   0.0763 &   9.9700 r
  data arrival time                                                                                                  9.9700

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.9700
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0700

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4748 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4748 

  slack (with derating applied) (VIOLATED)                                                               -2.0700 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5953 



  Startpoint: mprj/o_FF[114]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[15] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[114]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4008   1.0500   0.0000   0.5179 &   3.9041 r
  mprj/o_FF[114]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1489   1.0500            1.0523 &   4.9563 r
  mprj/o_q[114] (net)                                    1   0.0048 
  mprj/o_dly[114]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1489   1.0500   0.0000   0.0001 &   4.9564 r
  mprj/o_dly[114]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3847   1.0500            2.4746 &   7.4310 r
  mprj/o_q_dly[114] (net)                                2   0.0193 
  mprj/o_BUF[114]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3847   1.0500   0.0000   0.0003 &   7.4313 r
  mprj/o_BUF[114]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.9051   1.0500            2.4282 &   9.8595 r
  mprj/io_out[15] (net)                                  1   0.2281 
  mprj/io_out[15] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.8595 r
  io_out[15] (net) 
  io_out[15] (out)                                                    0.0000   3.9096   1.0500   0.0000   0.0782 &   9.9377 r
  data arrival time                                                                                                  9.9377

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.9377
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0377

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4732 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4732 

  slack (with derating applied) (VIOLATED)                                                               -2.0377 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5644 



  Startpoint: mprj/o_FF[148]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[11] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[148]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3876   1.0500   0.0000   0.5201 &   3.9062 r
  mprj/o_FF[148]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1487   1.0500            1.0519 &   4.9582 r
  mprj/o_q[148] (net)                                    1   0.0048 
  mprj/o_dly[148]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1487   1.0500   0.0000   0.0000 &   4.9582 r
  mprj/o_dly[148]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3397   1.0500            2.4452 &   7.4034 r
  mprj/o_q_dly[148] (net)                                2   0.0163 
  mprj/o_BUF[148]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3397   1.0500   0.0000   0.0002 &   7.4036 r
  mprj/o_BUF[148]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.6699   1.0500            2.2969 &   9.7005 r
  mprj/io_oeb[11] (net)                                  1   0.2146 
  mprj/io_oeb[11] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.7005 r
  io_oeb[11] (net) 
  io_oeb[11] (out)                                                    0.3199   3.6734   1.0500   0.1240   0.1950 &   9.8956 r
  data arrival time                                                                                                  9.8956

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.8956
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9956

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4712 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4712 

  slack (with derating applied) (VIOLATED)                                                               -1.9956 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5244 



  Startpoint: mprj/o_FF[158]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[21] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[158]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4103   1.0500   0.0000   0.5952 &   3.9814 r
  mprj/o_FF[158]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2318   1.0500            1.1078 &   5.0892 r
  mprj/o_q[158] (net)                                    2   0.0103 
  mprj/o_dly[158]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2318   1.0500   0.0000   0.0001 &   5.0893 r
  mprj/o_dly[158]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3159   1.0500            2.4394 &   7.5287 r
  mprj/o_q_dly[158] (net)                                2   0.0148 
  mprj/o_BUF[158]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0633   0.3159   1.0500   0.0252   0.0266 &   7.5554 r
  mprj/o_BUF[158]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.6240   1.0500            2.2661 &   9.8215 r
  mprj/io_oeb[21] (net)                                  1   0.2117 
  mprj/io_oeb[21] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.8215 r
  io_oeb[21] (net) 
  io_oeb[21] (out)                                                    0.0000   3.6275   1.0500   0.0000   0.0653 &   9.8868 r
  data arrival time                                                                                                  9.8868

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.8868
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9868

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4708 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4708 

  slack (with derating applied) (VIOLATED)                                                               -1.9868 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5160 



  Startpoint: mprj/o_FF[109]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[10] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[109]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3876   1.0500   0.0000   0.5201 &   3.9063 r
  mprj/o_FF[109]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1529   1.0500            1.0549 &   4.9612 r
  mprj/o_q[109] (net)                                    1   0.0051 
  mprj/o_dly[109]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1529   1.0500   0.0000   0.0000 &   4.9612 r
  mprj/o_dly[109]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3251   1.0500            2.4362 &   7.3974 r
  mprj/o_q_dly[109] (net)                                2   0.0154 
  mprj/o_BUF[109]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3251   1.0500   0.0000   0.0002 &   7.3976 r
  mprj/o_BUF[109]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.8787   1.0500            2.4086 &   9.8062 r
  mprj/io_out[10] (net)                                  1   0.2265 
  mprj/io_out[10] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.8062 r
  io_out[10] (net) 
  io_out[10] (out)                                                    0.0000   3.8829   1.0500   0.0000   0.0769 &   9.8831 r
  data arrival time                                                                                                  9.8831

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.8831
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9831

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4706 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4706 

  slack (with derating applied) (VIOLATED)                                                               -1.9831 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5125 



  Startpoint: mprj/o_FF[153]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[16] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[153]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4003   1.0500   0.0000   0.5275 &   3.9137 r
  mprj/o_FF[153]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1479   1.0500            1.0516 &   4.9653 r
  mprj/o_q[153] (net)                                    1   0.0047 
  mprj/o_dly[153]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1479   1.0500   0.0000   0.0001 &   4.9653 r
  mprj/o_dly[153]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4303   1.0500            2.5023 &   7.4676 r
  mprj/o_q_dly[153] (net)                                2   0.0221 
  mprj/o_BUF[153]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4303   1.0500   0.0000   0.0004 &   7.4680 r
  mprj/o_BUF[153]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.4944   1.0500            2.2030 &   9.6710 r
  mprj/io_oeb[16] (net)                                  1   0.2043 
  mprj/io_oeb[16] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.6710 r
  io_oeb[16] (net) 
  io_oeb[16] (out)                                                    0.1836   3.4971   1.0500   0.0694   0.1304 &   9.8014 r
  data arrival time                                                                                                  9.8014

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.8014
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9014

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4667 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4667 

  slack (with derating applied) (VIOLATED)                                                               -1.9014 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4347 



  Startpoint: mprj/o_FF[115]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[16] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[115]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3970   1.0500   0.0000   0.5426 &   3.9287 r
  mprj/o_FF[115]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1323   1.0500            1.0407 &   4.9695 r
  mprj/o_q[115] (net)                                    1   0.0037 
  mprj/o_dly[115]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1323   1.0500   0.0000   0.0000 &   4.9695 r
  mprj/o_dly[115]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4537   1.0500            2.5137 &   7.4832 r
  mprj/o_q_dly[115] (net)                                2   0.0236 
  mprj/o_BUF[115]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4537   1.0500   0.0000   0.0003 &   7.4836 r
  mprj/o_BUF[115]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.5368   1.0500            2.2237 &   9.7072 r
  mprj/io_out[16] (net)                                  1   0.2065 
  mprj/io_out[16] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.7072 r
  io_out[16] (net) 
  io_out[16] (out)                                                    0.0000   3.5403   1.0500   0.0000   0.0646 &   9.7718 r
  data arrival time                                                                                                  9.7718

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.7718
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8718

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4653 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4653 

  slack (with derating applied) (VIOLATED)                                                               -1.8718 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4065 



  Startpoint: mprj/o_FF[111]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[12] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[111]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3950   1.0500   0.0000   0.5036 &   3.8897 r
  mprj/o_FF[111]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1698   1.0500            1.0668 &   4.9565 r
  mprj/o_q[111] (net)                                    1   0.0062 
  mprj/o_dly[111]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1698   1.0500   0.0000   0.0001 &   4.9566 r
  mprj/o_dly[111]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3686   1.0500            2.4665 &   7.4231 r
  mprj/o_q_dly[111] (net)                                2   0.0182 
  mprj/o_BUF[111]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3686   1.0500   0.0000   0.0003 &   7.4234 r
  mprj/o_BUF[111]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.6293   1.0500            2.2708 &   9.6942 r
  mprj/io_out[12] (net)                                  1   0.2119 
  mprj/io_out[12] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.6942 r
  io_out[12] (net) 
  io_out[12] (out)                                                    0.0000   3.6331   1.0500   0.0000   0.0684 &   9.7627 r
  data arrival time                                                                                                  9.7627

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.7627
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8627

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4649 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4649 

  slack (with derating applied) (VIOLATED)                                                               -1.8627 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3978 



  Startpoint: mprj/o_FF[157]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[20] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[157]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4102   1.0500   0.0000   0.5911 &   3.9772 r
  mprj/o_FF[157]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2609   1.0500            1.1259 &   5.1031 r
  mprj/o_q[157] (net)                                    2   0.0122 
  mprj/o_dly[157]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2609   1.0500   0.0000   0.0001 &   5.1032 r
  mprj/o_dly[157]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3236   1.0500            2.4478 &   7.5511 r
  mprj/o_q_dly[157] (net)                                2   0.0153 
  mprj/o_BUF[157]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0253   0.3236   1.0500   0.0103   0.0110 &   7.5620 r
  mprj/o_BUF[157]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.3424   1.0500            2.1097 &   9.6717 r
  mprj/io_oeb[20] (net)                                  1   0.1954 
  mprj/io_oeb[20] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.6717 r
  io_oeb[20] (net) 
  io_oeb[20] (out)                                                    0.0000   3.3449   1.0500   0.0000   0.0526 &   9.7243 r
  data arrival time                                                                                                  9.7243

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.7243
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8243

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4631 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4631 

  slack (with derating applied) (VIOLATED)                                                               -1.8243 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3613 



  Startpoint: mprj/o_FF[154]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[17] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[154]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3964   1.0500   0.0000   0.5450 &   3.9311 r
  mprj/o_FF[154]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1392   1.0500            1.0455 &   4.9766 r
  mprj/o_q[154] (net)                                    1   0.0041 
  mprj/o_dly[154]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1392   1.0500   0.0000   0.0000 &   4.9766 r
  mprj/o_dly[154]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4151   1.0500            2.4917 &   7.4683 r
  mprj/o_q_dly[154] (net)                                2   0.0212 
  mprj/o_BUF[154]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4151   1.0500   0.0000   0.0003 &   7.4687 r
  mprj/o_BUF[154]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.2830   1.0500            2.0856 &   9.5543 r
  mprj/io_oeb[17] (net)                                  1   0.1921 
  mprj/io_oeb[17] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.5543 r
  io_oeb[17] (net) 
  io_oeb[17] (out)                                                    0.2002   3.2849   1.0500   0.0756   0.1250 &   9.6792 r
  data arrival time                                                                                                  9.6792

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.6792
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7792

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4609 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4609 

  slack (with derating applied) (VIOLATED)                                                               -1.7792 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3183 



  Startpoint: mprj/o_FF[119]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[20] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[119]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4102   1.0500   0.0000   0.5882 &   3.9743 r
  mprj/o_FF[119]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2393   1.0500            1.1125 &   5.0868 r
  mprj/o_q[119] (net)                                    2   0.0108 
  mprj/o_dly[119]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2393   1.0500   0.0000   0.0001 &   5.0869 r
  mprj/o_dly[119]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3228   1.0500            2.4448 &   7.5317 r
  mprj/o_q_dly[119] (net)                                2   0.0152 
  mprj/o_BUF[119]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0248   0.3228   1.0500   0.0101   0.0108 &   7.5425 r
  mprj/o_BUF[119]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.2548   1.0500            2.0604 &   9.6029 r
  mprj/io_out[20] (net)                                  1   0.1903 
  mprj/io_out[20] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.6029 r
  io_out[20] (net) 
  io_out[20] (out)                                                    0.0000   3.2569   1.0500   0.0000   0.0487 &   9.6516 r
  data arrival time                                                                                                  9.6516

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.6516
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7516

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4596 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4596 

  slack (with derating applied) (VIOLATED)                                                               -1.7516 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2920 



  Startpoint: mprj/o_FF[117]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[18] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[117]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3890   1.0500   0.0000   0.5778 &   3.9639 r
  mprj/o_FF[117]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2182   1.0500            1.0991 &   5.0631 r
  mprj/o_q[117] (net)                                    2   0.0095 
  mprj/o_dly[117]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2182   1.0500   0.0000   0.0001 &   5.0632 r
  mprj/o_dly[117]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4330   1.0500            2.5119 &   7.5751 r
  mprj/o_q_dly[117] (net)                                2   0.0223 
  mprj/o_BUF[117]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4330   1.0500   0.0000   0.0003 &   7.5754 r
  mprj/o_BUF[117]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.1167   1.0500            1.9925 &   9.5679 r
  mprj/io_out[18] (net)                                  1   0.1824 
  mprj/io_out[18] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.5679 r
  io_out[18] (net) 
  io_out[18] (out)                                                    0.1019   3.1182   1.0500   0.0415   0.0827 &   9.6506 r
  data arrival time                                                                                                  9.6506

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.6506
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7506

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4596 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4596 

  slack (with derating applied) (VIOLATED)                                                               -1.7506 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2910 



  Startpoint: mprj/o_FF[116]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[17] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[116]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4102   1.0500   0.0000   0.5913 &   3.9774 r
  mprj/o_FF[116]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1432   1.0500            1.0485 &   5.0259 r
  mprj/o_q[116] (net)                                    1   0.0044 
  mprj/o_dly[116]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1432   1.0500   0.0000   0.0000 &   5.0259 r
  mprj/o_dly[116]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4280   1.0500            2.5002 &   7.5262 r
  mprj/o_q_dly[116] (net)                                2   0.0220 
  mprj/o_BUF[116]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4280   1.0500   0.0000   0.0003 &   7.5265 r
  mprj/o_BUF[116]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.1826   1.0500            2.0234 &   9.5499 r
  mprj/io_out[17] (net)                                  1   0.1858 
  mprj/io_out[17] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.5499 r
  io_out[17] (net) 
  io_out[17] (out)                                                    0.0000   3.1849   1.0500   0.0000   0.0497 &   9.5995 r
  data arrival time                                                                                                  9.5995

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.5995
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6995

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4571 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4571 

  slack (with derating applied) (VIOLATED)                                                               -1.6995 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2424 



  Startpoint: mprj/o_FF[156]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[19] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[156]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3898   1.0500   0.0000   0.5754 &   3.9616 r
  mprj/o_FF[156]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1314   1.0500            1.0399 &   5.0015 r
  mprj/o_q[156] (net)                                    1   0.0036 
  mprj/o_dly[156]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1314   1.0500   0.0000   0.0000 &   5.0015 r
  mprj/o_dly[156]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3320   1.0500            2.4373 &   7.4388 r
  mprj/o_q_dly[156] (net)                                2   0.0158 
  mprj/o_BUF[156]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3320   1.0500   0.0000   0.0002 &   7.4390 r
  mprj/o_BUF[156]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.1223   1.0500            1.9914 &   9.4303 r
  mprj/io_oeb[19] (net)                                  1   0.1828 
  mprj/io_oeb[19] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.4303 r
  io_oeb[19] (net) 
  io_oeb[19] (out)                                                    0.1511   3.1237   1.0500   0.0608   0.1026 &   9.5330 r
  data arrival time                                                                                                  9.5330

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.5330
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6330

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4539 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4539 

  slack (with derating applied) (VIOLATED)                                                               -1.6330 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1790 



  Startpoint: mprj/o_FF[118]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[19] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[118]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3879   1.0500   0.0000   0.5813 &   3.9674 r
  mprj/o_FF[118]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1436   1.0500            1.0484 &   5.0159 r
  mprj/o_q[118] (net)                                    1   0.0044 
  mprj/o_dly[118]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1436   1.0500   0.0000   0.0000 &   5.0159 r
  mprj/o_dly[118]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3970   1.0500            2.4816 &   7.4975 r
  mprj/o_q_dly[118] (net)                                2   0.0200 
  mprj/o_BUF[118]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3970   1.0500   0.0000   0.0003 &   7.4977 r
  mprj/o_BUF[118]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.8332   1.0500            1.8278 &   9.3255 r
  mprj/io_out[19] (net)                                  1   0.1656 
  mprj/io_out[19] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.3255 r
  io_out[19] (net) 
  io_out[19] (out)                                                    0.1522   2.8344   1.0500   0.0575   0.0936 &   9.4190 r
  data arrival time                                                                                                  9.4190

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.4190
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5190

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4485 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4485 

  slack (with derating applied) (VIOLATED)                                                               -1.5190 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0705 



  Startpoint: mprj/o_FF[155]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[18] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[155]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3912   1.0500   0.0000   0.5709 &   3.9571 r
  mprj/o_FF[155]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1574   1.0500            1.0581 &   5.0152 r
  mprj/o_q[155] (net)                                    1   0.0054 
  mprj/o_dly[155]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1574   1.0500   0.0000   0.0001 &   5.0152 r
  mprj/o_dly[155]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3470   1.0500            2.4510 &   7.4662 r
  mprj/o_q_dly[155] (net)                                2   0.0168 
  mprj/o_BUF[155]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3470   1.0500   0.0000   0.0002 &   7.4664 r
  mprj/o_BUF[155]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.8265   1.0500            1.8222 &   9.2886 r
  mprj/io_oeb[18] (net)                                  1   0.1653 
  mprj/io_oeb[18] (user_proj_example)                                          0.0000   1.0500            0.0000 &   9.2886 r
  io_oeb[18] (net) 
  io_oeb[18] (out)                                                    0.0882   2.8276   1.0500   0.0334   0.0662 &   9.3549 r
  data arrival time                                                                                                  9.3549

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.3549
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4549

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4455 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4455 

  slack (with derating applied) (VIOLATED)                                                               -1.4549 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0094 



  Startpoint: la_data_in[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[140]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[12] (in)                                                          6.4840                     3.7444 &  25.7444 r
  la_data_in[12] (net)                                   2   0.3834 
  mprj/la_data_in[12] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.7444 r
  mprj/la_data_in[12] (net) 
  mprj/i_BUF[140]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  8.0377   6.4874   1.0500   4.4029   4.7192 &  30.4636 r
  mprj/i_BUF[140]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1591   1.0500           -0.0116 &  30.4520 r
  mprj/buf_i[140] (net)                                  1   0.0035 
  mprj/i_FF[140]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1591   1.0500   0.0000   0.0000 &  30.4521 r
  data arrival time                                                                                                 30.4521

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[140]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4217   0.9500   0.0000   0.5562 &  33.6193 r
  clock reconvergence pessimism                                                                           0.0000    33.6193
  clock uncertainty                                                                                      -0.1000    33.5193
  library setup time                                                                    1.0000           -0.0838    33.4355
  data required time                                                                                                33.4355
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4355
  data arrival time                                                                                                -30.4521
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.9834

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1905 
  total derate : arrival time                                                                            -0.2253 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4159 

  slack (with derating applied) (MET)                                                                     2.9834 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          3.3993 



  Startpoint: la_data_in[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[128]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[0] (in)                                                           5.9639                     3.4314 &  25.4314 r
  la_data_in[0] (net)                                    2   0.3518 
  mprj/la_data_in[0] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.4314 r
  mprj/la_data_in[0] (net) 
  mprj/i_BUF[128]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  6.9598   5.9683   1.0500   3.1169   3.3765 &  28.8079 r
  mprj/i_BUF[128]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1569   1.0500            0.0188 &  28.8267 r
  mprj/buf_i[128] (net)                                  1   0.0060 
  mprj/i_FF[128]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1569   1.0500   0.0000   0.0000 &  28.8268 r
  data arrival time                                                                                                 28.8268

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[128]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3891   0.9500   0.0000   0.3933 &  33.4564 r
  clock reconvergence pessimism                                                                           0.0000    33.4564
  clock uncertainty                                                                                      -0.1000    33.3564
  library setup time                                                                    1.0000           -0.0833    33.2731
  data required time                                                                                                33.2731
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2731
  data arrival time                                                                                                -28.8268
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.4463

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1820 
  total derate : arrival time                                                                            -0.1617 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3437 

  slack (with derating applied) (MET)                                                                     4.4463 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.7900 



  Startpoint: wbs_dat_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[7]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[7] (in)                                                            5.4243                     3.0861 &  25.0861 r
  wbs_dat_i[7] (net)                                     2   0.3176 
  mprj/wbs_dat_i[7] (user_proj_example)                                        0.0000   1.0500            0.0000 &  25.0861 r
  mprj/wbs_dat_i[7] (net) 
  mprj/i_BUF[7]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    6.2205   5.4328   1.0500   2.8114   3.0800 &  28.1661 r
  mprj/i_BUF[7]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1686   1.0500            0.0666 &  28.2327 r
  mprj/buf_i[7] (net)                                    2   0.0158 
  mprj/i_FF[7]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0138   0.1686   1.0500   0.0053   0.0058 &  28.2384 r
  data arrival time                                                                                                 28.2384

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[7]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.2744   0.9500   0.0000   0.0156 &  33.0787 r
  clock reconvergence pessimism                                                                           0.0000    33.0787
  clock uncertainty                                                                                      -0.1000    32.9787
  library setup time                                                                    1.0000           -0.0826    32.8961
  data required time                                                                                                32.8961
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8961
  data arrival time                                                                                                -28.2384
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.6577

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1621 
  total derate : arrival time                                                                            -0.1501 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3122 

  slack (with derating applied) (MET)                                                                     4.6577 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.9699 



  Startpoint: io_in[10] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[202]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[10] (in)                                                               5.8591                     3.3810 &  25.3810 r
  io_in[10] (net)                                        2   0.3462 
  mprj/io_in[10] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.3810 r
  mprj/io_in[10] (net) 
  mprj/i_BUF[202]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.0911   5.8624   1.0500   2.1378   2.3333 &  27.7144 r
  mprj/i_BUF[202]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1931   1.0500            0.0645 &  27.7789 r
  mprj/buf_i[202] (net)                                  2   0.0269 
  mprj/i_FF[202]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1931   1.0500   0.0000   0.0005 &  27.7794 r
  data arrival time                                                                                                 27.7794

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[202]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3953   0.9500   0.0000   0.4553 &  33.5184 r
  clock reconvergence pessimism                                                                           0.0000    33.5184
  clock uncertainty                                                                                      -0.1000    33.4184
  library setup time                                                                    1.0000           -0.0856    33.3328
  data required time                                                                                                33.3328
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3328
  data arrival time                                                                                                -27.7794
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.5534

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1852 
  total derate : arrival time                                                                            -0.1142 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2994 

  slack (with derating applied) (MET)                                                                     5.5534 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.8528 



  Startpoint: la_oenb[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[68]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[4] (in)                                                              5.5199                     3.1747 &  25.1747 r
  la_oenb[4] (net)                                       2   0.3254 
  mprj/la_oenb[4] (user_proj_example)                                          0.0000   1.0500            0.0000 &  25.1747 r
  mprj/la_oenb[4] (net) 
  mprj/i_BUF[68]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.1330   5.5237   1.0500   2.2991   2.5061 &  27.6808 r
  mprj/i_BUF[68]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1488   1.0500            0.0383 &  27.7192 r
  mprj/buf_i[68] (net)                                   1   0.0049 
  mprj/i_FF[68]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0085   0.1488   1.0500   0.0032   0.0034 &  27.7226 r
  data arrival time                                                                                                 27.7226

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[68]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4099   0.9500   0.0000   0.4973 &  33.5604 r
  clock reconvergence pessimism                                                                           0.0000    33.5604
  clock uncertainty                                                                                      -0.1000    33.4604
  library setup time                                                                    1.0000           -0.0831    33.3773
  data required time                                                                                                33.3773
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3773
  data arrival time                                                                                                -27.7226
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.6547

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1874 
  total derate : arrival time                                                                            -0.1213 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3088 

  slack (with derating applied) (MET)                                                                     5.6547 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.9635 



  Startpoint: la_oenb[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[71]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[7] (in)                                                              5.0696                     2.9193 &  24.9193 r
  la_oenb[7] (net)                                       2   0.2990 
  mprj/la_oenb[7] (user_proj_example)                                          0.0000   1.0500            0.0000 &  24.9193 r
  mprj/la_oenb[7] (net) 
  mprj/i_BUF[71]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.4228   5.0725   1.0500   2.4719   2.6735 &  27.5927 r
  mprj/i_BUF[71]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1401   1.0500            0.0578 &  27.6505 r
  mprj/buf_i[71] (net)                                   1   0.0036 
  mprj/i_FF[71]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1401   1.0500   0.0000   0.0000 &  27.6505 r
  data arrival time                                                                                                 27.6505

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[71]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4166   0.9500   0.0000   0.5230 &  33.5861 r
  clock reconvergence pessimism                                                                           0.0000    33.5861
  clock uncertainty                                                                                      -0.1000    33.4861
  library setup time                                                                    1.0000           -0.0821    33.4040
  data required time                                                                                                33.4040
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4040
  data arrival time                                                                                                -27.6505
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.7535

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1888 
  total derate : arrival time                                                                            -0.1301 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3189 

  slack (with derating applied) (MET)                                                                     5.7535 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.0723 



  Startpoint: la_oenb[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[64]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[0] (in)                                                              5.4190                     3.1178 &  25.1178 r
  la_oenb[0] (net)                                       2   0.3195 
  mprj/la_oenb[0] (user_proj_example)                                          0.0000   1.0500            0.0000 &  25.1178 r
  mprj/la_oenb[0] (net) 
  mprj/i_BUF[64]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.2194   5.4227   1.0500   2.2192   2.4216 &  27.5394 r
  mprj/i_BUF[64]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1453   1.0500            0.0409 &  27.5803 r
  mprj/buf_i[64] (net)                                   1   0.0038 
  mprj/i_FF[64]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1453   1.0500   0.0000   0.0000 &  27.5803 r
  data arrival time                                                                                                 27.5803

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[64]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4093   0.9500   0.0000   0.4982 &  33.5613 r
  clock reconvergence pessimism                                                                           0.0000    33.5613
  clock uncertainty                                                                                      -0.1000    33.4613
  library setup time                                                                    1.0000           -0.0829    33.3785
  data required time                                                                                                33.3785
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3785
  data arrival time                                                                                                -27.5803
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.7982

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1875 
  total derate : arrival time                                                                            -0.1173 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3048 

  slack (with derating applied) (MET)                                                                     5.7982 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.1030 



  Startpoint: io_in[24] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[216]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[24] (in)                                                               5.7904                     3.3189 &  25.3189 r
  io_in[24] (net)                                        2   0.3407 
  mprj/io_in[24] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.3189 r
  mprj/io_in[24] (net) 
  mprj/i_BUF[216]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.8955   5.7957   1.0500   1.9794   2.1917 &  27.5106 r
  mprj/i_BUF[216]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1997   1.0500            0.0751 &  27.5857 r
  mprj/buf_i[216] (net)                                  2   0.0313 
  mprj/i_FF[216]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0422   0.1997   1.0500   0.0171   0.0186 &  27.6043 r
  data arrival time                                                                                                 27.6043

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[216]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4104   0.9500   0.0000   0.5502 &  33.6133 r
  clock reconvergence pessimism                                                                           0.0000    33.6133
  clock uncertainty                                                                                      -0.1000    33.5133
  library setup time                                                                    1.0000           -0.0861    33.4272
  data required time                                                                                                33.4272
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4272
  data arrival time                                                                                                -27.6043
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.8229

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1902 
  total derate : arrival time                                                                            -0.1088 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2991 

  slack (with derating applied) (MET)                                                                     5.8229 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.1219 



  Startpoint: la_data_in[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[136]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[8] (in)                                                           4.9976                     2.8789 &  24.8789 r
  la_data_in[8] (net)                                    2   0.2948 
  mprj/la_data_in[8] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.8789 r
  mprj/la_data_in[8] (net) 
  mprj/i_BUF[136]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.0924   5.0004   1.0500   2.2241   2.4117 &  27.2906 r
  mprj/i_BUF[136]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1413   1.0500            0.0638 &  27.3544 r
  mprj/buf_i[136] (net)                                  1   0.0047 
  mprj/i_FF[136]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1413   1.0500   0.0000   0.0000 &  27.3544 r
  data arrival time                                                                                                 27.3544

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[136]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4190   0.9500   0.0000   0.5381 &  33.6013 r
  clock reconvergence pessimism                                                                           0.0000    33.6013
  clock uncertainty                                                                                      -0.1000    33.5013
  library setup time                                                                    1.0000           -0.0824    33.4189
  data required time                                                                                                33.4189
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4189
  data arrival time                                                                                                -27.3544
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.0645

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1896 
  total derate : arrival time                                                                            -0.1179 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3075 

  slack (with derating applied) (MET)                                                                     6.0645 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.3720 



  Startpoint: la_data_in[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[150]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[22] (in)                                                          4.6347                     2.6715 &  24.6715 r
  la_data_in[22] (net)                                   2   0.2734 
  mprj/la_data_in[22] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.6715 r
  mprj/la_data_in[22] (net) 
  mprj/i_BUF[150]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.3347   4.6369   1.0500   2.4844   2.6731 &  27.3446 r
  mprj/i_BUF[150]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1363   1.0500            0.0818 &  27.4264 r
  mprj/buf_i[150] (net)                                  1   0.0046 
  mprj/i_FF[150]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0062   0.1363   1.0500   0.0023   0.0025 &  27.4288 r
  data arrival time                                                                                                 27.4288

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[150]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4257   0.9500   0.0000   0.6607 &  33.7238 r
  clock reconvergence pessimism                                                                           0.0000    33.7238
  clock uncertainty                                                                                      -0.1000    33.6238
  library setup time                                                                    1.0000           -0.0814    33.5424
  data required time                                                                                                33.5424
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5424
  data arrival time                                                                                                -27.4288
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1135

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1960 
  total derate : arrival time                                                                            -0.1313 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3273 

  slack (with derating applied) (MET)                                                                     6.1135 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4409 



  Startpoint: la_oenb[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[84]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[20] (in)                                                             4.5911                     2.6470 &  24.6470 r
  la_oenb[20] (net)                                      2   0.2708 
  mprj/la_oenb[20] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.6470 r
  mprj/la_oenb[20] (net) 
  mprj/i_BUF[84]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.2494   4.5932   1.0500   2.4398   2.6246 &  27.2716 r
  mprj/i_BUF[84]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1364   1.0500            0.0846 &  27.3562 r
  mprj/buf_i[84] (net)                                   1   0.0049 
  mprj/i_FF[84]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1364   1.0500   0.0000   0.0000 &  27.3562 r
  data arrival time                                                                                                 27.3562

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[84]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4275   0.9500   0.0000   0.6327 &  33.6958 r
  clock reconvergence pessimism                                                                           0.0000    33.6958
  clock uncertainty                                                                                      -0.1000    33.5958
  library setup time                                                                    1.0000           -0.0814    33.5143
  data required time                                                                                                33.5143
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5143
  data arrival time                                                                                                -27.3562
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1581

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1946 
  total derate : arrival time                                                                            -0.1290 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3236 

  slack (with derating applied) (MET)                                                                     6.1581 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4817 



  Startpoint: la_oenb[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[75]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[11] (in)                                                             4.8270                     2.7800 &  24.7800 r
  la_oenb[11] (net)                                      2   0.2846 
  mprj/la_oenb[11] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.7800 r
  mprj/la_oenb[11] (net) 
  mprj/i_BUF[75]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.0601   4.8295   1.0500   2.2497   2.4339 &  27.2139 r
  mprj/i_BUF[75]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1358   1.0500            0.0687 &  27.2827 r
  mprj/buf_i[75] (net)                                   1   0.0031 
  mprj/i_FF[75]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1358   1.0500   0.0000   0.0000 &  27.2827 r
  data arrival time                                                                                                 27.2827

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[75]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4253   0.9500   0.0000   0.5822 &  33.6454 r
  clock reconvergence pessimism                                                                           0.0000    33.6454
  clock uncertainty                                                                                      -0.1000    33.5454
  library setup time                                                                    1.0000           -0.0813    33.4641
  data required time                                                                                                33.4641
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4641
  data arrival time                                                                                                -27.2827
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1814

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1919 
  total derate : arrival time                                                                            -0.1192 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3111 

  slack (with derating applied) (MET)                                                                     6.1814 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4925 



  Startpoint: la_data_in[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[154]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[26] (in)                                                          4.8865                     2.8173 &  24.8173 r
  la_data_in[26] (net)                                   2   0.2883 
  mprj/la_data_in[26] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.8173 r
  mprj/la_data_in[26] (net) 
  mprj/i_BUF[154]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.9558   4.8889   1.0500   2.1466   2.3252 &  27.1426 r
  mprj/i_BUF[154]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1675   1.0500            0.0987 &  27.2413 r
  mprj/buf_i[154] (net)                                  2   0.0194 
  mprj/i_FF[154]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0918   0.1675   1.0500   0.0362   0.0383 &  27.2795 r
  data arrival time                                                                                                 27.2795

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[154]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4167   0.9500   0.0000   0.6952 &  33.7584 r
  clock reconvergence pessimism                                                                           0.0000    33.7584
  clock uncertainty                                                                                      -0.1000    33.6584
  library setup time                                                                    1.0000           -0.0843    33.5741
  data required time                                                                                                33.5741
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5741
  data arrival time                                                                                                -27.2795
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2945

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1979 
  total derate : arrival time                                                                            -0.1172 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3151 

  slack (with derating applied) (MET)                                                                     6.2945 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6097 



  Startpoint: io_in[30] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[222]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[30] (in)                                                               5.4704                     3.1119 &  25.1119 r
  io_in[30] (net)                                        2   0.3203 
  mprj/io_in[30] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.1119 r
  mprj/io_in[30] (net) 
  mprj/i_BUF[222]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.1922   5.4786   1.0500   1.7197   1.9342 &  27.0461 r
  mprj/i_BUF[222]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1781   1.0500            0.0731 &  27.1192 r
  mprj/buf_i[222] (net)                                  2   0.0210 
  mprj/i_FF[222]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1781   1.0500   0.0000   0.0004 &  27.1195 r
  data arrival time                                                                                                 27.1195

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[222]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4104   0.9500   0.0000   0.5668 &  33.6299 r
  clock reconvergence pessimism                                                                           0.0000    33.6299
  clock uncertainty                                                                                      -0.1000    33.5299
  library setup time                                                                    1.0000           -0.0848    33.4451
  data required time                                                                                                33.4451
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4451
  data arrival time                                                                                                -27.1195
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3255

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1911 
  total derate : arrival time                                                                            -0.0956 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2867 

  slack (with derating applied) (MET)                                                                     6.3255 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6122 



  Startpoint: wbs_adr_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[33]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[1] (in)                                                            5.4237                     3.0813 &  25.0813 r
  wbs_adr_i[1] (net)                                     2   0.3173 
  mprj/wbs_adr_i[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &  25.0813 r
  mprj/wbs_adr_i[1] (net) 
  mprj/i_BUF[33]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.3874   5.4331   1.0500   1.3017   1.5032 &  26.5846 r
  mprj/i_BUF[33]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1520   1.0500            0.0479 &  26.6325 r
  mprj/buf_i[33] (net)                                   1   0.0071 
  mprj/i_FF[33]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0371   0.1520   1.0500   0.0151   0.0159 &  26.6484 r
  data arrival time                                                                                                 26.6484

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[33]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3109   0.9500   0.0000   0.0931 &  33.1562 r
  clock reconvergence pessimism                                                                           0.0000    33.1562
  clock uncertainty                                                                                      -0.1000    33.0562
  library setup time                                                                    1.0000           -0.0821    32.9741
  data required time                                                                                                32.9741
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9741
  data arrival time                                                                                                -26.6484
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3258

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1662 
  total derate : arrival time                                                                            -0.0746 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2408 

  slack (with derating applied) (MET)                                                                     6.3257 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5665 



  Startpoint: la_oenb[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[100]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[36] (in)                                                             4.9526                     2.8438 &  24.8438 r
  la_oenb[36] (net)                                      2   0.2915 
  mprj/la_oenb[36] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.8438 r
  mprj/la_oenb[36] (net) 
  mprj/i_BUF[100]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.7191   4.9562   1.0500   1.9983   2.1829 &  27.0267 r
  mprj/i_BUF[100]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1390   1.0500            0.0641 &  27.0908 r
  mprj/buf_i[100] (net)                                  1   0.0038 
  mprj/i_FF[100]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1390   1.0500   0.0000   0.0000 &  27.0908 r
  data arrival time                                                                                                 27.0908

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[100]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4234   0.9500   0.0000   0.6583 &  33.7214 r
  clock reconvergence pessimism                                                                           0.0000    33.7214
  clock uncertainty                                                                                      -0.1000    33.6214
  library setup time                                                                    1.0000           -0.0819    33.5395
  data required time                                                                                                33.5395
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5395
  data arrival time                                                                                                -27.0908
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4486

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1959 
  total derate : arrival time                                                                            -0.1070 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3029 

  slack (with derating applied) (MET)                                                                     6.4486 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7516 



  Startpoint: la_oenb[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[86]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[22] (in)                                                             4.9071                     2.8217 &  24.8217 r
  la_oenb[22] (net)                                      2   0.2891 
  mprj/la_oenb[22] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.8217 r
  mprj/la_oenb[22] (net) 
  mprj/i_BUF[86]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.7420   4.9103   1.0500   2.0187   2.1980 &  27.0197 r
  mprj/i_BUF[86]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1388   1.0500            0.0668 &  27.0865 r
  mprj/buf_i[86] (net)                                   1   0.0040 
  mprj/i_FF[86]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1388   1.0500   0.0000   0.0000 &  27.0865 r
  data arrival time                                                                                                 27.0865

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[86]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4257   0.9500   0.0000   0.6617 &  33.7248 r
  clock reconvergence pessimism                                                                           0.0000    33.7248
  clock uncertainty                                                                                      -0.1000    33.6248
  library setup time                                                                    1.0000           -0.0819    33.5429
  data required time                                                                                                33.5429
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5429
  data arrival time                                                                                                -27.0865
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4564

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1961 
  total derate : arrival time                                                                            -0.1079 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3039 

  slack (with derating applied) (MET)                                                                     6.4564 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7603 



  Startpoint: la_oenb[37]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[101]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[37] (in)                                                             4.8148                     2.7601 &  24.7601 r
  la_oenb[37] (net)                                      2   0.2831 
  mprj/la_oenb[37] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.7601 r
  mprj/la_oenb[37] (net) 
  mprj/i_BUF[101]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.7242   4.8187   1.0500   2.0107   2.1966 &  26.9567 r
  mprj/i_BUF[101]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1496   1.0500            0.0846 &  27.0412 r
  mprj/buf_i[101] (net)                                  2   0.0100 
  mprj/i_FF[101]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0060   0.1496   1.0500   0.0022   0.0025 &  27.0437 r
  data arrival time                                                                                                 27.0437

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[101]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4236   0.9500   0.0000   0.6577 &  33.7208 r
  clock reconvergence pessimism                                                                           0.0000    33.7208
  clock uncertainty                                                                                      -0.1000    33.6208
  library setup time                                                                    1.0000           -0.0833    33.5375
  data required time                                                                                                33.5375
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5375
  data arrival time                                                                                                -27.0437
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4938

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1959 
  total derate : arrival time                                                                            -0.1087 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3046 

  slack (with derating applied) (MET)                                                                     6.4938 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7984 



  Startpoint: la_oenb[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[89]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[25] (in)                                                             4.6408                     2.6726 &  24.6726 r
  la_oenb[25] (net)                                      2   0.2736 
  mprj/la_oenb[25] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.6726 r
  mprj/la_oenb[25] (net) 
  mprj/i_BUF[89]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.6891   4.6432   1.0500   2.0285   2.1979 &  26.8705 r
  mprj/i_BUF[89]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1595   1.0500            0.1060 &  26.9765 r
  mprj/buf_i[89] (net)                                   2   0.0166 
  mprj/i_FF[89]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0419   0.1595   1.0500   0.0167   0.0178 &  26.9943 r
  data arrival time                                                                                                 26.9943

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[89]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4185   0.9500   0.0000   0.6918 &  33.7550 r
  clock reconvergence pessimism                                                                           0.0000    33.7550
  clock uncertainty                                                                                      -0.1000    33.6550
  library setup time                                                                    1.0000           -0.0838    33.5711
  data required time                                                                                                33.5711
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5711
  data arrival time                                                                                                -26.9943
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5769

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1977 
  total derate : arrival time                                                                            -0.1106 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3082 

  slack (with derating applied) (MET)                                                                     6.5769 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8851 



  Startpoint: io_in[15] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[207]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[15] (in)                                                               5.1977                     2.9936 &  24.9936 r
  io_in[15] (net)                                        2   0.3066 
  mprj/io_in[15] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.9936 r
  mprj/io_in[15] (net) 
  mprj/i_BUF[207]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.7926   5.2005   1.0500   1.5419   1.7012 &  26.6948 r
  mprj/i_BUF[207]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1801   1.0500            0.0920 &  26.7868 r
  mprj/buf_i[207] (net)                                  2   0.0245 
  mprj/i_FF[207]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1801   1.0500   0.0000   0.0004 &  26.7872 r
  data arrival time                                                                                                 26.7872

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[207]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3959   0.9500   0.0000   0.4945 &  33.5576 r
  clock reconvergence pessimism                                                                           0.0000    33.5576
  clock uncertainty                                                                                      -0.1000    33.4576
  library setup time                                                                    1.0000           -0.0848    33.3729
  data required time                                                                                                33.3729
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3729
  data arrival time                                                                                                -26.7872
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5856

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1873 
  total derate : arrival time                                                                            -0.0854 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2727 

  slack (with derating applied) (MET)                                                                     6.5856 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8583 



  Startpoint: la_oenb[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[85]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[21] (in)                                                             4.5015                     2.5931 &  24.5931 r
  la_oenb[21] (net)                                      2   0.2654 
  mprj/la_oenb[21] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.5931 r
  mprj/la_oenb[21] (net) 
  mprj/i_BUF[85]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.7503   4.5038   1.0500   2.0854   2.2530 &  26.8461 r
  mprj/i_BUF[85]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1347   1.0500            0.0886 &  26.9347 r
  mprj/buf_i[85] (net)                                   1   0.0047 
  mprj/i_FF[85]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0059   0.1347   1.0500   0.0022   0.0024 &  26.9370 r
  data arrival time                                                                                                 26.9370

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[85]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4257   0.9500   0.0000   0.6607 &  33.7239 r
  clock reconvergence pessimism                                                                           0.0000    33.7239
  clock uncertainty                                                                                      -0.1000    33.6239
  library setup time                                                                    1.0000           -0.0811    33.5428
  data required time                                                                                                33.5428
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5428
  data arrival time                                                                                                -26.9370
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6058

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1961 
  total derate : arrival time                                                                            -0.1116 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3077 

  slack (with derating applied) (MET)                                                                     6.6058 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9134 



  Startpoint: la_data_in[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[149]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[21] (in)                                                          4.4747                     2.5818 &  24.5818 r
  la_data_in[21] (net)                                   2   0.2640 
  mprj/la_data_in[21] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.5818 r
  mprj/la_data_in[21] (net) 
  mprj/i_BUF[149]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.6855   4.4766   1.0500   2.0517   2.2137 &  26.7955 r
  mprj/i_BUF[149]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1367   1.0500            0.0925 &  26.8879 r
  mprj/buf_i[149] (net)                                  1   0.0059 
  mprj/i_FF[149]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1367   1.0500   0.0000   0.0000 &  26.8880 r
  data arrival time                                                                                                 26.8880

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[149]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4267   0.9500   0.0000   0.6424 &  33.7055 r
  clock reconvergence pessimism                                                                           0.0000    33.7055
  clock uncertainty                                                                                      -0.1000    33.6055
  library setup time                                                                    1.0000           -0.0815    33.5240
  data required time                                                                                                33.5240
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5240
  data arrival time                                                                                                -26.8880
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6361

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1951 
  total derate : arrival time                                                                            -0.1098 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3049 

  slack (with derating applied) (MET)                                                                     6.6361 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9410 



  Startpoint: la_data_in[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[131]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[3] (in)                                                           5.1679                     2.9761 &  24.9761 r
  la_data_in[3] (net)                                    2   0.3048 
  mprj/la_data_in[3] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.9761 r
  mprj/la_data_in[3] (net) 
  mprj/i_BUF[131]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.7289   5.1709   1.0500   1.5231   1.6812 &  26.6573 r
  mprj/i_BUF[131]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1529   1.0500            0.0658 &  26.7230 r
  mprj/buf_i[131] (net)                                  2   0.0093 
  mprj/i_FF[131]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0099   0.1529   1.0500   0.0037   0.0040 &  26.7271 r
  data arrival time                                                                                                 26.7271

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[131]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4097   0.9500   0.0000   0.4976 &  33.5607 r
  clock reconvergence pessimism                                                                           0.0000    33.5607
  clock uncertainty                                                                                      -0.1000    33.4607
  library setup time                                                                    1.0000           -0.0833    33.3774
  data required time                                                                                                33.3774
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3774
  data arrival time                                                                                                -26.7271
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6503

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1875 
  total derate : arrival time                                                                            -0.0834 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2708 

  slack (with derating applied) (MET)                                                                     6.6503 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9212 



  Startpoint: la_oenb[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[105]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[41] (in)                                                             4.8393                     2.7773 &  24.7773 r
  la_oenb[41] (net)                                      2   0.2847 
  mprj/la_oenb[41] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.7773 r
  mprj/la_oenb[41] (net) 
  mprj/i_BUF[105]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.3910   4.8428   1.0500   1.8320   2.0066 &  26.7839 r
  mprj/i_BUF[105]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1553   1.0500            0.0893 &  26.8732 r
  mprj/buf_i[105] (net)                                  2   0.0127 
  mprj/i_FF[105]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0257   0.1553   1.0500   0.0103   0.0110 &  26.8842 r
  data arrival time                                                                                                 26.8842

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[105]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4218   0.9500   0.0000   0.6791 &  33.7423 r
  clock reconvergence pessimism                                                                           0.0000    33.7423
  clock uncertainty                                                                                      -0.1000    33.6423
  library setup time                                                                    1.0000           -0.0836    33.5587
  data required time                                                                                                33.5587
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5587
  data arrival time                                                                                                -26.8842
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6745

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1970 
  total derate : arrival time                                                                            -0.1003 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2973 

  slack (with derating applied) (MET)                                                                     6.6745 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9718 



  Startpoint: io_in[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[192]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[0] (in)                                                                6.6272                     3.7587 &  25.7587 r
  io_in[0] (net)                                         2   0.3877 
  mprj/io_in[0] (user_proj_example)                                            0.0000   1.0500            0.0000 &  25.7587 r
  mprj/io_in[0] (net) 
  mprj/i_BUF[192]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.5608   6.6403   1.0500   0.6370   0.8705 &  26.6292 r
  mprj/i_BUF[192]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1819   1.0500            0.0055 &  26.6346 r
  mprj/buf_i[192] (net)                                  2   0.0142 
  mprj/i_FF[192]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1819   1.0500   0.0000   0.0002 &  26.6348 r
  data arrival time                                                                                                 26.6348

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[192]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3827   0.9500   0.0000   0.4750 &  33.5381 r
  clock reconvergence pessimism                                                                           0.0000    33.5381
  clock uncertainty                                                                                      -0.1000    33.4381
  library setup time                                                                    1.0000           -0.0847    33.3534
  data required time                                                                                                33.3534
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3534
  data arrival time                                                                                                -26.6348
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7186

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1863 
  total derate : arrival time                                                                            -0.0417 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2280 

  slack (with derating applied) (MET)                                                                     6.7186 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9466 



  Startpoint: wbs_adr_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[42]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[10] (in)                                                           5.1732                     2.9448 &  24.9448 r
  wbs_adr_i[10] (net)                                    2   0.3030 
  mprj/wbs_adr_i[10] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.9448 r
  mprj/wbs_adr_i[10] (net) 
  mprj/i_BUF[42]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.8361   5.1809   1.0500   1.1556   1.3327 &  26.2775 r
  mprj/i_BUF[42]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1428   1.0500            0.0538 &  26.3313 r
  mprj/buf_i[42] (net)                                   1   0.0042 
  mprj/i_FF[42]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1428   1.0500   0.0000   0.0000 &  26.3313 r
  data arrival time                                                                                                 26.3313

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[42]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3470   0.9500   0.0000   0.1872 &  33.2503 r
  clock reconvergence pessimism                                                                           0.0000    33.2503
  clock uncertainty                                                                                      -0.1000    33.1503
  library setup time                                                                    1.0000           -0.0818    33.0686
  data required time                                                                                                33.0686
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0686
  data arrival time                                                                                                -26.3313
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7372

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1711 
  total derate : arrival time                                                                            -0.0660 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2372 

  slack (with derating applied) (MET)                                                                     6.7372 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9744 



  Startpoint: io_in[22] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[214]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[22] (in)                                                               4.6342                     2.6781 &  24.6781 r
  io_in[22] (net)                                        2   0.2738 
  mprj/io_in[22] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.6781 r
  mprj/io_in[22] (net) 
  mprj/i_BUF[214]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.2051   4.6359   1.0500   1.7202   1.8653 &  26.5434 r
  mprj/i_BUF[214]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1826   1.0500            0.1285 &  26.6718 r
  mprj/buf_i[214] (net)                                  2   0.0305 
  mprj/i_FF[214]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0112   0.1826   1.0500   0.0042   0.0050 &  26.6769 r
  data arrival time                                                                                                 26.6769

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[214]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4104   0.9500   0.0000   0.5497 &  33.6129 r
  clock reconvergence pessimism                                                                           0.0000    33.6129
  clock uncertainty                                                                                      -0.1000    33.5129
  library setup time                                                                    1.0000           -0.0851    33.4278
  data required time                                                                                                33.4278
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4278
  data arrival time                                                                                                -26.6769
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7509

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1902 
  total derate : arrival time                                                                            -0.0952 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2854 

  slack (with derating applied) (MET)                                                                     6.7509 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0363 



  Startpoint: wbs_adr_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[45]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[13] (in)                                                           5.1740                     2.9462 &  24.9462 r
  wbs_adr_i[13] (net)                                    2   0.3031 
  mprj/wbs_adr_i[13] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.9462 r
  mprj/wbs_adr_i[13] (net) 
  mprj/i_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.9284   5.1815   1.0500   1.1933   1.3710 &  26.3172 r
  mprj/i_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1459   1.0500            0.0572 &  26.3744 r
  mprj/buf_i[45] (net)                                   1   0.0058 
  mprj/i_FF[45]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0059   0.1459   1.0500   0.0022   0.0024 &  26.3768 r
  data arrival time                                                                                                 26.3768

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3683   0.9500   0.0000   0.2606 &  33.3237 r
  clock reconvergence pessimism                                                                           0.0000    33.3237
  clock uncertainty                                                                                      -0.1000    33.2237
  library setup time                                                                    1.0000           -0.0824    33.1413
  data required time                                                                                                33.1413
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1413
  data arrival time                                                                                                -26.3768
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7645

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1750 
  total derate : arrival time                                                                            -0.0681 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2431 

  slack (with derating applied) (MET)                                                                     6.7645 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0076 



  Startpoint: wbs_adr_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[47]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[15] (in)                                                           4.8927                     2.7908 &  24.7908 r
  wbs_adr_i[15] (net)                                    2   0.2868 
  mprj/wbs_adr_i[15] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.7908 r
  mprj/wbs_adr_i[15] (net) 
  mprj/i_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.8825   4.8989   1.0500   1.1762   1.3401 &  26.1309 r
  mprj/i_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1382   1.0500            0.0670 &  26.1978 r
  mprj/buf_i[47] (net)                                   1   0.0038 
  mprj/i_FF[47]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0084   0.1382   1.0500   0.0032   0.0034 &  26.2012 r
  data arrival time                                                                                                 26.2012

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3533   0.9500   0.0000   0.2091 &  33.2722 r
  clock reconvergence pessimism                                                                           0.0000    33.2722
  clock uncertainty                                                                                      -0.1000    33.1722
  library setup time                                                                    1.0000           -0.0809    33.0913
  data required time                                                                                                33.0913
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0913
  data arrival time                                                                                                -26.2012
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8901

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1723 
  total derate : arrival time                                                                            -0.0672 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2394 

  slack (with derating applied) (MET)                                                                     6.8901 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1295 



  Startpoint: la_data_in[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[141]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[13] (in)                                                          4.8161                     2.7756 &  24.7756 r
  la_data_in[13] (net)                                   2   0.2841 
  mprj/la_data_in[13] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.7756 r
  mprj/la_data_in[13] (net) 
  mprj/i_BUF[141]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.7749   4.8185   1.0500   1.5865   1.7364 &  26.5120 r
  mprj/i_BUF[141]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1359   1.0500            0.0695 &  26.5815 r
  mprj/buf_i[141] (net)                                  1   0.0032 
  mprj/i_FF[141]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1359   1.0500   0.0000   0.0000 &  26.5815 r
  data arrival time                                                                                                 26.5815

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[141]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4265   0.9500   0.0000   0.5959 &  33.6590 r
  clock reconvergence pessimism                                                                           0.0000    33.6590
  clock uncertainty                                                                                      -0.1000    33.5590
  library setup time                                                                    1.0000           -0.0813    33.4777
  data required time                                                                                                33.4777
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4777
  data arrival time                                                                                                -26.5815
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8962

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1926 
  total derate : arrival time                                                                            -0.0860 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2786 

  slack (with derating applied) (MET)                                                                     6.8962 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1748 



  Startpoint: wbs_adr_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[48]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[16] (in)                                                           4.9576                     2.8250 &  24.8250 r
  wbs_adr_i[16] (net)                                    2   0.2905 
  mprj/wbs_adr_i[16] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.8250 r
  mprj/wbs_adr_i[16] (net) 
  mprj/i_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.7642   4.9645   1.0500   1.1266   1.2911 &  26.1161 r
  mprj/i_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1462   1.0500            0.0716 &  26.1877 r
  mprj/buf_i[48] (net)                                   1   0.0074 
  mprj/i_FF[48]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0613   0.1462   1.0500   0.0248   0.0261 &  26.2138 r
  data arrival time                                                                                                 26.2138

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3636   0.9500   0.0000   0.2420 &  33.3051 r
  clock reconvergence pessimism                                                                           0.0000    33.3051
  clock uncertainty                                                                                      -0.1000    33.2051
  library setup time                                                                    1.0000           -0.0824    33.1228
  data required time                                                                                                33.1228
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1228
  data arrival time                                                                                                -26.2138
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9090

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1740 
  total derate : arrival time                                                                            -0.0661 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2401 

  slack (with derating applied) (MET)                                                                     6.9090 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1491 



  Startpoint: la_oenb[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[90]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[26] (in)                                                             4.6165                     2.6555 &  24.6555 r
  la_oenb[26] (net)                                      2   0.2719 
  mprj/la_oenb[26] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.6555 r
  mprj/la_oenb[26] (net) 
  mprj/i_BUF[90]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.1209   4.6192   1.0500   1.7248   1.8818 &  26.5373 r
  mprj/i_BUF[90]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1629   1.0500            0.1107 &  26.6480 r
  mprj/buf_i[90] (net)                                   2   0.0188 
  mprj/i_FF[90]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0260   0.1629   1.0500   0.0101   0.0108 &  26.6588 r
  data arrival time                                                                                                 26.6588

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[90]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4143   0.9500   0.0000   0.6992 &  33.7623 r
  clock reconvergence pessimism                                                                           0.0000    33.7623
  clock uncertainty                                                                                      -0.1000    33.6623
  library setup time                                                                    1.0000           -0.0840    33.5784
  data required time                                                                                                33.5784
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5784
  data arrival time                                                                                                -26.6588
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9195

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1981 
  total derate : arrival time                                                                            -0.0954 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2935 

  slack (with derating applied) (MET)                                                                     6.9195 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2130 



  Startpoint: la_oenb[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[87]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[23] (in)                                                             4.5464                     2.6139 &  24.6139 r
  la_oenb[23] (net)                                      2   0.2677 
  mprj/la_oenb[23] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.6139 r
  mprj/la_oenb[23] (net) 
  mprj/i_BUF[87]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.1431   4.5491   1.0500   1.7408   1.8981 &  26.5120 r
  mprj/i_BUF[87]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1406   1.0500            0.0920 &  26.6039 r
  mprj/buf_i[87] (net)                                   1   0.0073 
  mprj/i_FF[87]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0293   0.1406   1.0500   0.0117   0.0123 &  26.6163 r
  data arrival time                                                                                                 26.6163

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[87]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4249   0.9500   0.0000   0.6688 &  33.7319 r
  clock reconvergence pessimism                                                                           0.0000    33.7319
  clock uncertainty                                                                                      -0.1000    33.6319
  library setup time                                                                    1.0000           -0.0823    33.5496
  data required time                                                                                                33.5496
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5496
  data arrival time                                                                                                -26.6163
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9333

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1965 
  total derate : arrival time                                                                            -0.0954 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2918 

  slack (with derating applied) (MET)                                                                     6.9333 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2251 



  Startpoint: io_in[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[201]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[9] (in)                                                                5.0650                     2.9065 &  24.9065 r
  io_in[9] (net)                                         2   0.2981 
  mprj/io_in[9] (user_proj_example)                                            0.0000   1.0500            0.0000 &  24.9065 r
  mprj/io_in[9] (net) 
  mprj/i_BUF[201]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.2580   5.0693   1.0500   1.2252   1.3772 &  26.2837 r
  mprj/i_BUF[201]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1825   1.0500            0.1023 &  26.3860 r
  mprj/buf_i[201] (net)                                  2   0.0270 
  mprj/i_FF[201]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1825   1.0500   0.0000   0.0006 &  26.3866 r
  data arrival time                                                                                                 26.3866

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[201]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3949   0.9500   0.0000   0.4557 &  33.5189 r
  clock reconvergence pessimism                                                                           0.0000    33.5189
  clock uncertainty                                                                                      -0.1000    33.4189
  library setup time                                                                    1.0000           -0.0849    33.3339
  data required time                                                                                                33.3339
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3339
  data arrival time                                                                                                -26.3866
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9474

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1853 
  total derate : arrival time                                                                            -0.0705 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2557 

  slack (with derating applied) (MET)                                                                     6.9474 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2031 



  Startpoint: wbs_dat_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[31]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[31] (in)                                                           5.0829                     2.9096 &  24.9096 r
  wbs_dat_i[31] (net)                                    2   0.2987 
  mprj/wbs_dat_i[31] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.9096 r
  mprj/wbs_dat_i[31] (net) 
  mprj/i_BUF[31]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.7867   5.0877   1.0500   1.1433   1.2968 &  26.2063 r
  mprj/i_BUF[31]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1413   1.0500            0.0581 &  26.2645 r
  mprj/buf_i[31] (net)                                   1   0.0041 
  mprj/i_FF[31]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1413   1.0500   0.0000   0.0000 &  26.2645 r
  data arrival time                                                                                                 26.2645

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[31]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3717   0.9500   0.0000   0.3354 &  33.3985 r
  clock reconvergence pessimism                                                                           0.0000    33.3985
  clock uncertainty                                                                                      -0.1000    33.2985
  library setup time                                                                    1.0000           -0.0818    33.2167
  data required time                                                                                                33.2167
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2167
  data arrival time                                                                                                -26.2645
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9522

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1789 
  total derate : arrival time                                                                            -0.0645 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2434 

  slack (with derating applied) (MET)                                                                     6.9522 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1957 



  Startpoint: wbs_adr_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[46]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[14] (in)                                                           4.7203                     2.6885 &  24.6885 r
  wbs_adr_i[14] (net)                                    2   0.2764 
  mprj/wbs_adr_i[14] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.6885 r
  mprj/wbs_adr_i[14] (net) 
  mprj/i_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.9499   4.7268   1.0500   1.1855   1.3496 &  26.0381 r
  mprj/i_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1355   1.0500            0.0751 &  26.1132 r
  mprj/buf_i[46] (net)                                   1   0.0036 
  mprj/i_FF[46]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0052   0.1355   1.0500   0.0020   0.0021 &  26.1153 r
  data arrival time                                                                                                 26.1153

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3533   0.9500   0.0000   0.2088 &  33.2719 r
  clock reconvergence pessimism                                                                           0.0000    33.2719
  clock uncertainty                                                                                      -0.1000    33.1719
  library setup time                                                                    1.0000           -0.0804    33.0916
  data required time                                                                                                33.0916
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0916
  data arrival time                                                                                                -26.1153
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9763

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1723 
  total derate : arrival time                                                                            -0.0679 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2402 

  slack (with derating applied) (MET)                                                                     6.9763 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2165 



  Startpoint: la_data_in[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[143]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[15] (in)                                                          4.6924                     2.7014 &  24.7014 r
  la_data_in[15] (net)                                   2   0.2766 
  mprj/la_data_in[15] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.7014 r
  mprj/la_data_in[15] (net) 
  mprj/i_BUF[143]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.6931   4.6950   1.0500   1.5507   1.6986 &  26.4001 r
  mprj/i_BUF[143]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1389   1.0500            0.0808 &  26.4808 r
  mprj/buf_i[143] (net)                                  1   0.0055 
  mprj/i_FF[143]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1389   1.0500   0.0000   0.0000 &  26.4809 r
  data arrival time                                                                                                 26.4809

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[143]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4265   0.9500   0.0000   0.5958 &  33.6589 r
  clock reconvergence pessimism                                                                           0.0000    33.6589
  clock uncertainty                                                                                      -0.1000    33.5589
  library setup time                                                                    1.0000           -0.0819    33.4770
  data required time                                                                                                33.4770
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4770
  data arrival time                                                                                                -26.4809
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9961

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1926 
  total derate : arrival time                                                                            -0.0847 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2774 

  slack (with derating applied) (MET)                                                                     6.9961 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2735 



  Startpoint: wbs_adr_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[34]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[2] (in)                                                            4.9140                     2.7944 &  24.7944 r
  wbs_adr_i[2] (net)                                     2   0.2875 
  mprj/wbs_adr_i[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.7944 r
  mprj/wbs_adr_i[2] (net) 
  mprj/i_BUF[34]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.2246   4.9216   1.0500   0.9055   1.0699 &  25.8643 r
  mprj/i_BUF[34]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1638   1.0500            0.0932 &  25.9574 r
  mprj/buf_i[34] (net)                                   2   0.0169 
  mprj/i_FF[34]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0454   0.1638   1.0500   0.0183   0.0194 &  25.9769 r
  data arrival time                                                                                                 25.9769

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[34]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3116   0.9500   0.0000   0.0931 &  33.1562 r
  clock reconvergence pessimism                                                                           0.0000    33.1562
  clock uncertainty                                                                                      -0.1000    33.0562
  library setup time                                                                    1.0000           -0.0828    32.9734
  data required time                                                                                                32.9734
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9734
  data arrival time                                                                                                -25.9769
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9965

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1662 
  total derate : arrival time                                                                            -0.0563 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2225 

  slack (with derating applied) (MET)                                                                     6.9965 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2190 



  Startpoint: la_data_in[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[144]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[16] (in)                                                          4.7413                     2.7303 &  24.7303 r
  la_data_in[16] (net)                                   2   0.2795 
  mprj/la_data_in[16] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.7303 r
  mprj/la_data_in[16] (net) 
  mprj/i_BUF[144]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.6981   4.7439   1.0500   1.5584   1.7074 &  26.4377 r
  mprj/i_BUF[144]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1387   1.0500            0.0774 &  26.5152 r
  mprj/buf_i[144] (net)                                  1   0.0051 
  mprj/i_FF[144]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0189   0.1387   1.0500   0.0075   0.0080 &  26.5231 r
  data arrival time                                                                                                 26.5231

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[144]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4269   0.9500   0.0000   0.6390 &  33.7021 r
  clock reconvergence pessimism                                                                           0.0000    33.7021
  clock uncertainty                                                                                      -0.1000    33.6021
  library setup time                                                                    1.0000           -0.0819    33.5202
  data required time                                                                                                33.5202
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5202
  data arrival time                                                                                                -26.5231
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9971

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1949 
  total derate : arrival time                                                                            -0.0854 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2803 

  slack (with derating applied) (MET)                                                                     6.9971 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2774 



  Startpoint: la_oenb[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[77]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[13] (in)                                                             4.6659                     2.6866 &  24.6866 r
  la_oenb[13] (net)                                      2   0.2750 
  mprj/la_oenb[13] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.6866 r
  mprj/la_oenb[13] (net) 
  mprj/i_BUF[77]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.4862   4.6682   1.0500   1.4942   1.6379 &  26.3245 r
  mprj/i_BUF[77]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1499   1.0500            0.0945 &  26.4190 r
  mprj/buf_i[77] (net)                                   2   0.0112 
  mprj/i_FF[77]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1499   1.0500   0.0000   0.0001 &  26.4191 r
  data arrival time                                                                                                 26.4191

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[77]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4265   0.9500   0.0000   0.5961 &  33.6592 r
  clock reconvergence pessimism                                                                           0.0000    33.6592
  clock uncertainty                                                                                      -0.1000    33.5592
  library setup time                                                                    1.0000           -0.0833    33.4759
  data required time                                                                                                33.4759
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4759
  data arrival time                                                                                                -26.4191
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0567

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1926 
  total derate : arrival time                                                                            -0.0825 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2751 

  slack (with derating applied) (MET)                                                                     7.0567 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3319 



  Startpoint: la_oenb[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[99]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[35] (in)                                                             4.8694                     2.7971 &  24.7971 r
  la_oenb[35] (net)                                      2   0.2867 
  mprj/la_oenb[35] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.7971 r
  mprj/la_oenb[35] (net) 
  mprj/i_BUF[99]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.4397   4.8728   1.0500   1.4464   1.5997 &  26.3968 r
  mprj/i_BUF[99]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1426   1.0500            0.0734 &  26.4702 r
  mprj/buf_i[99] (net)                                   1   0.0062 
  mprj/i_FF[99]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0205   0.1426   1.0500   0.0082   0.0087 &  26.4789 r
  data arrival time                                                                                                 26.4789

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[99]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4258   0.9500   0.0000   0.6581 &  33.7212 r
  clock reconvergence pessimism                                                                           0.0000    33.7212
  clock uncertainty                                                                                      -0.1000    33.6212
  library setup time                                                                    1.0000           -0.0827    33.5385
  data required time                                                                                                33.5385
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5385
  data arrival time                                                                                                -26.4789
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0596

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1959 
  total derate : arrival time                                                                            -0.0801 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2760 

  slack (with derating applied) (MET)                                                                     7.0596 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3356 



  Startpoint: la_data_in[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[188]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[60] (in)                                                          4.8466                     2.7594 &  24.7594 r
  la_data_in[60] (net)                                   2   0.2838 
  mprj/la_data_in[60] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.7594 r
  mprj/la_data_in[60] (net) 
  mprj/i_BUF[188]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.2270   4.8535   1.0500   1.3146   1.4890 &  26.2484 r
  mprj/i_BUF[188]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2034   1.0500            0.1355 &  26.3839 r
  mprj/buf_i[188] (net)                                  2   0.0413 
  mprj/i_FF[188]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1250   0.2034   1.0500   0.0509   0.0544 &  26.4383 r
  data arrival time                                                                                                 26.4383

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[188]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4258   0.9500   0.0000   0.6634 &  33.7265 r
  clock reconvergence pessimism                                                                           0.0000    33.7265
  clock uncertainty                                                                                      -0.1000    33.6265
  library setup time                                                                    1.0000           -0.0865    33.5399
  data required time                                                                                                33.5399
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5399
  data arrival time                                                                                                -26.4383
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1017

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1962 
  total derate : arrival time                                                                            -0.0799 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2761 

  slack (with derating applied) (MET)                                                                     7.1017 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3778 



  Startpoint: io_in[36] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[228]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[36] (in)                                                               7.2723                     4.0800 &  26.0800 r
  io_in[36] (net)                                        2   0.4276 
  mprj/io_in[36] (user_proj_example)                                           0.0000   1.0500            0.0000 &  26.0800 r
  mprj/io_in[36] (net) 
  mprj/i_BUF[228]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   7.2938   1.0500   0.0000   0.2460 &  26.3260 r
  mprj/i_BUF[228]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2179   1.0500            0.0022 &  26.3282 r
  mprj/buf_i[228] (net)                                  2   0.0300 
  mprj/i_FF[228]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2179   1.0500   0.0000   0.0006 &  26.3289 r
  data arrival time                                                                                                 26.3289

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[228]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4104   0.9500   0.0000   0.5635 &  33.6266 r
  clock reconvergence pessimism                                                                           0.0000    33.6266
  clock uncertainty                                                                                      -0.1000    33.5266
  library setup time                                                                    1.0000           -0.0872    33.4394
  data required time                                                                                                33.4394
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4394
  data arrival time                                                                                                -26.3289
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1105

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1909 
  total derate : arrival time                                                                            -0.0119 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2028 

  slack (with derating applied) (MET)                                                                     7.1105 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3133 



  Startpoint: wbs_adr_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[44]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[12] (in)                                                           4.8107                     2.7391 &  24.7391 r
  wbs_adr_i[12] (net)                                    2   0.2817 
  mprj/wbs_adr_i[12] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.7391 r
  mprj/wbs_adr_i[12] (net) 
  mprj/i_BUF[44]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.5336   4.8174   1.0500   1.0340   1.1936 &  25.9327 r
  mprj/i_BUF[44]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1360   1.0500            0.0697 &  26.0024 r
  mprj/buf_i[44] (net)                                   1   0.0032 
  mprj/i_FF[44]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1360   1.0500   0.0000   0.0000 &  26.0024 r
  data arrival time                                                                                                 26.0024

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[44]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3620   0.9500   0.0000   0.2352 &  33.2984 r
  clock reconvergence pessimism                                                                           0.0000    33.2984
  clock uncertainty                                                                                      -0.1000    33.1984
  library setup time                                                                    1.0000           -0.0806    33.1178
  data required time                                                                                                33.1178
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1178
  data arrival time                                                                                                -26.0024
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1154

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1737 
  total derate : arrival time                                                                            -0.0602 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2338 

  slack (with derating applied) (MET)                                                                     7.1154 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3492 



  Startpoint: wbs_dat_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[6]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[6] (in)                                                            4.6655                     2.6579 &  24.6579 r
  wbs_dat_i[6] (net)                                     2   0.2732 
  mprj/wbs_dat_i[6] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.6579 r
  mprj/wbs_dat_i[6] (net) 
  mprj/i_BUF[6]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    2.1675   4.6717   1.0500   0.8834   1.0316 &  25.6894 r
  mprj/i_BUF[6]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1477   1.0500            0.0919 &  25.7814 r
  mprj/buf_i[6] (net)                                    2   0.0101 
  mprj/i_FF[6]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0052   0.1477   1.0500   0.0020   0.0022 &  25.7835 r
  data arrival time                                                                                                 25.7835

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[6]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.2768   0.9500   0.0000   0.0236 &  33.0868 r
  clock reconvergence pessimism                                                                           0.0000    33.0868
  clock uncertainty                                                                                      -0.1000    32.9868
  library setup time                                                                    1.0000           -0.0814    32.9054
  data required time                                                                                                32.9054
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9054
  data arrival time                                                                                                -25.7835
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1219

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1625 
  total derate : arrival time                                                                            -0.0536 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2161 

  slack (with derating applied) (MET)                                                                     7.1219 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3380 



  Startpoint: la_oenb[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[76]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[12] (in)                                                             4.6144                     2.6554 &  24.6554 r
  la_oenb[12] (net)                                      2   0.2719 
  mprj/la_oenb[12] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.6554 r
  mprj/la_oenb[12] (net) 
  mprj/i_BUF[76]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.4564   4.6169   1.0500   1.4433   1.5846 &  26.2400 r
  mprj/i_BUF[76]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1368   1.0500            0.0836 &  26.3236 r
  mprj/buf_i[76] (net)                                   1   0.0050 
  mprj/i_FF[76]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1368   1.0500   0.0000   0.0001 &  26.3236 r
  data arrival time                                                                                                 26.3236

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[76]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4238   0.9500   0.0000   0.5712 &  33.6343 r
  clock reconvergence pessimism                                                                           0.0000    33.6343
  clock uncertainty                                                                                      -0.1000    33.5343
  library setup time                                                                    1.0000           -0.0815    33.4528
  data required time                                                                                                33.4528
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4528
  data arrival time                                                                                                -26.3236
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1292

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1913 
  total derate : arrival time                                                                            -0.0794 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2708 

  slack (with derating applied) (MET)                                                                     7.1292 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4000 



  Startpoint: wbs_adr_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[41]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[9] (in)                                                            4.5418                     2.5873 &  24.5873 r
  wbs_adr_i[9] (net)                                     2   0.2659 
  mprj/wbs_adr_i[9] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.5873 r
  mprj/wbs_adr_i[9] (net) 
  mprj/i_BUF[41]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.0685   4.5479   1.0500   0.8422   0.9850 &  25.5723 r
  mprj/i_BUF[41]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1479   1.0500            0.1000 &  25.6723 r
  mprj/buf_i[41] (net)                                   2   0.0110 
  mprj/i_FF[41]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0405   0.1479   1.0500   0.0164   0.0174 &  25.6897 r
  data arrival time                                                                                                 25.6897

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[41]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.2744   0.9500   0.0000   0.0156 &  33.0788 r
  clock reconvergence pessimism                                                                           0.0000    33.0788
  clock uncertainty                                                                                      -0.1000    32.9788
  library setup time                                                                    1.0000           -0.0814    32.8974
  data required time                                                                                                32.8974
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8974
  data arrival time                                                                                                -25.6897
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2078

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1621 
  total derate : arrival time                                                                            -0.0525 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2146 

  slack (with derating applied) (MET)                                                                     7.2078 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4223 



  Startpoint: la_data_in[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[145]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[17] (in)                                                          4.4876                     2.5853 &  24.5853 r
  la_data_in[17] (net)                                   2   0.2645 
  mprj/la_data_in[17] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.5853 r
  mprj/la_data_in[17] (net) 
  mprj/i_BUF[145]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.4106   4.4898   1.0500   1.4462   1.5817 &  26.1671 r
  mprj/i_BUF[145]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1336   1.0500            0.0882 &  26.2553 r
  mprj/buf_i[145] (net)                                  1   0.0042 
  mprj/i_FF[145]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1336   1.0500   0.0000   0.0000 &  26.2553 r
  data arrival time                                                                                                 26.2553

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[145]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4259   0.9500   0.0000   0.5876 &  33.6507 r
  clock reconvergence pessimism                                                                           0.0000    33.6507
  clock uncertainty                                                                                      -0.1000    33.5507
  library setup time                                                                    1.0000           -0.0808    33.4698
  data required time                                                                                                33.4698
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4698
  data arrival time                                                                                                -26.2553
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2145

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1922 
  total derate : arrival time                                                                            -0.0795 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2717 

  slack (with derating applied) (MET)                                                                     7.2145 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4862 



  Startpoint: la_oenb[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[79]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[15] (in)                                                             4.5312                     2.6058 &  24.6058 r
  la_oenb[15] (net)                                      2   0.2668 
  mprj/la_oenb[15] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.6058 r
  mprj/la_oenb[15] (net) 
  mprj/i_BUF[79]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.3430   4.5338   1.0500   1.3938   1.5323 &  26.1382 r
  mprj/i_BUF[79]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1450   1.0500            0.0977 &  26.2358 r
  mprj/buf_i[79] (net)                                   1   0.0096 
  mprj/i_FF[79]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0329   0.1450   1.0500   0.0131   0.0139 &  26.2497 r
  data arrival time                                                                                                 26.2497

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[79]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4265   0.9500   0.0000   0.5959 &  33.6590 r
  clock reconvergence pessimism                                                                           0.0000    33.6590
  clock uncertainty                                                                                      -0.1000    33.5590
  library setup time                                                                    1.0000           -0.0831    33.4760
  data required time                                                                                                33.4760
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4760
  data arrival time                                                                                                -26.2497
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2263

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1926 
  total derate : arrival time                                                                            -0.0783 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2709 

  slack (with derating applied) (MET)                                                                     7.2263 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4972 



  Startpoint: io_in[33] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[225]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[33] (in)                                                               5.6179                     3.1926 &  25.1926 r
  io_in[33] (net)                                        2   0.3288 
  mprj/io_in[33] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.1926 r
  mprj/io_in[33] (net) 
  mprj/i_BUF[225]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.8902   5.6272   1.0500   0.7632   0.9489 &  26.1415 r
  mprj/i_BUF[225]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1746   1.0500            0.0606 &  26.2021 r
  mprj/buf_i[225] (net)                                  2   0.0178 
  mprj/i_FF[225]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0117   0.1746   1.0500   0.0044   0.0049 &  26.2070 r
  data arrival time                                                                                                 26.2070

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[225]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4103   0.9500   0.0000   0.5698 &  33.6329 r
  clock reconvergence pessimism                                                                           0.0000    33.6329
  clock uncertainty                                                                                      -0.1000    33.5329
  library setup time                                                                    1.0000           -0.0846    33.4483
  data required time                                                                                                33.4483
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4483
  data arrival time                                                                                                -26.2070
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2413

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1913 
  total derate : arrival time                                                                            -0.0483 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2396 

  slack (with derating applied) (MET)                                                                     7.2413 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4809 



  Startpoint: wbs_adr_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[38]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[6] (in)                                                            4.6941                     2.6728 &  24.6728 r
  wbs_adr_i[6] (net)                                     2   0.2748 
  mprj/wbs_adr_i[6] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.6728 r
  mprj/wbs_adr_i[6] (net) 
  mprj/i_BUF[38]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.7717   4.7006   1.0500   0.7180   0.8604 &  25.5332 r
  mprj/i_BUF[38]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1505   1.0500            0.0931 &  25.6263 r
  mprj/buf_i[38] (net)                                   2   0.0113 
  mprj/i_FF[38]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0435   0.1505   1.0500   0.0176   0.0186 &  25.6449 r
  data arrival time                                                                                                 25.6449

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[38]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.2756   0.9500   0.0000   0.0169 &  33.0800 r
  clock reconvergence pessimism                                                                           0.0000    33.0800
  clock uncertainty                                                                                      -0.1000    32.9800
  library setup time                                                                    1.0000           -0.0815    32.8985
  data required time                                                                                                32.8985
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8985
  data arrival time                                                                                                -25.6449
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2536

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1622 
  total derate : arrival time                                                                            -0.0463 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2084 

  slack (with derating applied) (MET)                                                                     7.2536 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4620 



  Startpoint: la_oenb[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[78]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[14] (in)                                                             4.5567                     2.6167 &  24.6167 r
  la_oenb[14] (net)                                      2   0.2681 
  mprj/la_oenb[14] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.6167 r
  mprj/la_oenb[14] (net) 
  mprj/i_BUF[78]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.2969   4.5597   1.0500   1.3642   1.5054 &  26.1221 r
  mprj/i_BUF[78]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1402   1.0500            0.0909 &  26.2129 r
  mprj/buf_i[78] (net)                                   1   0.0071 
  mprj/i_FF[78]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0050   0.1402   1.0500   0.0019   0.0021 &  26.2150 r
  data arrival time                                                                                                 26.2150

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[78]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4265   0.9500   0.0000   0.5953 &  33.6584 r
  clock reconvergence pessimism                                                                           0.0000    33.6584
  clock uncertainty                                                                                      -0.1000    33.5584
  library setup time                                                                    1.0000           -0.0822    33.4762
  data required time                                                                                                33.4762
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4762
  data arrival time                                                                                                -26.2150
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2612

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1926 
  total derate : arrival time                                                                            -0.0761 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2687 

  slack (with derating applied) (MET)                                                                     7.2612 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5299 



  Startpoint: la_oenb[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[80]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[16] (in)                                                             4.4650                     2.5699 &  24.5699 r
  la_oenb[16] (net)                                      2   0.2631 
  mprj/la_oenb[16] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.5699 r
  mprj/la_oenb[16] (net) 
  mprj/i_BUF[80]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.2870   4.4672   1.0500   1.3757   1.5093 &  26.0793 r
  mprj/i_BUF[80]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1334   1.0500            0.0895 &  26.1687 r
  mprj/buf_i[80] (net)                                   1   0.0043 
  mprj/i_FF[80]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1334   1.0500   0.0000   0.0001 &  26.1688 r
  data arrival time                                                                                                 26.1688

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[80]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4265   0.9500   0.0000   0.5953 &  33.6584 r
  clock reconvergence pessimism                                                                           0.0000    33.6584
  clock uncertainty                                                                                      -0.1000    33.5584
  library setup time                                                                    1.0000           -0.0808    33.4776
  data required time                                                                                                33.4776
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4776
  data arrival time                                                                                                -26.1688
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3088

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1926 
  total derate : arrival time                                                                            -0.0761 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2687 

  slack (with derating applied) (MET)                                                                     7.3088 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5776 



  Startpoint: wbs_dat_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[13]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[13] (in)                                                           4.6745                     2.6632 &  24.6632 r
  wbs_dat_i[13] (net)                                    2   0.2738 
  mprj/wbs_dat_i[13] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.6632 r
  mprj/wbs_dat_i[13] (net) 
  mprj/i_BUF[13]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.2264   4.6805   1.0500   0.9106   1.0590 &  25.7223 r
  mprj/i_BUF[13]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1375   1.0500            0.0802 &  25.8025 r
  mprj/buf_i[13] (net)                                   1   0.0049 
  mprj/i_FF[13]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1375   1.0500   0.0000   0.0000 &  25.8025 r
  data arrival time                                                                                                 25.8025

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[13]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3636   0.9500   0.0000   0.2415 &  33.3046 r
  clock reconvergence pessimism                                                                           0.0000    33.3046
  clock uncertainty                                                                                      -0.1000    33.2046
  library setup time                                                                    1.0000           -0.0809    33.1237
  data required time                                                                                                33.1237
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1237
  data arrival time                                                                                                -25.8025
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3212

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1740 
  total derate : arrival time                                                                            -0.0542 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2282 

  slack (with derating applied) (MET)                                                                     7.3212 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5495 



  Startpoint: io_in[28] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[220]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[28] (in)                                                               4.5453                     2.5938 &  24.5938 r
  io_in[28] (net)                                        2   0.2664 
  mprj/io_in[28] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.5938 r
  mprj/io_in[28] (net) 
  mprj/i_BUF[220]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.0715   4.5503   1.0500   1.2534   1.4055 &  25.9993 r
  mprj/i_BUF[220]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1643   1.0500            0.1162 &  26.1155 r
  mprj/buf_i[220] (net)                                  2   0.0202 
  mprj/i_FF[220]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1643   1.0500   0.0000   0.0003 &  26.1158 r
  data arrival time                                                                                                 26.1158

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[220]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4104   0.9500   0.0000   0.5591 &  33.6222 r
  clock reconvergence pessimism                                                                           0.0000    33.6222
  clock uncertainty                                                                                      -0.1000    33.5222
  library setup time                                                                    1.0000           -0.0840    33.4382
  data required time                                                                                                33.4382
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4382
  data arrival time                                                                                                -26.1158
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3224

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1907 
  total derate : arrival time                                                                            -0.0725 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2632 

  slack (with derating applied) (MET)                                                                     7.3224 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5856 



  Startpoint: la_data_in[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[152]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[24] (in)                                                          4.6594                     2.6840 &  24.6840 r
  la_data_in[24] (net)                                   2   0.2747 
  mprj/la_data_in[24] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.6840 r
  mprj/la_data_in[24] (net) 
  mprj/i_BUF[152]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.9810   4.6618   1.0500   1.2655   1.3966 &  26.0806 r
  mprj/i_BUF[152]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1522   1.0500            0.0974 &  26.1780 r
  mprj/buf_i[152] (net)                                  2   0.0124 
  mprj/i_FF[152]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0482   0.1522   1.0500   0.0184   0.0195 &  26.1975 r
  data arrival time                                                                                                 26.1975

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[152]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4246   0.9500   0.0000   0.6698 &  33.7329 r
  clock reconvergence pessimism                                                                           0.0000    33.7329
  clock uncertainty                                                                                      -0.1000    33.6329
  library setup time                                                                    1.0000           -0.0835    33.5494
  data required time                                                                                                33.5494
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5494
  data arrival time                                                                                                -26.1975
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3520

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1965 
  total derate : arrival time                                                                            -0.0721 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2686 

  slack (with derating applied) (MET)                                                                     7.3520 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6206 



  Startpoint: la_oenb[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[83]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[19] (in)                                                             4.6586                     2.6856 &  24.6856 r
  la_oenb[19] (net)                                      2   0.2748 
  mprj/la_oenb[19] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.6856 r
  mprj/la_oenb[19] (net) 
  mprj/i_BUF[83]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.9898   4.6607   1.0500   1.2446   1.3713 &  26.0569 r
  mprj/i_BUF[83]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1377   1.0500            0.0817 &  26.1386 r
  mprj/buf_i[83] (net)                                   1   0.0052 
  mprj/i_FF[83]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1377   1.0500   0.0000   0.0001 &  26.1387 r
  data arrival time                                                                                                 26.1387

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[83]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4283   0.9500   0.0000   0.6166 &  33.6797 r
  clock reconvergence pessimism                                                                           0.0000    33.6797
  clock uncertainty                                                                                      -0.1000    33.5797
  library setup time                                                                    1.0000           -0.0817    33.4980
  data required time                                                                                                33.4980
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4980
  data arrival time                                                                                                -26.1387
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3593

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1937 
  total derate : arrival time                                                                            -0.0692 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2629 

  slack (with derating applied) (MET)                                                                     7.3593 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6222 



  Startpoint: wbs_dat_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[9]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[9] (in)                                                            4.3821                     2.4966 &  24.4966 r
  wbs_dat_i[9] (net)                                     2   0.2565 
  mprj/wbs_dat_i[9] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.4966 r
  mprj/wbs_dat_i[9] (net) 
  mprj/i_BUF[9]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.8498   4.3875   1.0500   0.7500   0.8820 &  25.3786 r
  mprj/i_BUF[9]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1509   1.0500            0.1133 &  25.4918 r
  mprj/buf_i[9] (net)                                    2   0.0136 
  mprj/i_FF[9]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0588   0.1509   1.0500   0.0237   0.0250 &  25.5168 r
  data arrival time                                                                                                 25.5168

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[9]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.2744   0.9500   0.0000   0.0156 &  33.0787 r
  clock reconvergence pessimism                                                                           0.0000    33.0787
  clock uncertainty                                                                                      -0.1000    32.9787
  library setup time                                                                    1.0000           -0.0815    32.8972
  data required time                                                                                                32.8972
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8972
  data arrival time                                                                                                -25.5168
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3804

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1621 
  total derate : arrival time                                                                            -0.0486 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2107 

  slack (with derating applied) (MET)                                                                     7.3804 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5910 



  Startpoint: wbs_adr_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[37]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[5] (in)                                                            4.6519                     2.6478 &  24.6478 r
  wbs_adr_i[5] (net)                                     2   0.2723 
  mprj/wbs_adr_i[5] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.6478 r
  mprj/wbs_adr_i[5] (net) 
  mprj/i_BUF[37]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.8735   4.6585   1.0500   0.7575   0.9029 &  25.5506 r
  mprj/i_BUF[37]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1425   1.0500            0.0871 &  25.6377 r
  mprj/buf_i[37] (net)                                   1   0.0076 
  mprj/i_FF[37]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0089   0.1425   1.0500   0.0033   0.0036 &  25.6413 r
  data arrival time                                                                                                 25.6413

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[37]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3338   0.9500   0.0000   0.1495 &  33.2126 r
  clock reconvergence pessimism                                                                           0.0000    33.2126
  clock uncertainty                                                                                      -0.1000    33.1126
  library setup time                                                                    1.0000           -0.0816    33.0310
  data required time                                                                                                33.0310
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0310
  data arrival time                                                                                                -25.6413
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3897

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1691 
  total derate : arrival time                                                                            -0.0473 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2165 

  slack (with derating applied) (MET)                                                                     7.3897 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6062 



  Startpoint: wbs_adr_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[50]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[18] (in)                                                           4.4634                     2.5422 &  24.5422 r
  wbs_adr_i[18] (net)                                    2   0.2613 
  mprj/wbs_adr_i[18] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.5422 r
  mprj/wbs_adr_i[18] (net) 
  mprj/i_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.3317   4.4693   1.0500   0.9532   1.0963 &  25.6385 r
  mprj/i_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1343   1.0500            0.0903 &  25.7288 r
  mprj/buf_i[50] (net)                                   1   0.0047 
  mprj/i_FF[50]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1343   1.0500   0.0000   0.0000 &  25.7289 r
  data arrival time                                                                                                 25.7289

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3683   0.9500   0.0000   0.2572 &  33.3203 r
  clock reconvergence pessimism                                                                           0.0000    33.3203
  clock uncertainty                                                                                      -0.1000    33.2203
  library setup time                                                                    1.0000           -0.0803    33.1400
  data required time                                                                                                33.1400
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1400
  data arrival time                                                                                                -25.7289
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4111

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1748 
  total derate : arrival time                                                                            -0.0565 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2313 

  slack (with derating applied) (MET)                                                                     7.4111 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6425 



  Startpoint: wbs_dat_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[2]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[2] (in)                                                            4.6915                     2.6653 &  24.6653 r
  wbs_dat_i[2] (net)                                     2   0.2743 
  mprj/wbs_dat_i[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.6653 r
  mprj/wbs_dat_i[2] (net) 
  mprj/i_BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.5159   4.6990   1.0500   0.6129   0.7583 &  25.4236 r
  mprj/i_BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1641   1.0500            0.1070 &  25.5306 r
  mprj/buf_i[2] (net)                                    2   0.0189 
  mprj/i_FF[2]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0312   0.1641   1.0500   0.0120   0.0129 &  25.5434 r
  data arrival time                                                                                                 25.5434

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[2]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.3116   0.9500   0.0000   0.0931 &  33.1562 r
  clock reconvergence pessimism                                                                           0.0000    33.1562
  clock uncertainty                                                                                      -0.1000    33.0562
  library setup time                                                                    1.0000           -0.0828    32.9734
  data required time                                                                                                32.9734
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9734
  data arrival time                                                                                                -25.5434
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4300

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1662 
  total derate : arrival time                                                                            -0.0418 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2080 

  slack (with derating applied) (MET)                                                                     7.4300 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6379 



  Startpoint: la_data_in[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[155]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[27] (in)                                                          4.6327                     2.6632 &  24.6632 r
  la_data_in[27] (net)                                   2   0.2728 
  mprj/la_data_in[27] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.6632 r
  mprj/la_data_in[27] (net) 
  mprj/i_BUF[155]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.9336   4.6356   1.0500   1.2254   1.3594 &  26.0226 r
  mprj/i_BUF[155]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1619   1.0500            0.1088 &  26.1313 r
  mprj/buf_i[155] (net)                                  2   0.0181 
  mprj/i_FF[155]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0375   0.1619   1.0500   0.0150   0.0160 &  26.1473 r
  data arrival time                                                                                                 26.1473

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[155]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4106   0.9500   0.0000   0.7049 &  33.7680 r
  clock reconvergence pessimism                                                                           0.0000    33.7680
  clock uncertainty                                                                                      -0.1000    33.6680
  library setup time                                                                    1.0000           -0.0839    33.5841
  data required time                                                                                                33.5841
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5841
  data arrival time                                                                                                -26.1473
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4368

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1984 
  total derate : arrival time                                                                            -0.0707 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2690 

  slack (with derating applied) (MET)                                                                     7.4368 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7058 



  Startpoint: wbs_dat_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[3]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[3] (in)                                                            4.6139                     2.6261 &  24.6261 r
  wbs_dat_i[3] (net)                                     2   0.2700 
  mprj/wbs_dat_i[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.6261 r
  mprj/wbs_dat_i[3] (net) 
  mprj/i_BUF[3]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.5067   4.6205   1.0500   0.6090   0.7460 &  25.3721 r
  mprj/i_BUF[3]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1375   1.0500            0.0841 &  25.4563 r
  mprj/buf_i[3] (net)                                    1   0.0053 
  mprj/i_FF[3]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.1375   1.0500   0.0000   0.0000 &  25.4563 r
  data arrival time                                                                                                 25.4563

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[3]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.2744   0.9500   0.0000   0.0154 &  33.0786 r
  clock reconvergence pessimism                                                                           0.0000    33.0786
  clock uncertainty                                                                                      -0.1000    32.9786
  library setup time                                                                    1.0000           -0.0798    32.8988
  data required time                                                                                                32.8988
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8988
  data arrival time                                                                                                -25.4563
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4425

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1621 
  total derate : arrival time                                                                            -0.0395 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2016 

  slack (with derating applied) (MET)                                                                     7.4425 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6441 



  Startpoint: wbs_adr_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[36]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[4] (in)                                                            4.6673                     2.6562 &  24.6562 r
  wbs_adr_i[4] (net)                                     2   0.2732 
  mprj/wbs_adr_i[4] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.6562 r
  mprj/wbs_adr_i[4] (net) 
  mprj/i_BUF[36]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.6509   4.6741   1.0500   0.6655   0.8074 &  25.4636 r
  mprj/i_BUF[36]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1403   1.0500            0.0837 &  25.5473 r
  mprj/buf_i[36] (net)                                   1   0.0064 
  mprj/i_FF[36]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0038   0.1403   1.0500   0.0014   0.0016 &  25.5488 r
  data arrival time                                                                                                 25.5488

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[36]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3259   0.9500   0.0000   0.1287 &  33.1918 r
  clock reconvergence pessimism                                                                           0.0000    33.1918
  clock uncertainty                                                                                      -0.1000    33.0918
  library setup time                                                                    1.0000           -0.0810    33.0108
  data required time                                                                                                33.0108
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0108
  data arrival time                                                                                                -25.5488
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4620

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1680 
  total derate : arrival time                                                                            -0.0425 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2105 

  slack (with derating applied) (MET)                                                                     7.4620 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6725 



  Startpoint: wbs_adr_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[52]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[20] (in)                                                           4.4609                     2.5428 &  24.5428 r
  wbs_adr_i[20] (net)                                    2   0.2613 
  mprj/wbs_adr_i[20] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.5428 r
  mprj/wbs_adr_i[20] (net) 
  mprj/i_BUF[52]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.1211   4.4665   1.0500   0.8655   1.0028 &  25.5456 r
  mprj/i_BUF[52]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1317   1.0500            0.0877 &  25.6333 r
  mprj/buf_i[52] (net)                                   1   0.0035 
  mprj/i_FF[52]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1317   1.0500   0.0000   0.0000 &  25.6333 r
  data arrival time                                                                                                 25.6333

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[52]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3636   0.9500   0.0000   0.2431 &  33.3063 r
  clock reconvergence pessimism                                                                           0.0000    33.3063
  clock uncertainty                                                                                      -0.1000    33.2063
  library setup time                                                                    1.0000           -0.0797    33.1266
  data required time                                                                                                33.1266
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1266
  data arrival time                                                                                                -25.6333
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4932

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1741 
  total derate : arrival time                                                                            -0.0519 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2260 

  slack (with derating applied) (MET)                                                                     7.4932 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7192 



  Startpoint: wbs_sel_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[233]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[3] (in)                                                            4.4739                     2.5446 &  24.5446 r
  wbs_sel_i[3] (net)                                     2   0.2617 
  mprj/wbs_sel_i[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.5446 r
  mprj/wbs_sel_i[3] (net) 
  mprj/i_BUF[233]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.5285   4.4802   1.0500   0.6168   0.7508 &  25.2954 r
  mprj/i_BUF[233]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1429   1.0500            0.0989 &  25.3943 r
  mprj/buf_i[233] (net)                                  2   0.0090 
  mprj/i_FF[233]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1429   1.0500   0.0000   0.0001 &  25.3944 r
  data arrival time                                                                                                 25.3944

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[233]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2744   0.9500   0.0000   0.0155 &  33.0786 r
  clock reconvergence pessimism                                                                           0.0000    33.0786
  clock uncertainty                                                                                      -0.1000    32.9786
  library setup time                                                                    1.0000           -0.0809    32.8977
  data required time                                                                                                32.8977
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8977
  data arrival time                                                                                                -25.3944
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5032

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1621 
  total derate : arrival time                                                                            -0.0405 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2026 

  slack (with derating applied) (MET)                                                                     7.5033 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7058 



  Startpoint: wbs_adr_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[32]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[0] (in)                                                            4.8543                     2.7691 &  24.7691 r
  wbs_adr_i[0] (net)                                     2   0.2846 
  mprj/wbs_adr_i[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.7691 r
  mprj/wbs_adr_i[0] (net) 
  mprj/i_BUF[32]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.1627   4.8605   1.0500   0.4741   0.6086 &  25.3777 r
  mprj/i_BUF[32]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1460   1.0500            0.0780 &  25.4557 r
  mprj/buf_i[32] (net)                                   1   0.0080 
  mprj/i_FF[32]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0444   0.1460   1.0500   0.0180   0.0189 &  25.4746 r
  data arrival time                                                                                                 25.4746

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[32]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3141   0.9500   0.0000   0.0990 &  33.1622 r
  clock reconvergence pessimism                                                                           0.0000    33.1622
  clock uncertainty                                                                                      -0.1000    33.0622
  library setup time                                                                    1.0000           -0.0817    32.9804
  data required time                                                                                                32.9804
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9804
  data arrival time                                                                                                -25.4746
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5058

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1665 
  total derate : arrival time                                                                            -0.0336 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2001 

  slack (with derating applied) (MET)                                                                     7.5058 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7059 



  Startpoint: la_data_in[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[153]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[25] (in)                                                          4.4823                     2.5790 &  24.5790 r
  la_data_in[25] (net)                                   2   0.2640 
  mprj/la_data_in[25] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.5790 r
  mprj/la_data_in[25] (net) 
  mprj/i_BUF[153]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.8900   4.4847   1.0500   1.2012   1.3275 &  25.9064 r
  mprj/i_BUF[153]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1565   1.0500            0.1128 &  26.0193 r
  mprj/buf_i[153] (net)                                  2   0.0161 
  mprj/i_FF[153]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0212   0.1565   1.0500   0.0082   0.0088 &  26.0281 r
  data arrival time                                                                                                 26.0281

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[153]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4226   0.9500   0.0000   0.6771 &  33.7402 r
  clock reconvergence pessimism                                                                           0.0000    33.7402
  clock uncertainty                                                                                      -0.1000    33.6402
  library setup time                                                                    1.0000           -0.0837    33.5565
  data required time                                                                                                33.5565
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5565
  data arrival time                                                                                                -26.0281
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5285

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1969 
  total derate : arrival time                                                                            -0.0690 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2659 

  slack (with derating applied) (MET)                                                                     7.5285 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7944 



  Startpoint: io_in[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[197]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[5] (in)                                                                5.2553                     2.9942 &  24.9942 r
  io_in[5] (net)                                         2   0.3080 
  mprj/io_in[5] (user_proj_example)                                            0.0000   1.0500            0.0000 &  24.9942 r
  mprj/io_in[5] (net) 
  mprj/i_BUF[197]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.4046   5.2624   1.0500   0.5719   0.7258 &  25.7200 r
  mprj/i_BUF[197]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1803   1.0500            0.0884 &  25.8084 r
  mprj/buf_i[197] (net)                                  2   0.0241 
  mprj/i_FF[197]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0217   0.1803   1.0500   0.0086   0.0094 &  25.8178 r
  data arrival time                                                                                                 25.8178

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[197]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3866   0.9500   0.0000   0.4714 &  33.5345 r
  clock reconvergence pessimism                                                                           0.0000    33.5345
  clock uncertainty                                                                                      -0.1000    33.4345
  library setup time                                                                    1.0000           -0.0847    33.3499
  data required time                                                                                                33.3499
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3499
  data arrival time                                                                                                -25.8178
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5320

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1861 
  total derate : arrival time                                                                            -0.0392 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2253 

  slack (with derating applied) (MET)                                                                     7.5320 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7573 



  Startpoint: wbs_adr_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[49]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[17] (in)                                                           4.4738                     2.5490 &  24.5490 r
  wbs_adr_i[17] (net)                                    2   0.2620 
  mprj/wbs_adr_i[17] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.5490 r
  mprj/wbs_adr_i[17] (net) 
  mprj/i_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.9372   4.4796   1.0500   0.7864   0.9214 &  25.4704 r
  mprj/i_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1313   1.0500            0.0864 &  25.5568 r
  mprj/buf_i[49] (net)                                   1   0.0032 
  mprj/i_FF[49]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1313   1.0500   0.0000   0.0000 &  25.5569 r
  data arrival time                                                                                                 25.5569

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3533   0.9500   0.0000   0.2085 &  33.2716 r
  clock reconvergence pessimism                                                                           0.0000    33.2716
  clock uncertainty                                                                                      -0.1000    33.1716
  library setup time                                                                    1.0000           -0.0795    33.0921
  data required time                                                                                                33.0921
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0921
  data arrival time                                                                                                -25.5569
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5353

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1722 
  total derate : arrival time                                                                            -0.0480 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2202 

  slack (with derating applied) (MET)                                                                     7.5353 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7555 



  Startpoint: la_data_in[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[151]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[23] (in)                                                          4.4842                     2.5836 &  24.5836 r
  la_data_in[23] (net)                                   2   0.2644 
  mprj/la_data_in[23] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.5836 r
  mprj/la_data_in[23] (net) 
  mprj/i_BUF[151]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.8298   4.4863   1.0500   1.1817   1.3039 &  25.8875 r
  mprj/i_BUF[151]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1351   1.0500            0.0900 &  25.9776 r
  mprj/buf_i[151] (net)                                  1   0.0050 
  mprj/i_FF[151]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0047   0.1351   1.0500   0.0018   0.0019 &  25.9795 r
  data arrival time                                                                                                 25.9795

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[151]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4257   0.9500   0.0000   0.6628 &  33.7260 r
  clock reconvergence pessimism                                                                           0.0000    33.7260
  clock uncertainty                                                                                      -0.1000    33.6260
  library setup time                                                                    1.0000           -0.0811    33.5448
  data required time                                                                                                33.5448
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5448
  data arrival time                                                                                                -25.9795
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5653

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1962 
  total derate : arrival time                                                                            -0.0665 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2626 

  slack (with derating applied) (MET)                                                                     7.5653 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8279 



  Startpoint: io_in[32] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[224]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[32] (in)                                                               5.3431                     3.0305 &  25.0305 r
  io_in[32] (net)                                        2   0.3123 
  mprj/io_in[32] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.0305 r
  mprj/io_in[32] (net) 
  mprj/i_BUF[224]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.4313   5.3528   1.0500   0.5818   0.7525 &  25.7830 r
  mprj/i_BUF[224]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1744   1.0500            0.0772 &  25.8602 r
  mprj/buf_i[224] (net)                                  2   0.0198 
  mprj/i_FF[224]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0499   0.1744   1.0500   0.0199   0.0212 &  25.8814 r
  data arrival time                                                                                                 25.8814

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[224]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4103   0.9500   0.0000   0.5703 &  33.6334 r
  clock reconvergence pessimism                                                                           0.0000    33.6334
  clock uncertainty                                                                                      -0.1000    33.5334
  library setup time                                                                    1.0000           -0.0846    33.4488
  data required time                                                                                                33.4488
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4488
  data arrival time                                                                                                -25.8814
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5674

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1913 
  total derate : arrival time                                                                            -0.0405 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2318 

  slack (with derating applied) (MET)                                                                     7.5674 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7992 



  Startpoint: wbs_dat_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[20]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[20] (in)                                                           4.4311                     2.5245 &  24.5245 r
  wbs_dat_i[20] (net)                                    2   0.2594 
  mprj/wbs_dat_i[20] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.5245 r
  mprj/wbs_dat_i[20] (net) 
  mprj/i_BUF[20]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.0934   4.4369   1.0500   0.8540   0.9908 &  25.5153 r
  mprj/i_BUF[20]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1317   1.0500            0.0896 &  25.6049 r
  mprj/buf_i[20] (net)                                   1   0.0037 
  mprj/i_FF[20]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1317   1.0500   0.0000   0.0000 &  25.6050 r
  data arrival time                                                                                                 25.6050

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[20]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3603   0.9500   0.0000   0.3087 &  33.3719 r
  clock reconvergence pessimism                                                                           0.0000    33.3719
  clock uncertainty                                                                                      -0.1000    33.2719
  library setup time                                                                    1.0000           -0.0797    33.1922
  data required time                                                                                                33.1922
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1922
  data arrival time                                                                                                -25.6050
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5872

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1775 
  total derate : arrival time                                                                            -0.0515 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2290 

  slack (with derating applied) (MET)                                                                     7.5872 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8162 



  Startpoint: wbs_dat_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[17]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[17] (in)                                                           4.3498                     2.4770 &  24.4770 r
  wbs_dat_i[17] (net)                                    2   0.2546 
  mprj/wbs_dat_i[17] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.4770 r
  mprj/wbs_dat_i[17] (net) 
  mprj/i_BUF[17]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.0333   4.3556   1.0500   0.8290   0.9639 &  25.4408 r
  mprj/i_BUF[17]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1306   1.0500            0.0936 &  25.5345 r
  mprj/buf_i[17] (net)                                   1   0.0037 
  mprj/i_FF[17]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1306   1.0500   0.0000   0.0000 &  25.5345 r
  data arrival time                                                                                                 25.5345

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[17]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3636   0.9500   0.0000   0.2428 &  33.3060 r
  clock reconvergence pessimism                                                                           0.0000    33.3060
  clock uncertainty                                                                                      -0.1000    33.2060
  library setup time                                                                    1.0000           -0.0795    33.1265
  data required time                                                                                                33.1265
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1265
  data arrival time                                                                                                -25.5345
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5920

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1741 
  total derate : arrival time                                                                            -0.0504 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2244 

  slack (with derating applied) (MET)                                                                     7.5920 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8164 



  Startpoint: wbs_dat_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[11]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[11] (in)                                                           4.7010                     2.6749 &  24.6749 r
  wbs_dat_i[11] (net)                                    2   0.2751 
  mprj/wbs_dat_i[11] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.6749 r
  mprj/wbs_dat_i[11] (net) 
  mprj/i_BUF[11]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.3513   4.7076   1.0500   0.5457   0.6798 &  25.3546 r
  mprj/i_BUF[11]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1358   1.0500            0.0767 &  25.4313 r
  mprj/buf_i[11] (net)                                   1   0.0039 
  mprj/i_FF[11]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1358   1.0500   0.0000   0.0000 &  25.4314 r
  data arrival time                                                                                                 25.4314

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[11]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3636   0.9500   0.0000   0.2422 &  33.3053 r
  clock reconvergence pessimism                                                                           0.0000    33.3053
  clock uncertainty                                                                                      -0.1000    33.2053
  library setup time                                                                    1.0000           -0.0806    33.1248
  data required time                                                                                                33.1248
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1248
  data arrival time                                                                                                -25.4314
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6934

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1740 
  total derate : arrival time                                                                            -0.0360 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2100 

  slack (with derating applied) (MET)                                                                     7.6934 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9034 



  Startpoint: la_data_in[54]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[182]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[54] (in)                                                          4.7803                     2.7247 &  24.7247 r
  la_data_in[54] (net)                                   2   0.2801 
  mprj/la_data_in[54] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.7247 r
  mprj/la_data_in[54] (net) 
  mprj/i_BUF[182]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.2393   4.7865   1.0500   0.9054   1.0535 &  25.7782 r
  mprj/i_BUF[182]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1567   1.0500            0.0945 &  25.8727 r
  mprj/buf_i[182] (net)                                  2   0.0138 
  mprj/i_FF[182]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0497   0.1567   1.0500   0.0201   0.0213 &  25.8939 r
  data arrival time                                                                                                 25.8939

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[182]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4347   0.9500   0.0000   0.7085 &  33.7716 r
  clock reconvergence pessimism                                                                           0.0000    33.7716
  clock uncertainty                                                                                      -0.1000    33.6716
  library setup time                                                                    1.0000           -0.0839    33.5878
  data required time                                                                                                33.5878
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5878
  data arrival time                                                                                                -25.8939
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6938

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1986 
  total derate : arrival time                                                                            -0.0557 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2542 

  slack (with derating applied) (MET)                                                                     7.6938 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9481 



  Startpoint: wbs_adr_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[40]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[8] (in)                                                            4.2081                     2.3942 &  24.3942 r
  wbs_adr_i[8] (net)                                     2   0.2461 
  mprj/wbs_adr_i[8] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.3942 r
  mprj/wbs_adr_i[8] (net) 
  mprj/i_BUF[40]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.3936   4.2137   1.0500   0.5624   0.6849 &  25.0791 r
  mprj/i_BUF[40]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1454   1.0500            0.1183 &  25.1974 r
  mprj/buf_i[40] (net)                                   2   0.0120 
  mprj/i_FF[40]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1454   1.0500   0.0000   0.0001 &  25.1975 r
  data arrival time                                                                                                 25.1975

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[40]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.2744   0.9500   0.0000   0.0156 &  33.0787 r
  clock reconvergence pessimism                                                                           0.0000    33.0787
  clock uncertainty                                                                                      -0.1000    32.9787
  library setup time                                                                    1.0000           -0.0812    32.8975
  data required time                                                                                                32.8975
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8975
  data arrival time                                                                                                -25.1975
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7000

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1621 
  total derate : arrival time                                                                            -0.0383 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2003 

  slack (with derating applied) (MET)                                                                     7.7000 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9003 



  Startpoint: wbs_dat_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[16]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[16] (in)                                                           4.2916                     2.4472 &  24.4472 r
  wbs_dat_i[16] (net)                                    2   0.2514 
  mprj/wbs_dat_i[16] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.4472 r
  mprj/wbs_dat_i[16] (net) 
  mprj/i_BUF[16]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.7745   4.2965   1.0500   0.7214   0.8462 &  25.2934 r
  mprj/i_BUF[16]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1380   1.0500            0.1053 &  25.3987 r
  mprj/buf_i[16] (net)                                   1   0.0078 
  mprj/i_FF[16]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0374   0.1380   1.0500   0.0152   0.0160 &  25.4147 r
  data arrival time                                                                                                 25.4147

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[16]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3636   0.9500   0.0000   0.2420 &  33.3051 r
  clock reconvergence pessimism                                                                           0.0000    33.3051
  clock uncertainty                                                                                      -0.1000    33.2051
  library setup time                                                                    1.0000           -0.0810    33.1241
  data required time                                                                                                33.1241
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1241
  data arrival time                                                                                                -25.4147
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7094

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1740 
  total derate : arrival time                                                                            -0.0461 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2201 

  slack (with derating applied) (MET)                                                                     7.7094 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9295 



  Startpoint: wbs_dat_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[1]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[1] (in)                                                            4.4559                     2.5343 &  24.5343 r
  wbs_dat_i[1] (net)                                     2   0.2606 
  mprj/wbs_dat_i[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.5343 r
  mprj/wbs_dat_i[1] (net) 
  mprj/i_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.2291   4.4624   1.0500   0.4998   0.6304 &  25.1647 r
  mprj/i_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1383   1.0500            0.0950 &  25.2597 r
  mprj/buf_i[1] (net)                                    1   0.0068 
  mprj/i_FF[1]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.1383   1.0500   0.0000   0.0001 &  25.2597 r
  data arrival time                                                                                                 25.2597

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[1]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.3109   0.9500   0.0000   0.0919 &  33.1551 r
  clock reconvergence pessimism                                                                           0.0000    33.1551
  clock uncertainty                                                                                      -0.1000    33.0551
  library setup time                                                                    1.0000           -0.0804    32.9747
  data required time                                                                                                32.9747
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9747
  data arrival time                                                                                                -25.2597
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7149

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1661 
  total derate : arrival time                                                                            -0.0345 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2007 

  slack (with derating applied) (MET)                                                                     7.7149 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9156 



  Startpoint: la_data_in[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[183]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[55] (in)                                                          4.7065                     2.6810 &  24.6810 r
  la_data_in[55] (net)                                   2   0.2756 
  mprj/la_data_in[55] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.6810 r
  mprj/la_data_in[55] (net) 
  mprj/i_BUF[183]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.1899   4.7128   1.0500   0.8954   1.0431 &  25.7240 r
  mprj/i_BUF[183]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1696   1.0500            0.1114 &  25.8355 r
  mprj/buf_i[183] (net)                                  2   0.0221 
  mprj/i_FF[183]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0782   0.1696   1.0500   0.0318   0.0337 &  25.8692 r
  data arrival time                                                                                                 25.8692

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[183]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4347   0.9500   0.0000   0.7086 &  33.7717 r
  clock reconvergence pessimism                                                                           0.0000    33.7717
  clock uncertainty                                                                                      -0.1000    33.6717
  library setup time                                                                    1.0000           -0.0846    33.5871
  data required time                                                                                                33.5871
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5871
  data arrival time                                                                                                -25.8692
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7179

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1986 
  total derate : arrival time                                                                            -0.0566 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2551 

  slack (with derating applied) (MET)                                                                     7.7179 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9730 



  Startpoint: la_data_in[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[185]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[57] (in)                                                          4.6587                     2.6547 &  24.6547 r
  la_data_in[57] (net)                                   2   0.2729 
  mprj/la_data_in[57] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.6547 r
  mprj/la_data_in[57] (net) 
  mprj/i_BUF[185]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.1406   4.6647   1.0500   0.8751   1.0203 &  25.6750 r
  mprj/i_BUF[185]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1755   1.0500            0.1200 &  25.7950 r
  mprj/buf_i[185] (net)                                  2   0.0260 
  mprj/i_FF[185]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0568   0.1755   1.0500   0.0224   0.0240 &  25.8190 r
  data arrival time                                                                                                 25.8190

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[185]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4245   0.9500   0.0000   0.6703 &  33.7334 r
  clock reconvergence pessimism                                                                           0.0000    33.7334
  clock uncertainty                                                                                      -0.1000    33.6334
  library setup time                                                                    1.0000           -0.0849    33.5486
  data required time                                                                                                33.5486
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5486
  data arrival time                                                                                                -25.8190
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7295

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1966 
  total derate : arrival time                                                                            -0.0554 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2520 

  slack (with derating applied) (MET)                                                                     7.7295 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9815 



  Startpoint: wbs_sel_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[232]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[2] (in)                                                            4.4540                     2.5324 &  24.5324 r
  wbs_sel_i[2] (net)                                     2   0.2605 
  mprj/wbs_sel_i[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.5324 r
  mprj/wbs_sel_i[2] (net) 
  mprj/i_BUF[232]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.0536   4.4605   1.0500   0.4295   0.5564 &  25.0888 r
  mprj/i_BUF[232]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1570   1.0500            0.1148 &  25.2036 r
  mprj/buf_i[232] (net)                                  2   0.0165 
  mprj/i_FF[232]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0151   0.1570   1.0500   0.0059   0.0064 &  25.2100 r
  data arrival time                                                                                                 25.2100

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[232]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3025   0.9500   0.0000   0.0709 &  33.1340 r
  clock reconvergence pessimism                                                                           0.0000    33.1340
  clock uncertainty                                                                                      -0.1000    33.0340
  library setup time                                                                    1.0000           -0.0823    32.9517
  data required time                                                                                                32.9517
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9517
  data arrival time                                                                                                -25.2100
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7417

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1650 
  total derate : arrival time                                                                            -0.0323 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1973 

  slack (with derating applied) (MET)                                                                     7.7417 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9390 



  Startpoint: wbs_stb_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[235]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_stb_i (in)                                                               4.7065                     2.6776 &  24.6776 r
  wbs_stb_i (net)                                        2   0.2754 
  mprj/wbs_stb_i (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.6776 r
  mprj/wbs_stb_i (net) 
  mprj/i_BUF[235]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.8749   4.7134   1.0500   0.3538   0.4854 &  25.1630 r
  mprj/i_BUF[235]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1415   1.0500            0.0825 &  25.2456 r
  mprj/buf_i[235] (net)                                  1   0.0067 
  mprj/i_FF[235]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0245   0.1415   1.0500   0.0099   0.0105 &  25.2561 r
  data arrival time                                                                                                 25.2561

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[235]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3223   0.9500   0.0000   0.1193 &  33.1825 r
  clock reconvergence pessimism                                                                           0.0000    33.1825
  clock uncertainty                                                                                      -0.1000    33.0825
  library setup time                                                                    1.0000           -0.0812    33.0012
  data required time                                                                                                33.0012
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0012
  data arrival time                                                                                                -25.2561
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7452

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1676 
  total derate : arrival time                                                                            -0.0275 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1951 

  slack (with derating applied) (MET)                                                                     7.7452 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9403 



  Startpoint: wbs_dat_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[12]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[12] (in)                                                           4.4754                     2.5481 &  24.5481 r
  wbs_dat_i[12] (net)                                    2   0.2619 
  mprj/wbs_dat_i[12] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.5481 r
  mprj/wbs_dat_i[12] (net) 
  mprj/i_BUF[12]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.4221   4.4813   1.0500   0.5745   0.7025 &  25.2506 r
  mprj/i_BUF[12]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1373   1.0500            0.0927 &  25.3433 r
  mprj/buf_i[12] (net)                                   1   0.0061 
  mprj/i_FF[12]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0278   0.1373   1.0500   0.0113   0.0119 &  25.3552 r
  data arrival time                                                                                                 25.3552

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[12]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3683   0.9500   0.0000   0.2605 &  33.3236 r
  clock reconvergence pessimism                                                                           0.0000    33.3236
  clock uncertainty                                                                                      -0.1000    33.2236
  library setup time                                                                    1.0000           -0.0809    33.1427
  data required time                                                                                                33.1427
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1427
  data arrival time                                                                                                -25.3552
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7875

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1750 
  total derate : arrival time                                                                            -0.0384 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2134 

  slack (with derating applied) (MET)                                                                     7.7875 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0009 



  Startpoint: la_data_in[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[138]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[10] (in)                                                          3.9099                     2.2515 &  24.2515 r
  la_data_in[10] (net)                                   2   0.2302 
  mprj/la_data_in[10] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.2515 r
  mprj/la_data_in[10] (net) 
  mprj/i_BUF[138]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.7510   3.9115   1.0500   1.1220   1.2327 &  25.4842 r
  mprj/i_BUF[138]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1280   1.0500            0.1192 &  25.6035 r
  mprj/buf_i[138] (net)                                  1   0.0054 
  mprj/i_FF[138]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1280   1.0500   0.0000   0.0001 &  25.6035 r
  data arrival time                                                                                                 25.6035

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[138]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4145   0.9500   0.0000   0.5105 &  33.5736 r
  clock reconvergence pessimism                                                                           0.0000    33.5736
  clock uncertainty                                                                                      -0.1000    33.4736
  library setup time                                                                    1.0000           -0.0795    33.3940
  data required time                                                                                                33.3940
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3940
  data arrival time                                                                                                -25.6035
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7905

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1881 
  total derate : arrival time                                                                            -0.0644 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2525 

  slack (with derating applied) (MET)                                                                     7.7905 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0430 



  Startpoint: la_data_in[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[179]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[51] (in)                                                          4.4646                     2.5468 &  24.5468 r
  la_data_in[51] (net)                                   2   0.2616 
  mprj/la_data_in[51] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.5468 r
  mprj/la_data_in[51] (net) 
  mprj/i_BUF[179]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.3316   4.4699   1.0500   0.9515   1.0897 &  25.6365 r
  mprj/i_BUF[179]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1368   1.0500            0.0930 &  25.7295 r
  mprj/buf_i[179] (net)                                  1   0.0060 
  mprj/i_FF[179]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0395   0.1368   1.0500   0.0160   0.0169 &  25.7463 r
  data arrival time                                                                                                 25.7463

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[179]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4164   0.9500   0.0000   0.6958 &  33.7589 r
  clock reconvergence pessimism                                                                           0.0000    33.7589
  clock uncertainty                                                                                      -0.1000    33.6589
  library setup time                                                                    1.0000           -0.0814    33.5775
  data required time                                                                                                33.5775
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5775
  data arrival time                                                                                                -25.7463
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8311

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1979 
  total derate : arrival time                                                                            -0.0571 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2550 

  slack (with derating applied) (MET)                                                                     7.8311 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0862 



  Startpoint: wbs_dat_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[0]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[0] (in)                                                            4.3667                     2.4842 &  24.4842 r
  wbs_dat_i[0] (net)                                     2   0.2554 
  mprj/wbs_dat_i[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.4842 r
  mprj/wbs_dat_i[0] (net) 
  mprj/i_BUF[0]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.9901   4.3729   1.0500   0.4037   0.5260 &  25.0102 r
  mprj/i_BUF[0]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1474   1.0500            0.1104 &  25.1206 r
  mprj/buf_i[0] (net)                                    2   0.0119 
  mprj/i_FF[0]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0362   0.1474   1.0500   0.0147   0.0156 &  25.1362 r
  data arrival time                                                                                                 25.1362

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[0]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.3109   0.9500   0.0000   0.0930 &  33.1562 r
  clock reconvergence pessimism                                                                           0.0000    33.1562
  clock uncertainty                                                                                      -0.1000    33.0562
  library setup time                                                                    1.0000           -0.0818    32.9744
  data required time                                                                                                32.9744
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9744
  data arrival time                                                                                                -25.1362
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8382

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1662 
  total derate : arrival time                                                                            -0.0311 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1972 

  slack (with derating applied) (MET)                                                                     7.8382 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0354 



  Startpoint: wbs_adr_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[35]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[3] (in)                                                            4.2906                     2.4418 &  24.4418 r
  wbs_adr_i[3] (net)                                     2   0.2510 
  mprj/wbs_adr_i[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.4418 r
  mprj/wbs_adr_i[3] (net) 
  mprj/i_BUF[35]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.9139   4.2964   1.0500   0.3713   0.4881 &  24.9299 r
  mprj/i_BUF[35]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1536   1.0500            0.1215 &  25.0515 r
  mprj/buf_i[35] (net)                                   2   0.0158 
  mprj/i_FF[35]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0447   0.1536   1.0500   0.0181   0.0192 &  25.0706 r
  data arrival time                                                                                                 25.0706

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[35]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.2929   0.9500   0.0000   0.0510 &  33.1141 r
  clock reconvergence pessimism                                                                           0.0000    33.1141
  clock uncertainty                                                                                      -0.1000    33.0141
  library setup time                                                                    1.0000           -0.0819    32.9321
  data required time                                                                                                32.9321
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9321
  data arrival time                                                                                                -25.0706
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8615

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1640 
  total derate : arrival time                                                                            -0.0299 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1939 

  slack (with derating applied) (MET)                                                                     7.8615 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0554 



  Startpoint: wbs_dat_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[15]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[15] (in)                                                           4.3847                     2.4996 &  24.4996 r
  wbs_dat_i[15] (net)                                    2   0.2568 
  mprj/wbs_dat_i[15] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.4996 r
  mprj/wbs_dat_i[15] (net) 
  mprj/i_BUF[15]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.2486   4.3899   1.0500   0.5046   0.6224 &  25.1220 r
  mprj/i_BUF[15]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1331   1.0500            0.0941 &  25.2161 r
  mprj/buf_i[15] (net)                                   1   0.0047 
  mprj/i_FF[15]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0207   0.1331   1.0500   0.0083   0.0087 &  25.2249 r
  data arrival time                                                                                                 25.2249

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[15]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3533   0.9500   0.0000   0.2090 &  33.2721 r
  clock reconvergence pessimism                                                                           0.0000    33.2721
  clock uncertainty                                                                                      -0.1000    33.1721
  library setup time                                                                    1.0000           -0.0799    33.0923
  data required time                                                                                                33.0923
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0923
  data arrival time                                                                                                -25.2249
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8674

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1723 
  total derate : arrival time                                                                            -0.0345 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2068 

  slack (with derating applied) (MET)                                                                     7.8674 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0742 



  Startpoint: wbs_dat_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[4]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[4] (in)                                                            4.2945                     2.4435 &  24.4435 r
  wbs_dat_i[4] (net)                                     2   0.2512 
  mprj/wbs_dat_i[4] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.4435 r
  mprj/wbs_dat_i[4] (net) 
  mprj/i_BUF[4]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.1884   4.3004   1.0500   0.4823   0.6048 &  25.0484 r
  mprj/i_BUF[4]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1343   1.0500            0.1011 &  25.1495 r
  mprj/buf_i[4] (net)                                    1   0.0059 
  mprj/i_FF[4]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0142   0.1343   1.0500   0.0056   0.0060 &  25.1554 r
  data arrival time                                                                                                 25.1554

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[4]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.3323   0.9500   0.0000   0.1457 &  33.2089 r
  clock reconvergence pessimism                                                                           0.0000    33.2089
  clock uncertainty                                                                                      -0.1000    33.1089
  library setup time                                                                    1.0000           -0.0799    33.0290
  data required time                                                                                                33.0290
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0290
  data arrival time                                                                                                -25.1554
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8736

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1689 
  total derate : arrival time                                                                            -0.0339 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2028 

  slack (with derating applied) (MET)                                                                     7.8736 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0764 



  Startpoint: wbs_we_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[234]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_we_i (in)                                                                4.6861                     2.6759 &  24.6759 r
  wbs_we_i (net)                                         2   0.2748 
  mprj/wbs_we_i (user_proj_example)                                            0.0000   1.0500            0.0000 &  24.6759 r
  mprj/wbs_we_i (net) 
  mprj/i_BUF[234]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.5569   4.6914   1.0500   0.2205   0.3347 &  25.0106 r
  mprj/i_BUF[234]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1433   1.0500            0.0858 &  25.0964 r
  mprj/buf_i[234] (net)                                  1   0.0077 
  mprj/i_FF[234]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0118   0.1433   1.0500   0.0045   0.0049 &  25.1013 r
  data arrival time                                                                                                 25.1013

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[234]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3193   0.9500   0.0000   0.1117 &  33.1749 r
  clock reconvergence pessimism                                                                           0.0000    33.1749
  clock uncertainty                                                                                      -0.1000    33.0749
  library setup time                                                                    1.0000           -0.0815    32.9933
  data required time                                                                                                32.9933
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9933
  data arrival time                                                                                                -25.1013
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8921

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1672 
  total derate : arrival time                                                                            -0.0203 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1874 

  slack (with derating applied) (MET)                                                                     7.8920 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0795 



  Startpoint: la_oenb[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[127]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[63] (in)                                                             4.3669                     2.4884 &  24.4884 r
  la_oenb[63] (net)                                      2   0.2557 
  mprj/la_oenb[63] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.4884 r
  mprj/la_oenb[63] (net) 
  mprj/i_BUF[127]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.8054   4.3725   1.0500   0.7312   0.8622 &  25.3506 r
  mprj/i_BUF[127]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2263   1.0500            0.1822 &  25.5328 r
  mprj/buf_i[127] (net)                                  2   0.0571 
  mprj/i_FF[127]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2265   1.0500   0.0000   0.0038 &  25.5367 r
  data arrival time                                                                                                 25.5367

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[127]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4217   0.9500   0.0000   0.5562 &  33.6193 r
  clock reconvergence pessimism                                                                           0.0000    33.6193
  clock uncertainty                                                                                      -0.1000    33.5193
  library setup time                                                                    1.0000           -0.0879    33.4314
  data required time                                                                                                33.4314
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4314
  data arrival time                                                                                                -25.5367
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8948

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1905 
  total derate : arrival time                                                                            -0.0499 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2405 

  slack (with derating applied) (MET)                                                                     7.8948 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1352 



  Startpoint: wbs_dat_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[30]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[30] (in)                                                           4.4544                     2.5449 &  24.5449 r
  wbs_dat_i[30] (net)                                    2   0.2612 
  mprj/wbs_dat_i[30] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.5449 r
  mprj/wbs_dat_i[30] (net) 
  mprj/i_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.6139   4.4591   1.0500   0.6501   0.7693 &  25.3142 r
  mprj/i_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1339   1.0500            0.0906 &  25.4048 r
  mprj/buf_i[30] (net)                                   1   0.0046 
  mprj/i_FF[30]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1339   1.0500   0.0000   0.0000 &  25.4048 r
  data arrival time                                                                                                 25.4048

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3960   0.9500   0.0000   0.4175 &  33.4807 r
  clock reconvergence pessimism                                                                           0.0000    33.4807
  clock uncertainty                                                                                      -0.1000    33.3807
  library setup time                                                                    1.0000           -0.0806    33.3001
  data required time                                                                                                33.3001
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3001
  data arrival time                                                                                                -25.4048
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8953

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1833 
  total derate : arrival time                                                                            -0.0410 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2242 

  slack (with derating applied) (MET)                                                                     7.8953 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1195 



  Startpoint: wbs_dat_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[14]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[14] (in)                                                           4.2000                     2.3939 &  24.3939 r
  wbs_dat_i[14] (net)                                    2   0.2459 
  mprj/wbs_dat_i[14] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.3939 r
  mprj/wbs_dat_i[14] (net) 
  mprj/i_BUF[14]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.4113   4.2050   1.0500   0.5690   0.6860 &  25.0799 r
  mprj/i_BUF[14]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1296   1.0500            0.1022 &  25.1822 r
  mprj/buf_i[14] (net)                                   1   0.0042 
  mprj/i_FF[14]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0217   0.1296   1.0500   0.0087   0.0092 &  25.1913 r
  data arrival time                                                                                                 25.1913

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[14]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3533   0.9500   0.0000   0.2088 &  33.2719 r
  clock reconvergence pessimism                                                                           0.0000    33.2719
  clock uncertainty                                                                                      -0.1000    33.1719
  library setup time                                                                    1.0000           -0.0791    33.0928
  data required time                                                                                                33.0928
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0928
  data arrival time                                                                                                -25.1913
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9014

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1723 
  total derate : arrival time                                                                            -0.0380 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2102 

  slack (with derating applied) (MET)                                                                     7.9014 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1116 



  Startpoint: io_in[37] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[229]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[37] (in)                                                               5.8080                     3.2641 &  25.2641 r
  io_in[37] (net)                                        2   0.3413 
  mprj/io_in[37] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.2641 r
  mprj/io_in[37] (net) 
  mprj/i_BUF[229]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   5.8237   1.0500   0.0000   0.1953 &  25.4594 r
  mprj/i_BUF[229]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1997   1.0500            0.0735 &  25.5329 r
  mprj/buf_i[229] (net)                                  2   0.0311 
  mprj/i_FF[229]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1997   1.0500   0.0000   0.0007 &  25.5336 r
  data arrival time                                                                                                 25.5336

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[229]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4104   0.9500   0.0000   0.5635 &  33.6266 r
  clock reconvergence pessimism                                                                           0.0000    33.6266
  clock uncertainty                                                                                      -0.1000    33.5266
  library setup time                                                                    1.0000           -0.0861    33.4404
  data required time                                                                                                33.4404
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4404
  data arrival time                                                                                                -25.5336
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9068

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1909 
  total derate : arrival time                                                                            -0.0128 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2038 

  slack (with derating applied) (MET)                                                                     7.9068 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1106 



  Startpoint: io_in[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[193]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[1] (in)                                                                5.4009                     3.0439 &  25.0439 r
  io_in[1] (net)                                         2   0.3175 
  mprj/io_in[1] (user_proj_example)                                            0.0000   1.0500            0.0000 &  25.0439 r
  mprj/io_in[1] (net) 
  mprj/i_BUF[193]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3883   5.4133   1.0500   0.1478   0.3222 &  25.3661 r
  mprj/i_BUF[193]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1758   1.0500            0.0748 &  25.4409 r
  mprj/buf_i[193] (net)                                  2   0.0202 
  mprj/i_FF[193]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1758   1.0500   0.0000   0.0003 &  25.4412 r
  data arrival time                                                                                                 25.4412

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[193]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3827   0.9500   0.0000   0.4750 &  33.5382 r
  clock reconvergence pessimism                                                                           0.0000    33.5382
  clock uncertainty                                                                                      -0.1000    33.4382
  library setup time                                                                    1.0000           -0.0844    33.3538
  data required time                                                                                                33.3538
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3538
  data arrival time                                                                                                -25.4412
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9126

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1863 
  total derate : arrival time                                                                            -0.0189 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2052 

  slack (with derating applied) (MET)                                                                     7.9126 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1178 



  Startpoint: la_data_in[52]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[180]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[52] (in)                                                          4.4581                     2.5420 &  24.5420 r
  la_data_in[52] (net)                                   2   0.2612 
  mprj/la_data_in[52] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.5420 r
  mprj/la_data_in[52] (net) 
  mprj/i_BUF[180]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.1721   4.4637   1.0500   0.8875   1.0243 &  25.5663 r
  mprj/i_BUF[180]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1330   1.0500            0.0892 &  25.6556 r
  mprj/buf_i[180] (net)                                  1   0.0041 
  mprj/i_FF[180]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0098   0.1330   1.0500   0.0037   0.0040 &  25.6595 r
  data arrival time                                                                                                 25.6595

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[180]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4347   0.9500   0.0000   0.7081 &  33.7712 r
  clock reconvergence pessimism                                                                           0.0000    33.7712
  clock uncertainty                                                                                      -0.1000    33.6712
  library setup time                                                                    1.0000           -0.0808    33.5904
  data required time                                                                                                33.5904
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5904
  data arrival time                                                                                                -25.6595
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9309

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1985 
  total derate : arrival time                                                                            -0.0532 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2518 

  slack (with derating applied) (MET)                                                                     7.9309 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1826 



  Startpoint: wbs_dat_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[8]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[8] (in)                                                            4.2364                     2.4138 &  24.4138 r
  wbs_dat_i[8] (net)                                     2   0.2480 
  mprj/wbs_dat_i[8] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.4138 r
  mprj/wbs_dat_i[8] (net) 
  mprj/i_BUF[8]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.7224   4.2416   1.0500   0.2912   0.3988 &  24.8126 r
  mprj/i_BUF[8]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1329   1.0500            0.1034 &  24.9159 r
  mprj/buf_i[8] (net)                                    1   0.0056 
  mprj/i_FF[8]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0240   0.1329   1.0500   0.0097   0.0102 &  24.9262 r
  data arrival time                                                                                                 24.9262

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[8]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.2744   0.9500   0.0000   0.0155 &  33.0786 r
  clock reconvergence pessimism                                                                           0.0000    33.0786
  clock uncertainty                                                                                      -0.1000    32.9786
  library setup time                                                                    1.0000           -0.0789    32.8997
  data required time                                                                                                32.8997
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.8997
  data arrival time                                                                                                -24.9262
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9735

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1621 
  total derate : arrival time                                                                            -0.0244 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1865 

  slack (with derating applied) (MET)                                                                     7.9735 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1600 



  Startpoint: la_data_in[50]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[178]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[50] (in)                                                          4.3948                     2.5055 &  24.5055 r
  la_data_in[50] (net)                                   2   0.2574 
  mprj/la_data_in[50] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.5055 r
  mprj/la_data_in[50] (net) 
  mprj/i_BUF[178]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.9751   4.4002   1.0500   0.8077   0.9387 &  25.4441 r
  mprj/i_BUF[178]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1467   1.0500            0.1080 &  25.5521 r
  mprj/buf_i[178] (net)                                  2   0.0114 
  mprj/i_FF[178]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0323   0.1467   1.0500   0.0131   0.0139 &  25.5660 r
  data arrival time                                                                                                 25.5660

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[178]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4160   0.9500   0.0000   0.6964 &  33.7595 r
  clock reconvergence pessimism                                                                           0.0000    33.7595
  clock uncertainty                                                                                      -0.1000    33.6595
  library setup time                                                                    1.0000           -0.0830    33.5765
  data required time                                                                                                33.5765
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5765
  data arrival time                                                                                                -25.5660
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0105

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1979 
  total derate : arrival time                                                                            -0.0505 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2484 

  slack (with derating applied) (MET)                                                                     8.0105 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2589 



  Startpoint: wbs_adr_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[39]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[7] (in)                                                            4.1597                     2.3681 &  24.3681 r
  wbs_adr_i[7] (net)                                     2   0.2433 
  mprj/wbs_adr_i[7] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.3681 r
  mprj/wbs_adr_i[7] (net) 
  mprj/i_BUF[39]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.9447   4.1650   1.0500   0.3846   0.4964 &  24.8645 r
  mprj/i_BUF[39]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1438   1.0500            0.1197 &  24.9842 r
  mprj/buf_i[39] (net)                                   2   0.0115 
  mprj/i_FF[39]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0090   0.1438   1.0500   0.0034   0.0037 &  24.9879 r
  data arrival time                                                                                                 24.9879

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[39]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3533   0.9500   0.0000   0.2093 &  33.2724 r
  clock reconvergence pessimism                                                                           0.0000    33.2724
  clock uncertainty                                                                                      -0.1000    33.1724
  library setup time                                                                    1.0000           -0.0821    33.0903
  data required time                                                                                                33.0903
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0903
  data arrival time                                                                                                -24.9879
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1025

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1723 
  total derate : arrival time                                                                            -0.0295 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2018 

  slack (with derating applied) (MET)                                                                     8.1025 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3043 



  Startpoint: wbs_adr_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[51]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[19] (in)                                                           4.1945                     2.3918 &  24.3918 r
  wbs_adr_i[19] (net)                                    2   0.2456 
  mprj/wbs_adr_i[19] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.3918 r
  mprj/wbs_adr_i[19] (net) 
  mprj/i_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.0218   4.1994   1.0500   0.4137   0.5211 &  24.9128 r
  mprj/i_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1349   1.0500            0.1082 &  25.0210 r
  mprj/buf_i[51] (net)                                   1   0.0069 
  mprj/i_FF[51]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0373   0.1349   1.0500   0.0151   0.0159 &  25.0370 r
  data arrival time                                                                                                 25.0370

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3698   0.9500   0.0000   0.2621 &  33.3252 r
  clock reconvergence pessimism                                                                           0.0000    33.3252
  clock uncertainty                                                                                      -0.1000    33.2252
  library setup time                                                                    1.0000           -0.0804    33.1448
  data required time                                                                                                33.1448
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1448
  data arrival time                                                                                                -25.0370
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1078

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1751 
  total derate : arrival time                                                                            -0.0307 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2058 

  slack (with derating applied) (MET)                                                                     8.1078 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3136 



  Startpoint: la_data_in[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[177]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[49] (in)                                                          4.1997                     2.3925 &  24.3925 r
  la_data_in[49] (net)                                   2   0.2458 
  mprj/la_data_in[49] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.3925 r
  mprj/la_data_in[49] (net) 
  mprj/i_BUF[177]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.9190   4.2049   1.0500   0.7815   0.9074 &  25.2999 r
  mprj/i_BUF[177]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1484   1.0500            0.1220 &  25.4219 r
  mprj/buf_i[177] (net)                                  2   0.0135 
  mprj/i_FF[177]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0225   0.1484   1.0500   0.0090   0.0097 &  25.4316 r
  data arrival time                                                                                                 25.4316

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[177]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4347   0.9500   0.0000   0.7088 &  33.7719 r
  clock reconvergence pessimism                                                                           0.0000    33.7719
  clock uncertainty                                                                                      -0.1000    33.6719
  library setup time                                                                    1.0000           -0.0834    33.5886
  data required time                                                                                                33.5886
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5886
  data arrival time                                                                                                -25.4316
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1570

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1986 
  total derate : arrival time                                                                            -0.0495 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2481 

  slack (with derating applied) (MET)                                                                     8.1570 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4050 



  Startpoint: io_in[35] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[227]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[35] (in)                                                               5.3294                     3.0052 &  25.0052 r
  io_in[35] (net)                                        2   0.3133 
  mprj/io_in[35] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.0052 r
  mprj/io_in[35] (net) 
  mprj/i_BUF[227]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   5.3414   1.0500   0.0000   0.1621 &  25.1673 r
  mprj/i_BUF[227]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1791   1.0500            0.0825 &  25.2497 r
  mprj/buf_i[227] (net)                                  2   0.0227 
  mprj/i_FF[227]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0094   0.1791   1.0500   0.0038   0.0043 &  25.2541 r
  data arrival time                                                                                                 25.2541

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[227]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4104   0.9500   0.0000   0.5680 &  33.6311 r
  clock reconvergence pessimism                                                                           0.0000    33.6311
  clock uncertainty                                                                                      -0.1000    33.5311
  library setup time                                                                    1.0000           -0.0849    33.4462
  data required time                                                                                                33.4462
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4462
  data arrival time                                                                                                -25.2541
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1921

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1912 
  total derate : arrival time                                                                            -0.0119 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2030 

  slack (with derating applied) (MET)                                                                     8.1921 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3951 



  Startpoint: wbs_adr_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[63]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[31] (in)                                                           3.9339                     2.2451 &  24.2451 r
  wbs_adr_i[31] (net)                                    2   0.2304 
  mprj/wbs_adr_i[31] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.2451 r
  mprj/wbs_adr_i[31] (net) 
  mprj/i_BUF[63]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.5153   3.9381   1.0500   0.6110   0.7170 &  24.9621 r
  mprj/i_BUF[63]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1278   1.0500            0.1173 &  25.0794 r
  mprj/buf_i[63] (net)                                   1   0.0051 
  mprj/i_FF[63]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1278   1.0500   0.0000   0.0001 &  25.0795 r
  data arrival time                                                                                                 25.0795

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[63]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3890   0.9500   0.0000   0.3902 &  33.4533 r
  clock reconvergence pessimism                                                                           0.0000    33.4533
  clock uncertainty                                                                                      -0.1000    33.3533
  library setup time                                                                    1.0000           -0.0792    33.2741
  data required time                                                                                                33.2741
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2741
  data arrival time                                                                                                -25.0795
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1946

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1818 
  total derate : arrival time                                                                            -0.0397 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2215 

  slack (with derating applied) (MET)                                                                     8.1946 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4162 



  Startpoint: la_oenb[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[82]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[18] (in)                                                             3.1990                     1.8339 &  23.8339 r
  la_oenb[18] (net)                                      2   0.1876 
  mprj/la_oenb[18] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.8339 r
  mprj/la_oenb[18] (net) 
  mprj/i_BUF[82]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.8560   3.2008   1.0500   1.1854   1.2901 &  25.1239 r
  mprj/i_BUF[82]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1176   1.0500            0.1536 &  25.2776 r
  mprj/buf_i[82] (net)                                   1   0.0049 
  mprj/i_FF[82]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1176   1.0500   0.0000   0.0001 &  25.2776 r
  data arrival time                                                                                                 25.2776

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[82]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4269   0.9500   0.0000   0.5955 &  33.6586 r
  clock reconvergence pessimism                                                                           0.0000    33.6586
  clock uncertainty                                                                                      -0.1000    33.5586
  library setup time                                                                    1.0000           -0.0775    33.4811
  data required time                                                                                                33.4811
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4811
  data arrival time                                                                                                -25.2776
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2035

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1926 
  total derate : arrival time                                                                            -0.0688 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2614 

  slack (with derating applied) (MET)                                                                     8.2035 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4648 



  Startpoint: io_in[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[194]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[2] (in)                                                                5.1041                     2.8903 &  24.8904 r
  io_in[2] (net)                                         2   0.2980 
  mprj/io_in[2] (user_proj_example)                                            0.0000   1.0500            0.0000 &  24.8904 r
  mprj/io_in[2] (net) 
  mprj/i_BUF[194]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   5.1145   1.0500   0.0000   0.1492 &  25.0396 r
  mprj/i_BUF[194]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1766   1.0500            0.0938 &  25.1334 r
  mprj/buf_i[194] (net)                                  2   0.0230 
  mprj/i_FF[194]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0207   0.1766   1.0500   0.0082   0.0090 &  25.1423 r
  data arrival time                                                                                                 25.1423

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[194]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3843   0.9500   0.0000   0.4736 &  33.5367 r
  clock reconvergence pessimism                                                                           0.0000    33.5367
  clock uncertainty                                                                                      -0.1000    33.4367
  library setup time                                                                    1.0000           -0.0844    33.3523
  data required time                                                                                                33.3523
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3523
  data arrival time                                                                                                -25.1423
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2100

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1862 
  total derate : arrival time                                                                            -0.0120 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1982 

  slack (with derating applied) (MET)                                                                     8.2100 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4082 



  Startpoint: la_data_in[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[162]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[34] (in)                                                          4.2529                     2.4309 &  24.4309 r
  la_data_in[34] (net)                                   2   0.2494 
  mprj/la_data_in[34] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.4309 r
  mprj/la_data_in[34] (net) 
  mprj/i_BUF[162]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.7432   4.2572   1.0500   0.6530   0.7666 &  25.1975 r
  mprj/i_BUF[162]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1462   1.0500            0.1164 &  25.3140 r
  mprj/buf_i[162] (net)                                  2   0.0121 
  mprj/i_FF[162]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0092   0.1462   1.0500   0.0035   0.0038 &  25.3178 r
  data arrival time                                                                                                 25.3178

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[162]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4243   0.9500   0.0000   0.6555 &  33.7186 r
  clock reconvergence pessimism                                                                           0.0000    33.7186
  clock uncertainty                                                                                      -0.1000    33.6186
  library setup time                                                                    1.0000           -0.0831    33.5355
  data required time                                                                                                33.5355
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5355
  data arrival time                                                                                                -25.3178
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2178

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1958 
  total derate : arrival time                                                                            -0.0422 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2380 

  slack (with derating applied) (MET)                                                                     8.2178 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4558 



  Startpoint: wbs_adr_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[55]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[23] (in)                                                           3.8946                     2.2221 &  24.2221 r
  wbs_adr_i[23] (net)                                    2   0.2280 
  mprj/wbs_adr_i[23] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.2221 r
  mprj/wbs_adr_i[23] (net) 
  mprj/i_BUF[55]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.1490   3.8987   1.0500   0.4660   0.5653 &  24.7874 r
  mprj/i_BUF[55]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1256   1.0500            0.1176 &  24.9050 r
  mprj/buf_i[55] (net)                                   1   0.0043 
  mprj/i_FF[55]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1256   1.0500   0.0000   0.0000 &  24.9051 r
  data arrival time                                                                                                 24.9051

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[55]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3636   0.9500   0.0000   0.2427 &  33.3058 r
  clock reconvergence pessimism                                                                           0.0000    33.3058
  clock uncertainty                                                                                      -0.1000    33.2058
  library setup time                                                                    1.0000           -0.0784    33.1274
  data required time                                                                                                33.1274
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1274
  data arrival time                                                                                                -24.9051
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2223

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1740 
  total derate : arrival time                                                                            -0.0325 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2066 

  slack (with derating applied) (MET)                                                                     8.2223 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4288 



  Startpoint: wbs_dat_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[10]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[10] (in)                                                           4.1406                     2.3580 &  24.3580 r
  wbs_dat_i[10] (net)                                    2   0.2423 
  mprj/wbs_dat_i[10] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.3580 r
  mprj/wbs_dat_i[10] (net) 
  mprj/i_BUF[10]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.8572   4.1457   1.0500   0.3480   0.4559 &  24.8139 r
  mprj/i_BUF[10]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1260   1.0500            0.1022 &  24.9162 r
  mprj/buf_i[10] (net)                                   1   0.0028 
  mprj/i_FF[10]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1260   1.0500   0.0000   0.0000 &  24.9162 r
  data arrival time                                                                                                 24.9162

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[10]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3683   0.9500   0.0000   0.2606 &  33.3237 r
  clock reconvergence pessimism                                                                           0.0000    33.3237
  clock uncertainty                                                                                      -0.1000    33.2237
  library setup time                                                                    1.0000           -0.0786    33.1451
  data required time                                                                                                33.1451
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1451
  data arrival time                                                                                                -24.9162
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2289

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1750 
  total derate : arrival time                                                                            -0.0266 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2016 

  slack (with derating applied) (MET)                                                                     8.2289 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4305 



  Startpoint: wbs_dat_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[28]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[28] (in)                                                           4.0296                     2.2991 &  24.2991 r
  wbs_dat_i[28] (net)                                    2   0.2360 
  mprj/wbs_dat_i[28] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.2991 r
  mprj/wbs_dat_i[28] (net) 
  mprj/i_BUF[28]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.4914   4.0340   1.0500   0.6054   0.7141 &  25.0133 r
  mprj/i_BUF[28]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1263   1.0500            0.1097 &  25.1230 r
  mprj/buf_i[28] (net)                                   1   0.0037 
  mprj/i_FF[28]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1263   1.0500   0.0000   0.0000 &  25.1230 r
  data arrival time                                                                                                 25.1230

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[28]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4081   0.9500   0.0000   0.4701 &  33.5332 r
  clock reconvergence pessimism                                                                           0.0000    33.5332
  clock uncertainty                                                                                      -0.1000    33.4332
  library setup time                                                                    1.0000           -0.0791    33.3541
  data required time                                                                                                33.3541
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3541
  data arrival time                                                                                                -25.1230
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2310

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1860 
  total derate : arrival time                                                                            -0.0392 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2252 

  slack (with derating applied) (MET)                                                                     8.2310 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4563 



  Startpoint: wbs_dat_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[23]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[23] (in)                                                           3.8878                     2.2181 &  24.2181 r
  wbs_dat_i[23] (net)                                    2   0.2276 
  mprj/wbs_dat_i[23] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.2181 r
  mprj/wbs_dat_i[23] (net) 
  mprj/i_BUF[23]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.1358   3.8919   1.0500   0.4537   0.5526 &  24.7707 r
  mprj/i_BUF[23]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1245   1.0500            0.1169 &  24.8876 r
  mprj/buf_i[23] (net)                                   1   0.0038 
  mprj/i_FF[23]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1245   1.0500   0.0000   0.0000 &  24.8876 r
  data arrival time                                                                                                 24.8876

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[23]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3636   0.9500   0.0000   0.2426 &  33.3057 r
  clock reconvergence pessimism                                                                           0.0000    33.3057
  clock uncertainty                                                                                      -0.1000    33.2057
  library setup time                                                                    1.0000           -0.0782    33.1275
  data required time                                                                                                33.1275
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1275
  data arrival time                                                                                                -24.8876
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2399

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1740 
  total derate : arrival time                                                                            -0.0319 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2059 

  slack (with derating applied) (MET)                                                                     8.2399 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4458 



  Startpoint: wbs_cyc_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[236]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_cyc_i (in)                                                               4.2169                     2.3956 &  24.3956 r
  wbs_cyc_i (net)                                        2   0.2464 
  mprj/wbs_cyc_i (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.3956 r
  mprj/wbs_cyc_i (net) 
  mprj/i_BUF[236]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3587   4.2232   1.0500   0.1387   0.2475 &  24.6430 r
  mprj/i_BUF[236]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1380   1.0500            0.1099 &  24.7529 r
  mprj/buf_i[236] (net)                                  2   0.0082 
  mprj/i_FF[236]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0090   0.1380   1.0500   0.0034   0.0036 &  24.7566 r
  data arrival time                                                                                                 24.7566

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[236]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3231   0.9500   0.0000   0.1214 &  33.1845 r
  clock reconvergence pessimism                                                                           0.0000    33.1845
  clock uncertainty                                                                                      -0.1000    33.0845
  library setup time                                                                    1.0000           -0.0805    33.0040
  data required time                                                                                                33.0040
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0040
  data arrival time                                                                                                -24.7566
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2475

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1677 
  total derate : arrival time                                                                            -0.0172 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1849 

  slack (with derating applied) (MET)                                                                     8.2474 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4323 



  Startpoint: wbs_adr_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[53]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[21] (in)                                                           3.9340                     2.2444 &  24.2444 r
  wbs_adr_i[21] (net)                                    2   0.2304 
  mprj/wbs_adr_i[21] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.2444 r
  mprj/wbs_adr_i[21] (net) 
  mprj/i_BUF[53]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.1751   3.9382   1.0500   0.4764   0.5778 &  24.8222 r
  mprj/i_BUF[53]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1246   1.0500            0.1140 &  24.9362 r
  mprj/buf_i[53] (net)                                   1   0.0035 
  mprj/i_FF[53]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1246   1.0500   0.0000   0.0000 &  24.9363 r
  data arrival time                                                                                                 24.9363

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[53]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3604   0.9500   0.0000   0.3087 &  33.3718 r
  clock reconvergence pessimism                                                                           0.0000    33.3718
  clock uncertainty                                                                                      -0.1000    33.2718
  library setup time                                                                    1.0000           -0.0782    33.1936
  data required time                                                                                                33.1936
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1936
  data arrival time                                                                                                -24.9363
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2574

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1775 
  total derate : arrival time                                                                            -0.0329 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2105 

  slack (with derating applied) (MET)                                                                     8.2574 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4678 



  Startpoint: io_in[13] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[205]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[13] (in)                                                               3.8455                     2.2140 &  24.2140 r
  io_in[13] (net)                                        2   0.2264 
  mprj/io_in[13] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.2140 r
  mprj/io_in[13] (net) 
  mprj/i_BUF[205]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.6046   3.8474   1.0500   0.6214   0.7079 &  24.9219 r
  mprj/i_BUF[205]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1754   1.0500            0.1690 &  25.0910 r
  mprj/buf_i[205] (net)                                  2   0.0328 
  mprj/i_FF[205]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1754   1.0500   0.0000   0.0007 &  25.0916 r
  data arrival time                                                                                                 25.0916

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[205]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3998   0.9500   0.0000   0.4796 &  33.5427 r
  clock reconvergence pessimism                                                                           0.0000    33.5427
  clock uncertainty                                                                                      -0.1000    33.4427
  library setup time                                                                    1.0000           -0.0846    33.3582
  data required time                                                                                                33.3582
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3582
  data arrival time                                                                                                -25.0916
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2665

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1865 
  total derate : arrival time                                                                            -0.0418 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2283 

  slack (with derating applied) (MET)                                                                     8.2665 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4948 



  Startpoint: wbs_adr_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[54]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[22] (in)                                                           3.9729                     2.2659 &  24.2659 r
  wbs_adr_i[22] (net)                                    2   0.2326 
  mprj/wbs_adr_i[22] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.2659 r
  mprj/wbs_adr_i[22] (net) 
  mprj/i_BUF[54]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.0986   3.9772   1.0500   0.4467   0.5474 &  24.8133 r
  mprj/i_BUF[54]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1277   1.0500            0.1148 &  24.9281 r
  mprj/buf_i[54] (net)                                   1   0.0048 
  mprj/i_FF[54]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1277   1.0500   0.0000   0.0000 &  24.9281 r
  data arrival time                                                                                                 24.9281

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[54]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3664   0.9500   0.0000   0.3227 &  33.3858 r
  clock reconvergence pessimism                                                                           0.0000    33.3858
  clock uncertainty                                                                                      -0.1000    33.2858
  library setup time                                                                    1.0000           -0.0789    33.2069
  data required time                                                                                                33.2069
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2069
  data arrival time                                                                                                -24.9281
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2788

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1783 
  total derate : arrival time                                                                            -0.0315 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2098 

  slack (with derating applied) (MET)                                                                     8.2788 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4886 



  Startpoint: wbs_adr_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[62]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[30] (in)                                                           3.8877                     2.2163 &  24.2163 r
  wbs_adr_i[30] (net)                                    2   0.2275 
  mprj/wbs_adr_i[30] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.2163 r
  mprj/wbs_adr_i[30] (net) 
  mprj/i_BUF[62]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.4918   3.8921   1.0500   0.6014   0.7078 &  24.9241 r
  mprj/i_BUF[62]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1265   1.0500            0.1189 &  25.0430 r
  mprj/buf_i[62] (net)                                   1   0.0047 
  mprj/i_FF[62]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1265   1.0500   0.0000   0.0000 &  25.0430 r
  data arrival time                                                                                                 25.0430

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[62]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4013   0.9500   0.0000   0.4397 &  33.5028 r
  clock reconvergence pessimism                                                                           0.0000    33.5028
  clock uncertainty                                                                                      -0.1000    33.4028
  library setup time                                                                    1.0000           -0.0791    33.3237
  data required time                                                                                                33.3237
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3237
  data arrival time                                                                                                -25.0430
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2807

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1844 
  total derate : arrival time                                                                            -0.0394 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2238 

  slack (with derating applied) (MET)                                                                     8.2807 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5045 



  Startpoint: la_data_in[48]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[176]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[48] (in)                                                          4.0577                     2.3147 &  24.3147 r
  la_data_in[48] (net)                                   2   0.2376 
  mprj/la_data_in[48] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.3147 r
  mprj/la_data_in[48] (net) 
  mprj/i_BUF[176]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.7811   4.0622   1.0500   0.7238   0.8401 &  25.1548 r
  mprj/i_BUF[176]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1418   1.0500            0.1241 &  25.2788 r
  mprj/buf_i[176] (net)                                  2   0.0112 
  mprj/i_FF[176]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0342   0.1418   1.0500   0.0137   0.0145 &  25.2933 r
  data arrival time                                                                                                 25.2933

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[176]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4347   0.9500   0.0000   0.7080 &  33.7711 r
  clock reconvergence pessimism                                                                           0.0000    33.7711
  clock uncertainty                                                                                      -0.1000    33.6711
  library setup time                                                                    1.0000           -0.0827    33.5884
  data required time                                                                                                33.5884
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5884
  data arrival time                                                                                                -25.2933
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2951

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1985 
  total derate : arrival time                                                                            -0.0466 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2451 

  slack (with derating applied) (MET)                                                                     8.2951 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5402 



  Startpoint: io_in[34] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[226]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[34] (in)                                                               5.1433                     2.9130 &  24.9130 r
  io_in[34] (net)                                        2   0.3003 
  mprj/io_in[34] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.9130 r
  mprj/io_in[34] (net) 
  mprj/i_BUF[226]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   5.1538   1.0500   0.0000   0.1489 &  25.0619 r
  mprj/i_BUF[226]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1728   1.0500            0.0878 &  25.1496 r
  mprj/buf_i[226] (net)                                  2   0.0205 
  mprj/i_FF[226]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1728   1.0500   0.0000   0.0004 &  25.1500 r
  data arrival time                                                                                                 25.1500

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[226]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4104   0.9500   0.0000   0.5694 &  33.6326 r
  clock reconvergence pessimism                                                                           0.0000    33.6326
  clock uncertainty                                                                                      -0.1000    33.5326
  library setup time                                                                    1.0000           -0.0845    33.4480
  data required time                                                                                                33.4480
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4480
  data arrival time                                                                                                -25.1500
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2981

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1912 
  total derate : arrival time                                                                            -0.0113 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2025 

  slack (with derating applied) (MET)                                                                     8.2981 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5006 



  Startpoint: la_data_in[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[187]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[59] (in)                                                          4.3805                     2.4974 &  24.4974 r
  la_data_in[59] (net)                                   2   0.2566 
  mprj/la_data_in[59] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.4974 r
  mprj/la_data_in[59] (net) 
  mprj/i_BUF[187]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.1102   4.3857   1.0500   0.4491   0.5647 &  25.0621 r
  mprj/i_BUF[187]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1789   1.0500            0.1401 &  25.2021 r
  mprj/buf_i[187] (net)                                  2   0.0304 
  mprj/i_FF[187]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0562   0.1789   1.0500   0.0224   0.0242 &  25.2264 r
  data arrival time                                                                                                 25.2264

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[187]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4224   0.9500   0.0000   0.6609 &  33.7240 r
  clock reconvergence pessimism                                                                           0.0000    33.7240
  clock uncertainty                                                                                      -0.1000    33.6240
  library setup time                                                                    1.0000           -0.0850    33.5389
  data required time                                                                                                33.5389
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5389
  data arrival time                                                                                                -25.2264
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3126

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1961 
  total derate : arrival time                                                                            -0.0347 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2308 

  slack (with derating applied) (MET)                                                                     8.3126 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5434 



  Startpoint: la_data_in[47]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[175]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[47] (in)                                                          4.0270                     2.2975 &  24.2975 r
  la_data_in[47] (net)                                   2   0.2358 
  mprj/la_data_in[47] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.2975 r
  mprj/la_data_in[47] (net) 
  mprj/i_BUF[175]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.6854   4.0315   1.0500   0.6831   0.7962 &  25.0937 r
  mprj/i_BUF[175]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1572   1.0500            0.1409 &  25.2346 r
  mprj/buf_i[175] (net)                                  2   0.0201 
  mprj/i_FF[175]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0604   0.1572   1.0500   0.0243   0.0258 &  25.2604 r
  data arrival time                                                                                                 25.2604

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[175]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4347   0.9500   0.0000   0.7092 &  33.7723 r
  clock reconvergence pessimism                                                                           0.0000    33.7723
  clock uncertainty                                                                                      -0.1000    33.6723
  library setup time                                                                    1.0000           -0.0839    33.5884
  data required time                                                                                                33.5884
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5884
  data arrival time                                                                                                -25.2604
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3280

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1986 
  total derate : arrival time                                                                            -0.0459 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2444 

  slack (with derating applied) (MET)                                                                     8.3280 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5725 



  Startpoint: io_in[23] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[215]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[23] (in)                                                               4.0151                     2.2999 &  24.2999 r
  io_in[23] (net)                                        2   0.2357 
  mprj/io_in[23] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.2999 r
  mprj/io_in[23] (net) 
  mprj/i_BUF[215]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.3827   4.0182   1.0500   0.5430   0.6402 &  24.9401 r
  mprj/i_BUF[215]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1730   1.0500            0.1566 &  25.0967 r
  mprj/buf_i[215] (net)                                  2   0.0299 
  mprj/i_FF[215]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1730   1.0500   0.0000   0.0006 &  25.0974 r
  data arrival time                                                                                                 25.0974

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[215]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4104   0.9500   0.0000   0.5501 &  33.6132 r
  clock reconvergence pessimism                                                                           0.0000    33.6132
  clock uncertainty                                                                                      -0.1000    33.5132
  library setup time                                                                    1.0000           -0.0845    33.4287
  data required time                                                                                                33.4287
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4287
  data arrival time                                                                                                -25.0974
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3313

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1902 
  total derate : arrival time                                                                            -0.0380 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2282 

  slack (with derating applied) (MET)                                                                     8.3313 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5595 



  Startpoint: wbs_sel_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[230]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[0] (in)                                                            4.0697                     2.3147 &  24.3147 r
  wbs_sel_i[0] (net)                                     2   0.2379 
  mprj/wbs_sel_i[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.3147 r
  mprj/wbs_sel_i[0] (net) 
  mprj/i_BUF[230]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2435   4.0750   1.0500   0.0919   0.1903 &  24.5051 r
  mprj/i_BUF[230]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1430   1.0500            0.1244 &  24.6295 r
  mprj/buf_i[230] (net)                                  2   0.0117 
  mprj/i_FF[230]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0274   0.1430   1.0500   0.0111   0.0118 &  24.6412 r
  data arrival time                                                                                                 24.6412

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[230]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3108   0.9500   0.0000   0.0946 &  33.1577 r
  clock reconvergence pessimism                                                                           0.0000    33.1577
  clock uncertainty                                                                                      -0.1000    33.0577
  library setup time                                                                    1.0000           -0.0814    32.9763
  data required time                                                                                                32.9763
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9763
  data arrival time                                                                                                -24.6412
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3351

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1662 
  total derate : arrival time                                                                            -0.0155 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1818 

  slack (with derating applied) (MET)                                                                     8.3351 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5169 



  Startpoint: io_in[21] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[213]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[21] (in)                                                               3.5603                     2.0548 &  24.0548 r
  io_in[21] (net)                                        2   0.2098 
  mprj/io_in[21] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.0548 r
  mprj/io_in[21] (net) 
  mprj/i_BUF[213]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.9015   3.5611   1.0500   0.7656   0.8417 &  24.8965 r
  mprj/i_BUF[213]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1588   1.0500            0.1708 &  25.0674 r
  mprj/buf_i[213] (net)                                  2   0.0250 
  mprj/i_FF[213]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1588   1.0500   0.0000   0.0005 &  25.0679 r
  data arrival time                                                                                                 25.0679

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[213]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4103   0.9500   0.0000   0.5395 &  33.6026 r
  clock reconvergence pessimism                                                                           0.0000    33.6026
  clock uncertainty                                                                                      -0.1000    33.5026
  library setup time                                                                    1.0000           -0.0837    33.4189
  data required time                                                                                                33.4189
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4189
  data arrival time                                                                                                -25.0679
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3510

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1897 
  total derate : arrival time                                                                            -0.0482 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2379 

  slack (with derating applied) (MET)                                                                     8.3510 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5890 



  Startpoint: io_in[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[195]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[3] (in)                                                                4.8590                     2.7553 &  24.7553 r
  io_in[3] (net)                                         2   0.2838 
  mprj/io_in[3] (user_proj_example)                                            0.0000   1.0500            0.0000 &  24.7553 r
  mprj/io_in[3] (net) 
  mprj/i_BUF[195]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   4.8679   1.0500   0.0000   0.1343 &  24.8896 r
  mprj/i_BUF[195]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1705   1.0500            0.1028 &  24.9924 r
  mprj/buf_i[195] (net)                                  2   0.0214 
  mprj/i_FF[195]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1705   1.0500   0.0000   0.0003 &  24.9928 r
  data arrival time                                                                                                 24.9928

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[195]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3852   0.9500   0.0000   0.4728 &  33.5359 r
  clock reconvergence pessimism                                                                           0.0000    33.5359
  clock uncertainty                                                                                      -0.1000    33.4359
  library setup time                                                                    1.0000           -0.0841    33.3518
  data required time                                                                                                33.3518
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3518
  data arrival time                                                                                                -24.9928
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3590

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1862 
  total derate : arrival time                                                                            -0.0113 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1975 

  slack (with derating applied) (MET)                                                                     8.3590 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5565 



  Startpoint: la_data_in[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[186]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[58] (in)                                                          4.2497                     2.4239 &  24.4239 r
  la_data_in[58] (net)                                   2   0.2489 
  mprj/la_data_in[58] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.4239 r
  mprj/la_data_in[58] (net) 
  mprj/i_BUF[186]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.2299   4.2547   1.0500   0.4992   0.6134 &  25.0373 r
  mprj/i_BUF[186]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1616   1.0500            0.1316 &  25.1689 r
  mprj/buf_i[186] (net)                                  2   0.0210 
  mprj/i_FF[186]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0251   0.1616   1.0500   0.0101   0.0110 &  25.1799 r
  data arrival time                                                                                                 25.1799

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[186]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4211   0.9500   0.0000   0.6638 &  33.7269 r
  clock reconvergence pessimism                                                                           0.0000    33.7269
  clock uncertainty                                                                                      -0.1000    33.6269
  library setup time                                                                    1.0000           -0.0840    33.5429
  data required time                                                                                                33.5429
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5429
  data arrival time                                                                                                -25.1799
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3630

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1962 
  total derate : arrival time                                                                            -0.0360 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2322 

  slack (with derating applied) (MET)                                                                     8.3630 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5952 



  Startpoint: wbs_dat_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[24]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[24] (in)                                                           3.9456                     2.2544 &  24.2544 r
  wbs_dat_i[24] (net)                                    2   0.2313 
  mprj/wbs_dat_i[24] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.2544 r
  mprj/wbs_dat_i[24] (net) 
  mprj/i_BUF[24]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.9731   3.9493   1.0500   0.3960   0.4900 &  24.7444 r
  mprj/i_BUF[24]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1285   1.0500            0.1173 &  24.8617 r
  mprj/buf_i[24] (net)                                   1   0.0053 
  mprj/i_FF[24]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1285   1.0500   0.0000   0.0000 &  24.8618 r
  data arrival time                                                                                                 24.8618

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[24]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3744   0.9500   0.0000   0.3421 &  33.4053 r
  clock reconvergence pessimism                                                                           0.0000    33.4053
  clock uncertainty                                                                                      -0.1000    33.3053
  library setup time                                                                    1.0000           -0.0792    33.2261
  data required time                                                                                                33.2261
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2261
  data arrival time                                                                                                -24.8618
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3643

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1793 
  total derate : arrival time                                                                            -0.0289 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2082 

  slack (with derating applied) (MET)                                                                     8.3643 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5725 



  Startpoint: la_oenb[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[65]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[1] (in)                                                              3.9074                     2.2285 &  24.2285 r
  la_oenb[1] (net)                                       2   0.2287 
  mprj/la_oenb[1] (user_proj_example)                                          0.0000   1.0500            0.0000 &  24.2285 r
  mprj/la_oenb[1] (net) 
  mprj/i_BUF[65]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.3561   3.9117   1.0500   0.5470   0.6502 &  24.8788 r
  mprj/i_BUF[65]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1308   1.0500            0.1221 &  25.0009 r
  mprj/buf_i[65] (net)                                   1   0.0067 
  mprj/i_FF[65]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1308   1.0500   0.0000   0.0001 &  25.0009 r
  data arrival time                                                                                                 25.0009

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[65]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4095   0.9500   0.0000   0.4979 &  33.5611 r
  clock reconvergence pessimism                                                                           0.0000    33.5611
  clock uncertainty                                                                                      -0.1000    33.4611
  library setup time                                                                    1.0000           -0.0801    33.3810
  data required time                                                                                                33.3810
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3810
  data arrival time                                                                                                -25.0009
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3800

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1875 
  total derate : arrival time                                                                            -0.0368 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2243 

  slack (with derating applied) (MET)                                                                     8.3800 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6043 



  Startpoint: la_data_in[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[190]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[62] (in)                                                          4.1487                     2.3658 &  24.3658 r
  la_data_in[62] (net)                                   2   0.2429 
  mprj/la_data_in[62] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.3658 r
  mprj/la_data_in[62] (net) 
  mprj/i_BUF[190]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.9868   4.1536   1.0500   0.4023   0.5104 &  24.8762 r
  mprj/i_BUF[190]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2054   1.0500            0.1790 &  25.0552 r
  mprj/buf_i[190] (net)                                  2   0.0486 
  mprj/i_FF[190]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0345   0.2054   1.0500   0.0139   0.0160 &  25.0712 r
  data arrival time                                                                                                 25.0712

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[190]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4265   0.9500   0.0000   0.5958 &  33.6590 r
  clock reconvergence pessimism                                                                           0.0000    33.6590
  clock uncertainty                                                                                      -0.1000    33.5590
  library setup time                                                                    1.0000           -0.0867    33.4723
  data required time                                                                                                33.4723
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4723
  data arrival time                                                                                                -25.0712
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4011

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1926 
  total derate : arrival time                                                                            -0.0336 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2262 

  slack (with derating applied) (MET)                                                                     8.4011 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6274 



  Startpoint: la_oenb[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[126]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[62] (in)                                                             4.2304                     2.4101 &  24.4101 r
  la_oenb[62] (net)                                      2   0.2476 
  mprj/la_oenb[62] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.4101 r
  mprj/la_oenb[62] (net) 
  mprj/i_BUF[126]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.7134   4.2355   1.0500   0.2899   0.3955 &  24.8056 r
  mprj/i_BUF[126]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2366   1.0500            0.1982 &  25.0038 r
  mprj/buf_i[126] (net)                                  2   0.0644 
  mprj/i_FF[126]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0874   0.2368   1.0500   0.0352   0.0408 &  25.0446 r
  data arrival time                                                                                                 25.0446

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[126]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4245   0.9500   0.0000   0.5761 &  33.6392 r
  clock reconvergence pessimism                                                                           0.0000    33.6392
  clock uncertainty                                                                                      -0.1000    33.5392
  library setup time                                                                    1.0000           -0.0885    33.4507
  data required time                                                                                                33.4507
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4507
  data arrival time                                                                                                -25.0446
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4061

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1916 
  total derate : arrival time                                                                            -0.0302 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2218 

  slack (with derating applied) (MET)                                                                     8.4061 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6279 



  Startpoint: io_in[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[196]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[4] (in)                                                                4.7702                     2.7072 &  24.7072 r
  io_in[4] (net)                                         2   0.2788 
  mprj/io_in[4] (user_proj_example)                                            0.0000   1.0500            0.0000 &  24.7072 r
  mprj/io_in[4] (net) 
  mprj/i_BUF[196]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   4.7785   1.0500   0.0000   0.1265 &  24.8337 r
  mprj/i_BUF[196]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1696   1.0500            0.1074 &  24.9411 r
  mprj/buf_i[196] (net)                                  2   0.0215 
  mprj/i_FF[196]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1696   1.0500   0.0000   0.0003 &  24.9415 r
  data arrival time                                                                                                 24.9415

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[196]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3863   0.9500   0.0000   0.4717 &  33.5348 r
  clock reconvergence pessimism                                                                           0.0000    33.5348
  clock uncertainty                                                                                      -0.1000    33.4348
  library setup time                                                                    1.0000           -0.0840    33.3508
  data required time                                                                                                33.3508
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3508
  data arrival time                                                                                                -24.9415
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4093

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1861 
  total derate : arrival time                                                                            -0.0112 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1973 

  slack (with derating applied) (MET)                                                                     8.4093 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6066 



  Startpoint: la_oenb[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[125]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[61] (in)                                                             4.2078                     2.3944 &  24.3944 r
  la_oenb[61] (net)                                      2   0.2461 
  mprj/la_oenb[61] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.3944 r
  mprj/la_oenb[61] (net) 
  mprj/i_BUF[125]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.0211   4.2132   1.0500   0.4144   0.5289 &  24.9233 r
  mprj/i_BUF[125]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1872   1.0500            0.1584 &  25.0817 r
  mprj/buf_i[125] (net)                                  2   0.0370 
  mprj/i_FF[125]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0165   0.1873   1.0500   0.0064   0.0077 &  25.0894 r
  data arrival time                                                                                                 25.0894

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[125]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4270   0.9500   0.0000   0.6388 &  33.7019 r
  clock reconvergence pessimism                                                                           0.0000    33.7019
  clock uncertainty                                                                                      -0.1000    33.6019
  library setup time                                                                    1.0000           -0.0856    33.5163
  data required time                                                                                                33.5163
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5163
  data arrival time                                                                                                -25.0894
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4269

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1949 
  total derate : arrival time                                                                            -0.0331 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2280 

  slack (with derating applied) (MET)                                                                     8.4269 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6549 



  Startpoint: wbs_dat_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[25]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[25] (in)                                                           3.8081                     2.1730 &  24.1730 r
  wbs_dat_i[25] (net)                                    2   0.2230 
  mprj/wbs_dat_i[25] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.1730 r
  mprj/wbs_dat_i[25] (net) 
  mprj/i_BUF[25]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.0915   3.8118   1.0500   0.4408   0.5352 &  24.7083 r
  mprj/i_BUF[25]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1252   1.0500            0.1227 &  24.8310 r
  mprj/buf_i[25] (net)                                   1   0.0046 
  mprj/i_FF[25]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1252   1.0500   0.0000   0.0000 &  24.8310 r
  data arrival time                                                                                                 24.8310

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[25]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3860   0.9500   0.0000   0.3767 &  33.4398 r
  clock reconvergence pessimism                                                                           0.0000    33.4398
  clock uncertainty                                                                                      -0.1000    33.3398
  library setup time                                                                    1.0000           -0.0786    33.2612
  data required time                                                                                                33.2612
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2612
  data arrival time                                                                                                -24.8310
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4302

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1811 
  total derate : arrival time                                                                            -0.0313 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2124 

  slack (with derating applied) (MET)                                                                     8.4302 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6426 



  Startpoint: wbs_adr_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[56]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[24] (in)                                                           3.7703                     2.1542 &  24.1542 r
  wbs_adr_i[24] (net)                                    2   0.2209 
  mprj/wbs_adr_i[24] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.1542 r
  mprj/wbs_adr_i[24] (net) 
  mprj/i_BUF[56]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.7940   3.7738   1.0500   0.3225   0.4085 &  24.5627 r
  mprj/i_BUF[56]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1230   1.0500            0.1229 &  24.6855 r
  mprj/buf_i[56] (net)                                   1   0.0038 
  mprj/i_FF[56]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1230   1.0500   0.0000   0.0000 &  24.6856 r
  data arrival time                                                                                                 24.6856

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[56]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3635   0.9500   0.0000   0.2432 &  33.3063 r
  clock reconvergence pessimism                                                                           0.0000    33.3063
  clock uncertainty                                                                                      -0.1000    33.2063
  library setup time                                                                    1.0000           -0.0779    33.1284
  data required time                                                                                                33.1284
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1284
  data arrival time                                                                                                -24.6856
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4428

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1741 
  total derate : arrival time                                                                            -0.0253 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1994 

  slack (with derating applied) (MET)                                                                     8.4428 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6422 



  Startpoint: la_data_in[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[167]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[39] (in)                                                          3.7905                     2.1624 &  24.1624 r
  la_data_in[39] (net)                                   2   0.2219 
  mprj/la_data_in[39] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.1624 r
  mprj/la_data_in[39] (net) 
  mprj/i_BUF[167]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.7742   3.7944   1.0500   0.7044   0.8113 &  24.9738 r
  mprj/i_BUF[167]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1292   1.0500            0.1279 &  25.1017 r
  mprj/buf_i[167] (net)                                  1   0.0067 
  mprj/i_FF[167]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1292   1.0500   0.0000   0.0001 &  25.1017 r
  data arrival time                                                                                                 25.1017

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[167]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4211   0.9500   0.0000   0.6638 &  33.7269 r
  clock reconvergence pessimism                                                                           0.0000    33.7269
  clock uncertainty                                                                                      -0.1000    33.6269
  library setup time                                                                    1.0000           -0.0799    33.5471
  data required time                                                                                                33.5471
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5471
  data arrival time                                                                                                -25.1017
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4453

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1962 
  total derate : arrival time                                                                            -0.0447 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2409 

  slack (with derating applied) (MET)                                                                     8.4453 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6862 



  Startpoint: wbs_adr_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[43]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[11] (in)                                                           3.8338                     2.1830 &  24.1830 r
  wbs_adr_i[11] (net)                                    2   0.2242 
  mprj/wbs_adr_i[11] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.1830 r
  mprj/wbs_adr_i[11] (net) 
  mprj/i_BUF[43]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.6067   3.8385   1.0500   0.2437   0.3379 &  24.5209 r
  mprj/i_BUF[43]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1222   1.0500            0.1179 &  24.6388 r
  mprj/buf_i[43] (net)                                   1   0.0029 
  mprj/i_FF[43]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1222   1.0500   0.0000   0.0000 &  24.6388 r
  data arrival time                                                                                                 24.6388

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[43]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3534   0.9500   0.0000   0.2081 &  33.2712 r
  clock reconvergence pessimism                                                                           0.0000    33.2712
  clock uncertainty                                                                                      -0.1000    33.1712
  library setup time                                                                    1.0000           -0.0776    33.0936
  data required time                                                                                                33.0936
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0936
  data arrival time                                                                                                -24.6388
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4548

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1722 
  total derate : arrival time                                                                            -0.0217 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1939 

  slack (with derating applied) (MET)                                                                     8.4548 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6487 



  Startpoint: la_data_in[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[181]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[53] (in)                                                          4.2337                     2.4144 &  24.4144 r
  la_data_in[53] (net)                                   2   0.2480 
  mprj/la_data_in[53] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.4144 r
  mprj/la_data_in[53] (net) 
  mprj/i_BUF[181]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.2465   4.2386   1.0500   0.5033   0.6155 &  25.0299 r
  mprj/i_BUF[181]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1321   1.0500            0.1027 &  25.1326 r
  mprj/buf_i[181] (net)                                  1   0.0052 
  mprj/i_FF[181]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1321   1.0500   0.0000   0.0000 &  25.1326 r
  data arrival time                                                                                                 25.1326

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[181]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4347   0.9500   0.0000   0.7084 &  33.7715 r
  clock reconvergence pessimism                                                                           0.0000    33.7715
  clock uncertainty                                                                                      -0.1000    33.6715
  library setup time                                                                    1.0000           -0.0806    33.5909
  data required time                                                                                                33.5909
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5909
  data arrival time                                                                                                -25.1326
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4582

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1986 
  total derate : arrival time                                                                            -0.0342 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2328 

  slack (with derating applied) (MET)                                                                     8.4582 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6910 



  Startpoint: io_in[29] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[221]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[29] (in)                                                               4.2577                     2.4249 &  24.4249 r
  io_in[29] (net)                                        2   0.2492 
  mprj/io_in[29] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.4249 r
  mprj/io_in[29] (net) 
  mprj/i_BUF[221]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.7794   4.2629   1.0500   0.3161   0.4221 &  24.8470 r
  mprj/i_BUF[221]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1617   1.0500            0.1312 &  24.9782 r
  mprj/buf_i[221] (net)                                  2   0.0209 
  mprj/i_FF[221]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1617   1.0500   0.0000   0.0003 &  24.9785 r
  data arrival time                                                                                                 24.9785

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[221]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4104   0.9500   0.0000   0.5634 &  33.6265 r
  clock reconvergence pessimism                                                                           0.0000    33.6265
  clock uncertainty                                                                                      -0.1000    33.5265
  library setup time                                                                    1.0000           -0.0839    33.4426
  data required time                                                                                                33.4426
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4426
  data arrival time                                                                                                -24.9785
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4641

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1909 
  total derate : arrival time                                                                            -0.0264 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2173 

  slack (with derating applied) (MET)                                                                     8.4641 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6814 



  Startpoint: la_data_in[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[173]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[45] (in)                                                          3.9572                     2.2553 &  24.2553 r
  la_data_in[45] (net)                                   2   0.2316 
  mprj/la_data_in[45] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.2553 r
  mprj/la_data_in[45] (net) 
  mprj/i_BUF[173]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.5280   3.9618   1.0500   0.6162   0.7255 &  24.9807 r
  mprj/i_BUF[173]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1507   1.0500            0.1391 &  25.1198 r
  mprj/buf_i[173] (net)                                  2   0.0167 
  mprj/i_FF[173]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0060   0.1507   1.0500   0.0023   0.0027 &  25.1225 r
  data arrival time                                                                                                 25.1225

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[173]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4347   0.9500   0.0000   0.7075 &  33.7706 r
  clock reconvergence pessimism                                                                           0.0000    33.7706
  clock uncertainty                                                                                      -0.1000    33.6706
  library setup time                                                                    1.0000           -0.0835    33.5871
  data required time                                                                                                33.5871
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5871
  data arrival time                                                                                                -25.1225
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4647

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1985 
  total derate : arrival time                                                                            -0.0413 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2398 

  slack (with derating applied) (MET)                                                                     8.4647 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7045 



  Startpoint: wbs_adr_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[59]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[27] (in)                                                           3.7320                     2.1291 &  24.1291 r
  wbs_adr_i[27] (net)                                    2   0.2185 
  mprj/wbs_adr_i[27] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.1291 r
  mprj/wbs_adr_i[27] (net) 
  mprj/i_BUF[59]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.2338   3.7358   1.0500   0.4919   0.5871 &  24.7163 r
  mprj/i_BUF[59]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1310   1.0500            0.1334 &  24.8497 r
  mprj/buf_i[59] (net)                                   1   0.0080 
  mprj/i_FF[59]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1310   1.0500   0.0000   0.0001 &  24.8498 r
  data arrival time                                                                                                 24.8498

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[59]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4041   0.9500   0.0000   0.4520 &  33.5151 r
  clock reconvergence pessimism                                                                           0.0000    33.5151
  clock uncertainty                                                                                      -0.1000    33.4151
  library setup time                                                                    1.0000           -0.0800    33.3351
  data required time                                                                                                33.3351
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3351
  data arrival time                                                                                                -24.8498
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4853

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1851 
  total derate : arrival time                                                                            -0.0343 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2194 

  slack (with derating applied) (MET)                                                                     8.4853 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7047 



  Startpoint: la_data_in[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[174]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[46] (in)                                                          4.0578                     2.3148 &  24.3148 r
  la_data_in[46] (net)                                   2   0.2376 
  mprj/la_data_in[46] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.3148 r
  mprj/la_data_in[46] (net) 
  mprj/i_BUF[174]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.3516   4.0622   1.0500   0.5495   0.6561 &  24.9709 r
  mprj/i_BUF[174]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1453   1.0500            0.1276 &  25.0985 r
  mprj/buf_i[174] (net)                                  2   0.0129 
  mprj/i_FF[174]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1453   1.0500   0.0000   0.0002 &  25.0987 r
  data arrival time                                                                                                 25.0987

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[174]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4347   0.9500   0.0000   0.7073 &  33.7704 r
  clock reconvergence pessimism                                                                           0.0000    33.7704
  clock uncertainty                                                                                      -0.1000    33.6704
  library setup time                                                                    1.0000           -0.0832    33.5873
  data required time                                                                                                33.5873
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5873
  data arrival time                                                                                                -25.0987
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4886

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1985 
  total derate : arrival time                                                                            -0.0373 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2358 

  slack (with derating applied) (MET)                                                                     8.4886 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7244 



  Startpoint: la_oenb[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[123]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[59] (in)                                                             4.0419                     2.3033 &  24.3033 r
  la_oenb[59] (net)                                      2   0.2366 
  mprj/la_oenb[59] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.3033 r
  mprj/la_oenb[59] (net) 
  mprj/i_BUF[123]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.1353   4.0467   1.0500   0.4613   0.5694 &  24.8727 r
  mprj/i_BUF[123]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1674   1.0500            0.1496 &  25.0223 r
  mprj/buf_i[123] (net)                                  2   0.0263 
  mprj/i_FF[123]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0467   0.1674   1.0500   0.0187   0.0202 &  25.0425 r
  data arrival time                                                                                                 25.0425

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[123]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4256   0.9500   0.0000   0.6658 &  33.7289 r
  clock reconvergence pessimism                                                                           0.0000    33.7289
  clock uncertainty                                                                                      -0.1000    33.6289
  library setup time                                                                    1.0000           -0.0844    33.5445
  data required time                                                                                                33.5445
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5445
  data arrival time                                                                                                -25.0425
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5020

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1963 
  total derate : arrival time                                                                            -0.0352 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2315 

  slack (with derating applied) (MET)                                                                     8.5020 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7336 



  Startpoint: io_in[14] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[206]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[14] (in)                                                               3.6860                     2.1166 &  24.1166 r
  io_in[14] (net)                                        2   0.2166 
  mprj/io_in[14] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.1166 r
  mprj/io_in[14] (net) 
  mprj/i_BUF[206]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.2803   3.6881   1.0500   0.4922   0.5747 &  24.6912 r
  mprj/i_BUF[206]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1615   1.0500            0.1657 &  24.8569 r
  mprj/buf_i[206] (net)                                  2   0.0256 
  mprj/i_FF[206]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1615   1.0500   0.0000   0.0005 &  24.8574 r
  data arrival time                                                                                                 24.8574

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[206]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3979   0.9500   0.0000   0.4876 &  33.5507 r
  clock reconvergence pessimism                                                                           0.0000    33.5507
  clock uncertainty                                                                                      -0.1000    33.4507
  library setup time                                                                    1.0000           -0.0837    33.3670
  data required time                                                                                                33.3670
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3670
  data arrival time                                                                                                -24.8574
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5096

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1869 
  total derate : arrival time                                                                            -0.0353 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2222 

  slack (with derating applied) (MET)                                                                     8.5096 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7318 



  Startpoint: la_oenb[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[103]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[39] (in)                                                             4.0365                     2.3067 &  24.3067 r
  la_oenb[39] (net)                                      2   0.2366 
  mprj/la_oenb[39] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.3067 r
  mprj/la_oenb[39] (net) 
  mprj/i_BUF[103]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.2245   4.0405   1.0500   0.4865   0.5875 &  24.8942 r
  mprj/i_BUF[103]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1429   1.0500            0.1266 &  25.0208 r
  mprj/buf_i[103] (net)                                  2   0.0119 
  mprj/i_FF[103]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0077   0.1429   1.0500   0.0031   0.0034 &  25.0242 r
  data arrival time                                                                                                 25.0242

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[103]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4208   0.9500   0.0000   0.6646 &  33.7277 r
  clock reconvergence pessimism                                                                           0.0000    33.7277
  clock uncertainty                                                                                      -0.1000    33.6277
  library setup time                                                                    1.0000           -0.0827    33.5450
  data required time                                                                                                33.5450
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5450
  data arrival time                                                                                                -25.0242
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5208

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1963 
  total derate : arrival time                                                                            -0.0342 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2304 

  slack (with derating applied) (MET)                                                                     8.5208 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7512 



  Startpoint: wbs_sel_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[231]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[1] (in)                                                            3.8734                     2.2052 &  24.2052 r
  wbs_sel_i[1] (net)                                     2   0.2265 
  mprj/wbs_sel_i[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.2052 r
  mprj/wbs_sel_i[1] (net) 
  mprj/i_BUF[231]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.8779   1.0500   0.0000   0.0854 &  24.2907 r
  mprj/i_BUF[231]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1413   1.0500            0.1351 &  24.4257 r
  mprj/buf_i[231] (net)                                  2   0.0122 
  mprj/i_FF[231]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0204   0.1413   1.0500   0.0082   0.0087 &  24.4344 r
  data arrival time                                                                                                 24.4344

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[231]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3109   0.9500   0.0000   0.0918 &  33.1549 r
  clock reconvergence pessimism                                                                           0.0000    33.1549
  clock uncertainty                                                                                      -0.1000    33.0549
  library setup time                                                                    1.0000           -0.0810    32.9739
  data required time                                                                                                32.9739
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.9739
  data arrival time                                                                                                -24.4344
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5394

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1661 
  total derate : arrival time                                                                            -0.0109 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1770 

  slack (with derating applied) (MET)                                                                     8.5394 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7164 



  Startpoint: la_oenb[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[67]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[3] (in)                                                              3.6729                     2.1037 &  24.1037 r
  la_oenb[3] (net)                                       2   0.2155 
  mprj/la_oenb[3] (user_proj_example)                                          0.0000   1.0500            0.0000 &  24.1037 r
  mprj/la_oenb[3] (net) 
  mprj/i_BUF[67]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.2658   3.6755   1.0500   0.5133   0.6006 &  24.7042 r
  mprj/i_BUF[67]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1228   1.0500            0.1288 &  24.8331 r
  mprj/buf_i[67] (net)                                   1   0.0043 
  mprj/i_FF[67]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1228   1.0500   0.0000   0.0000 &  24.8331 r
  data arrival time                                                                                                 24.8331

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[67]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4098   0.9500   0.0000   0.4975 &  33.5606 r
  clock reconvergence pessimism                                                                           0.0000    33.5606
  clock uncertainty                                                                                      -0.1000    33.4606
  library setup time                                                                    1.0000           -0.0784    33.3822
  data required time                                                                                                33.3822
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3822
  data arrival time                                                                                                -24.8331
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5491

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1875 
  total derate : arrival time                                                                            -0.0347 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2222 

  slack (with derating applied) (MET)                                                                     8.5491 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7713 



  Startpoint: la_data_in[44]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[172]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[44] (in)                                                          3.7938                     2.1654 &  24.1654 r
  la_data_in[44] (net)                                   2   0.2222 
  mprj/la_data_in[44] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.1654 r
  mprj/la_data_in[44] (net) 
  mprj/i_BUF[172]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.5106   3.7976   1.0500   0.6103   0.7120 &  24.8774 r
  mprj/i_BUF[172]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1388   1.0500            0.1375 &  25.0149 r
  mprj/buf_i[172] (net)                                  2   0.0114 
  mprj/i_FF[172]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0094   0.1388   1.0500   0.0036   0.0039 &  25.0187 r
  data arrival time                                                                                                 25.0187

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[172]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4134   0.9500   0.0000   0.7007 &  33.7638 r
  clock reconvergence pessimism                                                                           0.0000    33.7638
  clock uncertainty                                                                                      -0.1000    33.6638
  library setup time                                                                    1.0000           -0.0818    33.5820
  data required time                                                                                                33.5820
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5820
  data arrival time                                                                                                -25.0187
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5633

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1982 
  total derate : arrival time                                                                            -0.0406 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2388 

  slack (with derating applied) (MET)                                                                     8.5633 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8021 



  Startpoint: la_oenb[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[74]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[10] (in)                                                             3.5385                     2.0264 &  24.0264 r
  la_oenb[10] (net)                                      2   0.2075 
  mprj/la_oenb[10] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.0264 r
  mprj/la_oenb[10] (net) 
  mprj/i_BUF[74]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.5105   3.5408   1.0500   0.6121   0.6991 &  24.7255 r
  mprj/i_BUF[74]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1190   1.0500            0.1336 &  24.8591 r
  mprj/buf_i[74] (net)                                   1   0.0034 
  mprj/i_FF[74]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1190   1.0500   0.0000   0.0000 &  24.8591 r
  data arrival time                                                                                                 24.8591

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[74]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4212   0.9500   0.0000   0.5528 &  33.6160 r
  clock reconvergence pessimism                                                                           0.0000    33.6160
  clock uncertainty                                                                                      -0.1000    33.5160
  library setup time                                                                    1.0000           -0.0778    33.4382
  data required time                                                                                                33.4382
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4382
  data arrival time                                                                                                -24.8591
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5791

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1904 
  total derate : arrival time                                                                            -0.0397 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2300 

  slack (with derating applied) (MET)                                                                     8.5791 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8091 



  Startpoint: wbs_dat_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[5]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[5] (in)                                                            3.8690                     2.2016 &  24.2016 r
  wbs_dat_i[5] (net)                                     2   0.2262 
  mprj/wbs_dat_i[5] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.2016 r
  mprj/wbs_dat_i[5] (net) 
  mprj/i_BUF[5]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.2310   3.8737   1.0500   0.0897   0.1791 &  24.3807 r
  mprj/i_BUF[5]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1283   1.0500            0.1220 &  24.5027 r
  mprj/buf_i[5] (net)                                    1   0.0058 
  mprj/i_FF[5]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0135   0.1283   1.0500   0.0053   0.0056 &  24.5083 r
  data arrival time                                                                                                 24.5083

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[5]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.3533   0.9500   0.0000   0.2092 &  33.2724 r
  clock reconvergence pessimism                                                                           0.0000    33.2724
  clock uncertainty                                                                                      -0.1000    33.1724
  library setup time                                                                    1.0000           -0.0789    33.0935
  data required time                                                                                                33.0935
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.0935
  data arrival time                                                                                                -24.5083
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5852

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1723 
  total derate : arrival time                                                                            -0.0146 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1869 

  slack (with derating applied) (MET)                                                                     8.5852 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7721 



  Startpoint: la_oenb[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[70]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[6] (in)                                                              3.6020                     2.0659 &  24.0659 r
  la_oenb[6] (net)                                       2   0.2115 
  mprj/la_oenb[6] (user_proj_example)                                          0.0000   1.0500            0.0000 &  24.0659 r
  mprj/la_oenb[6] (net) 
  mprj/i_BUF[70]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.2558   3.6041   1.0500   0.5131   0.5952 &  24.6611 r
  mprj/i_BUF[70]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1217   1.0500            0.1323 &  24.7934 r
  mprj/buf_i[70] (net)                                   1   0.0043 
  mprj/i_FF[70]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1217   1.0500   0.0000   0.0001 &  24.7934 r
  data arrival time                                                                                                 24.7934

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[70]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4085   0.9500   0.0000   0.4994 &  33.5625 r
  clock reconvergence pessimism                                                                           0.0000    33.5625
  clock uncertainty                                                                                      -0.1000    33.4625
  library setup time                                                                    1.0000           -0.0782    33.3844
  data required time                                                                                                33.3844
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3844
  data arrival time                                                                                                -24.7934
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5909

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1876 
  total derate : arrival time                                                                            -0.0346 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2222 

  slack (with derating applied) (MET)                                                                     8.5909 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8131 



  Startpoint: la_data_in[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[170]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[42] (in)                                                          3.7416                     2.1358 &  24.1358 r
  la_data_in[42] (net)                                   2   0.2191 
  mprj/la_data_in[42] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.1358 r
  mprj/la_data_in[42] (net) 
  mprj/i_BUF[170]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.4402   3.7453   1.0500   0.5807   0.6790 &  24.8149 r
  mprj/i_BUF[170]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1384   1.0500            0.1403 &  24.9552 r
  mprj/buf_i[170] (net)                                  2   0.0116 
  mprj/i_FF[170]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0125   0.1384   1.0500   0.0048   0.0052 &  24.9604 r
  data arrival time                                                                                                 24.9604

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[170]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4225   0.9500   0.0000   0.6774 &  33.7405 r
  clock reconvergence pessimism                                                                           0.0000    33.7405
  clock uncertainty                                                                                      -0.1000    33.6405
  library setup time                                                                    1.0000           -0.0818    33.5587
  data required time                                                                                                33.5587
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5587
  data arrival time                                                                                                -24.9604
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5983

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1969 
  total derate : arrival time                                                                            -0.0393 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2362 

  slack (with derating applied) (MET)                                                                     8.5983 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8345 



  Startpoint: io_in[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[198]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[6] (in)                                                                4.3303                     2.4687 &  24.4687 r
  io_in[6] (net)                                         2   0.2536 
  mprj/io_in[6] (user_proj_example)                                            0.0000   1.0500            0.0000 &  24.4687 r
  mprj/io_in[6] (net) 
  mprj/i_BUF[198]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.1360   4.3355   1.0500   0.0513   0.1504 &  24.6191 r
  mprj/i_BUF[198]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1656   1.0500            0.1305 &  24.7496 r
  mprj/buf_i[198] (net)                                  2   0.0227 
  mprj/i_FF[198]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1656   1.0500   0.0000   0.0004 &  24.7500 r
  data arrival time                                                                                                 24.7500

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[198]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3874   0.9500   0.0000   0.4707 &  33.5338 r
  clock reconvergence pessimism                                                                           0.0000    33.5338
  clock uncertainty                                                                                      -0.1000    33.4338
  library setup time                                                                    1.0000           -0.0838    33.3500
  data required time                                                                                                33.3500
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3500
  data arrival time                                                                                                -24.7500
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6000

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1860 
  total derate : arrival time                                                                            -0.0134 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1994 

  slack (with derating applied) (MET)                                                                     8.6000 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7994 



  Startpoint: wbs_adr_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[58]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[26] (in)                                                           3.6931                     2.1079 &  24.1079 r
  wbs_adr_i[26] (net)                                    2   0.2162 
  mprj/wbs_adr_i[26] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.1079 r
  mprj/wbs_adr_i[26] (net) 
  mprj/i_BUF[58]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.8842   3.6967   1.0500   0.3605   0.4479 &  24.5558 r
  mprj/i_BUF[58]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1236   1.0500            0.1283 &  24.6841 r
  mprj/buf_i[58] (net)                                   1   0.0046 
  mprj/i_FF[58]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1236   1.0500   0.0000   0.0000 &  24.6841 r
  data arrival time                                                                                                 24.6841

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[58]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3916   0.9500   0.0000   0.4002 &  33.4634 r
  clock reconvergence pessimism                                                                           0.0000    33.4634
  clock uncertainty                                                                                      -0.1000    33.3634
  library setup time                                                                    1.0000           -0.0784    33.2850
  data required time                                                                                                33.2850
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2850
  data arrival time                                                                                                -24.6841
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6009

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1823 
  total derate : arrival time                                                                            -0.0274 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2098 

  slack (with derating applied) (MET)                                                                     8.6009 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8106 



  Startpoint: wbs_dat_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[27]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[27] (in)                                                           3.6897                     2.1037 &  24.1037 r
  wbs_dat_i[27] (net)                                    2   0.2159 
  mprj/wbs_dat_i[27] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.1037 r
  mprj/wbs_dat_i[27] (net) 
  mprj/i_BUF[27]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.9570   3.6935   1.0500   0.3883   0.4787 &  24.5824 r
  mprj/i_BUF[27]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1402   1.0500            0.1454 &  24.7278 r
  mprj/buf_i[27] (net)                                   2   0.0128 
  mprj/i_FF[27]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1402   1.0500   0.0000   0.0001 &  24.7279 r
  data arrival time                                                                                                 24.7279

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[27]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4059   0.9500   0.0000   0.4600 &  33.5231 r
  clock reconvergence pessimism                                                                           0.0000    33.5231
  clock uncertainty                                                                                      -0.1000    33.4231
  library setup time                                                                    1.0000           -0.0820    33.3411
  data required time                                                                                                33.3411
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3411
  data arrival time                                                                                                -24.7279
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6132

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1855 
  total derate : arrival time                                                                            -0.0297 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2152 

  slack (with derating applied) (MET)                                                                     8.6132 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8284 



  Startpoint: la_oenb[54]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[118]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[54] (in)                                                             4.2739                     2.4429 &  24.4429 r
  la_oenb[54] (net)                                      2   0.2507 
  mprj/la_oenb[54] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.4429 r
  mprj/la_oenb[54] (net) 
  mprj/i_BUF[118]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6251   4.2782   1.0500   0.2530   0.3498 &  24.7928 r
  mprj/i_BUF[118]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1599   1.0500            0.1286 &  24.9213 r
  mprj/buf_i[118] (net)                                  2   0.0197 
  mprj/i_FF[118]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0395   0.1599   1.0500   0.0158   0.0168 &  24.9382 r
  data arrival time                                                                                                 24.9382

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[118]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4197   0.9500   0.0000   0.6895 &  33.7527 r
  clock reconvergence pessimism                                                                           0.0000    33.7527
  clock uncertainty                                                                                      -0.1000    33.6527
  library setup time                                                                    1.0000           -0.0839    33.5688
  data required time                                                                                                33.5688
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5688
  data arrival time                                                                                                -24.9382
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6306

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1976 
  total derate : arrival time                                                                            -0.0236 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2211 

  slack (with derating applied) (MET)                                                                     8.6306 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8518 



  Startpoint: wbs_adr_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[57]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[25] (in)                                                           3.6088                     2.0599 &  24.0599 r
  wbs_adr_i[25] (net)                                    2   0.2113 
  mprj/wbs_adr_i[25] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.0599 r
  mprj/wbs_adr_i[25] (net) 
  mprj/i_BUF[57]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.8035   3.6123   1.0500   0.3269   0.4103 &  24.4702 r
  mprj/i_BUF[57]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1236   1.0500            0.1336 &  24.6038 r
  mprj/buf_i[57] (net)                                   1   0.0052 
  mprj/i_FF[57]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1236   1.0500   0.0000   0.0001 &  24.6039 r
  data arrival time                                                                                                 24.6039

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[57]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3856   0.9500   0.0000   0.3750 &  33.4381 r
  clock reconvergence pessimism                                                                           0.0000    33.4381
  clock uncertainty                                                                                      -0.1000    33.3381
  library setup time                                                                    1.0000           -0.0783    33.2598
  data required time                                                                                                33.2598
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2598
  data arrival time                                                                                                -24.6039
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6559

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1810 
  total derate : arrival time                                                                            -0.0259 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2069 

  slack (with derating applied) (MET)                                                                     8.6559 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8628 



  Startpoint: la_oenb[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[119]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[55] (in)                                                             3.9984                     2.2813 &  24.2813 r
  la_oenb[55] (net)                                      2   0.2342 
  mprj/la_oenb[55] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.2813 r
  mprj/la_oenb[55] (net) 
  mprj/i_BUF[119]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.8674   4.0026   1.0500   0.3533   0.4522 &  24.7335 r
  mprj/i_BUF[119]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1590   1.0500            0.1444 &  24.8779 r
  mprj/buf_i[119] (net)                                  2   0.0215 
  mprj/i_FF[119]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0184   0.1590   1.0500   0.0073   0.0080 &  24.8859 r
  data arrival time                                                                                                 24.8859

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[119]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4226   0.9500   0.0000   0.6770 &  33.7401 r
  clock reconvergence pessimism                                                                           0.0000    33.7401
  clock uncertainty                                                                                      -0.1000    33.6401
  library setup time                                                                    1.0000           -0.0838    33.5562
  data required time                                                                                                33.5562
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5562
  data arrival time                                                                                                -24.8859
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6703

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1969 
  total derate : arrival time                                                                            -0.0288 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2257 

  slack (with derating applied) (MET)                                                                     8.6703 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8960 



  Startpoint: la_data_in[56]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[184]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[56] (in)                                                          3.9766                     2.2693 &  24.2693 r
  la_data_in[56] (net)                                   2   0.2329 
  mprj/la_data_in[56] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.2693 r
  mprj/la_data_in[56] (net) 
  mprj/i_BUF[184]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.8534   3.9808   1.0500   0.3373   0.4349 &  24.7042 r
  mprj/i_BUF[184]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1594   1.0500            0.1461 &  24.8503 r
  mprj/buf_i[184] (net)                                  2   0.0219 
  mprj/i_FF[184]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0437   0.1594   1.0500   0.0173   0.0185 &  24.8687 r
  data arrival time                                                                                                 24.8687

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[184]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4231   0.9500   0.0000   0.6753 &  33.7385 r
  clock reconvergence pessimism                                                                           0.0000    33.7385
  clock uncertainty                                                                                      -0.1000    33.6385
  library setup time                                                                    1.0000           -0.0839    33.5546
  data required time                                                                                                33.5546
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5546
  data arrival time                                                                                                -24.8687
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6858

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1968 
  total derate : arrival time                                                                            -0.0285 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2254 

  slack (with derating applied) (MET)                                                                     8.6858 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9112 



  Startpoint: la_oenb[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[69]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[5] (in)                                                              3.7602                     2.1506 &  24.1506 r
  la_oenb[5] (net)                                       2   0.2205 
  mprj/la_oenb[5] (user_proj_example)                                          0.0000   1.0500            0.0000 &  24.1506 r
  mprj/la_oenb[5] (net) 
  mprj/i_BUF[69]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.8103   3.7635   1.0500   0.3299   0.4144 &  24.5651 r
  mprj/i_BUF[69]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1271   1.0500            0.1277 &  24.6928 r
  mprj/buf_i[69] (net)                                   1   0.0059 
  mprj/i_FF[69]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1271   1.0500   0.0000   0.0001 &  24.6929 r
  data arrival time                                                                                                 24.6929

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[69]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4088   0.9500   0.0000   0.4989 &  33.5620 r
  clock reconvergence pessimism                                                                           0.0000    33.5620
  clock uncertainty                                                                                      -0.1000    33.4620
  library setup time                                                                    1.0000           -0.0793    33.3827
  data required time                                                                                                33.3827
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3827
  data arrival time                                                                                                -24.6929
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6898

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1875 
  total derate : arrival time                                                                            -0.0258 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2134 

  slack (with derating applied) (MET)                                                                     8.6898 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9032 



  Startpoint: io_in[27] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[219]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[27] (in)                                                               3.6661                     2.0979 &  24.0979 r
  io_in[27] (net)                                        2   0.2150 
  mprj/io_in[27] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.0979 r
  mprj/io_in[27] (net) 
  mprj/i_BUF[219]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.0086   3.6688   1.0500   0.3992   0.4800 &  24.5779 r
  mprj/i_BUF[219]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1558   1.0500            0.1615 &  24.7394 r
  mprj/buf_i[219] (net)                                  2   0.0222 
  mprj/i_FF[219]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1558   1.0500   0.0000   0.0003 &  24.7398 r
  data arrival time                                                                                                 24.7398

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[219]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4104   0.9500   0.0000   0.5576 &  33.6207 r
  clock reconvergence pessimism                                                                           0.0000    33.6207
  clock uncertainty                                                                                      -0.1000    33.5207
  library setup time                                                                    1.0000           -0.0835    33.4372
  data required time                                                                                                33.4372
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4372
  data arrival time                                                                                                -24.7398
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6974

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1906 
  total derate : arrival time                                                                            -0.0306 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2212 

  slack (with derating applied) (MET)                                                                     8.6974 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9186 



  Startpoint: io_in[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[200]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[8] (in)                                                                3.9649                     2.2625 &  24.2625 r
  io_in[8] (net)                                         2   0.2322 
  mprj/io_in[8] (user_proj_example)                                            0.0000   1.0500            0.0000 &  24.2625 r
  mprj/io_in[8] (net) 
  mprj/i_BUF[200]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3187   3.9691   1.0500   0.1239   0.2084 &  24.4709 r
  mprj/i_BUF[200]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1661   1.0500            0.1530 &  24.6240 r
  mprj/buf_i[200] (net)                                  2   0.0260 
  mprj/i_FF[200]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1661   1.0500   0.0000   0.0005 &  24.6245 r
  data arrival time                                                                                                 24.6245

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[200]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3927   0.9500   0.0000   0.4577 &  33.5208 r
  clock reconvergence pessimism                                                                           0.0000    33.5208
  clock uncertainty                                                                                      -0.1000    33.4208
  library setup time                                                                    1.0000           -0.0839    33.3369
  data required time                                                                                                33.3369
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3369
  data arrival time                                                                                                -24.6245
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7124

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1854 
  total derate : arrival time                                                                            -0.0172 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2026 

  slack (with derating applied) (MET)                                                                     8.7124 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9151 



  Startpoint: la_oenb[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[113]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[49] (in)                                                             3.7935                     2.1637 &  24.1637 r
  la_oenb[49] (net)                                      2   0.2220 
  mprj/la_oenb[49] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.1637 r
  mprj/la_oenb[49] (net) 
  mprj/i_BUF[113]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.0816   3.7976   1.0500   0.4392   0.5347 &  24.6984 r
  mprj/i_BUF[113]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1471   1.0500            0.1457 &  24.8441 r
  mprj/buf_i[113] (net)                                  2   0.0158 
  mprj/i_FF[113]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0372   0.1471   1.0500   0.0147   0.0156 &  24.8597 r
  data arrival time                                                                                                 24.8597

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[113]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4106   0.9500   0.0000   0.7049 &  33.7680 r
  clock reconvergence pessimism                                                                           0.0000    33.7680
  clock uncertainty                                                                                      -0.1000    33.6680
  library setup time                                                                    1.0000           -0.0830    33.5850
  data required time                                                                                                33.5850
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5850
  data arrival time                                                                                                -24.8597
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7253

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1984 
  total derate : arrival time                                                                            -0.0331 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2315 

  slack (with derating applied) (MET)                                                                     8.7253 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9568 



  Startpoint: wbs_adr_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[61]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[29] (in)                                                           3.5961                     2.0529 &  24.0529 r
  wbs_adr_i[29] (net)                                    2   0.2105 
  mprj/wbs_adr_i[29] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.0529 r
  mprj/wbs_adr_i[29] (net) 
  mprj/i_BUF[61]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.7945   3.5995   1.0500   0.3231   0.4053 &  24.4582 r
  mprj/i_BUF[61]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1192   1.0500            0.1301 &  24.5882 r
  mprj/buf_i[61] (net)                                   1   0.0031 
  mprj/i_FF[61]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1192   1.0500   0.0000   0.0000 &  24.5882 r
  data arrival time                                                                                                 24.5882

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[61]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4037   0.9500   0.0000   0.4508 &  33.5139 r
  clock reconvergence pessimism                                                                           0.0000    33.5139
  clock uncertainty                                                                                      -0.1000    33.4139
  library setup time                                                                    1.0000           -0.0776    33.3363
  data required time                                                                                                33.3363
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3363
  data arrival time                                                                                                -24.5882
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7481

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1850 
  total derate : arrival time                                                                            -0.0255 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2105 

  slack (with derating applied) (MET)                                                                     8.7481 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9586 



  Startpoint: wbs_dat_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[19]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[19] (in)                                                           3.6539                     2.0818 &  24.0818 r
  wbs_dat_i[19] (net)                                    2   0.2137 
  mprj/wbs_dat_i[19] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.0818 r
  mprj/wbs_dat_i[19] (net) 
  mprj/i_BUF[19]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.2673   3.6577   1.0500   0.1054   0.1849 &  24.2667 r
  mprj/i_BUF[19]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1233   1.0500            0.1305 &  24.3972 r
  mprj/buf_i[19] (net)                                   1   0.0047 
  mprj/i_FF[19]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1233   1.0500   0.0000   0.0000 &  24.3972 r
  data arrival time                                                                                                 24.3972

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[19]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3706   0.9500   0.0000   0.2646 &  33.3278 r
  clock reconvergence pessimism                                                                           0.0000    33.3278
  clock uncertainty                                                                                      -0.1000    33.2278
  library setup time                                                                    1.0000           -0.0780    33.1497
  data required time                                                                                                33.1497
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1497
  data arrival time                                                                                                -24.3972
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7525

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1752 
  total derate : arrival time                                                                            -0.0150 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1902 

  slack (with derating applied) (MET)                                                                     8.7525 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9428 



  Startpoint: la_oenb[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[109]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[45] (in)                                                             3.8179                     2.1854 &  24.1854 r
  la_oenb[45] (net)                                      2   0.2240 
  mprj/la_oenb[45] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.1854 r
  mprj/la_oenb[45] (net) 
  mprj/i_BUF[109]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.8906   3.8208   1.0500   0.3600   0.4445 &  24.6299 r
  mprj/i_BUF[109]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1510   1.0500            0.1479 &  24.7778 r
  mprj/buf_i[109] (net)                                  2   0.0180 
  mprj/i_FF[109]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0641   0.1510   1.0500   0.0259   0.0275 &  24.8053 r
  data arrival time                                                                                                 24.8053

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[109]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4347   0.9500   0.0000   0.7077 &  33.7708 r
  clock reconvergence pessimism                                                                           0.0000    33.7708
  clock uncertainty                                                                                      -0.1000    33.6708
  library setup time                                                                    1.0000           -0.0835    33.5873
  data required time                                                                                                33.5873
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5873
  data arrival time                                                                                                -24.8053
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7820

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1985 
  total derate : arrival time                                                                            -0.0295 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2280 

  slack (with derating applied) (MET)                                                                     8.7820 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0100 



  Startpoint: wbs_dat_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[18]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[18] (in)                                                           3.5881                     2.0431 &  24.0431 r
  wbs_dat_i[18] (net)                                    2   0.2097 
  mprj/wbs_dat_i[18] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.0431 r
  mprj/wbs_dat_i[18] (net) 
  mprj/i_BUF[18]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.2607   3.5919   1.0500   0.1024   0.1807 &  24.2238 r
  mprj/i_BUF[18]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1229   1.0500            0.1342 &  24.3580 r
  mprj/buf_i[18] (net)                                   1   0.0049 
  mprj/i_FF[18]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1229   1.0500   0.0000   0.0000 &  24.3580 r
  data arrival time                                                                                                 24.3580

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[18]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3701   0.9500   0.0000   0.2629 &  33.3260 r
  clock reconvergence pessimism                                                                           0.0000    33.3260
  clock uncertainty                                                                                      -0.1000    33.2260
  library setup time                                                                    1.0000           -0.0780    33.1481
  data required time                                                                                                33.1481
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1481
  data arrival time                                                                                                -24.3580
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7900

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1751 
  total derate : arrival time                                                                            -0.0150 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1901 

  slack (with derating applied) (MET)                                                                     8.7900 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9801 



  Startpoint: la_data_in[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[134]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[6] (in)                                                           3.7048                     2.1176 &  24.1176 r
  la_data_in[6] (net)                                    2   0.2171 
  mprj/la_data_in[6] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.1176 r
  mprj/la_data_in[6] (net) 
  mprj/i_BUF[134]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6669   3.7080   1.0500   0.2707   0.3510 &  24.4686 r
  mprj/i_BUF[134]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1218   1.0500            0.1259 &  24.5944 r
  mprj/buf_i[134] (net)                                  1   0.0037 
  mprj/i_FF[134]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1218   1.0500   0.0000   0.0000 &  24.5945 r
  data arrival time                                                                                                 24.5945

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[134]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4082   0.9500   0.0000   0.4997 &  33.5629 r
  clock reconvergence pessimism                                                                           0.0000    33.5629
  clock uncertainty                                                                                      -0.1000    33.4629
  library setup time                                                                    1.0000           -0.0782    33.3847
  data required time                                                                                                33.3847
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3847
  data arrival time                                                                                                -24.5945
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7902

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1876 
  total derate : arrival time                                                                            -0.0227 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2103 

  slack (with derating applied) (MET)                                                                     8.7902 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0005 



  Startpoint: io_in[31] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[223]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[31] (in)                                                               4.2173                     2.3993 &  24.3993 r
  io_in[31] (net)                                        2   0.2466 
  mprj/io_in[31] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.3993 r
  mprj/io_in[31] (net) 
  mprj/i_BUF[223]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   4.2231   1.0500   0.0000   0.0974 &  24.4967 r
  mprj/i_BUF[223]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1606   1.0500            0.1326 &  24.6293 r
  mprj/buf_i[223] (net)                                  2   0.0206 
  mprj/i_FF[223]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0374   0.1606   1.0500   0.0152   0.0163 &  24.6456 r
  data arrival time                                                                                                 24.6456

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[223]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4104   0.9500   0.0000   0.5689 &  33.6321 r
  clock reconvergence pessimism                                                                           0.0000    33.6321
  clock uncertainty                                                                                      -0.1000    33.5321
  library setup time                                                                    1.0000           -0.0838    33.4483
  data required time                                                                                                33.4483
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4483
  data arrival time                                                                                                -24.6456
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8027

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1912 
  total derate : arrival time                                                                            -0.0117 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2029 

  slack (with derating applied) (MET)                                                                     8.8027 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0056 



  Startpoint: la_oenb[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[107]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[43] (in)                                                             3.6832                     2.1025 &  24.1025 r
  la_oenb[43] (net)                                      2   0.2157 
  mprj/la_oenb[43] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.1025 r
  mprj/la_oenb[43] (net) 
  mprj/i_BUF[107]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.0518   3.6867   1.0500   0.4196   0.5090 &  24.6115 r
  mprj/i_BUF[107]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1459   1.0500            0.1513 &  24.7627 r
  mprj/buf_i[107] (net)                                  2   0.0160 
  mprj/i_FF[107]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0076   0.1459   1.0500   0.0029   0.0032 &  24.7659 r
  data arrival time                                                                                                 24.7659

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[107]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4134   0.9500   0.0000   0.7008 &  33.7639 r
  clock reconvergence pessimism                                                                           0.0000    33.7639
  clock uncertainty                                                                                      -0.1000    33.6639
  library setup time                                                                    1.0000           -0.0829    33.5810
  data required time                                                                                                33.5810
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5810
  data arrival time                                                                                                -24.7659
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8150

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1982 
  total derate : arrival time                                                                            -0.0316 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2298 

  slack (with derating applied) (MET)                                                                     8.8150 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0448 



  Startpoint: wbs_adr_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[60]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[28] (in)                                                           3.6043                     2.0574 &  24.0574 r
  wbs_adr_i[28] (net)                                    2   0.2110 
  mprj/wbs_adr_i[28] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.0574 r
  mprj/wbs_adr_i[28] (net) 
  mprj/i_BUF[60]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.6701   3.6078   1.0500   0.2709   0.3512 &  24.4086 r
  mprj/i_BUF[60]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1263   1.0500            0.1367 &  24.5452 r
  mprj/buf_i[60] (net)                                   1   0.0065 
  mprj/i_FF[60]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1263   1.0500   0.0000   0.0001 &  24.5453 r
  data arrival time                                                                                                 24.5453

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[60]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4097   0.9500   0.0000   0.4786 &  33.5417 r
  clock reconvergence pessimism                                                                           0.0000    33.5417
  clock uncertainty                                                                                      -0.1000    33.4417
  library setup time                                                                    1.0000           -0.0791    33.3626
  data required time                                                                                                33.3626
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3626
  data arrival time                                                                                                -24.5453
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8173

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1865 
  total derate : arrival time                                                                            -0.0232 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2097 

  slack (with derating applied) (MET)                                                                     8.8173 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0270 



  Startpoint: wbs_dat_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[22]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[22] (in)                                                           3.4636                     1.9744 &  23.9744 r
  wbs_dat_i[22] (net)                                    2   0.2025 
  mprj/wbs_dat_i[22] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.9744 r
  mprj/wbs_dat_i[22] (net) 
  mprj/i_BUF[22]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.2989   3.4669   1.0500   0.1189   0.1914 &  24.1658 r
  mprj/i_BUF[22]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1221   1.0500            0.1413 &  24.3071 r
  mprj/buf_i[22] (net)                                   1   0.0054 
  mprj/i_FF[22]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1221   1.0500   0.0000   0.0000 &  24.3071 r
  data arrival time                                                                                                 24.3071

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[22]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3636   0.9500   0.0000   0.2431 &  33.3062 r
  clock reconvergence pessimism                                                                           0.0000    33.3062
  clock uncertainty                                                                                      -0.1000    33.2062
  library setup time                                                                    1.0000           -0.0777    33.1285
  data required time                                                                                                33.1285
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.1285
  data arrival time                                                                                                -24.3071
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8214

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1741 
  total derate : arrival time                                                                            -0.0158 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1899 

  slack (with derating applied) (MET)                                                                     8.8214 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0114 



  Startpoint: la_data_in[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[129]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[1] (in)                                                           3.5234                     2.0183 &  24.0183 r
  la_data_in[1] (net)                                    2   0.2067 
  mprj/la_data_in[1] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.0183 r
  mprj/la_data_in[1] (net) 
  mprj/i_BUF[129]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.8529   3.5258   1.0500   0.3266   0.4016 &  24.4199 r
  mprj/i_BUF[129]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1203   1.0500            0.1358 &  24.5557 r
  mprj/buf_i[129] (net)                                  1   0.0041 
  mprj/i_FF[129]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1203   1.0500   0.0000   0.0000 &  24.5558 r
  data arrival time                                                                                                 24.5558

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[129]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4093   0.9500   0.0000   0.4982 &  33.5613 r
  clock reconvergence pessimism                                                                           0.0000    33.5613
  clock uncertainty                                                                                      -0.1000    33.4613
  library setup time                                                                    1.0000           -0.0779    33.3834
  data required time                                                                                                33.3834
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3834
  data arrival time                                                                                                -24.5558
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8277

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1875 
  total derate : arrival time                                                                            -0.0256 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2131 

  slack (with derating applied) (MET)                                                                     8.8277 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0407 



  Startpoint: io_in[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[199]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[7] (in)                                                                4.0020                     2.2793 &  24.2793 r
  io_in[7] (net)                                         2   0.2341 
  mprj/io_in[7] (user_proj_example)                                            0.0000   1.0500            0.0000 &  24.2793 r
  mprj/io_in[7] (net) 
  mprj/i_BUF[199]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   4.0069   1.0500   0.0000   0.0864 &  24.3657 r
  mprj/i_BUF[199]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1613   1.0500            0.1463 &  24.5120 r
  mprj/buf_i[199] (net)                                  2   0.0228 
  mprj/i_FF[199]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1613   1.0500   0.0000   0.0004 &  24.5123 r
  data arrival time                                                                                                 24.5123

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[199]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3890   0.9500   0.0000   0.4689 &  33.5321 r
  clock reconvergence pessimism                                                                           0.0000    33.5321
  clock uncertainty                                                                                      -0.1000    33.4320
  library setup time                                                                    1.0000           -0.0836    33.3485
  data required time                                                                                                33.3485
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3485
  data arrival time                                                                                                -24.5123
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8361

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1860 
  total derate : arrival time                                                                            -0.0111 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1971 

  slack (with derating applied) (MET)                                                                     8.8361 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0332 



  Startpoint: wbs_dat_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[21]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[21] (in)                                                           3.5506                     2.0220 &  24.0220 r
  wbs_dat_i[21] (net)                                    2   0.2075 
  mprj/wbs_dat_i[21] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.0220 r
  mprj/wbs_dat_i[21] (net) 
  mprj/i_BUF[21]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.2804   3.5544   1.0500   0.1109   0.1880 &  24.2100 r
  mprj/i_BUF[21]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1190   1.0500            0.1327 &  24.3427 r
  mprj/buf_i[21] (net)                                   1   0.0033 
  mprj/i_FF[21]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1190   1.0500   0.0000   0.0000 &  24.3428 r
  data arrival time                                                                                                 24.3428

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[21]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3672   0.9500   0.0000   0.3243 &  33.3875 r
  clock reconvergence pessimism                                                                           0.0000    33.3875
  clock uncertainty                                                                                      -0.1000    33.2875
  library setup time                                                                    1.0000           -0.0771    33.2103
  data required time                                                                                                33.2103
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.2103
  data arrival time                                                                                                -24.3428
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8676

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1783 
  total derate : arrival time                                                                            -0.0153 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1936 

  slack (with derating applied) (MET)                                                                     8.8676 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0612 



  Startpoint: la_data_in[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[130]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[2] (in)                                                           3.4637                     1.9755 &  23.9755 r
  la_data_in[2] (net)                                    2   0.2026 
  mprj/la_data_in[2] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.9755 r
  mprj/la_data_in[2] (net) 
  mprj/i_BUF[130]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.7181   3.4671   1.0500   0.2914   0.3697 &  24.3452 r
  mprj/i_BUF[130]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1302   1.0500            0.1494 &  24.4946 r
  mprj/buf_i[130] (net)                                  1   0.0094 
  mprj/i_FF[130]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0037   0.1302   1.0500   0.0014   0.0016 &  24.4961 r
  data arrival time                                                                                                 24.4961

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[130]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4095   0.9500   0.0000   0.4979 &  33.5610 r
  clock reconvergence pessimism                                                                           0.0000    33.5610
  clock uncertainty                                                                                      -0.1000    33.4610
  library setup time                                                                    1.0000           -0.0799    33.3811
  data required time                                                                                                33.3811
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3811
  data arrival time                                                                                                -24.4961
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8849

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1875 
  total derate : arrival time                                                                            -0.0248 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2123 

  slack (with derating applied) (MET)                                                                     8.8849 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0972 



  Startpoint: la_oenb[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[102]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[38] (in)                                                             3.5250                     2.0136 &  24.0136 r
  la_oenb[38] (net)                                      2   0.2064 
  mprj/la_oenb[38] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.0136 r
  mprj/la_oenb[38] (net) 
  mprj/i_BUF[102]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.0060   3.5281   1.0500   0.3982   0.4806 &  24.4943 r
  mprj/i_BUF[102]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1270   1.0500            0.1424 &  24.6367 r
  mprj/buf_i[102] (net)                                  1   0.0074 
  mprj/i_FF[102]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0484   0.1270   1.0500   0.0195   0.0206 &  24.6573 r
  data arrival time                                                                                                 24.6573

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[102]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4223   0.9500   0.0000   0.6611 &  33.7242 r
  clock reconvergence pessimism                                                                           0.0000    33.7242
  clock uncertainty                                                                                      -0.1000    33.6242
  library setup time                                                                    1.0000           -0.0794    33.5448
  data required time                                                                                                33.5448
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5448
  data arrival time                                                                                                -24.6573
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8876

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1961 
  total derate : arrival time                                                                            -0.0306 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2267 

  slack (with derating applied) (MET)                                                                     8.8876 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1143 



  Startpoint: la_data_in[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[133]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[5] (in)                                                           3.4286                     1.9581 &  23.9581 r
  la_data_in[5] (net)                                    2   0.2007 
  mprj/la_data_in[5] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.9581 r
  mprj/la_data_in[5] (net) 
  mprj/i_BUF[133]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.7740   3.4316   1.0500   0.3149   0.3909 &  24.3491 r
  mprj/i_BUF[133]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1177   1.0500            0.1392 &  24.4883 r
  mprj/buf_i[133] (net)                                  1   0.0035 
  mprj/i_FF[133]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1177   1.0500   0.0000   0.0000 &  24.4883 r
  data arrival time                                                                                                 24.4883

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[133]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4101   0.9500   0.0000   0.4971 &  33.5602 r
  clock reconvergence pessimism                                                                           0.0000    33.5602
  clock uncertainty                                                                                      -0.1000    33.4602
  library setup time                                                                    1.0000           -0.0774    33.3828
  data required time                                                                                                33.3828
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3828
  data arrival time                                                                                                -24.4883
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8945

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1874 
  total derate : arrival time                                                                            -0.0252 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2127 

  slack (with derating applied) (MET)                                                                     8.8945 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1072 



  Startpoint: la_oenb[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[66]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[2] (in)                                                              3.5477                     2.0244 &  24.0244 r
  la_oenb[2] (net)                                       2   0.2076 
  mprj/la_oenb[2] (user_proj_example)                                          0.0000   1.0500            0.0000 &  24.0244 r
  mprj/la_oenb[2] (net) 
  mprj/i_BUF[66]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.5869   3.5512   1.0500   0.2362   0.3133 &  24.3376 r
  mprj/i_BUF[66]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1238   1.0500            0.1377 &  24.4753 r
  mprj/buf_i[66] (net)                                   1   0.0056 
  mprj/i_FF[66]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0099   0.1238   1.0500   0.0038   0.0040 &  24.4793 r
  data arrival time                                                                                                 24.4793

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[66]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4096   0.9500   0.0000   0.4977 &  33.5609 r
  clock reconvergence pessimism                                                                           0.0000    33.5609
  clock uncertainty                                                                                      -0.1000    33.4609
  library setup time                                                                    1.0000           -0.0786    33.3823
  data required time                                                                                                33.3823
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3823
  data arrival time                                                                                                -24.4793
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9029

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1875 
  total derate : arrival time                                                                            -0.0217 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2091 

  slack (with derating applied) (MET)                                                                     8.9029 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1121 



  Startpoint: io_in[16] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[208]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[16] (in)                                                               3.3668                     1.9298 &  23.9298 r
  io_in[16] (net)                                        2   0.1975 
  mprj/io_in[16] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.9298 r
  mprj/io_in[16] (net) 
  mprj/i_BUF[208]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.7812   3.3684   1.0500   0.3100   0.3752 &  24.3050 r
  mprj/i_BUF[208]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1516   1.0500            0.1757 &  24.4807 r
  mprj/buf_i[208] (net)                                  2   0.0221 
  mprj/i_FF[208]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1516   1.0500   0.0000   0.0004 &  24.4811 r
  data arrival time                                                                                                 24.4811

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[208]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3940   0.9500   0.0000   0.5079 &  33.5710 r
  clock reconvergence pessimism                                                                           0.0000    33.5710
  clock uncertainty                                                                                      -0.1000    33.4710
  library setup time                                                                    1.0000           -0.0830    33.3880
  data required time                                                                                                33.3880
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3880
  data arrival time                                                                                                -24.4811
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9069

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1880 
  total derate : arrival time                                                                            -0.0263 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2143 

  slack (with derating applied) (MET)                                                                     8.9069 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1211 



  Startpoint: la_data_in[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[147]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[19] (in)                                                          2.9406                     1.6821 &  23.6821 r
  la_data_in[19] (net)                                   2   0.1721 
  mprj/la_data_in[19] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.6821 r
  mprj/la_data_in[19] (net) 
  mprj/i_BUF[147]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.6064   2.9423   1.0500   0.6558   0.7321 &  24.4142 r
  mprj/i_BUF[147]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1144   1.0500            0.1660 &  24.5802 r
  mprj/buf_i[147] (net)                                  1   0.0052 
  mprj/i_FF[147]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1144   1.0500   0.0000   0.0001 &  24.5803 r
  data arrival time                                                                                                 24.5803

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[147]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4279   0.9500   0.0000   0.6034 &  33.6665 r
  clock reconvergence pessimism                                                                           0.0000    33.6665
  clock uncertainty                                                                                      -0.1000    33.5665
  library setup time                                                                    1.0000           -0.0769    33.4896
  data required time                                                                                                33.4896
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4896
  data arrival time                                                                                                -24.5803
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9093

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1930 
  total derate : arrival time                                                                            -0.0428 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2358 

  slack (with derating applied) (MET)                                                                     8.9093 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1451 



  Startpoint: la_data_in[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[189]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[61] (in)                                                          3.9103                     2.2326 &  24.2326 r
  la_data_in[61] (net)                                   2   0.2291 
  mprj/la_data_in[61] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.2326 r
  mprj/la_data_in[61] (net) 
  mprj/i_BUF[189]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3019   3.9142   1.0500   0.1157   0.2000 &  24.4326 r
  mprj/i_BUF[189]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1901   1.0500            0.1788 &  24.6114 r
  mprj/buf_i[189] (net)                                  2   0.0412 
  mprj/i_FF[189]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0126   0.1902   1.0500   0.0050   0.0062 &  24.6177 r
  data arrival time                                                                                                 24.6177

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[189]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4257   0.9500   0.0000   0.6606 &  33.7237 r
  clock reconvergence pessimism                                                                           0.0000    33.7237
  clock uncertainty                                                                                      -0.1000    33.6237
  library setup time                                                                    1.0000           -0.0857    33.5380
  data required time                                                                                                33.5380
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5380
  data arrival time                                                                                                -24.6177
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9203

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1960 
  total derate : arrival time                                                                            -0.0183 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2144 

  slack (with derating applied) (MET)                                                                     8.9203 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1347 



  Startpoint: io_in[11] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[203]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[11] (in)                                                               3.3018                     1.8869 &  23.8869 r
  io_in[11] (net)                                        2   0.1933 
  mprj/io_in[11] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.8869 r
  mprj/io_in[11] (net) 
  mprj/i_BUF[203]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6596   3.3039   1.0500   0.2690   0.3337 &  24.2207 r
  mprj/i_BUF[203]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1569   1.0500            0.1844 &  24.4051 r
  mprj/buf_i[203] (net)                                  2   0.0259 
  mprj/i_FF[203]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1569   1.0500   0.0000   0.0005 &  24.4056 r
  data arrival time                                                                                                 24.4056

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[203]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3969   0.9500   0.0000   0.4537 &  33.5168 r
  clock reconvergence pessimism                                                                           0.0000    33.5168
  clock uncertainty                                                                                      -0.1000    33.4168
  library setup time                                                                    1.0000           -0.0834    33.3334
  data required time                                                                                                33.3334
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3334
  data arrival time                                                                                                -24.4056
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9278

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1852 
  total derate : arrival time                                                                            -0.0247 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2098 

  slack (with derating applied) (MET)                                                                     8.9278 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1376 



  Startpoint: la_data_in[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[191]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[63] (in)                                                          3.7254                     2.1235 &  24.1236 r
  la_data_in[63] (net)                                   2   0.2180 
  mprj/la_data_in[63] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.1236 r
  mprj/la_data_in[63] (net) 
  mprj/i_BUF[191]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2402   3.7294   1.0500   0.0906   0.1727 &  24.2963 r
  mprj/i_BUF[191]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2092   1.0500            0.2042 &  24.5005 r
  mprj/buf_i[191] (net)                                  2   0.0526 
  mprj/i_FF[191]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0251   0.2094   1.0500   0.0099   0.0138 &  24.5143 r
  data arrival time                                                                                                 24.5143

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[191]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4236   0.9500   0.0000   0.5694 &  33.6325 r
  clock reconvergence pessimism                                                                           0.0000    33.6325
  clock uncertainty                                                                                      -0.1000    33.5325
  library setup time                                                                    1.0000           -0.0869    33.4456
  data required time                                                                                                33.4456
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4456
  data arrival time                                                                                                -24.5143
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9313

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1912 
  total derate : arrival time                                                                            -0.0186 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2098 

  slack (with derating applied) (MET)                                                                     8.9313 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1411 



  Startpoint: wbs_dat_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[26]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[26] (in)                                                           3.5092                     2.0018 &  24.0018 r
  wbs_dat_i[26] (net)                                    2   0.2053 
  mprj/wbs_dat_i[26] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.0018 r
  mprj/wbs_dat_i[26] (net) 
  mprj/i_BUF[26]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.3054   3.5125   1.0500   0.1220   0.1938 &  24.1956 r
  mprj/i_BUF[26]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1211   1.0500            0.1375 &  24.3331 r
  mprj/buf_i[26] (net)                                   1   0.0046 
  mprj/i_FF[26]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1211   1.0500   0.0000   0.0001 &  24.3331 r
  data arrival time                                                                                                 24.3331

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[26]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3960   0.9500   0.0000   0.4175 &  33.4807 r
  clock reconvergence pessimism                                                                           0.0000    33.4807
  clock uncertainty                                                                                      -0.1000    33.3807
  library setup time                                                                    1.0000           -0.0779    33.3028
  data required time                                                                                                33.3028
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3028
  data arrival time                                                                                                -24.3331
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9696

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1832 
  total derate : arrival time                                                                            -0.0158 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1990 

  slack (with derating applied) (MET)                                                                     8.9696 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1687 



  Startpoint: la_data_in[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[166]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[38] (in)                                                          3.5157                     2.0069 &  24.0069 r
  la_data_in[38] (net)                                   2   0.2058 
  mprj/la_data_in[38] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.0069 r
  mprj/la_data_in[38] (net) 
  mprj/i_BUF[166]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.7512   3.5190   1.0500   0.3052   0.3847 &  24.3916 r
  mprj/i_BUF[166]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1340   1.0500            0.1500 &  24.5416 r
  mprj/buf_i[166] (net)                                  2   0.0109 
  mprj/i_FF[166]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0090   0.1340   1.0500   0.0034   0.0037 &  24.5453 r
  data arrival time                                                                                                 24.5453

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[166]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4224   0.9500   0.0000   0.6609 &  33.7240 r
  clock reconvergence pessimism                                                                           0.0000    33.7240
  clock uncertainty                                                                                      -0.1000    33.6240
  library setup time                                                                    1.0000           -0.0809    33.5431
  data required time                                                                                                33.5431
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5431
  data arrival time                                                                                                -24.5453
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9979

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1961 
  total derate : arrival time                                                                            -0.0256 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2217 

  slack (with derating applied) (MET)                                                                     8.9979 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2196 



  Startpoint: la_data_in[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[169]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[41] (in)                                                          3.5396                     2.0205 &  24.0205 r
  la_data_in[41] (net)                                   2   0.2072 
  mprj/la_data_in[41] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.0205 r
  mprj/la_data_in[41] (net) 
  mprj/i_BUF[169]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.7038   3.5430   1.0500   0.2852   0.3640 &  24.3845 r
  mprj/i_BUF[169]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1350   1.0500            0.1495 &  24.5340 r
  mprj/buf_i[169] (net)                                  2   0.0112 
  mprj/i_FF[169]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0196   0.1350   1.0500   0.0076   0.0081 &  24.5421 r
  data arrival time                                                                                                 24.5421

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[169]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4203   0.9500   0.0000   0.6655 &  33.7286 r
  clock reconvergence pessimism                                                                           0.0000    33.7286
  clock uncertainty                                                                                      -0.1000    33.6286
  library setup time                                                                    1.0000           -0.0811    33.5475
  data required time                                                                                                33.5475
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5475
  data arrival time                                                                                                -24.5421
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0054

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1963 
  total derate : arrival time                                                                            -0.0248 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2211 

  slack (with derating applied) (MET)                                                                     9.0054 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2266 



  Startpoint: la_data_in[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[139]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[11] (in)                                                          3.0985                     1.7767 &  23.7767 r
  la_data_in[11] (net)                                   2   0.1817 
  mprj/la_data_in[11] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.7767 r
  mprj/la_data_in[11] (net) 
  mprj/i_BUF[139]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.0879   3.0999   1.0500   0.4315   0.4974 &  24.2742 r
  mprj/i_BUF[139]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1145   1.0500            0.1569 &  24.4311 r
  mprj/buf_i[139] (net)                                  1   0.0041 
  mprj/i_FF[139]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1145   1.0500   0.0000   0.0000 &  24.4311 r
  data arrival time                                                                                                 24.4311

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[139]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4213   0.9500   0.0000   0.5533 &  33.6164 r
  clock reconvergence pessimism                                                                           0.0000    33.6164
  clock uncertainty                                                                                      -0.1000    33.5164
  library setup time                                                                    1.0000           -0.0768    33.4395
  data required time                                                                                                33.4395
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4395
  data arrival time                                                                                                -24.4311
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0084

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1904 
  total derate : arrival time                                                                            -0.0312 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2215 

  slack (with derating applied) (MET)                                                                     9.0084 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2300 



  Startpoint: la_data_in[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[157]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[29] (in)                                                          3.2822                     1.8805 &  23.8805 r
  la_data_in[29] (net)                                   2   0.1925 
  mprj/la_data_in[29] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.8805 r
  mprj/la_data_in[29] (net) 
  mprj/i_BUF[157]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.1200   3.2841   1.0500   0.4150   0.4864 &  24.3669 r
  mprj/i_BUF[157]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1351   1.0500            0.1656 &  24.5324 r
  mprj/buf_i[157] (net)                                  2   0.0129 
  mprj/i_FF[157]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0244   0.1351   1.0500   0.0098   0.0105 &  24.5429 r
  data arrival time                                                                                                 24.5429

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[157]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4211   0.9500   0.0000   0.6803 &  33.7434 r
  clock reconvergence pessimism                                                                           0.0000    33.7434
  clock uncertainty                                                                                      -0.1000    33.6434
  library setup time                                                                    1.0000           -0.0811    33.5624
  data required time                                                                                                33.5624
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5624
  data arrival time                                                                                                -24.5429
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0194

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1971 
  total derate : arrival time                                                                            -0.0315 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2286 

  slack (with derating applied) (MET)                                                                     9.0194 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2480 



  Startpoint: la_data_in[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[163]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[35] (in)                                                          3.5740                     2.0383 &  24.0383 r
  la_data_in[35] (net)                                   2   0.2091 
  mprj/la_data_in[35] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.0383 r
  mprj/la_data_in[35] (net) 
  mprj/i_BUF[163]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6355   3.5776   1.0500   0.2565   0.3367 &  24.3751 r
  mprj/i_BUF[163]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1266   1.0500            0.1388 &  24.5139 r
  mprj/buf_i[163] (net)                                  1   0.0069 
  mprj/i_FF[163]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1266   1.0500   0.0000   0.0001 &  24.5140 r
  data arrival time                                                                                                 24.5140

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[163]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4258   0.9500   0.0000   0.6562 &  33.7193 r
  clock reconvergence pessimism                                                                           0.0000    33.7193
  clock uncertainty                                                                                      -0.1000    33.6193
  library setup time                                                                    1.0000           -0.0794    33.5399
  data required time                                                                                                33.5399
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5399
  data arrival time                                                                                                -24.5140
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0259

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1958 
  total derate : arrival time                                                                            -0.0226 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2185 

  slack (with derating applied) (MET)                                                                     9.0259 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2444 



  Startpoint: la_oenb[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[72]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[8] (in)                                                              3.1302                     1.7919 &  23.7919 r
  la_oenb[8] (net)                                       2   0.1834 
  mprj/la_oenb[8] (user_proj_example)                                          0.0000   1.0500            0.0000 &  23.7919 r
  mprj/la_oenb[8] (net) 
  mprj/i_BUF[72]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.8736   3.1321   1.0500   0.3541   0.4204 &  24.2123 r
  mprj/i_BUF[72]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1144   1.0500            0.1548 &  24.3671 r
  mprj/buf_i[72] (net)                                   1   0.0038 
  mprj/i_FF[72]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1144   1.0500   0.0000   0.0000 &  24.3671 r
  data arrival time                                                                                                 24.3671

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[72]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4145   0.9500   0.0000   0.5105 &  33.5736 r
  clock reconvergence pessimism                                                                           0.0000    33.5736
  clock uncertainty                                                                                      -0.1000    33.4736
  library setup time                                                                    1.0000           -0.0767    33.3969
  data required time                                                                                                33.3969
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3969
  data arrival time                                                                                                -24.3671
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0298

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1881 
  total derate : arrival time                                                                            -0.0274 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2155 

  slack (with derating applied) (MET)                                                                     9.0298 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2453 



  Startpoint: la_oenb[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[98]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[34] (in)                                                             3.4429                     1.9749 &  23.9749 r
  la_oenb[34] (net)                                      2   0.2021 
  mprj/la_oenb[34] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.9749 r
  mprj/la_oenb[34] (net) 
  mprj/i_BUF[98]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.7453   3.4450   1.0500   0.3024   0.3718 &  24.3466 r
  mprj/i_BUF[98]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1230   1.0500            0.1437 &  24.4903 r
  mprj/buf_i[98] (net)                                   1   0.0060 
  mprj/i_FF[98]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1230   1.0500   0.0000   0.0001 &  24.4904 r
  data arrival time                                                                                                 24.4904

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[98]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4255   0.9500   0.0000   0.6518 &  33.7150 r
  clock reconvergence pessimism                                                                           0.0000    33.7150
  clock uncertainty                                                                                      -0.1000    33.6150
  library setup time                                                                    1.0000           -0.0787    33.5363
  data required time                                                                                                33.5363
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5363
  data arrival time                                                                                                -24.4904
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0459

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1956 
  total derate : arrival time                                                                            -0.0245 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2201 

  slack (with derating applied) (MET)                                                                     9.0459 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2661 



  Startpoint: la_data_in[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[164]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[36] (in)                                                          3.5296                     2.0130 &  24.0130 r
  la_data_in[36] (net)                                   2   0.2065 
  mprj/la_data_in[36] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.0130 r
  mprj/la_data_in[36] (net) 
  mprj/i_BUF[164]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6029   3.5331   1.0500   0.2429   0.3213 &  24.3344 r
  mprj/i_BUF[164]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1237   1.0500            0.1388 &  24.4732 r
  mprj/buf_i[164] (net)                                  1   0.0058 
  mprj/i_FF[164]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0094   0.1237   1.0500   0.0037   0.0040 &  24.4771 r
  data arrival time                                                                                                 24.4771

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[164]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4258   0.9500   0.0000   0.6510 &  33.7141 r
  clock reconvergence pessimism                                                                           0.0000    33.7141
  clock uncertainty                                                                                      -0.1000    33.6141
  library setup time                                                                    1.0000           -0.0788    33.5353
  data required time                                                                                                33.5353
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5353
  data arrival time                                                                                                -24.4771
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0582

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1955 
  total derate : arrival time                                                                            -0.0221 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2176 

  slack (with derating applied) (MET)                                                                     9.0582 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2758 



  Startpoint: la_data_in[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[148]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[20] (in)                                                          2.9015                     1.6598 &  23.6598 r
  la_data_in[20] (net)                                   2   0.1698 
  mprj/la_data_in[20] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.6598 r
  mprj/la_data_in[20] (net) 
  mprj/i_BUF[148]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.3195   2.9032   1.0500   0.5369   0.6065 &  24.2663 r
  mprj/i_BUF[148]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1130   1.0500            0.1668 &  24.4331 r
  mprj/buf_i[148] (net)                                  1   0.0047 
  mprj/i_FF[148]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1130   1.0500   0.0000   0.0000 &  24.4331 r
  data arrival time                                                                                                 24.4331

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[148]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4281   0.9500   0.0000   0.6226 &  33.6857 r
  clock reconvergence pessimism                                                                           0.0000    33.6857
  clock uncertainty                                                                                      -0.1000    33.5857
  library setup time                                                                    1.0000           -0.0766    33.5091
  data required time                                                                                                33.5091
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5091
  data arrival time                                                                                                -24.4331
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0760

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1940 
  total derate : arrival time                                                                            -0.0368 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2309 

  slack (with derating applied) (MET)                                                                     9.0760 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3068 



  Startpoint: la_data_in[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[132]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[4] (in)                                                           3.2972                     1.8851 &  23.8851 r
  la_data_in[4] (net)                                    2   0.1931 
  mprj/la_data_in[4] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.8851 r
  mprj/la_data_in[4] (net) 
  mprj/i_BUF[132]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.5001   3.2997   1.0500   0.1977   0.2635 &  24.1487 r
  mprj/i_BUF[132]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1233   1.0500            0.1530 &  24.3017 r
  mprj/buf_i[132] (net)                                  1   0.0071 
  mprj/i_FF[132]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0033   0.1233   1.0500   0.0012   0.0013 &  24.3030 r
  data arrival time                                                                                                 24.3030

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[132]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4092   0.9500   0.0000   0.4983 &  33.5614 r
  clock reconvergence pessimism                                                                           0.0000    33.5614
  clock uncertainty                                                                                      -0.1000    33.4614
  library setup time                                                                    1.0000           -0.0785    33.3829
  data required time                                                                                                33.3829
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3829
  data arrival time                                                                                                -24.3030
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0799

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1875 
  total derate : arrival time                                                                            -0.0199 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2074 

  slack (with derating applied) (MET)                                                                     9.0799 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2873 



  Startpoint: la_data_in[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[171]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[43] (in)                                                          3.4181                     1.9518 &  23.9518 r
  la_data_in[43] (net)                                   2   0.2001 
  mprj/la_data_in[43] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.9518 r
  mprj/la_data_in[43] (net) 
  mprj/i_BUF[171]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6211   3.4212   1.0500   0.2508   0.3239 &  24.2757 r
  mprj/i_BUF[171]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1526   1.0500            0.1735 &  24.4492 r
  mprj/buf_i[171] (net)                                  2   0.0223 
  mprj/i_FF[171]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1049   0.1526   1.0500   0.0427   0.0452 &  24.4944 r
  data arrival time                                                                                                 24.4944

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[171]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4134   0.9500   0.0000   0.7008 &  33.7639 r
  clock reconvergence pessimism                                                                           0.0000    33.7639
  clock uncertainty                                                                                      -0.1000    33.6639
  library setup time                                                                    1.0000           -0.0833    33.5806
  data required time                                                                                                33.5806
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5806
  data arrival time                                                                                                -24.4944
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0862

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1982 
  total derate : arrival time                                                                            -0.0258 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2240 

  slack (with derating applied) (MET)                                                                     9.0862 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3102 



  Startpoint: la_data_in[37]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[165]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[37] (in)                                                          3.4871                     1.9882 &  23.9882 r
  la_data_in[37] (net)                                   2   0.2039 
  mprj/la_data_in[37] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.9882 r
  mprj/la_data_in[37] (net) 
  mprj/i_BUF[165]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.5786   3.4906   1.0500   0.2328   0.3098 &  24.2980 r
  mprj/i_BUF[165]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1263   1.0500            0.1441 &  24.4420 r
  mprj/buf_i[165] (net)                                  1   0.0073 
  mprj/i_FF[165]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0093   0.1263   1.0500   0.0037   0.0040 &  24.4460 r
  data arrival time                                                                                                 24.4460

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[165]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4234   0.9500   0.0000   0.6582 &  33.7213 r
  clock reconvergence pessimism                                                                           0.0000    33.7213
  clock uncertainty                                                                                      -0.1000    33.6213
  library setup time                                                                    1.0000           -0.0793    33.5420
  data required time                                                                                                33.5420
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5420
  data arrival time                                                                                                -24.4460
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0960

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1959 
  total derate : arrival time                                                                            -0.0218 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2177 

  slack (with derating applied) (MET)                                                                     9.0960 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3137 



  Startpoint: la_oenb[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[73]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[9] (in)                                                              3.0507                     1.7439 &  23.7439 r
  la_oenb[9] (net)                                       2   0.1785 
  mprj/la_oenb[9] (user_proj_example)                                          0.0000   1.0500            0.0000 &  23.7439 r
  mprj/la_oenb[9] (net) 
  mprj/i_BUF[73]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.7218   3.0527   1.0500   0.2940   0.3571 &  24.1010 r
  mprj/i_BUF[73]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1124   1.0500            0.1579 &  24.2589 r
  mprj/buf_i[73] (net)                                   1   0.0034 
  mprj/i_FF[73]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1124   1.0500   0.0000   0.0000 &  24.2589 r
  data arrival time                                                                                                 24.2589

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[73]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4107   0.9500   0.0000   0.4871 &  33.5502 r
  clock reconvergence pessimism                                                                           0.0000    33.5502
  clock uncertainty                                                                                      -0.1000    33.4502
  library setup time                                                                    1.0000           -0.0763    33.3739
  data required time                                                                                                33.3739
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3739
  data arrival time                                                                                                -24.2589
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1150

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1869 
  total derate : arrival time                                                                            -0.0245 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2114 

  slack (with derating applied) (MET)                                                                     9.1150 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3264 



  Startpoint: la_data_in[40]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[168]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[40] (in)                                                          3.4221                     1.9532 &  23.9532 r
  la_data_in[40] (net)                                   2   0.2003 
  mprj/la_data_in[40] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.9532 r
  mprj/la_data_in[40] (net) 
  mprj/i_BUF[168]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.5536   3.4253   1.0500   0.2244   0.2968 &  24.2500 r
  mprj/i_BUF[168]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1342   1.0500            0.1560 &  24.4060 r
  mprj/buf_i[168] (net)                                  2   0.0116 
  mprj/i_FF[168]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0067   0.1342   1.0500   0.0026   0.0029 &  24.4089 r
  data arrival time                                                                                                 24.4089

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[168]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4205   0.9500   0.0000   0.6651 &  33.7282 r
  clock reconvergence pessimism                                                                           0.0000    33.7282
  clock uncertainty                                                                                      -0.1000    33.6282
  library setup time                                                                    1.0000           -0.0809    33.5473
  data required time                                                                                                33.5473
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5473
  data arrival time                                                                                                -24.4089
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1384

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1963 
  total derate : arrival time                                                                            -0.0217 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2180 

  slack (with derating applied) (MET)                                                                     9.1384 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3564 



  Startpoint: la_data_in[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[161]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[33] (in)                                                          3.3388                     1.9092 &  23.9092 r
  la_data_in[33] (net)                                   2   0.1956 
  mprj/la_data_in[33] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.9092 r
  mprj/la_data_in[33] (net) 
  mprj/i_BUF[161]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6393   3.3413   1.0500   0.2597   0.3273 &  24.2364 r
  mprj/i_BUF[161]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1226   1.0500            0.1497 &  24.3861 r
  mprj/buf_i[161] (net)                                  1   0.0065 
  mprj/i_FF[161]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1226   1.0500   0.0000   0.0001 &  24.3862 r
  data arrival time                                                                                                 24.3862

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[161]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4224   0.9500   0.0000   0.6609 &  33.7240 r
  clock reconvergence pessimism                                                                           0.0000    33.7240
  clock uncertainty                                                                                      -0.1000    33.6240
  library setup time                                                                    1.0000           -0.0785    33.5455
  data required time                                                                                                33.5455
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5455
  data arrival time                                                                                                -24.3862
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1593

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1961 
  total derate : arrival time                                                                            -0.0227 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2188 

  slack (with derating applied) (MET)                                                                     9.1593 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3780 



  Startpoint: la_data_in[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[142]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[14] (in)                                                          3.1118                     1.7819 &  23.7819 r
  la_data_in[14] (net)                                   2   0.1823 
  mprj/la_data_in[14] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.7819 r
  mprj/la_data_in[14] (net) 
  mprj/i_BUF[142]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.7943   3.1136   1.0500   0.3172   0.3801 &  24.1621 r
  mprj/i_BUF[142]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1178   1.0500            0.1593 &  24.3214 r
  mprj/buf_i[142] (net)                                  1   0.0056 
  mprj/i_FF[142]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1178   1.0500   0.0000   0.0001 &  24.3214 r
  data arrival time                                                                                                 24.3214

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[142]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4265   0.9500   0.0000   0.5959 &  33.6590 r
  clock reconvergence pessimism                                                                           0.0000    33.6590
  clock uncertainty                                                                                      -0.1000    33.5590
  library setup time                                                                    1.0000           -0.0776    33.4814
  data required time                                                                                                33.4814
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4814
  data arrival time                                                                                                -24.3214
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1600

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1926 
  total derate : arrival time                                                                            -0.0257 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2183 

  slack (with derating applied) (MET)                                                                     9.1600 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3783 



  Startpoint: la_oenb[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[94]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[30] (in)                                                             3.3574                     1.9173 &  23.9173 r
  la_oenb[30] (net)                                      2   0.1965 
  mprj/la_oenb[30] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.9173 r
  mprj/la_oenb[30] (net) 
  mprj/i_BUF[94]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.5744   3.3599   1.0500   0.2343   0.3023 &  24.2196 r
  mprj/i_BUF[94]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1320   1.0500            0.1578 &  24.3774 r
  mprj/buf_i[94] (net)                                   2   0.0109 
  mprj/i_FF[94]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0153   0.1320   1.0500   0.0061   0.0066 &  24.3840 r
  data arrival time                                                                                                 24.3840

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[94]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4243   0.9500   0.0000   0.6709 &  33.7341 r
  clock reconvergence pessimism                                                                           0.0000    33.7341
  clock uncertainty                                                                                      -0.1000    33.6341
  library setup time                                                                    1.0000           -0.0805    33.5536
  data required time                                                                                                33.5536
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5536
  data arrival time                                                                                                -24.3840
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1696

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1966 
  total derate : arrival time                                                                            -0.0222 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2188 

  slack (with derating applied) (MET)                                                                     9.1696 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3884 



  Startpoint: la_oenb[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[121]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[57] (in)                                                             3.7359                     2.1274 &  24.1274 r
  la_oenb[57] (net)                                      2   0.2184 
  mprj/la_oenb[57] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.1274 r
  mprj/la_oenb[57] (net) 
  mprj/i_BUF[121]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.7400   1.0500   0.0000   0.0779 &  24.2053 r
  mprj/i_BUF[121]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1498   1.0500            0.1517 &  24.3570 r
  mprj/buf_i[121] (net)                                  2   0.0180 
  mprj/i_FF[121]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1498   1.0500   0.0000   0.0003 &  24.3573 r
  data arrival time                                                                                                 24.3573

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[121]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4206   0.9500   0.0000   0.6649 &  33.7280 r
  clock reconvergence pessimism                                                                           0.0000    33.7280
  clock uncertainty                                                                                      -0.1000    33.6280
  library setup time                                                                    1.0000           -0.0833    33.5447
  data required time                                                                                                33.5447
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5447
  data arrival time                                                                                                -24.3573
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1874

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1963 
  total derate : arrival time                                                                            -0.0109 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2072 

  slack (with derating applied) (MET)                                                                     9.1874 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3946 



  Startpoint: la_oenb[52]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[116]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[52] (in)                                                             3.5627                     2.0308 &  24.0308 r
  la_oenb[52] (net)                                      2   0.2084 
  mprj/la_oenb[52] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.0308 r
  mprj/la_oenb[52] (net) 
  mprj/i_BUF[116]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3675   3.5662   1.0500   0.1441   0.2212 &  24.2520 r
  mprj/i_BUF[116]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1233   1.0500            0.1363 &  24.3883 r
  mprj/buf_i[116] (net)                                  1   0.0053 
  mprj/i_FF[116]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0271   0.1233   1.0500   0.0110   0.0116 &  24.3999 r
  data arrival time                                                                                                 24.3999

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[116]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4347   0.9500   0.0000   0.7082 &  33.7713 r
  clock reconvergence pessimism                                                                           0.0000    33.7713
  clock uncertainty                                                                                      -0.1000    33.6713
  library setup time                                                                    1.0000           -0.0788    33.5925
  data required time                                                                                                33.5925
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5925
  data arrival time                                                                                                -24.3999
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1926

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1985 
  total derate : arrival time                                                                            -0.0176 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2161 

  slack (with derating applied) (MET)                                                                     9.1926 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4087 



  Startpoint: la_oenb[56]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[120]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[56] (in)                                                             3.5420                     2.0194 &  24.0194 r
  la_oenb[56] (net)                                      2   0.2072 
  mprj/la_oenb[56] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.0194 r
  mprj/la_oenb[56] (net) 
  mprj/i_BUF[120]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.1112   3.5454   1.0500   0.0419   0.1140 &  24.1334 r
  mprj/i_BUF[120]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1674   1.0500            0.1797 &  24.3131 r
  mprj/buf_i[120] (net)                                  2   0.0304 
  mprj/i_FF[120]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0725   0.1674   1.0500   0.0294   0.0315 &  24.3446 r
  data arrival time                                                                                                 24.3446

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[120]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4236   0.9500   0.0000   0.6734 &  33.7365 r
  clock reconvergence pessimism                                                                           0.0000    33.7365
  clock uncertainty                                                                                      -0.1000    33.6365
  library setup time                                                                    1.0000           -0.0844    33.5521
  data required time                                                                                                33.5521
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5521
  data arrival time                                                                                                -24.3446
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2075

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1967 
  total derate : arrival time                                                                            -0.0155 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2122 

  slack (with derating applied) (MET)                                                                     9.2075 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4197 



  Startpoint: wbs_dat_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[29]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[29] (in)                                                           3.2596                     1.8595 &  23.8595 r
  wbs_dat_i[29] (net)                                    2   0.1906 
  mprj/wbs_dat_i[29] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.8595 r
  mprj/wbs_dat_i[29] (net) 
  mprj/i_BUF[29]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.1498   3.2625   1.0500   0.0569   0.1186 &  23.9781 r
  mprj/i_BUF[29]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1185   1.0500            0.1507 &  24.1288 r
  mprj/buf_i[29] (net)                                   1   0.0050 
  mprj/i_FF[29]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1185   1.0500   0.0000   0.0000 &  24.1288 r
  data arrival time                                                                                                 24.1288

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[29]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4037   0.9500   0.0000   0.4508 &  33.5139 r
  clock reconvergence pessimism                                                                           0.0000    33.5139
  clock uncertainty                                                                                      -0.1000    33.4139
  library setup time                                                                    1.0000           -0.0775    33.3365
  data required time                                                                                                33.3365
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3365
  data arrival time                                                                                                -24.1288
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2076

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1850 
  total derate : arrival time                                                                            -0.0128 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1978 

  slack (with derating applied) (MET)                                                                     9.2076 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4055 



  Startpoint: la_oenb[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[122]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[58] (in)                                                             3.6475                     2.0764 &  24.0764 r
  la_oenb[58] (net)                                      2   0.2132 
  mprj/la_oenb[58] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.0764 r
  mprj/la_oenb[58] (net) 
  mprj/i_BUF[122]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.6515   1.0500   0.0000   0.0768 &  24.1532 r
  mprj/i_BUF[122]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1536   1.0500            0.1606 &  24.3138 r
  mprj/buf_i[122] (net)                                  2   0.0210 
  mprj/i_FF[122]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0293   0.1536   1.0500   0.0116   0.0126 &  24.3263 r
  data arrival time                                                                                                 24.3263

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[122]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4213   0.9500   0.0000   0.6633 &  33.7264 r
  clock reconvergence pessimism                                                                           0.0000    33.7264
  clock uncertainty                                                                                      -0.1000    33.6264
  library setup time                                                                    1.0000           -0.0835    33.5429
  data required time                                                                                                33.5429
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5429
  data arrival time                                                                                                -24.3263
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2166

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1962 
  total derate : arrival time                                                                            -0.0119 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2081 

  slack (with derating applied) (MET)                                                                     9.2166 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4247 



  Startpoint: la_data_in[32]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[160]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[32] (in)                                                          3.2430                     1.8510 &  23.8510 r
  la_data_in[32] (net)                                   2   0.1897 
  mprj/la_data_in[32] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.8510 r
  mprj/la_data_in[32] (net) 
  mprj/i_BUF[160]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.5772   3.2453   1.0500   0.2198   0.2859 &  24.1369 r
  mprj/i_BUF[160]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1247   1.0500            0.1578 &  24.2946 r
  mprj/buf_i[160] (net)                                  1   0.0081 
  mprj/i_FF[160]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0536   0.1247   1.0500   0.0217   0.0229 &  24.3175 r
  data arrival time                                                                                                 24.3175

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[160]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4223   0.9500   0.0000   0.6611 &  33.7243 r
  clock reconvergence pessimism                                                                           0.0000    33.7243
  clock uncertainty                                                                                      -0.1000    33.6243
  library setup time                                                                    1.0000           -0.0789    33.5453
  data required time                                                                                                33.5453
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5453
  data arrival time                                                                                                -24.3175
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2278

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1961 
  total derate : arrival time                                                                            -0.0222 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2183 

  slack (with derating applied) (MET)                                                                     9.2278 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4461 



  Startpoint: io_in[17] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[209]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[17] (in)                                                               2.8750                     1.6496 &  23.6496 r
  io_in[17] (net)                                        2   0.1685 
  mprj/io_in[17] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.6496 r
  mprj/io_in[17] (net) 
  mprj/i_BUF[209]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6859   2.8759   1.0500   0.2797   0.3280 &  23.9776 r
  mprj/i_BUF[209]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1527   1.0500            0.2050 &  24.1826 r
  mprj/buf_i[209] (net)                                  2   0.0272 
  mprj/i_FF[209]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1527   1.0500   0.0000   0.0005 &  24.1831 r
  data arrival time                                                                                                 24.1831

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[209]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4102   0.9500   0.0000   0.5350 &  33.5981 r
  clock reconvergence pessimism                                                                           0.0000    33.5981
  clock uncertainty                                                                                      -0.1000    33.4981
  library setup time                                                                    1.0000           -0.0833    33.4148
  data required time                                                                                                33.4148
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4148
  data arrival time                                                                                                -24.1831
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2317

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1894 
  total derate : arrival time                                                                            -0.0254 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2148 

  slack (with derating applied) (MET)                                                                     9.2317 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4465 



  Startpoint: la_data_in[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[158]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[30] (in)                                                          3.1887                     1.8211 &  23.8211 r
  la_data_in[30] (net)                                   2   0.1866 
  mprj/la_data_in[30] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.8211 r
  mprj/la_data_in[30] (net) 
  mprj/i_BUF[158]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.5552   3.1912   1.0500   0.2201   0.2838 &  24.1049 r
  mprj/i_BUF[158]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1299   1.0500            0.1662 &  24.2711 r
  mprj/buf_i[158] (net)                                  1   0.0110 
  mprj/i_FF[158]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0792   0.1299   1.0500   0.0323   0.0340 &  24.3051 r
  data arrival time                                                                                                 24.3051

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[158]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4231   0.9500   0.0000   0.6753 &  33.7385 r
  clock reconvergence pessimism                                                                           0.0000    33.7385
  clock uncertainty                                                                                      -0.1000    33.6385
  library setup time                                                                    1.0000           -0.0800    33.5584
  data required time                                                                                                33.5584
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5584
  data arrival time                                                                                                -24.3051
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2533

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1968 
  total derate : arrival time                                                                            -0.0230 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2199 

  slack (with derating applied) (MET)                                                                     9.2533 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4732 



  Startpoint: la_oenb[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[117]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[53] (in)                                                             3.5807                     2.0413 &  24.0413 r
  la_oenb[53] (net)                                      2   0.2094 
  mprj/la_oenb[53] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.0413 r
  mprj/la_oenb[53] (net) 
  mprj/i_BUF[117]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2001   3.5843   1.0500   0.0785   0.1538 &  24.1950 r
  mprj/i_BUF[117]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1293   1.0500            0.1412 &  24.3363 r
  mprj/buf_i[117] (net)                                  1   0.0082 
  mprj/i_FF[117]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1293   1.0500   0.0000   0.0001 &  24.3364 r
  data arrival time                                                                                                 24.3364

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[117]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4347   0.9500   0.0000   0.7090 &  33.7721 r
  clock reconvergence pessimism                                                                           0.0000    33.7721
  clock uncertainty                                                                                      -0.1000    33.6721
  library setup time                                                                    1.0000           -0.0801    33.5921
  data required time                                                                                                33.5921
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5921
  data arrival time                                                                                                -24.3364
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2557

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1986 
  total derate : arrival time                                                                            -0.0141 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2126 

  slack (with derating applied) (MET)                                                                     9.2557 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4683 



  Startpoint: la_oenb[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[115]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[51] (in)                                                             3.4803                     1.9883 &  23.9883 r
  la_oenb[51] (net)                                      2   0.2038 
  mprj/la_oenb[51] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.9883 r
  mprj/la_oenb[51] (net) 
  mprj/i_BUF[115]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2982   3.4830   1.0500   0.1153   0.1841 &  24.1724 r
  mprj/i_BUF[115]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1247   1.0500            0.1429 &  24.3153 r
  mprj/buf_i[115] (net)                                  1   0.0065 
  mprj/i_FF[115]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0167   0.1247   1.0500   0.0068   0.0072 &  24.3224 r
  data arrival time                                                                                                 24.3224

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[115]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4347   0.9500   0.0000   0.7069 &  33.7700 r
  clock reconvergence pessimism                                                                           0.0000    33.7700
  clock uncertainty                                                                                      -0.1000    33.6700
  library setup time                                                                    1.0000           -0.0791    33.5909
  data required time                                                                                                33.5909
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5909
  data arrival time                                                                                                -24.3224
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2685

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1985 
  total derate : arrival time                                                                            -0.0159 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2144 

  slack (with derating applied) (MET)                                                                     9.2685 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4829 



  Startpoint: la_oenb[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[88]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[24] (in)                                                             3.2608                     1.8648 &  23.8648 r
  la_oenb[24] (net)                                      2   0.1910 
  mprj/la_oenb[24] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.8648 r
  mprj/la_oenb[24] (net) 
  mprj/i_BUF[88]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.4571   3.2632   1.0500   0.1794   0.2415 &  24.1062 r
  mprj/i_BUF[88]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1368   1.0500            0.1685 &  24.2748 r
  mprj/buf_i[88] (net)                                   2   0.0139 
  mprj/i_FF[88]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0212   0.1368   1.0500   0.0084   0.0090 &  24.2837 r
  data arrival time                                                                                                 24.2837

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[88]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4242   0.9500   0.0000   0.6714 &  33.7345 r
  clock reconvergence pessimism                                                                           0.0000    33.7345
  clock uncertainty                                                                                      -0.1000    33.6345
  library setup time                                                                    1.0000           -0.0815    33.5530
  data required time                                                                                                33.5530
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5530
  data arrival time                                                                                                -24.2837
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2693

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1966 
  total derate : arrival time                                                                            -0.0199 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2166 

  slack (with derating applied) (MET)                                                                     9.2693 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4858 



  Startpoint: la_oenb[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[110]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[46] (in)                                                             3.3892                     1.9315 &  23.9315 r
  la_oenb[46] (net)                                      2   0.1981 
  mprj/la_oenb[46] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.9315 r
  mprj/la_oenb[46] (net) 
  mprj/i_BUF[110]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2959   3.3924   1.0500   0.1145   0.1851 &  24.1166 r
  mprj/i_BUF[110]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1526   1.0500            0.1752 &  24.2918 r
  mprj/buf_i[110] (net)                                  2   0.0225 
  mprj/i_FF[110]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0501   0.1526   1.0500   0.0203   0.0217 &  24.3134 r
  data arrival time                                                                                                 24.3134

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[110]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4347   0.9500   0.0000   0.7090 &  33.7722 r
  clock reconvergence pessimism                                                                           0.0000    33.7722
  clock uncertainty                                                                                      -0.1000    33.6722
  library setup time                                                                    1.0000           -0.0836    33.5886
  data required time                                                                                                33.5886
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5886
  data arrival time                                                                                                -24.3134
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2751

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1986 
  total derate : arrival time                                                                            -0.0182 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2168 

  slack (with derating applied) (MET)                                                                     9.2751 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4919 



  Startpoint: io_in[25] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[217]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[25] (in)                                                               3.3056                     1.8835 &  23.8835 r
  io_in[25] (net)                                        2   0.1932 
  mprj/io_in[25] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.8835 r
  mprj/io_in[25] (net) 
  mprj/i_BUF[217]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0805   3.3088   1.0500   0.0303   0.0959 &  23.9794 r
  mprj/i_BUF[217]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1515   1.0500            0.1792 &  24.1586 r
  mprj/buf_i[217] (net)                                  2   0.0225 
  mprj/i_FF[217]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1515   1.0500   0.0000   0.0004 &  24.1590 r
  data arrival time                                                                                                 24.1590

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[217]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4104   0.9500   0.0000   0.5546 &  33.6178 r
  clock reconvergence pessimism                                                                           0.0000    33.6178
  clock uncertainty                                                                                      -0.1000    33.5178
  library setup time                                                                    1.0000           -0.0832    33.4345
  data required time                                                                                                33.4345
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4345
  data arrival time                                                                                                -24.1590
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2755

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1905 
  total derate : arrival time                                                                            -0.0131 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2036 

  slack (with derating applied) (MET)                                                                     9.2755 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4791 



  Startpoint: la_oenb[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[124]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[60] (in)                                                             3.4922                     1.9912 &  23.9912 r
  la_oenb[60] (net)                                      2   0.2043 
  mprj/la_oenb[60] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.9912 r
  mprj/la_oenb[60] (net) 
  mprj/i_BUF[124]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.4954   1.0500   0.0000   0.0688 &  24.0600 r
  mprj/i_BUF[124]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1647   1.0500            0.1802 &  24.2402 r
  mprj/buf_i[124] (net)                                  2   0.0292 
  mprj/i_FF[124]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0180   0.1647   1.0500   0.0071   0.0081 &  24.2483 r
  data arrival time                                                                                                 24.2483

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[124]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4257   0.9500   0.0000   0.6622 &  33.7253 r
  clock reconvergence pessimism                                                                           0.0000    33.7253
  clock uncertainty                                                                                      -0.1000    33.6253
  library setup time                                                                    1.0000           -0.0842    33.5411
  data required time                                                                                                33.5411
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5411
  data arrival time                                                                                                -24.2483
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2927

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1961 
  total derate : arrival time                                                                            -0.0122 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2084 

  slack (with derating applied) (MET)                                                                     9.2927 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5011 



  Startpoint: la_oenb[40]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[104]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[40] (in)                                                             3.3040                     1.8917 &  23.8917 r
  la_oenb[40] (net)                                      2   0.1937 
  mprj/la_oenb[40] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.8917 r
  mprj/la_oenb[40] (net) 
  mprj/i_BUF[104]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3204   3.3061   1.0500   0.1274   0.1880 &  24.0796 r
  mprj/i_BUF[104]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1289   1.0500            0.1582 &  24.2378 r
  mprj/buf_i[104] (net)                                  2   0.0098 
  mprj/i_FF[104]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1289   1.0500   0.0000   0.0001 &  24.2379 r
  data arrival time                                                                                                 24.2379

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[104]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4205   0.9500   0.0000   0.6651 &  33.7283 r
  clock reconvergence pessimism                                                                           0.0000    33.7283
  clock uncertainty                                                                                      -0.1000    33.6283
  library setup time                                                                    1.0000           -0.0798    33.5484
  data required time                                                                                                33.5484
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5484
  data arrival time                                                                                                -24.2379
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3106

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1963 
  total derate : arrival time                                                                            -0.0165 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2128 

  slack (with derating applied) (MET)                                                                     9.3106 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5233 



  Startpoint: la_oenb[47]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[111]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[47] (in)                                                             3.3675                     1.9211 &  23.9211 r
  la_oenb[47] (net)                                      2   0.1970 
  mprj/la_oenb[47] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.9211 r
  mprj/la_oenb[47] (net) 
  mprj/i_BUF[111]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2209   3.3705   1.0500   0.0860   0.1525 &  24.0736 r
  mprj/i_BUF[111]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1391   1.0500            0.1642 &  24.2378 r
  mprj/buf_i[111] (net)                                  2   0.0144 
  mprj/i_FF[111]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0434   0.1391   1.0500   0.0173   0.0184 &  24.2561 r
  data arrival time                                                                                                 24.2561

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[111]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4347   0.9500   0.0000   0.7090 &  33.7721 r
  clock reconvergence pessimism                                                                           0.0000    33.7721
  clock uncertainty                                                                                      -0.1000    33.6721
  library setup time                                                                    1.0000           -0.0821    33.5900
  data required time                                                                                                33.5900
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5900
  data arrival time                                                                                                -24.2561
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3339

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1986 
  total derate : arrival time                                                                            -0.0160 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2145 

  slack (with derating applied) (MET)                                                                     9.3339 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5484 



  Startpoint: la_data_in[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[159]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[31] (in)                                                          3.1223                     1.7837 &  23.7837 r
  la_data_in[31] (net)                                   2   0.1827 
  mprj/la_data_in[31] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.7837 r
  mprj/la_data_in[31] (net) 
  mprj/i_BUF[159]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.5079   3.1247   1.0500   0.1981   0.2596 &  24.0433 r
  mprj/i_BUF[159]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1277   1.0500            0.1682 &  24.2115 r
  mprj/buf_i[159] (net)                                  2   0.0104 
  mprj/i_FF[159]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0162   0.1277   1.0500   0.0064   0.0068 &  24.2183 r
  data arrival time                                                                                                 24.2183

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[159]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4245   0.9500   0.0000   0.6703 &  33.7334 r
  clock reconvergence pessimism                                                                           0.0000    33.7334
  clock uncertainty                                                                                      -0.1000    33.6334
  library setup time                                                                    1.0000           -0.0796    33.5538
  data required time                                                                                                33.5538
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5538
  data arrival time                                                                                                -24.2183
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3355

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1966 
  total derate : arrival time                                                                            -0.0207 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2172 

  slack (with derating applied) (MET)                                                                     9.3355 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5528 



  Startpoint: io_in[12] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[204]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[12] (in)                                                               2.8107                     1.6090 &  23.6090 r
  io_in[12] (net)                                        2   0.1645 
  mprj/io_in[12] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.6090 r
  mprj/io_in[12] (net) 
  mprj/i_BUF[204]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3416   2.8123   1.0500   0.1333   0.1803 &  23.7892 r
  mprj/i_BUF[204]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1474   1.0500            0.2035 &  23.9928 r
  mprj/buf_i[204] (net)                                  2   0.0245 
  mprj/i_FF[204]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1474   1.0500   0.0000   0.0005 &  23.9932 r
  data arrival time                                                                                                 23.9932

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[204]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4001   0.9500   0.0000   0.4656 &  33.5287 r
  clock reconvergence pessimism                                                                           0.0000    33.5287
  clock uncertainty                                                                                      -0.1000    33.4287
  library setup time                                                                    1.0000           -0.0829    33.3458
  data required time                                                                                                33.3458
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.3458
  data arrival time                                                                                                -23.9932
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3526

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1858 
  total derate : arrival time                                                                            -0.0183 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2041 

  slack (with derating applied) (MET)                                                                     9.3526 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5566 



  Startpoint: la_oenb[44]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[108]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[44] (in)                                                             3.2048                     1.8299 &  23.8299 r
  la_oenb[44] (net)                                      2   0.1875 
  mprj/la_oenb[44] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.8299 r
  mprj/la_oenb[44] (net) 
  mprj/i_BUF[108]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3583   3.2071   1.0500   0.1373   0.2004 &  24.0303 r
  mprj/i_BUF[108]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1340   1.0500            0.1692 &  24.1995 r
  mprj/buf_i[108] (net)                                  2   0.0129 
  mprj/i_FF[108]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0361   0.1340   1.0500   0.0147   0.0155 &  24.2150 r
  data arrival time                                                                                                 24.2150

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[108]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4106   0.9500   0.0000   0.7049 &  33.7680 r
  clock reconvergence pessimism                                                                           0.0000    33.7680
  clock uncertainty                                                                                      -0.1000    33.6680
  library setup time                                                                    1.0000           -0.0807    33.5873
  data required time                                                                                                33.5873
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5873
  data arrival time                                                                                                -24.2150
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3723

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1984 
  total derate : arrival time                                                                            -0.0183 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2167 

  slack (with derating applied) (MET)                                                                     9.3723 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5890 



  Startpoint: la_oenb[50]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[114]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[50] (in)                                                             3.3404                     1.9056 &  23.9056 r
  la_oenb[50] (net)                                      2   0.1954 
  mprj/la_oenb[50] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.9056 r
  mprj/la_oenb[50] (net) 
  mprj/i_BUF[114]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.1468   3.3433   1.0500   0.0553   0.1202 &  24.0257 r
  mprj/i_BUF[114]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1252   1.0500            0.1522 &  24.1779 r
  mprj/buf_i[114] (net)                                  1   0.0077 
  mprj/i_FF[114]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0641   0.1252   1.0500   0.0262   0.0276 &  24.2055 r
  data arrival time                                                                                                 24.2055

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[114]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4165   0.9500   0.0000   0.6957 &  33.7588 r
  clock reconvergence pessimism                                                                           0.0000    33.7588
  clock uncertainty                                                                                      -0.1000    33.6588
  library setup time                                                                    1.0000           -0.0790    33.5798
  data required time                                                                                                33.5798
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5798
  data arrival time                                                                                                -24.2055
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3744

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1979 
  total derate : arrival time                                                                            -0.0143 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2122 

  slack (with derating applied) (MET)                                                                     9.3744 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5865 



  Startpoint: la_oenb[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[91]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[27] (in)                                                             3.0638                     1.7495 &  23.7495 r
  la_oenb[27] (net)                                      2   0.1792 
  mprj/la_oenb[27] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.7495 r
  mprj/la_oenb[27] (net) 
  mprj/i_BUF[91]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.4808   3.0661   1.0500   0.1929   0.2525 &  24.0019 r
  mprj/i_BUF[91]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1390   1.0500            0.1825 &  24.1844 r
  mprj/buf_i[91] (net)                                   2   0.0168 
  mprj/i_FF[91]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0230   0.1390   1.0500   0.0090   0.0097 &  24.1941 r
  data arrival time                                                                                                 24.1941

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[91]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4133   0.9500   0.0000   0.7009 &  33.7640 r
  clock reconvergence pessimism                                                                           0.0000    33.7640
  clock uncertainty                                                                                      -0.1000    33.6640
  library setup time                                                                    1.0000           -0.0818    33.5822
  data required time                                                                                                33.5822
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5822
  data arrival time                                                                                                -24.1941
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3881

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1982 
  total derate : arrival time                                                                            -0.0212 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2193 

  slack (with derating applied) (MET)                                                                     9.3881 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6075 



  Startpoint: la_oenb[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[97]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[33] (in)                                                             3.1202                     1.7818 &  23.7818 r
  la_oenb[33] (net)                                      2   0.1825 
  mprj/la_oenb[33] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.7818 r
  mprj/la_oenb[33] (net) 
  mprj/i_BUF[97]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.3164   3.1225   1.0500   0.1272   0.1859 &  23.9677 r
  mprj/i_BUF[97]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1341   1.0500            0.1746 &  24.1423 r
  mprj/buf_i[97] (net)                                   2   0.0135 
  mprj/i_FF[97]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0049   0.1341   1.0500   0.0018   0.0021 &  24.1444 r
  data arrival time                                                                                                 24.1444

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[97]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4231   0.9500   0.0000   0.6590 &  33.7221 r
  clock reconvergence pessimism                                                                           0.0000    33.7221
  clock uncertainty                                                                                      -0.1000    33.6221
  library setup time                                                                    1.0000           -0.0809    33.5412
  data required time                                                                                                33.5412
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5412
  data arrival time                                                                                                -24.1444
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3968

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1960 
  total derate : arrival time                                                                            -0.0173 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2132 

  slack (with derating applied) (MET)                                                                     9.3968 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6100 



  Startpoint: la_data_in[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[156]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[28] (in)                                                          3.0054                     1.7151 &  23.7151 r
  la_data_in[28] (net)                                   2   0.1757 
  mprj/la_data_in[28] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.7151 r
  mprj/la_data_in[28] (net) 
  mprj/i_BUF[156]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.4007   3.0077   1.0500   0.1623   0.2207 &  23.9358 r
  mprj/i_BUF[156]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1560   1.0500            0.2011 &  24.1369 r
  mprj/buf_i[156] (net)                                  2   0.0278 
  mprj/i_FF[156]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0770   0.1560   1.0500   0.0315   0.0334 &  24.1703 r
  data arrival time                                                                                                 24.1703

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[156]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4133   0.9500   0.0000   0.7009 &  33.7640 r
  clock reconvergence pessimism                                                                           0.0000    33.7640
  clock uncertainty                                                                                      -0.1000    33.6640
  library setup time                                                                    1.0000           -0.0835    33.5805
  data required time                                                                                                33.5805
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5805
  data arrival time                                                                                                -24.1703
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4102

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1982 
  total derate : arrival time                                                                            -0.0217 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2198 

  slack (with derating applied) (MET)                                                                     9.4102 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6300 



  Startpoint: la_data_in[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[135]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[7] (in)                                                           3.0116                     1.7185 &  23.7185 r
  la_data_in[7] (net)                                    2   0.1760 
  mprj/la_data_in[7] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.7185 r
  mprj/la_data_in[7] (net) 
  mprj/i_BUF[135]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.1754   3.0136   1.0500   0.0667   0.1197 &  23.8382 r
  mprj/i_BUF[135]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1131   1.0500            0.1609 &  23.9990 r
  mprj/buf_i[135] (net)                                  1   0.0040 
  mprj/i_FF[135]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1131   1.0500   0.0000   0.0000 &  23.9991 r
  data arrival time                                                                                                 23.9991

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[135]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4167   0.9500   0.0000   0.5237 &  33.5868 r
  clock reconvergence pessimism                                                                           0.0000    33.5868
  clock uncertainty                                                                                      -0.1000    33.4868
  library setup time                                                                    1.0000           -0.0765    33.4103
  data required time                                                                                                33.4103
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4103
  data arrival time                                                                                                -23.9991
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4112

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1888 
  total derate : arrival time                                                                            -0.0134 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2022 

  slack (with derating applied) (MET)                                                                     9.4112 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6134 



  Startpoint: la_oenb[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[92]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[28] (in)                                                             2.9114                     1.6638 &  23.6638 r
  la_oenb[28] (net)                                      2   0.1703 
  mprj/la_oenb[28] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.6638 r
  mprj/la_oenb[28] (net) 
  mprj/i_BUF[92]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.3934   2.9134   1.0500   0.1568   0.2095 &  23.8733 r
  mprj/i_BUF[92]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1502   1.0500            0.2008 &  24.0741 r
  mprj/buf_i[92] (net)                                   2   0.0252 
  mprj/i_FF[92]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0663   0.1502   1.0500   0.0263   0.0280 &  24.1021 r
  data arrival time                                                                                                 24.1021

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[92]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4176   0.9500   0.0000   0.6936 &  33.7568 r
  clock reconvergence pessimism                                                                           0.0000    33.7568
  clock uncertainty                                                                                      -0.1000    33.6567
  library setup time                                                                    1.0000           -0.0833    33.5735
  data required time                                                                                                33.5735
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5735
  data arrival time                                                                                                -24.1021
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4714

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1978 
  total derate : arrival time                                                                            -0.0209 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2186 

  slack (with derating applied) (MET)                                                                     9.4714 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6900 



  Startpoint: io_in[26] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[218]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[26] (in)                                                               2.9916                     1.7050 &  23.7050 r
  io_in[26] (net)                                        2   0.1747 
  mprj/io_in[26] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.7050 r
  mprj/io_in[26] (net) 
  mprj/i_BUF[218]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.9941   1.0500   0.0000   0.0534 &  23.7584 r
  mprj/i_BUF[218]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1541   1.0500            0.2002 &  23.9585 r
  mprj/buf_i[218] (net)                                  2   0.0269 
  mprj/i_FF[218]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1541   1.0500   0.0000   0.0005 &  23.9590 r
  data arrival time                                                                                                 23.9590

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[218]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4104   0.9500   0.0000   0.5519 &  33.6151 r
  clock reconvergence pessimism                                                                           0.0000    33.6151
  clock uncertainty                                                                                      -0.1000    33.5151
  library setup time                                                                    1.0000           -0.0834    33.4317
  data required time                                                                                                33.4317
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4317
  data arrival time                                                                                                -23.9590
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4727

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1903 
  total derate : arrival time                                                                            -0.0121 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2024 

  slack (with derating applied) (MET)                                                                     9.4727 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6751 



  Startpoint: la_oenb[48]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[112]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[48] (in)                                                             3.2865                     1.8730 &  23.8730 r
  la_oenb[48] (net)                                      2   0.1921 
  mprj/la_oenb[48] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.8730 r
  mprj/la_oenb[48] (net) 
  mprj/i_BUF[112]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.2896   1.0500   0.0000   0.0622 &  23.9352 r
  mprj/i_BUF[112]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1352   1.0500            0.1653 &  24.1006 r
  mprj/buf_i[112] (net)                                  2   0.0130 
  mprj/i_FF[112]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0170   0.1352   1.0500   0.0068   0.0073 &  24.1078 r
  data arrival time                                                                                                 24.1078

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[112]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4347   0.9500   0.0000   0.7089 &  33.7720 r
  clock reconvergence pessimism                                                                           0.0000    33.7720
  clock uncertainty                                                                                      -0.1000    33.6720
  library setup time                                                                    1.0000           -0.0813    33.5907
  data required time                                                                                                33.5907
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5907
  data arrival time                                                                                                -24.1078
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4829

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1986 
  total derate : arrival time                                                                            -0.0112 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2098 

  slack (with derating applied) (MET)                                                                     9.4829 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6927 



  Startpoint: la_oenb[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[95]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[31] (in)                                                             2.9665                     1.6937 &  23.6937 r
  la_oenb[31] (net)                                      2   0.1734 
  mprj/la_oenb[31] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.6937 r
  mprj/la_oenb[31] (net) 
  mprj/i_BUF[95]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.2534   2.9686   1.0500   0.1005   0.1538 &  23.8475 r
  mprj/i_BUF[95]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1298   1.0500            0.1794 &  24.0269 r
  mprj/buf_i[95] (net)                                   2   0.0125 
  mprj/i_FF[95]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1298   1.0500   0.0000   0.0001 &  24.0270 r
  data arrival time                                                                                                 24.0270

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[95]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4223   0.9500   0.0000   0.6611 &  33.7243 r
  clock reconvergence pessimism                                                                           0.0000    33.7243
  clock uncertainty                                                                                      -0.1000    33.6243
  library setup time                                                                    1.0000           -0.0800    33.5443
  data required time                                                                                                33.5443
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5443
  data arrival time                                                                                                -24.0270
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5173

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1961 
  total derate : arrival time                                                                            -0.0159 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2119 

  slack (with derating applied) (MET)                                                                     9.5173 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7292 



  Startpoint: la_data_in[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[137]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[9] (in)                                                           2.8727                     1.6412 &  23.6412 r
  la_data_in[9] (net)                                    2   0.1680 
  mprj/la_data_in[9] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.6412 r
  mprj/la_data_in[9] (net) 
  mprj/i_BUF[137]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.1461   2.8747   1.0500   0.0567   0.1050 &  23.7461 r
  mprj/i_BUF[137]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1089   1.0500            0.1645 &  23.9106 r
  mprj/buf_i[137] (net)                                  1   0.0030 
  mprj/i_FF[137]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1089   1.0500   0.0000   0.0000 &  23.9106 r
  data arrival time                                                                                                 23.9106

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[137]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4201   0.9500   0.0000   0.5448 &  33.6079 r
  clock reconvergence pessimism                                                                           0.0000    33.6079
  clock uncertainty                                                                                      -0.1000    33.5079
  library setup time                                                                    1.0000           -0.0757    33.4322
  data required time                                                                                                33.4322
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4322
  data arrival time                                                                                                -23.9106
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5216

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1899 
  total derate : arrival time                                                                            -0.0128 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2028 

  slack (with derating applied) (MET)                                                                     9.5216 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7244 



  Startpoint: la_oenb[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[106]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[42] (in)                                                             3.1156                     1.7767 &  23.7767 r
  la_oenb[42] (net)                                      2   0.1821 
  mprj/la_oenb[42] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.7767 r
  mprj/la_oenb[42] (net) 
  mprj/i_BUF[106]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0871   3.1183   1.0500   0.0328   0.0901 &  23.8668 r
  mprj/i_BUF[106]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1346   1.0500            0.1753 &  24.0420 r
  mprj/buf_i[106] (net)                                  2   0.0138 
  mprj/i_FF[106]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0060   0.1346   1.0500   0.0023   0.0026 &  24.0446 r
  data arrival time                                                                                                 24.0446

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[106]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4165   0.9500   0.0000   0.6957 &  33.7588 r
  clock reconvergence pessimism                                                                           0.0000    33.7588
  clock uncertainty                                                                                      -0.1000    33.6588
  library setup time                                                                    1.0000           -0.0809    33.5779
  data required time                                                                                                33.5779
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5779
  data arrival time                                                                                                -24.0446
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5333

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1979 
  total derate : arrival time                                                                            -0.0128 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2106 

  slack (with derating applied) (MET)                                                                     9.5333 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7439 



  Startpoint: la_oenb[32]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[96]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[32] (in)                                                             2.9098                     1.6616 &  23.6616 r
  la_oenb[32] (net)                                      2   0.1701 
  mprj/la_oenb[32] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.6616 r
  mprj/la_oenb[32] (net) 
  mprj/i_BUF[96]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.1877   2.9117   1.0500   0.0737   0.1243 &  23.7859 r
  mprj/i_BUF[96]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1132   1.0500            0.1666 &  23.9525 r
  mprj/buf_i[96] (net)                                   1   0.0048 
  mprj/i_FF[96]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0061   0.1132   1.0500   0.0023   0.0025 &  23.9549 r
  data arrival time                                                                                                 23.9549

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[96]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4223   0.9500   0.0000   0.6610 &  33.7241 r
  clock reconvergence pessimism                                                                           0.0000    33.7241
  clock uncertainty                                                                                      -0.1000    33.6241
  library setup time                                                                    1.0000           -0.0766    33.5476
  data required time                                                                                                33.5476
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5476
  data arrival time                                                                                                -23.9549
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5926

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1961 
  total derate : arrival time                                                                            -0.0140 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2100 

  slack (with derating applied) (MET)                                                                     9.5926 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8026 



  Startpoint: la_oenb[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[81]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[17] (in)                                                             2.7921                     1.5976 &  23.5976 r
  la_oenb[17] (net)                                      2   0.1634 
  mprj/la_oenb[17] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.5976 r
  mprj/la_oenb[17] (net) 
  mprj/i_BUF[81]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   2.7937   1.0500   0.0000   0.0403 &  23.6379 r
  mprj/i_BUF[81]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1106   1.0500            0.1705 &  23.8084 r
  mprj/buf_i[81] (net)                                   1   0.0044 
  mprj/i_FF[81]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1106   1.0500   0.0000   0.0000 &  23.8084 r
  data arrival time                                                                                                 23.8084

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[81]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4266   0.9500   0.0000   0.5944 &  33.6575 r
  clock reconvergence pessimism                                                                           0.0000    33.6575
  clock uncertainty                                                                                      -0.1000    33.5575
  library setup time                                                                    1.0000           -0.0761    33.4814
  data required time                                                                                                33.4814
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4814
  data arrival time                                                                                                -23.8084
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6730

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1926 
  total derate : arrival time                                                                            -0.0100 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2026 

  slack (with derating applied) (MET)                                                                     9.6730 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8756 



  Startpoint: la_data_in[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[146]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[18] (in)                                                          2.7714                     1.5825 &  23.5825 r
  la_data_in[18] (net)                                   2   0.1619 
  mprj/la_data_in[18] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.5825 r
  mprj/la_data_in[18] (net) 
  mprj/i_BUF[146]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.7733   1.0500   0.0000   0.0439 &  23.6264 r
  mprj/i_BUF[146]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1104   1.0500            0.1715 &  23.7979 r
  mprj/buf_i[146] (net)                                  1   0.0045 
  mprj/i_FF[146]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1104   1.0500   0.0000   0.0001 &  23.7980 r
  data arrival time                                                                                                 23.7980

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[146]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4259   0.9500   0.0000   0.5876 &  33.6507 r
  clock reconvergence pessimism                                                                           0.0000    33.6507
  clock uncertainty                                                                                      -0.1000    33.5507
  library setup time                                                                    1.0000           -0.0760    33.4746
  data required time                                                                                                33.4746
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4746
  data arrival time                                                                                                -23.7980
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6767

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1922 
  total derate : arrival time                                                                            -0.0103 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2025 

  slack (with derating applied) (MET)                                                                     9.6767 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8791 



  Startpoint: la_oenb[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[93]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[29] (in)                                                             2.8505                     1.6267 &  23.6267 r
  la_oenb[29] (net)                                      2   0.1665 
  mprj/la_oenb[29] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.6267 r
  mprj/la_oenb[29] (net) 
  mprj/i_BUF[93]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   2.8526   1.0500   0.0000   0.0462 &  23.6729 r
  mprj/i_BUF[93]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1296   1.0500            0.1855 &  23.8585 r
  mprj/buf_i[93] (net)                                   2   0.0133 
  mprj/i_FF[93]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0426   0.1296   1.0500   0.0168   0.0178 &  23.8763 r
  data arrival time                                                                                                 23.8763

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[93]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4226   0.9500   0.0000   0.6770 &  33.7401 r
  clock reconvergence pessimism                                                                           0.0000    33.7401
  clock uncertainty                                                                                      -0.1000    33.6401
  library setup time                                                                    1.0000           -0.0800    33.5601
  data required time                                                                                                33.5601
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.5601
  data arrival time                                                                                                -23.8763
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6838

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1969 
  total derate : arrival time                                                                            -0.0119 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2088 

  slack (with derating applied) (MET)                                                                     9.6838 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8926 



  Startpoint: io_in[18] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[210]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[18] (in)                                                               2.1388                     1.2255 &  23.2255 r
  io_in[18] (net)                                        2   0.1249 
  mprj/io_in[18] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.2255 r
  mprj/io_in[18] (net) 
  mprj/i_BUF[210]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.1394   2.1393   1.0500   0.0563   0.0803 &  23.3057 r
  mprj/i_BUF[210]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1398   1.0500            0.2305 &  23.5363 r
  mprj/buf_i[210] (net)                                  2   0.0267 
  mprj/i_FF[210]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1398   1.0500   0.0000   0.0005 &  23.5367 r
  data arrival time                                                                                                 23.5367

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &  30.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &  33.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[210]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4102   0.9500   0.0000   0.5349 &  33.5980 r
  clock reconvergence pessimism                                                                           0.0000    33.5980
  clock uncertainty                                                                                      -0.1000    33.4980
  library setup time                                                                    1.0000           -0.0819    33.4161
  data required time                                                                                                33.4161
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.4161
  data arrival time                                                                                                -23.5367
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8793

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1894 
  total derate : arrival time                                                                            -0.0148 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2042 

  slack (with derating applied) (MET)                                                                     9.8793 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0836 



1
