Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system.ngc ...
WARNING:NetListWriters:298 - No output is written to system.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus axi4lite_0_M_AWADDR<511 : 0> on block
   system is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus axi4lite_0_M_ARADDR<511 : 0> on block
   system is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file system.edif ...
ngc2edif: Total memory usage is 91636 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_axi_xadc_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_axi_xadc_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   axi_xadc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i<31 : 0> on block
   system_axi_xadc_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus axi_xadc_0/ip2bus_data_int<31 : 0> on
   block system_axi_xadc_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus axi_xadc_0/bus2ip_wrce<24 : 0> on block
   system_axi_xadc_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus axi_xadc_0/bus2ip_rdce<24 : 0> on block
   system_axi_xadc_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus axi_xadc_0/bus2ip_be<3 : 0> on block
   system_axi_xadc_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi_xadc_0/AXI_XADC_CORE_I/TEMP_BUS_ARB_GEN_I.temp_rd_arbiter_inst/Inst_drp_r
   dwr_fsm/daddr_arb<6 : 0> on block system_axi_xadc_0_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi_xadc_0/AXI_XADC_CORE_I/TEMP_BUS_ARB_GEN_I.temp_rd_arbiter_inst/Inst_drp_r
   dwr_fsm/state[3]_GND_46_o_wide_mux_15_OUT<6 : 0> on block
   system_axi_xadc_0_wrapper is not reconstructed, because there are some
   missing bus signals.
  finished :Prep
Writing EDIF netlist file system_axi_xadc_0_wrapper.edif ...
ngc2edif: Total memory usage is 80244 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_rs232_uart_1_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_rs232_uart_1_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file system_rs232_uart_1_wrapper.edif ...
ngc2edif: Total memory usage is 78324 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_proc_sys_reset_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_proc_sys_reset_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus proc_sys_reset_0/SEQ/pr_dec<2 : 0> on
   block system_proc_sys_reset_0_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus proc_sys_reset_0/SEQ/bsr_dec<2 : 0> on
   block system_proc_sys_reset_0_wrapper is not reconstructed, because there are
   some missing bus signals.
  finished :Prep
Writing EDIF netlist file system_proc_sys_reset_0_wrapper.edif ...
ngc2edif: Total memory usage is 78324 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_clock_generator_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_clock_generator_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file system_clock_generator_0_wrapper.edif ...
ngc2edif: Total memory usage is 77108 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_microblaze_0_ilmb_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_microblaze_0_ilmb_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file system_microblaze_0_ilmb_wrapper.edif ...
ngc2edif: Total memory usage is 78260 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_microblaze_0_dlmb_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_microblaze_0_dlmb_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file system_microblaze_0_dlmb_wrapper.edif ...
ngc2edif: Total memory usage is 78516 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_axi4lite_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_axi4lite_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_i
   nst/m_amesg_i<48 : 1> on block system_axi4lite_0_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_i
   nst/s_amesg<48 : 1> on block system_axi4lite_0_wrapper is not reconstructed,
   because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_addr_decod
   er.addr_decoder_inst/ADDRESS_HIT<243 : 0> on block system_axi4lite_0_wrapper
   is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file system_axi4lite_0_wrapper.edif ...
ngc2edif: Total memory usage is 82420 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_axi_interconnect_1_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_axi_interconnect_1_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_a
   rbiter_inst/m_amesg_i<48 : 1> on block system_axi_interconnect_1_wrapper is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus axi_interconnect_1/cb_mf_awvalid<4 : 2>
   on block system_axi_interconnect_1_wrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_a
   rbiter_inst/s_amesg<48 : 1> on block system_axi_interconnect_1_wrapper is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file system_axi_interconnect_1_wrapper.edif ...
ngc2edif: Total memory usage is 80372 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_microblaze_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_microblaze_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_
   Perf/control_reg[8 : 0] on block system_microblaze_0_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus microblaze_0/LOCKSTEP_Out[3817 : 0] on
   block system_microblaze_0_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.wb_databus_read_data[31 : 0] on
   block system_microblaze_0_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.mem_MSR[28 : 0] on block
   system_microblaze_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.ex_MSR[30 : 0] on block
   system_microblaze_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry[9 : 1]
   on block system_microblaze_0_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl[10 : 2] on
   block system_microblaze_0_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_
   FPGA_Buffers_Mux.buffer_or_new[32 : 0] on block system_microblaze_0_wrapper
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_
   FPGA_Buffers_Mux.srl16[42 : 0] on block system_microblaze_0_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_
   Perf/Detect_Commands.sample[6 : 0] on block system_microblaze_0_wrapper is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_
   Perf/status_reg[27 : 0] on block system_microblaze_0_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_
   Perf/Use_SRL16.tdo_config_word1[15 : 0] on block system_microblaze_0_wrapper
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/n0084[30 : 0] on block
   system_microblaze_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_fwd[30 : 0] on
   block system_microblaze_0_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/wb_MSR_cmb[3
   0 : 28] on block system_microblaze_0_wrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/of_MSR_i[31
   : 17] on block system_microblaze_0_wrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/ex_MSR_i[31
   : 17] on block system_microblaze_0_wrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/mem_MSR_i[31
   : 17] on block system_microblaze_0_wrapper is not reconstructed, because
   there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file system_microblaze_0_wrapper.edif ...
ngc2edif: Total memory usage is 91636 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_microblaze_0_i_bram_ctrl_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_microblaze_0_i_bram_ctrl_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file system_microblaze_0_i_bram_ctrl_0_wrapper.edif ...
ngc2edif: Total memory usage is 78324 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_microblaze_0_i_bram_ctrl_1_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_microblaze_0_i_bram_ctrl_1_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file system_microblaze_0_i_bram_ctrl_1_wrapper.edif ...
ngc2edif: Total memory usage is 78324 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_microblaze_0_d_bram_ctrl_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_microblaze_0_d_bram_ctrl_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file system_microblaze_0_d_bram_ctrl_0_wrapper.edif ...
ngc2edif: Total memory usage is 78708 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_microblaze_0_d_bram_ctrl_1_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_microblaze_0_d_bram_ctrl_1_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file system_microblaze_0_d_bram_ctrl_1_wrapper.edif ...
ngc2edif: Total memory usage is 78324 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_axi2axi_connector_1_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_axi2axi_connector_1_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file system_axi2axi_connector_1_wrapper.edif ...
ngc2edif: Total memory usage is 78324 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_debug_module_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_debug_module_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus debug_module/MDM_Core_I1/Config_Reg<31 :
   1> on block system_debug_module_wrapper is not reconstructed, because there
   are some missing bus signals.
  finished :Prep
Writing EDIF netlist file system_debug_module_wrapper.edif ...
ngc2edif: Total memory usage is 79348 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_iic_main_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_iic_main_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   IIC_MAIN/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata
   _i[31 : 0] on block system_iic_main_wrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus IIC_MAIN/X_IIC/Bus2IIC_WrCE[8 : 0] on
   block system_iic_main_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   IIC_MAIN/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_Data[31 : 0] on block
   system_iic_main_wrapper is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   IIC_MAIN/X_IIC/X_AXI_IPIF_SSP1/AXI_Bus2IP_WrCE[16 : 10] on block
   system_iic_main_wrapper is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   IIC_MAIN/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/c
   s_out_i[2 : 0] on block system_iic_main_wrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   IIC_MAIN/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/c
   e_expnd_i[34 : 7] on block system_iic_main_wrapper is not reconstructed,
   because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   IIC_MAIN/X_IIC/REG_INTERFACE_I/timing_param_thddat_i[9]_GND_62_o_mux_91_OUT[8
   : 0] on block system_iic_main_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   IIC_MAIN/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i[9]_GND_62_o_mux_71_OUT[3
   : 1] on block system_iic_main_wrapper is not reconstructed, because there are
   some missing bus signals.
  finished :Prep
Writing EDIF netlist file system_iic_main_wrapper.edif ...
ngc2edif: Total memory usage is 79476 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_reconfigurable_peripherials_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_reconfigurable_peripherials_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   reconfigurable_peripherials_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_
   i[8 : 2] on block system_reconfigurable_peripherials_0_wrapper is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file system_reconfigurable_peripherials_0_wrapper.edif ...
ngc2edif: Total memory usage is 78196 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rp.ngc ...
WARNING:NetListWriters:298 - No output is written to rp.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file rp.edif ...
ngc2edif: Total memory usage is 79348 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_fan_controller_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_fan_controller_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file system_fan_controller_0_wrapper.edif ...
ngc2edif: Total memory usage is 78516 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_axi_hwicap_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_axi_hwicap_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   axi_hwicap_0/intr2bus_data[0]_ip2bus_data[0]_or_2_OUT[31 : 0] on block
   system_axi_hwicap_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus axi_hwicap_0/bus2ip_wrce[16 : 0] on
   block system_axi_hwicap_0_wrapper is not reconstructed, because there are
   some missing bus signals.
  finished :Prep
Writing EDIF netlist file system_axi_hwicap_0_wrapper.edif ...
ngc2edif: Total memory usage is 80244 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_reconfigurable_peripherials_1_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_reconfigurable_peripherials_1_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   reconfigurable_peripherials_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_
   i[8 : 2] on block system_reconfigurable_peripherials_1_wrapper is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file system_reconfigurable_peripherials_1_wrapper.edif ...
ngc2edif: Total memory usage is 78324 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_reconfigurable_peripherials_2_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_reconfigurable_peripherials_2_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   reconfigurable_peripherials_2/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_
   i[8 : 2] on block system_reconfigurable_peripherials_2_wrapper is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file system_reconfigurable_peripherials_2_wrapper.edif ...
ngc2edif: Total memory usage is 78900 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_reconfigurable_peripherials_3_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_reconfigurable_peripherials_3_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   reconfigurable_peripherials_3/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_
   i[8 : 2] on block system_reconfigurable_peripherials_3_wrapper is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file system_reconfigurable_peripherials_3_wrapper.edif ...
ngc2edif: Total memory usage is 78324 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_reconfigurable_peripherials_4_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_reconfigurable_peripherials_4_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   reconfigurable_peripherials_4/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_
   i[8 : 2] on block system_reconfigurable_peripherials_4_wrapper is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file system_reconfigurable_peripherials_4_wrapper.edif ...
ngc2edif: Total memory usage is 78196 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_reconfigurable_peripherials_5_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_reconfigurable_peripherials_5_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   reconfigurable_peripherials_5/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_
   i[8 : 2] on block system_reconfigurable_peripherials_5_wrapper is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file system_reconfigurable_peripherials_5_wrapper.edif ...
ngc2edif: Total memory usage is 79092 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_reconfigurable_peripherials_6_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_reconfigurable_peripherials_6_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   reconfigurable_peripherials_6/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_
   i[8 : 2] on block system_reconfigurable_peripherials_6_wrapper is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file system_reconfigurable_peripherials_6_wrapper.edif ...
ngc2edif: Total memory usage is 79092 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_reconfigurable_peripherials_7_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_reconfigurable_peripherials_7_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   reconfigurable_peripherials_7/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_
   i[8 : 2] on block system_reconfigurable_peripherials_7_wrapper is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file system_reconfigurable_peripherials_7_wrapper.edif ...
ngc2edif: Total memory usage is 78324 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_reconfigurable_peripherials_8_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_reconfigurable_peripherials_8_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   reconfigurable_peripherials_8/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_
   i[8 : 2] on block system_reconfigurable_peripherials_8_wrapper is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file system_reconfigurable_peripherials_8_wrapper.edif ...
ngc2edif: Total memory usage is 78196 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_reconfigurable_peripherials_9_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_reconfigurable_peripherials_9_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   reconfigurable_peripherials_9/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_
   i[8 : 2] on block system_reconfigurable_peripherials_9_wrapper is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file system_reconfigurable_peripherials_9_wrapper.edif ...
ngc2edif: Total memory usage is 78324 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_reconfigurable_peripherials_10_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_reconfigurable_peripherials_10_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   reconfigurable_peripherials_10/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr
   _i[8 : 2] on block system_reconfigurable_peripherials_10_wrapper is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file system_reconfigurable_peripherials_10_wrapper.edif ...
ngc2edif: Total memory usage is 78324 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_reconfigurable_peripherials_11_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_reconfigurable_peripherials_11_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   reconfigurable_peripherials_11/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr
   _i[8 : 2] on block system_reconfigurable_peripherials_11_wrapper is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file system_reconfigurable_peripherials_11_wrapper.edif ...
ngc2edif: Total memory usage is 78900 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_reconfigurable_peripherials_12_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_reconfigurable_peripherials_12_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   reconfigurable_peripherials_12/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr
   _i[8 : 2] on block system_reconfigurable_peripherials_12_wrapper is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file system_reconfigurable_peripherials_12_wrapper.edif ...
ngc2edif: Total memory usage is 79092 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_reconfigurable_peripherials_13_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_reconfigurable_peripherials_13_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   reconfigurable_peripherials_13/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr
   _i[8 : 2] on block system_reconfigurable_peripherials_13_wrapper is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file system_reconfigurable_peripherials_13_wrapper.edif ...
ngc2edif: Total memory usage is 78324 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_microblaze_0_bram_block_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_microblaze_0_bram_block_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file system_microblaze_0_bram_block_0_wrapper.edif ...
ngc2edif: Total memory usage is 80052 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_microblaze_0_bram_block_1_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_microblaze_0_bram_block_1_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file system_microblaze_0_bram_block_1_wrapper.edif ...
ngc2edif: Total memory usage is 80244 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rp.ngc ...
WARNING:NetListWriters:298 - No output is written to rp.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file rp.edif ...
ngc2edif: Total memory usage is 79348 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rp.ngc ...
WARNING:NetListWriters:298 - No output is written to rp.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file rp.edif ...
ngc2edif: Total memory usage is 79412 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rp.ngc ...
WARNING:NetListWriters:298 - No output is written to rp.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file rp.edif ...
ngc2edif: Total memory usage is 79156 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rp.ngc ...
WARNING:NetListWriters:298 - No output is written to rp.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file rp.edif ...
ngc2edif: Total memory usage is 79348 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rp.ngc ...
WARNING:NetListWriters:298 - No output is written to rp.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file rp.edif ...
ngc2edif: Total memory usage is 79348 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rp.ngc ...
WARNING:NetListWriters:298 - No output is written to rp.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file rp.edif ...
ngc2edif: Total memory usage is 79348 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rp.ngc ...
WARNING:NetListWriters:298 - No output is written to rp.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file rp.edif ...
ngc2edif: Total memory usage is 79348 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rp.ngc ...
WARNING:NetListWriters:298 - No output is written to rp.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file rp.edif ...
ngc2edif: Total memory usage is 80116 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rp.ngc ...
WARNING:NetListWriters:298 - No output is written to rp.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file rp.edif ...
ngc2edif: Total memory usage is 79348 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rp.ngc ...
WARNING:NetListWriters:298 - No output is written to rp.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file rp.edif ...
ngc2edif: Total memory usage is 79604 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rp.ngc ...
WARNING:NetListWriters:298 - No output is written to rp.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file rp.edif ...
ngc2edif: Total memory usage is 79348 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rp.ngc ...
WARNING:NetListWriters:298 - No output is written to rp.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file rp.edif ...
ngc2edif: Total memory usage is 79348 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rp.ngc ...
WARNING:NetListWriters:298 - No output is written to rp.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file rp.edif ...
ngc2edif: Total memory usage is 79412 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rp.ngc ...
WARNING:NetListWriters:298 - No output is written to rp.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file rp.edif ...
ngc2edif: Total memory usage is 79348 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system.ngc ...
WARNING:NetListWriters:298 - No output is written to system.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus axi4lite_0_M_AWADDR<488 : 0> on block
   system is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus axi4lite_0_M_ARADDR<488 : 0> on block
   system is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file system.edif ...
ngc2edif: Total memory usage is 94800 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_axi_xadc_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_axi_xadc_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   axi_xadc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i<31 : 0> on block
   system_axi_xadc_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus axi_xadc_0/ip2bus_data_int<31 : 0> on
   block system_axi_xadc_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus axi_xadc_0/bus2ip_wrce<24 : 0> on block
   system_axi_xadc_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus axi_xadc_0/bus2ip_rdce<24 : 0> on block
   system_axi_xadc_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus axi_xadc_0/bus2ip_be<3 : 0> on block
   system_axi_xadc_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi_xadc_0/AXI_XADC_CORE_I/TEMP_BUS_ARB_GEN_I.temp_rd_arbiter_inst/Inst_drp_r
   dwr_fsm/daddr_arb<6 : 0> on block system_axi_xadc_0_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi_xadc_0/AXI_XADC_CORE_I/TEMP_BUS_ARB_GEN_I.temp_rd_arbiter_inst/Inst_drp_r
   dwr_fsm/state[3]_GND_46_o_wide_mux_15_OUT<6 : 0> on block
   system_axi_xadc_0_wrapper is not reconstructed, because there are some
   missing bus signals.
  finished :Prep
Writing EDIF netlist file system_axi_xadc_0_wrapper.edif ...
ngc2edif: Total memory usage is 80464 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_rs232_uart_1_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_rs232_uart_1_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file system_rs232_uart_1_wrapper.edif ...
ngc2edif: Total memory usage is 78608 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_proc_sys_reset_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_proc_sys_reset_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus proc_sys_reset_0/SEQ/pr_dec<2 : 0> on
   block system_proc_sys_reset_0_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus proc_sys_reset_0/SEQ/bsr_dec<2 : 0> on
   block system_proc_sys_reset_0_wrapper is not reconstructed, because there are
   some missing bus signals.
  finished :Prep
Writing EDIF netlist file system_proc_sys_reset_0_wrapper.edif ...
ngc2edif: Total memory usage is 78288 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_clock_generator_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_clock_generator_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file system_clock_generator_0_wrapper.edif ...
ngc2edif: Total memory usage is 77392 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_microblaze_0_ilmb_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_microblaze_0_ilmb_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file system_microblaze_0_ilmb_wrapper.edif ...
ngc2edif: Total memory usage is 78096 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_microblaze_0_dlmb_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_microblaze_0_dlmb_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file system_microblaze_0_dlmb_wrapper.edif ...
ngc2edif: Total memory usage is 78736 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_axi_interconnect_2_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_axi_interconnect_2_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   axi_interconnect_2/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_a
   rbiter_inst/m_amesg_i[48 : 1] on block system_axi_interconnect_2_wrapper is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi_interconnect_2/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_a
   rbiter_inst/s_amesg[48 : 1] on block system_axi_interconnect_2_wrapper is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file system_axi_interconnect_2_wrapper.edif ...
ngc2edif: Total memory usage is 80336 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_axi_interconnect_1_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_axi_interconnect_1_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_a
   rbiter_inst/m_amesg_i<48 : 1> on block system_axi_interconnect_1_wrapper is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/GND_20_o_PWR_20_o_m
   ux_22_OUT<15 : 0> on block system_axi_interconnect_1_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_a
   rbiter_inst/s_amesg<48 : 1> on block system_axi_interconnect_1_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_ad
   dr_decoder.addr_decoder_inst/ADDRESS_HIT<240 : 0> on block
   system_axi_interconnect_1_wrapper is not reconstructed, because there are
   some missing bus signals.
  finished :Prep
Writing EDIF netlist file system_axi_interconnect_1_wrapper.edif ...
ngc2edif: Total memory usage is 82512 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_axi4lite_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_axi4lite_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_i
   nst/m_amesg_i<48 : 1> on block system_axi4lite_0_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/GND_20_o_PWR_20_o_mux_22_OU
   T<15 : 0> on block system_axi4lite_0_wrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_i
   nst/s_amesg<48 : 1> on block system_axi4lite_0_wrapper is not reconstructed,
   because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_addr_decod
   er.addr_decoder_inst/ADDRESS_HIT<223 : 0> on block system_axi4lite_0_wrapper
   is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file system_axi4lite_0_wrapper.edif ...
ngc2edif: Total memory usage is 83536 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_microblaze_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_microblaze_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_
   Perf/control_reg[8 : 0] on block system_microblaze_0_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus microblaze_0/LOCKSTEP_Out[3817 : 0] on
   block system_microblaze_0_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.wb_databus_read_data[31 : 0] on
   block system_microblaze_0_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.mem_MSR[28 : 0] on block
   system_microblaze_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.ex_MSR[30 : 0] on block
   system_microblaze_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry[9 : 1]
   on block system_microblaze_0_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl[10 : 2] on
   block system_microblaze_0_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_
   FPGA_Buffers_Mux.buffer_or_new[32 : 0] on block system_microblaze_0_wrapper
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_
   FPGA_Buffers_Mux.srl16[42 : 0] on block system_microblaze_0_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_
   Perf/Detect_Commands.sample[6 : 0] on block system_microblaze_0_wrapper is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_
   Perf/status_reg[27 : 0] on block system_microblaze_0_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_
   Perf/Use_SRL16.tdo_config_word1[15 : 0] on block system_microblaze_0_wrapper
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/n0084[30 : 0] on block
   system_microblaze_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_fwd[30 : 0] on
   block system_microblaze_0_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/wb_MSR_cmb[3
   0 : 28] on block system_microblaze_0_wrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/of_MSR_i[31
   : 17] on block system_microblaze_0_wrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/ex_MSR_i[31
   : 17] on block system_microblaze_0_wrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/mem_MSR_i[31
   : 17] on block system_microblaze_0_wrapper is not reconstructed, because
   there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file system_microblaze_0_wrapper.edif ...
ngc2edif: Total memory usage is 91472 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_microblaze_0_i_bram_ctrl_1_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_microblaze_0_i_bram_ctrl_1_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file system_microblaze_0_i_bram_ctrl_1_wrapper.edif ...
ngc2edif: Total memory usage is 78416 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_microblaze_0_i_bram_ctrl_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_microblaze_0_i_bram_ctrl_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file system_microblaze_0_i_bram_ctrl_0_wrapper.edif ...
ngc2edif: Total memory usage is 78416 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_microblaze_0_d_bram_ctrl_1_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_microblaze_0_d_bram_ctrl_1_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file system_microblaze_0_d_bram_ctrl_1_wrapper.edif ...
ngc2edif: Total memory usage is 78416 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_microblaze_0_d_bram_ctrl_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_microblaze_0_d_bram_ctrl_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file system_microblaze_0_d_bram_ctrl_0_wrapper.edif ...
ngc2edif: Total memory usage is 78672 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_axi2axi_connector_2_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_axi2axi_connector_2_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file system_axi2axi_connector_2_wrapper.edif ...
ngc2edif: Total memory usage is 78416 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_axi2axi_connector_1_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_axi2axi_connector_1_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file system_axi2axi_connector_1_wrapper.edif ...
ngc2edif: Total memory usage is 78416 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_debug_module_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_debug_module_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus debug_module/MDM_Core_I1/Config_Reg<31 :
   1> on block system_debug_module_wrapper is not reconstructed, because there
   are some missing bus signals.
  finished :Prep
Writing EDIF netlist file system_debug_module_wrapper.edif ...
ngc2edif: Total memory usage is 78672 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_reconfigurable_peripherials_9_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_reconfigurable_peripherials_9_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   reconfigurable_peripherials_9/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_
   i[8 : 2] on block system_reconfigurable_peripherials_9_wrapper is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file system_reconfigurable_peripherials_9_wrapper.edif ...
ngc2edif: Total memory usage is 78416 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_reconfigurable_peripherials_8_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_reconfigurable_peripherials_8_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   reconfigurable_peripherials_8/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_
   i[8 : 2] on block system_reconfigurable_peripherials_8_wrapper is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file system_reconfigurable_peripherials_8_wrapper.edif ...
ngc2edif: Total memory usage is 78416 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_reconfigurable_peripherials_7_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_reconfigurable_peripherials_7_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   reconfigurable_peripherials_7/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_
   i[8 : 2] on block system_reconfigurable_peripherials_7_wrapper is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file system_reconfigurable_peripherials_7_wrapper.edif ...
ngc2edif: Total memory usage is 78672 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_reconfigurable_peripherials_6_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_reconfigurable_peripherials_6_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   reconfigurable_peripherials_6/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_
   i[8 : 2] on block system_reconfigurable_peripherials_6_wrapper is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file system_reconfigurable_peripherials_6_wrapper.edif ...
ngc2edif: Total memory usage is 78416 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_reconfigurable_peripherials_5_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_reconfigurable_peripherials_5_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   reconfigurable_peripherials_5/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_
   i[8 : 2] on block system_reconfigurable_peripherials_5_wrapper is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file system_reconfigurable_peripherials_5_wrapper.edif ...
ngc2edif: Total memory usage is 78416 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_reconfigurable_peripherials_4_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_reconfigurable_peripherials_4_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   reconfigurable_peripherials_4/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_
   i[8 : 2] on block system_reconfigurable_peripherials_4_wrapper is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file system_reconfigurable_peripherials_4_wrapper.edif ...
ngc2edif: Total memory usage is 78416 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_reconfigurable_peripherials_3_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_reconfigurable_peripherials_3_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   reconfigurable_peripherials_3/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_
   i[8 : 2] on block system_reconfigurable_peripherials_3_wrapper is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file system_reconfigurable_peripherials_3_wrapper.edif ...
ngc2edif: Total memory usage is 78992 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_reconfigurable_peripherials_27_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_reconfigurable_peripherials_27_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file system_reconfigurable_peripherials_27_wrapper.edif ...
ngc2edif: Total memory usage is 78416 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_reconfigurable_peripherials_26_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_reconfigurable_peripherials_26_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file system_reconfigurable_peripherials_26_wrapper.edif ...
ngc2edif: Total memory usage is 78288 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_reconfigurable_peripherials_25_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_reconfigurable_peripherials_25_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   reconfigurable_peripherials_25/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr
   _i[8 : 2] on block system_reconfigurable_peripherials_25_wrapper is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file system_reconfigurable_peripherials_25_wrapper.edif ...
ngc2edif: Total memory usage is 78416 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_reconfigurable_peripherials_24_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_reconfigurable_peripherials_24_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   reconfigurable_peripherials_24/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr
   _i[8 : 2] on block system_reconfigurable_peripherials_24_wrapper is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file system_reconfigurable_peripherials_24_wrapper.edif ...
ngc2edif: Total memory usage is 78416 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_reconfigurable_peripherials_23_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_reconfigurable_peripherials_23_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   reconfigurable_peripherials_23/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr
   _i[8 : 2] on block system_reconfigurable_peripherials_23_wrapper is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file system_reconfigurable_peripherials_23_wrapper.edif ...
ngc2edif: Total memory usage is 78736 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_reconfigurable_peripherials_22_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_reconfigurable_peripherials_22_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   reconfigurable_peripherials_22/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr
   _i[8 : 2] on block system_reconfigurable_peripherials_22_wrapper is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file system_reconfigurable_peripherials_22_wrapper.edif ...
ngc2edif: Total memory usage is 78288 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_reconfigurable_peripherials_21_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_reconfigurable_peripherials_21_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   reconfigurable_peripherials_21/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr
   _i[8 : 2] on block system_reconfigurable_peripherials_21_wrapper is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file system_reconfigurable_peripherials_21_wrapper.edif ...
ngc2edif: Total memory usage is 78416 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_reconfigurable_peripherials_20_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_reconfigurable_peripherials_20_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   reconfigurable_peripherials_20/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr
   _i[8 : 2] on block system_reconfigurable_peripherials_20_wrapper is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file system_reconfigurable_peripherials_20_wrapper.edif ...
ngc2edif: Total memory usage is 78224 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_reconfigurable_peripherials_2_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_reconfigurable_peripherials_2_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   reconfigurable_peripherials_2/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_
   i[8 : 2] on block system_reconfigurable_peripherials_2_wrapper is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file system_reconfigurable_peripherials_2_wrapper.edif ...
ngc2edif: Total memory usage is 79120 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_reconfigurable_peripherials_19_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_reconfigurable_peripherials_19_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   reconfigurable_peripherials_19/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr
   _i[8 : 2] on block system_reconfigurable_peripherials_19_wrapper is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file system_reconfigurable_peripherials_19_wrapper.edif ...
ngc2edif: Total memory usage is 78416 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_reconfigurable_peripherials_18_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_reconfigurable_peripherials_18_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   reconfigurable_peripherials_18/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr
   _i[8 : 2] on block system_reconfigurable_peripherials_18_wrapper is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file system_reconfigurable_peripherials_18_wrapper.edif ...
ngc2edif: Total memory usage is 78416 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_reconfigurable_peripherials_17_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_reconfigurable_peripherials_17_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   reconfigurable_peripherials_17/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr
   _i[8 : 2] on block system_reconfigurable_peripherials_17_wrapper is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file system_reconfigurable_peripherials_17_wrapper.edif ...
ngc2edif: Total memory usage is 78800 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_reconfigurable_peripherials_16_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_reconfigurable_peripherials_16_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   reconfigurable_peripherials_16/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr
   _i[8 : 2] on block system_reconfigurable_peripherials_16_wrapper is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file system_reconfigurable_peripherials_16_wrapper.edif ...
ngc2edif: Total memory usage is 78416 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_reconfigurable_peripherials_15_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_reconfigurable_peripherials_15_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   reconfigurable_peripherials_15/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr
   _i[8 : 2] on block system_reconfigurable_peripherials_15_wrapper is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file system_reconfigurable_peripherials_15_wrapper.edif ...
ngc2edif: Total memory usage is 78480 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_reconfigurable_peripherials_14_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_reconfigurable_peripherials_14_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   reconfigurable_peripherials_14/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr
   _i[8 : 2] on block system_reconfigurable_peripherials_14_wrapper is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file system_reconfigurable_peripherials_14_wrapper.edif ...
ngc2edif: Total memory usage is 79184 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_reconfigurable_peripherials_13_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_reconfigurable_peripherials_13_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   reconfigurable_peripherials_13/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr
   _i[8 : 2] on block system_reconfigurable_peripherials_13_wrapper is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file system_reconfigurable_peripherials_13_wrapper.edif ...
ngc2edif: Total memory usage is 78992 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_reconfigurable_peripherials_12_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_reconfigurable_peripherials_12_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   reconfigurable_peripherials_12/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr
   _i[8 : 2] on block system_reconfigurable_peripherials_12_wrapper is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file system_reconfigurable_peripherials_12_wrapper.edif ...
ngc2edif: Total memory usage is 78352 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_reconfigurable_peripherials_11_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_reconfigurable_peripherials_11_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   reconfigurable_peripherials_11/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr
   _i[8 : 2] on block system_reconfigurable_peripherials_11_wrapper is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file system_reconfigurable_peripherials_11_wrapper.edif ...
ngc2edif: Total memory usage is 78864 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_reconfigurable_peripherials_10_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_reconfigurable_peripherials_10_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   reconfigurable_peripherials_10/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr
   _i[8 : 2] on block system_reconfigurable_peripherials_10_wrapper is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file system_reconfigurable_peripherials_10_wrapper.edif ...
ngc2edif: Total memory usage is 78224 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_reconfigurable_peripherials_1_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_reconfigurable_peripherials_1_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   reconfigurable_peripherials_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_
   i[8 : 2] on block system_reconfigurable_peripherials_1_wrapper is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file system_reconfigurable_peripherials_1_wrapper.edif ...
ngc2edif: Total memory usage is 79184 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_reconfigurable_peripherials_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_reconfigurable_peripherials_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   reconfigurable_peripherials_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_
   i[8 : 2] on block system_reconfigurable_peripherials_0_wrapper is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file system_reconfigurable_peripherials_0_wrapper.edif ...
ngc2edif: Total memory usage is 78416 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_fan_controller_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_fan_controller_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file system_fan_controller_0_wrapper.edif ...
ngc2edif: Total memory usage is 79056 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_axi_hwicap_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_axi_hwicap_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   axi_hwicap_0/intr2bus_data[0]_ip2bus_data[0]_or_2_OUT[31 : 0] on block
   system_axi_hwicap_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus axi_hwicap_0/bus2ip_wrce[16 : 0] on
   block system_axi_hwicap_0_wrapper is not reconstructed, because there are
   some missing bus signals.
  finished :Prep
Writing EDIF netlist file system_axi_hwicap_0_wrapper.edif ...
ngc2edif: Total memory usage is 80464 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_iic_main_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_iic_main_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   IIC_MAIN/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata
   _i[31 : 0] on block system_iic_main_wrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus IIC_MAIN/X_IIC/Bus2IIC_WrCE[8 : 0] on
   block system_iic_main_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   IIC_MAIN/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_Data[31 : 0] on block
   system_iic_main_wrapper is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   IIC_MAIN/X_IIC/X_AXI_IPIF_SSP1/AXI_Bus2IP_WrCE[16 : 10] on block
   system_iic_main_wrapper is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   IIC_MAIN/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/c
   s_out_i[2 : 0] on block system_iic_main_wrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   IIC_MAIN/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/c
   e_expnd_i[34 : 7] on block system_iic_main_wrapper is not reconstructed,
   because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   IIC_MAIN/X_IIC/REG_INTERFACE_I/timing_param_thddat_i[9]_GND_62_o_mux_91_OUT[8
   : 0] on block system_iic_main_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   IIC_MAIN/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i[9]_GND_62_o_mux_71_OUT[3
   : 1] on block system_iic_main_wrapper is not reconstructed, because there are
   some missing bus signals.
  finished :Prep
Writing EDIF netlist file system_iic_main_wrapper.edif ...
ngc2edif: Total memory usage is 80464 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_microblaze_0_bram_block_1_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_microblaze_0_bram_block_1_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file system_microblaze_0_bram_block_1_wrapper.edif ...
ngc2edif: Total memory usage is 80464 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_microblaze_0_bram_block_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_microblaze_0_bram_block_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file system_microblaze_0_bram_block_0_wrapper.edif ...
ngc2edif: Total memory usage is 80464 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rp.ngc ...
WARNING:NetListWriters:298 - No output is written to rp.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file rp.edif ...
ngc2edif: Total memory usage is 79440 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rp.ngc ...
WARNING:NetListWriters:298 - No output is written to rp.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file rp.edif ...
ngc2edif: Total memory usage is 79440 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rp.ngc ...
WARNING:NetListWriters:298 - No output is written to rp.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file rp.edif ...
ngc2edif: Total memory usage is 80016 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rp.ngc ...
WARNING:NetListWriters:298 - No output is written to rp.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file rp.edif ...
ngc2edif: Total memory usage is 79440 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rp.ngc ...
WARNING:NetListWriters:298 - No output is written to rp.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file rp.edif ...
ngc2edif: Total memory usage is 79440 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rp.ngc ...
WARNING:NetListWriters:298 - No output is written to rp.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file rp.edif ...
ngc2edif: Total memory usage is 80208 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rp.ngc ...
WARNING:NetListWriters:298 - No output is written to rp.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file rp.edif ...
ngc2edif: Total memory usage is 79824 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rp.ngc ...
WARNING:NetListWriters:298 - No output is written to rp.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file rp.edif ...
ngc2edif: Total memory usage is 80080 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rp.ngc ...
WARNING:NetListWriters:298 - No output is written to rp.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file rp.edif ...
ngc2edif: Total memory usage is 79952 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rp.ngc ...
WARNING:NetListWriters:298 - No output is written to rp.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file rp.edif ...
ngc2edif: Total memory usage is 80144 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rp.ngc ...
WARNING:NetListWriters:298 - No output is written to rp.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file rp.edif ...
ngc2edif: Total memory usage is 79440 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rp.ngc ...
WARNING:NetListWriters:298 - No output is written to rp.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file rp.edif ...
ngc2edif: Total memory usage is 79440 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rp.ngc ...
WARNING:NetListWriters:298 - No output is written to rp.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file rp.edif ...
ngc2edif: Total memory usage is 79440 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rp.ngc ...
WARNING:NetListWriters:298 - No output is written to rp.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file rp.edif ...
ngc2edif: Total memory usage is 79440 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rp.ngc ...
WARNING:NetListWriters:298 - No output is written to rp.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file rp.edif ...
ngc2edif: Total memory usage is 79440 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rp.ngc ...
WARNING:NetListWriters:298 - No output is written to rp.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file rp.edif ...
ngc2edif: Total memory usage is 80144 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rp.ngc ...
WARNING:NetListWriters:298 - No output is written to rp.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file rp.edif ...
ngc2edif: Total memory usage is 80208 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rp.ngc ...
WARNING:NetListWriters:298 - No output is written to rp.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file rp.edif ...
ngc2edif: Total memory usage is 79440 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rp.ngc ...
WARNING:NetListWriters:298 - No output is written to rp.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file rp.edif ...
ngc2edif: Total memory usage is 79440 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rp.ngc ...
WARNING:NetListWriters:298 - No output is written to rp.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file rp.edif ...
ngc2edif: Total memory usage is 80016 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rp.ngc ...
WARNING:NetListWriters:298 - No output is written to rp.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file rp.edif ...
ngc2edif: Total memory usage is 79504 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rp.ngc ...
WARNING:NetListWriters:298 - No output is written to rp.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file rp.edif ...
ngc2edif: Total memory usage is 79248 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rp.ngc ...
WARNING:NetListWriters:298 - No output is written to rp.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file rp.edif ...
ngc2edif: Total memory usage is 79440 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rp.ngc ...
WARNING:NetListWriters:298 - No output is written to rp.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file rp.edif ...
ngc2edif: Total memory usage is 79440 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rp.ngc ...
WARNING:NetListWriters:298 - No output is written to rp.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file rp.edif ...
ngc2edif: Total memory usage is 79440 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rp.ngc ...
WARNING:NetListWriters:298 - No output is written to rp.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file rp.edif ...
ngc2edif: Total memory usage is 79760 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rp.ngc ...
WARNING:NetListWriters:298 - No output is written to rp.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file rp.edif ...
ngc2edif: Total memory usage is 79504 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rp.ngc ...
WARNING:NetListWriters:298 - No output is written to rp.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file rp.edif ...
ngc2edif: Total memory usage is 79440 kilobytes

