\hypertarget{drv__dshot_8c_source}{}\doxysection{drv\+\_\+dshot.\+c}
\label{drv__dshot_8c_source}\index{Autodrone32/Src/drv/drv\_dshot.c@{Autodrone32/Src/drv/drv\_dshot.c}}
\mbox{\hyperlink{drv__dshot_8c}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00001}00001 }
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00011}00011 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{board_8h}{board.h}}"{}}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00012}00012 }
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00013}00013 \textcolor{keyword}{static} uint32\_t motor1\_dmabuffer[\mbox{\hyperlink{drv__dshot_8h_a42f7d6070cbff87fb88786e7cdb644e1}{DSHOT\_DMA\_BUFFER\_SIZE}}];}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00014}00014 \textcolor{keyword}{static} uint32\_t motor2\_dmabuffer[\mbox{\hyperlink{drv__dshot_8h_a42f7d6070cbff87fb88786e7cdb644e1}{DSHOT\_DMA\_BUFFER\_SIZE}}];}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00015}00015 \textcolor{keyword}{static} uint32\_t motor3\_dmabuffer[\mbox{\hyperlink{drv__dshot_8h_a42f7d6070cbff87fb88786e7cdb644e1}{DSHOT\_DMA\_BUFFER\_SIZE}}];}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00016}00016 \textcolor{keyword}{static} uint32\_t motor4\_dmabuffer[\mbox{\hyperlink{drv__dshot_8h_a42f7d6070cbff87fb88786e7cdb644e1}{DSHOT\_DMA\_BUFFER\_SIZE}}];}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00017}00017 }
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00018}00018 \textcolor{comment}{/* Static Function Prototypes */}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00019}00019 \textcolor{keyword}{static} uint32\_t dshot\_choose\_type(\mbox{\hyperlink{drv__dshot_8h_a7c00869f21339871c1e9e19880bbc2af}{dshot\_type\_e}} dshot\_type);}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00020}00020 \textcolor{keyword}{static} \textcolor{keywordtype}{void} dshot\_prepare\_dmabuffer\_all(uint16\_t *\mbox{\hyperlink{motors_8c_a9e7bfc8712149ed5ab675edfc0773f21}{motor\_value}});}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00021}00021 \textcolor{keyword}{static} \textcolor{keywordtype}{void} dshot\_prepare\_dmabuffer(uint32\_t *motor\_dmabuffer, uint16\_t value);}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00022}00022 \textcolor{keyword}{static} uint16\_t dshot\_prepare\_packet(uint16\_t value);}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00023}00023 \textcolor{keyword}{static} \textcolor{keywordtype}{void} dshot\_dma\_start(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00024}00024 \textcolor{keyword}{static} \textcolor{keywordtype}{void} dshot\_enable\_dma\_request(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00025}00025 }
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00026}00026 \textcolor{comment}{/* Functions */}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00027}00027 }
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00035}00035 \textcolor{keywordtype}{void}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00036}\mbox{\hyperlink{drv__dshot_8c_a62a368c6713202c7b690eccdede30231}{00036}} \mbox{\hyperlink{drv__dshot_8c_a62a368c6713202c7b690eccdede30231}{dshotInit}}(\mbox{\hyperlink{drv__dshot_8h_a7c00869f21339871c1e9e19880bbc2af}{dshot\_type\_e}} dshot\_type)}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00037}00037 \{}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00038}00038     printf(\textcolor{stringliteral}{"{}\(\backslash\)nInitializing DSHOT\(\backslash\)n"{}});}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00040}00040     \textcolor{comment}{// enable clock for GPIOA}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00041}00041     RCC-\/>AHB1ENR |= RCC\_AHB1ENR\_GPIOAEN;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00042}00042     \textcolor{comment}{// set mode, speed, type, pull, AF}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00043}00043     GPIOA-\/>MODER    \&= \string~GPIO\_MODER\_MODER0;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00044}00044     GPIOA-\/>MODER    |= GPIO\_MODER\_MODER0\_1;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00045}00045     GPIOA-\/>OSPEEDR  \&= \string~GPIO\_OSPEEDR\_OSPEEDR0;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00046}00046     GPIOA-\/>OTYPER   \&= \string~GPIO\_OTYPER\_OT0;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00047}00047     GPIOA-\/>PUPDR    |= GPIO\_PUPDR\_PUPDR0\_1;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00048}00048     GPIOA-\/>AFR[0]   \&= \string~GPIO\_AFRL\_AFRL0;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00049}00049     GPIOA-\/>AFR[0]   |= (GPIO\_AF2\_TIM5 << (4U * 0U));}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00050}00050 }
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00051}00051     GPIOA-\/>MODER    \&= \string~GPIO\_MODER\_MODER1;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00052}00052     GPIOA-\/>MODER    |= GPIO\_MODER\_MODER1\_1;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00053}00053     GPIOA-\/>OSPEEDR  \&= \string~GPIO\_OSPEEDR\_OSPEEDR1;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00054}00054     GPIOA-\/>OTYPER   \&= \string~GPIO\_OTYPER\_OT1;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00055}00055     GPIOA-\/>PUPDR    |= GPIO\_PUPDR\_PUPDR1\_1;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00056}00056     GPIOA-\/>AFR[0]   \&= \string~GPIO\_AFRL\_AFRL1;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00057}00057     GPIOA-\/>AFR[0]   |= (GPIO\_AF2\_TIM5 << (4U * 1U));}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00058}00058 }
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00059}00059     GPIOA-\/>MODER    \&= \string~GPIO\_MODER\_MODER2;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00060}00060     GPIOA-\/>MODER    |= GPIO\_MODER\_MODER2\_1;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00061}00061     GPIOA-\/>OSPEEDR  \&= \string~GPIO\_OSPEEDR\_OSPEEDR2;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00062}00062     GPIOA-\/>OTYPER   \&= \string~GPIO\_OTYPER\_OT2;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00063}00063     GPIOA-\/>PUPDR    |= GPIO\_PUPDR\_PUPDR2\_1;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00064}00064     GPIOA-\/>AFR[0]   \&= \string~GPIO\_AFRL\_AFRL2;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00065}00065     GPIOA-\/>AFR[0]   |= (GPIO\_AF2\_TIM5 << (4U * 2U));}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00066}00066 }
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00067}00067     GPIOA-\/>MODER    \&= \string~GPIO\_MODER\_MODER3;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00068}00068     GPIOA-\/>MODER    |= GPIO\_MODER\_MODER3\_1;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00069}00069     GPIOA-\/>OSPEEDR  \&= \string~GPIO\_OSPEEDR\_OSPEEDR3;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00070}00070     GPIOA-\/>OTYPER   \&= \string~GPIO\_OTYPER\_OT3;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00071}00071     GPIOA-\/>PUPDR    |= GPIO\_PUPDR\_PUPDR3\_1;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00072}00072     GPIOA-\/>AFR[0]   \&= \string~GPIO\_AFRL\_AFRL3;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00073}00073     GPIOA-\/>AFR[0]   |= (GPIO\_AF2\_TIM5 << (4U * 3U));}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00074}00074 }
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00076}00076     uint16\_t dshot\_psc = (uint16\_t)((\textcolor{keywordtype}{float})\mbox{\hyperlink{drv__dshot_8h_a05ec5d63e2ba7621d706137124efca7d}{TIMER\_CLOCK}} / dshot\_choose\_type(dshot\_type) + 0.01f) -\/ 1;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00077}00077     \textcolor{comment}{// enable clock for TIM2}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00078}00078     RCC-\/>APB1ENR    |= RCC\_APB1ENR\_TIM5EN;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00079}00079     TIM5-\/>CR1       \&= \string~TIM\_CR1\_CEN;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00080}00080     \textcolor{comment}{// set PSC, AR, clock div, cnt, cnt mode}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00081}00081     TIM5-\/>PSC       = dshot\_psc;    \textcolor{comment}{//(uint16\_t)((float) TIMER\_CLOCK / 12000000) -\/ 1;}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00082}00082     TIM5-\/>ARR       = \mbox{\hyperlink{drv__dshot_8h_ae85650a4e6ed11d1a8a87c074153d938}{MOTOR\_BITLENGTH}};}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00083}00083     TIM5-\/>CR1       \&= \string~TIM\_CR1\_CKD;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00084}00084     TIM5-\/>CR1       \&= \string~TIM\_CR1\_DIR;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00085}00085     \textcolor{comment}{// set output compare mode}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00086}00086     \textcolor{comment}{// channel 1}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00087}00087     TIM5-\/>CCER      \&= \string~TIM\_CCER\_CC1E;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00088}00088     TIM5-\/>CCMR1     |= TIM\_CCMR1\_OC1M\_1 |}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00089}00089             TIM\_CCMR1\_OC1M\_2;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00090}00090     TIM5-\/>CCER      \&= \string~TIM\_CCER\_CC1P;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00091}00091     TIM5-\/>CCR1      = 0;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00092}00092     TIM5-\/>CCER      |= TIM\_CCER\_CC1E;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00093}00093     \textcolor{comment}{// channel 2}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00094}00094     TIM5-\/>CCER      \&= \string~TIM\_CCER\_CC2E;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00095}00095     TIM5-\/>CCMR1     |= TIM\_CCMR1\_OC2M\_1 |}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00096}00096             TIM\_CCMR1\_OC2M\_2;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00097}00097     TIM5-\/>CCER      \&= \string~TIM\_CCER\_CC2P;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00098}00098     TIM5-\/>CCR2      = 0;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00099}00099     TIM5-\/>CCER      |= TIM\_CCER\_CC2E;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00100}00100     \textcolor{comment}{// channel 3}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00101}00101     TIM5-\/>CCER      \&= \string~TIM\_CCER\_CC3E;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00102}00102     TIM5-\/>CCMR2     |= TIM\_CCMR2\_OC3M\_1 |}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00103}00103             TIM\_CCMR2\_OC3M\_2;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00104}00104     TIM5-\/>CCER      \&= \string~TIM\_CCER\_CC3P;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00105}00105     TIM5-\/>CCR3      = 0;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00106}00106     TIM5-\/>CCER      |= TIM\_CCER\_CC3E;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00107}00107     \textcolor{comment}{// channel 4}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00108}00108     TIM5-\/>CCER      \&= \string~TIM\_CCER\_CC4E;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00109}00109     TIM5-\/>CCMR2     |= TIM\_CCMR2\_OC4M\_1 |}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00110}00110             TIM\_CCMR2\_OC4M\_2;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00111}00111     TIM5-\/>CCER      \&= \string~TIM\_CCER\_CC4P;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00112}00112     TIM5-\/>CCR4      = 0;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00113}00113     TIM5-\/>CCER      |= TIM\_CCER\_CC4E;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00114}00114     \textcolor{comment}{// enable preload}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00115}00115     TIM5-\/>CCMR1     |= TIM\_CCMR1\_OC1PE;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00116}00116     TIM5-\/>CCMR1     |= TIM\_CCMR1\_OC2PE;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00117}00117     TIM5-\/>CCMR2     |= TIM\_CCMR2\_OC3PE;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00118}00118     TIM5-\/>CCMR2     |= TIM\_CCMR2\_OC4PE;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00119}00119     \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00120}00120     TIM5-\/>CR1       |= TIM\_CR1\_ARPE;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00121}00121     \textcolor{comment}{// enable the counter}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00122}00122     TIM5-\/>CR1       |= TIM\_CR1\_CEN;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00123}00123 }
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00125}00125     \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00126}00126 \textcolor{comment}{     * TIM2\_CH1 on Stream2\_CH6}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00127}00127 \textcolor{comment}{     * TIM2\_CH2 on Stream4\_CH6}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00128}00128 \textcolor{comment}{     * TIM2\_CH3 on Stream0\_CH6}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00129}00129 \textcolor{comment}{     * TIM2\_CH4 on Stream3\_CH6}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00130}00130 \textcolor{comment}{     */}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00131}00131 }
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00132}00132     \textcolor{comment}{// disable DMA stream 5}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00133}00133     DMA1\_Stream2-\/>CR    \&= \string~DMA\_SxCR\_EN;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00134}00134     \textcolor{keywordflow}{while}(DMA1\_Stream2-\/>CR \& DMA\_SxCR\_EN)\{\}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00135}00135     DMA1\_Stream2-\/>CR    = 0;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00136}00136     DMA1\_Stream2-\/>NDTR  = 0;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00137}00137     DMA1\_Stream2-\/>PAR   = 0;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00138}00138     DMA1\_Stream2-\/>M0AR  = 0;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00139}00139     DMA1\_Stream2-\/>M1AR  = 0;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00140}00140     DMA1\_Stream2-\/>FCR   = 0x00000021U;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00141}00141     DMA1\_Stream2-\/>CR    \&= \string~DMA\_SxCR\_CHSEL;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00142}00142     DMA1-\/>LIFCR         |= 0x003F0000U;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00143}00143     \textcolor{comment}{// disable DMA stream 6}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00144}00144     DMA1\_Stream4-\/>CR    \&= \string~DMA\_SxCR\_EN;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00145}00145     \textcolor{keywordflow}{while}(DMA1\_Stream4-\/>CR \& DMA\_SxCR\_EN)\{\}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00146}00146     DMA1\_Stream4-\/>CR    = 0;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00147}00147     DMA1\_Stream4-\/>NDTR  = 0;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00148}00148     DMA1\_Stream4-\/>PAR   = 0;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00149}00149     DMA1\_Stream4-\/>M0AR  = 0;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00150}00150     DMA1\_Stream4-\/>M1AR  = 0;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00151}00151     DMA1\_Stream4-\/>FCR   = 0x00000021U;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00152}00152     DMA1\_Stream4-\/>CR    \&= \string~DMA\_SxCR\_CHSEL;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00153}00153     DMA1-\/>HIFCR         |= 0x0000003FU;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00154}00154     \textcolor{comment}{// disable DMA stream 1}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00155}00155     DMA1\_Stream0-\/>CR    \&= \string~DMA\_SxCR\_EN;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00156}00156     \textcolor{keywordflow}{while}(DMA1\_Stream0-\/>CR \& DMA\_SxCR\_EN)\{\}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00157}00157     DMA1\_Stream0-\/>CR    = 0;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00158}00158     DMA1\_Stream0-\/>NDTR  = 0;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00159}00159     DMA1\_Stream0-\/>PAR   = 0;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00160}00160     DMA1\_Stream0-\/>M0AR  = 0;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00161}00161     DMA1\_Stream0-\/>M1AR  = 0;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00162}00162     DMA1\_Stream0-\/>FCR   = 0x00000021U;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00163}00163     DMA1\_Stream0-\/>CR    \&= \string~DMA\_SxCR\_CHSEL;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00164}00164     DMA1-\/>LIFCR         |= 0x0000003FU;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00165}00165     \textcolor{comment}{// disable DMA stream 7}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00166}00166     DMA1\_Stream3-\/>CR    \&= \string~DMA\_SxCR\_EN;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00167}00167     \textcolor{keywordflow}{while}(DMA1\_Stream3-\/>CR \& DMA\_SxCR\_EN)\{\}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00168}00168     DMA1\_Stream3-\/>CR    = 0;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00169}00169     DMA1\_Stream3-\/>NDTR  = 0;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00170}00170     DMA1\_Stream3-\/>PAR   = 0;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00171}00171     DMA1\_Stream3-\/>M0AR  = 0;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00172}00172     DMA1\_Stream3-\/>M1AR  = 0;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00173}00173     DMA1\_Stream3-\/>FCR   = 0x00000021U;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00174}00174     DMA1\_Stream3-\/>CR    \&= \string~DMA\_SxCR\_CHSEL;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00175}00175     DMA1-\/>LIFCR         |= 0x0F400000U;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00176}00176 }
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00177}00177     \textcolor{comment}{// motor 4 DMA settings}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00178}00178     DMA1\_Stream2-\/>CR    |= (0x6 << 25U);}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00179}00179     DMA1\_Stream2-\/>M0AR  = (uint32\_t)motor4\_dmabuffer;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00180}00180     DMA1\_Stream2-\/>CR    |= DMA\_SxCR\_DIR\_0;          \textcolor{comment}{// mem to per}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00181}00181     DMA1\_Stream2-\/>FCR   |= DMA\_SxFCR\_DMDIS;         \textcolor{comment}{// fifo en}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00182}00182     DMA1\_Stream2-\/>FCR   \&= \string~DMA\_SxFCR\_FTH;          \textcolor{comment}{//1/4 full}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00183}00183     DMA1\_Stream2-\/>CR    \&= \string~DMA\_SxCR\_MBURST;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00184}00184     DMA1\_Stream2-\/>CR    \&= \string~DMA\_SxCR\_PBURST;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00185}00185     DMA1\_Stream2-\/>PAR   = (uint32\_t)(\&(TIM5-\/>CCR1));}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00186}00186     DMA1\_Stream2-\/>NDTR  = \mbox{\hyperlink{drv__dshot_8h_a42f7d6070cbff87fb88786e7cdb644e1}{DSHOT\_DMA\_BUFFER\_SIZE}};}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00187}00187     DMA1\_Stream2-\/>CR    \&= \string~DMA\_SxCR\_PINC;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00188}00188     DMA1\_Stream2-\/>CR    |= DMA\_SxCR\_MINC;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00189}00189     DMA1\_Stream2-\/>CR    |= DMA\_SxCR\_MSIZE\_1;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00190}00190     DMA1\_Stream2-\/>CR    |= DMA\_SxCR\_PSIZE\_1;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00191}00191     DMA1\_Stream2-\/>CR    \&= \string~DMA\_SxCR\_CIRC;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00192}00192     DMA1\_Stream2-\/>CR    |= DMA\_SxCR\_PL\_0;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00193}00193     \textcolor{comment}{// DMA transfer complete interrupt enable}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00194}00194     DMA1\_Stream2-\/>CR    |= DMA\_SxCR\_TCIE;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00195}00195     \textcolor{comment}{// motor 4 DMA settings}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00196}00196     DMA1\_Stream4-\/>CR    |= (0x6 << 25U);}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00197}00197     DMA1\_Stream4-\/>M0AR  = (uint32\_t)motor3\_dmabuffer;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00198}00198     DMA1\_Stream4-\/>CR    |= DMA\_SxCR\_DIR\_0;          \textcolor{comment}{// mem to per}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00199}00199     DMA1\_Stream4-\/>FCR   |= DMA\_SxFCR\_DMDIS;         \textcolor{comment}{// fifo en}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00200}00200     DMA1\_Stream4-\/>FCR   \&= \string~DMA\_SxFCR\_FTH;          \textcolor{comment}{//1/4 full}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00201}00201     DMA1\_Stream4-\/>CR    \&= \string~DMA\_SxCR\_MBURST;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00202}00202     DMA1\_Stream4-\/>CR    \&= \string~DMA\_SxCR\_PBURST;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00203}00203     DMA1\_Stream4-\/>PAR   = (uint32\_t)(\&(TIM5-\/>CCR2));}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00204}00204     DMA1\_Stream4-\/>NDTR  = \mbox{\hyperlink{drv__dshot_8h_a42f7d6070cbff87fb88786e7cdb644e1}{DSHOT\_DMA\_BUFFER\_SIZE}};}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00205}00205     DMA1\_Stream4-\/>CR    \&= \string~DMA\_SxCR\_PINC;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00206}00206     DMA1\_Stream4-\/>CR    |= DMA\_SxCR\_MINC;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00207}00207     DMA1\_Stream4-\/>CR    |= DMA\_SxCR\_MSIZE\_1;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00208}00208     DMA1\_Stream4-\/>CR    |= DMA\_SxCR\_PSIZE\_1;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00209}00209     DMA1\_Stream4-\/>CR    \&= \string~DMA\_SxCR\_CIRC;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00210}00210     DMA1\_Stream4-\/>CR    |= DMA\_SxCR\_PL;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00211}00211     \textcolor{comment}{// DMA transfer complete interrupt enable}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00212}00212     DMA1\_Stream4-\/>CR    |= DMA\_SxCR\_TCIE;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00213}00213     \textcolor{comment}{// motor 2 DMA settings}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00214}00214     DMA1\_Stream0-\/>CR    |= (0x6 << 25U);}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00215}00215     DMA1\_Stream0-\/>M0AR  = (uint32\_t)motor2\_dmabuffer;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00216}00216     DMA1\_Stream0-\/>CR    |= DMA\_SxCR\_DIR\_0;          \textcolor{comment}{// mem to per}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00217}00217     DMA1\_Stream0-\/>FCR   |= DMA\_SxFCR\_DMDIS;         \textcolor{comment}{// fifo en}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00218}00218     DMA1\_Stream0-\/>FCR   \&= \string~DMA\_SxFCR\_FTH;          \textcolor{comment}{//1/4 full}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00219}00219     DMA1\_Stream0-\/>CR    \&= \string~DMA\_SxCR\_MBURST;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00220}00220     DMA1\_Stream0-\/>CR    \&= \string~DMA\_SxCR\_PBURST;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00221}00221     DMA1\_Stream0-\/>PAR   = (uint32\_t)(\&(TIM5-\/>CCR3));}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00222}00222     DMA1\_Stream0-\/>NDTR  = \mbox{\hyperlink{drv__dshot_8h_a42f7d6070cbff87fb88786e7cdb644e1}{DSHOT\_DMA\_BUFFER\_SIZE}};}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00223}00223     DMA1\_Stream0-\/>CR    \&= \string~DMA\_SxCR\_PINC;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00224}00224     DMA1\_Stream0-\/>CR    |= DMA\_SxCR\_MINC;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00225}00225     DMA1\_Stream0-\/>CR    |= DMA\_SxCR\_MSIZE\_1;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00226}00226     DMA1\_Stream0-\/>CR    |= DMA\_SxCR\_PSIZE\_1;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00227}00227     DMA1\_Stream0-\/>CR    \&= \string~DMA\_SxCR\_CIRC;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00228}00228     DMA1\_Stream0-\/>CR    |= DMA\_SxCR\_PL\_0;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00229}00229     \textcolor{comment}{// DMA transfer complete interrupt enable}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00230}00230     DMA1\_Stream0-\/>CR    |= DMA\_SxCR\_TCIE;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00231}00231     \textcolor{comment}{// motor 4 DMA settings}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00232}00232     DMA1\_Stream3-\/>CR    |= (0x6 << 25U);}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00233}00233     DMA1\_Stream3-\/>M0AR  = (uint32\_t)motor1\_dmabuffer;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00234}00234     DMA1\_Stream3-\/>CR    |= DMA\_SxCR\_DIR\_0;          \textcolor{comment}{// mem to per}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00235}00235     DMA1\_Stream3-\/>FCR   |= DMA\_SxFCR\_DMDIS;         \textcolor{comment}{// fifo en}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00236}00236     DMA1\_Stream3-\/>FCR   \&= \string~DMA\_SxFCR\_FTH;          \textcolor{comment}{//1/4 full}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00237}00237     DMA1\_Stream3-\/>CR    \&= \string~DMA\_SxCR\_MBURST;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00238}00238     DMA1\_Stream3-\/>CR    \&= \string~DMA\_SxCR\_PBURST;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00239}00239     DMA1\_Stream3-\/>PAR   = (uint32\_t)(\&(TIM5-\/>CCR4));}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00240}00240     DMA1\_Stream3-\/>NDTR  = \mbox{\hyperlink{drv__dshot_8h_a42f7d6070cbff87fb88786e7cdb644e1}{DSHOT\_DMA\_BUFFER\_SIZE}};}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00241}00241     DMA1\_Stream3-\/>CR    \&= \string~DMA\_SxCR\_PINC;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00242}00242     DMA1\_Stream3-\/>CR    |= DMA\_SxCR\_MINC;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00243}00243     DMA1\_Stream3-\/>CR    |= DMA\_SxCR\_MSIZE\_1;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00244}00244     DMA1\_Stream3-\/>CR    |= DMA\_SxCR\_PSIZE\_1;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00245}00245     DMA1\_Stream3-\/>CR    \&= \string~DMA\_SxCR\_CIRC;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00246}00246     DMA1\_Stream3-\/>CR    |= DMA\_SxCR\_PL\_0;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00247}00247     \textcolor{comment}{// DMA transfer complete interrupt enable}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00248}00248     DMA1\_Stream3-\/>CR    |= DMA\_SxCR\_TCIE;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00249}00249 }
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00250}00250 \}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00251}00251 }
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00258}00258 \textcolor{keywordtype}{void}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00259}\mbox{\hyperlink{drv__dshot_8c_ac2615e2db7d58bc52e98491e0132b606}{00259}} \mbox{\hyperlink{drv__dshot_8c_ac2615e2db7d58bc52e98491e0132b606}{dshotWrite}}(uint16\_t *\mbox{\hyperlink{motors_8c_a9e7bfc8712149ed5ab675edfc0773f21}{motor\_value}})}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00260}00260 \{}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00261}00261     dshot\_prepare\_dmabuffer\_all(\mbox{\hyperlink{motors_8c_a9e7bfc8712149ed5ab675edfc0773f21}{motor\_value}});}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00262}00262     dshot\_enable\_dma\_request();}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00263}00263     dshot\_dma\_start();}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00264}00264 \}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00265}00265 }
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00266}00266 \textcolor{comment}{/* Static Functions */}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00267}00267 }
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00274}00274 \textcolor{keyword}{static} uint32\_t}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00275}00275 dshot\_choose\_type(\mbox{\hyperlink{drv__dshot_8h_a7c00869f21339871c1e9e19880bbc2af}{dshot\_type\_e}} dshot\_type)}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00276}00276 \{}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00277}00277     \textcolor{keywordflow}{switch} (dshot\_type)}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00278}00278     \{}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00279}00279     \textcolor{keywordflow}{case}(\mbox{\hyperlink{drv__dshot_8h_a7c00869f21339871c1e9e19880bbc2afab356171ef575e3e86add298e53b8aa6f}{DSHOT600}}):}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00280}00280         \textcolor{keywordflow}{return} \mbox{\hyperlink{drv__dshot_8h_ab970f1825d795e43dda1c3b29bf4762e}{DSHOT600\_HZ}};}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00281}00281 }
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00282}00282     \textcolor{keywordflow}{case}(\mbox{\hyperlink{drv__dshot_8h_a7c00869f21339871c1e9e19880bbc2afab5a79ea43e9dfa5f629052043f0656ba}{DSHOT300}}):}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00283}00283         \textcolor{keywordflow}{return} \mbox{\hyperlink{drv__dshot_8h_a0bdf6606bebf55762108188171eedfd2}{DSHOT300\_HZ}};}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00284}00284 }
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00285}00285     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00286}00286         \textcolor{keywordflow}{return} \mbox{\hyperlink{drv__dshot_8h_a84ec4e0db6b0614d99ae43d9b87f70b1}{DSHOT150\_HZ}};}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00287}00287     \}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00288}00288 \}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00289}00289 }
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00296}00296 \textcolor{keyword}{static} \textcolor{keywordtype}{void}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00297}00297 dshot\_prepare\_dmabuffer\_all(uint16\_t *\mbox{\hyperlink{motors_8c_a9e7bfc8712149ed5ab675edfc0773f21}{motor\_value}})}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00298}00298 \{}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00299}00299     dshot\_prepare\_dmabuffer(motor1\_dmabuffer, \mbox{\hyperlink{motors_8c_a9e7bfc8712149ed5ab675edfc0773f21}{motor\_value}}[0]);}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00300}00300     dshot\_prepare\_dmabuffer(motor2\_dmabuffer, \mbox{\hyperlink{motors_8c_a9e7bfc8712149ed5ab675edfc0773f21}{motor\_value}}[1]);}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00301}00301     dshot\_prepare\_dmabuffer(motor3\_dmabuffer, \mbox{\hyperlink{motors_8c_a9e7bfc8712149ed5ab675edfc0773f21}{motor\_value}}[2]);}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00302}00302     dshot\_prepare\_dmabuffer(motor4\_dmabuffer, \mbox{\hyperlink{motors_8c_a9e7bfc8712149ed5ab675edfc0773f21}{motor\_value}}[3]);}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00303}00303 \}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00304}00304 }
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00313}00313 \textcolor{keyword}{static} \textcolor{keywordtype}{void}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00314}00314 dshot\_prepare\_dmabuffer(uint32\_t *motor\_dmabuffer, uint16\_t value)}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00315}00315 \{}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00316}00316     uint16\_t packet;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00317}00317     packet = dshot\_prepare\_packet(value);}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00318}00318 }
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00319}00319     \textcolor{keywordflow}{for}(\textcolor{keywordtype}{int} i = 0; i < 16; i++)}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00320}00320     \{}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00321}00321         motor\_dmabuffer[i] = (packet \& 0x8000) ? \mbox{\hyperlink{drv__dshot_8h_aafb219d04b1104a693f8cf120229fc7d}{MOTOR\_BIT\_1}} : \mbox{\hyperlink{drv__dshot_8h_a05a634fcc0fc375b0a22b0e5ac1a0073}{MOTOR\_BIT\_0}};}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00322}00322         packet <<= 1;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00323}00323     \}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00324}00324 }
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00325}00325     motor\_dmabuffer[16] = 0;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00326}00326     motor\_dmabuffer[17] = 0;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00327}00327 }
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00328}00328 \}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00329}00329 }
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00338}00338 \textcolor{keyword}{static} uint16\_t}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00339}00339 dshot\_prepare\_packet(uint16\_t value)}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00340}00340 \{}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00341}00341     uint16\_t packet;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00342}00342     \textcolor{keywordtype}{bool} dshot\_telemetry = \textcolor{keyword}{false};}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00343}00343 }
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00344}00344     packet = (value << 1) | (dshot\_telemetry ? 1 : 0);}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00345}00345 }
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00346}00346     \textcolor{comment}{// compute checksum}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00347}00347     \textcolor{keywordtype}{unsigned} csum = 0;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00348}00348     \textcolor{keywordtype}{unsigned} csum\_data = packet;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00349}00349 }
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00350}00350     \textcolor{keywordflow}{for}(\textcolor{keywordtype}{int} i = 0; i < 3; i++)}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00351}00351     \{}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00352}00352         csum \string^=  csum\_data; \textcolor{comment}{// xor data by nibbles}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00353}00353         csum\_data >>= 4;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00354}00354     \}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00355}00355 }
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00356}00356     csum \&= 0xf;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00357}00357     packet = (packet << 4) | csum;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00358}00358 }
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00359}00359     \textcolor{keywordflow}{return} packet;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00360}00360 \}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00361}00361 }
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00366}00366 \textcolor{keyword}{static} \textcolor{keywordtype}{void}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00367}00367 dshot\_dma\_start(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00368}00368 \{}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00369}00369     TIM5-\/>CNT           = 0;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00370}00370 }
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00371}00371     TIM5-\/>DIER          |= TIM\_DIER\_CC1DE;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00372}00372     TIM5-\/>DIER          |= TIM\_DIER\_CC2DE;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00373}00373     TIM5-\/>DIER          |= TIM\_DIER\_CC3DE;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00374}00374     TIM5-\/>DIER          |= TIM\_DIER\_CC4DE;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00375}00375 \}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00376}00376 }
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00381}00381 \textcolor{keyword}{static} \textcolor{keywordtype}{void}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00382}00382 dshot\_enable\_dma\_request(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00383}00383 \{}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00384}00384 }
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00385}00385     DMA1\_Stream2-\/>CR    |= DMA\_SxCR\_EN;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00386}00386     DMA1\_Stream4-\/>CR    |= DMA\_SxCR\_EN;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00387}00387     DMA1\_Stream0-\/>CR    |= DMA\_SxCR\_EN;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00388}00388     DMA1\_Stream3-\/>CR    |= DMA\_SxCR\_EN;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00389}00389 \}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00390}00390 }
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00391}00391 \textcolor{comment}{/* Interrupt Handlers */}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00392}00392 }
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00396}00396 \textcolor{keywordtype}{void}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00397}\mbox{\hyperlink{drv__dshot_8c_ac94fc5e78628ab5037170f7626ded1da}{00397}} \mbox{\hyperlink{drv__dshot_8c_ac94fc5e78628ab5037170f7626ded1da}{DMA1\_Stream2\_IRQHandler}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00398}00398 \{}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00399}00399     \textcolor{keywordflow}{if}(DMA1-\/>LISR \& DMA\_LISR\_TCIF2)\{}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00400}00400         DMA1\_Stream2-\/>CR    \&= \string~DMA\_SxCR\_EN;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00401}00401         \textcolor{keywordflow}{while}(DMA1\_Stream2-\/>CR \& DMA\_SxCR\_EN)\{\}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00402}00402         TIM5-\/>DIER          \&= \string~TIM\_DIER\_CC1DE;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00403}00403         DMA1-\/>LIFCR         |= DMA\_LIFCR\_CTCIF2;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00404}00404         DMA1\_Stream2-\/>NDTR  = \mbox{\hyperlink{drv__dshot_8h_a42f7d6070cbff87fb88786e7cdb644e1}{DSHOT\_DMA\_BUFFER\_SIZE}};}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00405}00405     \}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00406}00406 \}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00407}00407 }
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00411}00411 \textcolor{keywordtype}{void}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00412}\mbox{\hyperlink{drv__dshot_8c_a30841f7aec070752b7b989ea8a271039}{00412}} \mbox{\hyperlink{drv__dshot_8c_a30841f7aec070752b7b989ea8a271039}{DMA1\_Stream4\_IRQHandler}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00413}00413 \{}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00414}00414     \textcolor{keywordflow}{if}(DMA1-\/>HISR \& DMA\_HISR\_TCIF4)\{}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00415}00415         DMA1\_Stream4-\/>CR    \&= \string~DMA\_SxCR\_EN;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00416}00416         \textcolor{keywordflow}{while}(DMA1\_Stream4-\/>CR \& DMA\_SxCR\_EN)\{\}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00417}00417         TIM5-\/>DIER          \&= \string~TIM\_DIER\_CC2DE;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00418}00418         DMA1-\/>HIFCR         |= DMA\_HIFCR\_CTCIF4;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00419}00419         DMA1\_Stream4-\/>NDTR  = \mbox{\hyperlink{drv__dshot_8h_a42f7d6070cbff87fb88786e7cdb644e1}{DSHOT\_DMA\_BUFFER\_SIZE}};}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00420}00420     \}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00421}00421 \}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00422}00422 }
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00426}00426 \textcolor{keywordtype}{void}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00427}\mbox{\hyperlink{drv__dshot_8c_a1b70a4441662b1d6548e803499da414f}{00427}} \mbox{\hyperlink{drv__dshot_8c_a1b70a4441662b1d6548e803499da414f}{DMA1\_Stream0\_IRQHandler}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00428}00428 \{}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00429}00429     \textcolor{keywordflow}{if}(DMA1-\/>LISR \& DMA\_LISR\_TCIF0)\{}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00430}00430         DMA1\_Stream0-\/>CR    \&= \string~DMA\_SxCR\_EN;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00431}00431         \textcolor{keywordflow}{while}(DMA1\_Stream0-\/>CR \& DMA\_SxCR\_EN)\{\}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00432}00432         TIM5-\/>DIER          \&= \string~TIM\_DIER\_CC3DE;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00433}00433         DMA1-\/>LIFCR         |= DMA\_LIFCR\_CTCIF0;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00434}00434         DMA1\_Stream0-\/>NDTR  = \mbox{\hyperlink{drv__dshot_8h_a42f7d6070cbff87fb88786e7cdb644e1}{DSHOT\_DMA\_BUFFER\_SIZE}};}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00435}00435     \}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00436}00436 \}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00437}00437 }
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00441}00441 \textcolor{keywordtype}{void}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00442}\mbox{\hyperlink{drv__dshot_8c_a51d485393cf37043623c8bd0abae12a1}{00442}} \mbox{\hyperlink{drv__dshot_8c_a51d485393cf37043623c8bd0abae12a1}{DMA1\_Stream3\_IRQHandler}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00443}00443 \{}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00444}00444     \textcolor{keywordflow}{if}(DMA1-\/>LISR \& DMA\_LISR\_TCIF3)\{}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00445}00445         DMA1\_Stream3-\/>CR    \&= \string~DMA\_SxCR\_EN;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00446}00446         \textcolor{keywordflow}{while}(DMA1\_Stream3-\/>CR \& DMA\_SxCR\_EN)\{\}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00447}00447         TIM5-\/>DIER          \&= \string~TIM\_DIER\_CC4DE;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00448}00448         DMA1-\/>LIFCR         |= DMA\_LIFCR\_CTCIF3;}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00449}00449         DMA1\_Stream3-\/>NDTR  = \mbox{\hyperlink{drv__dshot_8h_a42f7d6070cbff87fb88786e7cdb644e1}{DSHOT\_DMA\_BUFFER\_SIZE}};}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00450}00450     \}}
\DoxyCodeLine{\Hypertarget{drv__dshot_8c_source_l00451}00451 \}}

\end{DoxyCode}
