command: cd spec/manual;make PROJECT=nv_small 
../../tools/bin/vcp -i NVDLA_CSC.rdl -o /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CSC.rdl -imacros ../../outdir/nv_small/spec/defs/project.h -cpp /usr/bin/cpp
../../tools/bin/vcp -i NVDLA_BDMA.rdl -o /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_BDMA.rdl -imacros ../../outdir/nv_small/spec/defs/project.h -cpp /usr/bin/cpp
../../tools/bin/vcp -i NVDLA_CACC.rdl -o /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CACC.rdl -imacros ../../outdir/nv_small/spec/defs/project.h -cpp /usr/bin/cpp
../../tools/bin/vcp -i NVDLA_CDMA.rdl -o /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CDMA.rdl -imacros ../../outdir/nv_small/spec/defs/project.h -cpp /usr/bin/cpp
../../tools/bin/vcp -i NVDLA_CDP.rdl -o /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CDP.rdl -imacros ../../outdir/nv_small/spec/defs/project.h -cpp /usr/bin/cpp
../../tools/bin/vcp -i NVDLA_CDP_RDMA.rdl -o /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CDP_RDMA.rdl -imacros ../../outdir/nv_small/spec/defs/project.h -cpp /usr/bin/cpp
../../tools/bin/vcp -i NVDLA_CMAC_A.rdl -o /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CMAC_A.rdl -imacros ../../outdir/nv_small/spec/defs/project.h -cpp /usr/bin/cpp
../../tools/bin/vcp -i NVDLA_CMAC_B.rdl -o /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CMAC_B.rdl -imacros ../../outdir/nv_small/spec/defs/project.h -cpp /usr/bin/cpp
../../tools/bin/vcp -i NVDLA_CVIF.rdl -o /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CVIF.rdl -imacros ../../outdir/nv_small/spec/defs/project.h -cpp /usr/bin/cpp
../../tools/bin/vcp -i NVDLA_GEC.rdl -o /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_GEC.rdl -imacros ../../outdir/nv_small/spec/defs/project.h -cpp /usr/bin/cpp
../../tools/bin/vcp -i NVDLA_GLB.rdl -o /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_GLB.rdl -imacros ../../outdir/nv_small/spec/defs/project.h -cpp /usr/bin/cpp
../../tools/bin/vcp -i NVDLA_MCIF.rdl -o /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_MCIF.rdl -imacros ../../outdir/nv_small/spec/defs/project.h -cpp /usr/bin/cpp
../../tools/bin/vcp -i NVDLA_PDP.rdl -o /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_PDP.rdl -imacros ../../outdir/nv_small/spec/defs/project.h -cpp /usr/bin/cpp
../../tools/bin/vcp -i NVDLA_PDP_RDMA.rdl -o /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_PDP_RDMA.rdl -imacros ../../outdir/nv_small/spec/defs/project.h -cpp /usr/bin/cpp
../../tools/bin/vcp -i NVDLA_RBK.rdl -o /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_RBK.rdl -imacros ../../outdir/nv_small/spec/defs/project.h -cpp /usr/bin/cpp
../../tools/bin/vcp -i NVDLA_SDP.rdl -o /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_SDP.rdl -imacros ../../outdir/nv_small/spec/defs/project.h -cpp /usr/bin/cpp
../../tools/bin/vcp -i NVDLA_SDP_RDMA.rdl -o /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_SDP_RDMA.rdl -imacros ../../outdir/nv_small/spec/defs/project.h -cpp /usr/bin/cpp
../../tools/bin/vcp -i nvdla.rdl -o /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/nvdla.rdl -imacros ../../outdir/nv_small/spec/defs/project.h -cpp /usr/bin/cpp
/usr/bin/perl /home/ignacio/Desktop/NVDLA_20_5_2018/hw/spec/manual/RDLMerge.pl /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/nvdla.rdl /usr/bin/java /usr/bin/perl /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual
Open Register Design Tool, version=171103.01, input=NVDLA_CFGROM.rdl
Ordt: reading parameters from opendla.parms...
Ordt: building verilog...
Ordt: writing verilog file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CFGROM_reg.v...
Ordt: building UVM regs...
Ordt: writing UVM regs file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CFGROM_reg.sv...
Ordt: building UVM regs package...
Ordt: writing UVM regs package file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/ordt_uvm_reg_pkg.sv...
Ordt: building xml...
Ordt: writing xml file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CFGROM.xml...
Ordt: building C++ model...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CFGROM_reg_c/ordt_pio_common.hpp...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CFGROM_reg_c/ordt_pio_common.cpp...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CFGROM_reg_c/ordt_pio.hpp...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CFGROM_reg_c/ordt_pio.cpp...
Ordt complete Tue May 29 01:10:15 CEST 2018
Open Register Design Tool, version=171103.01, input=NVDLA_GLB.rdl
Ordt: reading parameters from opendla.parms...
Ordt: building verilog...
Ordt: writing verilog file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_GLB_reg.v...
Ordt: building UVM regs...
Ordt: writing UVM regs file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_GLB_reg.sv...
Ordt: building UVM regs package...
Ordt: writing UVM regs package file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/ordt_uvm_reg_pkg.sv...
Ordt: building xml...
Ordt: writing xml file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_GLB.xml...
Ordt: building C++ model...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_GLB_reg_c/ordt_pio_common.hpp...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_GLB_reg_c/ordt_pio_common.cpp...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_GLB_reg_c/ordt_pio.hpp...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_GLB_reg_c/ordt_pio.cpp...
Ordt complete Tue May 29 01:10:16 CEST 2018
Open Register Design Tool, version=171103.01, input=NVDLA_MCIF.rdl
Ordt: reading parameters from opendla.parms...
Ordt: building verilog...
Ordt: writing verilog file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_MCIF_reg.v...
Ordt: building UVM regs...
Ordt: writing UVM regs file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_MCIF_reg.sv...
Ordt: building UVM regs package...
Ordt: writing UVM regs package file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/ordt_uvm_reg_pkg.sv...
Ordt: building xml...
Ordt: writing xml file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_MCIF.xml...
Ordt: building C++ model...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_MCIF_reg_c/ordt_pio_common.hpp...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_MCIF_reg_c/ordt_pio_common.cpp...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_MCIF_reg_c/ordt_pio.hpp...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_MCIF_reg_c/ordt_pio.cpp...
Ordt complete Tue May 29 01:10:17 CEST 2018
Open Register Design Tool, version=171103.01, input=NVDLA_CDMA.rdl
Ordt: reading parameters from opendla.parms...
Ordt: building verilog...
Ordt: writing verilog file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CDMA_reg.v...
Ordt: building UVM regs...
Ordt: writing UVM regs file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CDMA_reg.sv...
Ordt: building UVM regs package...
Ordt: writing UVM regs package file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/ordt_uvm_reg_pkg.sv...
Ordt: building xml...
Ordt: writing xml file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CDMA.xml...
Ordt: building C++ model...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CDMA_reg_c/ordt_pio_common.hpp...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CDMA_reg_c/ordt_pio_common.cpp...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CDMA_reg_c/ordt_pio.hpp...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CDMA_reg_c/ordt_pio.cpp...
Ordt complete Tue May 29 01:10:18 CEST 2018
Open Register Design Tool, version=171103.01, input=NVDLA_CSC.rdl
Ordt: reading parameters from opendla.parms...
Ordt: building verilog...
Ordt: writing verilog file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CSC_reg.v...
Ordt: building UVM regs...
Ordt: writing UVM regs file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CSC_reg.sv...
Ordt: building UVM regs package...
Ordt: writing UVM regs package file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/ordt_uvm_reg_pkg.sv...
Ordt: building xml...
Ordt: writing xml file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CSC.xml...
Ordt: building C++ model...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CSC_reg_c/ordt_pio_common.hpp...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CSC_reg_c/ordt_pio_common.cpp...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CSC_reg_c/ordt_pio.hpp...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CSC_reg_c/ordt_pio.cpp...
Ordt complete Tue May 29 01:10:19 CEST 2018
Open Register Design Tool, version=171103.01, input=NVDLA_CMAC_A.rdl
Ordt: reading parameters from opendla.parms...
Ordt: building verilog...
Ordt: writing verilog file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CMAC_A_reg.v...
Ordt: building UVM regs...
Ordt: writing UVM regs file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CMAC_A_reg.sv...
Ordt: building UVM regs package...
Ordt: writing UVM regs package file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/ordt_uvm_reg_pkg.sv...
Ordt: building xml...
Ordt: writing xml file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CMAC_A.xml...
Ordt: building C++ model...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CMAC_A_reg_c/ordt_pio_common.hpp...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CMAC_A_reg_c/ordt_pio_common.cpp...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CMAC_A_reg_c/ordt_pio.hpp...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CMAC_A_reg_c/ordt_pio.cpp...
Ordt complete Tue May 29 01:10:20 CEST 2018
Open Register Design Tool, version=171103.01, input=NVDLA_CMAC_B.rdl
Ordt: reading parameters from opendla.parms...
Ordt: building verilog...
Ordt: writing verilog file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CMAC_B_reg.v...
Ordt: building UVM regs...
Ordt: writing UVM regs file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CMAC_B_reg.sv...
Ordt: building UVM regs package...
Ordt: writing UVM regs package file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/ordt_uvm_reg_pkg.sv...
Ordt: building xml...
Ordt: writing xml file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CMAC_B.xml...
Ordt: building C++ model...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CMAC_B_reg_c/ordt_pio_common.hpp...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CMAC_B_reg_c/ordt_pio_common.cpp...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CMAC_B_reg_c/ordt_pio.hpp...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CMAC_B_reg_c/ordt_pio.cpp...
Ordt complete Tue May 29 01:10:20 CEST 2018
Open Register Design Tool, version=171103.01, input=NVDLA_CACC.rdl
Ordt: reading parameters from opendla.parms...
Ordt: building verilog...
Ordt: writing verilog file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CACC_reg.v...
Ordt: building UVM regs...
Ordt: writing UVM regs file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CACC_reg.sv...
Ordt: building UVM regs package...
Ordt: writing UVM regs package file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/ordt_uvm_reg_pkg.sv...
Ordt: building xml...
Ordt: writing xml file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CACC.xml...
Ordt: building C++ model...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CACC_reg_c/ordt_pio_common.hpp...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CACC_reg_c/ordt_pio_common.cpp...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CACC_reg_c/ordt_pio.hpp...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CACC_reg_c/ordt_pio.cpp...
Ordt complete Tue May 29 01:10:21 CEST 2018
Open Register Design Tool, version=171103.01, input=NVDLA_SDP_RDMA.rdl
Ordt: reading parameters from opendla.parms...
Ordt: building verilog...
Ordt: writing verilog file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_SDP_RDMA_reg.v...
Ordt: building UVM regs...
Ordt: writing UVM regs file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_SDP_RDMA_reg.sv...
Ordt: building UVM regs package...
Ordt: writing UVM regs package file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/ordt_uvm_reg_pkg.sv...
Ordt: building xml...
Ordt: writing xml file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_SDP_RDMA.xml...
Ordt: building C++ model...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_SDP_RDMA_reg_c/ordt_pio_common.hpp...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_SDP_RDMA_reg_c/ordt_pio_common.cpp...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_SDP_RDMA_reg_c/ordt_pio.hpp...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_SDP_RDMA_reg_c/ordt_pio.cpp...
Ordt complete Tue May 29 01:10:22 CEST 2018
Open Register Design Tool, version=171103.01, input=NVDLA_SDP.rdl
Ordt: reading parameters from opendla.parms...
Ordt: building verilog...
Ordt: writing verilog file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_SDP_reg.v...
Ordt: building UVM regs...
Ordt: writing UVM regs file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_SDP_reg.sv...
Ordt: building UVM regs package...
Ordt: writing UVM regs package file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/ordt_uvm_reg_pkg.sv...
Ordt: building xml...
Ordt: writing xml file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_SDP.xml...
Ordt: building C++ model...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_SDP_reg_c/ordt_pio_common.hpp...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_SDP_reg_c/ordt_pio_common.cpp...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_SDP_reg_c/ordt_pio.hpp...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_SDP_reg_c/ordt_pio.cpp...
Ordt complete Tue May 29 01:10:23 CEST 2018
Open Register Design Tool, version=171103.01, input=NVDLA_PDP_RDMA.rdl
Ordt: reading parameters from opendla.parms...
Ordt: building verilog...
Ordt: writing verilog file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_PDP_RDMA_reg.v...
Ordt: building UVM regs...
Ordt: writing UVM regs file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_PDP_RDMA_reg.sv...
Ordt: building UVM regs package...
Ordt: writing UVM regs package file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/ordt_uvm_reg_pkg.sv...
Ordt: building xml...
Ordt: writing xml file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_PDP_RDMA.xml...
Ordt: building C++ model...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_PDP_RDMA_reg_c/ordt_pio_common.hpp...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_PDP_RDMA_reg_c/ordt_pio_common.cpp...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_PDP_RDMA_reg_c/ordt_pio.hpp...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_PDP_RDMA_reg_c/ordt_pio.cpp...
Ordt complete Tue May 29 01:10:24 CEST 2018
Open Register Design Tool, version=171103.01, input=NVDLA_PDP.rdl
Ordt: reading parameters from opendla.parms...
Ordt: building verilog...
Ordt: writing verilog file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_PDP_reg.v...
Ordt: building UVM regs...
Ordt: writing UVM regs file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_PDP_reg.sv...
Ordt: building UVM regs package...
Ordt: writing UVM regs package file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/ordt_uvm_reg_pkg.sv...
Ordt: building xml...
Ordt: writing xml file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_PDP.xml...
Ordt: building C++ model...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_PDP_reg_c/ordt_pio_common.hpp...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_PDP_reg_c/ordt_pio_common.cpp...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_PDP_reg_c/ordt_pio.hpp...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_PDP_reg_c/ordt_pio.cpp...
Ordt complete Tue May 29 01:10:25 CEST 2018
Open Register Design Tool, version=171103.01, input=NVDLA_CDP_RDMA.rdl
Ordt: reading parameters from opendla.parms...
Ordt: building verilog...
Ordt: writing verilog file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CDP_RDMA_reg.v...
Ordt: building UVM regs...
Ordt: writing UVM regs file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CDP_RDMA_reg.sv...
Ordt: building UVM regs package...
Ordt: writing UVM regs package file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/ordt_uvm_reg_pkg.sv...
Ordt: building xml...
Ordt: writing xml file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CDP_RDMA.xml...
Ordt: building C++ model...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CDP_RDMA_reg_c/ordt_pio_common.hpp...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CDP_RDMA_reg_c/ordt_pio_common.cpp...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CDP_RDMA_reg_c/ordt_pio.hpp...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CDP_RDMA_reg_c/ordt_pio.cpp...
Ordt complete Tue May 29 01:10:26 CEST 2018
Open Register Design Tool, version=171103.01, input=NVDLA_CDP.rdl
Ordt: reading parameters from opendla.parms...
Ordt: building verilog...
Ordt: writing verilog file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CDP_reg.v...
Ordt: building UVM regs...
Ordt: writing UVM regs file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CDP_reg.sv...
Ordt: building UVM regs package...
Ordt: writing UVM regs package file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/ordt_uvm_reg_pkg.sv...
Ordt: building xml...
Ordt: writing xml file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CDP.xml...
Ordt: building C++ model...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CDP_reg_c/ordt_pio_common.hpp...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CDP_reg_c/ordt_pio_common.cpp...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CDP_reg_c/ordt_pio.hpp...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CDP_reg_c/ordt_pio.cpp...
Ordt complete Tue May 29 01:10:28 CEST 2018
Open Register Design Tool, version=171103.01, input=NVDLA_GEC.rdl
Ordt: reading parameters from opendla.parms...
Ordt: building verilog...
Ordt: writing verilog file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_GEC_reg.v...
Ordt: building UVM regs...
Ordt: writing UVM regs file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_GEC_reg.sv...
Ordt: building UVM regs package...
Ordt: writing UVM regs package file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/ordt_uvm_reg_pkg.sv...
Ordt: building xml...
Ordt: writing xml file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_GEC.xml...
Ordt: building C++ model...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_GEC_reg_c/ordt_pio_common.hpp...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_GEC_reg_c/ordt_pio_common.cpp...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_GEC_reg_c/ordt_pio.hpp...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_GEC_reg_c/ordt_pio.cpp...
Ordt complete Tue May 29 01:10:29 CEST 2018
Open Register Design Tool, version=171103.01, input=NVDLA_CVIF.rdl
Ordt: reading parameters from opendla.parms...
Ordt: building verilog...
Ordt: writing verilog file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CVIF_reg.v...
Ordt: building UVM regs...
Ordt: writing UVM regs file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CVIF_reg.sv...
Ordt: building UVM regs package...
Ordt: writing UVM regs package file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/ordt_uvm_reg_pkg.sv...
Ordt: building xml...
Ordt: writing xml file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CVIF.xml...
Ordt: building C++ model...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CVIF_reg_c/ordt_pio_common.hpp...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CVIF_reg_c/ordt_pio_common.cpp...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CVIF_reg_c/ordt_pio.hpp...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CVIF_reg_c/ordt_pio.cpp...
Ordt complete Tue May 29 01:10:31 CEST 2018
Open Register Design Tool, version=171103.01, input=NVDLA_BDMA.rdl
Ordt: reading parameters from opendla.parms...
Ordt: building verilog...
Ordt: writing verilog file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_BDMA_reg.v...
Ordt: building UVM regs...
Ordt: writing UVM regs file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_BDMA_reg.sv...
Ordt: building UVM regs package...
Ordt: writing UVM regs package file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/ordt_uvm_reg_pkg.sv...
Ordt: building xml...
Ordt: writing xml file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_BDMA.xml...
Ordt: building C++ model...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_BDMA_reg_c/ordt_pio_common.hpp...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_BDMA_reg_c/ordt_pio_common.cpp...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_BDMA_reg_c/ordt_pio.hpp...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_BDMA_reg_c/ordt_pio.cpp...
Ordt complete Tue May 29 01:10:32 CEST 2018
Open Register Design Tool, version=171103.01, input=NVDLA_RBK.rdl
Ordt: reading parameters from opendla.parms...
Ordt: building verilog...
Ordt: writing verilog file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_RBK_reg.v...
Ordt: building UVM regs...
Ordt: writing UVM regs file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_RBK_reg.sv...
Ordt: building UVM regs package...
Ordt: writing UVM regs package file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/ordt_uvm_reg_pkg.sv...
Ordt: building xml...
Ordt: writing xml file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_RBK.xml...
Ordt: building C++ model...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_RBK_reg_c/ordt_pio_common.hpp...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_RBK_reg_c/ordt_pio_common.cpp...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_RBK_reg_c/ordt_pio.hpp...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_RBK_reg_c/ordt_pio.cpp...
Ordt complete Tue May 29 01:10:33 CEST 2018
Open Register Design Tool, version=171103.01, input=/home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/opendla.rdl
Ordt: reading parameters from opendla.parms...
Ordt: building verilog...
Ordt: writing verilog file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/opendla_reg.v...
Ordt: building UVM regs...
Ordt: writing UVM regs file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/opendla_reg.sv...
Ordt: building xml...
Ordt: writing xml file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/opendla.xml...
Ordt: building C++ model...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/opendla_reg_c/ordt_pio_common.hpp...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/opendla_reg_c/ordt_pio_common.cpp...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/opendla_reg_c/ordt_pio.hpp...
Ordt: writing C++ model file /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/opendla_reg_c/ordt_pio.cpp...
Ordt complete Tue May 29 01:10:37 CEST 2018
==============================================
files are generated under /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual
==============================================
Processing NVDLA_CSC.rdl into /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CSC.rdl
/home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CSC.rdl successfully written
Processing NVDLA_BDMA.rdl into /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_BDMA.rdl
/home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_BDMA.rdl successfully written
Processing NVDLA_CACC.rdl into /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CACC.rdl
/home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CACC.rdl successfully written
Processing NVDLA_CDMA.rdl into /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CDMA.rdl
/home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CDMA.rdl successfully written
Processing NVDLA_CDP.rdl into /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CDP.rdl
/home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CDP.rdl successfully written
Processing NVDLA_CDP_RDMA.rdl into /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CDP_RDMA.rdl
/home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CDP_RDMA.rdl successfully written
Processing NVDLA_CMAC_A.rdl into /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CMAC_A.rdl
/home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CMAC_A.rdl successfully written
Processing NVDLA_CMAC_B.rdl into /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CMAC_B.rdl
/home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CMAC_B.rdl successfully written
Processing NVDLA_CVIF.rdl into /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CVIF.rdl
/home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_CVIF.rdl successfully written
Processing NVDLA_GEC.rdl into /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_GEC.rdl
/home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_GEC.rdl successfully written
Processing NVDLA_GLB.rdl into /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_GLB.rdl
/home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_GLB.rdl successfully written
Processing NVDLA_MCIF.rdl into /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_MCIF.rdl
/home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_MCIF.rdl successfully written
Processing NVDLA_PDP.rdl into /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_PDP.rdl
/home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_PDP.rdl successfully written
Processing NVDLA_PDP_RDMA.rdl into /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_PDP_RDMA.rdl
/home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_PDP_RDMA.rdl successfully written
Processing NVDLA_RBK.rdl into /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_RBK.rdl
/home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_RBK.rdl successfully written
Processing NVDLA_SDP.rdl into /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_SDP.rdl
/home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_SDP.rdl successfully written
Processing NVDLA_SDP_RDMA.rdl into /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_SDP_RDMA.rdl
/home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/NVDLA_SDP_RDMA.rdl successfully written
Processing nvdla.rdl into /home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/nvdla.rdl
/home/ignacio/Desktop/NVDLA_20_5_2018/hw/outdir/nv_small/spec/manual/nvdla.rdl successfully written
