
<html><head><title>Getting Started with the AMS Designer Simulator</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jommy" />
<meta name="CreateDate" content="2019-11-04" />
<meta name="CreateTime" content="1572864900" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator, a mixed-signal simulator that supports the Verilog-AMS and VHDL-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Getting Started with the AMS Designer Simulator" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="amssimug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2019-11-04" />
<meta name="ModifiedTime" content="1572864900" />
<meta name="NextFile" content="Using_the_Analog_Simulation_Control_File.html" />
<meta name="Group" content="Analog Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification" />
<meta name="PrevFile" content="PART_1__Spectre_AMS_Designer_Simulator_and_Xcelium_Simulator_with_Mixed-Signal_Option_Capabilities.html" />
<meta name="Product" content="Xcelium" />
<meta name="ProductFamily" content="Functional Verification" />
<meta name="ProductVersion" content="19.09" />
<meta name="RightsManagement" content="Copyright 2012-2019 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- Getting Started with the AMS Designer Simulator" />
<meta name="Version" content="19.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2003" />
<meta name="confluence-version" content="6.13.3" />
<meta name="ecms-plugin-version" content="03.30.005" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    </head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="amssimugTOC.html">Contents</a></li><li><a class="prev" href="PART_1__Spectre_AMS_Designer_Simulator_and_Xcelium_Simulator_with_Mixed-Signal_Option_Capabilities.html" title="PART_1__Spectre_AMS_Designer_Simulator_and_Xcelium_Simulator_with_Mixed-Signal_Option_Capabilities">PART_1__Spectre_AMS_Designer_S ...</a></li><li style="float: right;"><a class="viewPrint" href="amssimug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Using_the_Analog_Simulation_Control_File.html" title="Using_the_Analog_Simulation_Control_File">Using_the_Analog_Simulation_Co ...</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 19.09, September 2019</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <div style="width: 100%; font-size: 32px; text-align: left;               font-weight: bold;">3</div>
<h1 style="margin: 4px 0 4px;"><span>Getting Started with the AMS Designer Simulator</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p><span class="confluence-anchor-link" id="GettingStartedwiththeAMSDesignerSimulator-1031356"></span></p>

<p>The AMS Designer simulator is a mixed-signal simulator that supports the Verilog<span style="color: rgb(0,0,0);"><sup>&#174;</sup> </span>-AMS language standard and three analog solvers, Spectre, APS, and UltraSim. It give designers the ability to match the simulation to the characteristics of their designs. The Spectre solver provides a proven, highly accurate simulation and the UltraSim solver provides a fast simulation suited to designs containing large numbers of devices such as transistors, resistors, and capacitors. The APS solver provides the fastest simulation speed for designs with more than 50K elements in SPICE blocks.</p>

<p>See the following topics for more information:</p>

<p></p>
<div class="toc-macro rbtoc1572864884795">
<ul class="toc-indentation">
<li><a href="#GettingStartedwiththeAMSDesignerSimulator-LanguageSupport1036142">Language Support</a></li>
<li><a href="#GettingStartedwiththeAMSDesignerSimulator-RunningtheAMSDesignerSimulatorrunningAMS1034496">Running the AMS Designer Simulator</a>
<ul class="toc-indentation">
<li><a href="#GettingStartedwiththeAMSDesignerSimulator-RunningtheSimulatorinaSingleSteprunningAMSirun1040105">Running the Simulator in a Single Step</a></li>
</ul>
</li>
<li><a href="#GettingStartedwiththeAMSDesignerSimulator-CheckingAnalogSolver-RelatedInformationprint_mmsimver1040966">Checking Analog Solver-Related Information</a></li>
<li><a href="#GettingStartedwiththeAMSDesignerSimulator-AnalogSolversSupportedbyAMSDesignerSimulator">Analog Solvers Supported by AMS Designer Simulator</a></li>
<li><a href="#GettingStartedwiththeAMSDesignerSimulator-UsingAdvancedAnalogSolverFeaturesUltraSimXL_SpectreXLGXL1036445">Using Advanced Analog Solver Features</a></li>
<li><a href="#GettingStartedwiththeAMSDesignerSimulator-MoreaboutUltraSimFeaturesUltraSimFeatures1037691">More about UltraSim Features</a></li>
</ul>
</div>

<p>See also</p>
<ul><li><a href="#GettingStartedwiththeAMSDesignerSimulator-1037691"> More about UltraSim Features </a></li></ul><ul><li><span style="color: rgb(0,0,0);"> <a class="message-url" href="../spectreuser/spectreuserTOC.html">Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide</a> </span></li></ul><ul><li><span style="color: rgb(0,0,0);"> <a class="message-url" href="../UltraSim_User/UltraSim_UserTOC.html">Virtuoso UltraSim Simulator User Guide</a> </span></li></ul><h2 id="GettingStartedwiththeAMSDesignerSimulator-LanguageSupport1036142">Language Support<span class="confluence-anchor-link" id="GettingStartedwiththeAMSDesignerSimulator-1036142"></span></h2>

<p>Except as noted, the Spectre<span style="color: rgb(0,0,0);"> <sup>&#174;</sup> </span>AMS Designer simulator complies with</p>
<ul><li>The IEEE 1364 standard described in<em> <span style="color: rgb(0,0,0);"> IEEE Standard Hardware Description Language Based on the Verilog Hardware Description Language </span> </em>(IEEE Std 1364-2005), published by the IEEE</li></ul><ul><li>VHDL-AMS (IEEE 1076.1-1999)</li></ul><ul><li>The OVI 2.0 description of the language described in<em> <span style="color: rgb(0,0,0);"> OVI Verilog Hardware Description Language Reference Manual</span> </em>, Version 2.0, published by Open Verilog International</li></ul><ul><li>The Verilog<span style="color: rgb(0,0,0);"> <sup>&#174;</sup> </span>-XL implementation of the Verilog language described in the&#160;<em>Verilog-XL Reference</em>.<span style="color: rgb(0,0,255);">&#160;</span></li></ul><ul><li>The Verilog<span style="color: rgb(0,0,0);"> <sup>&#174;</sup> </span>-AMS language standard described in the<em> <span style="color: rgb(0,0,0);"> Verilog-AMS Language Reference Manual</span> </em>, Version 2.2, published by Accellera</li></ul>
<p>You can use the<code> -ieee1364 </code>command-line option when you run the<code> xmvlog </code>compiler and the<code> xmelab </code>elaborator to check your code for compatibility with the IEEE standard.</p>

<p>For information on language features not supported by the AMS Designer simulator, see&#160;<span style="color: rgb(0,0,255);"> <a class="message-url" href="../verilogamsref/appF.html">&quot;Unsupported Elements of Verilog-AMS&quot;</a>&#160;</span>in the<span style="color: rgb(0,0,255);"> <a class="message-url" href="../verilogamsref/verilogamsrefTOC.html">Cadence Verilog-AMS Language Reference</a>.</span></p>
<h2 id="GettingStartedwiththeAMSDesignerSimulator-RunningtheAMSDesignerSimulatorrunningAMS1034496">Running the AMS Designer Simulator<span class="confluence-anchor-link" id="GettingStartedwiththeAMSDesignerSimulator-runningAMS"></span> <span class="confluence-anchor-link" id="GettingStartedwiththeAMSDesignerSimulator-1034496"></span></h2>

<p>There are two ways to run the AMS Designer simulator:</p>
<ul><li>
<p>Single-step (see<a href="#GettingStartedwiththeAMSDesignerSimulator-1040105"> &quot;Running the Simulator in a Single Step&quot;</a>) In this approach, you issue one command, the <code>
        <a href="Using_xrun_for_AMS_Simulation.html">xrun</a>
</code>command. This command automatically runs the three steps in turn: the <code>xmvlog&#160;</code>compiler, the <code>xmelab </code>elaborator, and the <code>xmsim&#160;</code>simulator. Cadence recommends this easier-to-use use model.</p>
<div class="confluence-information-macro confluence-information-macro-note"><span class="aui-icon aui-icon-small aui-iconfont-warning confluence-information-macro-icon"></span><div class="confluence-information-macro-body">
<p>Setting of the library path environment variable<code>&#160;LD_LIBRARY_PATH&#160;</code>is not required if you are using the<code>&#160;xrun&#160;</code>command to run the simulation.</p>
</div>
</div>
</li><li>Three-step (see <a href="Appendix_E__Using_the_Three-Step_Flow.html#AppendixE:UsingtheThree-StepFlow-1037546">Running the Simulator in Three Steps</a>). In this approach, you run<code> xmvlog</code>,<code> xmelab</code>, and<code> xmsim </code>separately.</li></ul><h3 id="GettingStartedwiththeAMSDesignerSimulator-RunningtheSimulatorinaSingleSteprunningAMSirun1040105">Running the Simulator in a Single Step<span class="confluence-anchor-link" id="GettingStartedwiththeAMSDesignerSimulator-runningAMSirun"></span> <span class="confluence-anchor-link" id="GettingStartedwiththeAMSDesignerSimulator-1040105"></span></h3>

<p>The<code> xrun </code>command lets you run the simulator by specifying all input files and command-line options on a single command line. <code>xrun</code> takes files from different simulation languages, such as Verilog, SystemVerilog (SV), VHDL, Verilog-AMS, VHDL-AMS, Specman&#160;<em> <strong> <span style="color: rgb(0,0,0);">e</span> </strong> </em>, as well as C and C++ general programming language files, and compiles them using the appropriate compilers based on their file extensions. After compiling the input files, xrun automatically runs<code> xmelab </code>to elaborate the design and then<code> xmsim </code>to simulate the design. For more information, see the following topics:</p>
<ul><li>For details about how<code> xrun </code>works, see the<span style="color: rgb(0,0,0);"> <em> xrun User Guide</em>.</span></li></ul><ul><li>For AMS-specific information, see<a href="Using_xrun_for_AMS_Simulation.html#UsingxrunforAMSSimulation-1031602"> Chapter 9, &quot;Using xrun for AMS Simulation&quot;</a>.</li></ul><ul><li>For information about using <code>xrun</code>&#160;for design verification, see <a href="Using_the_AMS_Designer_Simulator_for_Design_Verification.html">Chapter 11, &quot;Using the AMS Designer Simulator for Design Verification&quot;</a>.</li></ul><ul><li>For information about using&#160;<code>xrun</code>&#160;for designing with multiple power supplies, see<a href="Designing_with_Multiple_Power_Supplies.html#DesigningwithMultiplePowerSupplies-1031602"> Chapter 12, &quot;Designing with Multiple Power Supplies&quot;</a>.</li></ul><h2 id="GettingStartedwiththeAMSDesignerSimulator-CheckingAnalogSolver-RelatedInformationprint_mmsimver1040966">Checking Analog Solver-Related Information<span class="confluence-anchor-link" id="GettingStartedwiththeAMSDesignerSimulator-print_mmsimver"></span> <span class="confluence-anchor-link" id="GettingStartedwiththeAMSDesignerSimulator-1040966"></span></h2>

<p>The AMS simulation log prints the SPECTRE version of the analog solver used with the AMS Designer simulator. This log contains the same type of messages that are printed in the Spectre simulator log. If you need to determine the precise SPECTRE version without running AMS simulation, type the following at the command prompt:</p>

<p><code> print_mmsimver </code></p>

<p>This command returns the exact SPECTRE version number, as is returned by the<code> spectre -W </code>command in an SPECTRE installation. For example:</p>

<p><code> MMSIM Version: 7.1.0.060.isr4 </code></p>

<p>You can also use the following<code> xmsim </code>commands to display the exact SPECTRE ISR version number, without having to run simulation.</p>

<p><code> xmsim -spectre_args -W </code></p>

<p><code> xmsim -spectre_args -V</code></p>
<div class="confluence-information-macro confluence-information-macro-note"><span class="aui-icon aui-icon-small aui-iconfont-warning confluence-information-macro-icon"></span><div class="confluence-information-macro-body">
<p>The SPECTRE version printed out by the above commands applies to all SPECTRE products of Spectre, UltraSim, and APS that are integrated with AMS Designer.</p>
</div>
</div>

<p>In addition, the <code>xmsim</code> simulation log contains the SPECTRE ISR version number information at the beginning of the log. This version message is exactly the same as the one that is shown in the simulation logs of SPECTRE products in SPECTRE releases.</p>

<p><code> Cadence (R) Virtuoso (R) Spectre (R) Circuit Simulator </code></p>

<p><code> Version 7.1.0.034.isr15 -- 2 Mar 2009 </code></p>

<p>The <code>xmsim</code> log also includes a short summary of the analog solver used with the AMS Designer simulator. The log also prints the arguments used with the solver, if any. For example:</p>

<p><code> AMSD: Using aps solver with arguments: +parasitics=10 +mt=4. </code></p>
<h2 id="GettingStartedwiththeAMSDesignerSimulator-AnalogSolversSupportedbyAMSDesignerSimulator">Analog Solvers Supported by AMS Designer Simulator</h2>

<p>The figure below shows the analog solvers that are supported with the AMS Designer simulator:</p>
<p align="left"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/305235991/305235993.png" data-linked-resource-container-id="305235991" data-linked-resource-container-version="2" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="chap1.06.1.1.png" data-linked-resource-id="305235993" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/305235991/305235993.png" width="640px" /></span></p>

<p>The following table shows how to enable the analog solvers in the AMS Designer simulator:</p>
<div class="table-wrap"><table border="1" cellpadding="5" cellspacing="0" class="wrapped confluenceTable" style="width: 647.0px;"><tbody><tr><th class="confluenceTh" valign="middle" width="168">
<p>Analog Solver</p>
</th><th class="confluenceTh" valign="middle" width="478">
<p>How to enable...</p>
</th></tr>
<tr><td class="confluenceTd" valign="top">
<p>Spectre (default)</p>
</td>
<td class="confluenceTd" valign="top">
<p><code>xrun [-solver spectre] amscf.scs</code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p>APS</p>
</td>
<td class="confluenceTd" valign="top">
<p><code>xrun [-solver spectre] -spectre_args &quot;+aps&quot; amscf.scs</code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p>Fast APS</p>
</td>
<td class="confluenceTd" valign="top">
<p><code>xrun [-solver spectre] -spectre_args &quot;++aps&quot; amscf.scs</code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p>XPS (MS mode)</p>

<p><span style="color: rgb(0,0,0);">By default, APS is enabled for the analog partition)</span></p>
</td>
<td class="confluenceTd" valign="top">
<p><code>xrun [-solver spectre] -spectre_args &quot;+ms&quot; amscf.scs</code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p>XPS (MS mode)</p>

<p><span style="color: rgb(0,0,0);">with fast APS enabled for the analog partition </span></p>
</td>
<td class="confluenceTd" valign="top">
<p><code>xrun [-solver spectre] -spectre_args &quot;+ms ++aps&quot; amscf.scs</code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p>UltraSim</p>
</td>
<td class="confluenceTd" valign="top">
<p><code>xrun -solver ultrasim amscf.scs</code></p>
</td>
</tr>
</tbody></table></div>
<h2 id="GettingStartedwiththeAMSDesignerSimulator-UsingAdvancedAnalogSolverFeaturesUltraSimXL_SpectreXLGXL1036445">Using Advanced Analog Solver Features<span class="confluence-anchor-link" id="GettingStartedwiththeAMSDesignerSimulator-UltraSimXL_SpectreXLGXL"></span> <span class="confluence-anchor-link" id="GettingStartedwiththeAMSDesignerSimulator-1036445"></span></h2>

<p>You can also access some of the advanced features of the Spectre XL, Spectre GXL, and UltraSim&#160;XL tiered products. The following tables outline the XL and GXL features available when you use the advanced solvers with the AMS Designer simulator.</p>
<div class="table-wrap"><table border="1" cellpadding="5" cellspacing="0" class="wrapped confluenceTable" style="width: 648.0px;"><tbody><tr><th class="confluenceTh" valign="middle" width="324">
<p>Spectre GXL Feature</p>
</th><th class="confluenceTh" valign="middle" width="324">
<p>AMS Designer + Spectre Solver</p>
</th></tr>
<tr><td class="confluenceTd" valign="top">
<p>Parasitic reduction</p>
</td>
<td class="confluenceTd" valign="top">
<p>See <a href="Using_xrun_for_AMS_Simulation.html#UsingxrunforAMSSimulation-1045500">&quot;Turning On Spectre Parasitic Reduction&quot;</a></p>
</td>
</tr>
</tbody></table></div>
<div class="table-wrap"><table border="1" cellpadding="5" cellspacing="0" class="wrapped confluenceTable" style="width: 648.0px;"><tbody><tr><th class="confluenceTh" valign="middle" width="324">
<p>UltraSim XL Feature</p>
</th><th class="confluenceTh" valign="middle" width="324">
<p>AMS Designer + UltraSim Solver</p>
</th></tr>
<tr><td class="confluenceTd" valign="top">
<p>RC reduction (<code>postl</code>)</p>
</td>
<td class="confluenceTd" valign="top">
<p>Use the<code> <a href="Specifying_Controls_for_the_Analog_Solvers.html#SpecifyingControlsfortheAnalogSolvers-usim_opt">.usim_opt</a></code> parameter</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p>Stitching/backannotation</p>
</td>
<td class="confluenceTd" valign="top">
<p>For SPICE netlist only</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p>Voltage regulator (<code>.usim_vr</code>)</p>
</td>
<td class="confluenceTd" valign="top">
<p>Use the <code><a href="Specifying_Controls_for_the_Analog_Solvers.html#SpecifyingControlsfortheAnalogSolvers-usim_vr">.usim_vr</a></code> parameter</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p>Power network solver (<code>.usim_pn</code>,<code> .usim_ups</code>)</p>
</td>
<td class="confluenceTd" valign="top">
<p>Not available; iteration=1 only</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p>Dynamic checks (<code>.acheck</code>,<code> .dcheck</code>,<code> .pcheck</code>)</p>
</td>
<td class="confluenceTd" valign="top">
<p><code><a href="Specifying_Controls_for_the_Analog_Solvers.html#SpecifyingControlsfortheAnalogSolvers-dcheck">.dcheck</a></code> and <code><a href="Specifying_Controls_for_the_Analog_Solvers.html#SpecifyingControlsfortheAnalogSolvers-pcheck">.pcheck</a></code> only</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p>Static checks (<code>.usim_report&#160;partition</code>,<code> .usim_report node</code>,<code> .usim_report&#160;chk_param</code>,<code> .usim_report chk_sustrate</code>)</p>
</td>
<td class="confluenceTd" valign="top">
<p><code><a href="Specifying_Controls_for_the_Analog_Solvers.html#SpecifyingControlsfortheAnalogSolvers-usim_report_partition">.usim_report&#160;partition</a></code> and <a href="Specifying_Controls_for_the_Analog_Solvers.html#SpecifyingControlsfortheAnalogSolvers-1064763"> <code>.usim_report</code> node</a> only</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p>Flash model (<code>.appendmodel</code>)</p>
</td>
<td class="confluenceTd" valign="top">
<p>See <code><a href="Specifying_Controls_for_the_Analog_Solvers.html#SpecifyingControlsfortheAnalogSolvers-appendmodel">.appendmodel</a></code> in &quot;<a href="Specifying_Controls_for_the_Analog_Solvers.html#SpecifyingControlsfortheAnalogSolvers-1064646">UltraSim Solver Control Statements</a>&quot;</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p>EMIR (<code>.usim_emir</code>)</p>
</td>
<td class="confluenceTd" valign="top">
<p>Not available</p>
</td>
</tr>
</tbody></table></div>
<h2 id="GettingStartedwiththeAMSDesignerSimulator-MoreaboutUltraSimFeaturesUltraSimFeatures1037691">More about UltraSim Features<span class="confluence-anchor-link" id="GettingStartedwiththeAMSDesignerSimulator-UltraSimFeatures"></span> <span class="confluence-anchor-link" id="GettingStartedwiththeAMSDesignerSimulator-1037691"></span></h2>

<p>The UltraSim solver</p>
<ul><li>Provides a fast simulation suited to designs containing large numbers of devices such as transistors, resistors and capacitors Enables hierarchical stitching of RC parasitics from a flat&#160;<a href="Glossary.html#Glossary-1034708">DSPF</a>&#160;file onto the hierarchical netlist</li></ul><ul><li>Enables pre-layout and post-layout simulation, with compaction and reduction algorithms for extracted postlayout netlists</li></ul><ul><li>Fully recognizes HSPICE format, including analysis cards</li></ul><ul><li>Accepts digital vector format and&#160;<a href="Glossary.html#Glossary-1032273">VCD</a>/EVCD format files</li></ul><ul><li>Enables timing checks for verifying setup, hold, edge, and pulse width</li></ul><ul><li>Provides simulation mode options to balance speed and accuracy</li></ul>
<p>In addition to the above features of the UltraSim solver, if you are running a simulation in <code>sim_mode=a</code>, the UltraSim-Turbo feature is turned on by default. This allows the AMS Designer simulator to leverage the performance advantage of the UltraSim Turbo engine. However, the Turbo performance enhancement does not apply to any mode other than<code> sim_mode=a.</code></p>

<p>For more information about UltraSim, see the<span style="color: rgb(0,0,0);"> <em> Virtuoso UltraSim Simulator User Guide</em>.</span></p>

                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="PART_1__Spectre_AMS_Designer_Simulator_and_Xcelium_Simulator_with_Mixed-Signal_Option_Capabilities.html" id="prev" title="PART_1__Spectre_AMS_Designer_Simulator_and_Xcelium_Simulator_with_Mixed-Signal_Option_Capabilities">PART_1__Spectre_AMS_Designer_S ...</a></em></b><b><em><a href="Using_the_Analog_Simulation_Control_File.html" id="nex" title="Using_the_Analog_Simulation_Control_File">Using_the_Analog_Simulation_Co ...</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2019, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" /></body></html>