# template.tcl : template Tcl file generated by Liberate dev on Tue Feb 21 19:05:17 IST 2023

set_var slew_lower_rise 0.1
set_var slew_lower_fall 0.1
set_var slew_upper_rise 0.9
set_var slew_upper_fall 0.9

set_var measure_slew_lower_rise 0.3
set_var measure_slew_lower_fall 0.3
set_var measure_slew_upper_rise 0.7
set_var measure_slew_upper_fall 0.7

set_var delay_inp_rise 0.5
set_var delay_inp_fall 0.5
set_var delay_out_rise 0.5
set_var delay_out_fall 0.5



set_var def_arc_msg_level 0
set_var process_match_pins_to_ports 1
set_var max_transition 4.8e-10
set_var min_transition 4e-13
#set_var min_output_cap 4e-16
set_var min_output_cap 1e-16

set cells { \
 INV90
}

set tmp_si_iv_vec {}
for {set c 0} {$c<35} {incr c 1} {lappend tmp_si_iv_vec $c}
define_template -type si_iv_curve \
         -index_1 $tmp_si_iv_vec \
         si_iv_curve_template

define_template -type delay \
         -index_1 {0.008 0.28 } \
         -index_2 {0.01 0.3 } \
         delay_template_2x2

define_template -type power \
         -index_1 {0.008 0.28 } \
         -index_2 {0.01 0.3 } \
         power_template_2x2

define_template -type si_immunity \
         -index_1 {0.08 2.8 } \
         -index_2 {0.01 0.3 } \
         si_immunity_template_2x2


if {[ALAPI_active_cell "INV1"]} {
define_cell \
       -input { A  } \
       -output { Y } \
       -pinlist { A Y} \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       INV1
}
  

if {[ALAPI_active_cell "INV90"]} {
define_cell \
       -input { A B } \
       -output { Y } \
       -pinlist { A B Y} \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       INV90
}
         

if {[ALAPI_active_cell "AND2X8"]} {
define_cell \
       -input { A B } \
       -output { Y } \
       -pinlist { A B Y} \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       AND2X8
}


if {[ALAPI_active_cell "NAND4BB1"]} {
define_cell \
       -input { A B C D } \
       -output { Y } \
       -pinlist { A B C D Y} \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       NAND4BB1
}


if {[ALAPI_active_cell ""]} {
define_cell \
       -input { A B CI } \
       -output { CON } \
       -pinlist { A B CI CON } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       ACHCONX2

}
define_template -type delay \
         -index_1 {0.008 0.28 } \
         -index_2 {0.01 0.25 } \
         delay_template_2x2_1

define_template -type power \
         -index_1 {0.008 0.28 } \
         -index_2 {0.01 0.25 } \
         power_template_2x2_1

define_template -type si_immunity \
         -index_1 {0.08 2.8 } \
         -index_2 {0.01 0.25 } \
         si_immunity_template_2x2_1

if {[ALAPI_active_cell "ADDFHX1"]} {
define_cell \
       -input { A B CI } \
       -output { CO S } \
       -pinlist { A B CI CO S } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       ADDFHX1

}
if {[ALAPI_active_cell "ADDFHX2"]} {
define_cell \
       -input { A B CI } \
       -output { CO S } \
       -pinlist { A B CI CO S } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       ADDFHX2

}
define_template -type delay \
         -index_1 {0.008 0.28 } \
         -index_2 {0.01 0.45 } \
         delay_template_2x2_2

define_template -type power \
         -index_1 {0.008 0.28 } \
         -index_2 {0.01 0.45 } \
         power_template_2x2_2

define_template -type si_immunity \
         -index_1 {0.08 2.8 } \
         -index_2 {0.01 0.45 } \
         si_immunity_template_2x2_2

if {[ALAPI_active_cell "ADDFHX4"]} {
define_cell \
       -input { A B CI } \
       -output { CO S } \
       -pinlist { A B CI CO S } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       ADDFHX4

}
define_template -type delay \
         -index_1 {0.008 0.28 } \
         -index_2 {0.01 0.2 } \
         delay_template_2x2_3

define_template -type power \
         -index_1 {0.008 0.28 } \
         -index_2 {0.01 0.2 } \
         power_template_2x2_3

define_template -type si_immunity \
         -index_1 {0.08 2.8 } \
         -index_2 {0.01 0.2 } \
         si_immunity_template_2x2_3

if {[ALAPI_active_cell "ADDFHXL"]} {
define_cell \
       -input { A B CI } \
       -output { CO S } \
       -pinlist { A B CI CO S } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -si_immunity si_immunity_template_2x2_3 \
       ADDFHXL

}
if {[ALAPI_active_cell "ADDFX1"]} {
define_cell \
       -input { A B CI } \
       -output { CO S } \
       -pinlist { A B CI CO S } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       ADDFX1

}
if {[ALAPI_active_cell "ADDFX2"]} {
define_cell \
       -input { A B CI } \
       -output { CO S } \
       -pinlist { A B CI CO S } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       ADDFX2

}
if {[ALAPI_active_cell "ADDFX4"]} {
define_cell \
       -input { A B CI } \
       -output { CO S } \
       -pinlist { A B CI CO S } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       ADDFX4

}
if {[ALAPI_active_cell "ADDFXL"]} {
define_cell \
       -input { A B CI } \
       -output { CO S } \
       -pinlist { A B CI CO S } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -si_immunity si_immunity_template_2x2_3 \
       ADDFXL

}
if {[ALAPI_active_cell "ADDHX1"]} {
define_cell \
       -input { A B } \
       -output { CO S } \
       -pinlist { A B CO S } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       ADDHX1

}
if {[ALAPI_active_cell "ADDHX2"]} {
define_cell \
       -input { A B } \
       -output { CO S } \
       -pinlist { A B CO S } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       ADDHX2

}
if {[ALAPI_active_cell "ADDHX4"]} {
define_cell \
       -input { A B } \
       -output { CO S } \
       -pinlist { A B CO S } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       ADDHX4

}
if {[ALAPI_active_cell "ADDHXL"]} {
define_cell \
       -input { A B } \
       -output { CO S } \
       -pinlist { A B CO S } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -si_immunity si_immunity_template_2x2_3 \
       ADDHXL

}
if {[ALAPI_active_cell "AND2X1"]} {
define_cell \
       -input { A B } \
       -output { Y } \
       -pinlist { A B Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       AND2X1

}
if {[ALAPI_active_cell "AND2X2"]} {
define_cell \
       -input { A B } \
       -output { Y } \
       -pinlist { A B Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       AND2X2

}
if {[ALAPI_active_cell "AND2X4"]} {
define_cell \
       -input { A B } \
       -output { Y } \
       -pinlist { A B Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       AND2X4

}
if {[ALAPI_active_cell "AND2X6"]} {
define_cell \
       -input { A B } \
       -output { Y } \
       -pinlist { A B Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       AND2X6

}
if {[ALAPI_active_cell "AND2X8"]} {
define_cell \
       -input { A B } \
       -output { Y } \
       -pinlist { A B Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       AND2X8

}
if {[ALAPI_active_cell "AND2XL"]} {
define_cell \
       -input { A B } \
       -output { Y } \
       -pinlist { A B Y } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -si_immunity si_immunity_template_2x2_3 \
       AND2XL

}
if {[ALAPI_active_cell "AND3X1"]} {
define_cell \
       -input { A B C } \
       -output { Y } \
       -pinlist { A B C Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       AND3X1

}
if {[ALAPI_active_cell "AND3X2"]} {
define_cell \
       -input { A B C } \
       -output { Y } \
       -pinlist { A B C Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       AND3X2

}
if {[ALAPI_active_cell "AND3X4"]} {
define_cell \
       -input { A B C } \
       -output { Y } \
       -pinlist { A B C Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       AND3X4

}
if {[ALAPI_active_cell "AND3X6"]} {
define_cell \
       -input { A B C } \
       -output { Y } \
       -pinlist { A B C Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       AND3X6

}
if {[ALAPI_active_cell "AND3X8"]} {
define_cell \
       -input { A B C } \
       -output { Y } \
       -pinlist { A B C Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       AND3X8

}
if {[ALAPI_active_cell "AND3XL"]} {
define_cell \
       -input { A B C } \
       -output { Y } \
       -pinlist { A B C Y } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -si_immunity si_immunity_template_2x2_3 \
       AND3XL

}
if {[ALAPI_active_cell "AND4X1"]} {
define_cell \
       -input { A B C D } \
       -output { Y } \
       -pinlist { A B C D Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       AND4X1

}
if {[ALAPI_active_cell "AND4X2"]} {
define_cell \
       -input { A B C D } \
       -output { Y } \
       -pinlist { A B C D Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       AND4X2

}
if {[ALAPI_active_cell "AND4X4"]} {
define_cell \
       -input { A B C D } \
       -output { Y } \
       -pinlist { A B C D Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       AND4X4

}
if {[ALAPI_active_cell "AND4X6"]} {
define_cell \
       -input { A B C D } \
       -output { Y } \
       -pinlist { A B C D Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       AND4X6

}
if {[ALAPI_active_cell "AND4X8"]} {
define_cell \
       -input { A B C D } \
       -output { Y } \
       -pinlist { A B C D Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       AND4X8

}
if {[ALAPI_active_cell "AND4XL"]} {
define_cell \
       -input { A B C D } \
       -output { Y } \
       -pinlist { A B C D Y } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -si_immunity si_immunity_template_2x2_3 \
       AND4XL

}
define_template -type si_immunity \
         -index_1 {0.008 0.28 } \
         -index_2 { 0.01 } \
         si_immunity_template_2x1_4

if {[ALAPI_active_cell "ANTENNA"]} {
define_cell \
       -input { A } \
       -pinlist { A } \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x1_4 \
       ANTENNA

}
if {[ALAPI_active_cell "AO21X1"]} {
define_cell \
       -input { A0 A1 B0 } \
       -output { Y } \
       -pinlist { A0 A1 B0 Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       AO21X1

}
if {[ALAPI_active_cell "AO21X2"]} {
define_cell \
       -input { A0 A1 B0 } \
       -output { Y } \
       -pinlist { A0 A1 B0 Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       AO21X2

}
if {[ALAPI_active_cell "AO21X4"]} {
define_cell \
       -input { A0 A1 B0 } \
       -output { Y } \
       -pinlist { A0 A1 B0 Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       AO21X4

}
if {[ALAPI_active_cell "AO21XL"]} {
define_cell \
       -input { A0 A1 B0 } \
       -output { Y } \
       -pinlist { A0 A1 B0 Y } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -si_immunity si_immunity_template_2x2_3 \
       AO21XL

}
if {[ALAPI_active_cell "AO22X1"]} {
define_cell \
       -input { A0 A1 B0 B1 } \
       -output { Y } \
       -pinlist { A0 A1 B0 B1 Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       AO22X1

}
if {[ALAPI_active_cell "AO22X2"]} {
define_cell \
       -input { A0 A1 B0 B1 } \
       -output { Y } \
       -pinlist { A0 A1 B0 B1 Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       AO22X2

}
if {[ALAPI_active_cell "AO22X4"]} {
define_cell \
       -input { A0 A1 B0 B1 } \
       -output { Y } \
       -pinlist { A0 A1 B0 B1 Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       AO22X4

}
if {[ALAPI_active_cell "AO22XL"]} {
define_cell \
       -input { A0 A1 B0 B1 } \
       -output { Y } \
       -pinlist { A0 A1 B0 B1 Y } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -si_immunity si_immunity_template_2x2_3 \
       AO22XL

}
if {[ALAPI_active_cell "AOI211X1"]} {
define_cell \
       -input { A0 A1 B0 C0 } \
       -output { Y } \
       -pinlist { A0 A1 B0 C0 Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       AOI211X1

}
if {[ALAPI_active_cell "AOI211X2"]} {
define_cell \
       -input { A0 A1 B0 C0 } \
       -output { Y } \
       -pinlist { A0 A1 B0 C0 Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       AOI211X2

}
if {[ALAPI_active_cell "AOI211X4"]} {
define_cell \
       -input { A0 A1 B0 C0 } \
       -output { Y } \
       -pinlist { A0 A1 B0 C0 Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       AOI211X4

}
if {[ALAPI_active_cell "AOI211XL"]} {
define_cell \
       -input { A0 A1 B0 C0 } \
       -output { Y } \
       -pinlist { A0 A1 B0 C0 Y } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -si_immunity si_immunity_template_2x2_3 \
       AOI211XL

}
if {[ALAPI_active_cell "AOI21X1"]} {
define_cell \
       -input { A0 A1 B0 } \
       -output { Y } \
       -pinlist { A0 A1 B0 Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       AOI21X1

}
if {[ALAPI_active_cell "AOI21X2"]} {
define_cell \
       -input { A0 A1 B0 } \
       -output { Y } \
       -pinlist { A0 A1 B0 Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       AOI21X2

}
if {[ALAPI_active_cell "AOI21X4"]} {
define_cell \
       -input { A0 A1 B0 } \
       -output { Y } \
       -pinlist { A0 A1 B0 Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       AOI21X4

}
if {[ALAPI_active_cell "AOI21XL"]} {
define_cell \
       -input { A0 A1 B0 } \
       -output { Y } \
       -pinlist { A0 A1 B0 Y } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -si_immunity si_immunity_template_2x2_3 \
       AOI21XL

}
if {[ALAPI_active_cell "AOI221X1"]} {
define_cell \
       -input { A0 A1 B0 B1 C0 } \
       -output { Y } \
       -pinlist { A0 A1 B0 B1 C0 Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       AOI221X1

}
if {[ALAPI_active_cell "AOI221X2"]} {
define_cell \
       -input { A0 A1 B0 B1 C0 } \
       -output { Y } \
       -pinlist { A0 A1 B0 B1 C0 Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       AOI221X2

}
if {[ALAPI_active_cell "AOI221X4"]} {
define_cell \
       -input { A0 A1 B0 B1 C0 } \
       -output { Y } \
       -pinlist { A0 A1 B0 B1 C0 Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       AOI221X4

}
if {[ALAPI_active_cell "AOI221XL"]} {
define_cell \
       -input { A0 A1 B0 B1 C0 } \
       -output { Y } \
       -pinlist { A0 A1 B0 B1 C0 Y } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -si_immunity si_immunity_template_2x2_3 \
       AOI221XL

}
if {[ALAPI_active_cell "AOI222X1"]} {
define_cell \
       -input { A0 A1 B0 B1 C0 C1 } \
       -output { Y } \
       -pinlist { A0 A1 B0 B1 C0 C1 Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       AOI222X1

}
if {[ALAPI_active_cell "AOI222X2"]} {
define_cell \
       -input { A0 A1 B0 B1 C0 C1 } \
       -output { Y } \
       -pinlist { A0 A1 B0 B1 C0 C1 Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       AOI222X2

}
if {[ALAPI_active_cell "AOI222X4"]} {
define_cell \
       -input { A0 A1 B0 B1 C0 C1 } \
       -output { Y } \
       -pinlist { A0 A1 B0 B1 C0 C1 Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       AOI222X4

}
if {[ALAPI_active_cell "AOI222XL"]} {
define_cell \
       -input { A0 A1 B0 B1 C0 C1 } \
       -output { Y } \
       -pinlist { A0 A1 B0 B1 C0 C1 Y } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -si_immunity si_immunity_template_2x2_3 \
       AOI222XL

}
if {[ALAPI_active_cell "AOI22X1"]} {
define_cell \
       -input { A0 A1 B0 B1 } \
       -output { Y } \
       -pinlist { A0 A1 B0 B1 Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       AOI22X1

}
if {[ALAPI_active_cell "AOI22X2"]} {
define_cell \
       -input { A0 A1 B0 B1 } \
       -output { Y } \
       -pinlist { A0 A1 B0 B1 Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       AOI22X2

}
if {[ALAPI_active_cell "AOI22X4"]} {
define_cell \
       -input { A0 A1 B0 B1 } \
       -output { Y } \
       -pinlist { A0 A1 B0 B1 Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       AOI22X4

}
if {[ALAPI_active_cell "AOI22XL"]} {
define_cell \
       -input { A0 A1 B0 B1 } \
       -output { Y } \
       -pinlist { A0 A1 B0 B1 Y } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -si_immunity si_immunity_template_2x2_3 \
       AOI22XL

}
if {[ALAPI_active_cell "AOI2BB1X1"]} {
define_cell \
       -input { A0N A1N B0 } \
       -output { Y } \
       -pinlist { A0N A1N B0 Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       AOI2BB1X1

}
if {[ALAPI_active_cell "AOI2BB1X2"]} {
define_cell \
       -input { A0N A1N B0 } \
       -output { Y } \
       -pinlist { A0N A1N B0 Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       AOI2BB1X2

}
if {[ALAPI_active_cell "AOI2BB1X4"]} {
define_cell \
       -input { A0N A1N B0 } \
       -output { Y } \
       -pinlist { A0N A1N B0 Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       AOI2BB1X4

}
if {[ALAPI_active_cell "AOI2BB1XL"]} {
define_cell \
       -input { A0N A1N B0 } \
       -output { Y } \
       -pinlist { A0N A1N B0 Y } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -si_immunity si_immunity_template_2x2_3 \
       AOI2BB1XL

}
if {[ALAPI_active_cell "AOI2BB2X1"]} {
define_cell \
       -input { A0N A1N B0 B1 } \
       -output { Y } \
       -pinlist { A0N A1N B0 B1 Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       AOI2BB2X1

}
if {[ALAPI_active_cell "AOI2BB2X2"]} {
define_cell \
       -input { A0N A1N B0 B1 } \
       -output { Y } \
       -pinlist { A0N A1N B0 B1 Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       AOI2BB2X2

}
if {[ALAPI_active_cell "AOI2BB2X4"]} {
define_cell \
       -input { A0N A1N B0 B1 } \
       -output { Y } \
       -pinlist { A0N A1N B0 B1 Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       AOI2BB2X4

}
if {[ALAPI_active_cell "AOI2BB2XL"]} {
define_cell \
       -input { A0N A1N B0 B1 } \
       -output { Y } \
       -pinlist { A0N A1N B0 B1 Y } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -si_immunity si_immunity_template_2x2_3 \
       AOI2BB2XL

}
if {[ALAPI_active_cell "AOI31X1"]} {
define_cell \
       -input { A0 A1 A2 B0 } \
       -output { Y } \
       -pinlist { A0 A1 A2 B0 Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       AOI31X1

}
if {[ALAPI_active_cell "AOI31X2"]} {
define_cell \
       -input { A0 A1 A2 B0 } \
       -output { Y } \
       -pinlist { A0 A1 A2 B0 Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       AOI31X2

}
if {[ALAPI_active_cell "AOI31X4"]} {
define_cell \
       -input { A0 A1 A2 B0 } \
       -output { Y } \
       -pinlist { A0 A1 A2 B0 Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       AOI31X4

}
if {[ALAPI_active_cell "AOI31XL"]} {
define_cell \
       -input { A0 A1 A2 B0 } \
       -output { Y } \
       -pinlist { A0 A1 A2 B0 Y } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -si_immunity si_immunity_template_2x2_3 \
       AOI31XL

}
if {[ALAPI_active_cell "AOI32X1"]} {
define_cell \
       -input { A0 A1 A2 B0 B1 } \
       -output { Y } \
       -pinlist { A0 A1 A2 B0 B1 Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       AOI32X1

}
if {[ALAPI_active_cell "AOI32X2"]} {
define_cell \
       -input { A0 A1 A2 B0 B1 } \
       -output { Y } \
       -pinlist { A0 A1 A2 B0 B1 Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       AOI32X2

}
if {[ALAPI_active_cell "AOI32X4"]} {
define_cell \
       -input { A0 A1 A2 B0 B1 } \
       -output { Y } \
       -pinlist { A0 A1 A2 B0 B1 Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       AOI32X4

}
if {[ALAPI_active_cell "AOI32XL"]} {
define_cell \
       -input { A0 A1 A2 B0 B1 } \
       -output { Y } \
       -pinlist { A0 A1 A2 B0 B1 Y } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -si_immunity si_immunity_template_2x2_3 \
       AOI32XL

}
if {[ALAPI_active_cell "AOI33X1"]} {
define_cell \
       -input { A0 A1 A2 B0 B1 B2 } \
       -output { Y } \
       -pinlist { A0 A1 A2 B0 B1 B2 Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       AOI33X1

}
if {[ALAPI_active_cell "AOI33X2"]} {
define_cell \
       -input { A0 A1 A2 B0 B1 B2 } \
       -output { Y } \
       -pinlist { A0 A1 A2 B0 B1 B2 Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       AOI33X2

}
if {[ALAPI_active_cell "AOI33X4"]} {
define_cell \
       -input { A0 A1 A2 B0 B1 B2 } \
       -output { Y } \
       -pinlist { A0 A1 A2 B0 B1 B2 Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       AOI33X4

}
if {[ALAPI_active_cell "AOI33XL"]} {
define_cell \
       -input { A0 A1 A2 B0 B1 B2 } \
       -output { Y } \
       -pinlist { A0 A1 A2 B0 B1 B2 Y } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -si_immunity si_immunity_template_2x2_3 \
       AOI33XL

}
if {[ALAPI_active_cell "BMXIX2"]} {
define_cell \
       -input { A M0 M1 S X2 } \
       -output { PPN } \
       -pinlist { A M0 M1 S X2 PPN } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       BMXIX2

}
if {[ALAPI_active_cell "BMXIX4"]} {
define_cell \
       -input { A M0 M1 S X2 } \
       -output { PPN } \
       -pinlist { A M0 M1 S X2 PPN } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       BMXIX4

}
if {[ALAPI_active_cell "BUFX12"]} {
define_cell \
       -input { A } \
       -output { Y } \
       -pinlist { A Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       BUFX12

}
if {[ALAPI_active_cell "BUFX16"]} {
define_cell \
       -input { A } \
       -output { Y } \
       -pinlist { A Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       BUFX16

}
if {[ALAPI_active_cell "BUFX2"]} {
define_cell \
       -input { A } \
       -output { Y } \
       -pinlist { A Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       BUFX2

}
if {[ALAPI_active_cell "BUFX20"]} {
define_cell \
       -input { A } \
       -output { Y } \
       -pinlist { A Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       BUFX20

}
if {[ALAPI_active_cell "BUFX3"]} {
define_cell \
       -input { A } \
       -output { Y } \
       -pinlist { A Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       BUFX3

}
if {[ALAPI_active_cell "BUFX4"]} {
define_cell \
       -input { A } \
       -output { Y } \
       -pinlist { A Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       BUFX4

}
if {[ALAPI_active_cell "BUFX6"]} {
define_cell \
       -input { A } \
       -output { Y } \
       -pinlist { A Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       BUFX6

}
if {[ALAPI_active_cell "BUFX8"]} {
define_cell \
       -input { A } \
       -output { Y } \
       -pinlist { A Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       BUFX8

}
if {[ALAPI_active_cell "CLKAND2X12"]} {
define_cell \
       -input { A B } \
       -output { Y } \
       -pinlist { A B Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       CLKAND2X12

}
if {[ALAPI_active_cell "CLKAND2X2"]} {
define_cell \
       -input { A B } \
       -output { Y } \
       -pinlist { A B Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       CLKAND2X2

}
if {[ALAPI_active_cell "CLKAND2X3"]} {
define_cell \
       -input { A B } \
       -output { Y } \
       -pinlist { A B Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       CLKAND2X3

}
if {[ALAPI_active_cell "CLKAND2X4"]} {
define_cell \
       -input { A B } \
       -output { Y } \
       -pinlist { A B Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       CLKAND2X4

}
if {[ALAPI_active_cell "CLKAND2X6"]} {
define_cell \
       -input { A B } \
       -output { Y } \
       -pinlist { A B Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       CLKAND2X6

}
if {[ALAPI_active_cell "CLKAND2X8"]} {
define_cell \
       -input { A B } \
       -output { Y } \
       -pinlist { A B Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       CLKAND2X8

}
if {[ALAPI_active_cell "CLKBUFX12"]} {
define_cell \
       -input { A } \
       -output { Y } \
       -pinlist { A Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       CLKBUFX12

}
if {[ALAPI_active_cell "CLKBUFX16"]} {
define_cell \
       -input { A } \
       -output { Y } \
       -pinlist { A Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       CLKBUFX16

}
if {[ALAPI_active_cell "CLKBUFX2"]} {
define_cell \
       -input { A } \
       -output { Y } \
       -pinlist { A Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       CLKBUFX2

}
if {[ALAPI_active_cell "CLKBUFX20"]} {
define_cell \
       -input { A } \
       -output { Y } \
       -pinlist { A Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       CLKBUFX20

}
if {[ALAPI_active_cell "CLKBUFX3"]} {
define_cell \
       -input { A } \
       -output { Y } \
       -pinlist { A Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       CLKBUFX3

}
if {[ALAPI_active_cell "CLKBUFX4"]} {
define_cell \
       -input { A } \
       -output { Y } \
       -pinlist { A Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       CLKBUFX4

}
if {[ALAPI_active_cell "CLKBUFX6"]} {
define_cell \
       -input { A } \
       -output { Y } \
       -pinlist { A Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       CLKBUFX6

}
if {[ALAPI_active_cell "CLKBUFX8"]} {
define_cell \
       -input { A } \
       -output { Y } \
       -pinlist { A Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       CLKBUFX8

}
if {[ALAPI_active_cell "CLKINVX1"]} {
define_cell \
       -input { A } \
       -output { Y } \
       -pinlist { A Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       CLKINVX1

}
if {[ALAPI_active_cell "CLKINVX12"]} {
define_cell \
       -input { A } \
       -output { Y } \
       -pinlist { A Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       CLKINVX12

}
if {[ALAPI_active_cell "CLKINVX16"]} {
define_cell \
       -input { A } \
       -output { Y } \
       -pinlist { A Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       CLKINVX16

}
if {[ALAPI_active_cell "CLKINVX2"]} {
define_cell \
       -input { A } \
       -output { Y } \
       -pinlist { A Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       CLKINVX2

}
if {[ALAPI_active_cell "CLKINVX20"]} {
define_cell \
       -input { A } \
       -output { Y } \
       -pinlist { A Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       CLKINVX20

}
if {[ALAPI_active_cell "CLKINVX3"]} {
define_cell \
       -input { A } \
       -output { Y } \
       -pinlist { A Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       CLKINVX3

}
if {[ALAPI_active_cell "CLKINVX4"]} {
define_cell \
       -input { A } \
       -output { Y } \
       -pinlist { A Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       CLKINVX4

}
if {[ALAPI_active_cell "CLKINVX6"]} {
define_cell \
       -input { A } \
       -output { Y } \
       -pinlist { A Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       CLKINVX6

}
if {[ALAPI_active_cell "CLKINVX8"]} {
define_cell \
       -input { A } \
       -output { Y } \
       -pinlist { A Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       CLKINVX8

}
if {[ALAPI_active_cell "CLKMX2X12"]} {
define_cell \
       -input { A B S0 } \
       -output { Y } \
       -pinlist { A B S0 Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       CLKMX2X12

}
if {[ALAPI_active_cell "CLKMX2X2"]} {
define_cell \
       -input { A B S0 } \
       -output { Y } \
       -pinlist { A B S0 Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       CLKMX2X2

}
if {[ALAPI_active_cell "CLKMX2X3"]} {
define_cell \
       -input { A B S0 } \
       -output { Y } \
       -pinlist { A B S0 Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       CLKMX2X3

}
if {[ALAPI_active_cell "CLKMX2X4"]} {
define_cell \
       -input { A B S0 } \
       -output { Y } \
       -pinlist { A B S0 Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       CLKMX2X4

}
if {[ALAPI_active_cell "CLKMX2X6"]} {
define_cell \
       -input { A B S0 } \
       -output { Y } \
       -pinlist { A B S0 Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       CLKMX2X6

}
if {[ALAPI_active_cell "CLKMX2X8"]} {
define_cell \
       -input { A B S0 } \
       -output { Y } \
       -pinlist { A B S0 Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       CLKMX2X8

}
if {[ALAPI_active_cell "CLKXOR2X1"]} {
define_cell \
       -input { A B } \
       -output { Y } \
       -pinlist { A B Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       CLKXOR2X1

}
if {[ALAPI_active_cell "CLKXOR2X2"]} {
define_cell \
       -input { A B } \
       -output { Y } \
       -pinlist { A B Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       CLKXOR2X2

}
if {[ALAPI_active_cell "CLKXOR2X4"]} {
define_cell \
       -input { A B } \
       -output { Y } \
       -pinlist { A B Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       CLKXOR2X4

}
if {[ALAPI_active_cell "CLKXOR2X8"]} {
define_cell \
       -input { A B } \
       -output { Y } \
       -pinlist { A B Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       CLKXOR2X8

}
set_var keep_dcap_leakage 1

if {[ALAPI_active_cell "DECAP10"]} {
define_cell \
       -power power_template_2x2 \
       DECAP10

}
if {[ALAPI_active_cell "DECAP2"]} {
define_cell \
       -power power_template_2x2 \
       DECAP2

}
if {[ALAPI_active_cell "DECAP3"]} {
define_cell \
       -power power_template_2x2 \
       DECAP3

}
if {[ALAPI_active_cell "DECAP4"]} {
define_cell \
       -power power_template_2x2 \
       DECAP4

}
if {[ALAPI_active_cell "DECAP5"]} {
define_cell \
       -power power_template_2x2 \
       DECAP5

}
if {[ALAPI_active_cell "DECAP6"]} {
define_cell \
       -power power_template_2x2 \
       DECAP6

}
if {[ALAPI_active_cell "DECAP7"]} {
define_cell \
       -power power_template_2x2 \
       DECAP7

}
if {[ALAPI_active_cell "DECAP8"]} {
define_cell \
       -power power_template_2x2 \
       DECAP8

}
if {[ALAPI_active_cell "DECAP9"]} {
define_cell \
       -power power_template_2x2 \
       DECAP9

}
define_template -type constraint \
         -index_1 {0.008 0.28 } \
         -index_2 {0.008 0.28 } \
         constraint_template_2x2

if {[ALAPI_active_cell "DFF2RX1"]} {
define_cell \
       -clock { CK } \
       -async { RN } \
       -input { D1 D2 } \
       -output { Q1 Q2 Q1N Q2N } \
       -pinlist { CK D1 D2 RN Q1 Q2 Q1N Q2N } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       DFF2RX1


define_bundle_pins DFF2RX1 D {D1 D2}
define_bundle_pins DFF2RX1 Q {Q1 Q2}
define_bundle_pins DFF2RX1 QN {Q1N Q2N}

}
if {[ALAPI_active_cell "DFF2RX2"]} {
define_cell \
       -clock { CK } \
       -async { RN } \
       -input { D1 D2 } \
       -output { Q1 Q2 Q1N Q2N } \
       -pinlist { CK D1 D2 RN Q1 Q2 Q1N Q2N } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       DFF2RX2


define_bundle_pins DFF2RX2 D {D1 D2}
define_bundle_pins DFF2RX2 Q {Q1 Q2}
define_bundle_pins DFF2RX2 QN {Q1N Q2N}

}
if {[ALAPI_active_cell "DFF2X1"]} {
define_cell \
       -clock { CK } \
       -input { D1 D2 } \
       -output { Q1 Q2 Q1N Q2N } \
       -pinlist { CK D1 D2 Q1 Q2 Q1N Q2N } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       DFF2X1


define_bundle_pins DFF2X1 D {D1 D2}
define_bundle_pins DFF2X1 Q {Q1 Q2}
define_bundle_pins DFF2X1 QN {Q1N Q2N}

}
if {[ALAPI_active_cell "DFF2X2"]} {
define_cell \
       -clock { CK } \
       -input { D1 D2 } \
       -output { Q1 Q2 Q1N Q2N } \
       -pinlist { CK D1 D2 Q1 Q2 Q1N Q2N } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       DFF2X2


define_bundle_pins DFF2X2 D {D1 D2}
define_bundle_pins DFF2X2 Q {Q1 Q2}
define_bundle_pins DFF2X2 QN {Q1N Q2N}

}
if {[ALAPI_active_cell "DFF4RX1"]} {
define_cell \
       -clock { CK } \
       -async { RN } \
       -input { D1 D2 D3 D4 } \
       -output { Q1 Q2 Q3 Q4 Q1N Q2N Q3N Q4N } \
       -pinlist { CK D1 D2 D3 D4 RN Q1 Q2 Q3 Q4 Q1N Q2N Q3N Q4N } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       DFF4RX1


define_bundle_pins DFF4RX1 D {D1 D2 D3 D4}
define_bundle_pins DFF4RX1 Q {Q1 Q2 Q3 Q4}
define_bundle_pins DFF4RX1 QN {Q1N Q2N Q3N Q4N}

}
if {[ALAPI_active_cell "DFF4RX2"]} {
define_cell \
       -clock { CK } \
       -async { RN } \
       -input { D1 D2 D3 D4 } \
       -output { Q1 Q2 Q3 Q4 Q1N Q2N Q3N Q4N } \
       -pinlist { CK D1 D2 D3 D4 RN Q1 Q2 Q3 Q4 Q1N Q2N Q3N Q4N } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       DFF4RX2


define_bundle_pins DFF4RX2 D {D1 D2 D3 D4}
define_bundle_pins DFF4RX2 Q {Q1 Q2 Q3 Q4}
define_bundle_pins DFF4RX2 QN {Q1N Q2N Q3N Q4N}

}
if {[ALAPI_active_cell "DFF4X1"]} {
define_cell \
       -clock { CK } \
       -input { D1 D2 D3 D4 } \
       -output { Q1 Q2 Q3 Q4 Q1N Q2N Q3N Q4N } \
       -pinlist { CK D1 D2 D3 D4 Q1 Q2 Q3 Q4 Q1N Q2N Q3N Q4N } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       DFF4X1


define_bundle_pins DFF4X1 D {D1 D2 D3 D4}
define_bundle_pins DFF4X1 Q {Q1 Q2 Q3 Q4}
define_bundle_pins DFF4X1 QN {Q1N Q2N Q3N Q4N}

}
if {[ALAPI_active_cell "DFF4X2"]} {
define_cell \
       -clock { CK } \
       -input { D1 D2 D3 D4 } \
       -output { Q1 Q2 Q3 Q4 Q1N Q2N Q3N Q4N } \
       -pinlist { CK D1 D2 D3 D4 Q1 Q2 Q3 Q4 Q1N Q2N Q3N Q4N } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       DFF4X2


define_bundle_pins DFF4X2 D {D1 D2 D3 D4}
define_bundle_pins DFF4X2 Q {Q1 Q2 Q3 Q4}
define_bundle_pins DFF4X2 QN {Q1N Q2N Q3N Q4N}

}
if {[ALAPI_active_cell "DFFHQX1"]} {
define_cell \
       -clock { CK } \
       -input { D } \
       -output { Q } \
       -pinlist { CK D Q } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       DFFHQX1

}
if {[ALAPI_active_cell "DFFHQX2"]} {
define_cell \
       -clock { CK } \
       -input { D } \
       -output { Q } \
       -pinlist { CK D Q } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       DFFHQX2

}
if {[ALAPI_active_cell "DFFHQX4"]} {
define_cell \
       -clock { CK } \
       -input { D } \
       -output { Q } \
       -pinlist { CK D Q } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_2 \
       DFFHQX4

}
if {[ALAPI_active_cell "DFFHQX8"]} {
define_cell \
       -clock { CK } \
       -input { D } \
       -output { Q } \
       -pinlist { CK D Q } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_2 \
       DFFHQX8

}
if {[ALAPI_active_cell "DFFNSRX1"]} {
define_cell \
       -clock { CKN } \
       -async { RN SN } \
       -input { D } \
       -output { Q QN } \
       -pinlist { CKN D RN SN Q QN } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       DFFNSRX1

}
if {[ALAPI_active_cell "DFFNSRX2"]} {
define_cell \
       -clock { CKN } \
       -async { RN SN } \
       -input { D } \
       -output { Q QN } \
       -pinlist { CKN D RN SN Q QN } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       DFFNSRX2

}
if {[ALAPI_active_cell "DFFNSRX4"]} {
define_cell \
       -clock { CKN } \
       -async { RN SN } \
       -input { D } \
       -output { Q QN } \
       -pinlist { CKN D RN SN Q QN } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       DFFNSRX4

}
if {[ALAPI_active_cell "DFFNSRXL"]} {
define_cell \
       -clock { CKN } \
       -async { RN SN } \
       -input { D } \
       -output { Q QN } \
       -pinlist { CKN D RN SN Q QN } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_3 \
       DFFNSRXL

}
if {[ALAPI_active_cell "DFFQX1"]} {
define_cell \
       -clock { CK } \
       -input { D } \
       -output { Q } \
       -pinlist { CK D Q } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       DFFQX1

}
if {[ALAPI_active_cell "DFFQX2"]} {
define_cell \
       -clock { CK } \
       -input { D } \
       -output { Q } \
       -pinlist { CK D Q } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       DFFQX2

}
if {[ALAPI_active_cell "DFFQX4"]} {
define_cell \
       -clock { CK } \
       -input { D } \
       -output { Q } \
       -pinlist { CK D Q } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_2 \
       DFFQX4

}
if {[ALAPI_active_cell "DFFQXL"]} {
define_cell \
       -clock { CK } \
       -input { D } \
       -output { Q } \
       -pinlist { CK D Q } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_3 \
       DFFQXL

}
if {[ALAPI_active_cell "DFFRHQX1"]} {
define_cell \
       -clock { CK } \
       -async { RN } \
       -input { D } \
       -output { Q } \
       -pinlist { CK D RN Q } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       DFFRHQX1

}
if {[ALAPI_active_cell "DFFRHQX2"]} {
define_cell \
       -clock { CK } \
       -async { RN } \
       -input { D } \
       -output { Q } \
       -pinlist { CK D RN Q } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       DFFRHQX2

}
if {[ALAPI_active_cell "DFFRHQX4"]} {
define_cell \
       -clock { CK } \
       -async { RN } \
       -input { D } \
       -output { Q } \
       -pinlist { CK D RN Q } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_2 \
       DFFRHQX4

}
if {[ALAPI_active_cell "DFFRHQX8"]} {
define_cell \
       -clock { CK } \
       -async { RN } \
       -input { D } \
       -output { Q } \
       -pinlist { CK D RN Q } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_2 \
       DFFRHQX8

}
if {[ALAPI_active_cell "DFFRX1"]} {
define_cell \
       -clock { CK } \
       -async { RN } \
       -input { D } \
       -output { Q QN } \
       -pinlist { CK D RN Q QN } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       DFFRX1

}
if {[ALAPI_active_cell "DFFRX2"]} {
define_cell \
       -clock { CK } \
       -async { RN } \
       -input { D } \
       -output { Q QN } \
       -pinlist { CK D RN Q QN } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       DFFRX2

}
if {[ALAPI_active_cell "DFFRX4"]} {
define_cell \
       -clock { CK } \
       -async { RN } \
       -input { D } \
       -output { Q QN } \
       -pinlist { CK D RN Q QN } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_2 \
       DFFRX4

}
if {[ALAPI_active_cell "DFFRXL"]} {
define_cell \
       -clock { CK } \
       -async { RN } \
       -input { D } \
       -output { Q QN } \
       -pinlist { CK D RN Q QN } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_3 \
       DFFRXL

}
if {[ALAPI_active_cell "DFFSHQX1"]} {
define_cell \
       -clock { CK } \
       -async { SN } \
       -input { D } \
       -output { Q } \
       -pinlist { CK D SN Q } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       DFFSHQX1

}
if {[ALAPI_active_cell "DFFSHQX2"]} {
define_cell \
       -clock { CK } \
       -async { SN } \
       -input { D } \
       -output { Q } \
       -pinlist { CK D SN Q } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       DFFSHQX2

}
if {[ALAPI_active_cell "DFFSHQX4"]} {
define_cell \
       -clock { CK } \
       -async { SN } \
       -input { D } \
       -output { Q } \
       -pinlist { CK D SN Q } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_2 \
       DFFSHQX4

}
if {[ALAPI_active_cell "DFFSHQX8"]} {
define_cell \
       -clock { CK } \
       -async { SN } \
       -input { D } \
       -output { Q } \
       -pinlist { CK D SN Q } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_2 \
       DFFSHQX8

}
if {[ALAPI_active_cell "DFFSRHQX1"]} {
define_cell \
       -clock { CK } \
       -async { RN SN } \
       -input { D } \
       -output { Q } \
       -pinlist { CK D RN SN Q } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       DFFSRHQX1

}
if {[ALAPI_active_cell "DFFSRHQX2"]} {
define_cell \
       -clock { CK } \
       -async { RN SN } \
       -input { D } \
       -output { Q } \
       -pinlist { CK D RN SN Q } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       DFFSRHQX2

}
if {[ALAPI_active_cell "DFFSRHQX4"]} {
define_cell \
       -clock { CK } \
       -async { RN SN } \
       -input { D } \
       -output { Q } \
       -pinlist { CK D RN SN Q } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_2 \
       DFFSRHQX4

}
if {[ALAPI_active_cell "DFFSRHQX8"]} {
define_cell \
       -clock { CK } \
       -async { RN SN } \
       -input { D } \
       -output { Q } \
       -pinlist { CK D RN SN Q } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_2 \
       DFFSRHQX8

}
if {[ALAPI_active_cell "DFFSRX1"]} {
define_cell \
       -clock { CK } \
       -async { RN SN } \
       -input { D } \
       -output { Q QN } \
       -pinlist { CK D RN SN Q QN } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       DFFSRX1

}
if {[ALAPI_active_cell "DFFSRX2"]} {
define_cell \
       -clock { CK } \
       -async { RN SN } \
       -input { D } \
       -output { Q QN } \
       -pinlist { CK D RN SN Q QN } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       DFFSRX2

}
if {[ALAPI_active_cell "DFFSRX4"]} {
define_cell \
       -clock { CK } \
       -async { RN SN } \
       -input { D } \
       -output { Q QN } \
       -pinlist { CK D RN SN Q QN } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_2 \
       DFFSRX4

}
if {[ALAPI_active_cell "DFFSRXL"]} {
define_cell \
       -clock { CK } \
       -async { RN SN } \
       -input { D } \
       -output { Q QN } \
       -pinlist { CK D RN SN Q QN } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_3 \
       DFFSRXL

}
if {[ALAPI_active_cell "DFFSX1"]} {
define_cell \
       -clock { CK } \
       -async { SN } \
       -input { D } \
       -output { Q QN } \
       -pinlist { CK D SN Q QN } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       DFFSX1

}
if {[ALAPI_active_cell "DFFSX2"]} {
define_cell \
       -clock { CK } \
       -async { SN } \
       -input { D } \
       -output { Q QN } \
       -pinlist { CK D SN Q QN } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       DFFSX2

}
if {[ALAPI_active_cell "DFFSX4"]} {
define_cell \
       -clock { CK } \
       -async { SN } \
       -input { D } \
       -output { Q QN } \
       -pinlist { CK D SN Q QN } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_2 \
       DFFSX4

}
if {[ALAPI_active_cell "DFFSXL"]} {
define_cell \
       -clock { CK } \
       -async { SN } \
       -input { D } \
       -output { Q QN } \
       -pinlist { CK D SN Q QN } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_3 \
       DFFSXL

}
if {[ALAPI_active_cell "DFFTRX1"]} {
define_cell \
       -clock { CK } \
       -input { D RN } \
       -output { Q QN } \
       -pinlist { CK D RN Q QN } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       DFFTRX1

}
if {[ALAPI_active_cell "DFFTRX2"]} {
define_cell \
       -clock { CK } \
       -input { D RN } \
       -output { Q QN } \
       -pinlist { CK D RN Q QN } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       DFFTRX2

}
if {[ALAPI_active_cell "DFFTRX4"]} {
define_cell \
       -clock { CK } \
       -input { D RN } \
       -output { Q QN } \
       -pinlist { CK D RN Q QN } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_2 \
       DFFTRX4

}
if {[ALAPI_active_cell "DFFTRXL"]} {
define_cell \
       -clock { CK } \
       -input { D RN } \
       -output { Q QN } \
       -pinlist { CK D RN Q QN } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_3 \
       DFFTRXL

}
if {[ALAPI_active_cell "DFFX1"]} {
define_cell \
       -clock { CK } \
       -input { D } \
       -output { Q QN } \
       -pinlist { CK D Q QN } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       DFFX1

}
if {[ALAPI_active_cell "DFFX2"]} {
define_cell \
       -clock { CK } \
       -input { D } \
       -output { Q QN } \
       -pinlist { CK D Q QN } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       DFFX2

}
if {[ALAPI_active_cell "DFFX4"]} {
define_cell \
       -clock { CK } \
       -input { D } \
       -output { Q QN } \
       -pinlist { CK D Q QN } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_2 \
       DFFX4

}
if {[ALAPI_active_cell "DFFXL"]} {
define_cell \
       -clock { CK } \
       -input { D } \
       -output { Q QN } \
       -pinlist { CK D Q QN } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_3 \
       DFFXL

}
if {[ALAPI_active_cell "DLY1X1"]} {
define_cell \
       -input { A } \
       -output { Y } \
       -pinlist { A Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       DLY1X1

}
if {[ALAPI_active_cell "DLY1X4"]} {
define_cell \
       -input { A } \
       -output { Y } \
       -pinlist { A Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       DLY1X4

}
if {[ALAPI_active_cell "DLY2X1"]} {
define_cell \
       -input { A } \
       -output { Y } \
       -pinlist { A Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       DLY2X1

}
if {[ALAPI_active_cell "DLY2X4"]} {
define_cell \
       -input { A } \
       -output { Y } \
       -pinlist { A Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       DLY2X4

}
if {[ALAPI_active_cell "DLY3X1"]} {
define_cell \
       -input { A } \
       -output { Y } \
       -pinlist { A Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       DLY3X1

}
if {[ALAPI_active_cell "DLY3X4"]} {
define_cell \
       -input { A } \
       -output { Y } \
       -pinlist { A Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       DLY3X4

}
if {[ALAPI_active_cell "DLY4X1"]} {
define_cell \
       -input { A } \
       -output { Y } \
       -pinlist { A Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       DLY4X1

}
if {[ALAPI_active_cell "DLY4X4"]} {
define_cell \
       -input { A } \
       -output { Y } \
       -pinlist { A Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       DLY4X4

}
if {[ALAPI_active_cell "EDFFHQX1"]} {
define_cell \
       -clock { CK } \
       -input { D E } \
       -output { Q } \
       -pinlist { CK D E Q } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       EDFFHQX1

}
if {[ALAPI_active_cell "EDFFHQX2"]} {
define_cell \
       -clock { CK } \
       -input { D E } \
       -output { Q } \
       -pinlist { CK D E Q } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       EDFFHQX2

}
if {[ALAPI_active_cell "EDFFHQX4"]} {
define_cell \
       -clock { CK } \
       -input { D E } \
       -output { Q } \
       -pinlist { CK D E Q } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_2 \
       EDFFHQX4

}
if {[ALAPI_active_cell "EDFFHQX8"]} {
define_cell \
       -clock { CK } \
       -input { D E } \
       -output { Q } \
       -pinlist { CK D E Q } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_2 \
       EDFFHQX8

}
if {[ALAPI_active_cell "EDFFTRX1"]} {
define_cell \
       -clock { CK } \
       -input { D E RN } \
       -output { Q QN } \
       -pinlist { CK D E RN Q QN } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       EDFFTRX1

}
if {[ALAPI_active_cell "EDFFTRX2"]} {
define_cell \
       -clock { CK } \
       -input { D E RN } \
       -output { Q QN } \
       -pinlist { CK D E RN Q QN } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       EDFFTRX2

}
if {[ALAPI_active_cell "EDFFTRX4"]} {
define_cell \
       -clock { CK } \
       -input { D E RN } \
       -output { Q QN } \
       -pinlist { CK D E RN Q QN } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_2 \
       EDFFTRX4

}
if {[ALAPI_active_cell "EDFFTRXL"]} {
define_cell \
       -clock { CK } \
       -input { D E RN } \
       -output { Q QN } \
       -pinlist { CK D E RN Q QN } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_3 \
       EDFFTRXL

}
if {[ALAPI_active_cell "EDFFX1"]} {
define_cell \
       -clock { CK } \
       -input { D E } \
       -output { Q QN } \
       -pinlist { CK D E Q QN } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       EDFFX1

}
if {[ALAPI_active_cell "EDFFX2"]} {
define_cell \
       -clock { CK } \
       -input { D E } \
       -output { Q QN } \
       -pinlist { CK D E Q QN } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       EDFFX2

}
if {[ALAPI_active_cell "EDFFX4"]} {
define_cell \
       -clock { CK } \
       -input { D E } \
       -output { Q QN } \
       -pinlist { CK D E Q QN } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_2 \
       EDFFX4

}
if {[ALAPI_active_cell "EDFFXL"]} {
define_cell \
       -clock { CK } \
       -input { D E } \
       -output { Q QN } \
       -pinlist { CK D E Q QN } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_3 \
       EDFFXL

}
if {[ALAPI_active_cell "FSWNX1"]} {
define_cell \
       -input { PSOn } \
       -output { PSOn_out } \
       -internal_supply { VSS  } \
       -pinlist { PSOn PSOn_out } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       FSWNX1

}
if {[ALAPI_active_cell "FSWX1"]} {
define_cell \
       -input { PSO } \
       -output { PSO_out } \
       -internal_supply { VSS  } \
       -pinlist { PSO PSO_out } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       FSWX1

}
if {[ALAPI_active_cell "HOLDX1"]} {
define_cell \
       -bidi { Y } \
       -pinlist { Y } \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x1_4 \
       HOLDX1

}
if {[ALAPI_active_cell "HSWBX1"]} {
define_cell \
       -input { PSO } \
       -output { PSO_out } \
       -internal_supply { VDD  } \
       -pinlist { PSO PSO_out } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       HSWBX1

}
if {[ALAPI_active_cell "HSWCX1"]} {
define_cell \
       -input { PSO } \
       -internal_supply { VDD  } \
       -pinlist { PSO } \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x1_4 \
       HSWCX1

}
if {[ALAPI_active_cell "HSWDNX1"]} {
define_cell \
       -input { PSO1n PSO2n } \
       -output { PSO1n_out PSO2n_out } \
       -internal_supply { VDD  } \
       -pinlist { PSO1n PSO2n PSO1n_out PSO2n_out } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       HSWDNX1

}
if {[ALAPI_active_cell "HSWDX1"]} {
define_cell \
       -input { PSO1 PSO2 } \
       -output { PSO1_out PSO2_out } \
       -internal_supply { VDD  } \
       -pinlist { PSO1 PSO2 PSO1_out PSO2_out } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       HSWDX1

}
if {[ALAPI_active_cell "HSWNX1"]} {
define_cell \
       -input { PSOn } \
       -output { PSOn_out } \
       -internal_supply { VDD  } \
       -pinlist { PSOn PSOn_out } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       HSWNX1

}
if {[ALAPI_active_cell "HSWX1"]} {
define_cell \
       -input { PSO } \
       -output { PSO_out } \
       -internal_supply { VDD  } \
       -pinlist { PSO PSO_out } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       HSWX1

}
if {[ALAPI_active_cell "INVX1"]} {
define_cell \
       -input { A } \
       -output { Y } \
       -pinlist { A Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       INVX1

}
if {[ALAPI_active_cell "INVX12"]} {
define_cell \
       -input { A } \
       -output { Y } \
       -pinlist { A Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       INVX12

}
if {[ALAPI_active_cell "INVX16"]} {
define_cell \
       -input { A } \
       -output { Y } \
       -pinlist { A Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       INVX16

}
if {[ALAPI_active_cell "INVX2"]} {
define_cell \
       -input { A } \
       -output { Y } \
       -pinlist { A Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       INVX2

}
if {[ALAPI_active_cell "INVX20"]} {
define_cell \
       -input { A } \
       -output { Y } \
       -pinlist { A Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       INVX20

}
if {[ALAPI_active_cell "INVX3"]} {
define_cell \
       -input { A } \
       -output { Y } \
       -pinlist { A Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       INVX3

}
if {[ALAPI_active_cell "INVX4"]} {
define_cell \
       -input { A } \
       -output { Y } \
       -pinlist { A Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       INVX4

}
if {[ALAPI_active_cell "INVX6"]} {
define_cell \
       -input { A } \
       -output { Y } \
       -pinlist { A Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       INVX6

}
if {[ALAPI_active_cell "INVX8"]} {
define_cell \
       -input { A } \
       -output { Y } \
       -pinlist { A Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       INVX8

}
if {[ALAPI_active_cell "INVXL"]} {
define_cell \
       -input { A } \
       -output { Y } \
       -pinlist { A Y } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -si_immunity si_immunity_template_2x2_3 \
       INVXL

}
if {[ALAPI_active_cell "ISOHLDX1_OFF"]} {
define_cell \
       -clock { ISO } \
       -input { D } \
       -output { Q } \
       -pinlist { D ISO Q } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       ISOHLDX1_OFF

}
if {[ALAPI_active_cell "ISOHLDX1_ON"]} {
define_cell \
       -clock { ISO } \
       -input { D } \
       -output { Q } \
       -pinlist { D ISO Q } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       ISOHLDX1_ON

}
if {[ALAPI_active_cell "ISOHX1_OFF"]} {
define_cell \
       -input { A ISO } \
       -output { Y } \
       -pinlist { A ISO Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       ISOHX1_OFF

}
if {[ALAPI_active_cell "ISOHX1_ON"]} {
define_cell \
       -input { A ISO } \
       -output { Y } \
       -pinlist { A ISO Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       ISOHX1_ON

}
if {[ALAPI_active_cell "ISOLX1_OFF"]} {
define_cell \
       -input { A ISO } \
       -output { Y } \
       -pinlist { A ISO Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       ISOLX1_OFF

}
if {[ALAPI_active_cell "ISOLX1_ON"]} {
define_cell \
       -input { A ISO } \
       -output { Y } \
       -pinlist { A ISO Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       ISOLX1_ON

}
if {[ALAPI_active_cell "ISONLX1_OFF"]} {
define_cell \
       -input { A ISOn } \
       -output { Y } \
       -pinlist { A ISOn Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       ISONLX1_OFF

}
if {[ALAPI_active_cell "ISONLX1_ON"]} {
define_cell \
       -input { A ISOn } \
       -output { Y } \
       -pinlist { A ISOn Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       ISONLX1_ON

}
if {[ALAPI_active_cell "LSHLX1_FROM"]} {
define_cell \
       -input { A } \
       -output { Y } \
       -pinlist { A Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       LSHLX1_FROM

}
if {[ALAPI_active_cell "LSHLX1_TO"]} {
define_cell \
       -input { A } \
       -output { Y } \
       -pinlist { A Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       LSHLX1_TO

}
if {[ALAPI_active_cell "LSHL_ISOH_X1_FROM_OFF"]} {
define_cell \
       -input { A ISO } \
       -output { Y } \
       -pinlist { A ISO Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       LSHL_ISOH_X1_FROM_OFF

}
if {[ALAPI_active_cell "LSHL_ISOH_X1_TO_ON"]} {
define_cell \
       -input { A ISO } \
       -output { Y } \
       -pinlist { A ISO Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       LSHL_ISOH_X1_TO_ON

}
if {[ALAPI_active_cell "LSHL_ISOL_X1_FROM_OFF"]} {
define_cell \
       -input { A ISO } \
       -output { Y } \
       -pinlist { A ISO Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       LSHL_ISOL_X1_FROM_OFF

}
if {[ALAPI_active_cell "LSHL_ISOL_X1_TO_ON"]} {
define_cell \
       -input { A ISO } \
       -output { Y } \
       -pinlist { A ISO Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       LSHL_ISOL_X1_TO_ON

}
if {[ALAPI_active_cell "LSHL_ISONH_X1_FROM_OFF"]} {
define_cell \
       -input { A ISOn } \
       -output { Y } \
       -pinlist { A ISOn Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       LSHL_ISONH_X1_FROM_OFF

}
if {[ALAPI_active_cell "LSHL_ISONH_X1_TO_ON"]} {
define_cell \
       -input { A ISOn } \
       -output { Y } \
       -pinlist { A ISOn Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       LSHL_ISONH_X1_TO_ON

}
if {[ALAPI_active_cell "LSHL_ISONL_X1_FROM_OFF"]} {
define_cell \
       -input { A ISOn } \
       -output { Y } \
       -pinlist { A ISOn Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       LSHL_ISONL_X1_FROM_OFF

}
if {[ALAPI_active_cell "LSHL_ISONL_X1_TO_ON"]} {
define_cell \
       -input { A ISOn } \
       -output { Y } \
       -pinlist { A ISOn Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       LSHL_ISONL_X1_TO_ON

}
if {[ALAPI_active_cell "LSLHX1_FROM"]} {
define_cell \
       -input { A } \
       -output { Y } \
       -pinlist { A Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       LSLHX1_FROM

}
if {[ALAPI_active_cell "LSLHX1_TO"]} {
define_cell \
       -input { A } \
       -output { Y } \
       -pinlist { A Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       LSLHX1_TO

}
if {[ALAPI_active_cell "LSLH_ISOH_X1_FROM_OFF"]} {
define_cell \
       -input { A ISO } \
       -output { Y } \
       -pinlist { A ISO Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       LSLH_ISOH_X1_FROM_OFF

}
if {[ALAPI_active_cell "LSLH_ISOH_X1_TO_ON"]} {
define_cell \
       -input { A ISO } \
       -output { Y } \
       -pinlist { A ISO Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       LSLH_ISOH_X1_TO_ON

}
if {[ALAPI_active_cell "LSLH_ISOL_X1_FROM_OFF"]} {
define_cell \
       -input { A ISO } \
       -output { Y } \
       -pinlist { A ISO Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       LSLH_ISOL_X1_FROM_OFF

}
if {[ALAPI_active_cell "LSLH_ISOL_X1_TO_ON"]} {
define_cell \
       -input { A ISO } \
       -output { Y } \
       -pinlist { A ISO Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       LSLH_ISOL_X1_TO_ON

}
if {[ALAPI_active_cell "LSLH_ISONH_X1_FROM_OFF"]} {
define_cell \
       -input { A ISOn } \
       -output { Y } \
       -pinlist { A ISOn Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       LSLH_ISONH_X1_FROM_OFF

}
if {[ALAPI_active_cell "LSLH_ISONH_X1_TO_ON"]} {
define_cell \
       -input { A ISOn } \
       -output { Y } \
       -pinlist { A ISOn Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       LSLH_ISONH_X1_TO_ON

}
if {[ALAPI_active_cell "LSLH_ISONL_X1_FROM_OFF"]} {
define_cell \
       -input { A ISOn } \
       -output { Y } \
       -pinlist { A ISOn Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       LSLH_ISONL_X1_FROM_OFF

}
if {[ALAPI_active_cell "LSLH_ISONL_X1_TO_ON"]} {
define_cell \
       -input { A ISOn } \
       -output { Y } \
       -pinlist { A ISOn Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       LSLH_ISONL_X1_TO_ON

}
if {[ALAPI_active_cell "MDFFHQX1"]} {
define_cell \
       -clock { CK } \
       -input { D0 D1 S0 } \
       -output { Q } \
       -pinlist { CK D0 D1 S0 Q } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       MDFFHQX1

}
if {[ALAPI_active_cell "MDFFHQX2"]} {
define_cell \
       -clock { CK } \
       -input { D0 D1 S0 } \
       -output { Q } \
       -pinlist { CK D0 D1 S0 Q } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       MDFFHQX2

}
if {[ALAPI_active_cell "MDFFHQX4"]} {
define_cell \
       -clock { CK } \
       -input { D0 D1 S0 } \
       -output { Q } \
       -pinlist { CK D0 D1 S0 Q } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_2 \
       MDFFHQX4

}
if {[ALAPI_active_cell "MDFFHQX8"]} {
define_cell \
       -clock { CK } \
       -input { D0 D1 S0 } \
       -output { Q } \
       -pinlist { CK D0 D1 S0 Q } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_2 \
       MDFFHQX8

}
if {[ALAPI_active_cell "MX2X1"]} {
define_cell \
       -input { A B S0 } \
       -output { Y } \
       -pinlist { A B S0 Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       MX2X1

}
if {[ALAPI_active_cell "MX2X2"]} {
define_cell \
       -input { A B S0 } \
       -output { Y } \
       -pinlist { A B S0 Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       MX2X2

}
if {[ALAPI_active_cell "MX2X4"]} {
define_cell \
       -input { A B S0 } \
       -output { Y } \
       -pinlist { A B S0 Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       MX2X4

}
if {[ALAPI_active_cell "MX2X6"]} {
define_cell \
       -input { A B S0 } \
       -output { Y } \
       -pinlist { A B S0 Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       MX2X6

}
if {[ALAPI_active_cell "MX2X8"]} {
define_cell \
       -input { A B S0 } \
       -output { Y } \
       -pinlist { A B S0 Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       MX2X8

}
if {[ALAPI_active_cell "MX2XL"]} {
define_cell \
       -input { A B S0 } \
       -output { Y } \
       -pinlist { A B S0 Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       MX2XL

}
if {[ALAPI_active_cell "MX3X1"]} {
define_cell \
       -input { A B C S0 S1 } \
       -output { Y } \
       -pinlist { A B C S0 S1 Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       MX3X1

}
if {[ALAPI_active_cell "MX3X2"]} {
define_cell \
       -input { A B C S0 S1 } \
       -output { Y } \
       -pinlist { A B C S0 S1 Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       MX3X2

}
if {[ALAPI_active_cell "MX3X4"]} {
define_cell \
       -input { A B C S0 S1 } \
       -output { Y } \
       -pinlist { A B C S0 S1 Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       MX3X4

}
if {[ALAPI_active_cell "MX3XL"]} {
define_cell \
       -input { A B C S0 S1 } \
       -output { Y } \
       -pinlist { A B C S0 S1 Y } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -si_immunity si_immunity_template_2x2_3 \
       MX3XL

}
if {[ALAPI_active_cell "MX4X1"]} {
define_cell \
       -input { A B C D S0 S1 } \
       -output { Y } \
       -pinlist { A B C D S0 S1 Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       MX4X1

}
if {[ALAPI_active_cell "MX4X2"]} {
define_cell \
       -input { A B C D S0 S1 } \
       -output { Y } \
       -pinlist { A B C D S0 S1 Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       MX4X2

}
if {[ALAPI_active_cell "MX4X4"]} {
define_cell \
       -input { A B C D S0 S1 } \
       -output { Y } \
       -pinlist { A B C D S0 S1 Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       MX4X4

}
if {[ALAPI_active_cell "MX4XL"]} {
define_cell \
       -input { A B C D S0 S1 } \
       -output { Y } \
       -pinlist { A B C D S0 S1 Y } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -si_immunity si_immunity_template_2x2_3 \
       MX4XL

}
if {[ALAPI_active_cell "MXI2X1"]} {
define_cell \
       -input { A B S0 } \
       -output { Y } \
       -pinlist { A B S0 Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       MXI2X1

}
if {[ALAPI_active_cell "MXI2X2"]} {
define_cell \
       -input { A B S0 } \
       -output { Y } \
       -pinlist { A B S0 Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       MXI2X2

}
if {[ALAPI_active_cell "MXI2X4"]} {
define_cell \
       -input { A B S0 } \
       -output { Y } \
       -pinlist { A B S0 Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       MXI2X4

}
if {[ALAPI_active_cell "MXI2X6"]} {
define_cell \
       -input { A B S0 } \
       -output { Y } \
       -pinlist { A B S0 Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       MXI2X6

}
if {[ALAPI_active_cell "MXI2X8"]} {
define_cell \
       -input { A B S0 } \
       -output { Y } \
       -pinlist { A B S0 Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       MXI2X8

}
if {[ALAPI_active_cell "MXI2XL"]} {
define_cell \
       -input { A B S0 } \
       -output { Y } \
       -pinlist { A B S0 Y } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -si_immunity si_immunity_template_2x2_3 \
       MXI2XL

}
if {[ALAPI_active_cell "MXI3X1"]} {
define_cell \
       -input { A B C S0 S1 } \
       -output { Y } \
       -pinlist { A B C S0 S1 Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       MXI3X1

}
if {[ALAPI_active_cell "MXI3X2"]} {
define_cell \
       -input { A B C S0 S1 } \
       -output { Y } \
       -pinlist { A B C S0 S1 Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       MXI3X2

}
if {[ALAPI_active_cell "MXI3X4"]} {
define_cell \
       -input { A B C S0 S1 } \
       -output { Y } \
       -pinlist { A B C S0 S1 Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       MXI3X4

}
if {[ALAPI_active_cell "MXI3XL"]} {
define_cell \
       -input { A B C S0 S1 } \
       -output { Y } \
       -pinlist { A B C S0 S1 Y } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -si_immunity si_immunity_template_2x2_3 \
       MXI3XL

}
if {[ALAPI_active_cell "MXI4X1"]} {
define_cell \
       -input { A B C D S0 S1 } \
       -output { Y } \
       -pinlist { A B C D S0 S1 Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       MXI4X1

}
if {[ALAPI_active_cell "MXI4X2"]} {
define_cell \
       -input { A B C D S0 S1 } \
       -output { Y } \
       -pinlist { A B C D S0 S1 Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       MXI4X2

}
if {[ALAPI_active_cell "MXI4X4"]} {
define_cell \
       -input { A B C D S0 S1 } \
       -output { Y } \
       -pinlist { A B C D S0 S1 Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       MXI4X4

}
if {[ALAPI_active_cell "MXI4XL"]} {
define_cell \
       -input { A B C D S0 S1 } \
       -output { Y } \
       -pinlist { A B C D S0 S1 Y } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -si_immunity si_immunity_template_2x2_3 \
       MXI4XL

}
if {[ALAPI_active_cell "NAND2BX1"]} {
define_cell \
       -input { AN B } \
       -output { Y } \
       -pinlist { AN B Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       NAND2BX1

}
if {[ALAPI_active_cell "NAND2BX2"]} {
define_cell \
       -input { AN B } \
       -output { Y } \
       -pinlist { AN B Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       NAND2BX2

}
if {[ALAPI_active_cell "NAND2BX4"]} {
define_cell \
       -input { AN B } \
       -output { Y } \
       -pinlist { AN B Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       NAND2BX4

}
if {[ALAPI_active_cell "NAND2BXL"]} {
define_cell \
       -input { AN B } \
       -output { Y } \
       -pinlist { AN B Y } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -si_immunity si_immunity_template_2x2_3 \
       NAND2BXL

}
if {[ALAPI_active_cell "NAND2X1"]} {
define_cell \
       -input { A B } \
       -output { Y } \
       -pinlist { A B Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       NAND2X1

}
if {[ALAPI_active_cell "NAND2X2"]} {
define_cell \
       -input { A B } \
       -output { Y } \
       -pinlist { A B Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       NAND2X2

}
if {[ALAPI_active_cell "NAND2X4"]} {
define_cell \
       -input { A B } \
       -output { Y } \
       -pinlist { A B Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       NAND2X4

}
if {[ALAPI_active_cell "NAND2X6"]} {
define_cell \
       -input { A B } \
       -output { Y } \
       -pinlist { A B Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       NAND2X6

}
if {[ALAPI_active_cell "NAND2X8"]} {
define_cell \
       -input { A B } \
       -output { Y } \
       -pinlist { A B Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       NAND2X8

}
if {[ALAPI_active_cell "NAND2XL"]} {
define_cell \
       -input { A B } \
       -output { Y } \
       -pinlist { A B Y } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -si_immunity si_immunity_template_2x2_3 \
       NAND2XL

}
if {[ALAPI_active_cell "NAND3BX1"]} {
define_cell \
       -input { AN B C } \
       -output { Y } \
       -pinlist { AN B C Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       NAND3BX1

}
if {[ALAPI_active_cell "NAND3BX2"]} {
define_cell \
       -input { AN B C } \
       -output { Y } \
       -pinlist { AN B C Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       NAND3BX2

}
if {[ALAPI_active_cell "NAND3BX4"]} {
define_cell \
       -input { AN B C } \
       -output { Y } \
       -pinlist { AN B C Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       NAND3BX4

}
if {[ALAPI_active_cell "NAND3BXL"]} {
define_cell \
       -input { AN B C } \
       -output { Y } \
       -pinlist { AN B C Y } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -si_immunity si_immunity_template_2x2_3 \
       NAND3BXL

}
if {[ALAPI_active_cell "NAND3X1"]} {
define_cell \
       -input { A B C } \
       -output { Y } \
       -pinlist { A B C Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       NAND3X1

}
if {[ALAPI_active_cell "NAND3X2"]} {
define_cell \
       -input { A B C } \
       -output { Y } \
       -pinlist { A B C Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       NAND3X2

}
if {[ALAPI_active_cell "NAND3X4"]} {
define_cell \
       -input { A B C } \
       -output { Y } \
       -pinlist { A B C Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       NAND3X4

}
if {[ALAPI_active_cell "NAND3X6"]} {
define_cell \
       -input { A B C } \
       -output { Y } \
       -pinlist { A B C Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       NAND3X6

}
if {[ALAPI_active_cell "NAND3X8"]} {
define_cell \
       -input { A B C } \
       -output { Y } \
       -pinlist { A B C Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       NAND3X8

}
if {[ALAPI_active_cell "NAND3XL"]} {
define_cell \
       -input { A B C } \
       -output { Y } \
       -pinlist { A B C Y } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -si_immunity si_immunity_template_2x2_3 \
       NAND3XL

}
if {[ALAPI_active_cell "NAND4BBX1"]} {
define_cell \
       -input { AN BN C D } \
       -output { Y } \
       -pinlist { AN BN C D Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       NAND4BBX1

}
if {[ALAPI_active_cell "NAND4BBX2"]} {
define_cell \
       -input { AN BN C D } \
       -output { Y } \
       -pinlist { AN BN C D Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       NAND4BBX2

}
if {[ALAPI_active_cell "NAND4BBX4"]} {
define_cell \
       -input { AN BN C D } \
       -output { Y } \
       -pinlist { AN BN C D Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       NAND4BBX4

}
if {[ALAPI_active_cell "NAND4BBXL"]} {
define_cell \
       -input { AN BN C D } \
       -output { Y } \
       -pinlist { AN BN C D Y } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -si_immunity si_immunity_template_2x2_3 \
       NAND4BBXL

}
if {[ALAPI_active_cell "NAND4BX1"]} {
define_cell \
       -input { AN B C D } \
       -output { Y } \
       -pinlist { AN B C D Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       NAND4BX1

}
if {[ALAPI_active_cell "NAND4BX2"]} {
define_cell \
       -input { AN B C D } \
       -output { Y } \
       -pinlist { AN B C D Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       NAND4BX2

}
if {[ALAPI_active_cell "NAND4BX4"]} {
define_cell \
       -input { AN B C D } \
       -output { Y } \
       -pinlist { AN B C D Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       NAND4BX4

}
if {[ALAPI_active_cell "NAND4BXL"]} {
define_cell \
       -input { AN B C D } \
       -output { Y } \
       -pinlist { AN B C D Y } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -si_immunity si_immunity_template_2x2_3 \
       NAND4BXL

}
if {[ALAPI_active_cell "NAND4X1"]} {
define_cell \
       -input { A B C D } \
       -output { Y } \
       -pinlist { A B C D Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       NAND4X1

}
if {[ALAPI_active_cell "NAND4X2"]} {
define_cell \
       -input { A B C D } \
       -output { Y } \
       -pinlist { A B C D Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       NAND4X2

}
if {[ALAPI_active_cell "NAND4X4"]} {
define_cell \
       -input { A B C D } \
       -output { Y } \
       -pinlist { A B C D Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       NAND4X4

}
if {[ALAPI_active_cell "NAND4X6"]} {
define_cell \
       -input { A B C D } \
       -output { Y } \
       -pinlist { A B C D Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       NAND4X6

}
if {[ALAPI_active_cell "NAND4X8"]} {
define_cell \
       -input { A B C D } \
       -output { Y } \
       -pinlist { A B C D Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       NAND4X8

}
if {[ALAPI_active_cell "NAND4XL"]} {
define_cell \
       -input { A B C D } \
       -output { Y } \
       -pinlist { A B C D Y } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -si_immunity si_immunity_template_2x2_3 \
       NAND4XL

}
if {[ALAPI_active_cell "NOR2BX1"]} {
define_cell \
       -input { AN B } \
       -output { Y } \
       -pinlist { AN B Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       NOR2BX1

}
if {[ALAPI_active_cell "NOR2BX2"]} {
define_cell \
       -input { AN B } \
       -output { Y } \
       -pinlist { AN B Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       NOR2BX2

}
if {[ALAPI_active_cell "NOR2BX4"]} {
define_cell \
       -input { AN B } \
       -output { Y } \
       -pinlist { AN B Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       NOR2BX4

}
if {[ALAPI_active_cell "NOR2BXL"]} {
define_cell \
       -input { AN B } \
       -output { Y } \
       -pinlist { AN B Y } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -si_immunity si_immunity_template_2x2_3 \
       NOR2BXL

}
if {[ALAPI_active_cell "NOR2X1"]} {
define_cell \
       -input { A B } \
       -output { Y } \
       -pinlist { A B Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       NOR2X1

}
if {[ALAPI_active_cell "NOR2X2"]} {
define_cell \
       -input { A B } \
       -output { Y } \
       -pinlist { A B Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       NOR2X2

}
if {[ALAPI_active_cell "NOR2X4"]} {
define_cell \
       -input { A B } \
       -output { Y } \
       -pinlist { A B Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       NOR2X4

}
if {[ALAPI_active_cell "NOR2X6"]} {
define_cell \
       -input { A B } \
       -output { Y } \
       -pinlist { A B Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       NOR2X6

}
if {[ALAPI_active_cell "NOR2X8"]} {
define_cell \
       -input { A B } \
       -output { Y } \
       -pinlist { A B Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       NOR2X8

}
if {[ALAPI_active_cell "NOR2XL"]} {
define_cell \
       -input { A B } \
       -output { Y } \
       -pinlist { A B Y } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -si_immunity si_immunity_template_2x2_3 \
       NOR2XL

}
if {[ALAPI_active_cell "NOR3BX1"]} {
define_cell \
       -input { AN B C } \
       -output { Y } \
       -pinlist { AN B C Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       NOR3BX1

}
if {[ALAPI_active_cell "NOR3BX2"]} {
define_cell \
       -input { AN B C } \
       -output { Y } \
       -pinlist { AN B C Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       NOR3BX2

}
if {[ALAPI_active_cell "NOR3BX4"]} {
define_cell \
       -input { AN B C } \
       -output { Y } \
       -pinlist { AN B C Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       NOR3BX4

}
if {[ALAPI_active_cell "NOR3BXL"]} {
define_cell \
       -input { AN B C } \
       -output { Y } \
       -pinlist { AN B C Y } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -si_immunity si_immunity_template_2x2_3 \
       NOR3BXL

}
if {[ALAPI_active_cell "NOR3X1"]} {
define_cell \
       -input { A B C } \
       -output { Y } \
       -pinlist { A B C Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       NOR3X1

}
if {[ALAPI_active_cell "NOR3X2"]} {
define_cell \
       -input { A B C } \
       -output { Y } \
       -pinlist { A B C Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       NOR3X2

}
if {[ALAPI_active_cell "NOR3X4"]} {
define_cell \
       -input { A B C } \
       -output { Y } \
       -pinlist { A B C Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       NOR3X4

}
if {[ALAPI_active_cell "NOR3X6"]} {
define_cell \
       -input { A B C } \
       -output { Y } \
       -pinlist { A B C Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       NOR3X6

}
if {[ALAPI_active_cell "NOR3X8"]} {
define_cell \
       -input { A B C } \
       -output { Y } \
       -pinlist { A B C Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       NOR3X8

}
if {[ALAPI_active_cell "NOR3XL"]} {
define_cell \
       -input { A B C } \
       -output { Y } \
       -pinlist { A B C Y } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -si_immunity si_immunity_template_2x2_3 \
       NOR3XL

}
if {[ALAPI_active_cell "NOR4BBX1"]} {
define_cell \
       -input { AN BN C D } \
       -output { Y } \
       -pinlist { AN BN C D Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       NOR4BBX1

}
if {[ALAPI_active_cell "NOR4BBX2"]} {
define_cell \
       -input { AN BN C D } \
       -output { Y } \
       -pinlist { AN BN C D Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       NOR4BBX2

}
if {[ALAPI_active_cell "NOR4BBX4"]} {
define_cell \
       -input { AN BN C D } \
       -output { Y } \
       -pinlist { AN BN C D Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       NOR4BBX4

}
if {[ALAPI_active_cell "NOR4BBXL"]} {
define_cell \
       -input { AN BN C D } \
       -output { Y } \
       -pinlist { AN BN C D Y } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -si_immunity si_immunity_template_2x2_3 \
       NOR4BBXL

}
if {[ALAPI_active_cell "NOR4BX1"]} {
define_cell \
       -input { AN B C D } \
       -output { Y } \
       -pinlist { AN B C D Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       NOR4BX1

}
if {[ALAPI_active_cell "NOR4BX2"]} {
define_cell \
       -input { AN B C D } \
       -output { Y } \
       -pinlist { AN B C D Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       NOR4BX2

}
if {[ALAPI_active_cell "NOR4BX4"]} {
define_cell \
       -input { AN B C D } \
       -output { Y } \
       -pinlist { AN B C D Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       NOR4BX4

}
if {[ALAPI_active_cell "NOR4BXL"]} {
define_cell \
       -input { AN B C D } \
       -output { Y } \
       -pinlist { AN B C D Y } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -si_immunity si_immunity_template_2x2_3 \
       NOR4BXL

}
if {[ALAPI_active_cell "NOR4X1"]} {
define_cell \
       -input { A B C D } \
       -output { Y } \
       -pinlist { A B C D Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       NOR4X1

}
if {[ALAPI_active_cell "NOR4X2"]} {
define_cell \
       -input { A B C D } \
       -output { Y } \
       -pinlist { A B C D Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       NOR4X2

}
if {[ALAPI_active_cell "NOR4X4"]} {
define_cell \
       -input { A B C D } \
       -output { Y } \
       -pinlist { A B C D Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       NOR4X4

}
if {[ALAPI_active_cell "NOR4X6"]} {
define_cell \
       -input { A B C D } \
       -output { Y } \
       -pinlist { A B C D Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       NOR4X6

}
if {[ALAPI_active_cell "NOR4X8"]} {
define_cell \
       -input { A B C D } \
       -output { Y } \
       -pinlist { A B C D Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       NOR4X8

}
if {[ALAPI_active_cell "NOR4XL"]} {
define_cell \
       -input { A B C D } \
       -output { Y } \
       -pinlist { A B C D Y } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -si_immunity si_immunity_template_2x2_3 \
       NOR4XL

}
if {[ALAPI_active_cell "OA21X1"]} {
define_cell \
       -input { A0 A1 B0 } \
       -output { Y } \
       -pinlist { A0 A1 B0 Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       OA21X1

}
if {[ALAPI_active_cell "OA21X2"]} {
define_cell \
       -input { A0 A1 B0 } \
       -output { Y } \
       -pinlist { A0 A1 B0 Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       OA21X2

}
if {[ALAPI_active_cell "OA21X4"]} {
define_cell \
       -input { A0 A1 B0 } \
       -output { Y } \
       -pinlist { A0 A1 B0 Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       OA21X4

}
if {[ALAPI_active_cell "OA21XL"]} {
define_cell \
       -input { A0 A1 B0 } \
       -output { Y } \
       -pinlist { A0 A1 B0 Y } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -si_immunity si_immunity_template_2x2_3 \
       OA21XL

}
if {[ALAPI_active_cell "OA22X1"]} {
define_cell \
       -input { A0 A1 B0 B1 } \
       -output { Y } \
       -pinlist { A0 A1 B0 B1 Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       OA22X1

}
if {[ALAPI_active_cell "OA22X2"]} {
define_cell \
       -input { A0 A1 B0 B1 } \
       -output { Y } \
       -pinlist { A0 A1 B0 B1 Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       OA22X2

}
if {[ALAPI_active_cell "OA22X4"]} {
define_cell \
       -input { A0 A1 B0 B1 } \
       -output { Y } \
       -pinlist { A0 A1 B0 B1 Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       OA22X4

}
if {[ALAPI_active_cell "OA22XL"]} {
define_cell \
       -input { A0 A1 B0 B1 } \
       -output { Y } \
       -pinlist { A0 A1 B0 B1 Y } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -si_immunity si_immunity_template_2x2_3 \
       OA22XL

}
if {[ALAPI_active_cell "OAI211X1"]} {
define_cell \
       -input { A0 A1 B0 C0 } \
       -output { Y } \
       -pinlist { A0 A1 B0 C0 Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       OAI211X1

}
if {[ALAPI_active_cell "OAI211X2"]} {
define_cell \
       -input { A0 A1 B0 C0 } \
       -output { Y } \
       -pinlist { A0 A1 B0 C0 Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       OAI211X2

}
if {[ALAPI_active_cell "OAI211X4"]} {
define_cell \
       -input { A0 A1 B0 C0 } \
       -output { Y } \
       -pinlist { A0 A1 B0 C0 Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       OAI211X4

}
if {[ALAPI_active_cell "OAI211XL"]} {
define_cell \
       -input { A0 A1 B0 C0 } \
       -output { Y } \
       -pinlist { A0 A1 B0 C0 Y } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -si_immunity si_immunity_template_2x2_3 \
       OAI211XL

}
if {[ALAPI_active_cell "OAI21X1"]} {
define_cell \
       -input { A0 A1 B0 } \
       -output { Y } \
       -pinlist { A0 A1 B0 Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       OAI21X1

}
if {[ALAPI_active_cell "OAI21X2"]} {
define_cell \
       -input { A0 A1 B0 } \
       -output { Y } \
       -pinlist { A0 A1 B0 Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       OAI21X2

}
if {[ALAPI_active_cell "OAI21X4"]} {
define_cell \
       -input { A0 A1 B0 } \
       -output { Y } \
       -pinlist { A0 A1 B0 Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       OAI21X4

}
if {[ALAPI_active_cell "OAI21XL"]} {
define_cell \
       -input { A0 A1 B0 } \
       -output { Y } \
       -pinlist { A0 A1 B0 Y } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -si_immunity si_immunity_template_2x2_3 \
       OAI21XL

}
if {[ALAPI_active_cell "OAI221X1"]} {
define_cell \
       -input { A0 A1 B0 B1 C0 } \
       -output { Y } \
       -pinlist { A0 A1 B0 B1 C0 Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       OAI221X1

}
if {[ALAPI_active_cell "OAI221X2"]} {
define_cell \
       -input { A0 A1 B0 B1 C0 } \
       -output { Y } \
       -pinlist { A0 A1 B0 B1 C0 Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       OAI221X2

}
if {[ALAPI_active_cell "OAI221X4"]} {
define_cell \
       -input { A0 A1 B0 B1 C0 } \
       -output { Y } \
       -pinlist { A0 A1 B0 B1 C0 Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       OAI221X4

}
if {[ALAPI_active_cell "OAI221XL"]} {
define_cell \
       -input { A0 A1 B0 B1 C0 } \
       -output { Y } \
       -pinlist { A0 A1 B0 B1 C0 Y } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -si_immunity si_immunity_template_2x2_3 \
       OAI221XL

}
if {[ALAPI_active_cell "OAI222X1"]} {
define_cell \
       -input { A0 A1 B0 B1 C0 C1 } \
       -output { Y } \
       -pinlist { A0 A1 B0 B1 C0 C1 Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       OAI222X1

}
if {[ALAPI_active_cell "OAI222X2"]} {
define_cell \
       -input { A0 A1 B0 B1 C0 C1 } \
       -output { Y } \
       -pinlist { A0 A1 B0 B1 C0 C1 Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       OAI222X2

}
if {[ALAPI_active_cell "OAI222X4"]} {
define_cell \
       -input { A0 A1 B0 B1 C0 C1 } \
       -output { Y } \
       -pinlist { A0 A1 B0 B1 C0 C1 Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       OAI222X4

}
if {[ALAPI_active_cell "OAI222XL"]} {
define_cell \
       -input { A0 A1 B0 B1 C0 C1 } \
       -output { Y } \
       -pinlist { A0 A1 B0 B1 C0 C1 Y } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -si_immunity si_immunity_template_2x2_3 \
       OAI222XL

}
if {[ALAPI_active_cell "OAI22X1"]} {
define_cell \
       -input { A0 A1 B0 B1 } \
       -output { Y } \
       -pinlist { A0 A1 B0 B1 Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       OAI22X1

}
if {[ALAPI_active_cell "OAI22X2"]} {
define_cell \
       -input { A0 A1 B0 B1 } \
       -output { Y } \
       -pinlist { A0 A1 B0 B1 Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       OAI22X2

}
if {[ALAPI_active_cell "OAI22X4"]} {
define_cell \
       -input { A0 A1 B0 B1 } \
       -output { Y } \
       -pinlist { A0 A1 B0 B1 Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       OAI22X4

}
if {[ALAPI_active_cell "OAI22XL"]} {
define_cell \
       -input { A0 A1 B0 B1 } \
       -output { Y } \
       -pinlist { A0 A1 B0 B1 Y } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -si_immunity si_immunity_template_2x2_3 \
       OAI22XL

}
if {[ALAPI_active_cell "OAI2BB1X1"]} {
define_cell \
       -input { A0N A1N B0 } \
       -output { Y } \
       -pinlist { A0N A1N B0 Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       OAI2BB1X1

}
if {[ALAPI_active_cell "OAI2BB1X2"]} {
define_cell \
       -input { A0N A1N B0 } \
       -output { Y } \
       -pinlist { A0N A1N B0 Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       OAI2BB1X2

}
if {[ALAPI_active_cell "OAI2BB1X4"]} {
define_cell \
       -input { A0N A1N B0 } \
       -output { Y } \
       -pinlist { A0N A1N B0 Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       OAI2BB1X4

}
if {[ALAPI_active_cell "OAI2BB1XL"]} {
define_cell \
       -input { A0N A1N B0 } \
       -output { Y } \
       -pinlist { A0N A1N B0 Y } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -si_immunity si_immunity_template_2x2_3 \
       OAI2BB1XL

}
if {[ALAPI_active_cell "OAI2BB2X1"]} {
define_cell \
       -input { A0N A1N B0 B1 } \
       -output { Y } \
       -pinlist { A0N A1N B0 B1 Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       OAI2BB2X1

}
if {[ALAPI_active_cell "OAI2BB2X2"]} {
define_cell \
       -input { A0N A1N B0 B1 } \
       -output { Y } \
       -pinlist { A0N A1N B0 B1 Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       OAI2BB2X2

}
if {[ALAPI_active_cell "OAI2BB2X4"]} {
define_cell \
       -input { A0N A1N B0 B1 } \
       -output { Y } \
       -pinlist { A0N A1N B0 B1 Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       OAI2BB2X4

}
if {[ALAPI_active_cell "OAI2BB2XL"]} {
define_cell \
       -input { A0N A1N B0 B1 } \
       -output { Y } \
       -pinlist { A0N A1N B0 B1 Y } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -si_immunity si_immunity_template_2x2_3 \
       OAI2BB2XL

}
if {[ALAPI_active_cell "OAI31X1"]} {
define_cell \
       -input { A0 A1 A2 B0 } \
       -output { Y } \
       -pinlist { A0 A1 A2 B0 Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       OAI31X1

}
if {[ALAPI_active_cell "OAI31X2"]} {
define_cell \
       -input { A0 A1 A2 B0 } \
       -output { Y } \
       -pinlist { A0 A1 A2 B0 Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       OAI31X2

}
if {[ALAPI_active_cell "OAI31X4"]} {
define_cell \
       -input { A0 A1 A2 B0 } \
       -output { Y } \
       -pinlist { A0 A1 A2 B0 Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       OAI31X4

}
if {[ALAPI_active_cell "OAI31XL"]} {
define_cell \
       -input { A0 A1 A2 B0 } \
       -output { Y } \
       -pinlist { A0 A1 A2 B0 Y } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -si_immunity si_immunity_template_2x2_3 \
       OAI31XL

}
if {[ALAPI_active_cell "OAI32X1"]} {
define_cell \
       -input { A0 A1 A2 B0 B1 } \
       -output { Y } \
       -pinlist { A0 A1 A2 B0 B1 Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       OAI32X1

}
if {[ALAPI_active_cell "OAI32X2"]} {
define_cell \
       -input { A0 A1 A2 B0 B1 } \
       -output { Y } \
       -pinlist { A0 A1 A2 B0 B1 Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       OAI32X2

}
if {[ALAPI_active_cell "OAI32X4"]} {
define_cell \
       -input { A0 A1 A2 B0 B1 } \
       -output { Y } \
       -pinlist { A0 A1 A2 B0 B1 Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       OAI32X4

}
if {[ALAPI_active_cell "OAI32XL"]} {
define_cell \
       -input { A0 A1 A2 B0 B1 } \
       -output { Y } \
       -pinlist { A0 A1 A2 B0 B1 Y } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -si_immunity si_immunity_template_2x2_3 \
       OAI32XL

}
if {[ALAPI_active_cell "OAI33X1"]} {
define_cell \
       -input { A0 A1 A2 B0 B1 B2 } \
       -output { Y } \
       -pinlist { A0 A1 A2 B0 B1 B2 Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       OAI33X1

}
if {[ALAPI_active_cell "OAI33X2"]} {
define_cell \
       -input { A0 A1 A2 B0 B1 B2 } \
       -output { Y } \
       -pinlist { A0 A1 A2 B0 B1 B2 Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       OAI33X2

}
if {[ALAPI_active_cell "OAI33X4"]} {
define_cell \
       -input { A0 A1 A2 B0 B1 B2 } \
       -output { Y } \
       -pinlist { A0 A1 A2 B0 B1 B2 Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       OAI33X4

}
if {[ALAPI_active_cell "OAI33XL"]} {
define_cell \
       -input { A0 A1 A2 B0 B1 B2 } \
       -output { Y } \
       -pinlist { A0 A1 A2 B0 B1 B2 Y } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -si_immunity si_immunity_template_2x2_3 \
       OAI33XL

}
if {[ALAPI_active_cell "OR2X1"]} {
define_cell \
       -input { A B } \
       -output { Y } \
       -pinlist { A B Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       OR2X1

}
if {[ALAPI_active_cell "OR2X2"]} {
define_cell \
       -input { A B } \
       -output { Y } \
       -pinlist { A B Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       OR2X2

}
if {[ALAPI_active_cell "OR2X4"]} {
define_cell \
       -input { A B } \
       -output { Y } \
       -pinlist { A B Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       OR2X4

}
if {[ALAPI_active_cell "OR2X6"]} {
define_cell \
       -input { A B } \
       -output { Y } \
       -pinlist { A B Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       OR2X6

}
if {[ALAPI_active_cell "OR2X8"]} {
define_cell \
       -input { A B } \
       -output { Y } \
       -pinlist { A B Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       OR2X8

}
if {[ALAPI_active_cell "OR2XL"]} {
define_cell \
       -input { A B } \
       -output { Y } \
       -pinlist { A B Y } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -si_immunity si_immunity_template_2x2_3 \
       OR2XL

}
if {[ALAPI_active_cell "OR3X1"]} {
define_cell \
       -input { A B C } \
       -output { Y } \
       -pinlist { A B C Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       OR3X1

}
if {[ALAPI_active_cell "OR3X2"]} {
define_cell \
       -input { A B C } \
       -output { Y } \
       -pinlist { A B C Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       OR3X2

}
if {[ALAPI_active_cell "OR3X4"]} {
define_cell \
       -input { A B C } \
       -output { Y } \
       -pinlist { A B C Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       OR3X4

}
if {[ALAPI_active_cell "OR3X6"]} {
define_cell \
       -input { A B C } \
       -output { Y } \
       -pinlist { A B C Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       OR3X6

}
if {[ALAPI_active_cell "OR3X8"]} {
define_cell \
       -input { A B C } \
       -output { Y } \
       -pinlist { A B C Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       OR3X8

}
if {[ALAPI_active_cell "OR3XL"]} {
define_cell \
       -input { A B C } \
       -output { Y } \
       -pinlist { A B C Y } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -si_immunity si_immunity_template_2x2_3 \
       OR3XL

}
if {[ALAPI_active_cell "OR4X1"]} {
define_cell \
       -input { A B C D } \
       -output { Y } \
       -pinlist { A B C D Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       OR4X1

}
if {[ALAPI_active_cell "OR4X2"]} {
define_cell \
       -input { A B C D } \
       -output { Y } \
       -pinlist { A B C D Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       OR4X2

}
if {[ALAPI_active_cell "OR4X4"]} {
define_cell \
       -input { A B C D } \
       -output { Y } \
       -pinlist { A B C D Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       OR4X4

}
if {[ALAPI_active_cell "OR4X6"]} {
define_cell \
       -input { A B C D } \
       -output { Y } \
       -pinlist { A B C D Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       OR4X6

}
if {[ALAPI_active_cell "OR4X8"]} {
define_cell \
       -input { A B C D } \
       -output { Y } \
       -pinlist { A B C D Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       OR4X8

}
if {[ALAPI_active_cell "OR4XL"]} {
define_cell \
       -input { A B C D } \
       -output { Y } \
       -pinlist { A B C D Y } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -si_immunity si_immunity_template_2x2_3 \
       OR4XL

}
if {[ALAPI_active_cell "PBUFX2"]} {
define_cell \
       -input { A } \
       -output { Y } \
       -pinlist { A Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       PBUFX2

}
if {[ALAPI_active_cell "PINVX1"]} {
define_cell \
       -input { A } \
       -output { Y } \
       -pinlist { A Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       PINVX1

}
if {[ALAPI_active_cell "RDFFNQX1"]} {
define_cell \
       -clock { CKN } \
       -input { D RT } \
       -output { Q } \
       -pinlist { CKN D RT Q } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       RDFFNQX1

}
if {[ALAPI_active_cell "RDFFNRQX1"]} {
define_cell \
       -clock { CKN } \
       -async { RN } \
       -input { D RT } \
       -output { Q } \
       -pinlist { CKN D RN RT Q } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       RDFFNRQX1

}
if {[ALAPI_active_cell "RDFFNRX1"]} {
define_cell \
       -clock { CKN } \
       -async { RN } \
       -input { D RT } \
       -output { Q QN } \
       -pinlist { CKN D RN RT Q QN } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       RDFFNRX1

}
if {[ALAPI_active_cell "RDFFNSQX1"]} {
define_cell \
       -clock { CKN } \
       -async { SN } \
       -input { D RT } \
       -output { Q } \
       -pinlist { CKN D RT SN Q } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       RDFFNSQX1

}
if {[ALAPI_active_cell "RDFFNSRQX1"]} {
define_cell \
       -clock { CKN } \
       -async { RN SN } \
       -input { D RT } \
       -output { Q } \
       -pinlist { CKN D RN RT SN Q } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       RDFFNSRQX1

}
if {[ALAPI_active_cell "RDFFNSRX1"]} {
define_cell \
       -clock { CKN } \
       -async { RN SN } \
       -input { D RT } \
       -output { Q QN } \
       -pinlist { CKN D RN RT SN Q QN } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       RDFFNSRX1

}
if {[ALAPI_active_cell "RDFFNSX1"]} {
define_cell \
       -clock { CKN } \
       -async { SN } \
       -input { D RT } \
       -output { Q QN } \
       -pinlist { CKN D RT SN Q QN } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       RDFFNSX1

}
if {[ALAPI_active_cell "RDFFNX1"]} {
define_cell \
       -clock { CKN } \
       -input { D RT } \
       -output { Q QN } \
       -pinlist { CKN D RT Q QN } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       RDFFNX1

}
if {[ALAPI_active_cell "RDFFQX1"]} {
define_cell \
       -clock { CK } \
       -input { D RT } \
       -output { Q } \
       -pinlist { CK D RT Q } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       RDFFQX1

}
if {[ALAPI_active_cell "RDFFRQX1"]} {
define_cell \
       -clock { CK } \
       -async { RN } \
       -input { D RT } \
       -output { Q } \
       -pinlist { CK D RN RT Q } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       RDFFRQX1

}
if {[ALAPI_active_cell "RDFFRX1"]} {
define_cell \
       -clock { CK } \
       -async { RN } \
       -input { D RT } \
       -output { Q QN } \
       -pinlist { CK D RN RT Q QN } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       RDFFRX1

}
if {[ALAPI_active_cell "RDFFSQX1"]} {
define_cell \
       -clock { CK } \
       -async { SN } \
       -input { D RT } \
       -output { Q } \
       -pinlist { CK D RT SN Q } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       RDFFSQX1

}
if {[ALAPI_active_cell "RDFFSRQX1"]} {
define_cell \
       -clock { CK } \
       -async { RN SN } \
       -input { D RT } \
       -output { Q } \
       -pinlist { CK D RN RT SN Q } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       RDFFSRQX1

}
if {[ALAPI_active_cell "RDFFSRX1"]} {
define_cell \
       -clock { CK } \
       -async { RN SN } \
       -input { D RT } \
       -output { Q QN } \
       -pinlist { CK D RN RT SN Q QN } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       RDFFSRX1

}
if {[ALAPI_active_cell "RDFFSX1"]} {
define_cell \
       -clock { CK } \
       -async { SN } \
       -input { D RT } \
       -output { Q QN } \
       -pinlist { CK D RT SN Q QN } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       RDFFSX1

}
if {[ALAPI_active_cell "RDFFX1"]} {
define_cell \
       -clock { CK } \
       -input { D RT } \
       -output { Q QN } \
       -pinlist { CK D RT Q QN } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       RDFFX1

}
if {[ALAPI_active_cell "RTLATRX1"]} {
define_cell \
       -clock { G } \
       -async { RN } \
       -input { D RT } \
       -output { Q QN } \
       -pinlist { D G RN RT Q QN } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       RTLATRX1

}
if {[ALAPI_active_cell "RTLATSRX1"]} {
define_cell \
       -clock { G } \
       -async { RN SN } \
       -input { D RT } \
       -output { Q QN } \
       -pinlist { D G RN RT SN Q QN } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       RTLATSRX1

}
if {[ALAPI_active_cell "RTLATX1"]} {
define_cell \
       -clock { G } \
       -input { D RT } \
       -output { Q QN } \
       -pinlist { D G RT Q QN } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       RTLATX1

}
if {[ALAPI_active_cell "SDFF2RX1"]} {
define_cell \
       -clock { CK } \
       -async { RN } \
       -input { D1 D2 SE SI } \
       -output { Q1 Q2 Q1N Q2N } \
       -pinlist { CK D1 D2 RN SE SI Q1 Q2 Q1N Q2N } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       SDFF2RX1


define_bundle_pins SDFF2RX1 D {D1 D2}
define_bundle_pins SDFF2RX1 Q {Q1 Q2}
define_bundle_pins SDFF2RX1 QN {Q1N Q2N}

}
if {[ALAPI_active_cell "SDFF2RX2"]} {
define_cell \
       -clock { CK } \
       -async { RN } \
       -input { D1 D2 SE SI } \
       -output { Q1 Q2 Q1N Q2N } \
       -pinlist { CK D1 D2 RN SE SI Q1 Q2 Q1N Q2N } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       SDFF2RX2


define_bundle_pins SDFF2RX2 D {D1 D2}
define_bundle_pins SDFF2RX2 Q {Q1 Q2}
define_bundle_pins SDFF2RX2 QN {Q1N Q2N}

}
if {[ALAPI_active_cell "SDFF4RX1"]} {
define_cell \
       -clock { CK } \
       -async { RN } \
       -input { D1 D2 D3 D4 SE SI } \
       -output { Q1 Q2 Q3 Q4 Q1N Q2N Q3N Q4N } \
       -pinlist { CK D1 D2 D3 D4 RN SE SI Q1 Q2 Q3 Q4 Q1N Q2N Q3N Q4N } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       SDFF4RX1


define_bundle_pins SDFF4RX1 D {D1 D2 D3 D4}
define_bundle_pins SDFF4RX1 Q {Q1 Q2 Q3 Q4}
define_bundle_pins SDFF4RX1 QN {Q1N Q2N Q3N Q4N}

}
if {[ALAPI_active_cell "SDFF4RX2"]} {
define_cell \
       -clock { CK } \
       -async { RN } \
       -input { D1 D2 D3 D4 SE SI } \
       -output { Q1 Q2 Q3 Q4 Q1N Q2N Q3N Q4N } \
       -pinlist { CK D1 D2 D3 D4 RN SE SI Q1 Q2 Q3 Q4 Q1N Q2N Q3N Q4N } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       SDFF4RX2


define_bundle_pins SDFF4RX2 D {D1 D2 D3 D4}
define_bundle_pins SDFF4RX2 Q {Q1 Q2 Q3 Q4}
define_bundle_pins SDFF4RX2 QN {Q1N Q2N Q3N Q4N}

}
if {[ALAPI_active_cell "SDFFHQX1"]} {
define_cell \
       -clock { CK } \
       -input { D SE SI } \
       -output { Q } \
       -pinlist { CK D SE SI Q } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       SDFFHQX1

}
if {[ALAPI_active_cell "SDFFHQX2"]} {
define_cell \
       -clock { CK } \
       -input { D SE SI } \
       -output { Q } \
       -pinlist { CK D SE SI Q } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       SDFFHQX2

}
if {[ALAPI_active_cell "SDFFHQX4"]} {
define_cell \
       -clock { CK } \
       -input { D SE SI } \
       -output { Q } \
       -pinlist { CK D SE SI Q } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_2 \
       SDFFHQX4

}
if {[ALAPI_active_cell "SDFFHQX8"]} {
define_cell \
       -clock { CK } \
       -input { D SE SI } \
       -output { Q } \
       -pinlist { CK D SE SI Q } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_2 \
       SDFFHQX8

}
if {[ALAPI_active_cell "SDFFNSRX1"]} {
define_cell \
       -clock { CKN } \
       -async { RN SN } \
       -input { D SE SI } \
       -output { Q QN } \
       -pinlist { CKN D RN SE SI SN Q QN } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       SDFFNSRX1

}
if {[ALAPI_active_cell "SDFFNSRX2"]} {
define_cell \
       -clock { CKN } \
       -async { RN SN } \
       -input { D SE SI } \
       -output { Q QN } \
       -pinlist { CKN D RN SE SI SN Q QN } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       SDFFNSRX2

}
if {[ALAPI_active_cell "SDFFNSRX4"]} {
define_cell \
       -clock { CKN } \
       -async { RN SN } \
       -input { D SE SI } \
       -output { Q QN } \
       -pinlist { CKN D RN SE SI SN Q QN } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_2 \
       SDFFNSRX4

}
if {[ALAPI_active_cell "SDFFNSRXL"]} {
define_cell \
       -clock { CKN } \
       -async { RN SN } \
       -input { D SE SI } \
       -output { Q QN } \
       -pinlist { CKN D RN SE SI SN Q QN } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_3 \
       SDFFNSRXL

}
if {[ALAPI_active_cell "SDFFQX1"]} {
define_cell \
       -clock { CK } \
       -input { D SE SI } \
       -output { Q } \
       -pinlist { CK D SE SI Q } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       SDFFQX1

}
if {[ALAPI_active_cell "SDFFQX2"]} {
define_cell \
       -clock { CK } \
       -input { D SE SI } \
       -output { Q } \
       -pinlist { CK D SE SI Q } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       SDFFQX2

}
if {[ALAPI_active_cell "SDFFQX4"]} {
define_cell \
       -clock { CK } \
       -input { D SE SI } \
       -output { Q } \
       -pinlist { CK D SE SI Q } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_2 \
       SDFFQX4

}
if {[ALAPI_active_cell "SDFFQXL"]} {
define_cell \
       -clock { CK } \
       -input { D SE SI } \
       -output { Q } \
       -pinlist { CK D SE SI Q } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_3 \
       SDFFQXL

}
if {[ALAPI_active_cell "SDFFRHQX1"]} {
define_cell \
       -clock { CK } \
       -async { RN } \
       -input { D SE SI } \
       -output { Q } \
       -pinlist { CK D RN SE SI Q } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       SDFFRHQX1

}
if {[ALAPI_active_cell "SDFFRHQX2"]} {
define_cell \
       -clock { CK } \
       -async { RN } \
       -input { D SE SI } \
       -output { Q } \
       -pinlist { CK D RN SE SI Q } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       SDFFRHQX2

}
if {[ALAPI_active_cell "SDFFRHQX4"]} {
define_cell \
       -clock { CK } \
       -async { RN } \
       -input { D SE SI } \
       -output { Q } \
       -pinlist { CK D RN SE SI Q } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_2 \
       SDFFRHQX4

}
if {[ALAPI_active_cell "SDFFRHQX8"]} {
define_cell \
       -clock { CK } \
       -async { RN } \
       -input { D SE SI } \
       -output { Q } \
       -pinlist { CK D RN SE SI Q } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_2 \
       SDFFRHQX8

}
if {[ALAPI_active_cell "SDFFRX1"]} {
define_cell \
       -clock { CK } \
       -async { RN } \
       -input { D SE SI } \
       -output { Q QN } \
       -pinlist { CK D RN SE SI Q QN } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       SDFFRX1

}
if {[ALAPI_active_cell "SDFFRX2"]} {
define_cell \
       -clock { CK } \
       -async { RN } \
       -input { D SE SI } \
       -output { Q QN } \
       -pinlist { CK D RN SE SI Q QN } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       SDFFRX2

}
if {[ALAPI_active_cell "SDFFRX4"]} {
define_cell \
       -clock { CK } \
       -async { RN } \
       -input { D SE SI } \
       -output { Q QN } \
       -pinlist { CK D RN SE SI Q QN } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_2 \
       SDFFRX4

}
if {[ALAPI_active_cell "SDFFRXL"]} {
define_cell \
       -clock { CK } \
       -async { RN } \
       -input { D SE SI } \
       -output { Q QN } \
       -pinlist { CK D RN SE SI Q QN } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_3 \
       SDFFRXL

}
if {[ALAPI_active_cell "SDFFSHQX1"]} {
define_cell \
       -clock { CK } \
       -async { SN } \
       -input { D SE SI } \
       -output { Q } \
       -pinlist { CK D SE SI SN Q } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       SDFFSHQX1

}
if {[ALAPI_active_cell "SDFFSHQX2"]} {
define_cell \
       -clock { CK } \
       -async { SN } \
       -input { D SE SI } \
       -output { Q } \
       -pinlist { CK D SE SI SN Q } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       SDFFSHQX2

}
if {[ALAPI_active_cell "SDFFSHQX4"]} {
define_cell \
       -clock { CK } \
       -async { SN } \
       -input { D SE SI } \
       -output { Q } \
       -pinlist { CK D SE SI SN Q } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_2 \
       SDFFSHQX4

}
if {[ALAPI_active_cell "SDFFSHQX8"]} {
define_cell \
       -clock { CK } \
       -async { SN } \
       -input { D SE SI } \
       -output { Q } \
       -pinlist { CK D SE SI SN Q } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_2 \
       SDFFSHQX8

}
if {[ALAPI_active_cell "SDFFSRHQX1"]} {
define_cell \
       -clock { CK } \
       -async { RN SN } \
       -input { D SE SI } \
       -output { Q } \
       -pinlist { CK D RN SE SI SN Q } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       SDFFSRHQX1

}
if {[ALAPI_active_cell "SDFFSRHQX2"]} {
define_cell \
       -clock { CK } \
       -async { RN SN } \
       -input { D SE SI } \
       -output { Q } \
       -pinlist { CK D RN SE SI SN Q } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       SDFFSRHQX2

}
if {[ALAPI_active_cell "SDFFSRHQX4"]} {
define_cell \
       -clock { CK } \
       -async { RN SN } \
       -input { D SE SI } \
       -output { Q } \
       -pinlist { CK D RN SE SI SN Q } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_2 \
       SDFFSRHQX4

}
if {[ALAPI_active_cell "SDFFSRHQX8"]} {
define_cell \
       -clock { CK } \
       -async { RN SN } \
       -input { D SE SI } \
       -output { Q } \
       -pinlist { CK D RN SE SI SN Q } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_2 \
       SDFFSRHQX8

}
if {[ALAPI_active_cell "SDFFSRX1"]} {
define_cell \
       -clock { CK } \
       -async { RN SN } \
       -input { D SE SI } \
       -output { Q QN } \
       -pinlist { CK D RN SE SI SN Q QN } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       SDFFSRX1

}
if {[ALAPI_active_cell "SDFFSRX2"]} {
define_cell \
       -clock { CK } \
       -async { RN SN } \
       -input { D SE SI } \
       -output { Q QN } \
       -pinlist { CK D RN SE SI SN Q QN } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       SDFFSRX2

}
if {[ALAPI_active_cell "SDFFSRX4"]} {
define_cell \
       -clock { CK } \
       -async { RN SN } \
       -input { D SE SI } \
       -output { Q QN } \
       -pinlist { CK D RN SE SI SN Q QN } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_2 \
       SDFFSRX4

}
if {[ALAPI_active_cell "SDFFSRXL"]} {
define_cell \
       -clock { CK } \
       -async { RN SN } \
       -input { D SE SI } \
       -output { Q QN } \
       -pinlist { CK D RN SE SI SN Q QN } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_3 \
       SDFFSRXL

}
if {[ALAPI_active_cell "SDFFSX1"]} {
define_cell \
       -clock { CK } \
       -async { SN } \
       -input { D SE SI } \
       -output { Q QN } \
       -pinlist { CK D SE SI SN Q QN } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       SDFFSX1

}
if {[ALAPI_active_cell "SDFFSX2"]} {
define_cell \
       -clock { CK } \
       -async { SN } \
       -input { D SE SI } \
       -output { Q QN } \
       -pinlist { CK D SE SI SN Q QN } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       SDFFSX2

}
if {[ALAPI_active_cell "SDFFSX4"]} {
define_cell \
       -clock { CK } \
       -async { SN } \
       -input { D SE SI } \
       -output { Q QN } \
       -pinlist { CK D SE SI SN Q QN } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_2 \
       SDFFSX4

}
if {[ALAPI_active_cell "SDFFSXL"]} {
define_cell \
       -clock { CK } \
       -async { SN } \
       -input { D SE SI } \
       -output { Q QN } \
       -pinlist { CK D SE SI SN Q QN } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_3 \
       SDFFSXL

}
if {[ALAPI_active_cell "SDFFTRX1"]} {
define_cell \
       -clock { CK } \
       -input { D RN SE SI } \
       -output { Q QN } \
       -pinlist { CK D RN SE SI Q QN } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       SDFFTRX1

}
if {[ALAPI_active_cell "SDFFTRX2"]} {
define_cell \
       -clock { CK } \
       -input { D RN SE SI } \
       -output { Q QN } \
       -pinlist { CK D RN SE SI Q QN } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       SDFFTRX2

}
if {[ALAPI_active_cell "SDFFTRX4"]} {
define_cell \
       -clock { CK } \
       -input { D RN SE SI } \
       -output { Q QN } \
       -pinlist { CK D RN SE SI Q QN } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_2 \
       SDFFTRX4

}
if {[ALAPI_active_cell "SDFFTRXL"]} {
define_cell \
       -clock { CK } \
       -input { D RN SE SI } \
       -output { Q QN } \
       -pinlist { CK D RN SE SI Q QN } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_3 \
       SDFFTRXL

}
if {[ALAPI_active_cell "SDFFX1"]} {
define_cell \
       -clock { CK } \
       -input { D SE SI } \
       -output { Q QN } \
       -pinlist { CK D SE SI Q QN } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       SDFFX1

}
if {[ALAPI_active_cell "SDFFX2"]} {
define_cell \
       -clock { CK } \
       -input { D SE SI } \
       -output { Q QN } \
       -pinlist { CK D SE SI Q QN } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       SDFFX2

}
if {[ALAPI_active_cell "SDFFX4"]} {
define_cell \
       -clock { CK } \
       -input { D SE SI } \
       -output { Q QN } \
       -pinlist { CK D SE SI Q QN } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_2 \
       SDFFX4

}
if {[ALAPI_active_cell "SDFFXL"]} {
define_cell \
       -clock { CK } \
       -input { D SE SI } \
       -output { Q QN } \
       -pinlist { CK D SE SI Q QN } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_3 \
       SDFFXL

}
if {[ALAPI_active_cell "SEDFFHQX1"]} {
define_cell \
       -clock { CK } \
       -input { D E SE SI } \
       -output { Q } \
       -pinlist { CK D E SE SI Q } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       SEDFFHQX1

}
if {[ALAPI_active_cell "SEDFFHQX2"]} {
define_cell \
       -clock { CK } \
       -input { D E SE SI } \
       -output { Q } \
       -pinlist { CK D E SE SI Q } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       SEDFFHQX2

}
if {[ALAPI_active_cell "SEDFFHQX4"]} {
define_cell \
       -clock { CK } \
       -input { D E SE SI } \
       -output { Q } \
       -pinlist { CK D E SE SI Q } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_2 \
       SEDFFHQX4

}
if {[ALAPI_active_cell "SEDFFHQX8"]} {
define_cell \
       -clock { CK } \
       -input { D E SE SI } \
       -output { Q } \
       -pinlist { CK D E SE SI Q } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_2 \
       SEDFFHQX8

}
if {[ALAPI_active_cell "SEDFFTRX1"]} {
define_cell \
       -clock { CK } \
       -input { D E RN SE SI } \
       -output { Q QN } \
       -pinlist { CK D E RN SE SI Q QN } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       SEDFFTRX1

}
if {[ALAPI_active_cell "SEDFFTRX2"]} {
define_cell \
       -clock { CK } \
       -input { D E RN SE SI } \
       -output { Q QN } \
       -pinlist { CK D E RN SE SI Q QN } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       SEDFFTRX2

}
if {[ALAPI_active_cell "SEDFFTRX4"]} {
define_cell \
       -clock { CK } \
       -input { D E RN SE SI } \
       -output { Q QN } \
       -pinlist { CK D E RN SE SI Q QN } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_2 \
       SEDFFTRX4

}
if {[ALAPI_active_cell "SEDFFTRXL"]} {
define_cell \
       -clock { CK } \
       -input { D E RN SE SI } \
       -output { Q QN } \
       -pinlist { CK D E RN SE SI Q QN } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_3 \
       SEDFFTRXL

}
if {[ALAPI_active_cell "SEDFFX1"]} {
define_cell \
       -clock { CK } \
       -input { D E SE SI } \
       -output { Q QN } \
       -pinlist { CK D E SE SI Q QN } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       SEDFFX1

}
if {[ALAPI_active_cell "SEDFFX2"]} {
define_cell \
       -clock { CK } \
       -input { D E SE SI } \
       -output { Q QN } \
       -pinlist { CK D E SE SI Q QN } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       SEDFFX2

}
if {[ALAPI_active_cell "SEDFFX4"]} {
define_cell \
       -clock { CK } \
       -input { D E SE SI } \
       -output { Q QN } \
       -pinlist { CK D E SE SI Q QN } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_2 \
       SEDFFX4

}
if {[ALAPI_active_cell "SEDFFXL"]} {
define_cell \
       -clock { CK } \
       -input { D E SE SI } \
       -output { Q QN } \
       -pinlist { CK D E SE SI Q QN } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_3 \
       SEDFFXL

}
if {[ALAPI_active_cell "SMDFFHQX1"]} {
define_cell \
       -clock { CK } \
       -input { D0 D1 S0 SE SI } \
       -output { Q } \
       -pinlist { CK D0 D1 S0 SE SI Q } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       SMDFFHQX1

}
if {[ALAPI_active_cell "SMDFFHQX2"]} {
define_cell \
       -clock { CK } \
       -input { D0 D1 S0 SE SI } \
       -output { Q } \
       -pinlist { CK D0 D1 S0 SE SI Q } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       SMDFFHQX2

}
if {[ALAPI_active_cell "SMDFFHQX4"]} {
define_cell \
       -clock { CK } \
       -input { D0 D1 S0 SE SI } \
       -output { Q } \
       -pinlist { CK D0 D1 S0 SE SI Q } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_2 \
       SMDFFHQX4

}
if {[ALAPI_active_cell "SMDFFHQX8"]} {
define_cell \
       -clock { CK } \
       -input { D0 D1 S0 SE SI } \
       -output { Q } \
       -pinlist { CK D0 D1 S0 SE SI Q } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_2 \
       SMDFFHQX8

}
if {[ALAPI_active_cell "SPDFF2RX1"]} {
define_cell \
       -clock { CK } \
       -async { RN } \
       -input { D1 D2 SE SI1 SI2 } \
       -output { Q1 Q2 Q1N Q2N } \
       -pinlist { CK D1 D2 RN SE SI1 SI2 Q1 Q2 Q1N Q2N } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       SPDFF2RX1


define_bundle_pins SPDFF2RX1 D {D1 D2}
define_bundle_pins SPDFF2RX1 SI {SI1 SI2}
define_bundle_pins SPDFF2RX1 Q {Q1 Q2}
define_bundle_pins SPDFF2RX1 QN {Q1N Q2N}

}
if {[ALAPI_active_cell "SPDFF2RX2"]} {
define_cell \
       -clock { CK } \
       -async { RN } \
       -input { D1 D2 SE SI1 SI2 } \
       -output { Q1 Q2 Q1N Q2N } \
       -pinlist { CK D1 D2 RN SE SI1 SI2 Q1 Q2 Q1N Q2N } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       SPDFF2RX2


define_bundle_pins SPDFF2RX2 D {D1 D2}
define_bundle_pins SPDFF2RX2 SI {SI1 SI2}
define_bundle_pins SPDFF2RX2 Q {Q1 Q2}
define_bundle_pins SPDFF2RX2 QN {Q1N Q2N}

}
if {[ALAPI_active_cell "SPDFF4RX1"]} {
define_cell \
       -clock { CK } \
       -async { RN } \
       -input { D1 D2 D3 D4 SE SI1 SI2 SI3 SI4 } \
       -output { Q1 Q2 Q3 Q4 Q1N Q2N Q3N Q4N } \
       -pinlist { CK D1 D2 D3 D4 RN SE SI1 SI2 SI3 SI4 Q1 Q2 Q3 Q4 Q1N Q2N Q3N Q4N } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       SPDFF4RX1


define_bundle_pins SPDFF4RX1 D {D1 D2 D3 D4}
define_bundle_pins SPDFF4RX1 SI {SI1 SI2 SI3 SI4}
define_bundle_pins SPDFF4RX1 Q {Q1 Q2 Q3 Q4}
define_bundle_pins SPDFF4RX1 QN {Q1N Q2N Q3N Q4N}

}
if {[ALAPI_active_cell "SPDFF4RX2"]} {
define_cell \
       -clock { CK } \
       -async { RN } \
       -input { D1 D2 D3 D4 SE SI1 SI2 SI3 SI4 } \
       -output { Q1 Q2 Q3 Q4 Q1N Q2N Q3N Q4N } \
       -pinlist { CK D1 D2 D3 D4 RN SE SI1 SI2 SI3 SI4 Q1 Q2 Q3 Q4 Q1N Q2N Q3N Q4N } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       SPDFF4RX2


define_bundle_pins SPDFF4RX2 D {D1 D2 D3 D4}
define_bundle_pins SPDFF4RX2 SI {SI1 SI2 SI3 SI4}
define_bundle_pins SPDFF4RX2 Q {Q1 Q2 Q3 Q4}
define_bundle_pins SPDFF4RX2 QN {Q1N Q2N Q3N Q4N}

}
if {[ALAPI_active_cell "SRDFFNQX1"]} {
define_cell \
       -clock { CKN } \
       -input { D RT SE SI } \
       -output { Q } \
       -pinlist { CKN D RT SE SI Q } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       SRDFFNQX1

}
if {[ALAPI_active_cell "SRDFFNRQX1"]} {
define_cell \
       -clock { CKN } \
       -async { RN } \
       -input { D RT SE SI } \
       -output { Q } \
       -pinlist { CKN D RN RT SE SI Q } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       SRDFFNRQX1

}
if {[ALAPI_active_cell "SRDFFNRX1"]} {
define_cell \
       -clock { CKN } \
       -async { RN } \
       -input { D RT SE SI } \
       -output { Q QN } \
       -pinlist { CKN D RN RT SE SI Q QN } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       SRDFFNRX1

}
if {[ALAPI_active_cell "SRDFFNSQX1"]} {
define_cell \
       -clock { CKN } \
       -async { SN } \
       -input { D RT SE SI } \
       -output { Q } \
       -pinlist { CKN D RT SE SI SN Q } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       SRDFFNSQX1

}
if {[ALAPI_active_cell "SRDFFNSRQX1"]} {
define_cell \
       -clock { CKN } \
       -async { RN SN } \
       -input { D RT SE SI } \
       -output { Q } \
       -pinlist { CKN D RN RT SE SI SN Q } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       SRDFFNSRQX1

}
if {[ALAPI_active_cell "SRDFFNSRX1"]} {
define_cell \
       -clock { CKN } \
       -async { RN SN } \
       -input { D RT SE SI } \
       -output { Q QN } \
       -pinlist { CKN D RN RT SE SI SN Q QN } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       SRDFFNSRX1

}
if {[ALAPI_active_cell "SRDFFNSX1"]} {
define_cell \
       -clock { CKN } \
       -async { SN } \
       -input { D RT SE SI } \
       -output { Q QN } \
       -pinlist { CKN D RT SE SI SN Q QN } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       SRDFFNSX1

}
if {[ALAPI_active_cell "SRDFFNX1"]} {
define_cell \
       -clock { CKN } \
       -input { D RT SE SI } \
       -output { Q QN } \
       -pinlist { CKN D RT SE SI Q QN } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       SRDFFNX1

}
if {[ALAPI_active_cell "SRDFFQX1"]} {
define_cell \
       -clock { CK } \
       -input { D RT SE SI } \
       -output { Q } \
       -pinlist { CK D RT SE SI Q } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       SRDFFQX1

}
if {[ALAPI_active_cell "SRDFFRQX1"]} {
define_cell \
       -clock { CK } \
       -async { RN } \
       -input { D RT SE SI } \
       -output { Q } \
       -pinlist { CK D RN RT SE SI Q } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       SRDFFRQX1

}
if {[ALAPI_active_cell "SRDFFRX1"]} {
define_cell \
       -clock { CK } \
       -async { RN } \
       -input { D RT SE SI } \
       -output { Q QN } \
       -pinlist { CK D RN RT SE SI Q QN } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       SRDFFRX1

}
if {[ALAPI_active_cell "SRDFFSQX1"]} {
define_cell \
       -clock { CK } \
       -async { SN } \
       -input { D RT SE SI } \
       -output { Q } \
       -pinlist { CK D RT SE SI SN Q } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       SRDFFSQX1

}
if {[ALAPI_active_cell "SRDFFSRQX1"]} {
define_cell \
       -clock { CK } \
       -async { RN SN } \
       -input { D RT SE SI } \
       -output { Q } \
       -pinlist { CK D RN RT SE SI SN Q } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       SRDFFSRQX1

}
if {[ALAPI_active_cell "SRDFFSRX1"]} {
define_cell \
       -clock { CK } \
       -async { RN SN } \
       -input { D RT SE SI } \
       -output { Q QN } \
       -pinlist { CK D RN RT SE SI SN Q QN } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       SRDFFSRX1

}
if {[ALAPI_active_cell "SRDFFSX1"]} {
define_cell \
       -clock { CK } \
       -async { SN } \
       -input { D RT SE SI } \
       -output { Q QN } \
       -pinlist { CK D RT SE SI SN Q QN } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       SRDFFSX1

}
if {[ALAPI_active_cell "SRDFFX1"]} {
define_cell \
       -clock { CK } \
       -input { D RT SE SI } \
       -output { Q QN } \
       -pinlist { CK D RT SE SI Q QN } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       SRDFFX1

}
define_template -type si_immunity \
         -index_1 {0.08 2.8 } \
         -index_2 {0.010338 0.250338 } \
         si_immunity_template_2x2_5

if {[ALAPI_active_cell "TBUFX1"]} {
define_cell \
       -input { A OE } \
       -output { Y } \
       -pinlist { A OE Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_5 \
       TBUFX1

}
define_template -type si_immunity \
         -index_1 {0.08 2.8 } \
         -index_2 {0.0136787 0.253679 } \
         si_immunity_template_2x2_6

if {[ALAPI_active_cell "TBUFX12"]} {
define_cell \
       -input { A OE } \
       -output { Y } \
       -pinlist { A OE Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_6 \
       TBUFX12

}
define_template -type si_immunity \
         -index_1 {0.08 2.8 } \
         -index_2 {0.0148871 0.254887 } \
         si_immunity_template_2x2_7

if {[ALAPI_active_cell "TBUFX16"]} {
define_cell \
       -input { A OE } \
       -output { Y } \
       -pinlist { A OE Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_7 \
       TBUFX16

}
define_template -type si_immunity \
         -index_1 {0.08 2.8 } \
         -index_2 {0.010642 0.300642 } \
         si_immunity_template_2x2_8

if {[ALAPI_active_cell "TBUFX2"]} {
define_cell \
       -input { A OE } \
       -output { Y } \
       -pinlist { A OE Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2_8 \
       TBUFX2

}
define_template -type si_immunity \
         -index_1 {0.08 2.8 } \
         -index_2 {0.0160976 0.306098 } \
         si_immunity_template_2x2_9

if {[ALAPI_active_cell "TBUFX20"]} {
define_cell \
       -input { A OE } \
       -output { Y } \
       -pinlist { A OE Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2_9 \
       TBUFX20

}
define_template -type si_immunity \
         -index_1 {0.08 2.8 } \
         -index_2 {0.0109461 0.450946 } \
         si_immunity_template_2x2_10

if {[ALAPI_active_cell "TBUFX3"]} {
define_cell \
       -input { A OE } \
       -output { Y } \
       -pinlist { A OE Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_10 \
       TBUFX3

}
define_template -type si_immunity \
         -index_1 {0.08 2.8 } \
         -index_2 {0.01125 0.45125 } \
         si_immunity_template_2x2_11

if {[ALAPI_active_cell "TBUFX4"]} {
define_cell \
       -input { A OE } \
       -output { Y } \
       -pinlist { A OE Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_11 \
       TBUFX4

}
define_template -type si_immunity \
         -index_1 {0.08 2.8 } \
         -index_2 {0.0118583 0.451858 } \
         si_immunity_template_2x2_12

if {[ALAPI_active_cell "TBUFX6"]} {
define_cell \
       -input { A OE } \
       -output { Y } \
       -pinlist { A OE Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_12 \
       TBUFX6

}
define_template -type si_immunity \
         -index_1 {0.08 2.8 } \
         -index_2 {0.0124655 0.452465 } \
         si_immunity_template_2x2_13

if {[ALAPI_active_cell "TBUFX8"]} {
define_cell \
       -input { A OE } \
       -output { Y } \
       -pinlist { A OE Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_13 \
       TBUFX8

}
define_template -type si_immunity \
         -index_1 {0.08 2.8 } \
         -index_2 {0.0102023 0.200202 } \
         si_immunity_template_2x2_14

if {[ALAPI_active_cell "TBUFXL"]} {
define_cell \
       -input { A OE } \
       -output { Y } \
       -pinlist { A OE Y } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -si_immunity si_immunity_template_2x2_14 \
       TBUFXL

}
if {[ALAPI_active_cell "TIEHI"]} {
define_cell \
       -output { Y } \
       -pinlist { Y } \
       -power power_template_2x2 \
       TIEHI

}
if {[ALAPI_active_cell "TIELO"]} {
define_cell \
       -output { Y } \
       -pinlist { Y } \
       -power power_template_2x2 \
       TIELO

}
if {[ALAPI_active_cell "TLATNCAX12"]} {
define_cell \
       -clock { CK } \
       -input { E } \
       -output { ECK } \
       -pinlist { CK E ECK } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       TLATNCAX12

}
if {[ALAPI_active_cell "TLATNCAX16"]} {
define_cell \
       -clock { CK } \
       -input { E } \
       -output { ECK } \
       -pinlist { CK E ECK } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       TLATNCAX16

}
if {[ALAPI_active_cell "TLATNCAX2"]} {
define_cell \
       -clock { CK } \
       -input { E } \
       -output { ECK } \
       -pinlist { CK E ECK } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       TLATNCAX2

}
if {[ALAPI_active_cell "TLATNCAX20"]} {
define_cell \
       -clock { CK } \
       -input { E } \
       -output { ECK } \
       -pinlist { CK E ECK } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       TLATNCAX20

}
if {[ALAPI_active_cell "TLATNCAX3"]} {
define_cell \
       -clock { CK } \
       -input { E } \
       -output { ECK } \
       -pinlist { CK E ECK } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_2 \
       TLATNCAX3

}
if {[ALAPI_active_cell "TLATNCAX4"]} {
define_cell \
       -clock { CK } \
       -input { E } \
       -output { ECK } \
       -pinlist { CK E ECK } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_2 \
       TLATNCAX4

}
if {[ALAPI_active_cell "TLATNCAX6"]} {
define_cell \
       -clock { CK } \
       -input { E } \
       -output { ECK } \
       -pinlist { CK E ECK } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_2 \
       TLATNCAX6

}
if {[ALAPI_active_cell "TLATNCAX8"]} {
define_cell \
       -clock { CK } \
       -input { E } \
       -output { ECK } \
       -pinlist { CK E ECK } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_2 \
       TLATNCAX8

}
if {[ALAPI_active_cell "TLATNSRX1"]} {
define_cell \
       -clock { GN RN } \
       -async { SN } \
       -input { D } \
       -output { Q QN } \
       -pinlist { D GN RN SN Q QN } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       TLATNSRX1

}
if {[ALAPI_active_cell "TLATNSRX2"]} {
define_cell \
       -clock { GN RN } \
       -async { SN } \
       -input { D } \
       -output { Q QN } \
       -pinlist { D GN RN SN Q QN } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       TLATNSRX2

}
if {[ALAPI_active_cell "TLATNSRX4"]} {
define_cell \
       -clock { GN RN } \
       -async { SN } \
       -input { D } \
       -output { Q QN } \
       -pinlist { D GN RN SN Q QN } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_2 \
       TLATNSRX4

}
if {[ALAPI_active_cell "TLATNSRXL"]} {
define_cell \
       -clock { GN RN } \
       -async { SN } \
       -input { D } \
       -output { Q QN } \
       -pinlist { D GN RN SN Q QN } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_3 \
       TLATNSRXL

}
if {[ALAPI_active_cell "TLATNTSCAX12"]} {
define_cell \
       -clock { CK } \
       -input { E SE } \
       -output { ECK } \
       -pinlist { CK E SE ECK } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       TLATNTSCAX12

}
if {[ALAPI_active_cell "TLATNTSCAX16"]} {
define_cell \
       -clock { CK } \
       -input { E SE } \
       -output { ECK } \
       -pinlist { CK E SE ECK } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       TLATNTSCAX16

}
if {[ALAPI_active_cell "TLATNTSCAX2"]} {
define_cell \
       -clock { CK } \
       -input { E SE } \
       -output { ECK } \
       -pinlist { CK E SE ECK } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       TLATNTSCAX2

}
if {[ALAPI_active_cell "TLATNTSCAX20"]} {
define_cell \
       -clock { CK } \
       -input { E SE } \
       -output { ECK } \
       -pinlist { CK E SE ECK } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       TLATNTSCAX20

}
if {[ALAPI_active_cell "TLATNTSCAX3"]} {
define_cell \
       -clock { CK } \
       -input { E SE } \
       -output { ECK } \
       -pinlist { CK E SE ECK } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_2 \
       TLATNTSCAX3

}
if {[ALAPI_active_cell "TLATNTSCAX4"]} {
define_cell \
       -clock { CK } \
       -input { E SE } \
       -output { ECK } \
       -pinlist { CK E SE ECK } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_2 \
       TLATNTSCAX4

}
if {[ALAPI_active_cell "TLATNTSCAX6"]} {
define_cell \
       -clock { CK } \
       -input { E SE } \
       -output { ECK } \
       -pinlist { CK E SE ECK } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_2 \
       TLATNTSCAX6

}
if {[ALAPI_active_cell "TLATNTSCAX8"]} {
define_cell \
       -clock { CK } \
       -input { E SE } \
       -output { ECK } \
       -pinlist { CK E SE ECK } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_2 \
       TLATNTSCAX8

}
if {[ALAPI_active_cell "TLATNX1"]} {
define_cell \
       -clock { GN } \
       -input { D } \
       -output { Q QN } \
       -pinlist { D GN Q QN } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       TLATNX1

}
if {[ALAPI_active_cell "TLATNX2"]} {
define_cell \
       -clock { GN } \
       -input { D } \
       -output { Q QN } \
       -pinlist { D GN Q QN } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       TLATNX2

}
if {[ALAPI_active_cell "TLATNX4"]} {
define_cell \
       -clock { GN } \
       -input { D } \
       -output { Q QN } \
       -pinlist { D GN Q QN } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_2 \
       TLATNX4

}
if {[ALAPI_active_cell "TLATNXL"]} {
define_cell \
       -clock { GN } \
       -input { D } \
       -output { Q QN } \
       -pinlist { D GN Q QN } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_3 \
       TLATNXL

}
if {[ALAPI_active_cell "TLATSRX1"]} {
define_cell \
       -clock { G RN } \
       -async { SN } \
       -input { D } \
       -output { Q QN } \
       -pinlist { D G RN SN Q QN } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       TLATSRX1

}
if {[ALAPI_active_cell "TLATSRX2"]} {
define_cell \
       -clock { G RN } \
       -async { SN } \
       -input { D } \
       -output { Q QN } \
       -pinlist { D G RN SN Q QN } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       TLATSRX2

}
if {[ALAPI_active_cell "TLATSRX4"]} {
define_cell \
       -clock { G RN } \
       -async { SN } \
       -input { D } \
       -output { Q QN } \
       -pinlist { D G RN SN Q QN } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_2 \
       TLATSRX4

}
if {[ALAPI_active_cell "TLATSRXL"]} {
define_cell \
       -clock { G RN } \
       -async { SN } \
       -input { D } \
       -output { Q QN } \
       -pinlist { D G RN SN Q QN } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_3 \
       TLATSRXL

}
if {[ALAPI_active_cell "TLATX1"]} {
define_cell \
       -clock { G } \
       -input { D } \
       -output { Q QN } \
       -pinlist { D G Q QN } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_1 \
       TLATX1

}
if {[ALAPI_active_cell "TLATX2"]} {
define_cell \
       -clock { G } \
       -input { D } \
       -output { Q QN } \
       -pinlist { D G Q QN } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       TLATX2

}
if {[ALAPI_active_cell "TLATX4"]} {
define_cell \
       -clock { G } \
       -input { D } \
       -output { Q QN } \
       -pinlist { D G Q QN } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_2 \
       TLATX4

}
if {[ALAPI_active_cell "TLATXL"]} {
define_cell \
       -clock { G } \
       -input { D } \
       -output { Q QN } \
       -pinlist { D G Q QN } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -constraint constraint_template_2x2 \
       -si_immunity si_immunity_template_2x2_3 \
       TLATXL

}
if {[ALAPI_active_cell "XNOR2X1"]} {
define_cell \
       -input { A B } \
       -output { Y } \
       -pinlist { A B Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       XNOR2X1

}
if {[ALAPI_active_cell "XNOR2X2"]} {
define_cell \
       -input { A B } \
       -output { Y } \
       -pinlist { A B Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       XNOR2X2

}
if {[ALAPI_active_cell "XNOR2X4"]} {
define_cell \
       -input { A B } \
       -output { Y } \
       -pinlist { A B Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       XNOR2X4

}
if {[ALAPI_active_cell "XNOR2XL"]} {
define_cell \
       -input { A B } \
       -output { Y } \
       -pinlist { A B Y } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -si_immunity si_immunity_template_2x2_3 \
       XNOR2XL

}
if {[ALAPI_active_cell "XNOR3X1"]} {
define_cell \
       -input { A B C } \
       -output { Y } \
       -pinlist { A B C Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       XNOR3X1

}
if {[ALAPI_active_cell "XNOR3XL"]} {
define_cell \
       -input { A B C } \
       -output { Y } \
       -pinlist { A B C Y } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -si_immunity si_immunity_template_2x2_3 \
       XNOR3XL

}
if {[ALAPI_active_cell "XOR2X1"]} {
define_cell \
       -input { A B } \
       -output { Y } \
       -pinlist { A B Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       XOR2X1

}
if {[ALAPI_active_cell "XOR2X2"]} {
define_cell \
       -input { A B } \
       -output { Y } \
       -pinlist { A B Y } \
       -delay delay_template_2x2 \
       -power power_template_2x2 \
       -si_immunity si_immunity_template_2x2 \
       XOR2X2

}
if {[ALAPI_active_cell "XOR2X4"]} {
define_cell \
       -input { A B } \
       -output { Y } \
       -pinlist { A B Y } \
       -delay delay_template_2x2_2 \
       -power power_template_2x2_2 \
       -si_immunity si_immunity_template_2x2_2 \
       XOR2X4

}
if {[ALAPI_active_cell "XOR2XL"]} {
define_cell \
       -input { A B } \
       -output { Y } \
       -pinlist { A B Y } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -si_immunity si_immunity_template_2x2_3 \
       XOR2XL

}
if {[ALAPI_active_cell "XOR3X1"]} {
define_cell \
       -input { A B C } \
       -output { Y } \
       -pinlist { A B C Y } \
       -delay delay_template_2x2_1 \
       -power power_template_2x2_1 \
       -si_immunity si_immunity_template_2x2_1 \
       XOR3X1

}
if {[ALAPI_active_cell "XOR3XL"]} {
define_cell \
       -input { A B C } \
       -output { Y } \
       -pinlist { A B C Y } \
       -delay delay_template_2x2_3 \
       -power power_template_2x2_3 \
       -si_immunity si_immunity_template_2x2_3 \
       XOR3XL

}
