// Seed: 4107843141
`define pp_3 0
module module_0 (
    input logic id_0,
    input id_1,
    output id_2
);
  uwire id_3;
  defparam id_4.id_5 = 1;
  logic id_6;
  assign id_6 = id_1 & 1;
  assign id_3[(1)] = 1 | 1 | 1'h0;
  logic id_7;
endmodule
