[
  {
    "directory": "D:\\Semester1\\CEG5203\\workspace\\project-fpga\\vitis2023\\myip_v1_0_HLS",
    "arguments": [
      "D:\\Program\\Xilinx\\Vitis_HLS\\2023.2\\tps\\win64\\msys64\\mingw64\\bin\\g++",
      "-isystemD:\\Program\\Xilinx\\Vitis_HLS\\2023.2\\include",
      "-isystemD:\\Program\\Xilinx\\Vitis_HLS\\2023.2\\include\\etc",
      "-isystemD:\\Program\\Xilinx\\Vitis_HLS\\2023.2\\include\\ap_sysc",
      "-isystemD:\\Program\\Xilinx\\Vitis_HLS\\2023.2\\win64\\tools\\auto_cc\\include",
      "-isystemD:\\Program\\Xilinx\\Vitis_HLS\\2023.2\\win64\\tools\\systemc\\include",
      "--compile",
      "D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp"
    ],
    "file": "D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp"
  }
]