Net ID: e0 Segment Size: 1
Segment: 0 Size: 12
PORT io2f_17 (6, 0, 17)
SB (2, 6, 1, 3, 0, 17)
SB (3, 6, 1, 2, 1, 17)
RMUX 2_3 (6, 1, 17)
SB (3, 5, 1, 0, 0, 17)
SB (3, 5, 1, 2, 1, 17)
RMUX 2_3 (5, 1, 17)
SB (3, 4, 1, 0, 0, 17)
SB (3, 4, 1, 2, 1, 17)
RMUX 2_3 (4, 1, 17)
SB (3, 3, 1, 0, 0, 17)
PORT MEM_input_width_17_num_2 (3, 1, 17)

Net ID: e0_2 Segment Size: 1
Segment: 0 Size: 24
PORT io2f_17 (0, 0, 17)
SB (1, 0, 1, 3, 0, 17)
SB (1, 0, 1, 1, 1, 17)
RMUX 1_1 (0, 1, 17)
SB (1, 0, 2, 3, 0, 17)
SB (1, 0, 2, 1, 1, 17)
RMUX 1_1 (0, 2, 17)
SB (1, 0, 3, 3, 0, 17)
SB (2, 0, 3, 0, 1, 17)
RMUX 0_2 (0, 3, 17)
SB (2, 1, 3, 2, 0, 17)
SB (2, 1, 3, 0, 1, 17)
RMUX 0_2 (1, 3, 17)
SB (2, 2, 3, 2, 0, 17)
SB (2, 2, 3, 0, 1, 17)
RMUX 0_2 (2, 3, 17)
SB (2, 3, 3, 2, 0, 17)
SB (1, 3, 3, 1, 1, 17)
RMUX 1_1 (3, 3, 17)
SB (1, 3, 4, 3, 0, 17)
SB (1, 3, 4, 1, 1, 17)
RMUX 1_1 (3, 4, 17)
SB (1, 3, 5, 3, 0, 17)
PORT MEM_input_width_17_num_2 (3, 5, 17)

Net ID: e1 Segment Size: 1
Segment: 0 Size: 11
PORT MEM_output_width_17_num_0 (3, 2, 17)
SB (2, 3, 2, 3, 1, 17)
RMUX 3_2 (3, 2, 17)
SB (2, 3, 1, 1, 0, 17)
SB (3, 3, 1, 2, 1, 17)
RMUX 2_3 (3, 1, 17)
SB (3, 2, 1, 0, 0, 17)
SB (3, 2, 1, 2, 1, 17)
RMUX 2_3 (2, 1, 17)
SB (3, 1, 1, 0, 0, 17)
PORT PE_input_width_17_num_2 (1, 1, 17)

Net ID: e1_2 Segment Size: 1
Segment: 0 Size: 25
PORT MEM_output_width_17_num_0 (3, 6, 17)
SB (0, 3, 6, 3, 1, 17)
RMUX 3_0 (3, 6, 17)
SB (0, 3, 5, 1, 0, 17)
SB (0, 3, 5, 3, 1, 17)
RMUX 3_0 (3, 5, 17)
SB (0, 3, 4, 1, 0, 17)
SB (0, 3, 4, 3, 1, 17)
RMUX 3_0 (3, 4, 17)
SB (0, 3, 3, 1, 0, 17)
SB (0, 3, 3, 3, 1, 17)
RMUX 3_0 (3, 3, 17)
SB (0, 3, 2, 1, 0, 17)
SB (1, 3, 2, 2, 1, 17)
RMUX 2_1 (3, 2, 17)
SB (1, 2, 2, 0, 0, 17)
SB (1, 2, 2, 2, 1, 17)
RMUX 2_1 (2, 2, 17)
SB (1, 1, 2, 0, 0, 17)
SB (0, 1, 2, 3, 1, 17)
RMUX 3_0 (1, 2, 17)
SB (0, 1, 1, 1, 0, 17)
SB (0, 1, 1, 3, 1, 17)
RMUX 3_0 (1, 1, 17)
PORT f2io_17 (1, 0, 17)

Net ID: e1_3 Segment Size: 1
Segment: 0 Size: 18
PORT io2f_17 (6, 0, 17)
SB (3, 6, 1, 3, 0, 17)
SB (2, 6, 1, 2, 1, 17)
RMUX 2_2 (6, 1, 17)
SB (2, 5, 1, 0, 0, 17)
SB (2, 5, 1, 2, 1, 17)
RMUX 2_2 (5, 1, 17)
SB (2, 4, 1, 0, 0, 17)
SB (2, 4, 1, 2, 1, 17)
RMUX 2_2 (4, 1, 17)
SB (2, 3, 1, 0, 0, 17)
SB (2, 3, 1, 2, 1, 17)
RMUX 2_2 (3, 1, 17)
SB (2, 2, 1, 0, 0, 17)
SB (2, 2, 1, 2, 1, 17)
RMUX 2_2 (2, 1, 17)
SB (2, 1, 1, 0, 0, 17)
PORT PE_input_width_17_num_0 (1, 1, 17)

Net ID: e2 Segment Size: 1
Segment: 0 Size: 5
PORT MEM_output_width_17_num_1 (3, 1, 17)
SB (0, 3, 1, 1, 1, 17)
RMUX 1_0 (3, 1, 17)
SB (0, 3, 2, 3, 0, 17)
PORT MEM_input_width_17_num_3 (3, 2, 17)

Net ID: e2_2 Segment Size: 1
Segment: 0 Size: 5
PORT MEM_output_width_17_num_1 (3, 5, 17)
SB (0, 3, 5, 1, 1, 17)
RMUX 1_0 (3, 5, 17)
SB (0, 3, 6, 3, 0, 17)
PORT MEM_input_width_17_num_3 (3, 6, 17)

Net ID: e2_3 Segment Size: 1
Segment: 0 Size: 18
PORT io2f_17 (6, 0, 17)
SB (0, 6, 1, 3, 0, 17)
SB (0, 6, 1, 2, 1, 17)
RMUX 2_0 (6, 1, 17)
SB (0, 5, 1, 0, 0, 17)
SB (0, 5, 1, 2, 1, 17)
RMUX 2_0 (5, 1, 17)
SB (0, 4, 1, 0, 0, 17)
SB (0, 4, 1, 2, 1, 17)
RMUX 2_0 (4, 1, 17)
SB (0, 3, 1, 0, 0, 17)
SB (0, 3, 1, 2, 1, 17)
RMUX 2_0 (3, 1, 17)
SB (0, 2, 1, 0, 0, 17)
SB (0, 2, 1, 2, 1, 17)
RMUX 2_0 (2, 1, 17)
SB (0, 1, 1, 0, 0, 17)
PORT PE_input_width_17_num_1 (1, 1, 17)

Net ID: e3 Segment Size: 1
Segment: 0 Size: 11
PORT MEM_output_width_17_num_0 (3, 3, 17)
SB (2, 3, 3, 2, 1, 17)
RMUX 2_2 (3, 3, 17)
SB (2, 2, 3, 0, 0, 17)
SB (1, 2, 3, 3, 1, 17)
RMUX 3_1 (2, 3, 17)
SB (1, 2, 2, 1, 0, 17)
SB (2, 2, 2, 2, 1, 17)
RMUX 2_2 (2, 2, 17)
SB (2, 1, 2, 0, 0, 17)
PORT PE_input_width_17_num_2 (1, 2, 17)

Net ID: e3_2 Segment Size: 1
Segment: 0 Size: 28
PORT MEM_output_width_17_num_0 (3, 7, 17)
SB (3, 3, 7, 3, 1, 17)
RMUX 3_3 (3, 7, 17)
SB (3, 3, 6, 1, 0, 17)
SB (3, 3, 6, 3, 1, 17)
RMUX 3_3 (3, 6, 17)
SB (3, 3, 5, 1, 0, 17)
SB (3, 3, 5, 3, 1, 17)
RMUX 3_3 (3, 5, 17)
SB (3, 3, 4, 1, 0, 17)
SB (3, 3, 4, 3, 1, 17)
RMUX 3_3 (3, 4, 17)
SB (3, 3, 3, 1, 0, 17)
SB (0, 3, 3, 0, 1, 17)
RMUX 0_0 (3, 3, 17)
SB (0, 4, 3, 2, 0, 17)
SB (0, 4, 3, 3, 1, 17)
RMUX 3_0 (4, 3, 17)
SB (0, 4, 2, 1, 0, 17)
SB (1, 4, 2, 2, 1, 17)
RMUX 2_1 (4, 2, 17)
SB (1, 3, 2, 0, 0, 17)
SB (0, 3, 2, 3, 1, 17)
RMUX 3_0 (3, 2, 17)
SB (0, 3, 1, 1, 0, 17)
SB (0, 3, 1, 3, 1, 17)
RMUX 3_0 (3, 1, 17)
PORT f2io_17 (3, 0, 17)

Net ID: e3_3 Segment Size: 1
Segment: 0 Size: 18
PORT io2f_17 (6, 0, 17)
SB (1, 6, 1, 3, 0, 17)
SB (4, 6, 1, 2, 1, 17)
RMUX 2_4 (6, 1, 17)
SB (4, 5, 1, 0, 0, 17)
SB (4, 5, 1, 2, 1, 17)
RMUX 2_4 (5, 1, 17)
SB (4, 4, 1, 0, 0, 17)
SB (4, 4, 1, 2, 1, 17)
RMUX 2_4 (4, 1, 17)
SB (4, 3, 1, 0, 0, 17)
SB (4, 3, 1, 2, 1, 17)
RMUX 2_4 (3, 1, 17)
SB (4, 2, 1, 0, 0, 17)
SB (4, 2, 1, 2, 1, 17)
RMUX 2_4 (2, 1, 17)
SB (4, 1, 1, 0, 0, 17)
PORT PE_input_width_17_num_3 (1, 1, 17)

Net ID: e4 Segment Size: 1
Segment: 0 Size: 21
PORT io2f_17 (6, 0, 17)
SB (4, 6, 1, 3, 0, 17)
SB (4, 6, 1, 1, 1, 17)
RMUX 1_4 (6, 1, 17)
SB (4, 6, 2, 3, 0, 17)
SB (1, 6, 2, 2, 1, 17)
RMUX 2_1 (6, 2, 17)
SB (1, 5, 2, 0, 0, 17)
SB (1, 5, 2, 2, 1, 17)
RMUX 2_1 (5, 2, 17)
SB (1, 4, 2, 0, 0, 17)
SB (2, 4, 2, 1, 1, 17)
RMUX 1_2 (4, 2, 17)
SB (2, 4, 3, 3, 0, 17)
SB (3, 4, 3, 2, 1, 17)
RMUX 2_3 (4, 3, 17)
SB (3, 3, 3, 0, 0, 17)
SB (0, 3, 3, 1, 1, 17)
RMUX 1_0 (3, 3, 17)
SB (0, 3, 4, 3, 0, 17)
PORT MEM_input_width_17_num_2 (3, 4, 17)

Net ID: e4_2 Segment Size: 1
Segment: 0 Size: 27
PORT io2f_17 (2, 0, 17)
SB (2, 2, 1, 3, 0, 17)
SB (2, 2, 1, 1, 1, 17)
RMUX 1_2 (2, 1, 17)
SB (2, 2, 2, 3, 0, 17)
SB (2, 2, 2, 1, 1, 17)
RMUX 1_2 (2, 2, 17)
SB (2, 2, 3, 3, 0, 17)
SB (2, 2, 3, 1, 1, 17)
RMUX 1_2 (2, 3, 17)
SB (2, 2, 4, 3, 0, 17)
SB (2, 2, 4, 1, 1, 17)
RMUX 1_2 (2, 4, 17)
SB (2, 2, 5, 3, 0, 17)
SB (2, 2, 5, 1, 1, 17)
RMUX 1_2 (2, 5, 17)
SB (2, 2, 6, 3, 0, 17)
SB (2, 2, 6, 1, 1, 17)
RMUX 1_2 (2, 6, 17)
SB (2, 2, 7, 3, 0, 17)
SB (2, 2, 7, 1, 1, 17)
RMUX 1_2 (2, 7, 17)
SB (2, 2, 8, 3, 0, 17)
SB (3, 2, 8, 0, 1, 17)
RMUX 0_3 (2, 8, 17)
SB (3, 3, 8, 2, 0, 17)
PORT MEM_input_width_17_num_2 (3, 8, 17)

Net ID: e5 Segment Size: 1
Segment: 0 Size: 5
PORT MEM_output_width_17_num_1 (3, 4, 17)
SB (4, 3, 4, 3, 1, 17)
RMUX 3_4 (3, 4, 17)
SB (4, 3, 3, 1, 0, 17)
PORT MEM_input_width_17_num_3 (3, 3, 17)

Net ID: e5_2 Segment Size: 1
Segment: 0 Size: 5
PORT MEM_output_width_17_num_1 (3, 8, 17)
SB (4, 3, 8, 3, 1, 17)
RMUX 3_4 (3, 8, 17)
SB (4, 3, 7, 1, 0, 17)
PORT MEM_input_width_17_num_3 (3, 7, 17)

Net ID: e5_3 Segment Size: 1
Segment: 0 Size: 21
PORT io2f_17 (6, 0, 17)
SB (1, 6, 1, 3, 0, 17)
SB (1, 6, 1, 1, 1, 17)
RMUX 1_1 (6, 1, 17)
SB (1, 6, 2, 3, 0, 17)
SB (4, 6, 2, 2, 1, 17)
RMUX 2_4 (6, 2, 17)
SB (4, 5, 2, 0, 0, 17)
SB (4, 5, 2, 2, 1, 17)
RMUX 2_4 (5, 2, 17)
SB (4, 4, 2, 0, 0, 17)
SB (4, 4, 2, 2, 1, 17)
RMUX 2_4 (4, 2, 17)
SB (4, 3, 2, 0, 0, 17)
SB (4, 3, 2, 2, 1, 17)
RMUX 2_4 (3, 2, 17)
SB (4, 2, 2, 0, 0, 17)
SB (4, 2, 2, 2, 1, 17)
RMUX 2_4 (2, 2, 17)
SB (4, 1, 2, 0, 0, 17)
PORT PE_input_width_17_num_0 (1, 2, 17)

Net ID: e6 Segment Size: 1
Segment: 0 Size: 11
PORT MEM_output_width_17_num_2 (3, 1, 17)
SB (3, 3, 1, 1, 1, 17)
RMUX 1_3 (3, 1, 17)
SB (3, 3, 2, 3, 0, 17)
SB (3, 3, 2, 1, 1, 17)
RMUX 1_3 (3, 2, 17)
SB (3, 3, 3, 3, 0, 17)
SB (3, 3, 3, 1, 1, 17)
RMUX 1_3 (3, 3, 17)
SB (3, 3, 4, 3, 0, 17)
PORT MEM_input_width_17_num_0 (3, 4, 17)

Net ID: e6_2 Segment Size: 1
Segment: 0 Size: 11
PORT MEM_output_width_17_num_2 (3, 5, 17)
SB (3, 3, 5, 1, 1, 17)
RMUX 1_3 (3, 5, 17)
SB (3, 3, 6, 3, 0, 17)
SB (3, 3, 6, 1, 1, 17)
RMUX 1_3 (3, 6, 17)
SB (3, 3, 7, 3, 0, 17)
SB (3, 3, 7, 1, 1, 17)
RMUX 1_3 (3, 7, 17)
SB (3, 3, 8, 3, 0, 17)
PORT MEM_input_width_17_num_0 (3, 8, 17)

Net ID: e6_3 Segment Size: 1
Segment: 0 Size: 21
PORT io2f_17 (6, 0, 17)
SB (4, 6, 1, 3, 0, 17)
SB (1, 6, 1, 2, 1, 17)
RMUX 2_1 (6, 1, 17)
SB (1, 5, 1, 0, 0, 17)
SB (1, 5, 1, 2, 1, 17)
RMUX 2_1 (5, 1, 17)
SB (1, 4, 1, 0, 0, 17)
SB (1, 4, 1, 2, 1, 17)
RMUX 2_1 (4, 1, 17)
SB (1, 3, 1, 0, 0, 17)
SB (2, 3, 1, 1, 1, 17)
RMUX 1_2 (3, 1, 17)
SB (2, 3, 2, 3, 0, 17)
SB (3, 3, 2, 2, 1, 17)
RMUX 2_3 (3, 2, 17)
SB (3, 2, 2, 0, 0, 17)
SB (3, 2, 2, 2, 1, 17)
RMUX 2_3 (2, 2, 17)
SB (3, 1, 2, 0, 0, 17)
PORT PE_input_width_17_num_1 (1, 2, 17)

Net ID: e7_3 Segment Size: 1
Segment: 0 Size: 21
PORT io2f_17 (6, 0, 17)
SB (0, 6, 1, 3, 0, 17)
SB (0, 6, 1, 1, 1, 17)
RMUX 1_0 (6, 1, 17)
SB (0, 6, 2, 3, 0, 17)
SB (0, 6, 2, 2, 1, 17)
RMUX 2_0 (6, 2, 17)
SB (0, 5, 2, 0, 0, 17)
SB (0, 5, 2, 2, 1, 17)
RMUX 2_0 (5, 2, 17)
SB (0, 4, 2, 0, 0, 17)
SB (0, 4, 2, 2, 1, 17)
RMUX 2_0 (4, 2, 17)
SB (0, 3, 2, 0, 0, 17)
SB (0, 3, 2, 2, 1, 17)
RMUX 2_0 (3, 2, 17)
SB (0, 2, 2, 0, 0, 17)
SB (0, 2, 2, 2, 1, 17)
RMUX 2_0 (2, 2, 17)
SB (0, 1, 2, 0, 0, 17)
PORT PE_input_width_17_num_3 (1, 2, 17)

