// Seed: 1459320311
module module_0 ();
  assign id_1 = id_1;
  wire id_2;
  wire id_3;
  always @(posedge 1 or posedge 1 - 1) begin
    id_1 <= "";
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = 1;
  always @(1'b0 or posedge id_3) begin
    id_1 <= 1'd0;
  end
  module_0();
endmodule
