ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.syntax unified
  16              		.file	"CY_EINK_SPIM.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.__NVIC_EnableIRQ,"ax",%progbits
  21              		.align	2
  22              		.thumb
  23              		.thumb_func
  24              		.type	__NVIC_EnableIRQ, %function
  25              	__NVIC_EnableIRQ:
  26              	.LFB104:
  27              		.file 1 "Generated_Source\\PSoC6\\pdl\\cmsis/include/core_cm4.h"
   1:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**************************************************************************//**
   2:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @file     core_cm4.h
   3:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @version  V5.0.1
   5:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @date     30. January 2017
   6:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
   7:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*
   8:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
   9:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  10:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  12:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  16:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  18:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * limitations under the License.
  23:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  24:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  25:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  27:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  28:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  30:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 2


  31:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  34:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include <stdint.h>
  35:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  36:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
  37:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
  38:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  39:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  40:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  41:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  44:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  47:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  50:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  53:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  54:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  55:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
  56:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 CMSIS definitions
  57:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
  58:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  59:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup Cortex_M4
  60:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
  61:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  62:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  63:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*  CMSIS CM4 definitions */
  64:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  ( 5U)                                  /*!< [31:16] CMSIS HAL mai
  65:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   ( 0U)                                  /*!< [15:0]  CMSIS HAL sub
  66:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  67:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< CMSIS HAL version num
  68:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  69:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  70:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  71:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  72:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  73:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
  74:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined ( __CC_ARM )
  75:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  76:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  77:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  78:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  79:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  80:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  81:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  82:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  83:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  84:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
  85:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  86:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  87:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARM_PCS_VFP
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 3


  88:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  89:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  90:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  91:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  92:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  93:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  94:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  95:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  96:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
  97:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  98:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __GNUC__ )
  99:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __ICCARM__ )
 111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARMVFP__
 112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TASKING__ )
 135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __FPU_VFP__
 136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 4


 145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __CSMC__ )
 147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
 165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
 176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* check device defines and use defaults */
 179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __CM4_REV
 181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __CM4_REV               0x0000U
 182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __FPU_PRESENT
 186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_PRESENT             0U
 187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __MPU_PRESENT
 191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __MPU_PRESENT             0U
 192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 5


 202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li to specify the access to peripheral variables.
 212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
 217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* following defines should be used for structure members */
 223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group Cortex_M4 */
 228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
 232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 Register Abstraction
 233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Register contain:
 234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register
 235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Register
 236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SCB Register
 237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Register
 238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Register
 239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core MPU Register
 240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core FPU Register
 241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
 242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Core Register type definitions.
 251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 6


 259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } APSR_Type;
 272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* APSR Register Definitions */
 274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } IPSR_Type;
 305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IPSR Register Definitions */
 307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 7


 316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } xPSR_Type;
 333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* xPSR Register Definitions */
 335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 8


 373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CONTROL_Type;
 380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* CONTROL Register Definitions */
 382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[24U];
 408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RSERVED1[24U];
 410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[24U];
 412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[24U];
 414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[56U];
 416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[644U];
 418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }  NVIC_Type;
 420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 9


 430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[5U];
 460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCB_Type;
 462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB CPUID Register Definitions */
 464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 10


 487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Control Register Definitions */
 537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 11


 544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 12


 601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 13


 658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 14


 715:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 716:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 718:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 719:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 720:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 721:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 722:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCnSCB_Type;
 723:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 724:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 725:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 726:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 727:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 728:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 729:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 730:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 731:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 732:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 733:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 734:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 735:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 736:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 738:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 739:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 740:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 741:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 742:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 743:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 744:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 745:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 746:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 747:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 748:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 749:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 750:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 751:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 752:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 753:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 754:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 755:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 756:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 757:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 758:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 759:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 760:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 761:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 762:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 763:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SysTick_Type;
 764:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 765:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 766:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 767:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 768:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 769:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 770:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 771:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 15


 772:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 773:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 774:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 775:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 776:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 777:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 778:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Reload Register Definitions */
 779:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 780:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 781:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 782:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Current Register Definitions */
 783:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 784:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 785:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 786:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 787:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 788:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 789:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 790:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 791:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 792:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 793:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 794:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 795:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 796:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 797:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 798:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 799:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 800:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 801:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 802:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 803:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 804:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 805:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 806:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 807:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 808:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 809:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 810:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 811:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  union
 812:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 813:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 814:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 815:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 816:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 817:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[864U];
 818:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 819:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[15U];
 820:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 821:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[15U];
 822:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 823:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[29U];
 824:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 825:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 826:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 827:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[43U];
 828:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 16


 829:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 830:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[6U];
 831:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 832:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 833:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 834:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 835:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 836:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 837:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 838:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 839:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 840:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 841:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 842:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 843:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } ITM_Type;
 844:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 845:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 846:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 847:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 848:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 849:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 850:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 851:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 852:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 853:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 854:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 855:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 856:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 857:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 858:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 859:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 860:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 861:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 862:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 863:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 864:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 865:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 866:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 867:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 868:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 869:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 870:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 871:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 872:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 873:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 874:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 875:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 876:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 877:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 878:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 879:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 880:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 881:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 882:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 883:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 884:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 885:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 17


 886:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 887:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 888:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 889:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 890:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 891:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 892:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 893:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 894:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 895:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 896:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 897:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 898:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 899:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 900:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 901:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 902:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 903:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 904:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 905:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 906:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 907:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 908:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 909:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 910:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 911:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 912:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 913:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 914:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 915:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 916:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 917:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 918:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 919:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 920:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 921:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 922:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 923:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 924:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 925:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 926:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 927:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 928:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 929:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[1U];
 930:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 931:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 932:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 933:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[1U];
 934:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 935:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 936:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 937:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } DWT_Type;
 938:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 939:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Control Register Definitions */
 940:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 941:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 942:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 18


 943:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 944:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 945:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 946:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 947:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 948:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 949:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 950:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 951:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 952:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 953:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 954:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 955:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 956:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 957:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 958:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 959:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 960:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 961:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 962:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 963:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 964:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 965:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 966:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 967:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 968:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 969:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 970:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 971:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 972:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 973:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 974:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 975:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 976:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 977:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 978:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 979:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 980:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 981:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 982:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 983:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 984:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 985:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 986:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 987:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 988:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 989:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 990:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 991:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 992:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 993:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 994:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 995:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 996:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 997:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 998:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 999:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 19


1000:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1001:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1002:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1003:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1004:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1005:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1006:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1007:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1008:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1009:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1010:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1011:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1012:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1013:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1014:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1015:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1016:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1017:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1018:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1019:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1020:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1021:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1022:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1023:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1024:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1025:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1026:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1027:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1028:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1029:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1030:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1031:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1032:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1033:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1034:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1035:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1036:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1037:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1038:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1039:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1040:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1041:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1042:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1043:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1044:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1045:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1046:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1047:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1048:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1049:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1050:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1051:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1052:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1053:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1054:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1055:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1056:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 20


1057:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1058:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1059:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1060:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1061:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1062:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1063:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[2U];
1064:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1065:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[55U];
1066:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1067:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[131U];
1068:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1069:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1070:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1071:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[759U];
1072:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1073:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1074:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1075:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[1U];
1076:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1077:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1078:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1079:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[39U];
1080:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1081:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1082:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED7[8U];
1083:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1084:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1085:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } TPI_Type;
1086:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1087:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1088:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1089:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1090:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1091:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1092:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1093:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1094:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1095:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1096:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1097:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1098:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1099:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 21


1114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 22


1171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVID Register Definitions */
1176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 23


1228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } MPU_Type;
1229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Type Register Definitions */
1231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Control Register Definitions */
1241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Number Register Definitions */
1251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 24


1285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
1312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } FPU_Type;
1318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 25


1342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 26


1399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CoreDebug_Type;
1422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 27


1456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 28


1513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted value.
1522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted bit field value.
1530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Memory mapping of Core Hardware */
1544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
1566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 29


1570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} */
1571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
1575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                Hardware Abstraction Layer
1576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Function Interface contains:
1577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Functions
1578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Functions
1579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Functions
1580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register Access Functions
1581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
1582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 30


1627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Priority Grouping
1632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            Only values from 0..7 are used.
1635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            In case of a conflict between priority grouping and available
1636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t reg_value;
1642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Priority Grouping
1655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Enable Interrupt
1666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
  28              		.loc 1 1671 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 80B4     		push	{r7}
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 7, -4
  36 0002 83B0     		sub	sp, sp, #12
  37              		.cfi_def_cfa_offset 16
  38 0004 00AF     		add	r7, sp, #0
  39              		.cfi_def_cfa_register 7
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 31


  40 0006 0346     		mov	r3, r0
  41 0008 FB80     		strh	r3, [r7, #6]	@ movhi
1672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
  42              		.loc 1 1672 0
  43 000a B7F90630 		ldrsh	r3, [r7, #6]
  44 000e 002B     		cmp	r3, #0
  45 0010 0BDB     		blt	.L3
1673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
  46              		.loc 1 1674 0
  47 0012 0949     		ldr	r1, .L4
  48 0014 B7F90630 		ldrsh	r3, [r7, #6]
  49 0018 5B09     		lsrs	r3, r3, #5
  50 001a FA88     		ldrh	r2, [r7, #6]
  51 001c 02F01F02 		and	r2, r2, #31
  52 0020 0120     		movs	r0, #1
  53 0022 00FA02F2 		lsl	r2, r0, r2
  54 0026 41F82320 		str	r2, [r1, r3, lsl #2]
  55              	.L3:
1675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
  56              		.loc 1 1676 0
  57 002a 00BF     		nop
  58 002c 0C37     		adds	r7, r7, #12
  59              		.cfi_def_cfa_offset 4
  60 002e BD46     		mov	sp, r7
  61              		.cfi_def_cfa_register 13
  62              		@ sp needed
  63 0030 5DF8047B 		ldr	r7, [sp], #4
  64              		.cfi_restore 7
  65              		.cfi_def_cfa_offset 0
  66 0034 7047     		bx	lr
  67              	.L5:
  68 0036 00BF     		.align	2
  69              	.L4:
  70 0038 00E100E0 		.word	-536813312
  71              		.cfi_endproc
  72              	.LFE104:
  73              		.size	__NVIC_EnableIRQ, .-__NVIC_EnableIRQ
  74              		.section	.text.Cy_SCB_SPI_Enable,"ax",%progbits
  75              		.align	2
  76              		.thumb
  77              		.thumb_func
  78              		.type	Cy_SCB_SPI_Enable, %function
  79              	Cy_SCB_SPI_Enable:
  80              	.LFB210:
  81              		.file 2 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_spi.h"
   1:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /***************************************************************************//**
   2:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \file cy_scb_spi.h
   3:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \version 2.10
   4:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
   5:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Provides SPI API declarations of the SCB driver.
   6:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
   7:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** ********************************************************************************
   8:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \copyright
   9:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Copyright 2016-2018, Cypress Semiconductor Corporation.  All rights reserved.
  10:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * You may use this file only in accordance with the license, terms, conditions,
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 32


  11:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * disclaimers, and limitations in the end user license agreement accompanying
  12:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * the software package with which this file was provided.
  13:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *******************************************************************************/
  14:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
  15:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
  16:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \addtogroup group_scb_spi
  17:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \{
  18:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Driver API for SPI Bus Peripheral.
  19:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
  20:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Three different SPI protocols or modes are supported:
  21:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * * The original SPI protocol as defined by Motorola.
  22:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * * TI: Uses a short pulse on "spi_select" to indicate a start of transaction.
  23:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * * National Semiconductor (Microwire): Transmissions and Receptions occur
  24:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   separately.
  25:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * In addition to the standard 8-bit word length, the component supports a
  26:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * configurable 4- to 16-bit data width for communicating at non-standard SPI
  27:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * data widths.
  28:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
  29:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \section group_scb_spi_configuration Configuration Considerations
  30:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * The SPI driver configuration can be divided to number of sequential
  31:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * steps listed below:
  32:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * * \ref group_scb_spi_config
  33:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * * \ref group_scb_spi_pins
  34:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * * \ref group_scb_spi_clock
  35:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * * \ref group_scb_spi_data_rate
  36:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * * \ref group_scb_spi_intr
  37:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * * \ref group_scb_spi_enable
  38:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
  39:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \note
  40:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * The SPI driver is built on top of the SCB hardware block. The SCB1 instance is
  41:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * used as an example for all code snippets. Modify the code to match your
  42:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * design.
  43:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
  44:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \subsection group_scb_spi_config Configure SPI
  45:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * To set up the SPI slave driver, provide the configuration parameters in the
  46:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \ref cy_stc_scb_spi_config_t structure. For example: provide spiMode,
  47:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * subMode, sclkMode, oversample, rxDataWidth, and txDataWidth. The other
  48:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * parameters are optional for operation. To initialize the driver, call
  49:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \ref Cy_SCB_SPI_Init function providing a pointer to the filled
  50:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \ref cy_stc_scb_spi_config_t structure and allocated \ref cy_stc_scb_spi_context_t.
  51:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
  52:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\spi_snippets.c SPI_CFG
  53:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
  54:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \subsection group_scb_spi_pins Assign and Configure Pins
  55:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Only dedicated SCB pins can be used for SPI operation. The HSIOM
  56:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * register must be configured to connect block to the pins. Also the SPI output
  57:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * pins must be configured in Strong Drive mode and SPI input pins in
  58:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Digital High-Z:
  59:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
  60:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\spi_snippets.c SPI_CFG_PINS
  61:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
  62:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \note
  63:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * The SCB stops driving pins when it is disabled or enters low power mode (except
  64:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Alternate Active or Sleep). To keep the pins' states, they should be reconfigured or
  65:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * be frozen.
  66:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
  67:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \subsection group_scb_spi_clock Assign Clock Divider
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 33


  68:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * The clock source must be connected to the SCB block to oversample input and
  69:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * output signals. You must use one of the 8-bit or 16-bit dividers <em><b>(the
  70:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * source clock of this divider must be Clk_Peri)</b></em>. Use the
  71:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \ref group_sysclk driver API to do that.
  72:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
  73:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\spi_snippets.c SPI_CFG_ASSIGN_CLOCK
  74:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
  75:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \subsection group_scb_spi_data_rate Configure Data Rate
  76:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * To get the SPI slave to operate with the desired data rate, the source clock must be
  77:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * fast enough to provide sufficient oversampling. Therefore, the clock divider
  78:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * must be configured to provide desired clock frequency. Use the
  79:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \ref group_sysclk driver API to do that.
  80:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
  81:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\spi_snippets.c SPI_CFG_DATA_RATE_SLAVE
  82:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
  83:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * To get the SPI master to operate with the desired data rate, the source clock frequency
  84:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * and the SCLK (SPI clock) period must be configured. Use the
  85:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \ref group_sysclk driver API to configure source clock frequency. Set the
  86:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * <em><b>oversample parameter in configuration structure</b></em> to define number of SCB
  87:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * clocks in one SCLK period. When this value is even, the first and second phases
  88:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * of the SCLK period are the same. Otherwise, the first phase is one SCB clock
  89:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * cycle longer than the second phase. The level of the first phase of the clock
  90:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * period depends on CPOL settings: 0 - low level and 1 - high level.
  91:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
  92:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\spi_snippets.c SPI_CFG_DATA_RATE_MASTER
  93:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
  94:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Refer to the technical reference manual (TRM) section SPI sub-section
  95:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Oversampling and Bit Rate to get information about how to configure SPI to run with
  96:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * desired data rate.
  97:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
  98:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \subsection group_scb_spi_intr Configure Interrupt
  99:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * The interrupt is optional for the SPI operation. To configure the interrupt,
 100:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * the \ref Cy_SCB_SPI_Interrupt function must be called in the interrupt
 101:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * handler for the selected SCB instance. Also, this interrupt must be enabled
 102:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * in the NVIC.
 103:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 104:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\spi_snippets.c SPI_INTR_A
 105:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\spi_snippets.c SPI_INTR_B
 106:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 107:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \subsection group_scb_spi_enable Enable SPI
 108:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Finally, enable the SPI operation calling \ref Cy_SCB_SPI_Enable.
 109:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * For the slave, this means that SPI device starts respond to the transfers.
 110:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * For the master, it is ready to execute transfers.
 111:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 112:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\spi_snippets.c SPI_ENABLE
 113:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 114:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \section group_scb_spi_use_cases Common Use Cases
 115:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * The SPI API is the same for the master and slave mode operation and
 116:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * is divided into two categories: \ref group_scb_spi_low_level_functions
 117:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * and \ref group_scb_spi_high_level_functions. \n
 118:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * <em>Do not mix <b>High-Level</b> and <b>Low-Level</b> API because a Low-Level
 119:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * API can adversely affect the operation of a High-Level API.</em>
 120:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 121:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \subsection group_scb_spi_ll Low-Level API
 122:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * The \ref group_scb_spi_low_level_functions API allows
 123:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * interacting directly with the hardware and do not use interrupt.
 124:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * These functions do not require context for operation. Thus, NULL can be
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 34


 125:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * passed in \ref Cy_SCB_SPI_Init and \ref Cy_SCB_SPI_Disable instead of
 126:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * a pointer to the context structure.
 127:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 128:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * * To write data into the TX FIFO, use one of the provided functions:
 129:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   \ref Cy_SCB_SPI_Write, \ref Cy_SCB_SPI_WriteArray or
 130:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   \ref Cy_SCB_SPI_WriteArrayBlocking.
 131:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   Note that in the master mode, putting data into the TX FIFO starts a
 132:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   transfer. Due to the SPI nature, the received data is put into the RX FIFO.
 133:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 134:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * * To read data from the RX FIFO, use one of the provided functions:
 135:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   \ref Cy_SCB_SPI_Read or \ref Cy_SCB_SPI_ReadArray.
 136:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 137:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * * The statuses can be polled using: \ref Cy_SCB_SPI_GetRxFifoStatus,
 138:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   \ref Cy_SCB_SPI_GetTxFifoStatus and \ref Cy_SCB_SPI_GetSlaveMasterStatus.
 139:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   <em>The statuses are <b>W1C (Write 1 to Clear)</b> and after a status
 140:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   is set, it must be cleared.</em> Note that there are statuses evaluated as level.
 141:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   These statuses remain set until an event is true. Therefore, after the clear
 142:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   operation, the status is cleared but then it is restored (if the event is still
 143:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   true).
 144:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   For example: the TX FIFO empty interrupt source can be cleared when the
 145:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   TX FIFO is not empty. Put at least two data elements (one goes to the
 146:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   shifter and next to FIFO) before clearing this status. \n
 147:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   Also, following functions can be used for polling as well
 148:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   \ref Cy_SCB_SPI_IsBusBusy, \ref Cy_SCB_SPI_IsTxComplete,
 149:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   \ref Cy_SCB_SPI_GetNumInRxFifo and \ref Cy_SCB_SPI_GetNumInTxFifo.
 150:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 151:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\spi_snippets.c SPI_TRANFER_DATA_LL
 152:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 153:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \subsection group_scb_spi_hl High-Level API
 154:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * The \ref group_scb_spi_high_level_functions API uses an interrupt to execute
 155:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * a transfer. Call \ref Cy_SCB_SPI_Transfer to start communication: for the
 156:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * master mode, a transfer to the slave starts but for the slave mode,
 157:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * the Read and Write buffers are prepared for the following communication
 158:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * with the master.
 159:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * After a transfer is started, the \ref Cy_SCB_SPI_Interrupt handles the
 160:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * transfer until its completion. Therefore, it must be called inside the
 161:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * user interrupt handler to make the High-Level API work. To monitor the status
 162:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * of the transfer operation, use \ref Cy_SCB_SPI_GetTransferStatus.
 163:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Alternatively, use \ref Cy_SCB_SPI_RegisterCallback to register a callback
 164:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * function to be notified about \ref group_scb_spi_macros_callback_events.
 165:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 166:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\spi_snippets.c SPI_TRANFER_DATA
 167:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 168:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \section group_scb_spi_dma_trig DMA Trigger
 169:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * The SCB provides TX and RX output trigger signals that can be routed to the
 170:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * DMA controller inputs. These signals are assigned based on the data availability
 171:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * in the TX and RX FIFOs appropriately.
 172:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 173:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * * The RX trigger signal remains active until the number of data
 174:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   elements in the RX FIFO is greater than the value of RX FIFO level. Use
 175:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   function \ref Cy_SCB_SetRxFifoLevel or set configuration structure
 176:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   rxFifoTriggerLevel parameter to configure RX FIFO level value. \n
 177:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   <em>For example, the RX FIFO has 8 data elements and the RX FIFO level is 0.
 178:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   The RX trigger signal remains active until DMA does not read all data from
 179:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   the RX FIFO.</em>
 180:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 181:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * * The TX trigger signal remains active until the number of data elements
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 35


 182:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   in the TX FIFO is less than the value of TX FIFO level. Use function
 183:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   \ref Cy_SCB_SetTxFifoLevel or set configuration structure txFifoTriggerLevel
 184:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   parameter to configure TX FIFO level value. \n
 185:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   <em>For example, the TX FIFO has 0 data elements (empty) and the TX FIFO level
 186:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   is 7. The TX trigger signal remains active until DMA does not load TX FIFO
 187:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   with 7 data elements (note that after the first TX load operation, the data 
 188:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   element goes to the shift register and TX FIFO remains empty).</em>
 189:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 190:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * To route SCB TX or RX trigger signals to the DMA controller, use \ref group_trigmux
 191:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * driver API.
 192:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 193:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \note
 194:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * To properly handle DMA level request signal activation and de-activation from the SCB
 195:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * peripheral block the DMA Descriptor typically must be configured to re-trigger
 196:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * after 16 Clk_Slow cycles.
 197:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 198:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \section group_scb_spi_lp Low Power Support
 199:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * The SPI driver provides the callback functions to handle power mode transition.
 200:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * The callback \ref Cy_SCB_SPI_DeepSleepCallback must be called
 201:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * during execution of \ref Cy_SysPm_DeepSleep; \ref Cy_SCB_SPI_HibernateCallback
 202:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * must be called during execution of \ref Cy_SysPm_Hibernate. To trigger the
 203:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * callback execution, the callback must be registered before calling the
 204:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * power mode transition function. Refer to \ref group_syspm driver for more
 205:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * information about power mode transitions and callback registration.
 206:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * 
 207:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * The SPI master is disabled during Deep Sleep and Hibernate and stops driving 
 208:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * the output pins. The state of the SPI master output pins SCLK, SS, and MOSI is 
 209:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * High-Z, which can cause unexpected behavior of the SPI Slave due to possible 
 210:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * glitches on these lines. These pins must be set to the inactive state before 
 211:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * entering Deep Sleep or Hibernate mode. To do that, configure the SPI master  
 212:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * pins output to drive the inactive state and High-Speed Input Output 
 213:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Multiplexer (HSIOM) to control output by GPIO (use \ref group_gpio 
 214:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * driver API). The pins configuration must be restored after exiting Deep Sleep 
 215:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * mode to return the SPI master control of the pins (after exiting Hibernate 
 216:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * mode, the system init code does the same). 
 217:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Note that the SPI master must be enabled to drive the pins during 
 218:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * configuration change not to cause glitches on the lines. Copy either or 
 219:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * both \ref Cy_SCB_SPI_DeepSleepCallback and \ref Cy_SCB_SPI_HibernateCallback 
 220:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * as appropriate, and make the changes described above inside the function.
 221:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Alternately, external pull-up or pull-down resistors can be connected 
 222:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * to the appropriate SPI lines to keep them inactive during Deep-Sleep or 
 223:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Hibernate.
 224:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 225:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \note
 226:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Only applicable for <b>rev-08 of the CY8CKIT-062-BLE</b>.
 227:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * For proper operation, when the SPI slave is configured to be a wakeup
 228:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * source from Deep Sleep mode, the \ref Cy_SCB_SPI_DeepSleepCallback must be
 229:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * copied and modified. Refer to the function description to get the details.
 230:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 231:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \section group_scb_spi_more_information More Information
 232:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * For more information on the SCB peripheral, refer to the technical reference
 233:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * manual (TRM).
 234:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 235:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \section group_scb_spi_MISRA MISRA-C Compliance
 236:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * <table class="doxtable">
 237:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   <tr>
 238:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <th>MISRA Rule</th>
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 36


 239:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <th>Rule Class (Required/Advisory)</th>
 240:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <th>Rule Description</th>
 241:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <th>Description of Deviation(s)</th>
 242:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   </tr>
 243:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   <tr>
 244:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>11.4</td>
 245:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>A</td>
 246:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>A cast should not be performed between a pointer to object type and
 247:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *         a different pointer to object type.</td>
 248:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>
 249:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *         * The pointer to the buffer memory is void to allow handling
 250:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *         different data types: uint8_t (4-8 bits) or uint16_t (9-16 bits).
 251:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *         The cast operation is safe because the configuration is verified
 252:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *         before operation is performed.
 253:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *         * The functions \ref Cy_SCB_SPI_DeepSleepCallback and
 254:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *         \ref Cy_SCB_SPI_HibernateCallback are callback of
 255:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *         \ref cy_en_syspm_status_t type. The cast operation safety in these
 256:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *         functions becomes the user's responsibility because pointers are
 257:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *         initialized when callback is registered in SysPm driver.</td>
 258:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   </tr>
 259:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   <tr>
 260:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>13.7</td>
 261:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>R</td>
 262:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>Boolean operations whose results are invariant shall not be
 263:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *         permitted.</td>
 264:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>The SCB block parameters can be a constant false or true depends on
 265:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *         the selected device and cause this violation.</td>
 266:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   </tr>
 267:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   <tr>
 268:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>14.1</td>
 269:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>R</td>
 270:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>There shall be no unreachable code.</td>
 271:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>The SCB block parameters can be a constant false or true depends on
 272:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *         the selected device and cause code to be unreachable.</td>
 273:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   </tr>
 274:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   <tr>
 275:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>14.2</td>
 276:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>R</td>
 277:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>All non-null statements shall either: a) have at least one side-effect
 278:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *         however executed, or b) cause control flow to change.</td>
 279:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>The unused function parameters are cast to void. This statement
 280:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *         has no side-effect and is used to suppress a compiler warning.</td>
 281:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   </tr>
 282:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   <tr>
 283:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>14.7</td>
 284:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>R</td>
 285:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>A function shall have a single point of exit at the end of the
 286:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *         function.</td>
 287:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>The functions can return from several points. This is done to improve
 288:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *         code clarity when returning error status code if input parameters
 289:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *         validation is failed.</td>
 290:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   </tr>
 291:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * </table>
 292:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 293:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \section group_scb_spi_changelog Changelog
 294:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * <table class="doxtable">
 295:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   <tr><th>Version</th><th>Changes</th><th>Reason for Change</th></tr>
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 37


 296:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   <tr>
 297:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>2.10</td>
 298:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>None.</td>
 299:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>SCB I2C driver updated.</td>
 300:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   </tr>
 301:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   <tr>
 302:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td rowspan="4"> 2.0</td>
 303:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>Fixed SPI callback notification when error event occurred.</td>
 304:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>The SPI callback passed incorrect event value if error event occurred.</td>
 305:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   </tr>
 306:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   <tr>
 307:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>Added parameters validation for public API.</td>
 308:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td></td>
 309:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   </tr>
 310:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   <tr>
 311:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>Replaced variables that have limited range of values with enumerated
 312:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *         types.</td>
 313:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td></td>
 314:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   </tr>
 315:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   <tr>
 316:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>Added missing "cy_cb_" to the callback function type names.</td>
 317:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td></td>
 318:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   </tr>
 319:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   <tr>
 320:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>1.0</td>
 321:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>Initial version.</td>
 322:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td></td>
 323:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   </tr>
 324:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * </table>
 325:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 326:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \defgroup group_scb_spi_macros Macros
 327:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \defgroup group_scb_spi_functions Functions
 328:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \{
 329:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \defgroup group_scb_spi_general_functions General
 330:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \defgroup group_scb_spi_high_level_functions High-Level
 331:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \defgroup group_scb_spi_low_level_functions Low-Level
 332:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \defgroup group_scb_spi_interrupt_functions Interrupt
 333:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \defgroup group_scb_spi_low_power_functions Low Power Callbacks
 334:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \}
 335:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \defgroup group_scb_spi_data_structures Data Structures
 336:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \defgroup group_scb_spi_enums Enumerated Types
 337:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 338:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 339:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #if !defined(CY_SCB_SPI_H)
 340:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_H
 341:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 342:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #include "cy_scb_common.h"
 343:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 344:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #if defined(__cplusplus)
 345:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** extern "C" {
 346:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #endif
 347:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 348:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /***************************************
 349:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *          Enumerated Types
 350:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** ***************************************/
 351:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 352:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 38


 353:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \addtogroup group_scb_spi_enums
 354:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \{
 355:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 356:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 357:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** SPI status codes */
 358:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** typedef enum
 359:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** {
 360:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /** Operation completed successfully */
 361:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     CY_SCB_SPI_SUCCESS = 0U,
 362:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 363:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /** One or more of input parameters are invalid */
 364:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     CY_SCB_SPI_BAD_PARAM = (CY_SCB_ID | CY_PDL_STATUS_ERROR | CY_SCB_SPI_ID | 1U),
 365:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 366:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /**
 367:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * The SPI is busy processing a transfer. Call \ref Cy_SCB_SPI_Transfer
 368:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * function again once that transfer is completed or aborted.
 369:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     */
 370:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     CY_SCB_SPI_TRANSFER_BUSY = (CY_SCB_ID | CY_PDL_STATUS_ERROR | CY_SCB_SPI_ID | 2U)
 371:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** } cy_en_scb_spi_status_t;
 372:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 373:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** SPI Modes */
 374:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** typedef enum
 375:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** {
 376:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     CY_SCB_SPI_SLAVE,   /**< Configures SCB for SPI Slave operation  */
 377:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     CY_SCB_SPI_MASTER,  /**< Configures SCB for SPI Master operation */
 378:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** } cy_en_scb_spi_mode_t;
 379:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 380:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** SPI Submodes */
 381:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** typedef enum
 382:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** {
 383:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /** Configures an SPI for a standard Motorola SPI operation */
 384:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     CY_SCB_SPI_MOTOROLA     = 0x0U,
 385:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 386:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /**
 387:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * Configures the SPI for the TI SPI operation. In the TI mode, the slave
 388:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * select is a pulse. In this case, the pulse coincides with the first bit.
 389:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     */
 390:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     CY_SCB_SPI_TI_COINCIDES = 0x01U,
 391:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 392:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /**
 393:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * Configures an SPI for the National SPI operation. This is a half-duplex
 394:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * mode of operation.
 395:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     */
 396:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     CY_SCB_SPI_NATIONAL     = 0x02U,
 397:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 398:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /**
 399:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * Configures an SPI for the TI SPI operation, in the TI mode. The slave
 400:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * select is a pulse. In this case the pulse precedes the first bit.
 401:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     */
 402:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     CY_SCB_SPI_TI_PRECEDES  = 0x05U,
 403:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** } cy_en_scb_spi_sub_mode_t;
 404:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 405:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** SPI SCLK Modes */
 406:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** typedef enum
 407:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** {
 408:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     CY_SCB_SPI_CPHA0_CPOL0 = 0U,   /**< Clock is active low, data is changed on first edge   */
 409:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     CY_SCB_SPI_CPHA0_CPOL1 = 1U,   /**< Clock is active high, data is changed on first edge  */
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 39


 410:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     CY_SCB_SPI_CPHA1_CPOL0 = 2U,   /**< Clock is active low, data is changed on second edge  */
 411:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     CY_SCB_SPI_CPHA1_CPOL1 = 3U,   /**< Clock is active high, data is changed on second edge */
 412:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** } cy_en_scb_spi_sclk_mode_t;
 413:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 414:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** SPI Slave Selects */
 415:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** typedef enum
 416:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** {
 417:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     CY_SCB_SPI_SLAVE_SELECT0 = 0U,   /**< Master will use Slave Select 0 */
 418:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     CY_SCB_SPI_SLAVE_SELECT1 = 1U,   /**< Master will use Slave Select 1 */
 419:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     CY_SCB_SPI_SLAVE_SELECT2 = 2U,   /**< Master will use Slave Select 2 */
 420:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     CY_SCB_SPI_SLAVE_SELECT3 = 3U,   /**< Master will use Slave Select 3 */
 421:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** } cy_en_scb_spi_slave_select_t;
 422:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 423:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** SPI Polarity */
 424:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** typedef enum
 425:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** {
 426:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     CY_SCB_SPI_ACTIVE_LOW  = 0U,    /**< Signal in question is active low */
 427:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     CY_SCB_SPI_ACTIVE_HIGH = 1U,    /**< Signal in question is active high */
 428:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** } cy_en_scb_spi_polarity_t;
 429:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 430:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** \} group_scb_spi_enums */
 431:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 432:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 433:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /***************************************
 434:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *       Type Definitions
 435:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** ***************************************/
 436:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 437:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 438:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \addtogroup group_scb_spi_data_structures
 439:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \{
 440:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 441:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 442:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 443:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Provides the typedef for the callback function called in the
 444:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \ref Cy_SCB_SPI_Interrupt to notify the user about occurrences of
 445:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \ref group_scb_spi_macros_callback_events.
 446:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 447:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** typedef void (* cy_cb_scb_spi_handle_events_t)(uint32_t event);
 448:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 449:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 450:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** SPI configuration structure */
 451:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** typedef struct cy_stc_scb_spi_config
 452:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** {
 453:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /** Specifies the mode of operation */
 454:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     cy_en_scb_spi_mode_t    spiMode;
 455:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 456:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /** Specifies the submode of SPI operation */
 457:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     cy_en_scb_spi_sub_mode_t    subMode;
 458:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 459:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /**
 460:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * Configures the SCLK operation for Motorola sub-mode, ignored for all
 461:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * other submodes
 462:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     */
 463:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     cy_en_scb_spi_sclk_mode_t    sclkMode;
 464:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 465:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /**
 466:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * Oversample factor for SPI.
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 40


 467:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * * For the master mode, the data rate is the SCB clock / oversample
 468:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     *   (valid range is 4-16).
 469:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * * For the slave mode, the oversample value is ignored. The data rate is
 470:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     *   determined by the SCB clock frequency. See the device datasheet for
 471:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     *   more details.
 472:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     */
 473:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     uint32_t    oversample;
 474:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 475:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /**
 476:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * The width of RX data (valid range 4-16). It must be the same as
 477:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * \ref txDataWidth except in National sub-mode.
 478:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     */
 479:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     uint32_t    rxDataWidth;
 480:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 481:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /**
 482:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * The width of TX data (valid range 4-16). It must be the same as
 483:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * \ref rxDataWidth except in National sub-mode.
 484:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     */
 485:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     uint32_t    txDataWidth;
 486:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 487:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /**
 488:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * Enables the hardware to shift out the data element MSB first, otherwise,
 489:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * LSB first
 490:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     */
 491:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     bool        enableMsbFirst;
 492:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 493:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /**
 494:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * Enables the master to generate a continuous SCLK regardless of whether
 495:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * there is data to send
 496:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     */
 497:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     bool        enableFreeRunSclk;
 498:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 499:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /**
 500:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * Enables a digital 3-tap median filter to be applied to the input
 501:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * of the RX FIFO to filter glitches on the line.
 502:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     */
 503:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     bool        enableInputFilter;
 504:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 505:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /**
 506:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * Enables the master to sample MISO line one half clock later to allow
 507:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * better timings.
 508:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     */
 509:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     bool        enableMisoLateSample;
 510:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 511:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /**
 512:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * Enables the master to transmit each data element separated by a
 513:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * de-assertion of the slave select line (only applicable for the master
 514:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * mode)
 515:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     */
 516:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     bool        enableTransferSeperation;
 517:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 518:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /**
 519:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * Sets active polarity of each SS line.
 520:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * This is a bit mask: bit 0 corresponds to SS0 and so on to SS3.
 521:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * 1 means active high, a 0 means active low.
 522:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     */
 523:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     uint32_t    ssPolarity;
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 41


 524:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 525:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /**
 526:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * When set, the slave will wake the device when the slave select line
 527:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * becomes active.
 528:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * Note that not all SCBs support this mode. Consult the device
 529:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * datasheet to determine which SCBs support wake from Deep Sleep.
 530:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     */
 531:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     bool        enableWakeFromSleep;
 532:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 533:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /**
 534:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * When there are more entries in the RX FIFO, then at this level
 535:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * the RX trigger output goes high. This output can be connected
 536:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * to a DMA channel through a trigger mux.
 537:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * Also, it controls the \ref CY_SCB_SPI_RX_TRIGGER interrupt source.
 538:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     */
 539:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     uint32_t    rxFifoTriggerLevel;
 540:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 541:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /**
 542:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * Bits set in this mask will allow events to cause an interrupt
 543:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * (See \ref group_scb_spi_macros_rx_fifo_status for the set of constant)
 544:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     */
 545:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     uint32_t    rxFifoIntEnableMask;
 546:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 547:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /**
 548:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * When there are fewer entries in the TX FIFO, then at this level
 549:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * the TX trigger output goes high. This output can be connected
 550:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * to a DMA channel through a trigger mux.
 551:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * Also, it controls the \ref CY_SCB_SPI_TX_TRIGGER interrupt source.
 552:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     */
 553:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     uint32_t    txFifoTriggerLevel;
 554:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 555:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /**
 556:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * Bits set in this mask allow events to cause an interrupt
 557:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * (See \ref group_scb_spi_macros_tx_fifo_status for the set of constants)
 558:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     */
 559:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     uint32_t    txFifoIntEnableMask;
 560:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 561:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /**
 562:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * Bits set in this mask allow events to cause an interrupt
 563:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * (See \ref group_scb_spi_macros_master_slave_status for the set of
 564:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * constants)
 565:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     */
 566:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     uint32_t    masterSlaveIntEnableMask;
 567:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 568:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** }cy_stc_scb_spi_config_t;
 569:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 570:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** SPI context structure.
 571:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * All fields for the context structure are internal. Firmware never reads or
 572:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * writes these values. Firmware allocates the structure and provides the
 573:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * address of the structure to the driver in function calls. Firmware must
 574:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * ensure that the defined instance of this structure remains in scope
 575:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * while the drive is in use.
 576:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 577:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** typedef struct cy_stc_scb_spi_context
 578:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** {
 579:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /** \cond INTERNAL */
 580:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     uint32_t volatile status;       /**< The receive status */
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 42


 581:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 582:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     void    *rxBuf;                 /**< The pointer to the receive buffer */
 583:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     uint32_t rxBufSize;             /**< The receive buffer size */
 584:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     uint32_t volatile rxBufIdx;     /**< The current location in the receive buffer */
 585:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 586:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     void    *txBuf;                 /**< The pointer to the transmit buffer */
 587:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     uint32_t txBufSize;             /**< The transmit buffer size */
 588:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     uint32_t volatile txBufIdx;     /**< The current location in the transmit buffer */
 589:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 590:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /**
 591:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * The pointer to an event callback that is called when any of
 592:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * \ref group_scb_spi_macros_callback_events occurs
 593:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     */
 594:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     cy_cb_scb_spi_handle_events_t cbEvents;
 595:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 596:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #if !defined(NDEBUG)
 597:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     uint32_t initKey;               /**< Tracks the context initialization */
 598:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #endif /* !(NDEBUG) */
 599:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /** \endcond */
 600:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** } cy_stc_scb_spi_context_t;
 601:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 602:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** \} group_scb_spi_data_structures */
 603:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 604:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 605:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /***************************************
 606:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *        Function Prototypes
 607:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** ***************************************/
 608:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 609:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 610:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \addtogroup group_scb_spi_general_functions
 611:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \{
 612:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 613:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** cy_en_scb_spi_status_t Cy_SCB_SPI_Init(CySCB_Type *base, cy_stc_scb_spi_config_t const *config,
 614:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                        cy_stc_scb_spi_context_t *context);
 615:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** void Cy_SCB_SPI_DeInit (CySCB_Type *base);
 616:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE void Cy_SCB_SPI_Enable(CySCB_Type *base);
 617:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** void Cy_SCB_SPI_Disable(CySCB_Type *base, cy_stc_scb_spi_context_t *context);
 618:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 619:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE void Cy_SCB_SPI_SetActiveSlaveSelect(CySCB_Type *base,
 620:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                     cy_en_scb_spi_slave_select_t slaveSelect);
 621:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE void Cy_SCB_SPI_SetActiveSlaveSelectPolarity(CySCB_Type *base,
 622:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                     cy_en_scb_spi_slave_select_t slaveSelect,
 623:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                     cy_en_scb_spi_polarity_t polarity);
 624:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 625:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE bool Cy_SCB_SPI_IsBusBusy(CySCB_Type const *base);
 626:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** \} group_scb_spi_general_functions */
 627:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 628:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 629:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \addtogroup group_scb_spi_high_level_functions
 630:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \{
 631:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 632:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** cy_en_scb_spi_status_t Cy_SCB_SPI_Transfer(CySCB_Type *base, void *txBuffer, void *rxBuffer, uint32
 633:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                            cy_stc_scb_spi_context_t *context);
 634:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** void     Cy_SCB_SPI_AbortTransfer    (CySCB_Type *base, cy_stc_scb_spi_context_t *context);
 635:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** uint32_t Cy_SCB_SPI_GetTransferStatus(CySCB_Type const *base, cy_stc_scb_spi_context_t const *conte
 636:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** uint32_t Cy_SCB_SPI_GetNumTransfered (CySCB_Type const *base, cy_stc_scb_spi_context_t const *conte
 637:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** \} group_scb_spi_high_level_functions */
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 43


 638:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 639:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 640:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \addtogroup group_scb_spi_low_level_functions
 641:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \{
 642:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 643:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE uint32_t Cy_SCB_SPI_Read     (CySCB_Type const *base);
 644:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE uint32_t Cy_SCB_SPI_ReadArray(CySCB_Type const *base, void *buffer, uint32_t size);
 645:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 646:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE uint32_t Cy_SCB_SPI_Write     (CySCB_Type *base, uint32_t data);
 647:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE uint32_t Cy_SCB_SPI_WriteArray(CySCB_Type *base, void *buffer, uint32_t size);
 648:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE void     Cy_SCB_SPI_WriteArrayBlocking(CySCB_Type *base, void *buffer, uint32_t siz
 649:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 650:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE uint32_t Cy_SCB_SPI_GetTxFifoStatus  (CySCB_Type const *base);
 651:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE void     Cy_SCB_SPI_ClearTxFifoStatus(CySCB_Type *base, uint32_t clearMask);
 652:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 653:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE uint32_t Cy_SCB_SPI_GetRxFifoStatus  (CySCB_Type const *base);
 654:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE void     Cy_SCB_SPI_ClearRxFifoStatus(CySCB_Type *base, uint32_t clearMask);
 655:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 656:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE uint32_t Cy_SCB_SPI_GetSlaveMasterStatus  (CySCB_Type const *base);
 657:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE void     Cy_SCB_SPI_ClearSlaveMasterStatus(CySCB_Type *base, uint32_t clearMask);
 658:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 659:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE uint32_t Cy_SCB_SPI_GetNumInTxFifo(CySCB_Type const *base);
 660:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE bool     Cy_SCB_SPI_IsTxComplete  (CySCB_Type const *base);
 661:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 662:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE uint32_t Cy_SCB_SPI_GetNumInRxFifo(CySCB_Type const *base);
 663:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 664:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE void Cy_SCB_SPI_ClearRxFifo(CySCB_Type *base);
 665:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE void Cy_SCB_SPI_ClearTxFifo(CySCB_Type *base);
 666:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** \} group_scb_spi_low_level_functions */
 667:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 668:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 669:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \addtogroup group_scb_spi_interrupt_functions
 670:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \{
 671:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 672:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** void Cy_SCB_SPI_Interrupt(CySCB_Type *base, cy_stc_scb_spi_context_t *context);
 673:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 674:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE void Cy_SCB_SPI_RegisterCallback(CySCB_Type const *base, cy_cb_scb_spi_handle_event
 675:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                                  cy_stc_scb_spi_context_t *context);
 676:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** \} group_scb_spi_interrupt_functions */
 677:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 678:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 679:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \addtogroup group_scb_spi_low_power_functions
 680:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \{
 681:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 682:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** cy_en_syspm_status_t Cy_SCB_SPI_DeepSleepCallback(cy_stc_syspm_callback_params_t *callbackParams);
 683:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** cy_en_syspm_status_t Cy_SCB_SPI_HibernateCallback(cy_stc_syspm_callback_params_t *callbackParams);
 684:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** \} group_scb_spi_low_power_functions */
 685:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 686:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 687:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /***************************************
 688:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *            API Constants
 689:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** ***************************************/
 690:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 691:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 692:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \addtogroup group_scb_spi_macros
 693:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \{
 694:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 44


 695:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 696:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 697:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \defgroup group_scb_spi_macros_tx_fifo_status SPI TX FIFO Statuses
 698:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Each SPI TX FIFO status is encoded in a separate bit. Therefore multiple bits
 699:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * may be set to indicate the current status.
 700:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \{
 701:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 702:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** The number of entries in the TX FIFO is less than the TX FIFO trigger level
 703:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * value
 704:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 705:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_TX_TRIGGER       (SCB_INTR_TX_TRIGGER_Msk)
 706:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 707:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** The TX FIFO is not full, there is a space for more data */
 708:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_TX_NOT_FULL      (SCB_INTR_TX_NOT_FULL_Msk)
 709:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 710:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 711:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * The TX FIFO is empty, note that there may still be data in the shift register.
 712:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 713:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_TX_EMPTY         (SCB_INTR_TX_EMPTY_Msk)
 714:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 715:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** An attempt to write to the full TX FIFO */
 716:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_TX_OVERFLOW      (SCB_INTR_TX_OVERFLOW_Msk)
 717:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 718:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 719:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Applicable only for the slave mode. The master tried to read more
 720:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * data elements than available.
 721:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 722:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_TX_UNDERFLOW     (SCB_INTR_TX_UNDERFLOW_Msk)
 723:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** \} group_scb_spi_macros_tx_fifo_status */
 724:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 725:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 726:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \defgroup group_scb_spi_macros_rx_fifo_status SPI RX FIFO Statuses
 727:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \{
 728:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Each SPI RX FIFO status is encoded in a separate bit. Therefore, multiple
 729:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * bits may be set to indicate the current status.
 730:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 731:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** The number of entries in the RX FIFO is more than the RX FIFO trigger
 732:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * level value.
 733:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 734:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_RX_TRIGGER       (SCB_INTR_RX_TRIGGER_Msk)
 735:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 736:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** The RX FIFO is not empty, there is data to read */
 737:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_RX_NOT_EMPTY     (SCB_INTR_RX_NOT_EMPTY_Msk)
 738:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 739:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 740:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * The RX FIFO is full. There is no more space for additional data.
 741:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Any additional data will be dropped.
 742:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 743:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_RX_FULL          (SCB_INTR_RX_FULL_Msk)
 744:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 745:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 746:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * The RX FIFO was full and there was an attempt to write to it.
 747:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * This additional data was dropped.
 748:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 749:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_RX_OVERFLOW      (SCB_INTR_RX_OVERFLOW_Msk)
 750:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 751:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** An attempt to read from an empty RX FIFO */
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 45


 752:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_RX_UNDERFLOW     (SCB_INTR_RX_UNDERFLOW_Msk)
 753:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** \} group_scb_spi_macros_rx_fifo_status */
 754:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 755:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 756:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \defgroup group_scb_spi_macros_master_slave_status SPI Master and Slave Statuses
 757:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \{
 758:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 759:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** The slave was deselected at the wrong time */
 760:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_SLAVE_ERR       (SCB_INTR_S_SPI_BUS_ERROR_Msk)
 761:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 762:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** The master has transmitted all data elements from FIFO and shifter */
 763:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_MASTER_DONE     (SCB_INTR_M_SPI_DONE_Msk)
 764:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** \} group_scb_spi_macros_master_slave_status */
 765:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 766:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 767:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \defgroup group_scb_spi_macros_xfer_status SPI Transfer Status
 768:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \{
 769:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Each SPI transfer status is encoded in a separate bit, therefore multiple bits
 770:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * may be set to indicate the current status.
 771:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 772:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 773:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Transfer operation started by \ref Cy_SCB_SPI_Transfer is in progress
 774:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 775:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_TRANSFER_ACTIVE     (0x01UL)
 776:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 777:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 778:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * All data elements specified by \ref Cy_SCB_SPI_Transfer for transmission
 779:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * have been loaded into the TX FIFO
 780:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 781:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_TRANSFER_IN_FIFO    (0x02UL)
 782:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 783:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** The slave was deselected at the wrong time. */
 784:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_SLAVE_TRANSFER_ERR  (SCB_INTR_S_SPI_BUS_ERROR_Msk)
 785:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 786:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 787:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * RX FIFO was full and there was an attempt to write to it.
 788:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * This additional data was dropped.
 789:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 790:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_TRANSFER_OVERFLOW   (SCB_INTR_RX_OVERFLOW_Msk)
 791:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 792:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 793:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Applicable only for the slave mode. The master tried to read more
 794:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * data elements than available in the TX FIFO.
 795:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 796:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_TRANSFER_UNDERFLOW  (SCB_INTR_TX_UNDERFLOW_Msk)
 797:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** \} group_scb_spi_macros_xfer_status */
 798:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 799:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 800:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \defgroup group_scb_spi_macros_callback_events SPI Callback Events
 801:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \{
 802:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Only single event is notified by the callback.
 803:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 804:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 805:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * All data elements specified by \ref Cy_SCB_SPI_Transfer for transmission
 806:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * have been loaded into the TX FIFO
 807:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 808:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_TRANSFER_IN_FIFO_EVENT  (0x01U)
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 46


 809:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 810:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** The transfer operation started by \ref Cy_SCB_SPI_Transfer is complete */
 811:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_TRANSFER_CMPLT_EVENT    (0x02U)
 812:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 813:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 814:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * An error occurred during the transfer. This includes overflow, underflow
 815:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * and a transfer error. Check \ref Cy_SCB_SPI_GetTransferStatus.
 816:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 817:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_TRANSFER_ERR_EVENT      (0x04U)
 818:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** \} group_scb_spi_macros_callback_events */
 819:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 820:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 821:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** Default TX value when no TX buffer is defined */
 822:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_DEFAULT_TX  (0x0000FFFFUL)
 823:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 824:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** Data returned by the hardware when an empty RX FIFO is read */
 825:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_RX_NO_DATA  (0xFFFFFFFFUL)
 826:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 827:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 828:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /***************************************
 829:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *         Internal Constants
 830:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** ***************************************/
 831:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 832:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** \cond INTERNAL */
 833:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_RX_INTR_MASK  (CY_SCB_SPI_RX_TRIGGER  | CY_SCB_SPI_RX_NOT_EMPTY | CY_SCB_SPI_RX_
 834:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                   CY_SCB_SPI_RX_OVERFLOW | CY_SCB_SPI_RX_UNDERFLOW)
 835:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 836:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_TX_INTR_MASK  (CY_SCB_SPI_TX_TRIGGER  | CY_SCB_SPI_TX_NOT_FULL | CY_SCB_SPI_TX_E
 837:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                   CY_SCB_SPI_TX_OVERFLOW | CY_SCB_SPI_TX_UNDERFLOW)
 838:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 839:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_MASTER_SLAVE_INTR_MASK (CY_SCB_SPI_MASTER_DONE | CY_SCB_SPI_SLAVE_ERR)
 840:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 841:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_TRANSFER_ERR    (CY_SCB_SPI_SLAVE_TRANSFER_ERR | CY_SCB_SPI_TRANSFER_OVERFLOW | 
 842:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                     CY_SCB_SPI_TRANSFER_UNDERFLOW)
 843:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 844:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_INIT_KEY        (0x00ABCDEFUL)
 845:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 846:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_IS_MODE_VALID(mode)          ( (CY_SCB_SPI_SLAVE  == (mode)) || \
 847:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                                   (CY_SCB_SPI_MASTER == (mode)) )
 848:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 849:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_IS_SUB_MODE_VALID(subMode)   ( (CY_SCB_SPI_MOTOROLA     == (subMode)) || \
 850:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                                   (CY_SCB_SPI_TI_COINCIDES == (subMode)) || \
 851:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                                   (CY_SCB_SPI_TI_PRECEDES  == (subMode)) || \
 852:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                                   (CY_SCB_SPI_NATIONAL     == (subMode)) )
 853:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 854:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_IS_SCLK_MODE_VALID(clkMode)  ( (CY_SCB_SPI_CPHA0_CPOL0 == (clkMode)) || \
 855:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                                   (CY_SCB_SPI_CPHA0_CPOL1 == (clkMode)) || \
 856:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                                   (CY_SCB_SPI_CPHA1_CPOL0 == (clkMode)) || \
 857:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                                   (CY_SCB_SPI_CPHA1_CPOL1 == (clkMode)) )
 858:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 859:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_IS_POLARITY_VALID(polarity)  ( (CY_SCB_SPI_ACTIVE_LOW  == (polarity)) || \
 860:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                                   (CY_SCB_SPI_ACTIVE_HIGH == (polarity)) )
 861:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 862:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_IS_SLAVE_SEL_VALID(ss)       ( (CY_SCB_SPI_SLAVE_SELECT0 == (ss)) || \
 863:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                                   (CY_SCB_SPI_SLAVE_SELECT1 == (ss)) || \
 864:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                                   (CY_SCB_SPI_SLAVE_SELECT2 == (ss)) || \
 865:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                                   (CY_SCB_SPI_SLAVE_SELECT3 == (ss)) )
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 47


 866:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 867:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_IS_OVERSAMPLE_VALID(ovs, mode)   ( (CY_SCB_SPI_MASTER == (mode)) ? (((ovs) >= 2U
 868:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_IS_DATA_WIDTH_VALID(width)       ( ((width) >= 4UL) && ((width) <= 16UL) )
 869:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_IS_SS_POLARITY_VALID(polarity)   ( (0UL == ((polarity) & (~0x0FUL))) )
 870:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_IS_BUFFER_VALID(txBuffer, rxBuffer, size)  ( ((size) > 0UL)  && \
 871:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                                                  (false == ((NULL == (txBuffer)) &&
 872:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 873:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_IS_BOTH_DATA_WIDTH_VALID(subMode, rxWidth, txWidth)  ( (CY_SCB_SPI_NATIONAL != (
 874:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                                                                     ((rxWidth) == (
 875:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 876:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** \endcond */
 877:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 878:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** \} group_scb_spi_macros */
 879:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 880:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 881:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /***************************************
 882:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *    In-line Function Implementation
 883:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** ***************************************/
 884:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 885:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 886:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \addtogroup group_scb_spi_general_functions
 887:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \{
 888:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 889:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 890:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /*******************************************************************************
 891:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Function Name: Cy_SCB_SPI_Enable
 892:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** ****************************************************************************//**
 893:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 894:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Enables the SCB block for the SPI operation.
 895:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 896:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \param base
 897:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * The pointer to the SPI SCB instance.
 898:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 899:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *******************************************************************************/
 900:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE void Cy_SCB_SPI_Enable(CySCB_Type *base)
 901:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** {
  82              		.loc 2 901 0
  83              		.cfi_startproc
  84              		@ args = 0, pretend = 0, frame = 8
  85              		@ frame_needed = 1, uses_anonymous_args = 0
  86              		@ link register save eliminated.
  87 0000 80B4     		push	{r7}
  88              		.cfi_def_cfa_offset 4
  89              		.cfi_offset 7, -4
  90 0002 83B0     		sub	sp, sp, #12
  91              		.cfi_def_cfa_offset 16
  92 0004 00AF     		add	r7, sp, #0
  93              		.cfi_def_cfa_register 7
  94 0006 7860     		str	r0, [r7, #4]
 902:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     base->CTRL |= SCB_CTRL_ENABLED_Msk;
  95              		.loc 2 902 0
  96 0008 7B68     		ldr	r3, [r7, #4]
  97 000a 1B68     		ldr	r3, [r3]
  98 000c 43F00042 		orr	r2, r3, #-2147483648
  99 0010 7B68     		ldr	r3, [r7, #4]
 100 0012 1A60     		str	r2, [r3]
 903:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** }
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 48


 101              		.loc 2 903 0
 102 0014 00BF     		nop
 103 0016 0C37     		adds	r7, r7, #12
 104              		.cfi_def_cfa_offset 4
 105 0018 BD46     		mov	sp, r7
 106              		.cfi_def_cfa_register 13
 107              		@ sp needed
 108 001a 5DF8047B 		ldr	r7, [sp], #4
 109              		.cfi_restore 7
 110              		.cfi_def_cfa_offset 0
 111 001e 7047     		bx	lr
 112              		.cfi_endproc
 113              	.LFE210:
 114              		.size	Cy_SCB_SPI_Enable, .-Cy_SCB_SPI_Enable
 115              		.section	.rodata
 116              		.align	2
 117              	.LC0:
 118 0000 47656E65 		.ascii	"Generated_Source\\PSoC6\\pdl\\drivers/peripheral/sc"
 118      72617465 
 118      645F536F 
 118      75726365 
 118      5C50536F 
 119 0030 622F6379 		.ascii	"b/cy_scb_spi.h\000"
 119      5F736362 
 119      5F737069 
 119      2E6800
 120              		.section	.text.Cy_SCB_SPI_SetActiveSlaveSelect,"ax",%progbits
 121              		.align	2
 122              		.thumb
 123              		.thumb_func
 124              		.type	Cy_SCB_SPI_SetActiveSlaveSelect, %function
 125              	Cy_SCB_SPI_SetActiveSlaveSelect:
 126              	.LFB212:
 904:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 905:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 906:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /*******************************************************************************
 907:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Function Name: Cy_SCB_SPI_IsBusBusy
 908:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** ****************************************************************************//**
 909:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 910:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Returns whether the SPI bus is busy or not. The bus busy is determined using
 911:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * the slave select signal.
 912:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * * Motorola and National Semiconductor sub-modes: the bus is busy after the
 913:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   slave select line is activated and lasts until the slave select line is
 914:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   deactivated.
 915:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * * Texas Instrument sub-modes: The bus is busy at the moment of the initial
 916:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   pulse on the slave select line and lasts until the transfer is complete.
 917:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 918:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \param base
 919:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * The pointer to the SPI SCB instance.
 920:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 921:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \return
 922:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * True - the bus is busy; false - the bus is idle.
 923:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 924:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \note
 925:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * * The SPI master does not assign the slave select line immediately after
 926:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   the first data element is written into the TX FIFO. It takes up to two SCLK
 927:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   clocks to assign the slave select line. Before this happens, the bus
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 49


 928:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   is considered idle.
 929:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * * If the SPI master is configured to separate a data elements transfer,
 930:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   the bus is busy during each element transfer and is free between them.
 931:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 932:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *******************************************************************************/
 933:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE bool Cy_SCB_SPI_IsBusBusy(CySCB_Type const *base)
 934:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** {
 935:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     return _FLD2BOOL(SCB_SPI_STATUS_BUS_BUSY, base->SPI_STATUS);
 936:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** }
 937:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 938:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 939:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /*******************************************************************************
 940:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Function Name: Cy_SCB_SPI_SetActiveSlaveSelect
 941:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** ****************************************************************************//**
 942:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 943:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Selects an active slave select line from one of four available.
 944:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * This function is applicable for the master and slave.
 945:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 946:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \param base
 947:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * The pointer to the SPI SCB instance.
 948:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 949:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \param slaveSelect
 950:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * The slave select line number.
 951:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * See \ref cy_en_scb_spi_slave_select_t for the set of constants.
 952:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 953:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \note
 954:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * The SCB be idle or disabled before calling this function.
 955:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 956:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *******************************************************************************/
 957:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE void Cy_SCB_SPI_SetActiveSlaveSelect(CySCB_Type *base, cy_en_scb_spi_slave_select_t
 958:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** {
 127              		.loc 2 958 0
 128              		.cfi_startproc
 129              		@ args = 0, pretend = 0, frame = 8
 130              		@ frame_needed = 1, uses_anonymous_args = 0
 131 0000 80B5     		push	{r7, lr}
 132              		.cfi_def_cfa_offset 8
 133              		.cfi_offset 7, -8
 134              		.cfi_offset 14, -4
 135 0002 82B0     		sub	sp, sp, #8
 136              		.cfi_def_cfa_offset 16
 137 0004 00AF     		add	r7, sp, #0
 138              		.cfi_def_cfa_register 7
 139 0006 7860     		str	r0, [r7, #4]
 140 0008 0B46     		mov	r3, r1
 141 000a FB70     		strb	r3, [r7, #3]
 959:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     CY_ASSERT_L3(CY_SCB_SPI_IS_SLAVE_SEL_VALID(slaveSelect));
 142              		.loc 2 959 0
 143 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 144 000e 002B     		cmp	r3, #0
 145 0010 0DD0     		beq	.L8
 146              		.loc 2 959 0 is_stmt 0 discriminator 1
 147 0012 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 148 0014 012B     		cmp	r3, #1
 149 0016 0AD0     		beq	.L8
 150              		.loc 2 959 0 discriminator 2
 151 0018 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 50


 152 001a 022B     		cmp	r3, #2
 153 001c 07D0     		beq	.L8
 154              		.loc 2 959 0 discriminator 3
 155 001e FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 156 0020 032B     		cmp	r3, #3
 157 0022 04D0     		beq	.L8
 158              		.loc 2 959 0 discriminator 4
 159 0024 40F2BF31 		movw	r1, #959
 160 0028 0848     		ldr	r0, .L9
 161 002a FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 162              	.L8:
 960:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 961:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     base->SPI_CTRL = _CLR_SET_FLD32U(base->SPI_CTRL, SCB_SPI_CTRL_SSEL, (uint32_t) slaveSelect);
 163              		.loc 2 961 0 is_stmt 1
 164 002e 7B68     		ldr	r3, [r7, #4]
 165 0030 1B6A     		ldr	r3, [r3, #32]
 166 0032 23F04062 		bic	r2, r3, #201326592
 167 0036 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 168 0038 9B06     		lsls	r3, r3, #26
 169 003a 03F04063 		and	r3, r3, #201326592
 170 003e 1A43     		orrs	r2, r2, r3
 171 0040 7B68     		ldr	r3, [r7, #4]
 172 0042 1A62     		str	r2, [r3, #32]
 962:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** }
 173              		.loc 2 962 0
 174 0044 00BF     		nop
 175 0046 0837     		adds	r7, r7, #8
 176              		.cfi_def_cfa_offset 8
 177 0048 BD46     		mov	sp, r7
 178              		.cfi_def_cfa_register 13
 179              		@ sp needed
 180 004a 80BD     		pop	{r7, pc}
 181              	.L10:
 182              		.align	2
 183              	.L9:
 184 004c 00000000 		.word	.LC0
 185              		.cfi_endproc
 186              	.LFE212:
 187              		.size	Cy_SCB_SPI_SetActiveSlaveSelect, .-Cy_SCB_SPI_SetActiveSlaveSelect
 188              		.section	.text.CY_EINK_SPIM_Interrupt,"ax",%progbits
 189              		.align	2
 190              		.thumb
 191              		.thumb_func
 192              		.type	CY_EINK_SPIM_Interrupt, %function
 193              	CY_EINK_SPIM_Interrupt:
 194              	.LFB260:
 195              		.file 3 "Generated_Source\\PSoC6\\CY_EINK_SPIM.h"
   1:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /***************************************************************************//**
   2:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * \file CY_EINK_SPIM.h
   3:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * \version 2.0
   4:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
   5:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *  This file provides constants and parameter values for the SPI component.
   6:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
   7:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ********************************************************************************
   8:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * \copyright
   9:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Copyright 2016-2017, Cypress Semiconductor Corporation. All rights reserved.
  10:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * You may use this file only in accordance with the license, terms, conditions,
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 51


  11:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * disclaimers, and limitations in the end user license agreement accompanying
  12:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * the software package with which this file was provided.
  13:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
  14:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
  15:Generated_Source\PSoC6/CY_EINK_SPIM.h **** #if !defined(CY_EINK_SPIM_CY_SCB_SPI_PDL_H)
  16:Generated_Source\PSoC6/CY_EINK_SPIM.h **** #define CY_EINK_SPIM_CY_SCB_SPI_PDL_H
  17:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
  18:Generated_Source\PSoC6/CY_EINK_SPIM.h **** #include "cyfitter.h"
  19:Generated_Source\PSoC6/CY_EINK_SPIM.h **** #include "scb/cy_scb_spi.h"
  20:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
  21:Generated_Source\PSoC6/CY_EINK_SPIM.h **** #if defined(__cplusplus)
  22:Generated_Source\PSoC6/CY_EINK_SPIM.h **** extern "C" {
  23:Generated_Source\PSoC6/CY_EINK_SPIM.h **** #endif
  24:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
  25:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /***************************************
  26:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *        Function Prototypes
  27:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ***************************************/
  28:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /**
  29:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * \addtogroup group_general
  30:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * @{
  31:Generated_Source\PSoC6/CY_EINK_SPIM.h **** */
  32:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /* Component specific functions. */
  33:Generated_Source\PSoC6/CY_EINK_SPIM.h **** void CY_EINK_SPIM_Start(void);
  34:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
  35:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /* Basic functions. */
  36:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE cy_en_scb_spi_status_t CY_EINK_SPIM_Init(cy_stc_scb_spi_config_t const *config);
  37:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void CY_EINK_SPIM_DeInit(void);
  38:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void CY_EINK_SPIM_Enable(void);
  39:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void CY_EINK_SPIM_Disable(void);
  40:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
  41:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /* Register callback. */
  42:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void CY_EINK_SPIM_RegisterCallback(cy_cb_scb_spi_handle_events_t callback);
  43:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
  44:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /* Bus state. */
  45:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE bool CY_EINK_SPIM_IsBusBusy(void);
  46:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
  47:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /* Slave select control. */
  48:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void CY_EINK_SPIM_SetActiveSlaveSelect(cy_en_scb_spi_slave_select_t slaveSelect);
  49:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void CY_EINK_SPIM_SetActiveSlaveSelectPolarity(cy_en_scb_spi_slave_select_t slaveSe
  50:Generated_Source\PSoC6/CY_EINK_SPIM.h ****                                                                    cy_en_scb_spi_polarity_t polarit
  51:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
  52:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /* Low level: read. */
  53:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_Read(void);
  54:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_ReadArray(void *buffer, uint32_t size);
  55:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_GetRxFifoStatus(void);
  56:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void     CY_EINK_SPIM_ClearRxFifoStatus(uint32_t clearMask);
  57:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_GetNumInRxFifo(void);
  58:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void     CY_EINK_SPIM_ClearRxFifo(void);
  59:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
  60:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /* Low level: write. */
  61:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_Write(uint32_t data);
  62:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_WriteArray(void *buffer, uint32_t size);
  63:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void     CY_EINK_SPIM_WriteArrayBlocking(void *buffer, uint32_t size);
  64:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_GetTxFifoStatus(void);
  65:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void     CY_EINK_SPIM_ClearTxFifoStatus(uint32_t clearMask);
  66:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_GetNumInTxFifo(void);
  67:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE bool     CY_EINK_SPIM_IsTxComplete(void);
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 52


  68:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void     CY_EINK_SPIM_ClearTxFifo(void);
  69:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
  70:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /* Master/slave specific status. */
  71:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_GetSlaveMasterStatus(void);
  72:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void     CY_EINK_SPIM_ClearSlaveMasterStatus(uint32_t clearMask);
  73:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
  74:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /* High level: transfer functions. */
  75:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE cy_en_scb_spi_status_t CY_EINK_SPIM_Transfer(void *txBuffer, void *rxBuffer, uint32
  76:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void     CY_EINK_SPIM_AbortTransfer(void);
  77:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_GetTransferStatus(void);
  78:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_GetNumTransfered(void);
  79:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
  80:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /* Interrupt handler */
  81:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void CY_EINK_SPIM_Interrupt(void);
  82:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /** @} group_general */
  83:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
  84:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
  85:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /***************************************
  86:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *    Variables with External Linkage
  87:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ***************************************/
  88:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /**
  89:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * \addtogroup group_globals
  90:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * @{
  91:Generated_Source\PSoC6/CY_EINK_SPIM.h **** */
  92:Generated_Source\PSoC6/CY_EINK_SPIM.h **** extern uint8_t CY_EINK_SPIM_initVar;
  93:Generated_Source\PSoC6/CY_EINK_SPIM.h **** extern cy_stc_scb_spi_config_t const CY_EINK_SPIM_config;
  94:Generated_Source\PSoC6/CY_EINK_SPIM.h **** extern cy_stc_scb_spi_context_t CY_EINK_SPIM_context;
  95:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /** @} group_globals */
  96:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
  97:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
  98:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /***************************************
  99:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *         Preprocessor Macros
 100:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ***************************************/
 101:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /**
 102:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * \addtogroup group_macros
 103:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * @{
 104:Generated_Source\PSoC6/CY_EINK_SPIM.h **** */
 105:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /** The pointer to the base address of the hardware */
 106:Generated_Source\PSoC6/CY_EINK_SPIM.h **** #define CY_EINK_SPIM_HW     ((CySCB_Type *) CY_EINK_SPIM_SCB__HW)
 107:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 108:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /** The slave select line 0 constant which takes into account pin placement */
 109:Generated_Source\PSoC6/CY_EINK_SPIM.h **** #define CY_EINK_SPIM_SPI_SLAVE_SELECT0    ( (cy_en_scb_spi_slave_select_t) CY_EINK_SPIM_SCB__SS0_PO
 110:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 111:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /** The slave select line 1 constant which takes into account pin placement */
 112:Generated_Source\PSoC6/CY_EINK_SPIM.h **** #define CY_EINK_SPIM_SPI_SLAVE_SELECT1    ( (cy_en_scb_spi_slave_select_t) CY_EINK_SPIM_SCB__SS1_PO
 113:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 114:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /** The slave select line 2 constant which takes into account pin placement */
 115:Generated_Source\PSoC6/CY_EINK_SPIM.h **** #define CY_EINK_SPIM_SPI_SLAVE_SELECT2    ( (cy_en_scb_spi_slave_select_t) CY_EINK_SPIM_SCB__SS2_PO
 116:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 117:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /** The slave select line 3 constant which takes into account pin placement */
 118:Generated_Source\PSoC6/CY_EINK_SPIM.h **** #define CY_EINK_SPIM_SPI_SLAVE_SELECT3    ((cy_en_scb_spi_slave_select_t) CY_EINK_SPIM_SCB__SS3_POS
 119:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /** @} group_macros */
 120:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 121:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 122:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /***************************************
 123:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *    In-line Function Implementation
 124:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ***************************************/
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 53


 125:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 126:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 127:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_Init
 128:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 129:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 130:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_Init() PDL driver function.
 131:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 132:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 133:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE cy_en_scb_spi_status_t CY_EINK_SPIM_Init(cy_stc_scb_spi_config_t const *config)
 134:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 135:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     return Cy_SCB_SPI_Init(CY_EINK_SPIM_HW, config, &CY_EINK_SPIM_context);
 136:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 137:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 138:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 139:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 140:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_DeInit
 141:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 142:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 143:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_DeInit() PDL driver function.
 144:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 145:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 146:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void CY_EINK_SPIM_DeInit(void)
 147:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 148:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     Cy_SCB_SPI_DeInit(CY_EINK_SPIM_HW);
 149:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 150:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 151:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 152:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 153:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_Enable
 154:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 155:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 156:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_Enable() PDL driver function.
 157:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 158:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 159:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void CY_EINK_SPIM_Enable(void)
 160:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 161:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     Cy_SCB_SPI_Enable(CY_EINK_SPIM_HW);
 162:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 163:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 164:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 165:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 166:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_Disable
 167:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 168:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 169:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_Disable() PDL driver function.
 170:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 171:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 172:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void CY_EINK_SPIM_Disable(void)
 173:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 174:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     Cy_SCB_SPI_Disable(CY_EINK_SPIM_HW, &CY_EINK_SPIM_context);
 175:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 176:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 177:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 178:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 179:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_RegisterCallback
 180:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 181:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 54


 182:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_RegisterCallback() PDL driver function.
 183:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 184:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 185:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void CY_EINK_SPIM_RegisterCallback(cy_cb_scb_spi_handle_events_t callback)
 186:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 187:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     Cy_SCB_SPI_RegisterCallback(CY_EINK_SPIM_HW, callback, &CY_EINK_SPIM_context);
 188:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 189:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 190:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 191:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 192:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_IsBusBusy
 193:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 194:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 195:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_IsBusBusy() PDL driver function.
 196:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 197:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 198:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE bool CY_EINK_SPIM_IsBusBusy(void)
 199:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 200:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     return Cy_SCB_SPI_IsBusBusy(CY_EINK_SPIM_HW);
 201:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 202:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 203:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 204:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 205:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_SetActiveSlaveSelect
 206:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 207:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 208:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_SetActiveSlaveSelect() PDL driver function.
 209:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 210:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 211:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void CY_EINK_SPIM_SetActiveSlaveSelect(cy_en_scb_spi_slave_select_t slaveSelect)
 212:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 213:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     Cy_SCB_SPI_SetActiveSlaveSelect(CY_EINK_SPIM_HW, slaveSelect);
 214:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 215:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 216:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 217:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 218:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_SetActiveSlaveSelectPolarity
 219:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 220:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 221:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_SetActiveSlaveSelectPolarity() PDL driver function.
 222:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 223:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 224:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void CY_EINK_SPIM_SetActiveSlaveSelectPolarity(cy_en_scb_spi_slave_select_t slaveSe
 225:Generated_Source\PSoC6/CY_EINK_SPIM.h ****                                                                    cy_en_scb_spi_polarity_t polarit
 226:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 227:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     Cy_SCB_SPI_SetActiveSlaveSelectPolarity(CY_EINK_SPIM_HW, slaveSelect, polarity);
 228:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 229:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 230:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 231:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 232:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_Read
 233:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 234:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 235:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_Read() PDL driver function.
 236:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 237:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 238:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_Read(void)
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 55


 239:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 240:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     return Cy_SCB_SPI_Read(CY_EINK_SPIM_HW);
 241:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 242:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 243:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 244:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 245:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_ReadArray
 246:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 247:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 248:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_ReadArray() PDL driver function.
 249:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 250:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 251:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_ReadArray(void *buffer, uint32_t size)
 252:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 253:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     return Cy_SCB_SPI_ReadArray(CY_EINK_SPIM_HW, buffer, size);
 254:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 255:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 256:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 257:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 258:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_GetRxFifoStatus
 259:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 260:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 261:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_GetRxFifoStatus() PDL driver function.
 262:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 263:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 264:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_GetRxFifoStatus(void)
 265:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 266:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     return Cy_SCB_SPI_GetRxFifoStatus(CY_EINK_SPIM_HW);
 267:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 268:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 269:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 270:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 271:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_ClearRxFifoStatus
 272:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 273:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 274:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_ClearRxFifoStatus() PDL driver function.
 275:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 276:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 277:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void CY_EINK_SPIM_ClearRxFifoStatus(uint32_t clearMask)
 278:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 279:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     Cy_SCB_SPI_ClearRxFifoStatus(CY_EINK_SPIM_HW, clearMask);
 280:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 281:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 282:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 283:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 284:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_GetNumInRxFifo
 285:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 286:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 287:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_GetNumInRxFifo() PDL driver function.
 288:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 289:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 290:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_GetNumInRxFifo(void)
 291:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 292:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     return Cy_SCB_GetNumInRxFifo(CY_EINK_SPIM_HW);
 293:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 294:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 295:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 56


 296:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 297:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_ClearRxFifo
 298:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 299:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 300:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_ClearRxFifo() PDL driver function.
 301:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 302:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 303:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void CY_EINK_SPIM_ClearRxFifo(void)
 304:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 305:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     Cy_SCB_SPI_ClearRxFifo(CY_EINK_SPIM_HW);
 306:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 307:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 308:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 309:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 310:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_Write
 311:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 312:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 313:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_Write() PDL driver function.
 314:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 315:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 316:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_Write(uint32_t data)
 317:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 318:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     return Cy_SCB_SPI_Write(CY_EINK_SPIM_HW, data);
 319:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 320:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 321:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 322:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 323:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_WriteArray
 324:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 325:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 326:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_WriteArray() PDL driver function.
 327:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 328:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 329:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_WriteArray(void *buffer, uint32_t size)
 330:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 331:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     return Cy_SCB_SPI_WriteArray(CY_EINK_SPIM_HW, buffer, size);
 332:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 333:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 334:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 335:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 336:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_WriteArrayBlocking
 337:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 338:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 339:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_WriteArrayBlocking() PDL driver function.
 340:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 341:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 342:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void CY_EINK_SPIM_WriteArrayBlocking(void *buffer, uint32_t size)
 343:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 344:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     Cy_SCB_SPI_WriteArrayBlocking(CY_EINK_SPIM_HW, buffer, size);
 345:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 346:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 347:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 348:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 349:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_GetTxFifoStatus
 350:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 351:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 352:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_GetTxFifoStatus() PDL driver function.
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 57


 353:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 354:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 355:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_GetTxFifoStatus(void)
 356:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 357:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     return Cy_SCB_SPI_GetTxFifoStatus(CY_EINK_SPIM_HW);
 358:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 359:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 360:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 361:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 362:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_ClearTxFifoStatus
 363:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 364:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 365:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_ClearTxFifoStatus() PDL driver function.
 366:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 367:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 368:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void CY_EINK_SPIM_ClearTxFifoStatus(uint32_t clearMask)
 369:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 370:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     Cy_SCB_SPI_ClearTxFifoStatus(CY_EINK_SPIM_HW, clearMask);
 371:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 372:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 373:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 374:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 375:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_GetNumInTxFifo
 376:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 377:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 378:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_GetNumInTxFifo() PDL driver function.
 379:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 380:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 381:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_GetNumInTxFifo(void)
 382:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 383:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     return Cy_SCB_SPI_GetNumInTxFifo(CY_EINK_SPIM_HW);
 384:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 385:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 386:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 387:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 388:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_IsTxComplete
 389:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 390:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 391:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_IsTxComplete() PDL driver function.
 392:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 393:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 394:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE bool CY_EINK_SPIM_IsTxComplete(void)
 395:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 396:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     return Cy_SCB_SPI_IsTxComplete(CY_EINK_SPIM_HW);
 397:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 398:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 399:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 400:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 401:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_ClearTxFifo
 402:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 403:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 404:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_ClearTxFifo() PDL driver function.
 405:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 406:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 407:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void CY_EINK_SPIM_ClearTxFifo(void)
 408:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 409:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     Cy_SCB_SPI_ClearTxFifo(CY_EINK_SPIM_HW);
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 58


 410:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 411:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 412:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 413:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 414:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_GetSlaveMasterStatus
 415:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 416:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 417:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_GetSlaveMasterStatus() PDL driver function.
 418:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 419:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 420:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_GetSlaveMasterStatus(void)
 421:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 422:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     return Cy_SCB_SPI_GetSlaveMasterStatus(CY_EINK_SPIM_HW);
 423:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 424:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 425:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 426:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 427:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_ClearSlaveMasterStatus
 428:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 429:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 430:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_ClearSlaveMasterStatus() PDL driver function.
 431:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 432:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 433:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void CY_EINK_SPIM_ClearSlaveMasterStatus(uint32_t clearMask)
 434:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 435:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     Cy_SCB_SPI_ClearSlaveMasterStatus(CY_EINK_SPIM_HW, clearMask);
 436:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 437:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 438:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 439:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 440:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_Transfer
 441:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 442:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 443:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_Transfer() PDL driver function.
 444:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 445:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 446:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE cy_en_scb_spi_status_t CY_EINK_SPIM_Transfer(void *txBuffer, void *rxBuffer, uint32
 447:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 448:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     return Cy_SCB_SPI_Transfer(CY_EINK_SPIM_HW, txBuffer, rxBuffer, size, &CY_EINK_SPIM_context);
 449:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 450:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 451:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 452:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_AbortTransfer
 453:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 454:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 455:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_AbortTransfer() PDL driver function.
 456:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 457:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 458:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void CY_EINK_SPIM_AbortTransfer(void)
 459:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 460:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     Cy_SCB_SPI_AbortTransfer(CY_EINK_SPIM_HW, &CY_EINK_SPIM_context);
 461:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 462:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 463:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 464:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 465:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_GetTransferStatus
 466:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 59


 467:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 468:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_GetTransferStatus() PDL driver function.
 469:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 470:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 471:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_GetTransferStatus(void)
 472:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 473:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     return Cy_SCB_SPI_GetTransferStatus(CY_EINK_SPIM_HW, &CY_EINK_SPIM_context);
 474:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 475:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 476:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 477:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 478:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_GetNumTransfered
 479:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 480:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 481:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_GetNumTransfered() PDL driver function.
 482:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 483:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 484:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_GetNumTransfered(void)
 485:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 486:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     return Cy_SCB_SPI_GetNumTransfered(CY_EINK_SPIM_HW, &CY_EINK_SPIM_context);
 487:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 488:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 489:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 490:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 491:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_Interrupt
 492:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 493:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 494:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_Interrupt() PDL driver function.
 495:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 496:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 497:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void CY_EINK_SPIM_Interrupt(void)
 498:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 196              		.loc 3 498 0
 197              		.cfi_startproc
 198              		@ args = 0, pretend = 0, frame = 0
 199              		@ frame_needed = 1, uses_anonymous_args = 0
 200 0000 80B5     		push	{r7, lr}
 201              		.cfi_def_cfa_offset 8
 202              		.cfi_offset 7, -8
 203              		.cfi_offset 14, -4
 204 0002 00AF     		add	r7, sp, #0
 205              		.cfi_def_cfa_register 7
 499:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     Cy_SCB_SPI_Interrupt(CY_EINK_SPIM_HW, &CY_EINK_SPIM_context);
 206              		.loc 3 499 0
 207 0004 0249     		ldr	r1, .L12
 208 0006 0348     		ldr	r0, .L12+4
 209 0008 FFF7FEFF 		bl	Cy_SCB_SPI_Interrupt
 500:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 210              		.loc 3 500 0
 211 000c 00BF     		nop
 212 000e 80BD     		pop	{r7, pc}
 213              	.L13:
 214              		.align	2
 215              	.L12:
 216 0010 00000000 		.word	CY_EINK_SPIM_context
 217 0014 00006740 		.word	1080492032
 218              		.cfi_endproc
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 60


 219              	.LFE260:
 220              		.size	CY_EINK_SPIM_Interrupt, .-CY_EINK_SPIM_Interrupt
 221              		.global	CY_EINK_SPIM_initVar
 222              		.bss
 223              		.type	CY_EINK_SPIM_initVar, %object
 224              		.size	CY_EINK_SPIM_initVar, 1
 225              	CY_EINK_SPIM_initVar:
 226 0000 00       		.space	1
 227              		.global	CY_EINK_SPIM_config
 228              		.section	.rodata
 229 003f 00       		.align	2
 230              		.type	CY_EINK_SPIM_config, %object
 231              		.size	CY_EINK_SPIM_config, 52
 232              	CY_EINK_SPIM_config:
 233 0040 01       		.byte	1
 234 0041 00       		.byte	0
 235 0042 00       		.byte	0
 236 0043 00       		.space	1
 237 0044 05000000 		.word	5
 238 0048 08000000 		.word	8
 239 004c 08000000 		.word	8
 240 0050 01       		.byte	1
 241 0051 00       		.byte	0
 242 0052 00       		.byte	0
 243 0053 00       		.byte	0
 244 0054 00       		.byte	0
 245 0055 000000   		.space	3
 246 0058 00000000 		.word	0
 247 005c 00       		.byte	0
 248 005d 000000   		.space	3
 249 0060 00000000 		.word	0
 250 0064 00000000 		.word	0
 251 0068 00000000 		.word	0
 252 006c 00000000 		.word	0
 253 0070 00000000 		.word	0
 254              		.comm	CY_EINK_SPIM_context,36,4
 255              		.section	.text.CY_EINK_SPIM_Start,"ax",%progbits
 256              		.align	2
 257              		.global	CY_EINK_SPIM_Start
 258              		.thumb
 259              		.thumb_func
 260              		.type	CY_EINK_SPIM_Start, %function
 261              	CY_EINK_SPIM_Start:
 262              	.LFB264:
 263              		.file 4 "Generated_Source\\PSoC6\\CY_EINK_SPIM.c"
   1:Generated_Source\PSoC6/CY_EINK_SPIM.c **** /***************************************************************************//**
   2:Generated_Source\PSoC6/CY_EINK_SPIM.c **** * \file CY_EINK_SPIM.c
   3:Generated_Source\PSoC6/CY_EINK_SPIM.c **** * \version 2.0
   4:Generated_Source\PSoC6/CY_EINK_SPIM.c **** *
   5:Generated_Source\PSoC6/CY_EINK_SPIM.c **** *  This file provides the source code to the API for the SPI Component.
   6:Generated_Source\PSoC6/CY_EINK_SPIM.c **** *
   7:Generated_Source\PSoC6/CY_EINK_SPIM.c **** ********************************************************************************
   8:Generated_Source\PSoC6/CY_EINK_SPIM.c **** * \copyright
   9:Generated_Source\PSoC6/CY_EINK_SPIM.c **** * Copyright 2016-2017, Cypress Semiconductor Corporation. All rights reserved.
  10:Generated_Source\PSoC6/CY_EINK_SPIM.c **** * You may use this file only in accordance with the license, terms, conditions,
  11:Generated_Source\PSoC6/CY_EINK_SPIM.c **** * disclaimers, and limitations in the end user license agreement accompanying
  12:Generated_Source\PSoC6/CY_EINK_SPIM.c **** * the software package with which this file was provided.
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 61


  13:Generated_Source\PSoC6/CY_EINK_SPIM.c **** *******************************************************************************/
  14:Generated_Source\PSoC6/CY_EINK_SPIM.c **** 
  15:Generated_Source\PSoC6/CY_EINK_SPIM.c **** #include "CY_EINK_SPIM.h"
  16:Generated_Source\PSoC6/CY_EINK_SPIM.c **** #include "sysint/cy_sysint.h"
  17:Generated_Source\PSoC6/CY_EINK_SPIM.c **** #include "cyfitter_sysint.h"
  18:Generated_Source\PSoC6/CY_EINK_SPIM.c **** #include "cyfitter_sysint_cfg.h"
  19:Generated_Source\PSoC6/CY_EINK_SPIM.c **** 
  20:Generated_Source\PSoC6/CY_EINK_SPIM.c **** #if defined(__cplusplus)
  21:Generated_Source\PSoC6/CY_EINK_SPIM.c **** extern "C" {
  22:Generated_Source\PSoC6/CY_EINK_SPIM.c **** #endif
  23:Generated_Source\PSoC6/CY_EINK_SPIM.c **** 
  24:Generated_Source\PSoC6/CY_EINK_SPIM.c **** /***************************************
  25:Generated_Source\PSoC6/CY_EINK_SPIM.c **** *     Global variables
  26:Generated_Source\PSoC6/CY_EINK_SPIM.c **** ***************************************/
  27:Generated_Source\PSoC6/CY_EINK_SPIM.c **** 
  28:Generated_Source\PSoC6/CY_EINK_SPIM.c **** /** CY_EINK_SPIM_initVar indicates whether the CY_EINK_SPIM
  29:Generated_Source\PSoC6/CY_EINK_SPIM.c **** *  component has been initialized. The variable is initialized to 0
  30:Generated_Source\PSoC6/CY_EINK_SPIM.c **** *  and set to 1 the first time CY_EINK_SPIM_Start() is called.
  31:Generated_Source\PSoC6/CY_EINK_SPIM.c **** *  This allows  the component to restart without reinitialization
  32:Generated_Source\PSoC6/CY_EINK_SPIM.c **** *  after the first call to the CY_EINK_SPIM_Start() routine.
  33:Generated_Source\PSoC6/CY_EINK_SPIM.c **** *
  34:Generated_Source\PSoC6/CY_EINK_SPIM.c **** *  If re-initialization of the component is required, then the
  35:Generated_Source\PSoC6/CY_EINK_SPIM.c **** *  CY_EINK_SPIM_Init() function can be called before the
  36:Generated_Source\PSoC6/CY_EINK_SPIM.c **** *  CY_EINK_SPIM_Start() or CY_EINK_SPIM_Enable() function.
  37:Generated_Source\PSoC6/CY_EINK_SPIM.c **** */
  38:Generated_Source\PSoC6/CY_EINK_SPIM.c **** uint8_t CY_EINK_SPIM_initVar = 0U;
  39:Generated_Source\PSoC6/CY_EINK_SPIM.c **** 
  40:Generated_Source\PSoC6/CY_EINK_SPIM.c **** /** The instance-specific configuration structure.
  41:Generated_Source\PSoC6/CY_EINK_SPIM.c **** * The pointer to this structure should be passed to Cy_SCB_SPI_Init function
  42:Generated_Source\PSoC6/CY_EINK_SPIM.c **** * to initialize component with GUI selected settings.
  43:Generated_Source\PSoC6/CY_EINK_SPIM.c **** */
  44:Generated_Source\PSoC6/CY_EINK_SPIM.c **** cy_stc_scb_spi_config_t const CY_EINK_SPIM_config =
  45:Generated_Source\PSoC6/CY_EINK_SPIM.c **** {
  46:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     .spiMode  = CY_SCB_SPI_MASTER,
  47:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     .subMode  = CY_SCB_SPI_MOTOROLA,
  48:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     .sclkMode = CY_SCB_SPI_CPHA0_CPOL0,
  49:Generated_Source\PSoC6/CY_EINK_SPIM.c **** 
  50:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     .oversample = 5UL,
  51:Generated_Source\PSoC6/CY_EINK_SPIM.c **** 
  52:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     .rxDataWidth              = 8UL,
  53:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     .txDataWidth              = 8UL,
  54:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     .enableMsbFirst           = true,
  55:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     .enableInputFilter        = false,
  56:Generated_Source\PSoC6/CY_EINK_SPIM.c **** 
  57:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     .enableFreeRunSclk        = false,
  58:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     .enableMisoLateSample     = false,
  59:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     .enableTransferSeperation = false,
  60:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     .ssPolarity               = ((((uint32_t) CY_SCB_SPI_ACTIVE_LOW) << CY_EINK_SPIM_SPI_SLAVE_SELE
  61:Generated_Source\PSoC6/CY_EINK_SPIM.c ****                                  (((uint32_t) CY_SCB_SPI_ACTIVE_LOW) << CY_EINK_SPIM_SPI_SLAVE_SELE
  62:Generated_Source\PSoC6/CY_EINK_SPIM.c ****                                  (((uint32_t) CY_SCB_SPI_ACTIVE_LOW) << CY_EINK_SPIM_SPI_SLAVE_SELE
  63:Generated_Source\PSoC6/CY_EINK_SPIM.c ****                                  (((uint32_t) CY_SCB_SPI_ACTIVE_LOW) << CY_EINK_SPIM_SPI_SLAVE_SELE
  64:Generated_Source\PSoC6/CY_EINK_SPIM.c **** 
  65:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     .enableWakeFromSleep = false,
  66:Generated_Source\PSoC6/CY_EINK_SPIM.c **** 
  67:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     .rxFifoTriggerLevel  = 0UL,
  68:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     .rxFifoIntEnableMask = 0x0UL,
  69:Generated_Source\PSoC6/CY_EINK_SPIM.c **** 
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 62


  70:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     .txFifoTriggerLevel  = 0UL,
  71:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     .txFifoIntEnableMask = 0x0UL,
  72:Generated_Source\PSoC6/CY_EINK_SPIM.c **** 
  73:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     .masterSlaveIntEnableMask = 0x0UL
  74:Generated_Source\PSoC6/CY_EINK_SPIM.c **** };
  75:Generated_Source\PSoC6/CY_EINK_SPIM.c **** 
  76:Generated_Source\PSoC6/CY_EINK_SPIM.c **** /** The instance-specific context structure.
  77:Generated_Source\PSoC6/CY_EINK_SPIM.c **** * It is used while the driver operation for internal configuration and
  78:Generated_Source\PSoC6/CY_EINK_SPIM.c **** * data keeping for the SPI. The user should not modify anything in this 
  79:Generated_Source\PSoC6/CY_EINK_SPIM.c **** * structure.
  80:Generated_Source\PSoC6/CY_EINK_SPIM.c **** */
  81:Generated_Source\PSoC6/CY_EINK_SPIM.c **** cy_stc_scb_spi_context_t CY_EINK_SPIM_context;
  82:Generated_Source\PSoC6/CY_EINK_SPIM.c **** 
  83:Generated_Source\PSoC6/CY_EINK_SPIM.c **** 
  84:Generated_Source\PSoC6/CY_EINK_SPIM.c **** /*******************************************************************************
  85:Generated_Source\PSoC6/CY_EINK_SPIM.c **** * Function Name: CY_EINK_SPIM_Start
  86:Generated_Source\PSoC6/CY_EINK_SPIM.c **** ****************************************************************************//**
  87:Generated_Source\PSoC6/CY_EINK_SPIM.c **** *
  88:Generated_Source\PSoC6/CY_EINK_SPIM.c **** * Invokes CY_EINK_SPIM_Init() and CY_EINK_SPIM_Enable().
  89:Generated_Source\PSoC6/CY_EINK_SPIM.c **** * Also configures interrupt if it is internal.
  90:Generated_Source\PSoC6/CY_EINK_SPIM.c **** * After this function call the component is enabled and ready for operation.
  91:Generated_Source\PSoC6/CY_EINK_SPIM.c **** * This is the preferred method to begin component operation.
  92:Generated_Source\PSoC6/CY_EINK_SPIM.c **** *
  93:Generated_Source\PSoC6/CY_EINK_SPIM.c **** * \globalvars
  94:Generated_Source\PSoC6/CY_EINK_SPIM.c **** * \ref CY_EINK_SPIM_initVar - used to check initial configuration,
  95:Generated_Source\PSoC6/CY_EINK_SPIM.c **** * modified  on first function call.
  96:Generated_Source\PSoC6/CY_EINK_SPIM.c **** *
  97:Generated_Source\PSoC6/CY_EINK_SPIM.c **** *******************************************************************************/
  98:Generated_Source\PSoC6/CY_EINK_SPIM.c **** void CY_EINK_SPIM_Start(void)
  99:Generated_Source\PSoC6/CY_EINK_SPIM.c **** {
 264              		.loc 4 99 0
 265              		.cfi_startproc
 266              		@ args = 0, pretend = 0, frame = 0
 267              		@ frame_needed = 1, uses_anonymous_args = 0
 268 0000 80B5     		push	{r7, lr}
 269              		.cfi_def_cfa_offset 8
 270              		.cfi_offset 7, -8
 271              		.cfi_offset 14, -4
 272 0002 00AF     		add	r7, sp, #0
 273              		.cfi_def_cfa_register 7
 100:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     if (0U == CY_EINK_SPIM_initVar)
 274              		.loc 4 100 0
 275 0004 0F4B     		ldr	r3, .L16
 276 0006 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 277 0008 002B     		cmp	r3, #0
 278 000a 0FD1     		bne	.L15
 101:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     {
 102:Generated_Source\PSoC6/CY_EINK_SPIM.c ****         /* Configure component */
 103:Generated_Source\PSoC6/CY_EINK_SPIM.c ****         (void) Cy_SCB_SPI_Init(CY_EINK_SPIM_HW, &CY_EINK_SPIM_config, &CY_EINK_SPIM_context);
 279              		.loc 4 103 0
 280 000c 0E4A     		ldr	r2, .L16+4
 281 000e 0F49     		ldr	r1, .L16+8
 282 0010 0F48     		ldr	r0, .L16+12
 283 0012 FFF7FEFF 		bl	Cy_SCB_SPI_Init
 104:Generated_Source\PSoC6/CY_EINK_SPIM.c **** 
 105:Generated_Source\PSoC6/CY_EINK_SPIM.c ****         /* Set active slave select to line 0 */
 106:Generated_Source\PSoC6/CY_EINK_SPIM.c ****         Cy_SCB_SPI_SetActiveSlaveSelect(CY_EINK_SPIM_HW, CY_EINK_SPIM_SPI_SLAVE_SELECT0);
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 63


 284              		.loc 4 106 0
 285 0016 0021     		movs	r1, #0
 286 0018 0D48     		ldr	r0, .L16+12
 287 001a FFF7FEFF 		bl	Cy_SCB_SPI_SetActiveSlaveSelect
 107:Generated_Source\PSoC6/CY_EINK_SPIM.c **** 
 108:Generated_Source\PSoC6/CY_EINK_SPIM.c ****         /* Hook interrupt service routine */
 109:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     #if defined(CY_EINK_SPIM_SCB_IRQ__INTC_ASSIGNED)
 110:Generated_Source\PSoC6/CY_EINK_SPIM.c ****         (void) Cy_SysInt_Init(&CY_EINK_SPIM_SCB_IRQ_cfg, &CY_EINK_SPIM_Interrupt);
 288              		.loc 4 110 0
 289 001e 0D49     		ldr	r1, .L16+16
 290 0020 0D48     		ldr	r0, .L16+20
 291 0022 FFF7FEFF 		bl	Cy_SysInt_Init
 111:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     #endif /* (CY_EINK_SPIM_SCB_IRQ__INTC_ASSIGNED) */
 112:Generated_Source\PSoC6/CY_EINK_SPIM.c **** 
 113:Generated_Source\PSoC6/CY_EINK_SPIM.c ****         /* Component is configured */
 114:Generated_Source\PSoC6/CY_EINK_SPIM.c ****         CY_EINK_SPIM_initVar = 1U;
 292              		.loc 4 114 0
 293 0026 074B     		ldr	r3, .L16
 294 0028 0122     		movs	r2, #1
 295 002a 1A70     		strb	r2, [r3]
 296              	.L15:
 115:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     }
 116:Generated_Source\PSoC6/CY_EINK_SPIM.c **** 
 117:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     /* Enable interrupt in NVIC */
 118:Generated_Source\PSoC6/CY_EINK_SPIM.c **** #if defined(CY_EINK_SPIM_SCB_IRQ__INTC_ASSIGNED)
 119:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     NVIC_EnableIRQ((IRQn_Type) CY_EINK_SPIM_SCB_IRQ_cfg.intrSrc);
 297              		.loc 4 119 0
 298 002c 0A4B     		ldr	r3, .L16+20
 299 002e B3F90030 		ldrsh	r3, [r3]
 300 0032 1846     		mov	r0, r3
 301 0034 FFF7FEFF 		bl	__NVIC_EnableIRQ
 120:Generated_Source\PSoC6/CY_EINK_SPIM.c **** #endif /* (CY_EINK_SPIM_SCB_IRQ__INTC_ASSIGNED) */
 121:Generated_Source\PSoC6/CY_EINK_SPIM.c **** 
 122:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     Cy_SCB_SPI_Enable(CY_EINK_SPIM_HW);
 302              		.loc 4 122 0
 303 0038 0548     		ldr	r0, .L16+12
 304 003a FFF7FEFF 		bl	Cy_SCB_SPI_Enable
 123:Generated_Source\PSoC6/CY_EINK_SPIM.c **** }
 305              		.loc 4 123 0
 306 003e 00BF     		nop
 307 0040 80BD     		pop	{r7, pc}
 308              	.L17:
 309 0042 00BF     		.align	2
 310              	.L16:
 311 0044 00000000 		.word	CY_EINK_SPIM_initVar
 312 0048 00000000 		.word	CY_EINK_SPIM_context
 313 004c 00000000 		.word	CY_EINK_SPIM_config
 314 0050 00006740 		.word	1080492032
 315 0054 00000000 		.word	CY_EINK_SPIM_Interrupt
 316 0058 00000000 		.word	CY_EINK_SPIM_SCB_IRQ_cfg
 317              		.cfi_endproc
 318              	.LFE264:
 319              		.size	CY_EINK_SPIM_Start, .-CY_EINK_SPIM_Start
 320              		.text
 321              	.Letext0:
 322              		.file 5 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/psoc63/include/cy8c6347bzi_bld53.h"
 323              		.file 6 "c:\\program files (x86)\\cypress\\psoc creator\\4.2\\psoc creator\\import\\gnu\\arm\\5.4.
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 64


 324              		.file 7 "c:\\program files (x86)\\cypress\\psoc creator\\4.2\\psoc creator\\import\\gnu\\arm\\5.4.
 325              		.file 8 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/ip/cyip_scb.h"
 326              		.file 9 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/syslib/cy_syslib.h"
 327              		.file 10 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/sysint/cy_sysint.h"
 328              		.file 11 "Generated_Source\\PSoC6\\cyfitter_sysint_cfg.h"
 329              		.section	.debug_info,"",%progbits
 330              	.Ldebug_info0:
 331 0000 AE0E0000 		.4byte	0xeae
 332 0004 0400     		.2byte	0x4
 333 0006 00000000 		.4byte	.Ldebug_abbrev0
 334 000a 04       		.byte	0x4
 335 000b 01       		.uleb128 0x1
 336 000c 76180000 		.4byte	.LASF327
 337 0010 0C       		.byte	0xc
 338 0011 44190000 		.4byte	.LASF328
 339 0015 97040000 		.4byte	.LASF329
 340 0019 00000000 		.4byte	.Ldebug_ranges0+0
 341 001d 00000000 		.4byte	0
 342 0021 00000000 		.4byte	.Ldebug_line0
 343 0025 02       		.uleb128 0x2
 344 0026 02       		.byte	0x2
 345 0027 E6030000 		.4byte	0x3e6
 346 002b 05       		.byte	0x5
 347 002c 24       		.byte	0x24
 348 002d E6030000 		.4byte	0x3e6
 349 0031 03       		.uleb128 0x3
 350 0032 9D0C0000 		.4byte	.LASF0
 351 0036 71       		.sleb128 -15
 352 0037 03       		.uleb128 0x3
 353 0038 DC100000 		.4byte	.LASF1
 354 003c 72       		.sleb128 -14
 355 003d 03       		.uleb128 0x3
 356 003e 89160000 		.4byte	.LASF2
 357 0042 73       		.sleb128 -13
 358 0043 03       		.uleb128 0x3
 359 0044 A4060000 		.4byte	.LASF3
 360 0048 74       		.sleb128 -12
 361 0049 03       		.uleb128 0x3
 362 004a 540D0000 		.4byte	.LASF4
 363 004e 75       		.sleb128 -11
 364 004f 03       		.uleb128 0x3
 365 0050 A5140000 		.4byte	.LASF5
 366 0054 76       		.sleb128 -10
 367 0055 03       		.uleb128 0x3
 368 0056 BA060000 		.4byte	.LASF6
 369 005a 7B       		.sleb128 -5
 370 005b 03       		.uleb128 0x3
 371 005c 7C140000 		.4byte	.LASF7
 372 0060 7C       		.sleb128 -4
 373 0061 03       		.uleb128 0x3
 374 0062 B2030000 		.4byte	.LASF8
 375 0066 7E       		.sleb128 -2
 376 0067 03       		.uleb128 0x3
 377 0068 54130000 		.4byte	.LASF9
 378 006c 7F       		.sleb128 -1
 379 006d 04       		.uleb128 0x4
 380 006e 9E170000 		.4byte	.LASF10
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 65


 381 0072 00       		.byte	0
 382 0073 04       		.uleb128 0x4
 383 0074 700E0000 		.4byte	.LASF11
 384 0078 01       		.byte	0x1
 385 0079 04       		.uleb128 0x4
 386 007a 73020000 		.4byte	.LASF12
 387 007e 02       		.byte	0x2
 388 007f 04       		.uleb128 0x4
 389 0080 69120000 		.4byte	.LASF13
 390 0084 03       		.byte	0x3
 391 0085 04       		.uleb128 0x4
 392 0086 B70F0000 		.4byte	.LASF14
 393 008a 04       		.byte	0x4
 394 008b 04       		.uleb128 0x4
 395 008c 0A170000 		.4byte	.LASF15
 396 0090 05       		.byte	0x5
 397 0091 04       		.uleb128 0x4
 398 0092 D70D0000 		.4byte	.LASF16
 399 0096 06       		.byte	0x6
 400 0097 04       		.uleb128 0x4
 401 0098 F6170000 		.4byte	.LASF17
 402 009c 07       		.byte	0x7
 403 009d 04       		.uleb128 0x4
 404 009e 90110000 		.4byte	.LASF18
 405 00a2 08       		.byte	0x8
 406 00a3 04       		.uleb128 0x4
 407 00a4 3F090000 		.4byte	.LASF19
 408 00a8 09       		.byte	0x9
 409 00a9 04       		.uleb128 0x4
 410 00aa D0090000 		.4byte	.LASF20
 411 00ae 0A       		.byte	0xa
 412 00af 04       		.uleb128 0x4
 413 00b0 2B070000 		.4byte	.LASF21
 414 00b4 0B       		.byte	0xb
 415 00b5 04       		.uleb128 0x4
 416 00b6 50100000 		.4byte	.LASF22
 417 00ba 0C       		.byte	0xc
 418 00bb 04       		.uleb128 0x4
 419 00bc 02050000 		.4byte	.LASF23
 420 00c0 0D       		.byte	0xd
 421 00c1 04       		.uleb128 0x4
 422 00c2 38110000 		.4byte	.LASF24
 423 00c6 0E       		.byte	0xe
 424 00c7 04       		.uleb128 0x4
 425 00c8 26000000 		.4byte	.LASF25
 426 00cc 0F       		.byte	0xf
 427 00cd 04       		.uleb128 0x4
 428 00ce F4150000 		.4byte	.LASF26
 429 00d2 10       		.byte	0x10
 430 00d3 04       		.uleb128 0x4
 431 00d4 020C0000 		.4byte	.LASF27
 432 00d8 11       		.byte	0x11
 433 00d9 04       		.uleb128 0x4
 434 00da 1E040000 		.4byte	.LASF28
 435 00de 12       		.byte	0x12
 436 00df 04       		.uleb128 0x4
 437 00e0 E60B0000 		.4byte	.LASF29
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 66


 438 00e4 13       		.byte	0x13
 439 00e5 04       		.uleb128 0x4
 440 00e6 57020000 		.4byte	.LASF30
 441 00ea 14       		.byte	0x14
 442 00eb 04       		.uleb128 0x4
 443 00ec 51180000 		.4byte	.LASF31
 444 00f0 15       		.byte	0x15
 445 00f1 04       		.uleb128 0x4
 446 00f2 0A0A0000 		.4byte	.LASF32
 447 00f6 16       		.byte	0x16
 448 00f7 04       		.uleb128 0x4
 449 00f8 28020000 		.4byte	.LASF33
 450 00fc 17       		.byte	0x17
 451 00fd 04       		.uleb128 0x4
 452 00fe 62060000 		.4byte	.LASF34
 453 0102 18       		.byte	0x18
 454 0103 04       		.uleb128 0x4
 455 0104 810C0000 		.4byte	.LASF35
 456 0108 19       		.byte	0x19
 457 0109 04       		.uleb128 0x4
 458 010a BE000000 		.4byte	.LASF36
 459 010e 1A       		.byte	0x1a
 460 010f 04       		.uleb128 0x4
 461 0110 F6070000 		.4byte	.LASF37
 462 0114 1B       		.byte	0x1b
 463 0115 04       		.uleb128 0x4
 464 0116 BF190000 		.4byte	.LASF38
 465 011a 1C       		.byte	0x1c
 466 011b 04       		.uleb128 0x4
 467 011c 2E150000 		.4byte	.LASF39
 468 0120 1D       		.byte	0x1d
 469 0121 04       		.uleb128 0x4
 470 0122 180C0000 		.4byte	.LASF40
 471 0126 1E       		.byte	0x1e
 472 0127 04       		.uleb128 0x4
 473 0128 8A0A0000 		.4byte	.LASF41
 474 012c 1F       		.byte	0x1f
 475 012d 04       		.uleb128 0x4
 476 012e E40F0000 		.4byte	.LASF42
 477 0132 20       		.byte	0x20
 478 0133 04       		.uleb128 0x4
 479 0134 63070000 		.4byte	.LASF43
 480 0138 21       		.byte	0x21
 481 0139 04       		.uleb128 0x4
 482 013a 26170000 		.4byte	.LASF44
 483 013e 22       		.byte	0x22
 484 013f 04       		.uleb128 0x4
 485 0140 080B0000 		.4byte	.LASF45
 486 0144 23       		.byte	0x23
 487 0145 04       		.uleb128 0x4
 488 0146 B5010000 		.4byte	.LASF46
 489 014a 24       		.byte	0x24
 490 014b 04       		.uleb128 0x4
 491 014c 1B110000 		.4byte	.LASF47
 492 0150 25       		.byte	0x25
 493 0151 04       		.uleb128 0x4
 494 0152 45060000 		.4byte	.LASF48
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 67


 495 0156 26       		.byte	0x26
 496 0157 04       		.uleb128 0x4
 497 0158 16160000 		.4byte	.LASF49
 498 015c 27       		.byte	0x27
 499 015d 04       		.uleb128 0x4
 500 015e FA0C0000 		.4byte	.LASF50
 501 0162 28       		.byte	0x28
 502 0163 04       		.uleb128 0x4
 503 0164 C6060000 		.4byte	.LASF51
 504 0168 29       		.byte	0x29
 505 0169 04       		.uleb128 0x4
 506 016a A70D0000 		.4byte	.LASF52
 507 016e 2A       		.byte	0x2a
 508 016f 04       		.uleb128 0x4
 509 0170 24120000 		.4byte	.LASF53
 510 0174 2B       		.byte	0x2b
 511 0175 04       		.uleb128 0x4
 512 0176 DA000000 		.4byte	.LASF54
 513 017a 2C       		.byte	0x2c
 514 017b 04       		.uleb128 0x4
 515 017c A0050000 		.4byte	.LASF55
 516 0180 2D       		.byte	0x2d
 517 0181 04       		.uleb128 0x4
 518 0182 CE0C0000 		.4byte	.LASF56
 519 0186 2E       		.byte	0x2e
 520 0187 04       		.uleb128 0x4
 521 0188 FF100000 		.4byte	.LASF57
 522 018c 2F       		.byte	0x2f
 523 018d 04       		.uleb128 0x4
 524 018e 7E0F0000 		.4byte	.LASF58
 525 0192 30       		.byte	0x30
 526 0193 04       		.uleb128 0x4
 527 0194 5E170000 		.4byte	.LASF59
 528 0198 31       		.byte	0x31
 529 0199 04       		.uleb128 0x4
 530 019a 14130000 		.4byte	.LASF60
 531 019e 32       		.byte	0x32
 532 019f 04       		.uleb128 0x4
 533 01a0 6E0A0000 		.4byte	.LASF61
 534 01a4 33       		.byte	0x33
 535 01a5 04       		.uleb128 0x4
 536 01a6 28010000 		.4byte	.LASF62
 537 01aa 34       		.byte	0x34
 538 01ab 04       		.uleb128 0x4
 539 01ac 540E0000 		.4byte	.LASF63
 540 01b0 35       		.byte	0x35
 541 01b1 04       		.uleb128 0x4
 542 01b2 76050000 		.4byte	.LASF64
 543 01b6 36       		.byte	0x36
 544 01b7 04       		.uleb128 0x4
 545 01b8 CA0B0000 		.4byte	.LASF65
 546 01bc 37       		.byte	0x37
 547 01bd 04       		.uleb128 0x4
 548 01be 99090000 		.4byte	.LASF66
 549 01c2 38       		.byte	0x38
 550 01c3 04       		.uleb128 0x4
 551 01c4 8E000000 		.4byte	.LASF67
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 68


 552 01c8 39       		.byte	0x39
 553 01c9 04       		.uleb128 0x4
 554 01ca 65160000 		.4byte	.LASF68
 555 01ce 3A       		.byte	0x3a
 556 01cf 04       		.uleb128 0x4
 557 01d0 C3070000 		.4byte	.LASF69
 558 01d4 3B       		.byte	0x3b
 559 01d5 04       		.uleb128 0x4
 560 01d6 07090000 		.4byte	.LASF70
 561 01da 3C       		.byte	0x3c
 562 01db 04       		.uleb128 0x4
 563 01dc D2170000 		.4byte	.LASF71
 564 01e0 3D       		.byte	0x3d
 565 01e1 04       		.uleb128 0x4
 566 01e2 910E0000 		.4byte	.LASF72
 567 01e6 3E       		.byte	0x3e
 568 01e7 04       		.uleb128 0x4
 569 01e8 9B020000 		.4byte	.LASF73
 570 01ec 3F       		.byte	0x3f
 571 01ed 04       		.uleb128 0x4
 572 01ee 98120000 		.4byte	.LASF74
 573 01f2 40       		.byte	0x40
 574 01f3 04       		.uleb128 0x4
 575 01f4 ED090000 		.4byte	.LASF75
 576 01f8 41       		.byte	0x41
 577 01f9 04       		.uleb128 0x4
 578 01fa 71030000 		.4byte	.LASF76
 579 01fe 42       		.byte	0x42
 580 01ff 04       		.uleb128 0x4
 581 0200 73130000 		.4byte	.LASF77
 582 0204 43       		.byte	0x43
 583 0205 04       		.uleb128 0x4
 584 0206 B70A0000 		.4byte	.LASF78
 585 020a 44       		.byte	0x44
 586 020b 04       		.uleb128 0x4
 587 020c 12180000 		.4byte	.LASF79
 588 0210 45       		.byte	0x45
 589 0211 04       		.uleb128 0x4
 590 0212 B8020000 		.4byte	.LASF80
 591 0216 46       		.byte	0x46
 592 0217 04       		.uleb128 0x4
 593 0218 DE050000 		.4byte	.LASF81
 594 021c 47       		.byte	0x47
 595 021d 04       		.uleb128 0x4
 596 021e BE120000 		.4byte	.LASF82
 597 0222 48       		.byte	0x48
 598 0223 04       		.uleb128 0x4
 599 0224 350A0000 		.4byte	.LASF83
 600 0228 49       		.byte	0x49
 601 0229 04       		.uleb128 0x4
 602 022a FF000000 		.4byte	.LASF84
 603 022e 4A       		.byte	0x4a
 604 022f 04       		.uleb128 0x4
 605 0230 1D0E0000 		.4byte	.LASF85
 606 0234 4B       		.byte	0x4b
 607 0235 04       		.uleb128 0x4
 608 0236 CE0E0000 		.4byte	.LASF86
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 69


 609 023a 4C       		.byte	0x4c
 610 023b 04       		.uleb128 0x4
 611 023c FA050000 		.4byte	.LASF87
 612 0240 4D       		.byte	0x4d
 613 0241 04       		.uleb128 0x4
 614 0242 9C070000 		.4byte	.LASF88
 615 0246 4E       		.byte	0x4e
 616 0247 04       		.uleb128 0x4
 617 0248 510A0000 		.4byte	.LASF89
 618 024c 4F       		.byte	0x4f
 619 024d 04       		.uleb128 0x4
 620 024e 5E010000 		.4byte	.LASF90
 621 0252 50       		.byte	0x50
 622 0253 04       		.uleb128 0x4
 623 0254 94100000 		.4byte	.LASF91
 624 0258 51       		.byte	0x51
 625 0259 04       		.uleb128 0x4
 626 025a 97010000 		.4byte	.LASF92
 627 025e 52       		.byte	0x52
 628 025f 04       		.uleb128 0x4
 629 0260 79170000 		.4byte	.LASF93
 630 0264 53       		.byte	0x53
 631 0265 04       		.uleb128 0x4
 632 0266 75190000 		.4byte	.LASF94
 633 026a 54       		.byte	0x54
 634 026b 04       		.uleb128 0x4
 635 026c 250B0000 		.4byte	.LASF95
 636 0270 55       		.byte	0x55
 637 0271 04       		.uleb128 0x4
 638 0272 FD0D0000 		.4byte	.LASF96
 639 0276 56       		.byte	0x56
 640 0277 04       		.uleb128 0x4
 641 0278 3B050000 		.4byte	.LASF97
 642 027c 57       		.byte	0x57
 643 027d 04       		.uleb128 0x4
 644 027e F9190000 		.4byte	.LASF98
 645 0282 58       		.byte	0x58
 646 0283 04       		.uleb128 0x4
 647 0284 5E0F0000 		.4byte	.LASF99
 648 0288 59       		.byte	0x59
 649 0289 04       		.uleb128 0x4
 650 028a A5190000 		.4byte	.LASF100
 651 028e 5A       		.byte	0x5a
 652 028f 04       		.uleb128 0x4
 653 0290 A80C0000 		.4byte	.LASF101
 654 0294 5B       		.byte	0x5b
 655 0295 04       		.uleb128 0x4
 656 0296 98030000 		.4byte	.LASF102
 657 029a 5C       		.byte	0x5c
 658 029b 04       		.uleb128 0x4
 659 029c A1130000 		.4byte	.LASF103
 660 02a0 5D       		.byte	0x5d
 661 02a1 04       		.uleb128 0x4
 662 02a2 4A150000 		.4byte	.LASF104
 663 02a6 5E       		.byte	0x5e
 664 02a7 04       		.uleb128 0x4
 665 02a8 170D0000 		.4byte	.LASF105
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 70


 666 02ac 5F       		.byte	0x5f
 667 02ad 04       		.uleb128 0x4
 668 02ae EB0E0000 		.4byte	.LASF106
 669 02b2 60       		.byte	0x60
 670 02b3 04       		.uleb128 0x4
 671 02b4 33030000 		.4byte	.LASF107
 672 02b8 61       		.byte	0x61
 673 02b9 04       		.uleb128 0x4
 674 02ba B5140000 		.4byte	.LASF108
 675 02be 62       		.byte	0x62
 676 02bf 04       		.uleb128 0x4
 677 02c0 97080000 		.4byte	.LASF109
 678 02c4 63       		.byte	0x63
 679 02c5 04       		.uleb128 0x4
 680 02c6 191A0000 		.4byte	.LASF110
 681 02ca 64       		.byte	0x64
 682 02cb 04       		.uleb128 0x4
 683 02cc 340C0000 		.4byte	.LASF111
 684 02d0 65       		.byte	0x65
 685 02d1 04       		.uleb128 0x4
 686 02d2 ED060000 		.4byte	.LASF112
 687 02d6 66       		.byte	0x66
 688 02d7 04       		.uleb128 0x4
 689 02d8 13140000 		.4byte	.LASF113
 690 02dc 67       		.byte	0x67
 691 02dd 04       		.uleb128 0x4
 692 02de 510B0000 		.4byte	.LASF114
 693 02e2 68       		.byte	0x68
 694 02e3 04       		.uleb128 0x4
 695 02e4 EE010000 		.4byte	.LASF115
 696 02e8 69       		.byte	0x69
 697 02e9 04       		.uleb128 0x4
 698 02ea 0B0F0000 		.4byte	.LASF116
 699 02ee 6A       		.byte	0x6a
 700 02ef 04       		.uleb128 0x4
 701 02f0 77060000 		.4byte	.LASF117
 702 02f4 6B       		.byte	0x6b
 703 02f5 04       		.uleb128 0x4
 704 02f6 29190000 		.4byte	.LASF118
 705 02fa 6C       		.byte	0x6c
 706 02fb 04       		.uleb128 0x4
 707 02fc BC0D0000 		.4byte	.LASF119
 708 0300 6D       		.byte	0x6d
 709 0301 04       		.uleb128 0x4
 710 0302 48070000 		.4byte	.LASF120
 711 0306 6E       		.byte	0x6e
 712 0307 04       		.uleb128 0x4
 713 0308 13150000 		.4byte	.LASF121
 714 030c 6F       		.byte	0x6f
 715 030d 04       		.uleb128 0x4
 716 030e 24090000 		.4byte	.LASF122
 717 0312 70       		.byte	0x70
 718 0313 04       		.uleb128 0x4
 719 0314 5D000000 		.4byte	.LASF123
 720 0318 71       		.byte	0x71
 721 0319 04       		.uleb128 0x4
 722 031a B5090000 		.4byte	.LASF124
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 71


 723 031e 72       		.byte	0x72
 724 031f 04       		.uleb128 0x4
 725 0320 3B040000 		.4byte	.LASF125
 726 0324 73       		.byte	0x73
 727 0325 04       		.uleb128 0x4
 728 0326 61140000 		.4byte	.LASF126
 729 032a 74       		.byte	0x74
 730 032b 04       		.uleb128 0x4
 731 032c A70B0000 		.4byte	.LASF127
 732 0330 75       		.byte	0x75
 733 0331 04       		.uleb128 0x4
 734 0332 4E0C0000 		.4byte	.LASF128
 735 0336 76       		.byte	0x76
 736 0337 04       		.uleb128 0x4
 737 0338 01030000 		.4byte	.LASF129
 738 033c 77       		.byte	0x77
 739 033d 04       		.uleb128 0x4
 740 033e DA120000 		.4byte	.LASF130
 741 0342 78       		.byte	0x78
 742 0343 04       		.uleb128 0x4
 743 0344 E6020000 		.4byte	.LASF131
 744 0348 79       		.byte	0x79
 745 0349 04       		.uleb128 0x4
 746 034a BC160000 		.4byte	.LASF132
 747 034e 7A       		.byte	0x7a
 748 034f 04       		.uleb128 0x4
 749 0350 7B0D0000 		.4byte	.LASF133
 750 0354 7B       		.byte	0x7b
 751 0355 04       		.uleb128 0x4
 752 0356 B5050000 		.4byte	.LASF134
 753 035a 7C       		.byte	0x7c
 754 035b 04       		.uleb128 0x4
 755 035c CF140000 		.4byte	.LASF135
 756 0360 7D       		.byte	0x7d
 757 0361 04       		.uleb128 0x4
 758 0362 B1080000 		.4byte	.LASF136
 759 0366 7E       		.byte	0x7e
 760 0367 04       		.uleb128 0x4
 761 0368 00000000 		.4byte	.LASF137
 762 036c 7F       		.byte	0x7f
 763 036d 04       		.uleb128 0x4
 764 036e 930F0000 		.4byte	.LASF138
 765 0372 80       		.byte	0x80
 766 0373 04       		.uleb128 0x4
 767 0374 08040000 		.4byte	.LASF139
 768 0378 81       		.byte	0x81
 769 0379 04       		.uleb128 0x4
 770 037a 2D140000 		.4byte	.LASF140
 771 037e 82       		.byte	0x82
 772 037f 04       		.uleb128 0x4
 773 0380 6B0B0000 		.4byte	.LASF141
 774 0384 83       		.byte	0x83
 775 0385 04       		.uleb128 0x4
 776 0386 F0080000 		.4byte	.LASF142
 777 038a 84       		.byte	0x84
 778 038b 04       		.uleb128 0x4
 779 038c DF070000 		.4byte	.LASF143
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 72


 780 0390 85       		.byte	0x85
 781 0391 04       		.uleb128 0x4
 782 0392 3D130000 		.4byte	.LASF144
 783 0396 86       		.byte	0x86
 784 0397 04       		.uleb128 0x4
 785 0398 810B0000 		.4byte	.LASF145
 786 039c 87       		.byte	0x87
 787 039d 04       		.uleb128 0x4
 788 039e 1C030000 		.4byte	.LASF146
 789 03a2 88       		.byte	0x88
 790 03a3 04       		.uleb128 0x4
 791 03a4 1F050000 		.4byte	.LASF147
 792 03a8 89       		.byte	0x89
 793 03a9 04       		.uleb128 0x4
 794 03aa A4160000 		.4byte	.LASF148
 795 03ae 8A       		.byte	0x8a
 796 03af 04       		.uleb128 0x4
 797 03b0 390E0000 		.4byte	.LASF149
 798 03b4 8B       		.byte	0x8b
 799 03b5 04       		.uleb128 0x4
 800 03b6 D5080000 		.4byte	.LASF150
 801 03ba 8C       		.byte	0x8c
 802 03bb 04       		.uleb128 0x4
 803 03bc 07070000 		.4byte	.LASF151
 804 03c0 8D       		.byte	0x8d
 805 03c1 04       		.uleb128 0x4
 806 03c2 10120000 		.4byte	.LASF152
 807 03c6 8E       		.byte	0x8e
 808 03c7 04       		.uleb128 0x4
 809 03c8 910D0000 		.4byte	.LASF153
 810 03cc 8F       		.byte	0x8f
 811 03cd 04       		.uleb128 0x4
 812 03ce 17060000 		.4byte	.LASF154
 813 03d2 90       		.byte	0x90
 814 03d3 04       		.uleb128 0x4
 815 03d4 F20A0000 		.4byte	.LASF155
 816 03d8 91       		.byte	0x91
 817 03d9 04       		.uleb128 0x4
 818 03da 7E080000 		.4byte	.LASF156
 819 03de 92       		.byte	0x92
 820 03df 04       		.uleb128 0x4
 821 03e0 A60A0000 		.4byte	.LASF157
 822 03e4 F0       		.byte	0xf0
 823 03e5 00       		.byte	0
 824 03e6 05       		.uleb128 0x5
 825 03e7 02       		.byte	0x2
 826 03e8 05       		.byte	0x5
 827 03e9 F30D0000 		.4byte	.LASF158
 828 03ed 06       		.uleb128 0x6
 829 03ee B9070000 		.4byte	.LASF160
 830 03f2 05       		.byte	0x5
 831 03f3 F4       		.byte	0xf4
 832 03f4 25000000 		.4byte	0x25
 833 03f8 05       		.uleb128 0x5
 834 03f9 01       		.byte	0x1
 835 03fa 06       		.byte	0x6
 836 03fb 98160000 		.4byte	.LASF159
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 73


 837 03ff 06       		.uleb128 0x6
 838 0400 0C160000 		.4byte	.LASF161
 839 0404 06       		.byte	0x6
 840 0405 1D       		.byte	0x1d
 841 0406 0A040000 		.4byte	0x40a
 842 040a 05       		.uleb128 0x5
 843 040b 01       		.byte	0x1
 844 040c 08       		.byte	0x8
 845 040d E5140000 		.4byte	.LASF162
 846 0411 05       		.uleb128 0x5
 847 0412 02       		.byte	0x2
 848 0413 07       		.byte	0x7
 849 0414 DC160000 		.4byte	.LASF163
 850 0418 06       		.uleb128 0x6
 851 0419 1E020000 		.4byte	.LASF164
 852 041d 06       		.byte	0x6
 853 041e 3F       		.byte	0x3f
 854 041f 23040000 		.4byte	0x423
 855 0423 05       		.uleb128 0x5
 856 0424 04       		.byte	0x4
 857 0425 05       		.byte	0x5
 858 0426 8B100000 		.4byte	.LASF165
 859 042a 06       		.uleb128 0x6
 860 042b 08150000 		.4byte	.LASF166
 861 042f 06       		.byte	0x6
 862 0430 41       		.byte	0x41
 863 0431 35040000 		.4byte	0x435
 864 0435 05       		.uleb128 0x5
 865 0436 04       		.byte	0x4
 866 0437 07       		.byte	0x7
 867 0438 8F130000 		.4byte	.LASF167
 868 043c 05       		.uleb128 0x5
 869 043d 08       		.byte	0x8
 870 043e 05       		.byte	0x5
 871 043f 690C0000 		.4byte	.LASF168
 872 0443 05       		.uleb128 0x5
 873 0444 08       		.byte	0x8
 874 0445 07       		.byte	0x7
 875 0446 2E060000 		.4byte	.LASF169
 876 044a 07       		.uleb128 0x7
 877 044b 04       		.byte	0x4
 878 044c 05       		.byte	0x5
 879 044d 696E7400 		.ascii	"int\000"
 880 0451 05       		.uleb128 0x5
 881 0452 04       		.byte	0x4
 882 0453 07       		.byte	0x7
 883 0454 8A010000 		.4byte	.LASF170
 884 0458 06       		.uleb128 0x6
 885 0459 980B0000 		.4byte	.LASF171
 886 045d 07       		.byte	0x7
 887 045e 18       		.byte	0x18
 888 045f FF030000 		.4byte	0x3ff
 889 0463 06       		.uleb128 0x6
 890 0464 E2130000 		.4byte	.LASF172
 891 0468 07       		.byte	0x7
 892 0469 2C       		.byte	0x2c
 893 046a 18040000 		.4byte	0x418
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 74


 894 046e 06       		.uleb128 0x6
 895 046f 68040000 		.4byte	.LASF173
 896 0473 07       		.byte	0x7
 897 0474 30       		.byte	0x30
 898 0475 2A040000 		.4byte	0x42a
 899 0479 08       		.uleb128 0x8
 900 047a 040E     		.2byte	0xe04
 901 047c 01       		.byte	0x1
 902 047d 9401     		.2byte	0x194
 903 047f 35050000 		.4byte	0x535
 904 0483 09       		.uleb128 0x9
 905 0484 36050000 		.4byte	.LASF174
 906 0488 01       		.byte	0x1
 907 0489 9601     		.2byte	0x196
 908 048b 51050000 		.4byte	0x551
 909 048f 00       		.byte	0
 910 0490 09       		.uleb128 0x9
 911 0491 0A100000 		.4byte	.LASF175
 912 0495 01       		.byte	0x1
 913 0496 9701     		.2byte	0x197
 914 0498 56050000 		.4byte	0x556
 915 049c 20       		.byte	0x20
 916 049d 09       		.uleb128 0x9
 917 049e C7150000 		.4byte	.LASF176
 918 04a2 01       		.byte	0x1
 919 04a3 9801     		.2byte	0x198
 920 04a5 66050000 		.4byte	0x566
 921 04a9 80       		.byte	0x80
 922 04aa 09       		.uleb128 0x9
 923 04ab CB050000 		.4byte	.LASF177
 924 04af 01       		.byte	0x1
 925 04b0 9901     		.2byte	0x199
 926 04b2 56050000 		.4byte	0x556
 927 04b6 A0       		.byte	0xa0
 928 04b7 0A       		.uleb128 0xa
 929 04b8 59170000 		.4byte	.LASF178
 930 04bc 01       		.byte	0x1
 931 04bd 9A01     		.2byte	0x19a
 932 04bf 6B050000 		.4byte	0x56b
 933 04c3 0001     		.2byte	0x100
 934 04c5 0A       		.uleb128 0xa
 935 04c6 1E100000 		.4byte	.LASF179
 936 04ca 01       		.byte	0x1
 937 04cb 9B01     		.2byte	0x19b
 938 04cd 56050000 		.4byte	0x556
 939 04d1 2001     		.2byte	0x120
 940 04d3 0A       		.uleb128 0xa
 941 04d4 8C0E0000 		.4byte	.LASF180
 942 04d8 01       		.byte	0x1
 943 04d9 9C01     		.2byte	0x19c
 944 04db 70050000 		.4byte	0x570
 945 04df 8001     		.2byte	0x180
 946 04e1 0A       		.uleb128 0xa
 947 04e2 28100000 		.4byte	.LASF181
 948 04e6 01       		.byte	0x1
 949 04e7 9D01     		.2byte	0x19d
 950 04e9 56050000 		.4byte	0x556
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 75


 951 04ed A001     		.2byte	0x1a0
 952 04ef 0A       		.uleb128 0xa
 953 04f0 E4150000 		.4byte	.LASF182
 954 04f4 01       		.byte	0x1
 955 04f5 9E01     		.2byte	0x19e
 956 04f7 75050000 		.4byte	0x575
 957 04fb 0002     		.2byte	0x200
 958 04fd 0A       		.uleb128 0xa
 959 04fe 32100000 		.4byte	.LASF183
 960 0502 01       		.byte	0x1
 961 0503 9F01     		.2byte	0x19f
 962 0505 7A050000 		.4byte	0x57a
 963 0509 2002     		.2byte	0x220
 964 050b 0B       		.uleb128 0xb
 965 050c 495000   		.ascii	"IP\000"
 966 050f 01       		.byte	0x1
 967 0510 A001     		.2byte	0x1a0
 968 0512 9F050000 		.4byte	0x59f
 969 0516 0003     		.2byte	0x300
 970 0518 0A       		.uleb128 0xa
 971 0519 3C100000 		.4byte	.LASF184
 972 051d 01       		.byte	0x1
 973 051e A101     		.2byte	0x1a1
 974 0520 A4050000 		.4byte	0x5a4
 975 0524 F003     		.2byte	0x3f0
 976 0526 0A       		.uleb128 0xa
 977 0527 A90F0000 		.4byte	.LASF185
 978 052b 01       		.byte	0x1
 979 052c A201     		.2byte	0x1a2
 980 052e 4C050000 		.4byte	0x54c
 981 0532 000E     		.2byte	0xe00
 982 0534 00       		.byte	0
 983 0535 0C       		.uleb128 0xc
 984 0536 4C050000 		.4byte	0x54c
 985 053a 45050000 		.4byte	0x545
 986 053e 0D       		.uleb128 0xd
 987 053f 45050000 		.4byte	0x545
 988 0543 07       		.byte	0x7
 989 0544 00       		.byte	0
 990 0545 05       		.uleb128 0x5
 991 0546 04       		.byte	0x4
 992 0547 07       		.byte	0x7
 993 0548 6A130000 		.4byte	.LASF186
 994 054c 0E       		.uleb128 0xe
 995 054d 6E040000 		.4byte	0x46e
 996 0551 0E       		.uleb128 0xe
 997 0552 35050000 		.4byte	0x535
 998 0556 0C       		.uleb128 0xc
 999 0557 6E040000 		.4byte	0x46e
 1000 055b 66050000 		.4byte	0x566
 1001 055f 0D       		.uleb128 0xd
 1002 0560 45050000 		.4byte	0x545
 1003 0564 17       		.byte	0x17
 1004 0565 00       		.byte	0
 1005 0566 0E       		.uleb128 0xe
 1006 0567 35050000 		.4byte	0x535
 1007 056b 0E       		.uleb128 0xe
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 76


 1008 056c 35050000 		.4byte	0x535
 1009 0570 0E       		.uleb128 0xe
 1010 0571 35050000 		.4byte	0x535
 1011 0575 0E       		.uleb128 0xe
 1012 0576 35050000 		.4byte	0x535
 1013 057a 0C       		.uleb128 0xc
 1014 057b 6E040000 		.4byte	0x46e
 1015 057f 8A050000 		.4byte	0x58a
 1016 0583 0D       		.uleb128 0xd
 1017 0584 45050000 		.4byte	0x545
 1018 0588 37       		.byte	0x37
 1019 0589 00       		.byte	0
 1020 058a 0C       		.uleb128 0xc
 1021 058b 9A050000 		.4byte	0x59a
 1022 058f 9A050000 		.4byte	0x59a
 1023 0593 0D       		.uleb128 0xd
 1024 0594 45050000 		.4byte	0x545
 1025 0598 EF       		.byte	0xef
 1026 0599 00       		.byte	0
 1027 059a 0E       		.uleb128 0xe
 1028 059b 58040000 		.4byte	0x458
 1029 059f 0E       		.uleb128 0xe
 1030 05a0 8A050000 		.4byte	0x58a
 1031 05a4 0C       		.uleb128 0xc
 1032 05a5 6E040000 		.4byte	0x46e
 1033 05a9 B5050000 		.4byte	0x5b5
 1034 05ad 0F       		.uleb128 0xf
 1035 05ae 45050000 		.4byte	0x545
 1036 05b2 8302     		.2byte	0x283
 1037 05b4 00       		.byte	0
 1038 05b5 10       		.uleb128 0x10
 1039 05b6 39120000 		.4byte	.LASF187
 1040 05ba 01       		.byte	0x1
 1041 05bb A301     		.2byte	0x1a3
 1042 05bd 79040000 		.4byte	0x479
 1043 05c1 11       		.uleb128 0x11
 1044 05c2 4C050000 		.4byte	0x54c
 1045 05c6 0C       		.uleb128 0xc
 1046 05c7 C1050000 		.4byte	0x5c1
 1047 05cb D6050000 		.4byte	0x5d6
 1048 05cf 0D       		.uleb128 0xd
 1049 05d0 45050000 		.4byte	0x545
 1050 05d4 03       		.byte	0x3
 1051 05d5 00       		.byte	0
 1052 05d6 0C       		.uleb128 0xc
 1053 05d7 C1050000 		.4byte	0x5c1
 1054 05db E6050000 		.4byte	0x5e6
 1055 05df 0D       		.uleb128 0xd
 1056 05e0 45050000 		.4byte	0x545
 1057 05e4 05       		.byte	0x5
 1058 05e5 00       		.byte	0
 1059 05e6 0C       		.uleb128 0xc
 1060 05e7 C1050000 		.4byte	0x5c1
 1061 05eb F6050000 		.4byte	0x5f6
 1062 05ef 0D       		.uleb128 0xd
 1063 05f0 45050000 		.4byte	0x545
 1064 05f4 7F       		.byte	0x7f
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 77


 1065 05f5 00       		.byte	0
 1066 05f6 0C       		.uleb128 0xc
 1067 05f7 C1050000 		.4byte	0x5c1
 1068 05fb 06060000 		.4byte	0x606
 1069 05ff 0D       		.uleb128 0xd
 1070 0600 45050000 		.4byte	0x545
 1071 0604 02       		.byte	0x2
 1072 0605 00       		.byte	0
 1073 0606 0C       		.uleb128 0xc
 1074 0607 C1050000 		.4byte	0x5c1
 1075 060b 16060000 		.4byte	0x616
 1076 060f 0D       		.uleb128 0xd
 1077 0610 45050000 		.4byte	0x545
 1078 0614 3E       		.byte	0x3e
 1079 0615 00       		.byte	0
 1080 0616 0C       		.uleb128 0xc
 1081 0617 C1050000 		.4byte	0x5c1
 1082 061b 26060000 		.4byte	0x626
 1083 061f 0D       		.uleb128 0xd
 1084 0620 45050000 		.4byte	0x545
 1085 0624 1E       		.byte	0x1e
 1086 0625 00       		.byte	0
 1087 0626 0C       		.uleb128 0xc
 1088 0627 C1050000 		.4byte	0x5c1
 1089 062b 36060000 		.4byte	0x636
 1090 062f 0D       		.uleb128 0xd
 1091 0630 45050000 		.4byte	0x545
 1092 0634 0B       		.byte	0xb
 1093 0635 00       		.byte	0
 1094 0636 0C       		.uleb128 0xc
 1095 0637 C1050000 		.4byte	0x5c1
 1096 063b 46060000 		.4byte	0x646
 1097 063f 0D       		.uleb128 0xd
 1098 0640 45050000 		.4byte	0x545
 1099 0644 0C       		.byte	0xc
 1100 0645 00       		.byte	0
 1101 0646 0C       		.uleb128 0xc
 1102 0647 C1050000 		.4byte	0x5c1
 1103 064b 56060000 		.4byte	0x656
 1104 064f 0D       		.uleb128 0xd
 1105 0650 45050000 		.4byte	0x545
 1106 0654 0A       		.byte	0xa
 1107 0655 00       		.byte	0
 1108 0656 0C       		.uleb128 0xc
 1109 0657 C1050000 		.4byte	0x5c1
 1110 065b 66060000 		.4byte	0x666
 1111 065f 0D       		.uleb128 0xd
 1112 0660 45050000 		.4byte	0x545
 1113 0664 2E       		.byte	0x2e
 1114 0665 00       		.byte	0
 1115 0666 0C       		.uleb128 0xc
 1116 0667 C1050000 		.4byte	0x5c1
 1117 066b 76060000 		.4byte	0x676
 1118 066f 0D       		.uleb128 0xd
 1119 0670 45050000 		.4byte	0x545
 1120 0674 2D       		.byte	0x2d
 1121 0675 00       		.byte	0
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 78


 1122 0676 12       		.uleb128 0x12
 1123 0677 D00F     		.2byte	0xfd0
 1124 0679 08       		.byte	0x8
 1125 067a 21       		.byte	0x21
 1126 067b FA090000 		.4byte	0x9fa
 1127 067f 13       		.uleb128 0x13
 1128 0680 F4190000 		.4byte	.LASF188
 1129 0684 08       		.byte	0x8
 1130 0685 22       		.byte	0x22
 1131 0686 4C050000 		.4byte	0x54c
 1132 068a 00       		.byte	0
 1133 068b 13       		.uleb128 0x13
 1134 068c EF170000 		.4byte	.LASF189
 1135 0690 08       		.byte	0x8
 1136 0691 23       		.byte	0x23
 1137 0692 C1050000 		.4byte	0x5c1
 1138 0696 04       		.byte	0x4
 1139 0697 13       		.uleb128 0x13
 1140 0698 FC160000 		.4byte	.LASF190
 1141 069c 08       		.byte	0x8
 1142 069d 24       		.byte	0x24
 1143 069e 4C050000 		.4byte	0x54c
 1144 06a2 08       		.byte	0x8
 1145 06a3 13       		.uleb128 0x13
 1146 06a4 EF000000 		.4byte	.LASF191
 1147 06a8 08       		.byte	0x8
 1148 06a9 25       		.byte	0x25
 1149 06aa C1050000 		.4byte	0x5c1
 1150 06ae 0C       		.byte	0xc
 1151 06af 13       		.uleb128 0x13
 1152 06b0 CB030000 		.4byte	.LASF192
 1153 06b4 08       		.byte	0x8
 1154 06b5 26       		.byte	0x26
 1155 06b6 FF090000 		.4byte	0x9ff
 1156 06ba 10       		.byte	0x10
 1157 06bb 13       		.uleb128 0x13
 1158 06bc B5120000 		.4byte	.LASF193
 1159 06c0 08       		.byte	0x8
 1160 06c1 27       		.byte	0x27
 1161 06c2 4C050000 		.4byte	0x54c
 1162 06c6 20       		.byte	0x20
 1163 06c7 13       		.uleb128 0x13
 1164 06c8 56140000 		.4byte	.LASF194
 1165 06cc 08       		.byte	0x8
 1166 06cd 28       		.byte	0x28
 1167 06ce C1050000 		.4byte	0x5c1
 1168 06d2 24       		.byte	0x24
 1169 06d3 13       		.uleb128 0x13
 1170 06d4 14100000 		.4byte	.LASF195
 1171 06d8 08       		.byte	0x8
 1172 06d9 29       		.byte	0x29
 1173 06da 090A0000 		.4byte	0xa09
 1174 06de 28       		.byte	0x28
 1175 06df 13       		.uleb128 0x13
 1176 06e0 D2160000 		.4byte	.LASF196
 1177 06e4 08       		.byte	0x8
 1178 06e5 2A       		.byte	0x2a
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 79


 1179 06e6 4C050000 		.4byte	0x54c
 1180 06ea 40       		.byte	0x40
 1181 06eb 13       		.uleb128 0x13
 1182 06ec 1E070000 		.4byte	.LASF197
 1183 06f0 08       		.byte	0x8
 1184 06f1 2B       		.byte	0x2b
 1185 06f2 4C050000 		.4byte	0x54c
 1186 06f6 44       		.byte	0x44
 1187 06f7 13       		.uleb128 0x13
 1188 06f8 BE030000 		.4byte	.LASF198
 1189 06fc 08       		.byte	0x8
 1190 06fd 2C       		.byte	0x2c
 1191 06fe 4C050000 		.4byte	0x54c
 1192 0702 48       		.byte	0x48
 1193 0703 13       		.uleb128 0x13
 1194 0704 81110000 		.4byte	.LASF199
 1195 0708 08       		.byte	0x8
 1196 0709 2D       		.byte	0x2d
 1197 070a C1050000 		.4byte	0x5c1
 1198 070e 4C       		.byte	0x4c
 1199 070f 13       		.uleb128 0x13
 1200 0710 310D0000 		.4byte	.LASF200
 1201 0714 08       		.byte	0x8
 1202 0715 2E       		.byte	0x2e
 1203 0716 4C050000 		.4byte	0x54c
 1204 071a 50       		.byte	0x50
 1205 071b 13       		.uleb128 0x13
 1206 071c 1E100000 		.4byte	.LASF179
 1207 0720 08       		.byte	0x8
 1208 0721 2F       		.byte	0x2f
 1209 0722 130A0000 		.4byte	0xa13
 1210 0726 54       		.byte	0x54
 1211 0727 13       		.uleb128 0x13
 1212 0728 61130000 		.4byte	.LASF201
 1213 072c 08       		.byte	0x8
 1214 072d 30       		.byte	0x30
 1215 072e 4C050000 		.4byte	0x54c
 1216 0732 60       		.byte	0x60
 1217 0733 13       		.uleb128 0x13
 1218 0734 B1100000 		.4byte	.LASF202
 1219 0738 08       		.byte	0x8
 1220 0739 31       		.byte	0x31
 1221 073a C1050000 		.4byte	0x5c1
 1222 073e 64       		.byte	0x64
 1223 073f 13       		.uleb128 0x13
 1224 0740 D4050000 		.4byte	.LASF203
 1225 0744 08       		.byte	0x8
 1226 0745 32       		.byte	0x32
 1227 0746 4C050000 		.4byte	0x54c
 1228 074a 68       		.byte	0x68
 1229 074b 13       		.uleb128 0x13
 1230 074c 00100000 		.4byte	.LASF204
 1231 0750 08       		.byte	0x8
 1232 0751 33       		.byte	0x33
 1233 0752 4C050000 		.4byte	0x54c
 1234 0756 6C       		.byte	0x6c
 1235 0757 13       		.uleb128 0x13
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 80


 1236 0758 33040000 		.4byte	.LASF205
 1237 075c 08       		.byte	0x8
 1238 075d 34       		.byte	0x34
 1239 075e 4C050000 		.4byte	0x54c
 1240 0762 70       		.byte	0x70
 1241 0763 13       		.uleb128 0x13
 1242 0764 28100000 		.4byte	.LASF181
 1243 0768 08       		.byte	0x8
 1244 0769 35       		.byte	0x35
 1245 076a 2D0A0000 		.4byte	0xa2d
 1246 076e 74       		.byte	0x74
 1247 076f 14       		.uleb128 0x14
 1248 0770 770C0000 		.4byte	.LASF206
 1249 0774 08       		.byte	0x8
 1250 0775 36       		.byte	0x36
 1251 0776 4C050000 		.4byte	0x54c
 1252 077a 0001     		.2byte	0x100
 1253 077c 14       		.uleb128 0x14
 1254 077d 32100000 		.4byte	.LASF183
 1255 0781 08       		.byte	0x8
 1256 0782 37       		.byte	0x37
 1257 0783 370A0000 		.4byte	0xa37
 1258 0787 0401     		.2byte	0x104
 1259 0789 14       		.uleb128 0x14
 1260 078a 5D160000 		.4byte	.LASF207
 1261 078e 08       		.byte	0x8
 1262 078f 38       		.byte	0x38
 1263 0790 4C050000 		.4byte	0x54c
 1264 0794 0002     		.2byte	0x200
 1265 0796 14       		.uleb128 0x14
 1266 0797 43120000 		.4byte	.LASF208
 1267 079b 08       		.byte	0x8
 1268 079c 39       		.byte	0x39
 1269 079d 4C050000 		.4byte	0x54c
 1270 07a1 0402     		.2byte	0x204
 1271 07a3 14       		.uleb128 0x14
 1272 07a4 7B010000 		.4byte	.LASF209
 1273 07a8 08       		.byte	0x8
 1274 07a9 3A       		.byte	0x3a
 1275 07aa C1050000 		.4byte	0x5c1
 1276 07ae 0802     		.2byte	0x208
 1277 07b0 14       		.uleb128 0x14
 1278 07b1 3C100000 		.4byte	.LASF184
 1279 07b5 08       		.byte	0x8
 1280 07b6 3B       		.byte	0x3b
 1281 07b7 410A0000 		.4byte	0xa41
 1282 07bb 0C02     		.2byte	0x20c
 1283 07bd 14       		.uleb128 0x14
 1284 07be E9150000 		.4byte	.LASF210
 1285 07c2 08       		.byte	0x8
 1286 07c3 3C       		.byte	0x3c
 1287 07c4 4C050000 		.4byte	0x54c
 1288 07c8 4002     		.2byte	0x240
 1289 07ca 14       		.uleb128 0x14
 1290 07cb 46100000 		.4byte	.LASF211
 1291 07cf 08       		.byte	0x8
 1292 07d0 3D       		.byte	0x3d
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 81


 1293 07d1 4B0A0000 		.4byte	0xa4b
 1294 07d5 4402     		.2byte	0x244
 1295 07d7 14       		.uleb128 0x14
 1296 07d8 0C130000 		.4byte	.LASF212
 1297 07dc 08       		.byte	0x8
 1298 07dd 3E       		.byte	0x3e
 1299 07de 4C050000 		.4byte	0x54c
 1300 07e2 0003     		.2byte	0x300
 1301 07e4 14       		.uleb128 0x14
 1302 07e5 11020000 		.4byte	.LASF213
 1303 07e9 08       		.byte	0x8
 1304 07ea 3F       		.byte	0x3f
 1305 07eb 4C050000 		.4byte	0x54c
 1306 07ef 0403     		.2byte	0x304
 1307 07f1 14       		.uleb128 0x14
 1308 07f2 62030000 		.4byte	.LASF214
 1309 07f6 08       		.byte	0x8
 1310 07f7 40       		.byte	0x40
 1311 07f8 C1050000 		.4byte	0x5c1
 1312 07fc 0803     		.2byte	0x308
 1313 07fe 14       		.uleb128 0x14
 1314 07ff 47180000 		.4byte	.LASF215
 1315 0803 08       		.byte	0x8
 1316 0804 41       		.byte	0x41
 1317 0805 C1050000 		.4byte	0x5c1
 1318 0809 0C03     		.2byte	0x30c
 1319 080b 14       		.uleb128 0x14
 1320 080c 52080000 		.4byte	.LASF216
 1321 0810 08       		.byte	0x8
 1322 0811 42       		.byte	0x42
 1323 0812 4C050000 		.4byte	0x54c
 1324 0816 1003     		.2byte	0x310
 1325 0818 14       		.uleb128 0x14
 1326 0819 6D100000 		.4byte	.LASF217
 1327 081d 08       		.byte	0x8
 1328 081e 43       		.byte	0x43
 1329 081f 550A0000 		.4byte	0xa55
 1330 0823 1403     		.2byte	0x314
 1331 0825 14       		.uleb128 0x14
 1332 0826 6A190000 		.4byte	.LASF218
 1333 082a 08       		.byte	0x8
 1334 082b 44       		.byte	0x44
 1335 082c C1050000 		.4byte	0x5c1
 1336 0830 4003     		.2byte	0x340
 1337 0832 14       		.uleb128 0x14
 1338 0833 56040000 		.4byte	.LASF219
 1339 0837 08       		.byte	0x8
 1340 0838 45       		.byte	0x45
 1341 0839 C1050000 		.4byte	0x5c1
 1342 083d 4403     		.2byte	0x344
 1343 083f 14       		.uleb128 0x14
 1344 0840 6C180000 		.4byte	.LASF220
 1345 0844 08       		.byte	0x8
 1346 0845 46       		.byte	0x46
 1347 0846 5F0A0000 		.4byte	0xa5f
 1348 084a 4803     		.2byte	0x348
 1349 084c 14       		.uleb128 0x14
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 82


 1350 084d 71040000 		.4byte	.LASF221
 1351 0851 08       		.byte	0x8
 1352 0852 47       		.byte	0x47
 1353 0853 750A0000 		.4byte	0xa75
 1354 0857 0004     		.2byte	0x400
 1355 0859 14       		.uleb128 0x14
 1356 085a 64150000 		.4byte	.LASF222
 1357 085e 08       		.byte	0x8
 1358 085f 48       		.byte	0x48
 1359 0860 7F0A0000 		.4byte	0xa7f
 1360 0864 000C     		.2byte	0xc00
 1361 0866 14       		.uleb128 0x14
 1362 0867 D2010000 		.4byte	.LASF223
 1363 086b 08       		.byte	0x8
 1364 086c 49       		.byte	0x49
 1365 086d C1050000 		.4byte	0x5c1
 1366 0871 000E     		.2byte	0xe00
 1367 0873 14       		.uleb128 0x14
 1368 0874 6F150000 		.4byte	.LASF224
 1369 0878 08       		.byte	0x8
 1370 0879 4A       		.byte	0x4a
 1371 087a 890A0000 		.4byte	0xa89
 1372 087e 040E     		.2byte	0xe04
 1373 0880 14       		.uleb128 0x14
 1374 0881 72080000 		.4byte	.LASF225
 1375 0885 08       		.byte	0x8
 1376 0886 4B       		.byte	0x4b
 1377 0887 4C050000 		.4byte	0x54c
 1378 088b 800E     		.2byte	0xe80
 1379 088d 14       		.uleb128 0x14
 1380 088e 7A150000 		.4byte	.LASF226
 1381 0892 08       		.byte	0x8
 1382 0893 4C       		.byte	0x4c
 1383 0894 C1050000 		.4byte	0x5c1
 1384 0898 840E     		.2byte	0xe84
 1385 089a 14       		.uleb128 0x14
 1386 089b 310F0000 		.4byte	.LASF227
 1387 089f 08       		.byte	0x8
 1388 08a0 4D       		.byte	0x4d
 1389 08a1 4C050000 		.4byte	0x54c
 1390 08a5 880E     		.2byte	0xe88
 1391 08a7 14       		.uleb128 0x14
 1392 08a8 DF0A0000 		.4byte	.LASF228
 1393 08ac 08       		.byte	0x8
 1394 08ad 4E       		.byte	0x4e
 1395 08ae C1050000 		.4byte	0x5c1
 1396 08b2 8C0E     		.2byte	0xe8c
 1397 08b4 14       		.uleb128 0x14
 1398 08b5 85150000 		.4byte	.LASF229
 1399 08b9 08       		.byte	0x8
 1400 08ba 4F       		.byte	0x4f
 1401 08bb 930A0000 		.4byte	0xa93
 1402 08bf 900E     		.2byte	0xe90
 1403 08c1 14       		.uleb128 0x14
 1404 08c2 12080000 		.4byte	.LASF230
 1405 08c6 08       		.byte	0x8
 1406 08c7 50       		.byte	0x50
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 83


 1407 08c8 4C050000 		.4byte	0x54c
 1408 08cc C00E     		.2byte	0xec0
 1409 08ce 14       		.uleb128 0x14
 1410 08cf 90150000 		.4byte	.LASF231
 1411 08d3 08       		.byte	0x8
 1412 08d4 51       		.byte	0x51
 1413 08d5 C1050000 		.4byte	0x5c1
 1414 08d9 C40E     		.2byte	0xec4
 1415 08db 14       		.uleb128 0x14
 1416 08dc D30F0000 		.4byte	.LASF232
 1417 08e0 08       		.byte	0x8
 1418 08e1 52       		.byte	0x52
 1419 08e2 4C050000 		.4byte	0x54c
 1420 08e6 C80E     		.2byte	0xec8
 1421 08e8 14       		.uleb128 0x14
 1422 08e9 85120000 		.4byte	.LASF233
 1423 08ed 08       		.byte	0x8
 1424 08ee 53       		.byte	0x53
 1425 08ef C1050000 		.4byte	0x5c1
 1426 08f3 CC0E     		.2byte	0xecc
 1427 08f5 14       		.uleb128 0x14
 1428 08f6 9B150000 		.4byte	.LASF234
 1429 08fa 08       		.byte	0x8
 1430 08fb 54       		.byte	0x54
 1431 08fc 9D0A0000 		.4byte	0xa9d
 1432 0900 D00E     		.2byte	0xed0
 1433 0902 14       		.uleb128 0x14
 1434 0903 D4130000 		.4byte	.LASF235
 1435 0907 08       		.byte	0x8
 1436 0908 55       		.byte	0x55
 1437 0909 4C050000 		.4byte	0x54c
 1438 090d 000F     		.2byte	0xf00
 1439 090f 14       		.uleb128 0x14
 1440 0910 8C040000 		.4byte	.LASF236
 1441 0914 08       		.byte	0x8
 1442 0915 56       		.byte	0x56
 1443 0916 4C050000 		.4byte	0x54c
 1444 091a 040F     		.2byte	0xf04
 1445 091c 14       		.uleb128 0x14
 1446 091d 07140000 		.4byte	.LASF237
 1447 0921 08       		.byte	0x8
 1448 0922 57       		.byte	0x57
 1449 0923 4C050000 		.4byte	0x54c
 1450 0927 080F     		.2byte	0xf08
 1451 0929 14       		.uleb128 0x14
 1452 092a 92050000 		.4byte	.LASF238
 1453 092e 08       		.byte	0x8
 1454 092f 58       		.byte	0x58
 1455 0930 C1050000 		.4byte	0x5c1
 1456 0934 0C0F     		.2byte	0xf0c
 1457 0936 14       		.uleb128 0x14
 1458 0937 A6150000 		.4byte	.LASF239
 1459 093b 08       		.byte	0x8
 1460 093c 59       		.byte	0x59
 1461 093d A70A0000 		.4byte	0xaa7
 1462 0941 100F     		.2byte	0xf10
 1463 0943 14       		.uleb128 0x14
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 84


 1464 0944 DB130000 		.4byte	.LASF240
 1465 0948 08       		.byte	0x8
 1466 0949 5A       		.byte	0x5a
 1467 094a 4C050000 		.4byte	0x54c
 1468 094e 400F     		.2byte	0xf40
 1469 0950 14       		.uleb128 0x14
 1470 0951 3D0B0000 		.4byte	.LASF241
 1471 0955 08       		.byte	0x8
 1472 0956 5B       		.byte	0x5b
 1473 0957 4C050000 		.4byte	0x54c
 1474 095b 440F     		.2byte	0xf44
 1475 095d 14       		.uleb128 0x14
 1476 095e D30A0000 		.4byte	.LASF242
 1477 0962 08       		.byte	0x8
 1478 0963 5C       		.byte	0x5c
 1479 0964 4C050000 		.4byte	0x54c
 1480 0968 480F     		.2byte	0xf48
 1481 096a 14       		.uleb128 0x14
 1482 096b C7080000 		.4byte	.LASF243
 1483 096f 08       		.byte	0x8
 1484 0970 5D       		.byte	0x5d
 1485 0971 C1050000 		.4byte	0x5c1
 1486 0975 4C0F     		.2byte	0xf4c
 1487 0977 14       		.uleb128 0x14
 1488 0978 B1150000 		.4byte	.LASF244
 1489 097c 08       		.byte	0x8
 1490 097d 5E       		.byte	0x5e
 1491 097e B10A0000 		.4byte	0xab1
 1492 0982 500F     		.2byte	0xf50
 1493 0984 14       		.uleb128 0x14
 1494 0985 79110000 		.4byte	.LASF245
 1495 0989 08       		.byte	0x8
 1496 098a 5F       		.byte	0x5f
 1497 098b 4C050000 		.4byte	0x54c
 1498 098f 800F     		.2byte	0xf80
 1499 0991 14       		.uleb128 0x14
 1500 0992 8F020000 		.4byte	.LASF246
 1501 0996 08       		.byte	0x8
 1502 0997 60       		.byte	0x60
 1503 0998 4C050000 		.4byte	0x54c
 1504 099c 840F     		.2byte	0xf84
 1505 099e 14       		.uleb128 0x14
 1506 099f 1B010000 		.4byte	.LASF247
 1507 09a3 08       		.byte	0x8
 1508 09a4 61       		.byte	0x61
 1509 09a5 4C050000 		.4byte	0x54c
 1510 09a9 880F     		.2byte	0xf88
 1511 09ab 14       		.uleb128 0x14
 1512 09ac F0100000 		.4byte	.LASF248
 1513 09b0 08       		.byte	0x8
 1514 09b1 62       		.byte	0x62
 1515 09b2 C1050000 		.4byte	0x5c1
 1516 09b6 8C0F     		.2byte	0xf8c
 1517 09b8 14       		.uleb128 0x14
 1518 09b9 BC150000 		.4byte	.LASF249
 1519 09bd 08       		.byte	0x8
 1520 09be 63       		.byte	0x63
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 85


 1521 09bf BB0A0000 		.4byte	0xabb
 1522 09c3 900F     		.2byte	0xf90
 1523 09c5 14       		.uleb128 0x14
 1524 09c6 AE0E0000 		.4byte	.LASF250
 1525 09ca 08       		.byte	0x8
 1526 09cb 64       		.byte	0x64
 1527 09cc 4C050000 		.4byte	0x54c
 1528 09d0 C00F     		.2byte	0xfc0
 1529 09d2 14       		.uleb128 0x14
 1530 09d3 BA170000 		.4byte	.LASF251
 1531 09d7 08       		.byte	0x8
 1532 09d8 65       		.byte	0x65
 1533 09d9 4C050000 		.4byte	0x54c
 1534 09dd C40F     		.2byte	0xfc4
 1535 09df 14       		.uleb128 0x14
 1536 09e0 EF160000 		.4byte	.LASF252
 1537 09e4 08       		.byte	0x8
 1538 09e5 66       		.byte	0x66
 1539 09e6 4C050000 		.4byte	0x54c
 1540 09ea C80F     		.2byte	0xfc8
 1541 09ec 14       		.uleb128 0x14
 1542 09ed DB190000 		.4byte	.LASF253
 1543 09f1 08       		.byte	0x8
 1544 09f2 67       		.byte	0x67
 1545 09f3 C1050000 		.4byte	0x5c1
 1546 09f7 CC0F     		.2byte	0xfcc
 1547 09f9 00       		.byte	0
 1548 09fa 0E       		.uleb128 0xe
 1549 09fb C6050000 		.4byte	0x5c6
 1550 09ff 11       		.uleb128 0x11
 1551 0a00 FA090000 		.4byte	0x9fa
 1552 0a04 0E       		.uleb128 0xe
 1553 0a05 D6050000 		.4byte	0x5d6
 1554 0a09 11       		.uleb128 0x11
 1555 0a0a 040A0000 		.4byte	0xa04
 1556 0a0e 0E       		.uleb128 0xe
 1557 0a0f F6050000 		.4byte	0x5f6
 1558 0a13 11       		.uleb128 0x11
 1559 0a14 0E0A0000 		.4byte	0xa0e
 1560 0a18 0C       		.uleb128 0xc
 1561 0a19 C1050000 		.4byte	0x5c1
 1562 0a1d 280A0000 		.4byte	0xa28
 1563 0a21 0D       		.uleb128 0xd
 1564 0a22 45050000 		.4byte	0x545
 1565 0a26 22       		.byte	0x22
 1566 0a27 00       		.byte	0
 1567 0a28 0E       		.uleb128 0xe
 1568 0a29 180A0000 		.4byte	0xa18
 1569 0a2d 11       		.uleb128 0x11
 1570 0a2e 280A0000 		.4byte	0xa28
 1571 0a32 0E       		.uleb128 0xe
 1572 0a33 06060000 		.4byte	0x606
 1573 0a37 11       		.uleb128 0x11
 1574 0a38 320A0000 		.4byte	0xa32
 1575 0a3c 0E       		.uleb128 0xe
 1576 0a3d 36060000 		.4byte	0x636
 1577 0a41 11       		.uleb128 0x11
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 86


 1578 0a42 3C0A0000 		.4byte	0xa3c
 1579 0a46 0E       		.uleb128 0xe
 1580 0a47 56060000 		.4byte	0x656
 1581 0a4b 11       		.uleb128 0x11
 1582 0a4c 460A0000 		.4byte	0xa46
 1583 0a50 0E       		.uleb128 0xe
 1584 0a51 46060000 		.4byte	0x646
 1585 0a55 11       		.uleb128 0x11
 1586 0a56 500A0000 		.4byte	0xa50
 1587 0a5a 0E       		.uleb128 0xe
 1588 0a5b 66060000 		.4byte	0x666
 1589 0a5f 11       		.uleb128 0x11
 1590 0a60 5A0A0000 		.4byte	0xa5a
 1591 0a64 0C       		.uleb128 0xc
 1592 0a65 4C050000 		.4byte	0x54c
 1593 0a69 750A0000 		.4byte	0xa75
 1594 0a6d 0F       		.uleb128 0xf
 1595 0a6e 45050000 		.4byte	0x545
 1596 0a72 FF01     		.2byte	0x1ff
 1597 0a74 00       		.byte	0
 1598 0a75 0E       		.uleb128 0xe
 1599 0a76 640A0000 		.4byte	0xa64
 1600 0a7a 0E       		.uleb128 0xe
 1601 0a7b E6050000 		.4byte	0x5e6
 1602 0a7f 11       		.uleb128 0x11
 1603 0a80 7A0A0000 		.4byte	0xa7a
 1604 0a84 0E       		.uleb128 0xe
 1605 0a85 16060000 		.4byte	0x616
 1606 0a89 11       		.uleb128 0x11
 1607 0a8a 840A0000 		.4byte	0xa84
 1608 0a8e 0E       		.uleb128 0xe
 1609 0a8f 26060000 		.4byte	0x626
 1610 0a93 11       		.uleb128 0x11
 1611 0a94 8E0A0000 		.4byte	0xa8e
 1612 0a98 0E       		.uleb128 0xe
 1613 0a99 26060000 		.4byte	0x626
 1614 0a9d 11       		.uleb128 0x11
 1615 0a9e 980A0000 		.4byte	0xa98
 1616 0aa2 0E       		.uleb128 0xe
 1617 0aa3 26060000 		.4byte	0x626
 1618 0aa7 11       		.uleb128 0x11
 1619 0aa8 A20A0000 		.4byte	0xaa2
 1620 0aac 0E       		.uleb128 0xe
 1621 0aad 26060000 		.4byte	0x626
 1622 0ab1 11       		.uleb128 0x11
 1623 0ab2 AC0A0000 		.4byte	0xaac
 1624 0ab6 0E       		.uleb128 0xe
 1625 0ab7 26060000 		.4byte	0x626
 1626 0abb 11       		.uleb128 0x11
 1627 0abc B60A0000 		.4byte	0xab6
 1628 0ac0 06       		.uleb128 0x6
 1629 0ac1 FD030000 		.4byte	.LASF254
 1630 0ac5 08       		.byte	0x8
 1631 0ac6 68       		.byte	0x68
 1632 0ac7 76060000 		.4byte	0x676
 1633 0acb 05       		.uleb128 0x5
 1634 0acc 08       		.byte	0x8
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 87


 1635 0acd 04       		.byte	0x4
 1636 0ace 250F0000 		.4byte	.LASF255
 1637 0ad2 10       		.uleb128 0x10
 1638 0ad3 14110000 		.4byte	.LASF256
 1639 0ad7 09       		.byte	0x9
 1640 0ad8 C401     		.2byte	0x1c4
 1641 0ada DE0A0000 		.4byte	0xade
 1642 0ade 05       		.uleb128 0x5
 1643 0adf 01       		.byte	0x1
 1644 0ae0 08       		.byte	0x8
 1645 0ae1 AA000000 		.4byte	.LASF257
 1646 0ae5 05       		.uleb128 0x5
 1647 0ae6 04       		.byte	0x4
 1648 0ae7 04       		.byte	0x4
 1649 0ae8 5B050000 		.4byte	.LASF258
 1650 0aec 05       		.uleb128 0x5
 1651 0aed 08       		.byte	0x8
 1652 0aee 04       		.byte	0x4
 1653 0aef 97170000 		.4byte	.LASF259
 1654 0af3 15       		.uleb128 0x15
 1655 0af4 04       		.byte	0x4
 1656 0af5 16       		.uleb128 0x16
 1657 0af6 01       		.byte	0x1
 1658 0af7 0A040000 		.4byte	0x40a
 1659 0afb 02       		.byte	0x2
 1660 0afc 7701     		.2byte	0x177
 1661 0afe 0F0B0000 		.4byte	0xb0f
 1662 0b02 04       		.uleb128 0x4
 1663 0b03 78000000 		.4byte	.LASF260
 1664 0b07 00       		.byte	0
 1665 0b08 04       		.uleb128 0x4
 1666 0b09 DB060000 		.4byte	.LASF261
 1667 0b0d 01       		.byte	0x1
 1668 0b0e 00       		.byte	0
 1669 0b0f 10       		.uleb128 0x10
 1670 0b10 F3140000 		.4byte	.LASF262
 1671 0b14 02       		.byte	0x2
 1672 0b15 7A01     		.2byte	0x17a
 1673 0b17 F50A0000 		.4byte	0xaf5
 1674 0b1b 16       		.uleb128 0x16
 1675 0b1c 01       		.byte	0x1
 1676 0b1d 0A040000 		.4byte	0x40a
 1677 0b21 02       		.byte	0x2
 1678 0b22 7E01     		.2byte	0x17e
 1679 0b24 410B0000 		.4byte	0xb41
 1680 0b28 04       		.uleb128 0x4
 1681 0b29 D4030000 		.4byte	.LASF263
 1682 0b2d 00       		.byte	0
 1683 0b2e 04       		.uleb128 0x4
 1684 0b2f B60E0000 		.4byte	.LASF264
 1685 0b33 01       		.byte	0x1
 1686 0b34 04       		.uleb128 0x4
 1687 0b35 49160000 		.4byte	.LASF265
 1688 0b39 02       		.byte	0x2
 1689 0b3a 04       		.uleb128 0x4
 1690 0b3b 1E0A0000 		.4byte	.LASF266
 1691 0b3f 05       		.byte	0x5
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 88


 1692 0b40 00       		.byte	0
 1693 0b41 10       		.uleb128 0x10
 1694 0b42 2E180000 		.4byte	.LASF267
 1695 0b46 02       		.byte	0x2
 1696 0b47 9301     		.2byte	0x193
 1697 0b49 1B0B0000 		.4byte	0xb1b
 1698 0b4d 16       		.uleb128 0x16
 1699 0b4e 01       		.byte	0x1
 1700 0b4f 0A040000 		.4byte	0x40a
 1701 0b53 02       		.byte	0x2
 1702 0b54 9701     		.2byte	0x197
 1703 0b56 730B0000 		.4byte	0xb73
 1704 0b5a 04       		.uleb128 0x4
 1705 0b5b 42170000 		.4byte	.LASF268
 1706 0b5f 00       		.byte	0
 1707 0b60 04       		.uleb128 0x4
 1708 0b61 8E140000 		.4byte	.LASF269
 1709 0b65 01       		.byte	0x1
 1710 0b66 04       		.uleb128 0x4
 1711 0b67 6E090000 		.4byte	.LASF270
 1712 0b6b 02       		.byte	0x2
 1713 0b6c 04       		.uleb128 0x4
 1714 0b6d 85070000 		.4byte	.LASF271
 1715 0b71 03       		.byte	0x3
 1716 0b72 00       		.byte	0
 1717 0b73 10       		.uleb128 0x10
 1718 0b74 44010000 		.4byte	.LASF272
 1719 0b78 02       		.byte	0x2
 1720 0b79 9C01     		.2byte	0x19c
 1721 0b7b 4D0B0000 		.4byte	0xb4d
 1722 0b7f 16       		.uleb128 0x16
 1723 0b80 01       		.byte	0x1
 1724 0b81 0A040000 		.4byte	0x40a
 1725 0b85 02       		.byte	0x2
 1726 0b86 A001     		.2byte	0x1a0
 1727 0b88 A50B0000 		.4byte	0xba5
 1728 0b8c 04       		.uleb128 0x4
 1729 0b8d AC110000 		.4byte	.LASF273
 1730 0b91 00       		.byte	0
 1731 0b92 04       		.uleb128 0x4
 1732 0b93 C5110000 		.4byte	.LASF274
 1733 0b97 01       		.byte	0x1
 1734 0b98 04       		.uleb128 0x4
 1735 0b99 DE110000 		.4byte	.LASF275
 1736 0b9d 02       		.byte	0x2
 1737 0b9e 04       		.uleb128 0x4
 1738 0b9f F7110000 		.4byte	.LASF276
 1739 0ba3 03       		.byte	0x3
 1740 0ba4 00       		.byte	0
 1741 0ba5 10       		.uleb128 0x10
 1742 0ba6 EA130000 		.4byte	.LASF277
 1743 0baa 02       		.byte	0x2
 1744 0bab A501     		.2byte	0x1a5
 1745 0bad 7F0B0000 		.4byte	0xb7f
 1746 0bb1 16       		.uleb128 0x16
 1747 0bb2 01       		.byte	0x1
 1748 0bb3 0A040000 		.4byte	0x40a
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 89


 1749 0bb7 02       		.byte	0x2
 1750 0bb8 A901     		.2byte	0x1a9
 1751 0bba CB0B0000 		.4byte	0xbcb
 1752 0bbe 04       		.uleb128 0x4
 1753 0bbf 33160000 		.4byte	.LASF278
 1754 0bc3 00       		.byte	0
 1755 0bc4 04       		.uleb128 0x4
 1756 0bc5 470F0000 		.4byte	.LASF279
 1757 0bc9 01       		.byte	0x1
 1758 0bca 00       		.byte	0
 1759 0bcb 10       		.uleb128 0x10
 1760 0bcc 3F000000 		.4byte	.LASF280
 1761 0bd0 02       		.byte	0x2
 1762 0bd1 BF01     		.2byte	0x1bf
 1763 0bd3 D70B0000 		.4byte	0xbd7
 1764 0bd7 17       		.uleb128 0x17
 1765 0bd8 04       		.byte	0x4
 1766 0bd9 DD0B0000 		.4byte	0xbdd
 1767 0bdd 18       		.uleb128 0x18
 1768 0bde E80B0000 		.4byte	0xbe8
 1769 0be2 19       		.uleb128 0x19
 1770 0be3 6E040000 		.4byte	0x46e
 1771 0be7 00       		.byte	0
 1772 0be8 1A       		.uleb128 0x1a
 1773 0be9 41020000 		.4byte	.LASF301
 1774 0bed 34       		.byte	0x34
 1775 0bee 02       		.byte	0x2
 1776 0bef C301     		.2byte	0x1c3
 1777 0bf1 E00C0000 		.4byte	0xce0
 1778 0bf5 09       		.uleb128 0x9
 1779 0bf6 81160000 		.4byte	.LASF281
 1780 0bfa 02       		.byte	0x2
 1781 0bfb C601     		.2byte	0x1c6
 1782 0bfd 0F0B0000 		.4byte	0xb0f
 1783 0c01 00       		.byte	0
 1784 0c02 09       		.uleb128 0x9
 1785 0c03 66090000 		.4byte	.LASF282
 1786 0c07 02       		.byte	0x2
 1787 0c08 C901     		.2byte	0x1c9
 1788 0c0a 410B0000 		.4byte	0xb41
 1789 0c0e 01       		.byte	0x1
 1790 0c0f 09       		.uleb128 0x9
 1791 0c10 AE0F0000 		.4byte	.LASF283
 1792 0c14 02       		.byte	0x2
 1793 0c15 CF01     		.2byte	0x1cf
 1794 0c17 730B0000 		.4byte	0xb73
 1795 0c1b 02       		.byte	0x2
 1796 0c1c 09       		.uleb128 0x9
 1797 0c1d 5B090000 		.4byte	.LASF284
 1798 0c21 02       		.byte	0x2
 1799 0c22 D901     		.2byte	0x1d9
 1800 0c24 6E040000 		.4byte	0x46e
 1801 0c28 04       		.byte	0x4
 1802 0c29 09       		.uleb128 0x9
 1803 0c2a 40080000 		.4byte	.LASF285
 1804 0c2e 02       		.byte	0x2
 1805 0c2f DF01     		.2byte	0x1df
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 90


 1806 0c31 6E040000 		.4byte	0x46e
 1807 0c35 08       		.byte	0x8
 1808 0c36 09       		.uleb128 0x9
 1809 0c37 C6170000 		.4byte	.LASF286
 1810 0c3b 02       		.byte	0x2
 1811 0c3c E501     		.2byte	0x1e5
 1812 0c3e 6E040000 		.4byte	0x46e
 1813 0c42 0C       		.byte	0xc
 1814 0c43 09       		.uleb128 0x9
 1815 0c44 AF000000 		.4byte	.LASF287
 1816 0c48 02       		.byte	0x2
 1817 0c49 EB01     		.2byte	0x1eb
 1818 0c4b E00C0000 		.4byte	0xce0
 1819 0c4f 10       		.byte	0x10
 1820 0c50 09       		.uleb128 0x9
 1821 0c51 55110000 		.4byte	.LASF288
 1822 0c55 02       		.byte	0x2
 1823 0c56 F101     		.2byte	0x1f1
 1824 0c58 E00C0000 		.4byte	0xce0
 1825 0c5c 11       		.byte	0x11
 1826 0c5d 09       		.uleb128 0x9
 1827 0c5e D4020000 		.4byte	.LASF289
 1828 0c62 02       		.byte	0x2
 1829 0c63 F701     		.2byte	0x1f7
 1830 0c65 E00C0000 		.4byte	0xce0
 1831 0c69 12       		.byte	0x12
 1832 0c6a 09       		.uleb128 0x9
 1833 0c6b 61050000 		.4byte	.LASF290
 1834 0c6f 02       		.byte	0x2
 1835 0c70 FD01     		.2byte	0x1fd
 1836 0c72 E00C0000 		.4byte	0xce0
 1837 0c76 13       		.byte	0x13
 1838 0c77 09       		.uleb128 0x9
 1839 0c78 BB130000 		.4byte	.LASF291
 1840 0c7c 02       		.byte	0x2
 1841 0c7d 0402     		.2byte	0x204
 1842 0c7f E00C0000 		.4byte	0xce0
 1843 0c83 14       		.byte	0x14
 1844 0c84 09       		.uleb128 0x9
 1845 0c85 8D030000 		.4byte	.LASF292
 1846 0c89 02       		.byte	0x2
 1847 0c8a 0B02     		.2byte	0x20b
 1848 0c8c 6E040000 		.4byte	0x46e
 1849 0c90 18       		.byte	0x18
 1850 0c91 09       		.uleb128 0x9
 1851 0c92 400D0000 		.4byte	.LASF293
 1852 0c96 02       		.byte	0x2
 1853 0c97 1302     		.2byte	0x213
 1854 0c99 E00C0000 		.4byte	0xce0
 1855 0c9d 1C       		.byte	0x1c
 1856 0c9e 09       		.uleb128 0x9
 1857 0c9f 79040000 		.4byte	.LASF294
 1858 0ca3 02       		.byte	0x2
 1859 0ca4 1B02     		.2byte	0x21b
 1860 0ca6 6E040000 		.4byte	0x46e
 1861 0caa 20       		.byte	0x20
 1862 0cab 09       		.uleb128 0x9
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 91


 1863 0cac 91190000 		.4byte	.LASF295
 1864 0cb0 02       		.byte	0x2
 1865 0cb1 2102     		.2byte	0x221
 1866 0cb3 6E040000 		.4byte	0x46e
 1867 0cb7 24       		.byte	0x24
 1868 0cb8 09       		.uleb128 0x9
 1869 0cb9 43140000 		.4byte	.LASF296
 1870 0cbd 02       		.byte	0x2
 1871 0cbe 2902     		.2byte	0x229
 1872 0cc0 6E040000 		.4byte	0x46e
 1873 0cc4 28       		.byte	0x28
 1874 0cc5 09       		.uleb128 0x9
 1875 0cc6 77100000 		.4byte	.LASF297
 1876 0cca 02       		.byte	0x2
 1877 0ccb 2F02     		.2byte	0x22f
 1878 0ccd 6E040000 		.4byte	0x46e
 1879 0cd1 2C       		.byte	0x2c
 1880 0cd2 09       		.uleb128 0x9
 1881 0cd3 50120000 		.4byte	.LASF298
 1882 0cd7 02       		.byte	0x2
 1883 0cd8 3602     		.2byte	0x236
 1884 0cda 6E040000 		.4byte	0x46e
 1885 0cde 30       		.byte	0x30
 1886 0cdf 00       		.byte	0
 1887 0ce0 05       		.uleb128 0x5
 1888 0ce1 01       		.byte	0x1
 1889 0ce2 02       		.byte	0x2
 1890 0ce3 4C080000 		.4byte	.LASF299
 1891 0ce7 10       		.uleb128 0x10
 1892 0ce8 CC150000 		.4byte	.LASF300
 1893 0cec 02       		.byte	0x2
 1894 0ced 3802     		.2byte	0x238
 1895 0cef E80B0000 		.4byte	0xbe8
 1896 0cf3 1A       		.uleb128 0x1a
 1897 0cf4 F5120000 		.4byte	.LASF302
 1898 0cf8 24       		.byte	0x24
 1899 0cf9 02       		.byte	0x2
 1900 0cfa 4102     		.2byte	0x241
 1901 0cfc 760D0000 		.4byte	0xd76
 1902 0d00 09       		.uleb128 0x9
 1903 0d01 A00B0000 		.4byte	.LASF303
 1904 0d05 02       		.byte	0x2
 1905 0d06 4402     		.2byte	0x244
 1906 0d08 4C050000 		.4byte	0x54c
 1907 0d0c 00       		.byte	0
 1908 0d0d 09       		.uleb128 0x9
 1909 0d0e 7F070000 		.4byte	.LASF304
 1910 0d12 02       		.byte	0x2
 1911 0d13 4602     		.2byte	0x246
 1912 0d15 F30A0000 		.4byte	0xaf3
 1913 0d19 04       		.byte	0x4
 1914 0d1a 09       		.uleb128 0x9
 1915 0d1b EA190000 		.4byte	.LASF305
 1916 0d1f 02       		.byte	0x2
 1917 0d20 4702     		.2byte	0x247
 1918 0d22 6E040000 		.4byte	0x46e
 1919 0d26 08       		.byte	0x8
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 92


 1920 0d27 09       		.uleb128 0x9
 1921 0d28 480B0000 		.4byte	.LASF306
 1922 0d2c 02       		.byte	0x2
 1923 0d2d 4802     		.2byte	0x248
 1924 0d2f 4C050000 		.4byte	0x54c
 1925 0d33 0C       		.byte	0xc
 1926 0d34 09       		.uleb128 0x9
 1927 0d35 050F0000 		.4byte	.LASF307
 1928 0d39 02       		.byte	0x2
 1929 0d3a 4A02     		.2byte	0x24a
 1930 0d3c F30A0000 		.4byte	0xaf3
 1931 0d40 10       		.byte	0x10
 1932 0d41 09       		.uleb128 0x9
 1933 0d42 5B080000 		.4byte	.LASF308
 1934 0d46 02       		.byte	0x2
 1935 0d47 4B02     		.2byte	0x24b
 1936 0d49 6E040000 		.4byte	0x46e
 1937 0d4d 14       		.byte	0x14
 1938 0d4e 09       		.uleb128 0x9
 1939 0d4f 08020000 		.4byte	.LASF309
 1940 0d53 02       		.byte	0x2
 1941 0d54 4C02     		.2byte	0x24c
 1942 0d56 4C050000 		.4byte	0x54c
 1943 0d5a 18       		.byte	0x18
 1944 0d5b 09       		.uleb128 0x9
 1945 0d5c 37080000 		.4byte	.LASF310
 1946 0d60 02       		.byte	0x2
 1947 0d61 5202     		.2byte	0x252
 1948 0d63 CB0B0000 		.4byte	0xbcb
 1949 0d67 1C       		.byte	0x1c
 1950 0d68 09       		.uleb128 0x9
 1951 0d69 71170000 		.4byte	.LASF311
 1952 0d6d 02       		.byte	0x2
 1953 0d6e 5502     		.2byte	0x255
 1954 0d70 6E040000 		.4byte	0x46e
 1955 0d74 20       		.byte	0x20
 1956 0d75 00       		.byte	0
 1957 0d76 10       		.uleb128 0x10
 1958 0d77 620D0000 		.4byte	.LASF312
 1959 0d7b 02       		.byte	0x2
 1960 0d7c 5802     		.2byte	0x258
 1961 0d7e F30C0000 		.4byte	0xcf3
 1962 0d82 1B       		.uleb128 0x1b
 1963 0d83 08       		.byte	0x8
 1964 0d84 0A       		.byte	0xa
 1965 0d85 EB       		.byte	0xeb
 1966 0d86 A30D0000 		.4byte	0xda3
 1967 0d8a 13       		.uleb128 0x13
 1968 0d8b C20B0000 		.4byte	.LASF313
 1969 0d8f 0A       		.byte	0xa
 1970 0d90 EC       		.byte	0xec
 1971 0d91 ED030000 		.4byte	0x3ed
 1972 0d95 00       		.byte	0
 1973 0d96 13       		.uleb128 0x13
 1974 0d97 30130000 		.4byte	.LASF314
 1975 0d9b 0A       		.byte	0xa
 1976 0d9c F0       		.byte	0xf0
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 93


 1977 0d9d 6E040000 		.4byte	0x46e
 1978 0da1 04       		.byte	0x4
 1979 0da2 00       		.byte	0
 1980 0da3 06       		.uleb128 0x6
 1981 0da4 16000000 		.4byte	.LASF315
 1982 0da8 0A       		.byte	0xa
 1983 0da9 F1       		.byte	0xf1
 1984 0daa 820D0000 		.4byte	0xd82
 1985 0dae 1C       		.uleb128 0x1c
 1986 0daf DD010000 		.4byte	.LASF316
 1987 0db3 01       		.byte	0x1
 1988 0db4 8606     		.2byte	0x686
 1989 0db6 00000000 		.4byte	.LFB104
 1990 0dba 3C000000 		.4byte	.LFE104-.LFB104
 1991 0dbe 01       		.uleb128 0x1
 1992 0dbf 9C       		.byte	0x9c
 1993 0dc0 D40D0000 		.4byte	0xdd4
 1994 0dc4 1D       		.uleb128 0x1d
 1995 0dc5 420F0000 		.4byte	.LASF318
 1996 0dc9 01       		.byte	0x1
 1997 0dca 8606     		.2byte	0x686
 1998 0dcc ED030000 		.4byte	0x3ed
 1999 0dd0 02       		.uleb128 0x2
 2000 0dd1 91       		.byte	0x91
 2001 0dd2 76       		.sleb128 -10
 2002 0dd3 00       		.byte	0
 2003 0dd4 1C       		.uleb128 0x1c
 2004 0dd5 67110000 		.4byte	.LASF317
 2005 0dd9 02       		.byte	0x2
 2006 0dda 8403     		.2byte	0x384
 2007 0ddc 00000000 		.4byte	.LFB210
 2008 0de0 20000000 		.4byte	.LFE210-.LFB210
 2009 0de4 01       		.uleb128 0x1
 2010 0de5 9C       		.byte	0x9c
 2011 0de6 FA0D0000 		.4byte	0xdfa
 2012 0dea 1D       		.uleb128 0x1d
 2013 0deb 89000000 		.4byte	.LASF319
 2014 0def 02       		.byte	0x2
 2015 0df0 8403     		.2byte	0x384
 2016 0df2 FA0D0000 		.4byte	0xdfa
 2017 0df6 02       		.uleb128 0x2
 2018 0df7 91       		.byte	0x91
 2019 0df8 74       		.sleb128 -12
 2020 0df9 00       		.byte	0
 2021 0dfa 17       		.uleb128 0x17
 2022 0dfb 04       		.byte	0x4
 2023 0dfc C00A0000 		.4byte	0xac0
 2024 0e00 1E       		.uleb128 0x1e
 2025 0e01 BC100000 		.4byte	.LASF320
 2026 0e05 02       		.byte	0x2
 2027 0e06 BD03     		.2byte	0x3bd
 2028 0e08 00000000 		.4byte	.LFB212
 2029 0e0c 50000000 		.4byte	.LFE212-.LFB212
 2030 0e10 01       		.uleb128 0x1
 2031 0e11 9C       		.byte	0x9c
 2032 0e12 350E0000 		.4byte	0xe35
 2033 0e16 1D       		.uleb128 0x1d
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 94


 2034 0e17 89000000 		.4byte	.LASF319
 2035 0e1b 02       		.byte	0x2
 2036 0e1c BD03     		.2byte	0x3bd
 2037 0e1e FA0D0000 		.4byte	0xdfa
 2038 0e22 02       		.uleb128 0x2
 2039 0e23 91       		.byte	0x91
 2040 0e24 74       		.sleb128 -12
 2041 0e25 1D       		.uleb128 0x1d
 2042 0e26 C20C0000 		.4byte	.LASF321
 2043 0e2a 02       		.byte	0x2
 2044 0e2b BD03     		.2byte	0x3bd
 2045 0e2d A50B0000 		.4byte	0xba5
 2046 0e31 02       		.uleb128 0x2
 2047 0e32 91       		.byte	0x91
 2048 0e33 73       		.sleb128 -13
 2049 0e34 00       		.byte	0
 2050 0e35 1F       		.uleb128 0x1f
 2051 0e36 E30C0000 		.4byte	.LASF330
 2052 0e3a 03       		.byte	0x3
 2053 0e3b F101     		.2byte	0x1f1
 2054 0e3d 00000000 		.4byte	.LFB260
 2055 0e41 18000000 		.4byte	.LFE260-.LFB260
 2056 0e45 01       		.uleb128 0x1
 2057 0e46 9C       		.byte	0x9c
 2058 0e47 20       		.uleb128 0x20
 2059 0e48 91060000 		.4byte	.LASF331
 2060 0e4c 04       		.byte	0x4
 2061 0e4d 62       		.byte	0x62
 2062 0e4e 00000000 		.4byte	.LFB264
 2063 0e52 5C000000 		.4byte	.LFE264-.LFB264
 2064 0e56 01       		.uleb128 0x1
 2065 0e57 9C       		.byte	0x9c
 2066 0e58 21       		.uleb128 0x21
 2067 0e59 65080000 		.4byte	.LASF322
 2068 0e5d 01       		.byte	0x1
 2069 0e5e EA07     		.2byte	0x7ea
 2070 0e60 640E0000 		.4byte	0xe64
 2071 0e64 0E       		.uleb128 0xe
 2072 0e65 63040000 		.4byte	0x463
 2073 0e69 22       		.uleb128 0x22
 2074 0e6a E8030000 		.4byte	.LASF323
 2075 0e6e 04       		.byte	0x4
 2076 0e6f 26       		.byte	0x26
 2077 0e70 58040000 		.4byte	0x458
 2078 0e74 05       		.uleb128 0x5
 2079 0e75 03       		.byte	0x3
 2080 0e76 00000000 		.4byte	CY_EINK_SPIM_initVar
 2081 0e7a 22       		.uleb128 0x22
 2082 0e7b 85090000 		.4byte	.LASF324
 2083 0e7f 04       		.byte	0x4
 2084 0e80 2C       		.byte	0x2c
 2085 0e81 8B0E0000 		.4byte	0xe8b
 2086 0e85 05       		.uleb128 0x5
 2087 0e86 03       		.byte	0x3
 2088 0e87 00000000 		.4byte	CY_EINK_SPIM_config
 2089 0e8b 11       		.uleb128 0x11
 2090 0e8c E70C0000 		.4byte	0xce7
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 95


 2091 0e90 22       		.uleb128 0x22
 2092 0e91 4D030000 		.4byte	.LASF325
 2093 0e95 04       		.byte	0x4
 2094 0e96 51       		.byte	0x51
 2095 0e97 760D0000 		.4byte	0xd76
 2096 0e9b 05       		.uleb128 0x5
 2097 0e9c 03       		.byte	0x3
 2098 0e9d 00000000 		.4byte	CY_EINK_SPIM_context
 2099 0ea1 23       		.uleb128 0x23
 2100 0ea2 1E080000 		.4byte	.LASF326
 2101 0ea6 0B       		.byte	0xb
 2102 0ea7 19       		.byte	0x19
 2103 0ea8 AC0E0000 		.4byte	0xeac
 2104 0eac 11       		.uleb128 0x11
 2105 0ead A30D0000 		.4byte	0xda3
 2106 0eb1 00       		.byte	0
 2107              		.section	.debug_abbrev,"",%progbits
 2108              	.Ldebug_abbrev0:
 2109 0000 01       		.uleb128 0x1
 2110 0001 11       		.uleb128 0x11
 2111 0002 01       		.byte	0x1
 2112 0003 25       		.uleb128 0x25
 2113 0004 0E       		.uleb128 0xe
 2114 0005 13       		.uleb128 0x13
 2115 0006 0B       		.uleb128 0xb
 2116 0007 03       		.uleb128 0x3
 2117 0008 0E       		.uleb128 0xe
 2118 0009 1B       		.uleb128 0x1b
 2119 000a 0E       		.uleb128 0xe
 2120 000b 55       		.uleb128 0x55
 2121 000c 17       		.uleb128 0x17
 2122 000d 11       		.uleb128 0x11
 2123 000e 01       		.uleb128 0x1
 2124 000f 10       		.uleb128 0x10
 2125 0010 17       		.uleb128 0x17
 2126 0011 00       		.byte	0
 2127 0012 00       		.byte	0
 2128 0013 02       		.uleb128 0x2
 2129 0014 04       		.uleb128 0x4
 2130 0015 01       		.byte	0x1
 2131 0016 0B       		.uleb128 0xb
 2132 0017 0B       		.uleb128 0xb
 2133 0018 49       		.uleb128 0x49
 2134 0019 13       		.uleb128 0x13
 2135 001a 3A       		.uleb128 0x3a
 2136 001b 0B       		.uleb128 0xb
 2137 001c 3B       		.uleb128 0x3b
 2138 001d 0B       		.uleb128 0xb
 2139 001e 01       		.uleb128 0x1
 2140 001f 13       		.uleb128 0x13
 2141 0020 00       		.byte	0
 2142 0021 00       		.byte	0
 2143 0022 03       		.uleb128 0x3
 2144 0023 28       		.uleb128 0x28
 2145 0024 00       		.byte	0
 2146 0025 03       		.uleb128 0x3
 2147 0026 0E       		.uleb128 0xe
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 96


 2148 0027 1C       		.uleb128 0x1c
 2149 0028 0D       		.uleb128 0xd
 2150 0029 00       		.byte	0
 2151 002a 00       		.byte	0
 2152 002b 04       		.uleb128 0x4
 2153 002c 28       		.uleb128 0x28
 2154 002d 00       		.byte	0
 2155 002e 03       		.uleb128 0x3
 2156 002f 0E       		.uleb128 0xe
 2157 0030 1C       		.uleb128 0x1c
 2158 0031 0B       		.uleb128 0xb
 2159 0032 00       		.byte	0
 2160 0033 00       		.byte	0
 2161 0034 05       		.uleb128 0x5
 2162 0035 24       		.uleb128 0x24
 2163 0036 00       		.byte	0
 2164 0037 0B       		.uleb128 0xb
 2165 0038 0B       		.uleb128 0xb
 2166 0039 3E       		.uleb128 0x3e
 2167 003a 0B       		.uleb128 0xb
 2168 003b 03       		.uleb128 0x3
 2169 003c 0E       		.uleb128 0xe
 2170 003d 00       		.byte	0
 2171 003e 00       		.byte	0
 2172 003f 06       		.uleb128 0x6
 2173 0040 16       		.uleb128 0x16
 2174 0041 00       		.byte	0
 2175 0042 03       		.uleb128 0x3
 2176 0043 0E       		.uleb128 0xe
 2177 0044 3A       		.uleb128 0x3a
 2178 0045 0B       		.uleb128 0xb
 2179 0046 3B       		.uleb128 0x3b
 2180 0047 0B       		.uleb128 0xb
 2181 0048 49       		.uleb128 0x49
 2182 0049 13       		.uleb128 0x13
 2183 004a 00       		.byte	0
 2184 004b 00       		.byte	0
 2185 004c 07       		.uleb128 0x7
 2186 004d 24       		.uleb128 0x24
 2187 004e 00       		.byte	0
 2188 004f 0B       		.uleb128 0xb
 2189 0050 0B       		.uleb128 0xb
 2190 0051 3E       		.uleb128 0x3e
 2191 0052 0B       		.uleb128 0xb
 2192 0053 03       		.uleb128 0x3
 2193 0054 08       		.uleb128 0x8
 2194 0055 00       		.byte	0
 2195 0056 00       		.byte	0
 2196 0057 08       		.uleb128 0x8
 2197 0058 13       		.uleb128 0x13
 2198 0059 01       		.byte	0x1
 2199 005a 0B       		.uleb128 0xb
 2200 005b 05       		.uleb128 0x5
 2201 005c 3A       		.uleb128 0x3a
 2202 005d 0B       		.uleb128 0xb
 2203 005e 3B       		.uleb128 0x3b
 2204 005f 05       		.uleb128 0x5
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 97


 2205 0060 01       		.uleb128 0x1
 2206 0061 13       		.uleb128 0x13
 2207 0062 00       		.byte	0
 2208 0063 00       		.byte	0
 2209 0064 09       		.uleb128 0x9
 2210 0065 0D       		.uleb128 0xd
 2211 0066 00       		.byte	0
 2212 0067 03       		.uleb128 0x3
 2213 0068 0E       		.uleb128 0xe
 2214 0069 3A       		.uleb128 0x3a
 2215 006a 0B       		.uleb128 0xb
 2216 006b 3B       		.uleb128 0x3b
 2217 006c 05       		.uleb128 0x5
 2218 006d 49       		.uleb128 0x49
 2219 006e 13       		.uleb128 0x13
 2220 006f 38       		.uleb128 0x38
 2221 0070 0B       		.uleb128 0xb
 2222 0071 00       		.byte	0
 2223 0072 00       		.byte	0
 2224 0073 0A       		.uleb128 0xa
 2225 0074 0D       		.uleb128 0xd
 2226 0075 00       		.byte	0
 2227 0076 03       		.uleb128 0x3
 2228 0077 0E       		.uleb128 0xe
 2229 0078 3A       		.uleb128 0x3a
 2230 0079 0B       		.uleb128 0xb
 2231 007a 3B       		.uleb128 0x3b
 2232 007b 05       		.uleb128 0x5
 2233 007c 49       		.uleb128 0x49
 2234 007d 13       		.uleb128 0x13
 2235 007e 38       		.uleb128 0x38
 2236 007f 05       		.uleb128 0x5
 2237 0080 00       		.byte	0
 2238 0081 00       		.byte	0
 2239 0082 0B       		.uleb128 0xb
 2240 0083 0D       		.uleb128 0xd
 2241 0084 00       		.byte	0
 2242 0085 03       		.uleb128 0x3
 2243 0086 08       		.uleb128 0x8
 2244 0087 3A       		.uleb128 0x3a
 2245 0088 0B       		.uleb128 0xb
 2246 0089 3B       		.uleb128 0x3b
 2247 008a 05       		.uleb128 0x5
 2248 008b 49       		.uleb128 0x49
 2249 008c 13       		.uleb128 0x13
 2250 008d 38       		.uleb128 0x38
 2251 008e 05       		.uleb128 0x5
 2252 008f 00       		.byte	0
 2253 0090 00       		.byte	0
 2254 0091 0C       		.uleb128 0xc
 2255 0092 01       		.uleb128 0x1
 2256 0093 01       		.byte	0x1
 2257 0094 49       		.uleb128 0x49
 2258 0095 13       		.uleb128 0x13
 2259 0096 01       		.uleb128 0x1
 2260 0097 13       		.uleb128 0x13
 2261 0098 00       		.byte	0
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 98


 2262 0099 00       		.byte	0
 2263 009a 0D       		.uleb128 0xd
 2264 009b 21       		.uleb128 0x21
 2265 009c 00       		.byte	0
 2266 009d 49       		.uleb128 0x49
 2267 009e 13       		.uleb128 0x13
 2268 009f 2F       		.uleb128 0x2f
 2269 00a0 0B       		.uleb128 0xb
 2270 00a1 00       		.byte	0
 2271 00a2 00       		.byte	0
 2272 00a3 0E       		.uleb128 0xe
 2273 00a4 35       		.uleb128 0x35
 2274 00a5 00       		.byte	0
 2275 00a6 49       		.uleb128 0x49
 2276 00a7 13       		.uleb128 0x13
 2277 00a8 00       		.byte	0
 2278 00a9 00       		.byte	0
 2279 00aa 0F       		.uleb128 0xf
 2280 00ab 21       		.uleb128 0x21
 2281 00ac 00       		.byte	0
 2282 00ad 49       		.uleb128 0x49
 2283 00ae 13       		.uleb128 0x13
 2284 00af 2F       		.uleb128 0x2f
 2285 00b0 05       		.uleb128 0x5
 2286 00b1 00       		.byte	0
 2287 00b2 00       		.byte	0
 2288 00b3 10       		.uleb128 0x10
 2289 00b4 16       		.uleb128 0x16
 2290 00b5 00       		.byte	0
 2291 00b6 03       		.uleb128 0x3
 2292 00b7 0E       		.uleb128 0xe
 2293 00b8 3A       		.uleb128 0x3a
 2294 00b9 0B       		.uleb128 0xb
 2295 00ba 3B       		.uleb128 0x3b
 2296 00bb 05       		.uleb128 0x5
 2297 00bc 49       		.uleb128 0x49
 2298 00bd 13       		.uleb128 0x13
 2299 00be 00       		.byte	0
 2300 00bf 00       		.byte	0
 2301 00c0 11       		.uleb128 0x11
 2302 00c1 26       		.uleb128 0x26
 2303 00c2 00       		.byte	0
 2304 00c3 49       		.uleb128 0x49
 2305 00c4 13       		.uleb128 0x13
 2306 00c5 00       		.byte	0
 2307 00c6 00       		.byte	0
 2308 00c7 12       		.uleb128 0x12
 2309 00c8 13       		.uleb128 0x13
 2310 00c9 01       		.byte	0x1
 2311 00ca 0B       		.uleb128 0xb
 2312 00cb 05       		.uleb128 0x5
 2313 00cc 3A       		.uleb128 0x3a
 2314 00cd 0B       		.uleb128 0xb
 2315 00ce 3B       		.uleb128 0x3b
 2316 00cf 0B       		.uleb128 0xb
 2317 00d0 01       		.uleb128 0x1
 2318 00d1 13       		.uleb128 0x13
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 99


 2319 00d2 00       		.byte	0
 2320 00d3 00       		.byte	0
 2321 00d4 13       		.uleb128 0x13
 2322 00d5 0D       		.uleb128 0xd
 2323 00d6 00       		.byte	0
 2324 00d7 03       		.uleb128 0x3
 2325 00d8 0E       		.uleb128 0xe
 2326 00d9 3A       		.uleb128 0x3a
 2327 00da 0B       		.uleb128 0xb
 2328 00db 3B       		.uleb128 0x3b
 2329 00dc 0B       		.uleb128 0xb
 2330 00dd 49       		.uleb128 0x49
 2331 00de 13       		.uleb128 0x13
 2332 00df 38       		.uleb128 0x38
 2333 00e0 0B       		.uleb128 0xb
 2334 00e1 00       		.byte	0
 2335 00e2 00       		.byte	0
 2336 00e3 14       		.uleb128 0x14
 2337 00e4 0D       		.uleb128 0xd
 2338 00e5 00       		.byte	0
 2339 00e6 03       		.uleb128 0x3
 2340 00e7 0E       		.uleb128 0xe
 2341 00e8 3A       		.uleb128 0x3a
 2342 00e9 0B       		.uleb128 0xb
 2343 00ea 3B       		.uleb128 0x3b
 2344 00eb 0B       		.uleb128 0xb
 2345 00ec 49       		.uleb128 0x49
 2346 00ed 13       		.uleb128 0x13
 2347 00ee 38       		.uleb128 0x38
 2348 00ef 05       		.uleb128 0x5
 2349 00f0 00       		.byte	0
 2350 00f1 00       		.byte	0
 2351 00f2 15       		.uleb128 0x15
 2352 00f3 0F       		.uleb128 0xf
 2353 00f4 00       		.byte	0
 2354 00f5 0B       		.uleb128 0xb
 2355 00f6 0B       		.uleb128 0xb
 2356 00f7 00       		.byte	0
 2357 00f8 00       		.byte	0
 2358 00f9 16       		.uleb128 0x16
 2359 00fa 04       		.uleb128 0x4
 2360 00fb 01       		.byte	0x1
 2361 00fc 0B       		.uleb128 0xb
 2362 00fd 0B       		.uleb128 0xb
 2363 00fe 49       		.uleb128 0x49
 2364 00ff 13       		.uleb128 0x13
 2365 0100 3A       		.uleb128 0x3a
 2366 0101 0B       		.uleb128 0xb
 2367 0102 3B       		.uleb128 0x3b
 2368 0103 05       		.uleb128 0x5
 2369 0104 01       		.uleb128 0x1
 2370 0105 13       		.uleb128 0x13
 2371 0106 00       		.byte	0
 2372 0107 00       		.byte	0
 2373 0108 17       		.uleb128 0x17
 2374 0109 0F       		.uleb128 0xf
 2375 010a 00       		.byte	0
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 100


 2376 010b 0B       		.uleb128 0xb
 2377 010c 0B       		.uleb128 0xb
 2378 010d 49       		.uleb128 0x49
 2379 010e 13       		.uleb128 0x13
 2380 010f 00       		.byte	0
 2381 0110 00       		.byte	0
 2382 0111 18       		.uleb128 0x18
 2383 0112 15       		.uleb128 0x15
 2384 0113 01       		.byte	0x1
 2385 0114 27       		.uleb128 0x27
 2386 0115 19       		.uleb128 0x19
 2387 0116 01       		.uleb128 0x1
 2388 0117 13       		.uleb128 0x13
 2389 0118 00       		.byte	0
 2390 0119 00       		.byte	0
 2391 011a 19       		.uleb128 0x19
 2392 011b 05       		.uleb128 0x5
 2393 011c 00       		.byte	0
 2394 011d 49       		.uleb128 0x49
 2395 011e 13       		.uleb128 0x13
 2396 011f 00       		.byte	0
 2397 0120 00       		.byte	0
 2398 0121 1A       		.uleb128 0x1a
 2399 0122 13       		.uleb128 0x13
 2400 0123 01       		.byte	0x1
 2401 0124 03       		.uleb128 0x3
 2402 0125 0E       		.uleb128 0xe
 2403 0126 0B       		.uleb128 0xb
 2404 0127 0B       		.uleb128 0xb
 2405 0128 3A       		.uleb128 0x3a
 2406 0129 0B       		.uleb128 0xb
 2407 012a 3B       		.uleb128 0x3b
 2408 012b 05       		.uleb128 0x5
 2409 012c 01       		.uleb128 0x1
 2410 012d 13       		.uleb128 0x13
 2411 012e 00       		.byte	0
 2412 012f 00       		.byte	0
 2413 0130 1B       		.uleb128 0x1b
 2414 0131 13       		.uleb128 0x13
 2415 0132 01       		.byte	0x1
 2416 0133 0B       		.uleb128 0xb
 2417 0134 0B       		.uleb128 0xb
 2418 0135 3A       		.uleb128 0x3a
 2419 0136 0B       		.uleb128 0xb
 2420 0137 3B       		.uleb128 0x3b
 2421 0138 0B       		.uleb128 0xb
 2422 0139 01       		.uleb128 0x1
 2423 013a 13       		.uleb128 0x13
 2424 013b 00       		.byte	0
 2425 013c 00       		.byte	0
 2426 013d 1C       		.uleb128 0x1c
 2427 013e 2E       		.uleb128 0x2e
 2428 013f 01       		.byte	0x1
 2429 0140 03       		.uleb128 0x3
 2430 0141 0E       		.uleb128 0xe
 2431 0142 3A       		.uleb128 0x3a
 2432 0143 0B       		.uleb128 0xb
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 101


 2433 0144 3B       		.uleb128 0x3b
 2434 0145 05       		.uleb128 0x5
 2435 0146 27       		.uleb128 0x27
 2436 0147 19       		.uleb128 0x19
 2437 0148 11       		.uleb128 0x11
 2438 0149 01       		.uleb128 0x1
 2439 014a 12       		.uleb128 0x12
 2440 014b 06       		.uleb128 0x6
 2441 014c 40       		.uleb128 0x40
 2442 014d 18       		.uleb128 0x18
 2443 014e 9742     		.uleb128 0x2117
 2444 0150 19       		.uleb128 0x19
 2445 0151 01       		.uleb128 0x1
 2446 0152 13       		.uleb128 0x13
 2447 0153 00       		.byte	0
 2448 0154 00       		.byte	0
 2449 0155 1D       		.uleb128 0x1d
 2450 0156 05       		.uleb128 0x5
 2451 0157 00       		.byte	0
 2452 0158 03       		.uleb128 0x3
 2453 0159 0E       		.uleb128 0xe
 2454 015a 3A       		.uleb128 0x3a
 2455 015b 0B       		.uleb128 0xb
 2456 015c 3B       		.uleb128 0x3b
 2457 015d 05       		.uleb128 0x5
 2458 015e 49       		.uleb128 0x49
 2459 015f 13       		.uleb128 0x13
 2460 0160 02       		.uleb128 0x2
 2461 0161 18       		.uleb128 0x18
 2462 0162 00       		.byte	0
 2463 0163 00       		.byte	0
 2464 0164 1E       		.uleb128 0x1e
 2465 0165 2E       		.uleb128 0x2e
 2466 0166 01       		.byte	0x1
 2467 0167 03       		.uleb128 0x3
 2468 0168 0E       		.uleb128 0xe
 2469 0169 3A       		.uleb128 0x3a
 2470 016a 0B       		.uleb128 0xb
 2471 016b 3B       		.uleb128 0x3b
 2472 016c 05       		.uleb128 0x5
 2473 016d 27       		.uleb128 0x27
 2474 016e 19       		.uleb128 0x19
 2475 016f 11       		.uleb128 0x11
 2476 0170 01       		.uleb128 0x1
 2477 0171 12       		.uleb128 0x12
 2478 0172 06       		.uleb128 0x6
 2479 0173 40       		.uleb128 0x40
 2480 0174 18       		.uleb128 0x18
 2481 0175 9642     		.uleb128 0x2116
 2482 0177 19       		.uleb128 0x19
 2483 0178 01       		.uleb128 0x1
 2484 0179 13       		.uleb128 0x13
 2485 017a 00       		.byte	0
 2486 017b 00       		.byte	0
 2487 017c 1F       		.uleb128 0x1f
 2488 017d 2E       		.uleb128 0x2e
 2489 017e 00       		.byte	0
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 102


 2490 017f 03       		.uleb128 0x3
 2491 0180 0E       		.uleb128 0xe
 2492 0181 3A       		.uleb128 0x3a
 2493 0182 0B       		.uleb128 0xb
 2494 0183 3B       		.uleb128 0x3b
 2495 0184 05       		.uleb128 0x5
 2496 0185 27       		.uleb128 0x27
 2497 0186 19       		.uleb128 0x19
 2498 0187 11       		.uleb128 0x11
 2499 0188 01       		.uleb128 0x1
 2500 0189 12       		.uleb128 0x12
 2501 018a 06       		.uleb128 0x6
 2502 018b 40       		.uleb128 0x40
 2503 018c 18       		.uleb128 0x18
 2504 018d 9642     		.uleb128 0x2116
 2505 018f 19       		.uleb128 0x19
 2506 0190 00       		.byte	0
 2507 0191 00       		.byte	0
 2508 0192 20       		.uleb128 0x20
 2509 0193 2E       		.uleb128 0x2e
 2510 0194 00       		.byte	0
 2511 0195 3F       		.uleb128 0x3f
 2512 0196 19       		.uleb128 0x19
 2513 0197 03       		.uleb128 0x3
 2514 0198 0E       		.uleb128 0xe
 2515 0199 3A       		.uleb128 0x3a
 2516 019a 0B       		.uleb128 0xb
 2517 019b 3B       		.uleb128 0x3b
 2518 019c 0B       		.uleb128 0xb
 2519 019d 27       		.uleb128 0x27
 2520 019e 19       		.uleb128 0x19
 2521 019f 11       		.uleb128 0x11
 2522 01a0 01       		.uleb128 0x1
 2523 01a1 12       		.uleb128 0x12
 2524 01a2 06       		.uleb128 0x6
 2525 01a3 40       		.uleb128 0x40
 2526 01a4 18       		.uleb128 0x18
 2527 01a5 9642     		.uleb128 0x2116
 2528 01a7 19       		.uleb128 0x19
 2529 01a8 00       		.byte	0
 2530 01a9 00       		.byte	0
 2531 01aa 21       		.uleb128 0x21
 2532 01ab 34       		.uleb128 0x34
 2533 01ac 00       		.byte	0
 2534 01ad 03       		.uleb128 0x3
 2535 01ae 0E       		.uleb128 0xe
 2536 01af 3A       		.uleb128 0x3a
 2537 01b0 0B       		.uleb128 0xb
 2538 01b1 3B       		.uleb128 0x3b
 2539 01b2 05       		.uleb128 0x5
 2540 01b3 49       		.uleb128 0x49
 2541 01b4 13       		.uleb128 0x13
 2542 01b5 3F       		.uleb128 0x3f
 2543 01b6 19       		.uleb128 0x19
 2544 01b7 3C       		.uleb128 0x3c
 2545 01b8 19       		.uleb128 0x19
 2546 01b9 00       		.byte	0
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 103


 2547 01ba 00       		.byte	0
 2548 01bb 22       		.uleb128 0x22
 2549 01bc 34       		.uleb128 0x34
 2550 01bd 00       		.byte	0
 2551 01be 03       		.uleb128 0x3
 2552 01bf 0E       		.uleb128 0xe
 2553 01c0 3A       		.uleb128 0x3a
 2554 01c1 0B       		.uleb128 0xb
 2555 01c2 3B       		.uleb128 0x3b
 2556 01c3 0B       		.uleb128 0xb
 2557 01c4 49       		.uleb128 0x49
 2558 01c5 13       		.uleb128 0x13
 2559 01c6 3F       		.uleb128 0x3f
 2560 01c7 19       		.uleb128 0x19
 2561 01c8 02       		.uleb128 0x2
 2562 01c9 18       		.uleb128 0x18
 2563 01ca 00       		.byte	0
 2564 01cb 00       		.byte	0
 2565 01cc 23       		.uleb128 0x23
 2566 01cd 34       		.uleb128 0x34
 2567 01ce 00       		.byte	0
 2568 01cf 03       		.uleb128 0x3
 2569 01d0 0E       		.uleb128 0xe
 2570 01d1 3A       		.uleb128 0x3a
 2571 01d2 0B       		.uleb128 0xb
 2572 01d3 3B       		.uleb128 0x3b
 2573 01d4 0B       		.uleb128 0xb
 2574 01d5 49       		.uleb128 0x49
 2575 01d6 13       		.uleb128 0x13
 2576 01d7 3F       		.uleb128 0x3f
 2577 01d8 19       		.uleb128 0x19
 2578 01d9 3C       		.uleb128 0x3c
 2579 01da 19       		.uleb128 0x19
 2580 01db 00       		.byte	0
 2581 01dc 00       		.byte	0
 2582 01dd 00       		.byte	0
 2583              		.section	.debug_aranges,"",%progbits
 2584 0000 3C000000 		.4byte	0x3c
 2585 0004 0200     		.2byte	0x2
 2586 0006 00000000 		.4byte	.Ldebug_info0
 2587 000a 04       		.byte	0x4
 2588 000b 00       		.byte	0
 2589 000c 0000     		.2byte	0
 2590 000e 0000     		.2byte	0
 2591 0010 00000000 		.4byte	.LFB104
 2592 0014 3C000000 		.4byte	.LFE104-.LFB104
 2593 0018 00000000 		.4byte	.LFB210
 2594 001c 20000000 		.4byte	.LFE210-.LFB210
 2595 0020 00000000 		.4byte	.LFB212
 2596 0024 50000000 		.4byte	.LFE212-.LFB212
 2597 0028 00000000 		.4byte	.LFB260
 2598 002c 18000000 		.4byte	.LFE260-.LFB260
 2599 0030 00000000 		.4byte	.LFB264
 2600 0034 5C000000 		.4byte	.LFE264-.LFB264
 2601 0038 00000000 		.4byte	0
 2602 003c 00000000 		.4byte	0
 2603              		.section	.debug_ranges,"",%progbits
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 104


 2604              	.Ldebug_ranges0:
 2605 0000 00000000 		.4byte	.LFB104
 2606 0004 3C000000 		.4byte	.LFE104
 2607 0008 00000000 		.4byte	.LFB210
 2608 000c 20000000 		.4byte	.LFE210
 2609 0010 00000000 		.4byte	.LFB212
 2610 0014 50000000 		.4byte	.LFE212
 2611 0018 00000000 		.4byte	.LFB260
 2612 001c 18000000 		.4byte	.LFE260
 2613 0020 00000000 		.4byte	.LFB264
 2614 0024 5C000000 		.4byte	.LFE264
 2615 0028 00000000 		.4byte	0
 2616 002c 00000000 		.4byte	0
 2617              		.section	.debug_line,"",%progbits
 2618              	.Ldebug_line0:
 2619 0000 74030000 		.section	.debug_str,"MS",%progbits,1
 2619      0200EE02 
 2619      00000201 
 2619      FB0E0D00 
 2619      01010101 
 2620              	.LASF137:
 2621 0000 7564625F 		.ascii	"udb_interrupts_5_IRQn\000"
 2621      696E7465 
 2621      72727570 
 2621      74735F35 
 2621      5F495251 
 2622              	.LASF315:
 2623 0016 63795F73 		.ascii	"cy_stc_sysint_t\000"
 2623      74635F73 
 2623      7973696E 
 2623      745F7400 
 2624              	.LASF25:
 2625 0026 696F7373 		.ascii	"ioss_interrupt_gpio_IRQn\000"
 2625      5F696E74 
 2625      65727275 
 2625      70745F67 
 2625      70696F5F 
 2626              	.LASF280:
 2627 003f 63795F63 		.ascii	"cy_cb_scb_spi_handle_events_t\000"
 2627      625F7363 
 2627      625F7370 
 2627      695F6861 
 2627      6E646C65 
 2628              	.LASF123:
 2629 005d 74637077 		.ascii	"tcpwm_1_interrupts_15_IRQn\000"
 2629      6D5F315F 
 2629      696E7465 
 2629      72727570 
 2629      74735F31 
 2630              	.LASF260:
 2631 0078 43595F53 		.ascii	"CY_SCB_SPI_SLAVE\000"
 2631      43425F53 
 2631      50495F53 
 2631      4C415645 
 2631      00
 2632              	.LASF319:
 2633 0089 62617365 		.ascii	"base\000"
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 105


 2633      00
 2634              	.LASF67:
 2635 008e 63707573 		.ascii	"cpuss_interrupts_dw0_7_IRQn\000"
 2635      735F696E 
 2635      74657272 
 2635      75707473 
 2635      5F647730 
 2636              	.LASF257:
 2637 00aa 63686172 		.ascii	"char\000"
 2637      00
 2638              	.LASF287:
 2639 00af 656E6162 		.ascii	"enableMsbFirst\000"
 2639      6C654D73 
 2639      62466972 
 2639      737400
 2640              	.LASF36:
 2641 00be 63707573 		.ascii	"cpuss_interrupts_ipc_1_IRQn\000"
 2641      735F696E 
 2641      74657272 
 2641      75707473 
 2641      5F697063 
 2642              	.LASF54:
 2643 00da 7363625F 		.ascii	"scb_3_interrupt_IRQn\000"
 2643      335F696E 
 2643      74657272 
 2643      7570745F 
 2643      4952516E 
 2644              	.LASF191:
 2645 00ef 434D445F 		.ascii	"CMD_RESP_STATUS\000"
 2645      52455350 
 2645      5F535441 
 2645      54555300 
 2646              	.LASF84:
 2647 00ff 63707573 		.ascii	"cpuss_interrupts_dw1_8_IRQn\000"
 2647      735F696E 
 2647      74657272 
 2647      75707473 
 2647      5F647731 
 2648              	.LASF247:
 2649 011b 494E5452 		.ascii	"INTR_TX_MASK\000"
 2649      5F54585F 
 2649      4D41534B 
 2649      00
 2650              	.LASF62:
 2651 0128 63707573 		.ascii	"cpuss_interrupts_dw0_2_IRQn\000"
 2651      735F696E 
 2651      74657272 
 2651      75707473 
 2651      5F647730 
 2652              	.LASF272:
 2653 0144 63795F65 		.ascii	"cy_en_scb_spi_sclk_mode_t\000"
 2653      6E5F7363 
 2653      625F7370 
 2653      695F7363 
 2653      6C6B5F6D 
 2654              	.LASF90:
 2655 015e 63707573 		.ascii	"cpuss_interrupts_dw1_14_IRQn\000"
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 106


 2655      735F696E 
 2655      74657272 
 2655      75707473 
 2655      5F647731 
 2656              	.LASF209:
 2657 017b 54585F46 		.ascii	"TX_FIFO_STATUS\000"
 2657      49464F5F 
 2657      53544154 
 2657      555300
 2658              	.LASF170:
 2659 018a 756E7369 		.ascii	"unsigned int\000"
 2659      676E6564 
 2659      20696E74 
 2659      00
 2660              	.LASF92:
 2661 0197 63707573 		.ascii	"cpuss_interrupts_fault_0_IRQn\000"
 2661      735F696E 
 2661      74657272 
 2661      75707473 
 2661      5F666175 
 2662              	.LASF46:
 2663 01b5 63707573 		.ascii	"cpuss_interrupts_ipc_11_IRQn\000"
 2663      735F696E 
 2663      74657272 
 2663      75707473 
 2663      5F697063 
 2664              	.LASF223:
 2665 01d2 494E5452 		.ascii	"INTR_CAUSE\000"
 2665      5F434155 
 2665      534500
 2666              	.LASF316:
 2667 01dd 5F5F4E56 		.ascii	"__NVIC_EnableIRQ\000"
 2667      49435F45 
 2667      6E61626C 
 2667      65495251 
 2667      00
 2668              	.LASF115:
 2669 01ee 74637077 		.ascii	"tcpwm_1_interrupts_7_IRQn\000"
 2669      6D5F315F 
 2669      696E7465 
 2669      72727570 
 2669      74735F37 
 2670              	.LASF309:
 2671 0208 74784275 		.ascii	"txBufIdx\000"
 2671      66496478 
 2671      00
 2672              	.LASF213:
 2673 0211 52585F46 		.ascii	"RX_FIFO_CTRL\000"
 2673      49464F5F 
 2673      4354524C 
 2673      00
 2674              	.LASF164:
 2675 021e 5F5F696E 		.ascii	"__int32_t\000"
 2675      7433325F 
 2675      7400
 2676              	.LASF33:
 2677 0228 70617373 		.ascii	"pass_interrupt_ctbs_IRQn\000"
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 107


 2677      5F696E74 
 2677      65727275 
 2677      70745F63 
 2677      7462735F 
 2678              	.LASF301:
 2679 0241 63795F73 		.ascii	"cy_stc_scb_spi_config\000"
 2679      74635F73 
 2679      63625F73 
 2679      70695F63 
 2679      6F6E6669 
 2680              	.LASF30:
 2681 0257 73727373 		.ascii	"srss_interrupt_mcwdt_1_IRQn\000"
 2681      5F696E74 
 2681      65727275 
 2681      70745F6D 
 2681      63776474 
 2682              	.LASF12:
 2683 0273 696F7373 		.ascii	"ioss_interrupts_gpio_2_IRQn\000"
 2683      5F696E74 
 2683      65727275 
 2683      7074735F 
 2683      6770696F 
 2684              	.LASF246:
 2685 028f 494E5452 		.ascii	"INTR_TX_SET\000"
 2685      5F54585F 
 2685      53455400 
 2686              	.LASF73:
 2687 029b 63707573 		.ascii	"cpuss_interrupts_dw0_13_IRQn\000"
 2687      735F696E 
 2687      74657272 
 2687      75707473 
 2687      5F647730 
 2688              	.LASF80:
 2689 02b8 63707573 		.ascii	"cpuss_interrupts_dw1_4_IRQn\000"
 2689      735F696E 
 2689      74657272 
 2689      75707473 
 2689      5F647731 
 2690              	.LASF289:
 2691 02d4 656E6162 		.ascii	"enableInputFilter\000"
 2691      6C65496E 
 2691      70757446 
 2691      696C7465 
 2691      7200
 2692              	.LASF131:
 2693 02e6 74637077 		.ascii	"tcpwm_1_interrupts_23_IRQn\000"
 2693      6D5F315F 
 2693      696E7465 
 2693      72727570 
 2693      74735F32 
 2694              	.LASF129:
 2695 0301 74637077 		.ascii	"tcpwm_1_interrupts_21_IRQn\000"
 2695      6D5F315F 
 2695      696E7465 
 2695      72727570 
 2695      74735F32 
 2696              	.LASF146:
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 108


 2697 031c 7564625F 		.ascii	"udb_interrupts_14_IRQn\000"
 2697      696E7465 
 2697      72727570 
 2697      74735F31 
 2697      345F4952 
 2698              	.LASF107:
 2699 0333 74637077 		.ascii	"tcpwm_0_interrupts_7_IRQn\000"
 2699      6D5F305F 
 2699      696E7465 
 2699      72727570 
 2699      74735F37 
 2700              	.LASF325:
 2701 034d 43595F45 		.ascii	"CY_EINK_SPIM_context\000"
 2701      494E4B5F 
 2701      5350494D 
 2701      5F636F6E 
 2701      74657874 
 2702              	.LASF214:
 2703 0362 52585F46 		.ascii	"RX_FIFO_STATUS\000"
 2703      49464F5F 
 2703      53544154 
 2703      555300
 2704              	.LASF76:
 2705 0371 63707573 		.ascii	"cpuss_interrupts_dw1_0_IRQn\000"
 2705      735F696E 
 2705      74657272 
 2705      75707473 
 2705      5F647731 
 2706              	.LASF292:
 2707 038d 7373506F 		.ascii	"ssPolarity\000"
 2707      6C617269 
 2707      747900
 2708              	.LASF102:
 2709 0398 74637077 		.ascii	"tcpwm_0_interrupts_2_IRQn\000"
 2709      6D5F305F 
 2709      696E7465 
 2709      72727570 
 2709      74735F32 
 2710              	.LASF8:
 2711 03b2 50656E64 		.ascii	"PendSV_IRQn\000"
 2711      53565F49 
 2711      52516E00 
 2712              	.LASF198:
 2713 03be 55415254 		.ascii	"UART_RX_CTRL\000"
 2713      5F52585F 
 2713      4354524C 
 2713      00
 2714              	.LASF192:
 2715 03cb 52455345 		.ascii	"RESERVED\000"
 2715      52564544 
 2715      00
 2716              	.LASF263:
 2717 03d4 43595F53 		.ascii	"CY_SCB_SPI_MOTOROLA\000"
 2717      43425F53 
 2717      50495F4D 
 2717      4F544F52 
 2717      4F4C4100 
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 109


 2718              	.LASF323:
 2719 03e8 43595F45 		.ascii	"CY_EINK_SPIM_initVar\000"
 2719      494E4B5F 
 2719      5350494D 
 2719      5F696E69 
 2719      74566172 
 2720              	.LASF254:
 2721 03fd 43795343 		.ascii	"CySCB_Type\000"
 2721      425F5479 
 2721      706500
 2722              	.LASF139:
 2723 0408 7564625F 		.ascii	"udb_interrupts_7_IRQn\000"
 2723      696E7465 
 2723      72727570 
 2723      74735F37 
 2723      5F495251 
 2724              	.LASF28:
 2725 041e 7363625F 		.ascii	"scb_8_interrupt_IRQn\000"
 2725      385F696E 
 2725      74657272 
 2725      7570745F 
 2725      4952516E 
 2726              	.LASF205:
 2727 0433 4932435F 		.ascii	"I2C_CFG\000"
 2727      43464700 
 2728              	.LASF125:
 2729 043b 74637077 		.ascii	"tcpwm_1_interrupts_17_IRQn\000"
 2729      6D5F315F 
 2729      696E7465 
 2729      72727570 
 2729      74735F31 
 2730              	.LASF219:
 2731 0456 52585F46 		.ascii	"RX_FIFO_RD_SILENT\000"
 2731      49464F5F 
 2731      52445F53 
 2731      494C454E 
 2731      5400
 2732              	.LASF173:
 2733 0468 75696E74 		.ascii	"uint32_t\000"
 2733      33325F74 
 2733      00
 2734              	.LASF221:
 2735 0471 455A5F44 		.ascii	"EZ_DATA\000"
 2735      41544100 
 2736              	.LASF294:
 2737 0479 72784669 		.ascii	"rxFifoTriggerLevel\000"
 2737      666F5472 
 2737      69676765 
 2737      724C6576 
 2737      656C00
 2738              	.LASF236:
 2739 048c 494E5452 		.ascii	"INTR_M_SET\000"
 2739      5F4D5F53 
 2739      455400
 2740              	.LASF329:
 2741 0497 433A5C55 		.ascii	"C:\\Users\\rober\\Desktop\\SMIW\\projekt_smiw\\CE22"
 2741      73657273 
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 110


 2741      5C726F62 
 2741      65725C44 
 2741      65736B74 
 2742 04c4 33373237 		.ascii	"3727_EmWin_EInk_Display01\\CE223727_EmWin_EInk_Disp"
 2742      5F456D57 
 2742      696E5F45 
 2742      496E6B5F 
 2742      44697370 
 2743 04f6 6C617930 		.ascii	"lay01.cydsn\000"
 2743      312E6379 
 2743      64736E00 
 2744              	.LASF23:
 2745 0502 696F7373 		.ascii	"ioss_interrupts_gpio_13_IRQn\000"
 2745      5F696E74 
 2745      65727275 
 2745      7074735F 
 2745      6770696F 
 2746              	.LASF147:
 2747 051f 7564625F 		.ascii	"udb_interrupts_15_IRQn\000"
 2747      696E7465 
 2747      72727570 
 2747      74735F31 
 2747      355F4952 
 2748              	.LASF174:
 2749 0536 49534552 		.ascii	"ISER\000"
 2749      00
 2750              	.LASF97:
 2751 053b 63707573 		.ascii	"cpuss_interrupts_cm0_cti_1_IRQn\000"
 2751      735F696E 
 2751      74657272 
 2751      75707473 
 2751      5F636D30 
 2752              	.LASF258:
 2753 055b 666C6F61 		.ascii	"float\000"
 2753      7400
 2754              	.LASF290:
 2755 0561 656E6162 		.ascii	"enableMisoLateSample\000"
 2755      6C654D69 
 2755      736F4C61 
 2755      74655361 
 2755      6D706C65 
 2756              	.LASF64:
 2757 0576 63707573 		.ascii	"cpuss_interrupts_dw0_4_IRQn\000"
 2757      735F696E 
 2757      74657272 
 2757      75707473 
 2757      5F647730 
 2758              	.LASF238:
 2759 0592 494E5452 		.ascii	"INTR_M_MASKED\000"
 2759      5F4D5F4D 
 2759      41534B45 
 2759      4400
 2760              	.LASF55:
 2761 05a0 7363625F 		.ascii	"scb_4_interrupt_IRQn\000"
 2761      345F696E 
 2761      74657272 
 2761      7570745F 
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 111


 2761      4952516E 
 2762              	.LASF134:
 2763 05b5 7564625F 		.ascii	"udb_interrupts_2_IRQn\000"
 2763      696E7465 
 2763      72727570 
 2763      74735F32 
 2763      5F495251 
 2764              	.LASF177:
 2765 05cb 52534552 		.ascii	"RSERVED1\000"
 2765      56454431 
 2765      00
 2766              	.LASF203:
 2767 05d4 4932435F 		.ascii	"I2C_M_CMD\000"
 2767      4D5F434D 
 2767      4400
 2768              	.LASF81:
 2769 05de 63707573 		.ascii	"cpuss_interrupts_dw1_5_IRQn\000"
 2769      735F696E 
 2769      74657272 
 2769      75707473 
 2769      5F647731 
 2770              	.LASF87:
 2771 05fa 63707573 		.ascii	"cpuss_interrupts_dw1_11_IRQn\000"
 2771      735F696E 
 2771      74657272 
 2771      75707473 
 2771      5F647731 
 2772              	.LASF154:
 2773 0617 7573625F 		.ascii	"usb_interrupt_med_IRQn\000"
 2773      696E7465 
 2773      72727570 
 2773      745F6D65 
 2773      645F4952 
 2774              	.LASF169:
 2775 062e 6C6F6E67 		.ascii	"long long unsigned int\000"
 2775      206C6F6E 
 2775      6720756E 
 2775      7369676E 
 2775      65642069 
 2776              	.LASF48:
 2777 0645 63707573 		.ascii	"cpuss_interrupts_ipc_13_IRQn\000"
 2777      735F696E 
 2777      74657272 
 2777      75707473 
 2777      5F697063 
 2778              	.LASF34:
 2779 0662 626C6573 		.ascii	"bless_interrupt_IRQn\000"
 2779      735F696E 
 2779      74657272 
 2779      7570745F 
 2779      4952516E 
 2780              	.LASF117:
 2781 0677 74637077 		.ascii	"tcpwm_1_interrupts_9_IRQn\000"
 2781      6D5F315F 
 2781      696E7465 
 2781      72727570 
 2781      74735F39 
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 112


 2782              	.LASF331:
 2783 0691 43595F45 		.ascii	"CY_EINK_SPIM_Start\000"
 2783      494E4B5F 
 2783      5350494D 
 2783      5F537461 
 2783      727400
 2784              	.LASF3:
 2785 06a4 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 2785      72794D61 
 2785      6E616765 
 2785      6D656E74 
 2785      5F495251 
 2786              	.LASF6:
 2787 06ba 53564361 		.ascii	"SVCall_IRQn\000"
 2787      6C6C5F49 
 2787      52516E00 
 2788              	.LASF51:
 2789 06c6 7363625F 		.ascii	"scb_0_interrupt_IRQn\000"
 2789      305F696E 
 2789      74657272 
 2789      7570745F 
 2789      4952516E 
 2790              	.LASF261:
 2791 06db 43595F53 		.ascii	"CY_SCB_SPI_MASTER\000"
 2791      43425F53 
 2791      50495F4D 
 2791      41535445 
 2791      5200
 2792              	.LASF112:
 2793 06ed 74637077 		.ascii	"tcpwm_1_interrupts_4_IRQn\000"
 2793      6D5F315F 
 2793      696E7465 
 2793      72727570 
 2793      74735F34 
 2794              	.LASF151:
 2795 0707 70726F66 		.ascii	"profile_interrupt_IRQn\000"
 2795      696C655F 
 2795      696E7465 
 2795      72727570 
 2795      745F4952 
 2796              	.LASF197:
 2797 071e 55415254 		.ascii	"UART_TX_CTRL\000"
 2797      5F54585F 
 2797      4354524C 
 2797      00
 2798              	.LASF21:
 2799 072b 696F7373 		.ascii	"ioss_interrupts_gpio_11_IRQn\000"
 2799      5F696E74 
 2799      65727275 
 2799      7074735F 
 2799      6770696F 
 2800              	.LASF120:
 2801 0748 74637077 		.ascii	"tcpwm_1_interrupts_12_IRQn\000"
 2801      6D5F315F 
 2801      696E7465 
 2801      72727570 
 2801      74735F31 
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 113


 2802              	.LASF43:
 2803 0763 63707573 		.ascii	"cpuss_interrupts_ipc_8_IRQn\000"
 2803      735F696E 
 2803      74657272 
 2803      75707473 
 2803      5F697063 
 2804              	.LASF304:
 2805 077f 72784275 		.ascii	"rxBuf\000"
 2805      6600
 2806              	.LASF271:
 2807 0785 43595F53 		.ascii	"CY_SCB_SPI_CPHA1_CPOL1\000"
 2807      43425F53 
 2807      50495F43 
 2807      50484131 
 2807      5F43504F 
 2808              	.LASF88:
 2809 079c 63707573 		.ascii	"cpuss_interrupts_dw1_12_IRQn\000"
 2809      735F696E 
 2809      74657272 
 2809      75707473 
 2809      5F647731 
 2810              	.LASF160:
 2811 07b9 4952516E 		.ascii	"IRQn_Type\000"
 2811      5F547970 
 2811      6500
 2812              	.LASF69:
 2813 07c3 63707573 		.ascii	"cpuss_interrupts_dw0_9_IRQn\000"
 2813      735F696E 
 2813      74657272 
 2813      75707473 
 2813      5F647730 
 2814              	.LASF143:
 2815 07df 7564625F 		.ascii	"udb_interrupts_11_IRQn\000"
 2815      696E7465 
 2815      72727570 
 2815      74735F31 
 2815      315F4952 
 2816              	.LASF37:
 2817 07f6 63707573 		.ascii	"cpuss_interrupts_ipc_2_IRQn\000"
 2817      735F696E 
 2817      74657272 
 2817      75707473 
 2817      5F697063 
 2818              	.LASF230:
 2819 0812 494E5452 		.ascii	"INTR_SPI_EC\000"
 2819      5F535049 
 2819      5F454300 
 2820              	.LASF326:
 2821 081e 43595F45 		.ascii	"CY_EINK_SPIM_SCB_IRQ_cfg\000"
 2821      494E4B5F 
 2821      5350494D 
 2821      5F534342 
 2821      5F495251 
 2822              	.LASF310:
 2823 0837 63624576 		.ascii	"cbEvents\000"
 2823      656E7473 
 2823      00
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 114


 2824              	.LASF285:
 2825 0840 72784461 		.ascii	"rxDataWidth\000"
 2825      74615769 
 2825      64746800 
 2826              	.LASF299:
 2827 084c 5F426F6F 		.ascii	"_Bool\000"
 2827      6C00
 2828              	.LASF216:
 2829 0852 52585F4D 		.ascii	"RX_MATCH\000"
 2829      41544348 
 2829      00
 2830              	.LASF308:
 2831 085b 74784275 		.ascii	"txBufSize\000"
 2831      6653697A 
 2831      6500
 2832              	.LASF322:
 2833 0865 49544D5F 		.ascii	"ITM_RxBuffer\000"
 2833      52784275 
 2833      66666572 
 2833      00
 2834              	.LASF225:
 2835 0872 494E5452 		.ascii	"INTR_I2C_EC\000"
 2835      5F493243 
 2835      5F454300 
 2836              	.LASF156:
 2837 087e 70617373 		.ascii	"pass_interrupt_dacs_IRQn\000"
 2837      5F696E74 
 2837      65727275 
 2837      70745F64 
 2837      6163735F 
 2838              	.LASF109:
 2839 0897 74637077 		.ascii	"tcpwm_1_interrupts_1_IRQn\000"
 2839      6D5F315F 
 2839      696E7465 
 2839      72727570 
 2839      74735F31 
 2840              	.LASF136:
 2841 08b1 7564625F 		.ascii	"udb_interrupts_4_IRQn\000"
 2841      696E7465 
 2841      72727570 
 2841      74735F34 
 2841      5F495251 
 2842              	.LASF243:
 2843 08c7 494E5452 		.ascii	"INTR_S_MASKED\000"
 2843      5F535F4D 
 2843      41534B45 
 2843      4400
 2844              	.LASF150:
 2845 08d5 61756469 		.ascii	"audioss_interrupt_pdm_IRQn\000"
 2845      6F73735F 
 2845      696E7465 
 2845      72727570 
 2845      745F7064 
 2846              	.LASF142:
 2847 08f0 7564625F 		.ascii	"udb_interrupts_10_IRQn\000"
 2847      696E7465 
 2847      72727570 
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 115


 2847      74735F31 
 2847      305F4952 
 2848              	.LASF70:
 2849 0907 63707573 		.ascii	"cpuss_interrupts_dw0_10_IRQn\000"
 2849      735F696E 
 2849      74657272 
 2849      75707473 
 2849      5F647730 
 2850              	.LASF122:
 2851 0924 74637077 		.ascii	"tcpwm_1_interrupts_14_IRQn\000"
 2851      6D5F315F 
 2851      696E7465 
 2851      72727570 
 2851      74735F31 
 2852              	.LASF19:
 2853 093f 696F7373 		.ascii	"ioss_interrupts_gpio_9_IRQn\000"
 2853      5F696E74 
 2853      65727275 
 2853      7074735F 
 2853      6770696F 
 2854              	.LASF284:
 2855 095b 6F766572 		.ascii	"oversample\000"
 2855      73616D70 
 2855      6C6500
 2856              	.LASF282:
 2857 0966 7375624D 		.ascii	"subMode\000"
 2857      6F646500 
 2858              	.LASF270:
 2859 096e 43595F53 		.ascii	"CY_SCB_SPI_CPHA1_CPOL0\000"
 2859      43425F53 
 2859      50495F43 
 2859      50484131 
 2859      5F43504F 
 2860              	.LASF324:
 2861 0985 43595F45 		.ascii	"CY_EINK_SPIM_config\000"
 2861      494E4B5F 
 2861      5350494D 
 2861      5F636F6E 
 2861      66696700 
 2862              	.LASF66:
 2863 0999 63707573 		.ascii	"cpuss_interrupts_dw0_6_IRQn\000"
 2863      735F696E 
 2863      74657272 
 2863      75707473 
 2863      5F647730 
 2864              	.LASF124:
 2865 09b5 74637077 		.ascii	"tcpwm_1_interrupts_16_IRQn\000"
 2865      6D5F315F 
 2865      696E7465 
 2865      72727570 
 2865      74735F31 
 2866              	.LASF20:
 2867 09d0 696F7373 		.ascii	"ioss_interrupts_gpio_10_IRQn\000"
 2867      5F696E74 
 2867      65727275 
 2867      7074735F 
 2867      6770696F 
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 116


 2868              	.LASF75:
 2869 09ed 63707573 		.ascii	"cpuss_interrupts_dw0_15_IRQn\000"
 2869      735F696E 
 2869      74657272 
 2869      75707473 
 2869      5F647730 
 2870              	.LASF32:
 2871 0a0a 73727373 		.ascii	"srss_interrupt_IRQn\000"
 2871      5F696E74 
 2871      65727275 
 2871      70745F49 
 2871      52516E00 
 2872              	.LASF266:
 2873 0a1e 43595F53 		.ascii	"CY_SCB_SPI_TI_PRECEDES\000"
 2873      43425F53 
 2873      50495F54 
 2873      495F5052 
 2873      45434544 
 2874              	.LASF83:
 2875 0a35 63707573 		.ascii	"cpuss_interrupts_dw1_7_IRQn\000"
 2875      735F696E 
 2875      74657272 
 2875      75707473 
 2875      5F647731 
 2876              	.LASF89:
 2877 0a51 63707573 		.ascii	"cpuss_interrupts_dw1_13_IRQn\000"
 2877      735F696E 
 2877      74657272 
 2877      75707473 
 2877      5F647731 
 2878              	.LASF61:
 2879 0a6e 63707573 		.ascii	"cpuss_interrupts_dw0_1_IRQn\000"
 2879      735F696E 
 2879      74657272 
 2879      75707473 
 2879      5F647730 
 2880              	.LASF41:
 2881 0a8a 63707573 		.ascii	"cpuss_interrupts_ipc_6_IRQn\000"
 2881      735F696E 
 2881      74657272 
 2881      75707473 
 2881      5F697063 
 2882              	.LASF157:
 2883 0aa6 756E636F 		.ascii	"unconnected_IRQn\000"
 2883      6E6E6563 
 2883      7465645F 
 2883      4952516E 
 2883      00
 2884              	.LASF78:
 2885 0ab7 63707573 		.ascii	"cpuss_interrupts_dw1_2_IRQn\000"
 2885      735F696E 
 2885      74657272 
 2885      75707473 
 2885      5F647731 
 2886              	.LASF242:
 2887 0ad3 494E5452 		.ascii	"INTR_S_MASK\000"
 2887      5F535F4D 
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 117


 2887      41534B00 
 2888              	.LASF228:
 2889 0adf 494E5452 		.ascii	"INTR_I2C_EC_MASKED\000"
 2889      5F493243 
 2889      5F45435F 
 2889      4D41534B 
 2889      454400
 2890              	.LASF155:
 2891 0af2 7573625F 		.ascii	"usb_interrupt_lo_IRQn\000"
 2891      696E7465 
 2891      72727570 
 2891      745F6C6F 
 2891      5F495251 
 2892              	.LASF45:
 2893 0b08 63707573 		.ascii	"cpuss_interrupts_ipc_10_IRQn\000"
 2893      735F696E 
 2893      74657272 
 2893      75707473 
 2893      5F697063 
 2894              	.LASF95:
 2895 0b25 63707573 		.ascii	"cpuss_interrupt_fm_IRQn\000"
 2895      735F696E 
 2895      74657272 
 2895      7570745F 
 2895      666D5F49 
 2896              	.LASF241:
 2897 0b3d 494E5452 		.ascii	"INTR_S_SET\000"
 2897      5F535F53 
 2897      455400
 2898              	.LASF306:
 2899 0b48 72784275 		.ascii	"rxBufIdx\000"
 2899      66496478 
 2899      00
 2900              	.LASF114:
 2901 0b51 74637077 		.ascii	"tcpwm_1_interrupts_6_IRQn\000"
 2901      6D5F315F 
 2901      696E7465 
 2901      72727570 
 2901      74735F36 
 2902              	.LASF141:
 2903 0b6b 7564625F 		.ascii	"udb_interrupts_9_IRQn\000"
 2903      696E7465 
 2903      72727570 
 2903      74735F39 
 2903      5F495251 
 2904              	.LASF145:
 2905 0b81 7564625F 		.ascii	"udb_interrupts_13_IRQn\000"
 2905      696E7465 
 2905      72727570 
 2905      74735F31 
 2905      335F4952 
 2906              	.LASF171:
 2907 0b98 75696E74 		.ascii	"uint8_t\000"
 2907      385F7400 
 2908              	.LASF303:
 2909 0ba0 73746174 		.ascii	"status\000"
 2909      757300
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 118


 2910              	.LASF127:
 2911 0ba7 74637077 		.ascii	"tcpwm_1_interrupts_19_IRQn\000"
 2911      6D5F315F 
 2911      696E7465 
 2911      72727570 
 2911      74735F31 
 2912              	.LASF313:
 2913 0bc2 696E7472 		.ascii	"intrSrc\000"
 2913      53726300 
 2914              	.LASF65:
 2915 0bca 63707573 		.ascii	"cpuss_interrupts_dw0_5_IRQn\000"
 2915      735F696E 
 2915      74657272 
 2915      75707473 
 2915      5F647730 
 2916              	.LASF29:
 2917 0be6 73727373 		.ascii	"srss_interrupt_mcwdt_0_IRQn\000"
 2917      5F696E74 
 2917      65727275 
 2917      70745F6D 
 2917      63776474 
 2918              	.LASF27:
 2919 0c02 6C70636F 		.ascii	"lpcomp_interrupt_IRQn\000"
 2919      6D705F69 
 2919      6E746572 
 2919      72757074 
 2919      5F495251 
 2920              	.LASF40:
 2921 0c18 63707573 		.ascii	"cpuss_interrupts_ipc_5_IRQn\000"
 2921      735F696E 
 2921      74657272 
 2921      75707473 
 2921      5F697063 
 2922              	.LASF111:
 2923 0c34 74637077 		.ascii	"tcpwm_1_interrupts_3_IRQn\000"
 2923      6D5F315F 
 2923      696E7465 
 2923      72727570 
 2923      74735F33 
 2924              	.LASF128:
 2925 0c4e 74637077 		.ascii	"tcpwm_1_interrupts_20_IRQn\000"
 2925      6D5F315F 
 2925      696E7465 
 2925      72727570 
 2925      74735F32 
 2926              	.LASF168:
 2927 0c69 6C6F6E67 		.ascii	"long long int\000"
 2927      206C6F6E 
 2927      6720696E 
 2927      7400
 2928              	.LASF206:
 2929 0c77 44444654 		.ascii	"DDFT_CTRL\000"
 2929      5F435452 
 2929      4C00
 2930              	.LASF35:
 2931 0c81 63707573 		.ascii	"cpuss_interrupts_ipc_0_IRQn\000"
 2931      735F696E 
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 119


 2931      74657272 
 2931      75707473 
 2931      5F697063 
 2932              	.LASF0:
 2933 0c9d 52657365 		.ascii	"Reset_IRQn\000"
 2933      745F4952 
 2933      516E00
 2934              	.LASF101:
 2935 0ca8 74637077 		.ascii	"tcpwm_0_interrupts_1_IRQn\000"
 2935      6D5F305F 
 2935      696E7465 
 2935      72727570 
 2935      74735F31 
 2936              	.LASF321:
 2937 0cc2 736C6176 		.ascii	"slaveSelect\000"
 2937      6553656C 
 2937      65637400 
 2938              	.LASF56:
 2939 0cce 7363625F 		.ascii	"scb_5_interrupt_IRQn\000"
 2939      355F696E 
 2939      74657272 
 2939      7570745F 
 2939      4952516E 
 2940              	.LASF330:
 2941 0ce3 43595F45 		.ascii	"CY_EINK_SPIM_Interrupt\000"
 2941      494E4B5F 
 2941      5350494D 
 2941      5F496E74 
 2941      65727275 
 2942              	.LASF50:
 2943 0cfa 63707573 		.ascii	"cpuss_interrupts_ipc_15_IRQn\000"
 2943      735F696E 
 2943      74657272 
 2943      75707473 
 2943      5F697063 
 2944              	.LASF105:
 2945 0d17 74637077 		.ascii	"tcpwm_0_interrupts_5_IRQn\000"
 2945      6D5F305F 
 2945      696E7465 
 2945      72727570 
 2945      74735F35 
 2946              	.LASF200:
 2947 0d31 55415254 		.ascii	"UART_FLOW_CTRL\000"
 2947      5F464C4F 
 2947      575F4354 
 2947      524C00
 2948              	.LASF293:
 2949 0d40 656E6162 		.ascii	"enableWakeFromSleep\000"
 2949      6C655761 
 2949      6B654672 
 2949      6F6D536C 
 2949      65657000 
 2950              	.LASF4:
 2951 0d54 42757346 		.ascii	"BusFault_IRQn\000"
 2951      61756C74 
 2951      5F495251 
 2951      6E00
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 120


 2952              	.LASF312:
 2953 0d62 63795F73 		.ascii	"cy_stc_scb_spi_context_t\000"
 2953      74635F73 
 2953      63625F73 
 2953      70695F63 
 2953      6F6E7465 
 2954              	.LASF133:
 2955 0d7b 7564625F 		.ascii	"udb_interrupts_1_IRQn\000"
 2955      696E7465 
 2955      72727570 
 2955      74735F31 
 2955      5F495251 
 2956              	.LASF153:
 2957 0d91 7573625F 		.ascii	"usb_interrupt_hi_IRQn\000"
 2957      696E7465 
 2957      72727570 
 2957      745F6869 
 2957      5F495251 
 2958              	.LASF52:
 2959 0da7 7363625F 		.ascii	"scb_1_interrupt_IRQn\000"
 2959      315F696E 
 2959      74657272 
 2959      7570745F 
 2959      4952516E 
 2960              	.LASF119:
 2961 0dbc 74637077 		.ascii	"tcpwm_1_interrupts_11_IRQn\000"
 2961      6D5F315F 
 2961      696E7465 
 2961      72727570 
 2961      74735F31 
 2962              	.LASF16:
 2963 0dd7 696F7373 		.ascii	"ioss_interrupts_gpio_6_IRQn\000"
 2963      5F696E74 
 2963      65727275 
 2963      7074735F 
 2963      6770696F 
 2964              	.LASF158:
 2965 0df3 73686F72 		.ascii	"short int\000"
 2965      7420696E 
 2965      7400
 2966              	.LASF96:
 2967 0dfd 63707573 		.ascii	"cpuss_interrupts_cm0_cti_0_IRQn\000"
 2967      735F696E 
 2967      74657272 
 2967      75707473 
 2967      5F636D30 
 2968              	.LASF85:
 2969 0e1d 63707573 		.ascii	"cpuss_interrupts_dw1_9_IRQn\000"
 2969      735F696E 
 2969      74657272 
 2969      75707473 
 2969      5F647731 
 2970              	.LASF149:
 2971 0e39 61756469 		.ascii	"audioss_interrupt_i2s_IRQn\000"
 2971      6F73735F 
 2971      696E7465 
 2971      72727570 
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 121


 2971      745F6932 
 2972              	.LASF63:
 2973 0e54 63707573 		.ascii	"cpuss_interrupts_dw0_3_IRQn\000"
 2973      735F696E 
 2973      74657272 
 2973      75707473 
 2973      5F647730 
 2974              	.LASF11:
 2975 0e70 696F7373 		.ascii	"ioss_interrupts_gpio_1_IRQn\000"
 2975      5F696E74 
 2975      65727275 
 2975      7074735F 
 2975      6770696F 
 2976              	.LASF180:
 2977 0e8c 49435052 		.ascii	"ICPR\000"
 2977      00
 2978              	.LASF72:
 2979 0e91 63707573 		.ascii	"cpuss_interrupts_dw0_12_IRQn\000"
 2979      735F696E 
 2979      74657272 
 2979      75707473 
 2979      5F647730 
 2980              	.LASF250:
 2981 0eae 494E5452 		.ascii	"INTR_RX\000"
 2981      5F525800 
 2982              	.LASF264:
 2983 0eb6 43595F53 		.ascii	"CY_SCB_SPI_TI_COINCIDES\000"
 2983      43425F53 
 2983      50495F54 
 2983      495F434F 
 2983      494E4349 
 2984              	.LASF86:
 2985 0ece 63707573 		.ascii	"cpuss_interrupts_dw1_10_IRQn\000"
 2985      735F696E 
 2985      74657272 
 2985      75707473 
 2985      5F647731 
 2986              	.LASF106:
 2987 0eeb 74637077 		.ascii	"tcpwm_0_interrupts_6_IRQn\000"
 2987      6D5F305F 
 2987      696E7465 
 2987      72727570 
 2987      74735F36 
 2988              	.LASF307:
 2989 0f05 74784275 		.ascii	"txBuf\000"
 2989      6600
 2990              	.LASF116:
 2991 0f0b 74637077 		.ascii	"tcpwm_1_interrupts_8_IRQn\000"
 2991      6D5F315F 
 2991      696E7465 
 2991      72727570 
 2991      74735F38 
 2992              	.LASF255:
 2993 0f25 6C6F6E67 		.ascii	"long double\000"
 2993      20646F75 
 2993      626C6500 
 2994              	.LASF227:
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 122


 2995 0f31 494E5452 		.ascii	"INTR_I2C_EC_MASK\000"
 2995      5F493243 
 2995      5F45435F 
 2995      4D41534B 
 2995      00
 2996              	.LASF318:
 2997 0f42 4952516E 		.ascii	"IRQn\000"
 2997      00
 2998              	.LASF279:
 2999 0f47 43595F53 		.ascii	"CY_SCB_SPI_ACTIVE_HIGH\000"
 2999      43425F53 
 2999      50495F41 
 2999      43544956 
 2999      455F4849 
 3000              	.LASF99:
 3001 0f5e 63707573 		.ascii	"cpuss_interrupts_cm4_cti_1_IRQn\000"
 3001      735F696E 
 3001      74657272 
 3001      75707473 
 3001      5F636D34 
 3002              	.LASF58:
 3003 0f7e 7363625F 		.ascii	"scb_7_interrupt_IRQn\000"
 3003      375F696E 
 3003      74657272 
 3003      7570745F 
 3003      4952516E 
 3004              	.LASF138:
 3005 0f93 7564625F 		.ascii	"udb_interrupts_6_IRQn\000"
 3005      696E7465 
 3005      72727570 
 3005      74735F36 
 3005      5F495251 
 3006              	.LASF185:
 3007 0fa9 53544952 		.ascii	"STIR\000"
 3007      00
 3008              	.LASF283:
 3009 0fae 73636C6B 		.ascii	"sclkMode\000"
 3009      4D6F6465 
 3009      00
 3010              	.LASF14:
 3011 0fb7 696F7373 		.ascii	"ioss_interrupts_gpio_4_IRQn\000"
 3011      5F696E74 
 3011      65727275 
 3011      7074735F 
 3011      6770696F 
 3012              	.LASF232:
 3013 0fd3 494E5452 		.ascii	"INTR_SPI_EC_MASK\000"
 3013      5F535049 
 3013      5F45435F 
 3013      4D41534B 
 3013      00
 3014              	.LASF42:
 3015 0fe4 63707573 		.ascii	"cpuss_interrupts_ipc_7_IRQn\000"
 3015      735F696E 
 3015      74657272 
 3015      75707473 
 3015      5F697063 
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 123


 3016              	.LASF204:
 3017 1000 4932435F 		.ascii	"I2C_S_CMD\000"
 3017      535F434D 
 3017      4400
 3018              	.LASF175:
 3019 100a 52455345 		.ascii	"RESERVED0\000"
 3019      52564544 
 3019      3000
 3020              	.LASF195:
 3021 1014 52455345 		.ascii	"RESERVED1\000"
 3021      52564544 
 3021      3100
 3022              	.LASF179:
 3023 101e 52455345 		.ascii	"RESERVED2\000"
 3023      52564544 
 3023      3200
 3024              	.LASF181:
 3025 1028 52455345 		.ascii	"RESERVED3\000"
 3025      52564544 
 3025      3300
 3026              	.LASF183:
 3027 1032 52455345 		.ascii	"RESERVED4\000"
 3027      52564544 
 3027      3400
 3028              	.LASF184:
 3029 103c 52455345 		.ascii	"RESERVED5\000"
 3029      52564544 
 3029      3500
 3030              	.LASF211:
 3031 1046 52455345 		.ascii	"RESERVED6\000"
 3031      52564544 
 3031      3600
 3032              	.LASF22:
 3033 1050 696F7373 		.ascii	"ioss_interrupts_gpio_12_IRQn\000"
 3033      5F696E74 
 3033      65727275 
 3033      7074735F 
 3033      6770696F 
 3034              	.LASF217:
 3035 106d 52455345 		.ascii	"RESERVED8\000"
 3035      52564544 
 3035      3800
 3036              	.LASF297:
 3037 1077 74784669 		.ascii	"txFifoIntEnableMask\000"
 3037      666F496E 
 3037      74456E61 
 3037      626C654D 
 3037      61736B00 
 3038              	.LASF165:
 3039 108b 6C6F6E67 		.ascii	"long int\000"
 3039      20696E74 
 3039      00
 3040              	.LASF91:
 3041 1094 63707573 		.ascii	"cpuss_interrupts_dw1_15_IRQn\000"
 3041      735F696E 
 3041      74657272 
 3041      75707473 
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 124


 3041      5F647731 
 3042              	.LASF202:
 3043 10b1 4932435F 		.ascii	"I2C_STATUS\000"
 3043      53544154 
 3043      555300
 3044              	.LASF320:
 3045 10bc 43795F53 		.ascii	"Cy_SCB_SPI_SetActiveSlaveSelect\000"
 3045      43425F53 
 3045      50495F53 
 3045      65744163 
 3045      74697665 
 3046              	.LASF1:
 3047 10dc 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 3047      61736B61 
 3047      626C6549 
 3047      6E745F49 
 3047      52516E00 
 3048              	.LASF248:
 3049 10f0 494E5452 		.ascii	"INTR_TX_MASKED\000"
 3049      5F54585F 
 3049      4D41534B 
 3049      454400
 3050              	.LASF57:
 3051 10ff 7363625F 		.ascii	"scb_6_interrupt_IRQn\000"
 3051      365F696E 
 3051      74657272 
 3051      7570745F 
 3051      4952516E 
 3052              	.LASF256:
 3053 1114 63686172 		.ascii	"char_t\000"
 3053      5F7400
 3054              	.LASF47:
 3055 111b 63707573 		.ascii	"cpuss_interrupts_ipc_12_IRQn\000"
 3055      735F696E 
 3055      74657272 
 3055      75707473 
 3055      5F697063 
 3056              	.LASF24:
 3057 1138 696F7373 		.ascii	"ioss_interrupts_gpio_14_IRQn\000"
 3057      5F696E74 
 3057      65727275 
 3057      7074735F 
 3057      6770696F 
 3058              	.LASF288:
 3059 1155 656E6162 		.ascii	"enableFreeRunSclk\000"
 3059      6C654672 
 3059      65655275 
 3059      6E53636C 
 3059      6B00
 3060              	.LASF317:
 3061 1167 43795F53 		.ascii	"Cy_SCB_SPI_Enable\000"
 3061      43425F53 
 3061      50495F45 
 3061      6E61626C 
 3061      6500
 3062              	.LASF245:
 3063 1179 494E5452 		.ascii	"INTR_TX\000"
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 125


 3063      5F545800 
 3064              	.LASF199:
 3065 1181 55415254 		.ascii	"UART_RX_STATUS\000"
 3065      5F52585F 
 3065      53544154 
 3065      555300
 3066              	.LASF18:
 3067 1190 696F7373 		.ascii	"ioss_interrupts_gpio_8_IRQn\000"
 3067      5F696E74 
 3067      65727275 
 3067      7074735F 
 3067      6770696F 
 3068              	.LASF273:
 3069 11ac 43595F53 		.ascii	"CY_SCB_SPI_SLAVE_SELECT0\000"
 3069      43425F53 
 3069      50495F53 
 3069      4C415645 
 3069      5F53454C 
 3070              	.LASF274:
 3071 11c5 43595F53 		.ascii	"CY_SCB_SPI_SLAVE_SELECT1\000"
 3071      43425F53 
 3071      50495F53 
 3071      4C415645 
 3071      5F53454C 
 3072              	.LASF275:
 3073 11de 43595F53 		.ascii	"CY_SCB_SPI_SLAVE_SELECT2\000"
 3073      43425F53 
 3073      50495F53 
 3073      4C415645 
 3073      5F53454C 
 3074              	.LASF276:
 3075 11f7 43595F53 		.ascii	"CY_SCB_SPI_SLAVE_SELECT3\000"
 3075      43425F53 
 3075      50495F53 
 3075      4C415645 
 3075      5F53454C 
 3076              	.LASF152:
 3077 1210 736D6966 		.ascii	"smif_interrupt_IRQn\000"
 3077      5F696E74 
 3077      65727275 
 3077      70745F49 
 3077      52516E00 
 3078              	.LASF53:
 3079 1224 7363625F 		.ascii	"scb_2_interrupt_IRQn\000"
 3079      325F696E 
 3079      74657272 
 3079      7570745F 
 3079      4952516E 
 3080              	.LASF187:
 3081 1239 4E564943 		.ascii	"NVIC_Type\000"
 3081      5F547970 
 3081      6500
 3082              	.LASF208:
 3083 1243 54585F46 		.ascii	"TX_FIFO_CTRL\000"
 3083      49464F5F 
 3083      4354524C 
 3083      00
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 126


 3084              	.LASF298:
 3085 1250 6D617374 		.ascii	"masterSlaveIntEnableMask\000"
 3085      6572536C 
 3085      61766549 
 3085      6E74456E 
 3085      61626C65 
 3086              	.LASF13:
 3087 1269 696F7373 		.ascii	"ioss_interrupts_gpio_3_IRQn\000"
 3087      5F696E74 
 3087      65727275 
 3087      7074735F 
 3087      6770696F 
 3088              	.LASF233:
 3089 1285 494E5452 		.ascii	"INTR_SPI_EC_MASKED\000"
 3089      5F535049 
 3089      5F45435F 
 3089      4D41534B 
 3089      454400
 3090              	.LASF74:
 3091 1298 63707573 		.ascii	"cpuss_interrupts_dw0_14_IRQn\000"
 3091      735F696E 
 3091      74657272 
 3091      75707473 
 3091      5F647730 
 3092              	.LASF193:
 3093 12b5 5350495F 		.ascii	"SPI_CTRL\000"
 3093      4354524C 
 3093      00
 3094              	.LASF82:
 3095 12be 63707573 		.ascii	"cpuss_interrupts_dw1_6_IRQn\000"
 3095      735F696E 
 3095      74657272 
 3095      75707473 
 3095      5F647731 
 3096              	.LASF130:
 3097 12da 74637077 		.ascii	"tcpwm_1_interrupts_22_IRQn\000"
 3097      6D5F315F 
 3097      696E7465 
 3097      72727570 
 3097      74735F32 
 3098              	.LASF302:
 3099 12f5 63795F73 		.ascii	"cy_stc_scb_spi_context\000"
 3099      74635F73 
 3099      63625F73 
 3099      70695F63 
 3099      6F6E7465 
 3100              	.LASF212:
 3101 130c 52585F43 		.ascii	"RX_CTRL\000"
 3101      54524C00 
 3102              	.LASF60:
 3103 1314 63707573 		.ascii	"cpuss_interrupts_dw0_0_IRQn\000"
 3103      735F696E 
 3103      74657272 
 3103      75707473 
 3103      5F647730 
 3104              	.LASF314:
 3105 1330 696E7472 		.ascii	"intrPriority\000"
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 127


 3105      5072696F 
 3105      72697479 
 3105      00
 3106              	.LASF144:
 3107 133d 7564625F 		.ascii	"udb_interrupts_12_IRQn\000"
 3107      696E7465 
 3107      72727570 
 3107      74735F31 
 3107      325F4952 
 3108              	.LASF9:
 3109 1354 53797354 		.ascii	"SysTick_IRQn\000"
 3109      69636B5F 
 3109      4952516E 
 3109      00
 3110              	.LASF201:
 3111 1361 4932435F 		.ascii	"I2C_CTRL\000"
 3111      4354524C 
 3111      00
 3112              	.LASF186:
 3113 136a 73697A65 		.ascii	"sizetype\000"
 3113      74797065 
 3113      00
 3114              	.LASF77:
 3115 1373 63707573 		.ascii	"cpuss_interrupts_dw1_1_IRQn\000"
 3115      735F696E 
 3115      74657272 
 3115      75707473 
 3115      5F647731 
 3116              	.LASF167:
 3117 138f 6C6F6E67 		.ascii	"long unsigned int\000"
 3117      20756E73 
 3117      69676E65 
 3117      6420696E 
 3117      7400
 3118              	.LASF103:
 3119 13a1 74637077 		.ascii	"tcpwm_0_interrupts_3_IRQn\000"
 3119      6D5F305F 
 3119      696E7465 
 3119      72727570 
 3119      74735F33 
 3120              	.LASF291:
 3121 13bb 656E6162 		.ascii	"enableTransferSeperation\000"
 3121      6C655472 
 3121      616E7366 
 3121      65725365 
 3121      70657261 
 3122              	.LASF235:
 3123 13d4 494E5452 		.ascii	"INTR_M\000"
 3123      5F4D00
 3124              	.LASF240:
 3125 13db 494E5452 		.ascii	"INTR_S\000"
 3125      5F5300
 3126              	.LASF172:
 3127 13e2 696E7433 		.ascii	"int32_t\000"
 3127      325F7400 
 3128              	.LASF277:
 3129 13ea 63795F65 		.ascii	"cy_en_scb_spi_slave_select_t\000"
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 128


 3129      6E5F7363 
 3129      625F7370 
 3129      695F736C 
 3129      6176655F 
 3130              	.LASF237:
 3131 1407 494E5452 		.ascii	"INTR_M_MASK\000"
 3131      5F4D5F4D 
 3131      41534B00 
 3132              	.LASF113:
 3133 1413 74637077 		.ascii	"tcpwm_1_interrupts_5_IRQn\000"
 3133      6D5F315F 
 3133      696E7465 
 3133      72727570 
 3133      74735F35 
 3134              	.LASF140:
 3135 142d 7564625F 		.ascii	"udb_interrupts_8_IRQn\000"
 3135      696E7465 
 3135      72727570 
 3135      74735F38 
 3135      5F495251 
 3136              	.LASF296:
 3137 1443 74784669 		.ascii	"txFifoTriggerLevel\000"
 3137      666F5472 
 3137      69676765 
 3137      724C6576 
 3137      656C00
 3138              	.LASF194:
 3139 1456 5350495F 		.ascii	"SPI_STATUS\000"
 3139      53544154 
 3139      555300
 3140              	.LASF126:
 3141 1461 74637077 		.ascii	"tcpwm_1_interrupts_18_IRQn\000"
 3141      6D5F315F 
 3141      696E7465 
 3141      72727570 
 3141      74735F31 
 3142              	.LASF7:
 3143 147c 44656275 		.ascii	"DebugMonitor_IRQn\000"
 3143      674D6F6E 
 3143      69746F72 
 3143      5F495251 
 3143      6E00
 3144              	.LASF269:
 3145 148e 43595F53 		.ascii	"CY_SCB_SPI_CPHA0_CPOL1\000"
 3145      43425F53 
 3145      50495F43 
 3145      50484130 
 3145      5F43504F 
 3146              	.LASF5:
 3147 14a5 55736167 		.ascii	"UsageFault_IRQn\000"
 3147      65466175 
 3147      6C745F49 
 3147      52516E00 
 3148              	.LASF108:
 3149 14b5 74637077 		.ascii	"tcpwm_1_interrupts_0_IRQn\000"
 3149      6D5F315F 
 3149      696E7465 
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 129


 3149      72727570 
 3149      74735F30 
 3150              	.LASF135:
 3151 14cf 7564625F 		.ascii	"udb_interrupts_3_IRQn\000"
 3151      696E7465 
 3151      72727570 
 3151      74735F33 
 3151      5F495251 
 3152              	.LASF162:
 3153 14e5 756E7369 		.ascii	"unsigned char\000"
 3153      676E6564 
 3153      20636861 
 3153      7200
 3154              	.LASF262:
 3155 14f3 63795F65 		.ascii	"cy_en_scb_spi_mode_t\000"
 3155      6E5F7363 
 3155      625F7370 
 3155      695F6D6F 
 3155      64655F74 
 3156              	.LASF166:
 3157 1508 5F5F7569 		.ascii	"__uint32_t\000"
 3157      6E743332 
 3157      5F7400
 3158              	.LASF121:
 3159 1513 74637077 		.ascii	"tcpwm_1_interrupts_13_IRQn\000"
 3159      6D5F315F 
 3159      696E7465 
 3159      72727570 
 3159      74735F31 
 3160              	.LASF39:
 3161 152e 63707573 		.ascii	"cpuss_interrupts_ipc_4_IRQn\000"
 3161      735F696E 
 3161      74657272 
 3161      75707473 
 3161      5F697063 
 3162              	.LASF104:
 3163 154a 74637077 		.ascii	"tcpwm_0_interrupts_4_IRQn\000"
 3163      6D5F305F 
 3163      696E7465 
 3163      72727570 
 3163      74735F34 
 3164              	.LASF222:
 3165 1564 52455345 		.ascii	"RESERVED10\000"
 3165      52564544 
 3165      313000
 3166              	.LASF224:
 3167 156f 52455345 		.ascii	"RESERVED11\000"
 3167      52564544 
 3167      313100
 3168              	.LASF226:
 3169 157a 52455345 		.ascii	"RESERVED12\000"
 3169      52564544 
 3169      313200
 3170              	.LASF229:
 3171 1585 52455345 		.ascii	"RESERVED13\000"
 3171      52564544 
 3171      313300
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 130


 3172              	.LASF231:
 3173 1590 52455345 		.ascii	"RESERVED14\000"
 3173      52564544 
 3173      313400
 3174              	.LASF234:
 3175 159b 52455345 		.ascii	"RESERVED15\000"
 3175      52564544 
 3175      313500
 3176              	.LASF239:
 3177 15a6 52455345 		.ascii	"RESERVED16\000"
 3177      52564544 
 3177      313600
 3178              	.LASF244:
 3179 15b1 52455345 		.ascii	"RESERVED17\000"
 3179      52564544 
 3179      313700
 3180              	.LASF249:
 3181 15bc 52455345 		.ascii	"RESERVED18\000"
 3181      52564544 
 3181      313800
 3182              	.LASF176:
 3183 15c7 49434552 		.ascii	"ICER\000"
 3183      00
 3184              	.LASF300:
 3185 15cc 63795F73 		.ascii	"cy_stc_scb_spi_config_t\000"
 3185      74635F73 
 3185      63625F73 
 3185      70695F63 
 3185      6F6E6669 
 3186              	.LASF182:
 3187 15e4 49414252 		.ascii	"IABR\000"
 3187      00
 3188              	.LASF210:
 3189 15e9 54585F46 		.ascii	"TX_FIFO_WR\000"
 3189      49464F5F 
 3189      575200
 3190              	.LASF26:
 3191 15f4 696F7373 		.ascii	"ioss_interrupt_vdd_IRQn\000"
 3191      5F696E74 
 3191      65727275 
 3191      70745F76 
 3191      64645F49 
 3192              	.LASF161:
 3193 160c 5F5F7569 		.ascii	"__uint8_t\000"
 3193      6E74385F 
 3193      7400
 3194              	.LASF49:
 3195 1616 63707573 		.ascii	"cpuss_interrupts_ipc_14_IRQn\000"
 3195      735F696E 
 3195      74657272 
 3195      75707473 
 3195      5F697063 
 3196              	.LASF278:
 3197 1633 43595F53 		.ascii	"CY_SCB_SPI_ACTIVE_LOW\000"
 3197      43425F53 
 3197      50495F41 
 3197      43544956 
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 131


 3197      455F4C4F 
 3198              	.LASF265:
 3199 1649 43595F53 		.ascii	"CY_SCB_SPI_NATIONAL\000"
 3199      43425F53 
 3199      50495F4E 
 3199      4154494F 
 3199      4E414C00 
 3200              	.LASF207:
 3201 165d 54585F43 		.ascii	"TX_CTRL\000"
 3201      54524C00 
 3202              	.LASF68:
 3203 1665 63707573 		.ascii	"cpuss_interrupts_dw0_8_IRQn\000"
 3203      735F696E 
 3203      74657272 
 3203      75707473 
 3203      5F647730 
 3204              	.LASF281:
 3205 1681 7370694D 		.ascii	"spiMode\000"
 3205      6F646500 
 3206              	.LASF2:
 3207 1689 48617264 		.ascii	"HardFault_IRQn\000"
 3207      4661756C 
 3207      745F4952 
 3207      516E00
 3208              	.LASF159:
 3209 1698 7369676E 		.ascii	"signed char\000"
 3209      65642063 
 3209      68617200 
 3210              	.LASF148:
 3211 16a4 70617373 		.ascii	"pass_interrupt_sar_IRQn\000"
 3211      5F696E74 
 3211      65727275 
 3211      70745F73 
 3211      61725F49 
 3212              	.LASF132:
 3213 16bc 7564625F 		.ascii	"udb_interrupts_0_IRQn\000"
 3213      696E7465 
 3213      72727570 
 3213      74735F30 
 3213      5F495251 
 3214              	.LASF196:
 3215 16d2 55415254 		.ascii	"UART_CTRL\000"
 3215      5F435452 
 3215      4C00
 3216              	.LASF163:
 3217 16dc 73686F72 		.ascii	"short unsigned int\000"
 3217      7420756E 
 3217      7369676E 
 3217      65642069 
 3217      6E7400
 3218              	.LASF252:
 3219 16ef 494E5452 		.ascii	"INTR_RX_MASK\000"
 3219      5F52585F 
 3219      4D41534B 
 3219      00
 3220              	.LASF190:
 3221 16fc 434D445F 		.ascii	"CMD_RESP_CTRL\000"
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 132


 3221      52455350 
 3221      5F435452 
 3221      4C00
 3222              	.LASF15:
 3223 170a 696F7373 		.ascii	"ioss_interrupts_gpio_5_IRQn\000"
 3223      5F696E74 
 3223      65727275 
 3223      7074735F 
 3223      6770696F 
 3224              	.LASF44:
 3225 1726 63707573 		.ascii	"cpuss_interrupts_ipc_9_IRQn\000"
 3225      735F696E 
 3225      74657272 
 3225      75707473 
 3225      5F697063 
 3226              	.LASF268:
 3227 1742 43595F53 		.ascii	"CY_SCB_SPI_CPHA0_CPOL0\000"
 3227      43425F53 
 3227      50495F43 
 3227      50484130 
 3227      5F43504F 
 3228              	.LASF178:
 3229 1759 49535052 		.ascii	"ISPR\000"
 3229      00
 3230              	.LASF59:
 3231 175e 6373645F 		.ascii	"csd_interrupt_IRQn\000"
 3231      696E7465 
 3231      72727570 
 3231      745F4952 
 3231      516E00
 3232              	.LASF311:
 3233 1771 696E6974 		.ascii	"initKey\000"
 3233      4B657900 
 3234              	.LASF93:
 3235 1779 63707573 		.ascii	"cpuss_interrupts_fault_1_IRQn\000"
 3235      735F696E 
 3235      74657272 
 3235      75707473 
 3235      5F666175 
 3236              	.LASF259:
 3237 1797 646F7562 		.ascii	"double\000"
 3237      6C6500
 3238              	.LASF10:
 3239 179e 696F7373 		.ascii	"ioss_interrupts_gpio_0_IRQn\000"
 3239      5F696E74 
 3239      65727275 
 3239      7074735F 
 3239      6770696F 
 3240              	.LASF251:
 3241 17ba 494E5452 		.ascii	"INTR_RX_SET\000"
 3241      5F52585F 
 3241      53455400 
 3242              	.LASF286:
 3243 17c6 74784461 		.ascii	"txDataWidth\000"
 3243      74615769 
 3243      64746800 
 3244              	.LASF71:
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 133


 3245 17d2 63707573 		.ascii	"cpuss_interrupts_dw0_11_IRQn\000"
 3245      735F696E 
 3245      74657272 
 3245      75707473 
 3245      5F647730 
 3246              	.LASF189:
 3247 17ef 53544154 		.ascii	"STATUS\000"
 3247      555300
 3248              	.LASF17:
 3249 17f6 696F7373 		.ascii	"ioss_interrupts_gpio_7_IRQn\000"
 3249      5F696E74 
 3249      65727275 
 3249      7074735F 
 3249      6770696F 
 3250              	.LASF79:
 3251 1812 63707573 		.ascii	"cpuss_interrupts_dw1_3_IRQn\000"
 3251      735F696E 
 3251      74657272 
 3251      75707473 
 3251      5F647731 
 3252              	.LASF267:
 3253 182e 63795F65 		.ascii	"cy_en_scb_spi_sub_mode_t\000"
 3253      6E5F7363 
 3253      625F7370 
 3253      695F7375 
 3253      625F6D6F 
 3254              	.LASF215:
 3255 1847 52455345 		.ascii	"RESERVED7\000"
 3255      52564544 
 3255      3700
 3256              	.LASF31:
 3257 1851 73727373 		.ascii	"srss_interrupt_backup_IRQn\000"
 3257      5F696E74 
 3257      65727275 
 3257      70745F62 
 3257      61636B75 
 3258              	.LASF220:
 3259 186c 52455345 		.ascii	"RESERVED9\000"
 3259      52564544 
 3259      3900
 3260              	.LASF327:
 3261 1876 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 3261      43313120 
 3261      352E342E 
 3261      31203230 
 3261      31363036 
 3262 18a9 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m4 -mfloat-abi=s"
 3262      20726576 
 3262      6973696F 
 3262      6E203233 
 3262      37373135 
 3263 18dc 6F667466 		.ascii	"oftfp -mfpu=fpv4-sp-d16 -mthumb -g -O0 -ffunction-s"
 3263      70202D6D 
 3263      6670753D 
 3263      66707634 
 3263      2D73702D 
 3264 190f 65637469 		.ascii	"ections -ffat-lto-objects\000"
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 134


 3264      6F6E7320 
 3264      2D666661 
 3264      742D6C74 
 3264      6F2D6F62 
 3265              	.LASF118:
 3266 1929 74637077 		.ascii	"tcpwm_1_interrupts_10_IRQn\000"
 3266      6D5F315F 
 3266      696E7465 
 3266      72727570 
 3266      74735F31 
 3267              	.LASF328:
 3268 1944 47656E65 		.ascii	"Generated_Source\\PSoC6\\CY_EINK_SPIM.c\000"
 3268      72617465 
 3268      645F536F 
 3268      75726365 
 3268      5C50536F 
 3269              	.LASF218:
 3270 196a 52585F46 		.ascii	"RX_FIFO_RD\000"
 3270      49464F5F 
 3270      524400
 3271              	.LASF94:
 3272 1975 63707573 		.ascii	"cpuss_interrupt_crypto_IRQn\000"
 3272      735F696E 
 3272      74657272 
 3272      7570745F 
 3272      63727970 
 3273              	.LASF295:
 3274 1991 72784669 		.ascii	"rxFifoIntEnableMask\000"
 3274      666F496E 
 3274      74456E61 
 3274      626C654D 
 3274      61736B00 
 3275              	.LASF100:
 3276 19a5 74637077 		.ascii	"tcpwm_0_interrupts_0_IRQn\000"
 3276      6D5F305F 
 3276      696E7465 
 3276      72727570 
 3276      74735F30 
 3277              	.LASF38:
 3278 19bf 63707573 		.ascii	"cpuss_interrupts_ipc_3_IRQn\000"
 3278      735F696E 
 3278      74657272 
 3278      75707473 
 3278      5F697063 
 3279              	.LASF253:
 3280 19db 494E5452 		.ascii	"INTR_RX_MASKED\000"
 3280      5F52585F 
 3280      4D41534B 
 3280      454400
 3281              	.LASF305:
 3282 19ea 72784275 		.ascii	"rxBufSize\000"
 3282      6653697A 
 3282      6500
 3283              	.LASF188:
 3284 19f4 4354524C 		.ascii	"CTRL\000"
 3284      00
 3285              	.LASF98:
ARM GAS  C:\Users\rober\AppData\Local\Temp\ccumHz5r.s 			page 135


 3286 19f9 63707573 		.ascii	"cpuss_interrupts_cm4_cti_0_IRQn\000"
 3286      735F696E 
 3286      74657272 
 3286      75707473 
 3286      5F636D34 
 3287              	.LASF110:
 3288 1a19 74637077 		.ascii	"tcpwm_1_interrupts_2_IRQn\000"
 3288      6D5F315F 
 3288      696E7465 
 3288      72727570 
 3288      74735F32 
 3289              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
