# Reading C:/eda/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do rfifo_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/eda/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/xuboy/Desktop/sdram/src/rfifo {C:/Users/xuboy/Desktop/sdram/src/rfifo/rfifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:11:36 on Aug 03,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/xuboy/Desktop/sdram/src/rfifo" C:/Users/xuboy/Desktop/sdram/src/rfifo/rfifo.v 
# -- Compiling module rfifo
# 
# Top level modules:
# 	rfifo
# End time: 20:11:36 on Aug 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/xuboy/Desktop/sdram/src/rfifo/proj/rfifo {C:/Users/xuboy/Desktop/sdram/src/rfifo/proj/rfifo/ram_1024x8_r.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:11:36 on Aug 03,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/xuboy/Desktop/sdram/src/rfifo/proj/rfifo" C:/Users/xuboy/Desktop/sdram/src/rfifo/proj/rfifo/ram_1024x8_r.v 
# -- Compiling module ram_1024x8_r
# 
# Top level modules:
# 	ram_1024x8_r
# End time: 20:11:36 on Aug 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/xuboy/Desktop/sdram/src/rfifo/proj/rfifo/../.. {C:/Users/xuboy/Desktop/sdram/src/rfifo/proj/rfifo/../../tb_rfifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:11:36 on Aug 03,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/xuboy/Desktop/sdram/src/rfifo/proj/rfifo/../.." C:/Users/xuboy/Desktop/sdram/src/rfifo/proj/rfifo/../../tb_rfifo.v 
# -- Compiling module tb_rfifo
# 
# Top level modules:
# 	tb_rfifo
# End time: 20:11:36 on Aug 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_rfifo
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_rfifo 
# Start time: 20:11:36 on Aug 03,2019
# Loading work.tb_rfifo
# Loading work.rfifo
# Loading work.ram_1024x8_r
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/xuboy/Desktop/sdram/src/rfifo/proj/rfifo/../../tb_rfifo.v(72)
#    Time: 15050 ns  Iteration: 0  Instance: /tb_rfifo
# Break in Module tb_rfifo at C:/Users/xuboy/Desktop/sdram/src/rfifo/proj/rfifo/../../tb_rfifo.v line 72
# End time: 20:12:53 on Aug 03,2019, Elapsed time: 0:01:17
# Errors: 0, Warnings: 0
