I 000048 55 755           1621605069377 ANDgate
(_unit VHDL (andgate 0 4(andgate 0 13))
	(_version vc1)
	(_time 1621605069378 2021.05.21 15:51:09)
	(_source (\./../src/ANDgate.vhd\))
	(_code 94c0939bc5c3c48293c485cfc19291929592c19290)
	(_entity
		(_time 1621605008396)
	)
	(_object
		(_port (_int X ~extieee.std_logic_1164.STD_LOGIC 0 6(_entity(_in))))
		(_port (_int Y ~extieee.std_logic_1164.STD_LOGIC 0 7(_entity(_in))))
		(_port (_int Z ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_out))))
		(_process
			(line__15(_architecture 0 0 15(_assignment (_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . ANDgate 1 -1)
)
I 000048 55 755           1621605108657 ANDgate
(_unit VHDL (andgate 0 4(andgate 0 13))
	(_version vc1)
	(_time 1621605108658 2021.05.21 15:51:48)
	(_source (\./../src/ANDgate.vhd\))
	(_code 05060403555255130303145e500300030403500301)
	(_entity
		(_time 1621605008396)
	)
	(_object
		(_port (_int X ~extieee.std_logic_1164.STD_LOGIC 0 6(_entity(_in))))
		(_port (_int Y ~extieee.std_logic_1164.STD_LOGIC 0 7(_entity(_in))))
		(_port (_int Z ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_out))))
		(_process
			(line__16(_architecture 0 0 16(_assignment (_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . ANDgate 1 -1)
)
I 000047 55 982           1621605197408 FAARCH
(_unit VHDL (fa 0 4(faarch 0 13))
	(_version vc1)
	(_time 1621605197409 2021.05.21 15:53:17)
	(_source (\./../src/Fadder.vhd\))
	(_code b3e4e4e7b1e4e1a5b3b4a5e9e3b5b5b5b2b5b5b5b2)
	(_entity
		(_time 1621605197406)
	)
	(_object
		(_port (_int X ~extieee.std_logic_1164.STD_LOGIC 0 6(_entity(_in))))
		(_port (_int Y ~extieee.std_logic_1164.STD_LOGIC 0 7(_entity(_in))))
		(_port (_int Z ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_in))))
		(_port (_int S ~extieee.std_logic_1164.STD_LOGIC 0 9(_entity(_out))))
		(_port (_int C ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_out))))
		(_process
			(line__15(_architecture 0 0 15(_assignment (_target(3))(_sensitivity(0)(1)(2)))))
			(line__16(_architecture 1 0 16(_assignment (_target(4))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FAARCH 2 -1)
)
I 000048 55 3907          1621607795346 FA_arch
(_unit VHDL (fa_8bit 0 4(fa_arch 0 11))
	(_version vc1)
	(_time 1621607795347 2021.05.21 16:36:35)
	(_source (\./../src/adder_8bit.vhd\))
	(_code e5e7b6b6e1b1e7f6eceaf7bfbde2e1e3e3e3e4e0b3)
	(_entity
		(_time 1621607795344)
	)
	(_component
		(full_adder
			(_object
				(_port (_int p ~extieee.std_logic_1164.STD_LOGIC 0 15(_entity (_in))))
				(_port (_int q ~extieee.std_logic_1164.STD_LOGIC 0 15(_entity (_in))))
				(_port (_int r ~extieee.std_logic_1164.STD_LOGIC 0 15(_entity (_in))))
				(_port (_int sm ~extieee.std_logic_1164.STD_LOGIC 0 15(_entity (_out))))
				(_port (_int cr ~extieee.std_logic_1164.STD_LOGIC 0 15(_entity (_out))))
			)
		)
	)
	(_instantiation a0 0 18(_component full_adder)
		(_port
			((p)(x(0)))
			((q)(y(0)))
			((r)(cin))
			((sm)(sum(0)))
			((cr)(cary(0)))
		)
		(_use (_implicit)
			(_port
				((p)(p))
				((q)(q))
				((r)(r))
				((sm)(sm))
				((cr)(cr))
			)
		)
	)
	(_instantiation a1 0 19(_component full_adder)
		(_port
			((p)(x(1)))
			((q)(y(1)))
			((r)(cary(0)))
			((sm)(sum(1)))
			((cr)(cary(1)))
		)
		(_use (_implicit)
			(_port
				((p)(p))
				((q)(q))
				((r)(r))
				((sm)(sm))
				((cr)(cr))
			)
		)
	)
	(_instantiation a2 0 20(_component full_adder)
		(_port
			((p)(x(2)))
			((q)(y(2)))
			((r)(cary(1)))
			((sm)(sum(2)))
			((cr)(cary(2)))
		)
		(_use (_implicit)
			(_port
				((p)(p))
				((q)(q))
				((r)(r))
				((sm)(sm))
				((cr)(cr))
			)
		)
	)
	(_instantiation a3 0 21(_component full_adder)
		(_port
			((p)(x(3)))
			((q)(y(3)))
			((r)(cary(2)))
			((sm)(sum(3)))
			((cr)(cary(3)))
		)
		(_use (_implicit)
			(_port
				((p)(p))
				((q)(q))
				((r)(r))
				((sm)(sm))
				((cr)(cr))
			)
		)
	)
	(_instantiation a4 0 22(_component full_adder)
		(_port
			((p)(x(4)))
			((q)(y(4)))
			((r)(cary(3)))
			((sm)(sum(4)))
			((cr)(cary(4)))
		)
		(_use (_implicit)
			(_port
				((p)(p))
				((q)(q))
				((r)(r))
				((sm)(sm))
				((cr)(cr))
			)
		)
	)
	(_instantiation a5 0 23(_component full_adder)
		(_port
			((p)(x(5)))
			((q)(y(5)))
			((r)(cary(4)))
			((sm)(sum(5)))
			((cr)(cary(5)))
		)
		(_use (_implicit)
			(_port
				((p)(p))
				((q)(q))
				((r)(r))
				((sm)(sm))
				((cr)(cr))
			)
		)
	)
	(_instantiation a6 0 24(_component full_adder)
		(_port
			((p)(x(6)))
			((q)(y(6)))
			((r)(cary(5)))
			((sm)(sum(6)))
			((cr)(cary(6)))
		)
		(_use (_implicit)
			(_port
				((p)(p))
				((q)(q))
				((r)(r))
				((sm)(sm))
				((cr)(cr))
			)
		)
	)
	(_instantiation a7 0 25(_component full_adder)
		(_port
			((p)(x(7)))
			((q)(y(7)))
			((r)(cary(6)))
			((sm)(sum(7)))
			((cr)(co))
		)
		(_use (_implicit)
			(_port
				((p)(p))
				((q)(q))
				((r)(r))
				((sm)(sm))
				((cr)(cr))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_port (_int x ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_entity(_in))))
		(_port (_int y ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_entity(_in))))
		(_port (_int cin ~extieee.std_logic_1164.STD_LOGIC 0 6(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 7(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_port (_int sum ~STD_LOGIC_VECTOR{7~downto~0}~122 0 7(_entity(_out))))
		(_port (_int co ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int cary ~STD_LOGIC_VECTOR{6~downto~0}~13 0 12(_architecture(_uni))))
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1001          1621607795352 FA_arc
(_unit VHDL (full_adder 0 30(fa_arc 0 34))
	(_version vc1)
	(_time 1621607795353 2021.05.21 16:36:35)
	(_source (\./../src/adder_8bit.vhd\))
	(_code e5e7b6b7e5b2e2f3b6b1a3bfb5e3e1e3e1e3e0e2e7)
	(_entity
		(_time 1621607795350)
	)
	(_object
		(_port (_int p ~extieee.std_logic_1164.STD_LOGIC 0 31(_entity(_in))))
		(_port (_int q ~extieee.std_logic_1164.STD_LOGIC 0 31(_entity(_in))))
		(_port (_int r ~extieee.std_logic_1164.STD_LOGIC 0 31(_entity(_in))))
		(_port (_int sm ~extieee.std_logic_1164.STD_LOGIC 0 31(_entity(_out))))
		(_port (_int cr ~extieee.std_logic_1164.STD_LOGIC 0 31(_entity(_out))))
		(_process
			(line__36(_architecture 0 0 36(_assignment (_target(3))(_sensitivity(0)(1)(2)))))
			(line__37(_architecture 1 0 37(_assignment (_target(4))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FA_arc 2 -1)
)
V 000048 55 3267          1621607839306 FA_arch
(_unit VHDL (fa_8bit 0 4(fa_arch 0 11))
	(_version vc1)
	(_time 1621607839307 2021.05.21 16:37:19)
	(_source (\./../src/adder_8bit.vhd\))
	(_code a5f5f2f2a1f1a7b6acaab7fffda2a1a3a3a3a4a0f3)
	(_entity
		(_time 1621607795343)
	)
	(_component
		(full_adder
			(_object
				(_port (_int p ~extieee.std_logic_1164.STD_LOGIC 0 15(_entity (_in))))
				(_port (_int q ~extieee.std_logic_1164.STD_LOGIC 0 15(_entity (_in))))
				(_port (_int r ~extieee.std_logic_1164.STD_LOGIC 0 15(_entity (_in))))
				(_port (_int sm ~extieee.std_logic_1164.STD_LOGIC 0 15(_entity (_out))))
				(_port (_int cr ~extieee.std_logic_1164.STD_LOGIC 0 15(_entity (_out))))
			)
		)
	)
	(_instantiation a0 0 18(_component full_adder)
		(_port
			((p)(x(0)))
			((q)(y(0)))
			((r)(cin))
			((sm)(sum(0)))
			((cr)(cary(0)))
		)
		(_use (_entity . full_adder)
		)
	)
	(_instantiation a1 0 19(_component full_adder)
		(_port
			((p)(x(1)))
			((q)(y(1)))
			((r)(cary(0)))
			((sm)(sum(1)))
			((cr)(cary(1)))
		)
		(_use (_entity . full_adder)
		)
	)
	(_instantiation a2 0 20(_component full_adder)
		(_port
			((p)(x(2)))
			((q)(y(2)))
			((r)(cary(1)))
			((sm)(sum(2)))
			((cr)(cary(2)))
		)
		(_use (_entity . full_adder)
		)
	)
	(_instantiation a3 0 21(_component full_adder)
		(_port
			((p)(x(3)))
			((q)(y(3)))
			((r)(cary(2)))
			((sm)(sum(3)))
			((cr)(cary(3)))
		)
		(_use (_entity . full_adder)
		)
	)
	(_instantiation a4 0 22(_component full_adder)
		(_port
			((p)(x(4)))
			((q)(y(4)))
			((r)(cary(3)))
			((sm)(sum(4)))
			((cr)(cary(4)))
		)
		(_use (_entity . full_adder)
		)
	)
	(_instantiation a5 0 23(_component full_adder)
		(_port
			((p)(x(5)))
			((q)(y(5)))
			((r)(cary(4)))
			((sm)(sum(5)))
			((cr)(cary(5)))
		)
		(_use (_entity . full_adder)
		)
	)
	(_instantiation a6 0 24(_component full_adder)
		(_port
			((p)(x(6)))
			((q)(y(6)))
			((r)(cary(5)))
			((sm)(sum(6)))
			((cr)(cary(6)))
		)
		(_use (_entity . full_adder)
		)
	)
	(_instantiation a7 0 25(_component full_adder)
		(_port
			((p)(x(7)))
			((q)(y(7)))
			((r)(cary(6)))
			((sm)(sum(7)))
			((cr)(co))
		)
		(_use (_entity . full_adder)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_port (_int x ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_entity(_in))))
		(_port (_int y ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5(_entity(_in))))
		(_port (_int cin ~extieee.std_logic_1164.STD_LOGIC 0 6(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 7(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 7 i 0)))))
		(_port (_int sum ~STD_LOGIC_VECTOR{7~downto~0}~122 0 7(_entity(_out))))
		(_port (_int co ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int cary ~STD_LOGIC_VECTOR{6~downto~0}~13 0 12(_architecture(_uni))))
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
V 000047 55 1021          1621607843211 FA_arc
(_unit VHDL (full_adder 0 30(fa_arc 1 7))
	(_version vc1)
	(_time 1621607843212 2021.05.21 16:37:23)
	(_source (\./../src/adder_8bit.vhd\(\./../src/Fadder.vhd\)))
	(_code e8eee7bae5bfeffebbbcaeb2b8eeeceeeceeedefea)
	(_entity
		(_time 1621607795349)
	)
	(_object
		(_port (_int p ~extieee.std_logic_1164.STD_LOGIC 0 31(_entity(_in))))
		(_port (_int q ~extieee.std_logic_1164.STD_LOGIC 0 31(_entity(_in))))
		(_port (_int r ~extieee.std_logic_1164.STD_LOGIC 0 31(_entity(_in))))
		(_port (_int sm ~extieee.std_logic_1164.STD_LOGIC 0 31(_entity(_out))))
		(_port (_int cr ~extieee.std_logic_1164.STD_LOGIC 0 31(_entity(_out))))
		(_process
			(line__9(_architecture 0 1 9(_assignment (_target(3))(_sensitivity(0)(1)(2)))))
			(line__10(_architecture 1 1 10(_assignment (_target(4))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FA_arc 2 -1)
)
I 000055 55 928           1621610237898 HalfAdder_arch
(_unit VHDL (halfadder 0 4(halfadder_arch 0 13))
	(_version vc1)
	(_time 1621610237899 2021.05.21 17:17:17)
	(_source (\./../src/HA_Adder.vhd\))
	(_code 27282b23217020312021367d72212321222025212f)
	(_entity
		(_time 1621610237896)
	)
	(_object
		(_port (_int A ~extieee.std_logic_1164.STD_LOGIC 0 6(_entity(_in))))
		(_port (_int B ~extieee.std_logic_1164.STD_LOGIC 0 7(_entity(_in))))
		(_port (_int S ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_out))))
		(_port (_int C ~extieee.std_logic_1164.STD_LOGIC 0 9(_entity(_out))))
		(_process
			(line__15(_architecture 0 0 15(_assignment (_target(2))(_sensitivity(0)(1)))))
			(line__16(_architecture 1 0 16(_assignment (_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . HalfAdder_arch 2 -1)
)
I 000055 55 933           1621610327615 HalfAdder_arch
(_unit VHDL (halfadder 0 4(halfadder_arch 0 13))
	(_version vc1)
	(_time 1621610327616 2021.05.21 17:18:47)
	(_source (\./../src/HA_Adder.vhd\))
	(_code 8ede8480dad9899889889fd4db888a888b898c8886)
	(_entity
		(_time 1621610327613)
	)
	(_object
		(_port (_int X ~extieee.std_logic_1164.STD_LOGIC 0 6(_entity(_in))))
		(_port (_int Y ~extieee.std_logic_1164.STD_LOGIC 0 7(_entity(_in))))
		(_port (_int Sum ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_out))))
		(_port (_int Cout ~extieee.std_logic_1164.STD_LOGIC 0 9(_entity(_out))))
		(_process
			(line__15(_architecture 0 0 15(_assignment (_target(2))(_sensitivity(0)(1)))))
			(line__16(_architecture 1 0 16(_assignment (_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . HalfAdder_arch 2 -1)
)
V 000047 55 989           1621610604102 FAARCH
(_unit VHDL (fa 0 4(faarch 0 13))
	(_version vc1)
	(_time 1621610604103 2021.05.21 17:23:24)
	(_source (\./../src/Fadder.vhd\))
	(_code a2a6f5f5a1f5f0b4a2a5b4f8f2a4a4a4a3a4a4a4a3)
	(_entity
		(_time 1621610604086)
	)
	(_object
		(_port (_int X ~extieee.std_logic_1164.STD_LOGIC 0 6(_entity(_in))))
		(_port (_int Y ~extieee.std_logic_1164.STD_LOGIC 0 7(_entity(_in))))
		(_port (_int Cin ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_in))))
		(_port (_int Cout ~extieee.std_logic_1164.STD_LOGIC 0 9(_entity(_out))))
		(_port (_int Sum ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_out))))
		(_process
			(line__15(_architecture 0 0 15(_assignment (_target(4))(_sensitivity(0)(1)(2)))))
			(line__16(_architecture 1 0 16(_assignment (_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FAARCH 2 -1)
)
I 000055 55 1015          1621610789257 FullAdder_arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 13))
	(_version vc1)
	(_time 1621610789258 2021.05.21 17:26:29)
	(_source (\./../src/FullAdder.vhd\))
	(_code e6b6b4b4e5b1e1f0b4e1f7bcb3e0e2e0e3e1e4e0e0)
	(_entity
		(_time 1621610789255)
	)
	(_object
		(_port (_int X ~extieee.std_logic_1164.STD_LOGIC 0 6(_entity(_in))))
		(_port (_int Y ~extieee.std_logic_1164.STD_LOGIC 0 7(_entity(_in))))
		(_port (_int Cin ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_in))))
		(_port (_int Cout ~extieee.std_logic_1164.STD_LOGIC 0 9(_entity(_out))))
		(_port (_int Sum ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_out))))
		(_process
			(line__15(_architecture 0 0 15(_assignment (_target(4))(_sensitivity(0)(1)(2)))))
			(line__16(_architecture 1 0 16(_assignment (_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FullAdder_arch 2 -1)
)
I 000055 55 959           1621610817505 HalfAdder_arch
(_unit VHDL (halfadder 0 4(halfadder_arch 1 13))
	(_version vc1)
	(_time 1621610817506 2021.05.21 17:26:57)
	(_source (\./../src/HA_Adder.vhd\(\./../src/HalfAdder.vhd\)))
	(_code 31316a34316636273637206b643735373436333739)
	(_entity
		(_time 1621610327612)
	)
	(_object
		(_port (_int X ~extieee.std_logic_1164.STD_LOGIC 0 6(_entity(_in))))
		(_port (_int Y ~extieee.std_logic_1164.STD_LOGIC 0 7(_entity(_in))))
		(_port (_int Sum ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_out))))
		(_port (_int Cout ~extieee.std_logic_1164.STD_LOGIC 0 9(_entity(_out))))
		(_process
			(line__15(_architecture 0 1 15(_assignment (_target(2))(_sensitivity(0)(1)))))
			(line__16(_architecture 1 1 16(_assignment (_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . HalfAdder_arch 2 -1)
)
I 000055 55 1015          1621612822563 FullAdder_arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 13))
	(_version vc1)
	(_time 1621612822564 2021.05.21 18:00:22)
	(_source (\./../src/FullAdder.vhd\))
	(_code 77717577752070612570662d227173717270757171)
	(_entity
		(_time 1621610789254)
	)
	(_object
		(_port (_int X ~extieee.std_logic_1164.STD_LOGIC 0 6(_entity(_in))))
		(_port (_int Y ~extieee.std_logic_1164.STD_LOGIC 0 7(_entity(_in))))
		(_port (_int Cin ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_in))))
		(_port (_int Cout ~extieee.std_logic_1164.STD_LOGIC 0 9(_entity(_out))))
		(_port (_int Sum ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_out))))
		(_process
			(line__15(_architecture 0 0 15(_assignment (_target(4))(_sensitivity(0)(1)(2)))))
			(line__16(_architecture 1 0 16(_assignment (_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FullAdder_arch 2 -1)
)
I 000055 55 959           1621612826005 HalfAdder_arch
(_unit VHDL (halfadder 0 4(halfadder_arch 1 13))
	(_version vc1)
	(_time 1621612826006 2021.05.21 18:00:26)
	(_source (\./../src/HA_Adder.vhd\(\./../src/HalfAdder.vhd\)))
	(_code e5e2ecb6e1b2e2f3e2e3f4bfb0e3e1e3e0e2e7e3ed)
	(_entity
		(_time 1621610327612)
	)
	(_object
		(_port (_int X ~extieee.std_logic_1164.STD_LOGIC 0 6(_entity(_in))))
		(_port (_int Y ~extieee.std_logic_1164.STD_LOGIC 0 7(_entity(_in))))
		(_port (_int Sum ~extieee.std_logic_1164.STD_LOGIC 0 8(_entity(_out))))
		(_port (_int Cout ~extieee.std_logic_1164.STD_LOGIC 0 9(_entity(_out))))
		(_process
			(line__15(_architecture 0 1 15(_assignment (_target(2))(_sensitivity(0)(1)))))
			(line__16(_architecture 1 1 16(_assignment (_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . HalfAdder_arch 2 -1)
)
V 000056 55 1170          1621616072702 TB_ARCHITECTURE
(_unit VHDL (andgate_tb 0 6(tb_architecture 0 9))
	(_version vc1)
	(_time 1621616072703 2021.05.21 18:54:32)
	(_source (\./../src/TestBench/andgate_TB.vhd\))
	(_code 545b0657050304425157450f015251510253505256)
	(_entity
		(_time 1621616072686)
	)
	(_component
		(ANDgate
			(_object
				(_port (_int X ~extieee.std_logic_1164.STD_LOGIC 0 13(_entity (_in))))
				(_port (_int Y ~extieee.std_logic_1164.STD_LOGIC 0 14(_entity (_in))))
				(_port (_int Z ~extieee.std_logic_1164.STD_LOGIC 0 15(_entity (_out))))
			)
		)
	)
	(_instantiation UUT 0 29(_component ANDgate)
		(_port
			((X)(X))
			((Y)(Y))
			((Z)(Z))
		)
		(_use (_entity . ANDgate)
		)
	)
	(_object
		(_signal (_int X ~extieee.std_logic_1164.STD_LOGIC 0 19(_architecture(_uni))))
		(_signal (_int Y ~extieee.std_logic_1164.STD_LOGIC 0 20(_architecture(_uni))))
		(_signal (_int Z ~extieee.std_logic_1164.STD_LOGIC 0 22(_architecture(_uni))))
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
V 000040 55 380 0 testbench_for_andgate
(_configuration VHDL (testbench_for_andgate 0 40 (andgate_tb))
	(_version vc1)
	(_time 1621616072706 2021.05.21 18:54:32)
	(_source (\./../src/TestBench/andgate_TB.vhd\))
	(_code 545a0357550203435055460e0052015257525c5102)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . ANDgate andgate
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164)))
)
I 000055 55 883           1621625325536 FullAdder_arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 13))
	(_version vc1)
	(_time 1621625325537 2021.05.21 21:28:45)
	(_source (\./../src/FullAdder.vhd\))
	(_code 30656534356737266237216a653634363537323636)
	(_entity
		(_time 1621625325534)
	)
	(_object
		(_port (_int X ~extstd.standard.BIT 0 6(_entity(_in))))
		(_port (_int Y ~extstd.standard.BIT 0 7(_entity(_in))))
		(_port (_int Cin ~extstd.standard.BIT 0 8(_entity(_in))))
		(_port (_int Cout ~extstd.standard.BIT 0 9(_entity(_out))))
		(_port (_int Sum ~extstd.standard.BIT 0 10(_entity(_out))))
		(_process
			(line__15(_architecture 0 0 15(_assignment (_target(4))(_sensitivity(0)(1)(2)))))
			(line__16(_architecture 1 0 16(_assignment (_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . FullAdder_arch 2 -1)
)
I 000055 55 877           1621625380835 HalfAdder_arch
(_unit VHDL (halfadder 0 4(halfadder_arch 0 14))
	(_version vc1)
	(_time 1621625380836 2021.05.21 21:29:40)
	(_source (\./../src/HalfAdder.vhd\))
	(_code 31663d34316636273636206b643735373436333739)
	(_entity
		(_time 1621625380833)
	)
	(_object
		(_port (_int X ~extstd.standard.BIT 0 6(_entity(_in))))
		(_port (_int Y ~extstd.standard.BIT 0 7(_entity(_in))))
		(_port (_int Cin ~extstd.standard.BIT 0 8(_entity(_in))))
		(_port (_int Cout ~extstd.standard.BIT 0 9(_entity(_out))))
		(_port (_int Sum ~extstd.standard.BIT 0 10(_entity(_out))))
		(_process
			(line__16(_architecture 0 0 16(_assignment (_target(4))(_sensitivity(0)(1)))))
			(line__17(_architecture 1 0 17(_assignment (_target(3))(_sensitivity(0)(1)))))
		)
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . HalfAdder_arch 2 -1)
)
I 000055 55 815           1621625480819 HalfAdder_arch
(_unit VHDL (halfadder 0 4(halfadder_arch 0 13))
	(_version vc1)
	(_time 1621625480820 2021.05.21 21:31:20)
	(_source (\./../src/HalfAdder.vhd\))
	(_code c1c59894c196c6d7c6c7d09b94c7c5c7c4c6c3c7c9)
	(_entity
		(_time 1621625480817)
	)
	(_object
		(_port (_int X ~extstd.standard.BIT 0 6(_entity(_in))))
		(_port (_int Y ~extstd.standard.BIT 0 7(_entity(_in))))
		(_port (_int Cout ~extstd.standard.BIT 0 8(_entity(_out))))
		(_port (_int Sum ~extstd.standard.BIT 0 9(_entity(_out))))
		(_process
			(line__15(_architecture 0 0 15(_assignment (_target(3))(_sensitivity(0)(1)))))
			(line__16(_architecture 1 0 16(_assignment (_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . HalfAdder_arch 2 -1)
)
I 000050 55 20402         1621625485985 Array_Mul
(_unit VHDL (array_mul 0 4(array_mul 0 14))
	(_version vc1)
	(_time 1621625485986 2021.05.21 21:31:25)
	(_source (\./../src/Array_Mul.vhd\))
	(_code f5f0a1a4f2a3a3e3fdf5ecacf2f3a1f2f0f3a6f3f4)
	(_entity
		(_time 1621625116729)
	)
	(_component
		(FullAdder
			(_object
				(_port (_int X ~extstd.standard.BIT 0 31(_entity (_in))))
				(_port (_int Y ~extstd.standard.BIT 0 32(_entity (_in))))
				(_port (_int Cin ~extstd.standard.BIT 0 33(_entity (_in))))
				(_port (_int Cout ~extstd.standard.BIT 0 34(_entity (_out))))
				(_port (_int Sum ~extstd.standard.BIT 0 35(_entity (_out))))
			)
		)
		(HalfAdder
			(_object
				(_port (_int X ~extstd.standard.BIT 0 22(_entity (_in))))
				(_port (_int Y ~extstd.standard.BIT 0 23(_entity (_in))))
				(_port (_int Cout ~extstd.standard.BIT 0 24(_entity (_out))))
				(_port (_int Sum ~extstd.standard.BIT 0 25(_entity (_out))))
			)
		)
	)
	(_instantiation FA1 0 80(_component FullAdder)
		(_port
			((X)(XY0(2)))
			((Y)(XY1(1)))
			((Cin)(C1(0)))
			((Cout)(C1(1)))
			((Sum)(S1(1)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA2 0 81(_component FullAdder)
		(_port
			((X)(XY0(3)))
			((Y)(XY1(2)))
			((Cin)(C1(1)))
			((Cout)(C1(2)))
			((Sum)(S1(2)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA3 0 82(_component FullAdder)
		(_port
			((X)(XY0(4)))
			((Y)(XY1(3)))
			((Cin)(C1(2)))
			((Cout)(C1(3)))
			((Sum)(S1(3)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA4 0 83(_component FullAdder)
		(_port
			((X)(XY0(5)))
			((Y)(XY1(4)))
			((Cin)(C1(3)))
			((Cout)(C1(4)))
			((Sum)(S1(4)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA5 0 84(_component FullAdder)
		(_port
			((X)(XY0(6)))
			((Y)(XY1(5)))
			((Cin)(C1(4)))
			((Cout)(C1(5)))
			((Sum)(S1(5)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA6 0 85(_component FullAdder)
		(_port
			((X)(XY0(7)))
			((Y)(XY1(6)))
			((Cin)(C1(5)))
			((Cout)(C1(6)))
			((Sum)(S1(6)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA7 0 87(_component FullAdder)
		(_port
			((X)(S1(2)))
			((Y)(XY2(1)))
			((Cin)(C2(0)))
			((Cout)(C2(1)))
			((Sum)(S2(1)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA8 0 88(_component FullAdder)
		(_port
			((X)(S1(3)))
			((Y)(XY2(2)))
			((Cin)(C2(1)))
			((Cout)(C2(2)))
			((Sum)(S2(2)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA9 0 89(_component FullAdder)
		(_port
			((X)(S1(4)))
			((Y)(XY2(3)))
			((Cin)(C2(2)))
			((Cout)(C2(3)))
			((Sum)(S2(3)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA10 0 90(_component FullAdder)
		(_port
			((X)(S1(5)))
			((Y)(XY2(4)))
			((Cin)(C2(3)))
			((Cout)(C2(4)))
			((Sum)(S2(4)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA11 0 91(_component FullAdder)
		(_port
			((X)(S1(6)))
			((Y)(XY2(5)))
			((Cin)(C2(4)))
			((Cout)(C2(5)))
			((Sum)(S2(5)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA12 0 92(_component FullAdder)
		(_port
			((X)(S1(7)))
			((Y)(XY2(6)))
			((Cin)(C2(5)))
			((Cout)(C2(6)))
			((Sum)(S2(6)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA13 0 93(_component FullAdder)
		(_port
			((X)(C1(7)))
			((Y)(XY2(7)))
			((Cin)(C2(6)))
			((Cout)(C2(7)))
			((Sum)(S2(7)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA14 0 95(_component FullAdder)
		(_port
			((X)(S2(2)))
			((Y)(XY3(1)))
			((Cin)(C3(0)))
			((Cout)(C3(1)))
			((Sum)(S3(1)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA15 0 96(_component FullAdder)
		(_port
			((X)(S2(3)))
			((Y)(XY3(2)))
			((Cin)(C3(1)))
			((Cout)(C3(2)))
			((Sum)(S3(2)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA16 0 97(_component FullAdder)
		(_port
			((X)(S2(4)))
			((Y)(XY3(3)))
			((Cin)(C3(2)))
			((Cout)(C3(3)))
			((Sum)(S3(3)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA17 0 98(_component FullAdder)
		(_port
			((X)(S2(5)))
			((Y)(XY3(4)))
			((Cin)(C3(3)))
			((Cout)(C3(4)))
			((Sum)(S3(4)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA18 0 99(_component FullAdder)
		(_port
			((X)(S2(6)))
			((Y)(XY3(5)))
			((Cin)(C3(4)))
			((Cout)(C3(5)))
			((Sum)(S3(5)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA19 0 100(_component FullAdder)
		(_port
			((X)(S2(7)))
			((Y)(XY3(6)))
			((Cin)(C3(5)))
			((Cout)(C3(6)))
			((Sum)(S3(6)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA20 0 101(_component FullAdder)
		(_port
			((X)(c2(7)))
			((Y)(XY3(7)))
			((Cin)(C3(6)))
			((Cout)(C3(7)))
			((Sum)(S3(7)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA21 0 103(_component FullAdder)
		(_port
			((X)(S3(2)))
			((Y)(XY4(1)))
			((Cin)(C4(0)))
			((Cout)(C4(1)))
			((Sum)(S4(1)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA22 0 104(_component FullAdder)
		(_port
			((X)(S3(3)))
			((Y)(XY4(2)))
			((Cin)(C4(1)))
			((Cout)(C4(2)))
			((Sum)(S4(2)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA23 0 105(_component FullAdder)
		(_port
			((X)(S3(4)))
			((Y)(XY4(3)))
			((Cin)(C4(2)))
			((Cout)(C4(3)))
			((Sum)(S4(3)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA24 0 106(_component FullAdder)
		(_port
			((X)(S3(5)))
			((Y)(XY4(4)))
			((Cin)(C4(3)))
			((Cout)(C4(4)))
			((Sum)(S4(4)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA25 0 107(_component FullAdder)
		(_port
			((X)(S3(6)))
			((Y)(XY4(5)))
			((Cin)(C4(4)))
			((Cout)(C4(5)))
			((Sum)(S4(5)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA26 0 108(_component FullAdder)
		(_port
			((X)(S3(7)))
			((Y)(XY4(6)))
			((Cin)(C4(5)))
			((Cout)(C4(6)))
			((Sum)(S4(6)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA27 0 109(_component FullAdder)
		(_port
			((X)(C3(7)))
			((Y)(XY4(7)))
			((Cin)(C4(6)))
			((Cout)(C4(7)))
			((Sum)(S4(7)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA28 0 111(_component FullAdder)
		(_port
			((X)(S4(2)))
			((Y)(XY5(1)))
			((Cin)(C5(0)))
			((Cout)(C5(1)))
			((Sum)(S5(1)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA29 0 112(_component FullAdder)
		(_port
			((X)(S4(3)))
			((Y)(XY5(2)))
			((Cin)(C5(1)))
			((Cout)(C5(2)))
			((Sum)(S5(2)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA30 0 113(_component FullAdder)
		(_port
			((X)(S4(4)))
			((Y)(XY5(3)))
			((Cin)(C5(2)))
			((Cout)(C5(3)))
			((Sum)(S5(3)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA31 0 114(_component FullAdder)
		(_port
			((X)(S4(5)))
			((Y)(XY5(4)))
			((Cin)(C5(3)))
			((Cout)(C5(4)))
			((Sum)(S5(4)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA32 0 115(_component FullAdder)
		(_port
			((X)(S4(6)))
			((Y)(XY5(5)))
			((Cin)(C5(4)))
			((Cout)(C5(5)))
			((Sum)(S5(5)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA33 0 116(_component FullAdder)
		(_port
			((X)(S4(7)))
			((Y)(XY5(6)))
			((Cin)(C5(5)))
			((Cout)(C5(6)))
			((Sum)(S5(6)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA34 0 117(_component FullAdder)
		(_port
			((X)(C4(7)))
			((Y)(XY5(7)))
			((Cin)(C5(6)))
			((Cout)(C5(7)))
			((Sum)(S5(7)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA35 0 119(_component FullAdder)
		(_port
			((X)(S5(2)))
			((Y)(XY6(1)))
			((Cin)(C6(0)))
			((Cout)(C6(1)))
			((Sum)(S6(1)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA36 0 120(_component FullAdder)
		(_port
			((X)(S5(3)))
			((Y)(XY6(2)))
			((Cin)(C6(1)))
			((Cout)(C6(2)))
			((Sum)(S6(2)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA37 0 121(_component FullAdder)
		(_port
			((X)(S5(4)))
			((Y)(XY6(3)))
			((Cin)(C6(2)))
			((Cout)(C6(3)))
			((Sum)(S6(3)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA38 0 122(_component FullAdder)
		(_port
			((X)(S5(5)))
			((Y)(XY6(4)))
			((Cin)(C6(3)))
			((Cout)(C6(4)))
			((Sum)(S6(4)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA39 0 123(_component FullAdder)
		(_port
			((X)(S5(6)))
			((Y)(XY6(5)))
			((Cin)(C6(4)))
			((Cout)(C6(5)))
			((Sum)(S6(5)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA40 0 124(_component FullAdder)
		(_port
			((X)(S5(7)))
			((Y)(XY6(6)))
			((Cin)(C6(5)))
			((Cout)(C6(6)))
			((Sum)(S6(6)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA41 0 125(_component FullAdder)
		(_port
			((X)(C5(7)))
			((Y)(XY6(7)))
			((Cin)(C6(6)))
			((Cout)(C6(7)))
			((Sum)(S6(7)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA42 0 127(_component FullAdder)
		(_port
			((X)(S6(2)))
			((Y)(XY7(1)))
			((Cin)(C7(0)))
			((Cout)(C7(1)))
			((Sum)(S7(1)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA43 0 128(_component FullAdder)
		(_port
			((X)(S6(3)))
			((Y)(XY7(2)))
			((Cin)(C7(1)))
			((Cout)(C7(2)))
			((Sum)(S7(2)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA44 0 129(_component FullAdder)
		(_port
			((X)(S6(4)))
			((Y)(XY7(3)))
			((Cin)(C7(2)))
			((Cout)(C7(3)))
			((Sum)(S7(3)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA45 0 130(_component FullAdder)
		(_port
			((X)(S6(5)))
			((Y)(XY7(4)))
			((Cin)(C7(3)))
			((Cout)(C7(4)))
			((Sum)(S7(4)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA46 0 131(_component FullAdder)
		(_port
			((X)(S6(6)))
			((Y)(XY7(5)))
			((Cin)(C7(4)))
			((Cout)(C7(5)))
			((Sum)(S7(5)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA47 0 132(_component FullAdder)
		(_port
			((X)(S6(7)))
			((Y)(XY7(6)))
			((Cin)(C7(5)))
			((Cout)(C7(6)))
			((Sum)(S7(6)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA48 0 133(_component FullAdder)
		(_port
			((X)(C6(7)))
			((Y)(XY7(7)))
			((Cin)(C7(6)))
			((Cout)(C7(7)))
			((Sum)(S7(7)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation HA1 0 136(_component HalfAdder)
		(_port
			((X)(XY0(2)))
			((Y)(XY1(1)))
			((Cout)(C1(0)))
			((Sum)(S1(0)))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_instantiation HA2 0 137(_component HalfAdder)
		(_port
			((X)(XY1(7)))
			((Y)(C1(6)))
			((Cout)(C1(7)))
			((Sum)(S1(7)))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_instantiation HA3 0 138(_component HalfAdder)
		(_port
			((X)(S1(1)))
			((Y)(XY2(0)))
			((Cout)(C2(0)))
			((Sum)(S2(0)))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_instantiation HA4 0 139(_component HalfAdder)
		(_port
			((X)(S2(1)))
			((Y)(XY3(0)))
			((Cout)(C3(0)))
			((Sum)(S3(0)))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_instantiation HA5 0 140(_component HalfAdder)
		(_port
			((X)(S3(1)))
			((Y)(XY4(0)))
			((Cout)(C4(0)))
			((Sum)(S4(0)))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_instantiation HA6 0 141(_component HalfAdder)
		(_port
			((X)(S4(1)))
			((Y)(XY5(0)))
			((Cout)(C5(0)))
			((Sum)(S5(0)))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_instantiation HA7 0 142(_component HalfAdder)
		(_port
			((X)(S5(1)))
			((Y)(XY6(0)))
			((Cout)(C6(0)))
			((Sum)(S6(0)))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_instantiation HA8 0 143(_component HalfAdder)
		(_port
			((X)(S6(1)))
			((Y)(XY7(0)))
			((Cout)(C7(0)))
			((Sum)(S7(0)))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_object
		(_type (_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array ~extstd.standard.BIT ((_dto i 7 i 0)))))
		(_port (_int X ~BIT_VECTOR{7~downto~0}~12 0 6(_entity(_in))))
		(_type (_int ~BIT_VECTOR{7~downto~0}~122 0 7(_array ~extstd.standard.BIT ((_dto i 7 i 0)))))
		(_port (_int Y ~BIT_VECTOR{7~downto~0}~122 0 7(_entity(_in))))
		(_type (_int ~BIT_VECTOR{15~downto~0}~12 0 8(_array ~extstd.standard.BIT ((_dto i 15 i 0)))))
		(_port (_int P ~BIT_VECTOR{15~downto~0}~12 0 8(_entity(_out))))
		(_type (_int ~BIT_VECTOR{7~downto~0}~13 0 16(_array ~extstd.standard.BIT ((_dto i 7 i 0)))))
		(_signal (_int C1 ~BIT_VECTOR{7~downto~0}~13 0 16(_architecture(_uni))))
		(_signal (_int C2 ~BIT_VECTOR{7~downto~0}~13 0 16(_architecture(_uni))))
		(_signal (_int C3 ~BIT_VECTOR{7~downto~0}~13 0 16(_architecture(_uni))))
		(_signal (_int C4 ~BIT_VECTOR{7~downto~0}~13 0 16(_architecture(_uni))))
		(_signal (_int C5 ~BIT_VECTOR{7~downto~0}~13 0 16(_architecture(_uni))))
		(_signal (_int C6 ~BIT_VECTOR{7~downto~0}~13 0 16(_architecture(_uni))))
		(_signal (_int C7 ~BIT_VECTOR{7~downto~0}~13 0 16(_architecture(_uni))))
		(_signal (_int S1 ~BIT_VECTOR{7~downto~0}~13 0 17(_architecture(_uni))))
		(_signal (_int S2 ~BIT_VECTOR{7~downto~0}~13 0 17(_architecture(_uni))))
		(_signal (_int S3 ~BIT_VECTOR{7~downto~0}~13 0 17(_architecture(_uni))))
		(_signal (_int S4 ~BIT_VECTOR{7~downto~0}~13 0 17(_architecture(_uni))))
		(_signal (_int S5 ~BIT_VECTOR{7~downto~0}~13 0 17(_architecture(_uni))))
		(_signal (_int S6 ~BIT_VECTOR{7~downto~0}~13 0 17(_architecture(_uni))))
		(_signal (_int S7 ~BIT_VECTOR{7~downto~0}~13 0 17(_architecture(_uni))))
		(_signal (_int XY0 ~BIT_VECTOR{7~downto~0}~13 0 18(_architecture(_uni))))
		(_signal (_int XY1 ~BIT_VECTOR{7~downto~0}~13 0 18(_architecture(_uni))))
		(_signal (_int XY2 ~BIT_VECTOR{7~downto~0}~13 0 18(_architecture(_uni))))
		(_signal (_int XY3 ~BIT_VECTOR{7~downto~0}~13 0 18(_architecture(_uni))))
		(_signal (_int XY4 ~BIT_VECTOR{7~downto~0}~13 0 18(_architecture(_uni))))
		(_signal (_int XY5 ~BIT_VECTOR{7~downto~0}~13 0 18(_architecture(_uni))))
		(_signal (_int XY6 ~BIT_VECTOR{7~downto~0}~13 0 18(_architecture(_uni))))
		(_signal (_int XY7 ~BIT_VECTOR{7~downto~0}~13 0 18(_architecture(_uni))))
		(_process
			(line__41(_architecture 0 0 41(_assignment (_target(17(0)))(_sensitivity(0(0))(1(0))))))
			(line__41__1(_architecture 1 0 41(_assignment (_target(18(0)))(_sensitivity(0(0))(1(1))))))
			(line__42(_architecture 2 0 42(_assignment (_target(17(1)))(_sensitivity(0(1))(1(0))))))
			(line__42__1(_architecture 3 0 42(_assignment (_target(18(1)))(_sensitivity(0(1))(1(1))))))
			(line__43(_architecture 4 0 43(_assignment (_target(17(2)))(_sensitivity(0(2))(1(0))))))
			(line__43__1(_architecture 5 0 43(_assignment (_target(18(2)))(_sensitivity(0(2))(1(1))))))
			(line__44(_architecture 6 0 44(_assignment (_target(17(3)))(_sensitivity(0(3))(1(0))))))
			(line__44__1(_architecture 7 0 44(_assignment (_target(18(3)))(_sensitivity(0(3))(1(1))))))
			(line__45(_architecture 8 0 45(_assignment (_target(17(4)))(_sensitivity(0(4))(1(0))))))
			(line__45__1(_architecture 9 0 45(_assignment (_target(18(4)))(_sensitivity(0(4))(1(1))))))
			(line__46(_architecture 10 0 46(_assignment (_target(17(5)))(_sensitivity(0(5))(1(0))))))
			(line__46__1(_architecture 11 0 46(_assignment (_target(18(5)))(_sensitivity(0(5))(1(1))))))
			(line__47(_architecture 12 0 47(_assignment (_target(17(6)))(_sensitivity(0(6))(1(0))))))
			(line__47__1(_architecture 13 0 47(_assignment (_target(18(6)))(_sensitivity(0(6))(1(1))))))
			(line__48(_architecture 14 0 48(_assignment (_target(17(7)))(_sensitivity(0(7))(1(0))))))
			(line__48__1(_architecture 15 0 48(_assignment (_target(18(7)))(_sensitivity(0(7))(1(1))))))
			(line__50(_architecture 16 0 50(_assignment (_target(19(0)))(_sensitivity(0(0))(1(2))))))
			(line__50__1(_architecture 17 0 50(_assignment (_target(20(0)))(_sensitivity(0(0))(1(3))))))
			(line__51(_architecture 18 0 51(_assignment (_target(19(1)))(_sensitivity(0(1))(1(2))))))
			(line__51__1(_architecture 19 0 51(_assignment (_target(20(1)))(_sensitivity(0(1))(1(3))))))
			(line__52(_architecture 20 0 52(_assignment (_target(19(2)))(_sensitivity(0(2))(1(2))))))
			(line__52__1(_architecture 21 0 52(_assignment (_target(20(2)))(_sensitivity(0(2))(1(3))))))
			(line__53(_architecture 22 0 53(_assignment (_target(19(3)))(_sensitivity(0(3))(1(2))))))
			(line__53__1(_architecture 23 0 53(_assignment (_target(20(3)))(_sensitivity(0(3))(1(3))))))
			(line__54(_architecture 24 0 54(_assignment (_target(19(4)))(_sensitivity(0(4))(1(2))))))
			(line__54__1(_architecture 25 0 54(_assignment (_target(20(4)))(_sensitivity(0(4))(1(3))))))
			(line__55(_architecture 26 0 55(_assignment (_target(19(5)))(_sensitivity(0(5))(1(2))))))
			(line__55__1(_architecture 27 0 55(_assignment (_target(20(5)))(_sensitivity(0(5))(1(3))))))
			(line__56(_architecture 28 0 56(_assignment (_target(19(6)))(_sensitivity(0(6))(1(2))))))
			(line__56__1(_architecture 29 0 56(_assignment (_target(20(6)))(_sensitivity(0(6))(1(3))))))
			(line__57(_architecture 30 0 57(_assignment (_target(19(7)))(_sensitivity(0(7))(1(2))))))
			(line__57__1(_architecture 31 0 57(_assignment (_target(20(7)))(_sensitivity(0(7))(1(3))))))
			(line__61(_architecture 32 0 61(_assignment (_target(21(0)))(_sensitivity(0(0))(1(4))))))
			(line__61__1(_architecture 33 0 61(_assignment (_target(22(0)))(_sensitivity(0(0))(1(5))))))
			(line__62(_architecture 34 0 62(_assignment (_target(21(1)))(_sensitivity(0(1))(1(4))))))
			(line__62__1(_architecture 35 0 62(_assignment (_target(22(1)))(_sensitivity(0(1))(1(5))))))
			(line__63(_architecture 36 0 63(_assignment (_target(21(2)))(_sensitivity(0(2))(1(4))))))
			(line__63__1(_architecture 37 0 63(_assignment (_target(22(2)))(_sensitivity(0(2))(1(5))))))
			(line__64(_architecture 38 0 64(_assignment (_target(21(3)))(_sensitivity(0(3))(1(4))))))
			(line__64__1(_architecture 39 0 64(_assignment (_target(22(3)))(_sensitivity(0(3))(1(5))))))
			(line__65(_architecture 40 0 65(_assignment (_target(21(4)))(_sensitivity(0(4))(1(4))))))
			(line__65__1(_architecture 41 0 65(_assignment (_target(22(4)))(_sensitivity(0(4))(1(5))))))
			(line__66(_architecture 42 0 66(_assignment (_target(21(5)))(_sensitivity(0(5))(1(4))))))
			(line__66__1(_architecture 43 0 66(_assignment (_target(22(5)))(_sensitivity(0(5))(1(5))))))
			(line__67(_architecture 44 0 67(_assignment (_target(21(6)))(_sensitivity(0(6))(1(4))))))
			(line__67__1(_architecture 45 0 67(_assignment (_target(22(6)))(_sensitivity(0(6))(1(5))))))
			(line__68(_architecture 46 0 68(_assignment (_target(21(7)))(_sensitivity(0(7))(1(4))))))
			(line__68__1(_architecture 47 0 68(_assignment (_target(22(7)))(_sensitivity(0(7))(1(5))))))
			(line__70(_architecture 48 0 70(_assignment (_target(23(0)))(_sensitivity(0(0))(1(6))))))
			(line__70__1(_architecture 49 0 70(_assignment (_target(24(0)))(_sensitivity(0(0))(1(7))))))
			(line__71(_architecture 50 0 71(_assignment (_target(23(1)))(_sensitivity(0(1))(1(6))))))
			(line__71__1(_architecture 51 0 71(_assignment (_target(24(1)))(_sensitivity(0(1))(1(7))))))
			(line__72(_architecture 52 0 72(_assignment (_target(23(2)))(_sensitivity(0(2))(1(6))))))
			(line__72__1(_architecture 53 0 72(_assignment (_target(24(2)))(_sensitivity(0(2))(1(7))))))
			(line__73(_architecture 54 0 73(_assignment (_target(23(3)))(_sensitivity(0(3))(1(6))))))
			(line__73__1(_architecture 55 0 73(_assignment (_target(24(3)))(_sensitivity(0(3))(1(7))))))
			(line__74(_architecture 56 0 74(_assignment (_target(23(4)))(_sensitivity(0(4))(1(6))))))
			(line__74__1(_architecture 57 0 74(_assignment (_target(24(4)))(_sensitivity(0(4))(1(7))))))
			(line__75(_architecture 58 0 75(_assignment (_target(23(5)))(_sensitivity(0(5))(1(6))))))
			(line__75__1(_architecture 59 0 75(_assignment (_target(24(5)))(_sensitivity(0(5))(1(7))))))
			(line__76(_architecture 60 0 76(_assignment (_target(23(6)))(_sensitivity(0(6))(1(6))))))
			(line__76__1(_architecture 61 0 76(_assignment (_target(24(6)))(_sensitivity(0(6))(1(7))))))
			(line__77(_architecture 62 0 77(_assignment (_target(23(7)))(_sensitivity(0(7))(1(6))))))
			(line__77__1(_architecture 63 0 77(_assignment (_target(24(7)))(_sensitivity(0(7))(1(7))))))
		)
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Array_Mul 64 -1)
)
I 000050 55 22222         1621626120373 Array_Mul
(_unit VHDL (array_mul 0 4(array_mul 0 14))
	(_version vc1)
	(_time 1621626120374 2021.05.21 21:42:00)
	(_source (\./../src/Array_Mul.vhd\))
	(_code 0c5f590b5d5a5a1a5c0f15550b0a580b090a5f0a0d)
	(_entity
		(_time 1621625116729)
	)
	(_component
		(FullAdder
			(_object
				(_port (_int X ~extstd.standard.BIT 0 31(_entity (_in))))
				(_port (_int Y ~extstd.standard.BIT 0 32(_entity (_in))))
				(_port (_int Cin ~extstd.standard.BIT 0 33(_entity (_in))))
				(_port (_int Cout ~extstd.standard.BIT 0 34(_entity (_out))))
				(_port (_int Sum ~extstd.standard.BIT 0 35(_entity (_out))))
			)
		)
		(HalfAdder
			(_object
				(_port (_int X ~extstd.standard.BIT 0 22(_entity (_in))))
				(_port (_int Y ~extstd.standard.BIT 0 23(_entity (_in))))
				(_port (_int Cout ~extstd.standard.BIT 0 24(_entity (_out))))
				(_port (_int Sum ~extstd.standard.BIT 0 25(_entity (_out))))
			)
		)
	)
	(_instantiation FA1 0 80(_component FullAdder)
		(_port
			((X)(XY0(2)))
			((Y)(XY1(1)))
			((Cin)(C1(0)))
			((Cout)(C1(1)))
			((Sum)(S1(1)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA2 0 81(_component FullAdder)
		(_port
			((X)(XY0(3)))
			((Y)(XY1(2)))
			((Cin)(C1(1)))
			((Cout)(C1(2)))
			((Sum)(S1(2)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA3 0 82(_component FullAdder)
		(_port
			((X)(XY0(4)))
			((Y)(XY1(3)))
			((Cin)(C1(2)))
			((Cout)(C1(3)))
			((Sum)(S1(3)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA4 0 83(_component FullAdder)
		(_port
			((X)(XY0(5)))
			((Y)(XY1(4)))
			((Cin)(C1(3)))
			((Cout)(C1(4)))
			((Sum)(S1(4)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA5 0 84(_component FullAdder)
		(_port
			((X)(XY0(6)))
			((Y)(XY1(5)))
			((Cin)(C1(4)))
			((Cout)(C1(5)))
			((Sum)(S1(5)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA6 0 85(_component FullAdder)
		(_port
			((X)(XY0(7)))
			((Y)(XY1(6)))
			((Cin)(C1(5)))
			((Cout)(C1(6)))
			((Sum)(S1(6)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA7 0 87(_component FullAdder)
		(_port
			((X)(S1(2)))
			((Y)(XY2(1)))
			((Cin)(C2(0)))
			((Cout)(C2(1)))
			((Sum)(S2(1)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA8 0 88(_component FullAdder)
		(_port
			((X)(S1(3)))
			((Y)(XY2(2)))
			((Cin)(C2(1)))
			((Cout)(C2(2)))
			((Sum)(S2(2)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA9 0 89(_component FullAdder)
		(_port
			((X)(S1(4)))
			((Y)(XY2(3)))
			((Cin)(C2(2)))
			((Cout)(C2(3)))
			((Sum)(S2(3)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA10 0 90(_component FullAdder)
		(_port
			((X)(S1(5)))
			((Y)(XY2(4)))
			((Cin)(C2(3)))
			((Cout)(C2(4)))
			((Sum)(S2(4)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA11 0 91(_component FullAdder)
		(_port
			((X)(S1(6)))
			((Y)(XY2(5)))
			((Cin)(C2(4)))
			((Cout)(C2(5)))
			((Sum)(S2(5)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA12 0 92(_component FullAdder)
		(_port
			((X)(S1(7)))
			((Y)(XY2(6)))
			((Cin)(C2(5)))
			((Cout)(C2(6)))
			((Sum)(S2(6)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA13 0 93(_component FullAdder)
		(_port
			((X)(C1(7)))
			((Y)(XY2(7)))
			((Cin)(C2(6)))
			((Cout)(C2(7)))
			((Sum)(S2(7)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA14 0 95(_component FullAdder)
		(_port
			((X)(S2(2)))
			((Y)(XY3(1)))
			((Cin)(C3(0)))
			((Cout)(C3(1)))
			((Sum)(S3(1)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA15 0 96(_component FullAdder)
		(_port
			((X)(S2(3)))
			((Y)(XY3(2)))
			((Cin)(C3(1)))
			((Cout)(C3(2)))
			((Sum)(S3(2)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA16 0 97(_component FullAdder)
		(_port
			((X)(S2(4)))
			((Y)(XY3(3)))
			((Cin)(C3(2)))
			((Cout)(C3(3)))
			((Sum)(S3(3)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA17 0 98(_component FullAdder)
		(_port
			((X)(S2(5)))
			((Y)(XY3(4)))
			((Cin)(C3(3)))
			((Cout)(C3(4)))
			((Sum)(S3(4)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA18 0 99(_component FullAdder)
		(_port
			((X)(S2(6)))
			((Y)(XY3(5)))
			((Cin)(C3(4)))
			((Cout)(C3(5)))
			((Sum)(S3(5)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA19 0 100(_component FullAdder)
		(_port
			((X)(S2(7)))
			((Y)(XY3(6)))
			((Cin)(C3(5)))
			((Cout)(C3(6)))
			((Sum)(S3(6)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA20 0 101(_component FullAdder)
		(_port
			((X)(c2(7)))
			((Y)(XY3(7)))
			((Cin)(C3(6)))
			((Cout)(C3(7)))
			((Sum)(S3(7)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA21 0 103(_component FullAdder)
		(_port
			((X)(S3(2)))
			((Y)(XY4(1)))
			((Cin)(C4(0)))
			((Cout)(C4(1)))
			((Sum)(S4(1)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA22 0 104(_component FullAdder)
		(_port
			((X)(S3(3)))
			((Y)(XY4(2)))
			((Cin)(C4(1)))
			((Cout)(C4(2)))
			((Sum)(S4(2)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA23 0 105(_component FullAdder)
		(_port
			((X)(S3(4)))
			((Y)(XY4(3)))
			((Cin)(C4(2)))
			((Cout)(C4(3)))
			((Sum)(S4(3)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA24 0 106(_component FullAdder)
		(_port
			((X)(S3(5)))
			((Y)(XY4(4)))
			((Cin)(C4(3)))
			((Cout)(C4(4)))
			((Sum)(S4(4)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA25 0 107(_component FullAdder)
		(_port
			((X)(S3(6)))
			((Y)(XY4(5)))
			((Cin)(C4(4)))
			((Cout)(C4(5)))
			((Sum)(S4(5)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA26 0 108(_component FullAdder)
		(_port
			((X)(S3(7)))
			((Y)(XY4(6)))
			((Cin)(C4(5)))
			((Cout)(C4(6)))
			((Sum)(S4(6)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA27 0 109(_component FullAdder)
		(_port
			((X)(C3(7)))
			((Y)(XY4(7)))
			((Cin)(C4(6)))
			((Cout)(C4(7)))
			((Sum)(S4(7)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA28 0 111(_component FullAdder)
		(_port
			((X)(S4(2)))
			((Y)(XY5(1)))
			((Cin)(C5(0)))
			((Cout)(C5(1)))
			((Sum)(S5(1)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA29 0 112(_component FullAdder)
		(_port
			((X)(S4(3)))
			((Y)(XY5(2)))
			((Cin)(C5(1)))
			((Cout)(C5(2)))
			((Sum)(S5(2)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA30 0 113(_component FullAdder)
		(_port
			((X)(S4(4)))
			((Y)(XY5(3)))
			((Cin)(C5(2)))
			((Cout)(C5(3)))
			((Sum)(S5(3)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA31 0 114(_component FullAdder)
		(_port
			((X)(S4(5)))
			((Y)(XY5(4)))
			((Cin)(C5(3)))
			((Cout)(C5(4)))
			((Sum)(S5(4)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA32 0 115(_component FullAdder)
		(_port
			((X)(S4(6)))
			((Y)(XY5(5)))
			((Cin)(C5(4)))
			((Cout)(C5(5)))
			((Sum)(S5(5)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA33 0 116(_component FullAdder)
		(_port
			((X)(S4(7)))
			((Y)(XY5(6)))
			((Cin)(C5(5)))
			((Cout)(C5(6)))
			((Sum)(S5(6)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA34 0 117(_component FullAdder)
		(_port
			((X)(C4(7)))
			((Y)(XY5(7)))
			((Cin)(C5(6)))
			((Cout)(C5(7)))
			((Sum)(S5(7)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA35 0 119(_component FullAdder)
		(_port
			((X)(S5(2)))
			((Y)(XY6(1)))
			((Cin)(C6(0)))
			((Cout)(C6(1)))
			((Sum)(S6(1)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA36 0 120(_component FullAdder)
		(_port
			((X)(S5(3)))
			((Y)(XY6(2)))
			((Cin)(C6(1)))
			((Cout)(C6(2)))
			((Sum)(S6(2)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA37 0 121(_component FullAdder)
		(_port
			((X)(S5(4)))
			((Y)(XY6(3)))
			((Cin)(C6(2)))
			((Cout)(C6(3)))
			((Sum)(S6(3)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA38 0 122(_component FullAdder)
		(_port
			((X)(S5(5)))
			((Y)(XY6(4)))
			((Cin)(C6(3)))
			((Cout)(C6(4)))
			((Sum)(S6(4)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA39 0 123(_component FullAdder)
		(_port
			((X)(S5(6)))
			((Y)(XY6(5)))
			((Cin)(C6(4)))
			((Cout)(C6(5)))
			((Sum)(S6(5)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA40 0 124(_component FullAdder)
		(_port
			((X)(S5(7)))
			((Y)(XY6(6)))
			((Cin)(C6(5)))
			((Cout)(C6(6)))
			((Sum)(S6(6)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA41 0 125(_component FullAdder)
		(_port
			((X)(C5(7)))
			((Y)(XY6(7)))
			((Cin)(C6(6)))
			((Cout)(C6(7)))
			((Sum)(S6(7)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA42 0 127(_component FullAdder)
		(_port
			((X)(S6(2)))
			((Y)(XY7(1)))
			((Cin)(C7(0)))
			((Cout)(C7(1)))
			((Sum)(S7(1)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA43 0 128(_component FullAdder)
		(_port
			((X)(S6(3)))
			((Y)(XY7(2)))
			((Cin)(C7(1)))
			((Cout)(C7(2)))
			((Sum)(S7(2)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA44 0 129(_component FullAdder)
		(_port
			((X)(S6(4)))
			((Y)(XY7(3)))
			((Cin)(C7(2)))
			((Cout)(C7(3)))
			((Sum)(S7(3)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA45 0 130(_component FullAdder)
		(_port
			((X)(S6(5)))
			((Y)(XY7(4)))
			((Cin)(C7(3)))
			((Cout)(C7(4)))
			((Sum)(S7(4)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA46 0 131(_component FullAdder)
		(_port
			((X)(S6(6)))
			((Y)(XY7(5)))
			((Cin)(C7(4)))
			((Cout)(C7(5)))
			((Sum)(S7(5)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA47 0 132(_component FullAdder)
		(_port
			((X)(S6(7)))
			((Y)(XY7(6)))
			((Cin)(C7(5)))
			((Cout)(C7(6)))
			((Sum)(S7(6)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA48 0 133(_component FullAdder)
		(_port
			((X)(C6(7)))
			((Y)(XY7(7)))
			((Cin)(C7(6)))
			((Cout)(C7(7)))
			((Sum)(S7(7)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation HA1 0 136(_component HalfAdder)
		(_port
			((X)(XY0(2)))
			((Y)(XY1(1)))
			((Cout)(C1(0)))
			((Sum)(S1(0)))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_instantiation HA2 0 137(_component HalfAdder)
		(_port
			((X)(XY1(7)))
			((Y)(C1(6)))
			((Cout)(C1(7)))
			((Sum)(S1(7)))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_instantiation HA3 0 138(_component HalfAdder)
		(_port
			((X)(S1(1)))
			((Y)(XY2(0)))
			((Cout)(C2(0)))
			((Sum)(S2(0)))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_instantiation HA4 0 139(_component HalfAdder)
		(_port
			((X)(S2(1)))
			((Y)(XY3(0)))
			((Cout)(C3(0)))
			((Sum)(S3(0)))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_instantiation HA5 0 140(_component HalfAdder)
		(_port
			((X)(S3(1)))
			((Y)(XY4(0)))
			((Cout)(C4(0)))
			((Sum)(S4(0)))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_instantiation HA6 0 141(_component HalfAdder)
		(_port
			((X)(S4(1)))
			((Y)(XY5(0)))
			((Cout)(C5(0)))
			((Sum)(S5(0)))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_instantiation HA7 0 142(_component HalfAdder)
		(_port
			((X)(S5(1)))
			((Y)(XY6(0)))
			((Cout)(C6(0)))
			((Sum)(S6(0)))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_instantiation HA8 0 143(_component HalfAdder)
		(_port
			((X)(S6(1)))
			((Y)(XY7(0)))
			((Cout)(C7(0)))
			((Sum)(S7(0)))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_object
		(_type (_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array ~extstd.standard.BIT ((_dto i 7 i 0)))))
		(_port (_int X ~BIT_VECTOR{7~downto~0}~12 0 6(_entity(_in))))
		(_type (_int ~BIT_VECTOR{7~downto~0}~122 0 7(_array ~extstd.standard.BIT ((_dto i 7 i 0)))))
		(_port (_int Y ~BIT_VECTOR{7~downto~0}~122 0 7(_entity(_in))))
		(_type (_int ~BIT_VECTOR{15~downto~0}~12 0 8(_array ~extstd.standard.BIT ((_dto i 15 i 0)))))
		(_port (_int P ~BIT_VECTOR{15~downto~0}~12 0 8(_entity(_out))))
		(_type (_int ~BIT_VECTOR{7~downto~0}~13 0 16(_array ~extstd.standard.BIT ((_dto i 7 i 0)))))
		(_signal (_int C1 ~BIT_VECTOR{7~downto~0}~13 0 16(_architecture(_uni))))
		(_signal (_int C2 ~BIT_VECTOR{7~downto~0}~13 0 16(_architecture(_uni))))
		(_signal (_int C3 ~BIT_VECTOR{7~downto~0}~13 0 16(_architecture(_uni))))
		(_signal (_int C4 ~BIT_VECTOR{7~downto~0}~13 0 16(_architecture(_uni))))
		(_signal (_int C5 ~BIT_VECTOR{7~downto~0}~13 0 16(_architecture(_uni))))
		(_signal (_int C6 ~BIT_VECTOR{7~downto~0}~13 0 16(_architecture(_uni))))
		(_signal (_int C7 ~BIT_VECTOR{7~downto~0}~13 0 16(_architecture(_uni))))
		(_signal (_int S1 ~BIT_VECTOR{7~downto~0}~13 0 17(_architecture(_uni))))
		(_signal (_int S2 ~BIT_VECTOR{7~downto~0}~13 0 17(_architecture(_uni))))
		(_signal (_int S3 ~BIT_VECTOR{7~downto~0}~13 0 17(_architecture(_uni))))
		(_signal (_int S4 ~BIT_VECTOR{7~downto~0}~13 0 17(_architecture(_uni))))
		(_signal (_int S5 ~BIT_VECTOR{7~downto~0}~13 0 17(_architecture(_uni))))
		(_signal (_int S6 ~BIT_VECTOR{7~downto~0}~13 0 17(_architecture(_uni))))
		(_signal (_int S7 ~BIT_VECTOR{7~downto~0}~13 0 17(_architecture(_uni))))
		(_signal (_int XY0 ~BIT_VECTOR{7~downto~0}~13 0 18(_architecture(_uni))))
		(_signal (_int XY1 ~BIT_VECTOR{7~downto~0}~13 0 18(_architecture(_uni))))
		(_signal (_int XY2 ~BIT_VECTOR{7~downto~0}~13 0 18(_architecture(_uni))))
		(_signal (_int XY3 ~BIT_VECTOR{7~downto~0}~13 0 18(_architecture(_uni))))
		(_signal (_int XY4 ~BIT_VECTOR{7~downto~0}~13 0 18(_architecture(_uni))))
		(_signal (_int XY5 ~BIT_VECTOR{7~downto~0}~13 0 18(_architecture(_uni))))
		(_signal (_int XY6 ~BIT_VECTOR{7~downto~0}~13 0 18(_architecture(_uni))))
		(_signal (_int XY7 ~BIT_VECTOR{7~downto~0}~13 0 18(_architecture(_uni))))
		(_process
			(line__41(_architecture 0 0 41(_assignment (_target(17(0)))(_sensitivity(0(0))(1(0))))))
			(line__41__1(_architecture 1 0 41(_assignment (_target(18(0)))(_sensitivity(0(0))(1(1))))))
			(line__42(_architecture 2 0 42(_assignment (_target(17(1)))(_sensitivity(0(1))(1(0))))))
			(line__42__1(_architecture 3 0 42(_assignment (_target(18(1)))(_sensitivity(0(1))(1(1))))))
			(line__43(_architecture 4 0 43(_assignment (_target(17(2)))(_sensitivity(0(2))(1(0))))))
			(line__43__1(_architecture 5 0 43(_assignment (_target(18(2)))(_sensitivity(0(2))(1(1))))))
			(line__44(_architecture 6 0 44(_assignment (_target(17(3)))(_sensitivity(0(3))(1(0))))))
			(line__44__1(_architecture 7 0 44(_assignment (_target(18(3)))(_sensitivity(0(3))(1(1))))))
			(line__45(_architecture 8 0 45(_assignment (_target(17(4)))(_sensitivity(0(4))(1(0))))))
			(line__45__1(_architecture 9 0 45(_assignment (_target(18(4)))(_sensitivity(0(4))(1(1))))))
			(line__46(_architecture 10 0 46(_assignment (_target(17(5)))(_sensitivity(0(5))(1(0))))))
			(line__46__1(_architecture 11 0 46(_assignment (_target(18(5)))(_sensitivity(0(5))(1(1))))))
			(line__47(_architecture 12 0 47(_assignment (_target(17(6)))(_sensitivity(0(6))(1(0))))))
			(line__47__1(_architecture 13 0 47(_assignment (_target(18(6)))(_sensitivity(0(6))(1(1))))))
			(line__48(_architecture 14 0 48(_assignment (_target(17(7)))(_sensitivity(0(7))(1(0))))))
			(line__48__1(_architecture 15 0 48(_assignment (_target(18(7)))(_sensitivity(0(7))(1(1))))))
			(line__50(_architecture 16 0 50(_assignment (_target(19(0)))(_sensitivity(0(0))(1(2))))))
			(line__50__1(_architecture 17 0 50(_assignment (_target(20(0)))(_sensitivity(0(0))(1(3))))))
			(line__51(_architecture 18 0 51(_assignment (_target(19(1)))(_sensitivity(0(1))(1(2))))))
			(line__51__1(_architecture 19 0 51(_assignment (_target(20(1)))(_sensitivity(0(1))(1(3))))))
			(line__52(_architecture 20 0 52(_assignment (_target(19(2)))(_sensitivity(0(2))(1(2))))))
			(line__52__1(_architecture 21 0 52(_assignment (_target(20(2)))(_sensitivity(0(2))(1(3))))))
			(line__53(_architecture 22 0 53(_assignment (_target(19(3)))(_sensitivity(0(3))(1(2))))))
			(line__53__1(_architecture 23 0 53(_assignment (_target(20(3)))(_sensitivity(0(3))(1(3))))))
			(line__54(_architecture 24 0 54(_assignment (_target(19(4)))(_sensitivity(0(4))(1(2))))))
			(line__54__1(_architecture 25 0 54(_assignment (_target(20(4)))(_sensitivity(0(4))(1(3))))))
			(line__55(_architecture 26 0 55(_assignment (_target(19(5)))(_sensitivity(0(5))(1(2))))))
			(line__55__1(_architecture 27 0 55(_assignment (_target(20(5)))(_sensitivity(0(5))(1(3))))))
			(line__56(_architecture 28 0 56(_assignment (_target(19(6)))(_sensitivity(0(6))(1(2))))))
			(line__56__1(_architecture 29 0 56(_assignment (_target(20(6)))(_sensitivity(0(6))(1(3))))))
			(line__57(_architecture 30 0 57(_assignment (_target(19(7)))(_sensitivity(0(7))(1(2))))))
			(line__57__1(_architecture 31 0 57(_assignment (_target(20(7)))(_sensitivity(0(7))(1(3))))))
			(line__61(_architecture 32 0 61(_assignment (_target(21(0)))(_sensitivity(0(0))(1(4))))))
			(line__61__1(_architecture 33 0 61(_assignment (_target(22(0)))(_sensitivity(0(0))(1(5))))))
			(line__62(_architecture 34 0 62(_assignment (_target(21(1)))(_sensitivity(0(1))(1(4))))))
			(line__62__1(_architecture 35 0 62(_assignment (_target(22(1)))(_sensitivity(0(1))(1(5))))))
			(line__63(_architecture 36 0 63(_assignment (_target(21(2)))(_sensitivity(0(2))(1(4))))))
			(line__63__1(_architecture 37 0 63(_assignment (_target(22(2)))(_sensitivity(0(2))(1(5))))))
			(line__64(_architecture 38 0 64(_assignment (_target(21(3)))(_sensitivity(0(3))(1(4))))))
			(line__64__1(_architecture 39 0 64(_assignment (_target(22(3)))(_sensitivity(0(3))(1(5))))))
			(line__65(_architecture 40 0 65(_assignment (_target(21(4)))(_sensitivity(0(4))(1(4))))))
			(line__65__1(_architecture 41 0 65(_assignment (_target(22(4)))(_sensitivity(0(4))(1(5))))))
			(line__66(_architecture 42 0 66(_assignment (_target(21(5)))(_sensitivity(0(5))(1(4))))))
			(line__66__1(_architecture 43 0 66(_assignment (_target(22(5)))(_sensitivity(0(5))(1(5))))))
			(line__67(_architecture 44 0 67(_assignment (_target(21(6)))(_sensitivity(0(6))(1(4))))))
			(line__67__1(_architecture 45 0 67(_assignment (_target(22(6)))(_sensitivity(0(6))(1(5))))))
			(line__68(_architecture 46 0 68(_assignment (_target(21(7)))(_sensitivity(0(7))(1(4))))))
			(line__68__1(_architecture 47 0 68(_assignment (_target(22(7)))(_sensitivity(0(7))(1(5))))))
			(line__70(_architecture 48 0 70(_assignment (_target(23(0)))(_sensitivity(0(0))(1(6))))))
			(line__70__1(_architecture 49 0 70(_assignment (_target(24(0)))(_sensitivity(0(0))(1(7))))))
			(line__71(_architecture 50 0 71(_assignment (_target(23(1)))(_sensitivity(0(1))(1(6))))))
			(line__71__1(_architecture 51 0 71(_assignment (_target(24(1)))(_sensitivity(0(1))(1(7))))))
			(line__72(_architecture 52 0 72(_assignment (_target(23(2)))(_sensitivity(0(2))(1(6))))))
			(line__72__1(_architecture 53 0 72(_assignment (_target(24(2)))(_sensitivity(0(2))(1(7))))))
			(line__73(_architecture 54 0 73(_assignment (_target(23(3)))(_sensitivity(0(3))(1(6))))))
			(line__73__1(_architecture 55 0 73(_assignment (_target(24(3)))(_sensitivity(0(3))(1(7))))))
			(line__74(_architecture 56 0 74(_assignment (_target(23(4)))(_sensitivity(0(4))(1(6))))))
			(line__74__1(_architecture 57 0 74(_assignment (_target(24(4)))(_sensitivity(0(4))(1(7))))))
			(line__75(_architecture 58 0 75(_assignment (_target(23(5)))(_sensitivity(0(5))(1(6))))))
			(line__75__1(_architecture 59 0 75(_assignment (_target(24(5)))(_sensitivity(0(5))(1(7))))))
			(line__76(_architecture 60 0 76(_assignment (_target(23(6)))(_sensitivity(0(6))(1(6))))))
			(line__76__1(_architecture 61 0 76(_assignment (_target(24(6)))(_sensitivity(0(6))(1(7))))))
			(line__77(_architecture 62 0 77(_assignment (_target(23(7)))(_sensitivity(0(7))(1(6))))))
			(line__77__1(_architecture 63 0 77(_assignment (_target(24(7)))(_sensitivity(0(7))(1(7))))))
			(line__146(_architecture 64 0 146(_assignment (_alias((P(0))(XY0(0))))(_target(2(0)))(_sensitivity(17(0))))))
			(line__147(_architecture 65 0 147(_assignment (_alias((P(1))(S1(0))))(_target(2(1)))(_sensitivity(10(0))))))
			(line__148(_architecture 66 0 148(_assignment (_alias((P(2))(S2(0))))(_target(2(2)))(_sensitivity(11(0))))))
			(line__149(_architecture 67 0 149(_assignment (_alias((P(3))(S3(0))))(_target(2(3)))(_sensitivity(12(0))))))
			(line__150(_architecture 68 0 150(_assignment (_alias((P(4))(S4(0))))(_target(2(4)))(_sensitivity(13(0))))))
			(line__151(_architecture 69 0 151(_assignment (_alias((P(5))(S5(0))))(_target(2(5)))(_sensitivity(14(0))))))
			(line__152(_architecture 70 0 152(_assignment (_alias((P(6))(S6(0))))(_target(2(6)))(_sensitivity(15(0))))))
			(line__153(_architecture 71 0 153(_assignment (_alias((P(7))(S7(0))))(_target(2(7)))(_sensitivity(16(0))))))
			(line__154(_architecture 72 0 154(_assignment (_alias((P(8))(S7(1))))(_target(2(8)))(_sensitivity(16(1))))))
			(line__155(_architecture 73 0 155(_assignment (_alias((P(9))(S7(2))))(_target(2(9)))(_sensitivity(16(2))))))
			(line__156(_architecture 74 0 156(_assignment (_alias((P(10))(S7(3))))(_target(2(10)))(_sensitivity(16(3))))))
			(line__157(_architecture 75 0 157(_assignment (_alias((P(11))(S7(4))))(_target(2(11)))(_sensitivity(16(4))))))
			(line__158(_architecture 76 0 158(_assignment (_alias((P(12))(S7(5))))(_target(2(12)))(_sensitivity(16(5))))))
			(line__159(_architecture 77 0 159(_assignment (_alias((P(13))(S7(6))))(_target(2(13)))(_sensitivity(16(6))))))
			(line__160(_architecture 78 0 160(_assignment (_alias((P(14))(S7(7))))(_target(2(14)))(_sensitivity(16(7))))))
			(line__161(_architecture 79 0 161(_assignment (_alias((P(15))(C7(7))))(_target(2(15)))(_sensitivity(9(7))))))
		)
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Array_Mul 80 -1)
)
I 000050 55 22220         1621626639272 Array_Mul
(_unit VHDL (array_mul 0 4(array_mul 0 12))
	(_version vc1)
	(_time 1621626639273 2021.05.21 21:50:39)
	(_source (\./../src/Array_Mul.vhd\))
	(_code f6a4f0a7f2a0a0e0a6f5efaff1f0a2f1f3f0a5f0f7)
	(_entity
		(_time 1621625116729)
	)
	(_component
		(FullAdder
			(_object
				(_port (_int X ~extstd.standard.BIT 0 29(_entity (_in))))
				(_port (_int Y ~extstd.standard.BIT 0 30(_entity (_in))))
				(_port (_int Cin ~extstd.standard.BIT 0 31(_entity (_in))))
				(_port (_int Cout ~extstd.standard.BIT 0 32(_entity (_out))))
				(_port (_int Sum ~extstd.standard.BIT 0 33(_entity (_out))))
			)
		)
		(HalfAdder
			(_object
				(_port (_int X ~extstd.standard.BIT 0 20(_entity (_in))))
				(_port (_int Y ~extstd.standard.BIT 0 21(_entity (_in))))
				(_port (_int Cout ~extstd.standard.BIT 0 22(_entity (_out))))
				(_port (_int Sum ~extstd.standard.BIT 0 23(_entity (_out))))
			)
		)
	)
	(_instantiation FA1 0 78(_component FullAdder)
		(_port
			((X)(XY0(2)))
			((Y)(XY1(1)))
			((Cin)(C1(0)))
			((Cout)(C1(1)))
			((Sum)(S1(1)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA2 0 79(_component FullAdder)
		(_port
			((X)(XY0(3)))
			((Y)(XY1(2)))
			((Cin)(C1(1)))
			((Cout)(C1(2)))
			((Sum)(S1(2)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA3 0 80(_component FullAdder)
		(_port
			((X)(XY0(4)))
			((Y)(XY1(3)))
			((Cin)(C1(2)))
			((Cout)(C1(3)))
			((Sum)(S1(3)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA4 0 81(_component FullAdder)
		(_port
			((X)(XY0(5)))
			((Y)(XY1(4)))
			((Cin)(C1(3)))
			((Cout)(C1(4)))
			((Sum)(S1(4)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA5 0 82(_component FullAdder)
		(_port
			((X)(XY0(6)))
			((Y)(XY1(5)))
			((Cin)(C1(4)))
			((Cout)(C1(5)))
			((Sum)(S1(5)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA6 0 83(_component FullAdder)
		(_port
			((X)(XY0(7)))
			((Y)(XY1(6)))
			((Cin)(C1(5)))
			((Cout)(C1(6)))
			((Sum)(S1(6)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA7 0 85(_component FullAdder)
		(_port
			((X)(S1(2)))
			((Y)(XY2(1)))
			((Cin)(C2(0)))
			((Cout)(C2(1)))
			((Sum)(S2(1)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA8 0 86(_component FullAdder)
		(_port
			((X)(S1(3)))
			((Y)(XY2(2)))
			((Cin)(C2(1)))
			((Cout)(C2(2)))
			((Sum)(S2(2)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA9 0 87(_component FullAdder)
		(_port
			((X)(S1(4)))
			((Y)(XY2(3)))
			((Cin)(C2(2)))
			((Cout)(C2(3)))
			((Sum)(S2(3)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA10 0 88(_component FullAdder)
		(_port
			((X)(S1(5)))
			((Y)(XY2(4)))
			((Cin)(C2(3)))
			((Cout)(C2(4)))
			((Sum)(S2(4)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA11 0 89(_component FullAdder)
		(_port
			((X)(S1(6)))
			((Y)(XY2(5)))
			((Cin)(C2(4)))
			((Cout)(C2(5)))
			((Sum)(S2(5)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA12 0 90(_component FullAdder)
		(_port
			((X)(S1(7)))
			((Y)(XY2(6)))
			((Cin)(C2(5)))
			((Cout)(C2(6)))
			((Sum)(S2(6)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA13 0 91(_component FullAdder)
		(_port
			((X)(C1(7)))
			((Y)(XY2(7)))
			((Cin)(C2(6)))
			((Cout)(C2(7)))
			((Sum)(S2(7)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA14 0 93(_component FullAdder)
		(_port
			((X)(S2(2)))
			((Y)(XY3(1)))
			((Cin)(C3(0)))
			((Cout)(C3(1)))
			((Sum)(S3(1)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA15 0 94(_component FullAdder)
		(_port
			((X)(S2(3)))
			((Y)(XY3(2)))
			((Cin)(C3(1)))
			((Cout)(C3(2)))
			((Sum)(S3(2)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA16 0 95(_component FullAdder)
		(_port
			((X)(S2(4)))
			((Y)(XY3(3)))
			((Cin)(C3(2)))
			((Cout)(C3(3)))
			((Sum)(S3(3)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA17 0 96(_component FullAdder)
		(_port
			((X)(S2(5)))
			((Y)(XY3(4)))
			((Cin)(C3(3)))
			((Cout)(C3(4)))
			((Sum)(S3(4)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA18 0 97(_component FullAdder)
		(_port
			((X)(S2(6)))
			((Y)(XY3(5)))
			((Cin)(C3(4)))
			((Cout)(C3(5)))
			((Sum)(S3(5)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA19 0 98(_component FullAdder)
		(_port
			((X)(S2(7)))
			((Y)(XY3(6)))
			((Cin)(C3(5)))
			((Cout)(C3(6)))
			((Sum)(S3(6)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA20 0 99(_component FullAdder)
		(_port
			((X)(c2(7)))
			((Y)(XY3(7)))
			((Cin)(C3(6)))
			((Cout)(C3(7)))
			((Sum)(S3(7)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA21 0 101(_component FullAdder)
		(_port
			((X)(S3(2)))
			((Y)(XY4(1)))
			((Cin)(C4(0)))
			((Cout)(C4(1)))
			((Sum)(S4(1)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA22 0 102(_component FullAdder)
		(_port
			((X)(S3(3)))
			((Y)(XY4(2)))
			((Cin)(C4(1)))
			((Cout)(C4(2)))
			((Sum)(S4(2)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA23 0 103(_component FullAdder)
		(_port
			((X)(S3(4)))
			((Y)(XY4(3)))
			((Cin)(C4(2)))
			((Cout)(C4(3)))
			((Sum)(S4(3)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA24 0 104(_component FullAdder)
		(_port
			((X)(S3(5)))
			((Y)(XY4(4)))
			((Cin)(C4(3)))
			((Cout)(C4(4)))
			((Sum)(S4(4)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA25 0 105(_component FullAdder)
		(_port
			((X)(S3(6)))
			((Y)(XY4(5)))
			((Cin)(C4(4)))
			((Cout)(C4(5)))
			((Sum)(S4(5)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA26 0 106(_component FullAdder)
		(_port
			((X)(S3(7)))
			((Y)(XY4(6)))
			((Cin)(C4(5)))
			((Cout)(C4(6)))
			((Sum)(S4(6)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA27 0 107(_component FullAdder)
		(_port
			((X)(C3(7)))
			((Y)(XY4(7)))
			((Cin)(C4(6)))
			((Cout)(C4(7)))
			((Sum)(S4(7)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA28 0 109(_component FullAdder)
		(_port
			((X)(S4(2)))
			((Y)(XY5(1)))
			((Cin)(C5(0)))
			((Cout)(C5(1)))
			((Sum)(S5(1)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA29 0 110(_component FullAdder)
		(_port
			((X)(S4(3)))
			((Y)(XY5(2)))
			((Cin)(C5(1)))
			((Cout)(C5(2)))
			((Sum)(S5(2)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA30 0 111(_component FullAdder)
		(_port
			((X)(S4(4)))
			((Y)(XY5(3)))
			((Cin)(C5(2)))
			((Cout)(C5(3)))
			((Sum)(S5(3)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA31 0 112(_component FullAdder)
		(_port
			((X)(S4(5)))
			((Y)(XY5(4)))
			((Cin)(C5(3)))
			((Cout)(C5(4)))
			((Sum)(S5(4)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA32 0 113(_component FullAdder)
		(_port
			((X)(S4(6)))
			((Y)(XY5(5)))
			((Cin)(C5(4)))
			((Cout)(C5(5)))
			((Sum)(S5(5)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA33 0 114(_component FullAdder)
		(_port
			((X)(S4(7)))
			((Y)(XY5(6)))
			((Cin)(C5(5)))
			((Cout)(C5(6)))
			((Sum)(S5(6)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA34 0 115(_component FullAdder)
		(_port
			((X)(C4(7)))
			((Y)(XY5(7)))
			((Cin)(C5(6)))
			((Cout)(C5(7)))
			((Sum)(S5(7)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA35 0 117(_component FullAdder)
		(_port
			((X)(S5(2)))
			((Y)(XY6(1)))
			((Cin)(C6(0)))
			((Cout)(C6(1)))
			((Sum)(S6(1)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA36 0 118(_component FullAdder)
		(_port
			((X)(S5(3)))
			((Y)(XY6(2)))
			((Cin)(C6(1)))
			((Cout)(C6(2)))
			((Sum)(S6(2)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA37 0 119(_component FullAdder)
		(_port
			((X)(S5(4)))
			((Y)(XY6(3)))
			((Cin)(C6(2)))
			((Cout)(C6(3)))
			((Sum)(S6(3)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA38 0 120(_component FullAdder)
		(_port
			((X)(S5(5)))
			((Y)(XY6(4)))
			((Cin)(C6(3)))
			((Cout)(C6(4)))
			((Sum)(S6(4)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA39 0 121(_component FullAdder)
		(_port
			((X)(S5(6)))
			((Y)(XY6(5)))
			((Cin)(C6(4)))
			((Cout)(C6(5)))
			((Sum)(S6(5)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA40 0 122(_component FullAdder)
		(_port
			((X)(S5(7)))
			((Y)(XY6(6)))
			((Cin)(C6(5)))
			((Cout)(C6(6)))
			((Sum)(S6(6)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA41 0 123(_component FullAdder)
		(_port
			((X)(C5(7)))
			((Y)(XY6(7)))
			((Cin)(C6(6)))
			((Cout)(C6(7)))
			((Sum)(S6(7)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA42 0 125(_component FullAdder)
		(_port
			((X)(S6(2)))
			((Y)(XY7(1)))
			((Cin)(C7(0)))
			((Cout)(C7(1)))
			((Sum)(S7(1)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA43 0 126(_component FullAdder)
		(_port
			((X)(S6(3)))
			((Y)(XY7(2)))
			((Cin)(C7(1)))
			((Cout)(C7(2)))
			((Sum)(S7(2)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA44 0 127(_component FullAdder)
		(_port
			((X)(S6(4)))
			((Y)(XY7(3)))
			((Cin)(C7(2)))
			((Cout)(C7(3)))
			((Sum)(S7(3)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA45 0 128(_component FullAdder)
		(_port
			((X)(S6(5)))
			((Y)(XY7(4)))
			((Cin)(C7(3)))
			((Cout)(C7(4)))
			((Sum)(S7(4)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA46 0 129(_component FullAdder)
		(_port
			((X)(S6(6)))
			((Y)(XY7(5)))
			((Cin)(C7(4)))
			((Cout)(C7(5)))
			((Sum)(S7(5)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA47 0 130(_component FullAdder)
		(_port
			((X)(S6(7)))
			((Y)(XY7(6)))
			((Cin)(C7(5)))
			((Cout)(C7(6)))
			((Sum)(S7(6)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA48 0 131(_component FullAdder)
		(_port
			((X)(C6(7)))
			((Y)(XY7(7)))
			((Cin)(C7(6)))
			((Cout)(C7(7)))
			((Sum)(S7(7)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation HA1 0 134(_component HalfAdder)
		(_port
			((X)(XY0(2)))
			((Y)(XY1(1)))
			((Cout)(C1(0)))
			((Sum)(S1(0)))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_instantiation HA2 0 135(_component HalfAdder)
		(_port
			((X)(XY1(7)))
			((Y)(C1(6)))
			((Cout)(C1(7)))
			((Sum)(S1(7)))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_instantiation HA3 0 136(_component HalfAdder)
		(_port
			((X)(S1(1)))
			((Y)(XY2(0)))
			((Cout)(C2(0)))
			((Sum)(S2(0)))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_instantiation HA4 0 137(_component HalfAdder)
		(_port
			((X)(S2(1)))
			((Y)(XY3(0)))
			((Cout)(C3(0)))
			((Sum)(S3(0)))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_instantiation HA5 0 138(_component HalfAdder)
		(_port
			((X)(S3(1)))
			((Y)(XY4(0)))
			((Cout)(C4(0)))
			((Sum)(S4(0)))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_instantiation HA6 0 139(_component HalfAdder)
		(_port
			((X)(S4(1)))
			((Y)(XY5(0)))
			((Cout)(C5(0)))
			((Sum)(S5(0)))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_instantiation HA7 0 140(_component HalfAdder)
		(_port
			((X)(S5(1)))
			((Y)(XY6(0)))
			((Cout)(C6(0)))
			((Sum)(S6(0)))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_instantiation HA8 0 141(_component HalfAdder)
		(_port
			((X)(S6(1)))
			((Y)(XY7(0)))
			((Cout)(C7(0)))
			((Sum)(S7(0)))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_object
		(_type (_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array ~extstd.standard.BIT ((_dto i 7 i 0)))))
		(_port (_int X ~BIT_VECTOR{7~downto~0}~12 0 6(_entity(_in))))
		(_type (_int ~BIT_VECTOR{7~downto~0}~122 0 7(_array ~extstd.standard.BIT ((_dto i 7 i 0)))))
		(_port (_int Y ~BIT_VECTOR{7~downto~0}~122 0 7(_entity(_in))))
		(_type (_int ~BIT_VECTOR{15~downto~0}~12 0 8(_array ~extstd.standard.BIT ((_dto i 15 i 0)))))
		(_port (_int P ~BIT_VECTOR{15~downto~0}~12 0 8(_entity(_out))))
		(_type (_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array ~extstd.standard.BIT ((_dto i 7 i 0)))))
		(_signal (_int C1 ~BIT_VECTOR{7~downto~0}~13 0 14(_architecture(_uni))))
		(_signal (_int C2 ~BIT_VECTOR{7~downto~0}~13 0 14(_architecture(_uni))))
		(_signal (_int C3 ~BIT_VECTOR{7~downto~0}~13 0 14(_architecture(_uni))))
		(_signal (_int C4 ~BIT_VECTOR{7~downto~0}~13 0 14(_architecture(_uni))))
		(_signal (_int C5 ~BIT_VECTOR{7~downto~0}~13 0 14(_architecture(_uni))))
		(_signal (_int C6 ~BIT_VECTOR{7~downto~0}~13 0 14(_architecture(_uni))))
		(_signal (_int C7 ~BIT_VECTOR{7~downto~0}~13 0 14(_architecture(_uni))))
		(_signal (_int S1 ~BIT_VECTOR{7~downto~0}~13 0 15(_architecture(_uni))))
		(_signal (_int S2 ~BIT_VECTOR{7~downto~0}~13 0 15(_architecture(_uni))))
		(_signal (_int S3 ~BIT_VECTOR{7~downto~0}~13 0 15(_architecture(_uni))))
		(_signal (_int S4 ~BIT_VECTOR{7~downto~0}~13 0 15(_architecture(_uni))))
		(_signal (_int S5 ~BIT_VECTOR{7~downto~0}~13 0 15(_architecture(_uni))))
		(_signal (_int S6 ~BIT_VECTOR{7~downto~0}~13 0 15(_architecture(_uni))))
		(_signal (_int S7 ~BIT_VECTOR{7~downto~0}~13 0 15(_architecture(_uni))))
		(_signal (_int XY0 ~BIT_VECTOR{7~downto~0}~13 0 16(_architecture(_uni))))
		(_signal (_int XY1 ~BIT_VECTOR{7~downto~0}~13 0 16(_architecture(_uni))))
		(_signal (_int XY2 ~BIT_VECTOR{7~downto~0}~13 0 16(_architecture(_uni))))
		(_signal (_int XY3 ~BIT_VECTOR{7~downto~0}~13 0 16(_architecture(_uni))))
		(_signal (_int XY4 ~BIT_VECTOR{7~downto~0}~13 0 16(_architecture(_uni))))
		(_signal (_int XY5 ~BIT_VECTOR{7~downto~0}~13 0 16(_architecture(_uni))))
		(_signal (_int XY6 ~BIT_VECTOR{7~downto~0}~13 0 16(_architecture(_uni))))
		(_signal (_int XY7 ~BIT_VECTOR{7~downto~0}~13 0 16(_architecture(_uni))))
		(_process
			(line__39(_architecture 0 0 39(_assignment (_target(17(0)))(_sensitivity(0(0))(1(0))))))
			(line__39__1(_architecture 1 0 39(_assignment (_target(18(0)))(_sensitivity(0(0))(1(1))))))
			(line__40(_architecture 2 0 40(_assignment (_target(17(1)))(_sensitivity(0(1))(1(0))))))
			(line__40__1(_architecture 3 0 40(_assignment (_target(18(1)))(_sensitivity(0(1))(1(1))))))
			(line__41(_architecture 4 0 41(_assignment (_target(17(2)))(_sensitivity(0(2))(1(0))))))
			(line__41__1(_architecture 5 0 41(_assignment (_target(18(2)))(_sensitivity(0(2))(1(1))))))
			(line__42(_architecture 6 0 42(_assignment (_target(17(3)))(_sensitivity(0(3))(1(0))))))
			(line__42__1(_architecture 7 0 42(_assignment (_target(18(3)))(_sensitivity(0(3))(1(1))))))
			(line__43(_architecture 8 0 43(_assignment (_target(17(4)))(_sensitivity(0(4))(1(0))))))
			(line__43__1(_architecture 9 0 43(_assignment (_target(18(4)))(_sensitivity(0(4))(1(1))))))
			(line__44(_architecture 10 0 44(_assignment (_target(17(5)))(_sensitivity(0(5))(1(0))))))
			(line__44__1(_architecture 11 0 44(_assignment (_target(18(5)))(_sensitivity(0(5))(1(1))))))
			(line__45(_architecture 12 0 45(_assignment (_target(17(6)))(_sensitivity(0(6))(1(0))))))
			(line__45__1(_architecture 13 0 45(_assignment (_target(18(6)))(_sensitivity(0(6))(1(1))))))
			(line__46(_architecture 14 0 46(_assignment (_target(17(7)))(_sensitivity(0(7))(1(0))))))
			(line__46__1(_architecture 15 0 46(_assignment (_target(18(7)))(_sensitivity(0(7))(1(1))))))
			(line__48(_architecture 16 0 48(_assignment (_target(19(0)))(_sensitivity(0(0))(1(2))))))
			(line__48__1(_architecture 17 0 48(_assignment (_target(20(0)))(_sensitivity(0(0))(1(3))))))
			(line__49(_architecture 18 0 49(_assignment (_target(19(1)))(_sensitivity(0(1))(1(2))))))
			(line__49__1(_architecture 19 0 49(_assignment (_target(20(1)))(_sensitivity(0(1))(1(3))))))
			(line__50(_architecture 20 0 50(_assignment (_target(19(2)))(_sensitivity(0(2))(1(2))))))
			(line__50__1(_architecture 21 0 50(_assignment (_target(20(2)))(_sensitivity(0(2))(1(3))))))
			(line__51(_architecture 22 0 51(_assignment (_target(19(3)))(_sensitivity(0(3))(1(2))))))
			(line__51__1(_architecture 23 0 51(_assignment (_target(20(3)))(_sensitivity(0(3))(1(3))))))
			(line__52(_architecture 24 0 52(_assignment (_target(19(4)))(_sensitivity(0(4))(1(2))))))
			(line__52__1(_architecture 25 0 52(_assignment (_target(20(4)))(_sensitivity(0(4))(1(3))))))
			(line__53(_architecture 26 0 53(_assignment (_target(19(5)))(_sensitivity(0(5))(1(2))))))
			(line__53__1(_architecture 27 0 53(_assignment (_target(20(5)))(_sensitivity(0(5))(1(3))))))
			(line__54(_architecture 28 0 54(_assignment (_target(19(6)))(_sensitivity(0(6))(1(2))))))
			(line__54__1(_architecture 29 0 54(_assignment (_target(20(6)))(_sensitivity(0(6))(1(3))))))
			(line__55(_architecture 30 0 55(_assignment (_target(19(7)))(_sensitivity(0(7))(1(2))))))
			(line__55__1(_architecture 31 0 55(_assignment (_target(20(7)))(_sensitivity(0(7))(1(3))))))
			(line__59(_architecture 32 0 59(_assignment (_target(21(0)))(_sensitivity(0(0))(1(4))))))
			(line__59__1(_architecture 33 0 59(_assignment (_target(22(0)))(_sensitivity(0(0))(1(5))))))
			(line__60(_architecture 34 0 60(_assignment (_target(21(1)))(_sensitivity(0(1))(1(4))))))
			(line__60__1(_architecture 35 0 60(_assignment (_target(22(1)))(_sensitivity(0(1))(1(5))))))
			(line__61(_architecture 36 0 61(_assignment (_target(21(2)))(_sensitivity(0(2))(1(4))))))
			(line__61__1(_architecture 37 0 61(_assignment (_target(22(2)))(_sensitivity(0(2))(1(5))))))
			(line__62(_architecture 38 0 62(_assignment (_target(21(3)))(_sensitivity(0(3))(1(4))))))
			(line__62__1(_architecture 39 0 62(_assignment (_target(22(3)))(_sensitivity(0(3))(1(5))))))
			(line__63(_architecture 40 0 63(_assignment (_target(21(4)))(_sensitivity(0(4))(1(4))))))
			(line__63__1(_architecture 41 0 63(_assignment (_target(22(4)))(_sensitivity(0(4))(1(5))))))
			(line__64(_architecture 42 0 64(_assignment (_target(21(5)))(_sensitivity(0(5))(1(4))))))
			(line__64__1(_architecture 43 0 64(_assignment (_target(22(5)))(_sensitivity(0(5))(1(5))))))
			(line__65(_architecture 44 0 65(_assignment (_target(21(6)))(_sensitivity(0(6))(1(4))))))
			(line__65__1(_architecture 45 0 65(_assignment (_target(22(6)))(_sensitivity(0(6))(1(5))))))
			(line__66(_architecture 46 0 66(_assignment (_target(21(7)))(_sensitivity(0(7))(1(4))))))
			(line__66__1(_architecture 47 0 66(_assignment (_target(22(7)))(_sensitivity(0(7))(1(5))))))
			(line__68(_architecture 48 0 68(_assignment (_target(23(0)))(_sensitivity(0(0))(1(6))))))
			(line__68__1(_architecture 49 0 68(_assignment (_target(24(0)))(_sensitivity(0(0))(1(7))))))
			(line__69(_architecture 50 0 69(_assignment (_target(23(1)))(_sensitivity(0(1))(1(6))))))
			(line__69__1(_architecture 51 0 69(_assignment (_target(24(1)))(_sensitivity(0(1))(1(7))))))
			(line__70(_architecture 52 0 70(_assignment (_target(23(2)))(_sensitivity(0(2))(1(6))))))
			(line__70__1(_architecture 53 0 70(_assignment (_target(24(2)))(_sensitivity(0(2))(1(7))))))
			(line__71(_architecture 54 0 71(_assignment (_target(23(3)))(_sensitivity(0(3))(1(6))))))
			(line__71__1(_architecture 55 0 71(_assignment (_target(24(3)))(_sensitivity(0(3))(1(7))))))
			(line__72(_architecture 56 0 72(_assignment (_target(23(4)))(_sensitivity(0(4))(1(6))))))
			(line__72__1(_architecture 57 0 72(_assignment (_target(24(4)))(_sensitivity(0(4))(1(7))))))
			(line__73(_architecture 58 0 73(_assignment (_target(23(5)))(_sensitivity(0(5))(1(6))))))
			(line__73__1(_architecture 59 0 73(_assignment (_target(24(5)))(_sensitivity(0(5))(1(7))))))
			(line__74(_architecture 60 0 74(_assignment (_target(23(6)))(_sensitivity(0(6))(1(6))))))
			(line__74__1(_architecture 61 0 74(_assignment (_target(24(6)))(_sensitivity(0(6))(1(7))))))
			(line__75(_architecture 62 0 75(_assignment (_target(23(7)))(_sensitivity(0(7))(1(6))))))
			(line__75__1(_architecture 63 0 75(_assignment (_target(24(7)))(_sensitivity(0(7))(1(7))))))
			(line__144(_architecture 64 0 144(_assignment (_alias((P(0))(XY0(0))))(_target(2(0)))(_sensitivity(17(0))))))
			(line__145(_architecture 65 0 145(_assignment (_alias((P(1))(S1(0))))(_target(2(1)))(_sensitivity(10(0))))))
			(line__146(_architecture 66 0 146(_assignment (_alias((P(2))(S2(0))))(_target(2(2)))(_sensitivity(11(0))))))
			(line__147(_architecture 67 0 147(_assignment (_alias((P(3))(S3(0))))(_target(2(3)))(_sensitivity(12(0))))))
			(line__148(_architecture 68 0 148(_assignment (_alias((P(4))(S4(0))))(_target(2(4)))(_sensitivity(13(0))))))
			(line__149(_architecture 69 0 149(_assignment (_alias((P(5))(S5(0))))(_target(2(5)))(_sensitivity(14(0))))))
			(line__150(_architecture 70 0 150(_assignment (_alias((P(6))(S6(0))))(_target(2(6)))(_sensitivity(15(0))))))
			(line__151(_architecture 71 0 151(_assignment (_alias((P(7))(S7(0))))(_target(2(7)))(_sensitivity(16(0))))))
			(line__152(_architecture 72 0 152(_assignment (_alias((P(8))(S7(1))))(_target(2(8)))(_sensitivity(16(1))))))
			(line__153(_architecture 73 0 153(_assignment (_alias((P(9))(S7(2))))(_target(2(9)))(_sensitivity(16(2))))))
			(line__154(_architecture 74 0 154(_assignment (_alias((P(10))(S7(3))))(_target(2(10)))(_sensitivity(16(3))))))
			(line__155(_architecture 75 0 155(_assignment (_alias((P(11))(S7(4))))(_target(2(11)))(_sensitivity(16(4))))))
			(line__156(_architecture 76 0 156(_assignment (_alias((P(12))(S7(5))))(_target(2(12)))(_sensitivity(16(5))))))
			(line__157(_architecture 77 0 157(_assignment (_alias((P(13))(S7(6))))(_target(2(13)))(_sensitivity(16(6))))))
			(line__158(_architecture 78 0 158(_assignment (_alias((P(14))(S7(7))))(_target(2(14)))(_sensitivity(16(7))))))
			(line__159(_architecture 79 0 159(_assignment (_alias((P(15))(C7(7))))(_target(2(15)))(_sensitivity(9(7))))))
		)
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Array_Mul 80 -1)
)
I 000055 55 883           1621626639303 FullAdder_arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 13))
	(_version vc1)
	(_time 1621626639304 2021.05.21 21:50:39)
	(_source (\./../src/FullAdder.vhd\))
	(_code 16441810154111004411074c431012101311141010)
	(_entity
		(_time 1621625325533)
	)
	(_object
		(_port (_int X ~extstd.standard.BIT 0 6(_entity(_in))))
		(_port (_int Y ~extstd.standard.BIT 0 7(_entity(_in))))
		(_port (_int Cin ~extstd.standard.BIT 0 8(_entity(_in))))
		(_port (_int Cout ~extstd.standard.BIT 0 9(_entity(_out))))
		(_port (_int Sum ~extstd.standard.BIT 0 10(_entity(_out))))
		(_process
			(line__15(_architecture 0 0 15(_assignment (_target(4))(_sensitivity(0)(1)(2)))))
			(line__16(_architecture 1 0 16(_assignment (_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . FullAdder_arch 2 -1)
)
I 000055 55 815           1621626639319 HalfAdder_arch
(_unit VHDL (halfadder 0 4(halfadder_arch 0 13))
	(_version vc1)
	(_time 1621626639320 2021.05.21 21:50:39)
	(_source (\./../src/HalfAdder.vhd\))
	(_code 25772521217222332223347f70232123202227232d)
	(_entity
		(_time 1621625480816)
	)
	(_object
		(_port (_int X ~extstd.standard.BIT 0 6(_entity(_in))))
		(_port (_int Y ~extstd.standard.BIT 0 7(_entity(_in))))
		(_port (_int Cout ~extstd.standard.BIT 0 8(_entity(_out))))
		(_port (_int Sum ~extstd.standard.BIT 0 9(_entity(_out))))
		(_process
			(line__15(_architecture 0 0 15(_assignment (_target(3))(_sensitivity(0)(1)))))
			(line__16(_architecture 1 0 16(_assignment (_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . HalfAdder_arch 2 -1)
)
I 000056 55 1557          1621652402081 TB_ARCHITECTURE
(_unit VHDL (array_mul_tb 0 6(tb_architecture 0 9))
	(_version vc1)
	(_time 1621652402082 2021.05.22 05:00:02)
	(_source (\./../src/TestBench/array_mul_TB.vhd\))
	(_code f3a3f1a2f2a5a5e5f0f1eaaaf4f5a7f4f6f5a0f6a5)
	(_entity
		(_time 1621652402079)
	)
	(_component
		(Array_Mul
			(_object
				(_port (_int X ~BIT_VECTOR{7~downto~0}~13 0 13(_entity (_in))))
				(_port (_int Y ~BIT_VECTOR{7~downto~0}~132 0 14(_entity (_in))))
				(_port (_int P ~BIT_VECTOR{15~downto~0}~13 0 15(_entity (_out))))
			)
		)
	)
	(_instantiation UUT 0 29(_component Array_Mul)
		(_port
			((X)(X))
			((Y)(Y))
			((P)(P))
		)
		(_use (_entity . Array_Mul)
		)
	)
	(_object
		(_type (_int ~BIT_VECTOR{7~downto~0}~13 0 13(_array ~extstd.standard.BIT ((_dto i 7 i 0)))))
		(_type (_int ~BIT_VECTOR{7~downto~0}~132 0 14(_array ~extstd.standard.BIT ((_dto i 7 i 0)))))
		(_type (_int ~BIT_VECTOR{15~downto~0}~13 0 15(_array ~extstd.standard.BIT ((_dto i 15 i 0)))))
		(_type (_int ~BIT_VECTOR{7~downto~0}~134 0 19(_array ~extstd.standard.BIT ((_dto i 7 i 0)))))
		(_signal (_int X ~BIT_VECTOR{7~downto~0}~134 0 19(_architecture(_uni))))
		(_signal (_int Y ~BIT_VECTOR{7~downto~0}~134 0 20(_architecture(_uni))))
		(_type (_int ~BIT_VECTOR{15~downto~0}~136 0 22(_array ~extstd.standard.BIT ((_dto i 15 i 0)))))
		(_signal (_int P ~BIT_VECTOR{15~downto~0}~136 0 22(_architecture(_uni))))
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (0 BIT_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
)
I 000042 55 390 0 testbench_for_array_mul
(_configuration VHDL (testbench_for_array_mul 0 40 (array_mul_tb))
	(_version vc1)
	(_time 1621652402085 2021.05.22 05:00:02)
	(_source (\./../src/TestBench/array_mul_TB.vhd\))
	(_code f3a2f4a3f5a5a4e4f7f2e1a9a7f5a6f5f0f5fbf6a5)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Array_Mul array_mul
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164)))
)
V 000039 55 374 0 timing_for_array_mul
(_configuration VHDL (timing_for_array_mul 0 1 (array_mul_tb))
	(_version vc1)
	(_time 1621652413070 2021.05.22 05:00:13)
	(_source (\./../src/TestBench/array_mul_TB_tim_cfg.vhd\))
	(_code ebedbab8b0bcebfde2beaeb1bdeebdedededbdece9)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_implicit
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164)))
)
I 000042 55 390 0 testbench_for_array_mul
(_configuration VHDL (testbench_for_array_mul 0 66 (array_mul_tb))
	(_version vc1)
	(_time 1621652460708 2021.05.22 05:01:00)
	(_source (\./../src/TestBench/array_mul_TB.vhd\))
	(_code f4a7f8a4f5a2a3e3f0f5e6aea0f2a1f2f7f2fcf1a2)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Array_Mul array_mul
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1810          1621652498457 TB_ARCHITECTURE
(_unit VHDL (array_mul_tb 0 6(tb_architecture 0 9))
	(_version vc1)
	(_time 1621652498458 2021.05.22 05:01:38)
	(_source (\./../src/TestBench/array_mul_TB.vhd\))
	(_code 6a6a386b393c3c7c683b73336d6c3e6d6f6c396f3c)
	(_entity
		(_time 1621652402078)
	)
	(_component
		(Array_Mul
			(_object
				(_port (_int X ~BIT_VECTOR{7~downto~0}~13 0 13(_entity (_in))))
				(_port (_int Y ~BIT_VECTOR{7~downto~0}~132 0 14(_entity (_in))))
				(_port (_int P ~BIT_VECTOR{15~downto~0}~13 0 15(_entity (_out))))
			)
		)
	)
	(_instantiation UUT 0 29(_component Array_Mul)
		(_port
			((X)(X))
			((Y)(Y))
			((P)(P))
		)
		(_use (_entity . Array_Mul)
		)
	)
	(_object
		(_type (_int ~BIT_VECTOR{7~downto~0}~13 0 13(_array ~extstd.standard.BIT ((_dto i 7 i 0)))))
		(_type (_int ~BIT_VECTOR{7~downto~0}~132 0 14(_array ~extstd.standard.BIT ((_dto i 7 i 0)))))
		(_type (_int ~BIT_VECTOR{15~downto~0}~13 0 15(_array ~extstd.standard.BIT ((_dto i 15 i 0)))))
		(_type (_int ~BIT_VECTOR{7~downto~0}~134 0 19(_array ~extstd.standard.BIT ((_dto i 7 i 0)))))
		(_signal (_int X ~BIT_VECTOR{7~downto~0}~134 0 19(_architecture(_uni))))
		(_signal (_int Y ~BIT_VECTOR{7~downto~0}~134 0 20(_architecture(_uni))))
		(_type (_int ~BIT_VECTOR{15~downto~0}~136 0 22(_array ~extstd.standard.BIT ((_dto i 15 i 0)))))
		(_signal (_int P ~BIT_VECTOR{15~downto~0}~136 0 22(_architecture(_uni))))
		(_process
			(stim_proc(_architecture 0 0 38(_process (_wait_for)(_target(0)(1)))))
		)
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (0 BIT_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_static
		(16843009 0)
		(16843009 16843009)
		(65537 65537)
		(16843008 16843008)
		(1 1)
		(16777217 16777217)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000042 55 390 0 testbench_for_array_mul
(_configuration VHDL (testbench_for_array_mul 0 66 (array_mul_tb))
	(_version vc1)
	(_time 1621652498463 2021.05.22 05:01:38)
	(_source (\./../src/TestBench/array_mul_TB.vhd\))
	(_code 7a7b2d7b2e2c2d6d7e7b68202e7c2f7c797c727f2c)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Array_Mul array_mul
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1810          1621652534682 TB_ARCHITECTURE
(_unit VHDL (array_mul_tb 0 6(tb_architecture 0 9))
	(_version vc1)
	(_time 1621652534683 2021.05.22 05:02:14)
	(_source (\./../src/TestBench/array_mul_TB.vhd\))
	(_code f4a4fca5f2a2a2e2f6a5edadf3f2a0f3f1f2a7f1a2)
	(_entity
		(_time 1621652402078)
	)
	(_component
		(Array_Mul
			(_object
				(_port (_int X ~BIT_VECTOR{7~downto~0}~13 0 13(_entity (_in))))
				(_port (_int Y ~BIT_VECTOR{7~downto~0}~132 0 14(_entity (_in))))
				(_port (_int P ~BIT_VECTOR{15~downto~0}~13 0 15(_entity (_out))))
			)
		)
	)
	(_instantiation UUT 0 29(_component Array_Mul)
		(_port
			((X)(X))
			((Y)(Y))
			((P)(P))
		)
		(_use (_entity . Array_Mul)
		)
	)
	(_object
		(_type (_int ~BIT_VECTOR{7~downto~0}~13 0 13(_array ~extstd.standard.BIT ((_dto i 7 i 0)))))
		(_type (_int ~BIT_VECTOR{7~downto~0}~132 0 14(_array ~extstd.standard.BIT ((_dto i 7 i 0)))))
		(_type (_int ~BIT_VECTOR{15~downto~0}~13 0 15(_array ~extstd.standard.BIT ((_dto i 15 i 0)))))
		(_type (_int ~BIT_VECTOR{7~downto~0}~134 0 19(_array ~extstd.standard.BIT ((_dto i 7 i 0)))))
		(_signal (_int X ~BIT_VECTOR{7~downto~0}~134 0 19(_architecture(_uni))))
		(_signal (_int Y ~BIT_VECTOR{7~downto~0}~134 0 20(_architecture(_uni))))
		(_type (_int ~BIT_VECTOR{15~downto~0}~136 0 22(_array ~extstd.standard.BIT ((_dto i 15 i 0)))))
		(_signal (_int P ~BIT_VECTOR{15~downto~0}~136 0 22(_architecture(_uni))))
		(_process
			(stim_proc(_architecture 0 0 38(_process (_wait_for)(_target(0)(1)))))
		)
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (0 BIT_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_static
		(16843009 0)
		(16843009 16843009)
		(65537 65537)
		(16843008 16843008)
		(1 1)
		(16777217 16777217)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000056 55 1810          1621652542477 TB_ARCHITECTURE
(_unit VHDL (array_mul_tb 0 6(tb_architecture 0 9))
	(_version vc1)
	(_time 1621652542478 2021.05.22 05:02:22)
	(_source (\./../src/TestBench/array_mul_TB.vhd\))
	(_code 696e6068623f3f7f6b3870306e6f3d6e6c6f3a6c3f)
	(_entity
		(_time 1621652402078)
	)
	(_component
		(Array_Mul
			(_object
				(_port (_int X ~BIT_VECTOR{7~downto~0}~13 0 13(_entity (_in))))
				(_port (_int Y ~BIT_VECTOR{7~downto~0}~132 0 14(_entity (_in))))
				(_port (_int P ~BIT_VECTOR{15~downto~0}~13 0 15(_entity (_out))))
			)
		)
	)
	(_instantiation UUT 0 29(_component Array_Mul)
		(_port
			((X)(X))
			((Y)(Y))
			((P)(P))
		)
		(_use (_entity . Array_Mul)
		)
	)
	(_object
		(_type (_int ~BIT_VECTOR{7~downto~0}~13 0 13(_array ~extstd.standard.BIT ((_dto i 7 i 0)))))
		(_type (_int ~BIT_VECTOR{7~downto~0}~132 0 14(_array ~extstd.standard.BIT ((_dto i 7 i 0)))))
		(_type (_int ~BIT_VECTOR{15~downto~0}~13 0 15(_array ~extstd.standard.BIT ((_dto i 15 i 0)))))
		(_type (_int ~BIT_VECTOR{7~downto~0}~134 0 19(_array ~extstd.standard.BIT ((_dto i 7 i 0)))))
		(_signal (_int X ~BIT_VECTOR{7~downto~0}~134 0 19(_architecture(_uni))))
		(_signal (_int Y ~BIT_VECTOR{7~downto~0}~134 0 20(_architecture(_uni))))
		(_type (_int ~BIT_VECTOR{15~downto~0}~136 0 22(_array ~extstd.standard.BIT ((_dto i 15 i 0)))))
		(_signal (_int P ~BIT_VECTOR{15~downto~0}~136 0 22(_architecture(_uni))))
		(_process
			(stim_proc(_architecture 0 0 38(_process (_wait_for)(_target(0)(1)))))
		)
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (0 BIT_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_static
		(16843009 0)
		(16843009 16843009)
		(65537 65537)
		(16843008 16843008)
		(1 1)
		(16777217 16777217)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000042 55 390 0 testbench_for_array_mul
(_configuration VHDL (testbench_for_array_mul 0 66 (array_mul_tb))
	(_version vc1)
	(_time 1621652542483 2021.05.22 05:02:22)
	(_source (\./../src/TestBench/array_mul_TB.vhd\))
	(_code 696f6569653f3e7e6d687b333d6f3c6f6a6f616c3f)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Array_Mul array_mul
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1810          1621652594093 TB_ARCHITECTURE
(_unit VHDL (array_mul_tb 0 6(tb_architecture 0 9))
	(_version vc1)
	(_time 1621652594094 2021.05.22 05:03:14)
	(_source (\./../src/TestBench/array_mul_TB.vhd\))
	(_code 035000040255551501521a5a040557040605500655)
	(_entity
		(_time 1621652402078)
	)
	(_component
		(Array_Mul
			(_object
				(_port (_int X ~BIT_VECTOR{7~downto~0}~13 0 13(_entity (_in))))
				(_port (_int Y ~BIT_VECTOR{7~downto~0}~132 0 14(_entity (_in))))
				(_port (_int P ~BIT_VECTOR{15~downto~0}~13 0 15(_entity (_out))))
			)
		)
	)
	(_instantiation UUT 0 29(_component Array_Mul)
		(_port
			((X)(X))
			((Y)(Y))
			((P)(P))
		)
		(_use (_entity . Array_Mul)
		)
	)
	(_object
		(_type (_int ~BIT_VECTOR{7~downto~0}~13 0 13(_array ~extstd.standard.BIT ((_dto i 7 i 0)))))
		(_type (_int ~BIT_VECTOR{7~downto~0}~132 0 14(_array ~extstd.standard.BIT ((_dto i 7 i 0)))))
		(_type (_int ~BIT_VECTOR{15~downto~0}~13 0 15(_array ~extstd.standard.BIT ((_dto i 15 i 0)))))
		(_type (_int ~BIT_VECTOR{7~downto~0}~134 0 19(_array ~extstd.standard.BIT ((_dto i 7 i 0)))))
		(_signal (_int X ~BIT_VECTOR{7~downto~0}~134 0 19(_architecture(_uni))))
		(_signal (_int Y ~BIT_VECTOR{7~downto~0}~134 0 20(_architecture(_uni))))
		(_type (_int ~BIT_VECTOR{15~downto~0}~136 0 22(_array ~extstd.standard.BIT ((_dto i 15 i 0)))))
		(_signal (_int P ~BIT_VECTOR{15~downto~0}~136 0 22(_architecture(_uni))))
		(_process
			(stim_proc(_architecture 0 0 38(_process (_wait_for)(_target(0)(1)))))
		)
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (0 BIT_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_static
		(16843009 0)
		(16843009 16843009)
		(65537 65537)
		(16843008 16843008)
		(1 1)
		(16777217 16777217)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000055 55 883           1621652758709 FullAdder_arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 13))
	(_version vc1)
	(_time 1621652758710 2021.05.22 05:05:58)
	(_source (\./../src/FullAdder.vhd\))
	(_code 04040703055303125603155e510200020103060202)
	(_entity
		(_time 1621625325533)
	)
	(_object
		(_port (_int X ~extstd.standard.BIT 0 6(_entity(_in))))
		(_port (_int Y ~extstd.standard.BIT 0 7(_entity(_in))))
		(_port (_int Cin ~extstd.standard.BIT 0 8(_entity(_in))))
		(_port (_int Cout ~extstd.standard.BIT 0 9(_entity(_out))))
		(_port (_int Sum ~extstd.standard.BIT 0 10(_entity(_out))))
		(_process
			(line__15(_architecture 0 0 15(_assignment (_target(4))(_sensitivity(0)(1)(2)))))
			(line__16(_architecture 1 0 16(_assignment (_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . FullAdder_arch 2 -1)
)
I 000056 55 1415          1621652893493 TB_ARCHITECTURE
(_unit VHDL (fulladder_tb 0 6(tb_architecture 0 9))
	(_version vc1)
	(_time 1621652893494 2021.05.22 05:08:13)
	(_source (\./../src/TestBench/fulladder_TB.vhd\))
	(_code 9190949f95c69687c6c180cbc497959794969394c7)
	(_entity
		(_time 1621652893491)
	)
	(_component
		(FullAdder
			(_object
				(_port (_int X ~extstd.standard.BIT 0 13(_entity (_in))))
				(_port (_int Y ~extstd.standard.BIT 0 14(_entity (_in))))
				(_port (_int Cin ~extstd.standard.BIT 0 15(_entity (_in))))
				(_port (_int Cout ~extstd.standard.BIT 0 16(_entity (_out))))
				(_port (_int Sum ~extstd.standard.BIT 0 17(_entity (_out))))
			)
		)
	)
	(_instantiation UUT 0 33(_component FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_object
		(_signal (_int X ~extstd.standard.BIT 0 21(_architecture(_uni))))
		(_signal (_int Y ~extstd.standard.BIT 0 22(_architecture(_uni))))
		(_signal (_int Cin ~extstd.standard.BIT 0 23(_architecture(_uni))))
		(_signal (_int Cout ~extstd.standard.BIT 0 25(_architecture(_uni))))
		(_signal (_int Sum ~extstd.standard.BIT 0 26(_architecture(_uni))))
		(_process
			(line__44(_architecture 0 0 44(_process (_wait_for)(_target(0)(1)(2)))))
		)
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 22220         1621899252340 Array_Mul
(_unit VHDL (array_mul 0 4(array_mul 0 12))
	(_version vc1)
	(_time 1621899252341 2021.05.25 01:34:12)
	(_source (\./../src/Array_Mul.vhd\))
	(_code 656460646233337335667c3c626331626063366364)
	(_entity
		(_time 1621625116729)
	)
	(_component
		(FullAdder
			(_object
				(_port (_int X ~extstd.standard.BIT 0 29(_entity (_in))))
				(_port (_int Y ~extstd.standard.BIT 0 30(_entity (_in))))
				(_port (_int Cin ~extstd.standard.BIT 0 31(_entity (_in))))
				(_port (_int Cout ~extstd.standard.BIT 0 32(_entity (_out))))
				(_port (_int Sum ~extstd.standard.BIT 0 33(_entity (_out))))
			)
		)
		(HalfAdder
			(_object
				(_port (_int X ~extstd.standard.BIT 0 20(_entity (_in))))
				(_port (_int Y ~extstd.standard.BIT 0 21(_entity (_in))))
				(_port (_int Cout ~extstd.standard.BIT 0 22(_entity (_out))))
				(_port (_int Sum ~extstd.standard.BIT 0 23(_entity (_out))))
			)
		)
	)
	(_instantiation FA1 0 78(_component FullAdder)
		(_port
			((X)(XY0(2)))
			((Y)(XY1(1)))
			((Cin)(C1(0)))
			((Cout)(C1(1)))
			((Sum)(S1(1)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA2 0 79(_component FullAdder)
		(_port
			((X)(XY0(3)))
			((Y)(XY1(2)))
			((Cin)(C1(1)))
			((Cout)(C1(2)))
			((Sum)(S1(2)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA3 0 80(_component FullAdder)
		(_port
			((X)(XY0(4)))
			((Y)(XY1(3)))
			((Cin)(C1(2)))
			((Cout)(C1(3)))
			((Sum)(S1(3)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA4 0 81(_component FullAdder)
		(_port
			((X)(XY0(5)))
			((Y)(XY1(4)))
			((Cin)(C1(3)))
			((Cout)(C1(4)))
			((Sum)(S1(4)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA5 0 82(_component FullAdder)
		(_port
			((X)(XY0(6)))
			((Y)(XY1(5)))
			((Cin)(C1(4)))
			((Cout)(C1(5)))
			((Sum)(S1(5)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA6 0 83(_component FullAdder)
		(_port
			((X)(XY0(7)))
			((Y)(XY1(6)))
			((Cin)(C1(5)))
			((Cout)(C1(6)))
			((Sum)(S1(6)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA7 0 85(_component FullAdder)
		(_port
			((X)(S1(2)))
			((Y)(XY2(1)))
			((Cin)(C2(0)))
			((Cout)(C2(1)))
			((Sum)(S2(1)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA8 0 86(_component FullAdder)
		(_port
			((X)(S1(3)))
			((Y)(XY2(2)))
			((Cin)(C2(1)))
			((Cout)(C2(2)))
			((Sum)(S2(2)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA9 0 87(_component FullAdder)
		(_port
			((X)(S1(4)))
			((Y)(XY2(3)))
			((Cin)(C2(2)))
			((Cout)(C2(3)))
			((Sum)(S2(3)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA10 0 88(_component FullAdder)
		(_port
			((X)(S1(5)))
			((Y)(XY2(4)))
			((Cin)(C2(3)))
			((Cout)(C2(4)))
			((Sum)(S2(4)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA11 0 89(_component FullAdder)
		(_port
			((X)(S1(6)))
			((Y)(XY2(5)))
			((Cin)(C2(4)))
			((Cout)(C2(5)))
			((Sum)(S2(5)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA12 0 90(_component FullAdder)
		(_port
			((X)(S1(7)))
			((Y)(XY2(6)))
			((Cin)(C2(5)))
			((Cout)(C2(6)))
			((Sum)(S2(6)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA13 0 91(_component FullAdder)
		(_port
			((X)(C1(7)))
			((Y)(XY2(7)))
			((Cin)(C2(6)))
			((Cout)(C2(7)))
			((Sum)(S2(7)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA14 0 93(_component FullAdder)
		(_port
			((X)(S2(2)))
			((Y)(XY3(1)))
			((Cin)(C3(0)))
			((Cout)(C3(1)))
			((Sum)(S3(1)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA15 0 94(_component FullAdder)
		(_port
			((X)(S2(3)))
			((Y)(XY3(2)))
			((Cin)(C3(1)))
			((Cout)(C3(2)))
			((Sum)(S3(2)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA16 0 95(_component FullAdder)
		(_port
			((X)(S2(4)))
			((Y)(XY3(3)))
			((Cin)(C3(2)))
			((Cout)(C3(3)))
			((Sum)(S3(3)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA17 0 96(_component FullAdder)
		(_port
			((X)(S2(5)))
			((Y)(XY3(4)))
			((Cin)(C3(3)))
			((Cout)(C3(4)))
			((Sum)(S3(4)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA18 0 97(_component FullAdder)
		(_port
			((X)(S2(6)))
			((Y)(XY3(5)))
			((Cin)(C3(4)))
			((Cout)(C3(5)))
			((Sum)(S3(5)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA19 0 98(_component FullAdder)
		(_port
			((X)(S2(7)))
			((Y)(XY3(6)))
			((Cin)(C3(5)))
			((Cout)(C3(6)))
			((Sum)(S3(6)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA20 0 99(_component FullAdder)
		(_port
			((X)(c2(7)))
			((Y)(XY3(7)))
			((Cin)(C3(6)))
			((Cout)(C3(7)))
			((Sum)(S3(7)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA21 0 101(_component FullAdder)
		(_port
			((X)(S3(2)))
			((Y)(XY4(1)))
			((Cin)(C4(0)))
			((Cout)(C4(1)))
			((Sum)(S4(1)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA22 0 102(_component FullAdder)
		(_port
			((X)(S3(3)))
			((Y)(XY4(2)))
			((Cin)(C4(1)))
			((Cout)(C4(2)))
			((Sum)(S4(2)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA23 0 103(_component FullAdder)
		(_port
			((X)(S3(4)))
			((Y)(XY4(3)))
			((Cin)(C4(2)))
			((Cout)(C4(3)))
			((Sum)(S4(3)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA24 0 104(_component FullAdder)
		(_port
			((X)(S3(5)))
			((Y)(XY4(4)))
			((Cin)(C4(3)))
			((Cout)(C4(4)))
			((Sum)(S4(4)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA25 0 105(_component FullAdder)
		(_port
			((X)(S3(6)))
			((Y)(XY4(5)))
			((Cin)(C4(4)))
			((Cout)(C4(5)))
			((Sum)(S4(5)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA26 0 106(_component FullAdder)
		(_port
			((X)(S3(7)))
			((Y)(XY4(6)))
			((Cin)(C4(5)))
			((Cout)(C4(6)))
			((Sum)(S4(6)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA27 0 107(_component FullAdder)
		(_port
			((X)(C3(7)))
			((Y)(XY4(7)))
			((Cin)(C4(6)))
			((Cout)(C4(7)))
			((Sum)(S4(7)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA28 0 109(_component FullAdder)
		(_port
			((X)(S4(2)))
			((Y)(XY5(1)))
			((Cin)(C5(0)))
			((Cout)(C5(1)))
			((Sum)(S5(1)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA29 0 110(_component FullAdder)
		(_port
			((X)(S4(3)))
			((Y)(XY5(2)))
			((Cin)(C5(1)))
			((Cout)(C5(2)))
			((Sum)(S5(2)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA30 0 111(_component FullAdder)
		(_port
			((X)(S4(4)))
			((Y)(XY5(3)))
			((Cin)(C5(2)))
			((Cout)(C5(3)))
			((Sum)(S5(3)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA31 0 112(_component FullAdder)
		(_port
			((X)(S4(5)))
			((Y)(XY5(4)))
			((Cin)(C5(3)))
			((Cout)(C5(4)))
			((Sum)(S5(4)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA32 0 113(_component FullAdder)
		(_port
			((X)(S4(6)))
			((Y)(XY5(5)))
			((Cin)(C5(4)))
			((Cout)(C5(5)))
			((Sum)(S5(5)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA33 0 114(_component FullAdder)
		(_port
			((X)(S4(7)))
			((Y)(XY5(6)))
			((Cin)(C5(5)))
			((Cout)(C5(6)))
			((Sum)(S5(6)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA34 0 115(_component FullAdder)
		(_port
			((X)(C4(7)))
			((Y)(XY5(7)))
			((Cin)(C5(6)))
			((Cout)(C5(7)))
			((Sum)(S5(7)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA35 0 117(_component FullAdder)
		(_port
			((X)(S5(2)))
			((Y)(XY6(1)))
			((Cin)(C6(0)))
			((Cout)(C6(1)))
			((Sum)(S6(1)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA36 0 118(_component FullAdder)
		(_port
			((X)(S5(3)))
			((Y)(XY6(2)))
			((Cin)(C6(1)))
			((Cout)(C6(2)))
			((Sum)(S6(2)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA37 0 119(_component FullAdder)
		(_port
			((X)(S5(4)))
			((Y)(XY6(3)))
			((Cin)(C6(2)))
			((Cout)(C6(3)))
			((Sum)(S6(3)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA38 0 120(_component FullAdder)
		(_port
			((X)(S5(5)))
			((Y)(XY6(4)))
			((Cin)(C6(3)))
			((Cout)(C6(4)))
			((Sum)(S6(4)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA39 0 121(_component FullAdder)
		(_port
			((X)(S5(6)))
			((Y)(XY6(5)))
			((Cin)(C6(4)))
			((Cout)(C6(5)))
			((Sum)(S6(5)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA40 0 122(_component FullAdder)
		(_port
			((X)(S5(7)))
			((Y)(XY6(6)))
			((Cin)(C6(5)))
			((Cout)(C6(6)))
			((Sum)(S6(6)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA41 0 123(_component FullAdder)
		(_port
			((X)(C5(7)))
			((Y)(XY6(7)))
			((Cin)(C6(6)))
			((Cout)(C6(7)))
			((Sum)(S6(7)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA42 0 125(_component FullAdder)
		(_port
			((X)(S6(2)))
			((Y)(XY7(1)))
			((Cin)(C7(0)))
			((Cout)(C7(1)))
			((Sum)(S7(1)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA43 0 126(_component FullAdder)
		(_port
			((X)(S6(3)))
			((Y)(XY7(2)))
			((Cin)(C7(1)))
			((Cout)(C7(2)))
			((Sum)(S7(2)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA44 0 127(_component FullAdder)
		(_port
			((X)(S6(4)))
			((Y)(XY7(3)))
			((Cin)(C7(2)))
			((Cout)(C7(3)))
			((Sum)(S7(3)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA45 0 128(_component FullAdder)
		(_port
			((X)(S6(5)))
			((Y)(XY7(4)))
			((Cin)(C7(3)))
			((Cout)(C7(4)))
			((Sum)(S7(4)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA46 0 129(_component FullAdder)
		(_port
			((X)(S6(6)))
			((Y)(XY7(5)))
			((Cin)(C7(4)))
			((Cout)(C7(5)))
			((Sum)(S7(5)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA47 0 130(_component FullAdder)
		(_port
			((X)(S6(7)))
			((Y)(XY7(6)))
			((Cin)(C7(5)))
			((Cout)(C7(6)))
			((Sum)(S7(6)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA48 0 131(_component FullAdder)
		(_port
			((X)(C6(7)))
			((Y)(XY7(7)))
			((Cin)(C7(6)))
			((Cout)(C7(7)))
			((Sum)(S7(7)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation HA1 0 134(_component HalfAdder)
		(_port
			((X)(XY0(2)))
			((Y)(XY1(1)))
			((Cout)(C1(0)))
			((Sum)(S1(0)))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_instantiation HA2 0 135(_component HalfAdder)
		(_port
			((X)(XY1(7)))
			((Y)(C1(6)))
			((Cout)(C1(7)))
			((Sum)(S1(7)))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_instantiation HA3 0 136(_component HalfAdder)
		(_port
			((X)(S1(1)))
			((Y)(XY2(0)))
			((Cout)(C2(0)))
			((Sum)(S2(0)))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_instantiation HA4 0 137(_component HalfAdder)
		(_port
			((X)(S2(1)))
			((Y)(XY3(0)))
			((Cout)(C3(0)))
			((Sum)(S3(0)))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_instantiation HA5 0 138(_component HalfAdder)
		(_port
			((X)(S3(1)))
			((Y)(XY4(0)))
			((Cout)(C4(0)))
			((Sum)(S4(0)))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_instantiation HA6 0 139(_component HalfAdder)
		(_port
			((X)(S4(1)))
			((Y)(XY5(0)))
			((Cout)(C5(0)))
			((Sum)(S5(0)))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_instantiation HA7 0 140(_component HalfAdder)
		(_port
			((X)(S5(1)))
			((Y)(XY6(0)))
			((Cout)(C6(0)))
			((Sum)(S6(0)))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_instantiation HA8 0 141(_component HalfAdder)
		(_port
			((X)(S6(1)))
			((Y)(XY7(0)))
			((Cout)(C7(0)))
			((Sum)(S7(0)))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_object
		(_type (_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array ~extstd.standard.BIT ((_dto i 7 i 0)))))
		(_port (_int X ~BIT_VECTOR{7~downto~0}~12 0 6(_entity(_in))))
		(_type (_int ~BIT_VECTOR{7~downto~0}~122 0 7(_array ~extstd.standard.BIT ((_dto i 7 i 0)))))
		(_port (_int Y ~BIT_VECTOR{7~downto~0}~122 0 7(_entity(_in))))
		(_type (_int ~BIT_VECTOR{15~downto~0}~12 0 8(_array ~extstd.standard.BIT ((_dto i 15 i 0)))))
		(_port (_int P ~BIT_VECTOR{15~downto~0}~12 0 8(_entity(_out))))
		(_type (_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array ~extstd.standard.BIT ((_dto i 7 i 0)))))
		(_signal (_int C1 ~BIT_VECTOR{7~downto~0}~13 0 14(_architecture(_uni))))
		(_signal (_int C2 ~BIT_VECTOR{7~downto~0}~13 0 14(_architecture(_uni))))
		(_signal (_int C3 ~BIT_VECTOR{7~downto~0}~13 0 14(_architecture(_uni))))
		(_signal (_int C4 ~BIT_VECTOR{7~downto~0}~13 0 14(_architecture(_uni))))
		(_signal (_int C5 ~BIT_VECTOR{7~downto~0}~13 0 14(_architecture(_uni))))
		(_signal (_int C6 ~BIT_VECTOR{7~downto~0}~13 0 14(_architecture(_uni))))
		(_signal (_int C7 ~BIT_VECTOR{7~downto~0}~13 0 14(_architecture(_uni))))
		(_signal (_int S1 ~BIT_VECTOR{7~downto~0}~13 0 15(_architecture(_uni))))
		(_signal (_int S2 ~BIT_VECTOR{7~downto~0}~13 0 15(_architecture(_uni))))
		(_signal (_int S3 ~BIT_VECTOR{7~downto~0}~13 0 15(_architecture(_uni))))
		(_signal (_int S4 ~BIT_VECTOR{7~downto~0}~13 0 15(_architecture(_uni))))
		(_signal (_int S5 ~BIT_VECTOR{7~downto~0}~13 0 15(_architecture(_uni))))
		(_signal (_int S6 ~BIT_VECTOR{7~downto~0}~13 0 15(_architecture(_uni))))
		(_signal (_int S7 ~BIT_VECTOR{7~downto~0}~13 0 15(_architecture(_uni))))
		(_signal (_int XY0 ~BIT_VECTOR{7~downto~0}~13 0 16(_architecture(_uni))))
		(_signal (_int XY1 ~BIT_VECTOR{7~downto~0}~13 0 16(_architecture(_uni))))
		(_signal (_int XY2 ~BIT_VECTOR{7~downto~0}~13 0 16(_architecture(_uni))))
		(_signal (_int XY3 ~BIT_VECTOR{7~downto~0}~13 0 16(_architecture(_uni))))
		(_signal (_int XY4 ~BIT_VECTOR{7~downto~0}~13 0 16(_architecture(_uni))))
		(_signal (_int XY5 ~BIT_VECTOR{7~downto~0}~13 0 16(_architecture(_uni))))
		(_signal (_int XY6 ~BIT_VECTOR{7~downto~0}~13 0 16(_architecture(_uni))))
		(_signal (_int XY7 ~BIT_VECTOR{7~downto~0}~13 0 16(_architecture(_uni))))
		(_process
			(line__39(_architecture 0 0 39(_assignment (_target(17(0)))(_sensitivity(0(0))(1(0))))))
			(line__39__1(_architecture 1 0 39(_assignment (_target(18(0)))(_sensitivity(0(0))(1(1))))))
			(line__40(_architecture 2 0 40(_assignment (_target(17(1)))(_sensitivity(0(1))(1(0))))))
			(line__40__1(_architecture 3 0 40(_assignment (_target(18(1)))(_sensitivity(0(1))(1(1))))))
			(line__41(_architecture 4 0 41(_assignment (_target(17(2)))(_sensitivity(0(2))(1(0))))))
			(line__41__1(_architecture 5 0 41(_assignment (_target(18(2)))(_sensitivity(0(2))(1(1))))))
			(line__42(_architecture 6 0 42(_assignment (_target(17(3)))(_sensitivity(0(3))(1(0))))))
			(line__42__1(_architecture 7 0 42(_assignment (_target(18(3)))(_sensitivity(0(3))(1(1))))))
			(line__43(_architecture 8 0 43(_assignment (_target(17(4)))(_sensitivity(0(4))(1(0))))))
			(line__43__1(_architecture 9 0 43(_assignment (_target(18(4)))(_sensitivity(0(4))(1(1))))))
			(line__44(_architecture 10 0 44(_assignment (_target(17(5)))(_sensitivity(0(5))(1(0))))))
			(line__44__1(_architecture 11 0 44(_assignment (_target(18(5)))(_sensitivity(0(5))(1(1))))))
			(line__45(_architecture 12 0 45(_assignment (_target(17(6)))(_sensitivity(0(6))(1(0))))))
			(line__45__1(_architecture 13 0 45(_assignment (_target(18(6)))(_sensitivity(0(6))(1(1))))))
			(line__46(_architecture 14 0 46(_assignment (_target(17(7)))(_sensitivity(0(7))(1(0))))))
			(line__46__1(_architecture 15 0 46(_assignment (_target(18(7)))(_sensitivity(0(7))(1(1))))))
			(line__48(_architecture 16 0 48(_assignment (_target(19(0)))(_sensitivity(0(0))(1(2))))))
			(line__48__1(_architecture 17 0 48(_assignment (_target(20(0)))(_sensitivity(0(0))(1(3))))))
			(line__49(_architecture 18 0 49(_assignment (_target(19(1)))(_sensitivity(0(1))(1(2))))))
			(line__49__1(_architecture 19 0 49(_assignment (_target(20(1)))(_sensitivity(0(1))(1(3))))))
			(line__50(_architecture 20 0 50(_assignment (_target(19(2)))(_sensitivity(0(2))(1(2))))))
			(line__50__1(_architecture 21 0 50(_assignment (_target(20(2)))(_sensitivity(0(2))(1(3))))))
			(line__51(_architecture 22 0 51(_assignment (_target(19(3)))(_sensitivity(0(3))(1(2))))))
			(line__51__1(_architecture 23 0 51(_assignment (_target(20(3)))(_sensitivity(0(3))(1(3))))))
			(line__52(_architecture 24 0 52(_assignment (_target(19(4)))(_sensitivity(0(4))(1(2))))))
			(line__52__1(_architecture 25 0 52(_assignment (_target(20(4)))(_sensitivity(0(4))(1(3))))))
			(line__53(_architecture 26 0 53(_assignment (_target(19(5)))(_sensitivity(0(5))(1(2))))))
			(line__53__1(_architecture 27 0 53(_assignment (_target(20(5)))(_sensitivity(0(5))(1(3))))))
			(line__54(_architecture 28 0 54(_assignment (_target(19(6)))(_sensitivity(0(6))(1(2))))))
			(line__54__1(_architecture 29 0 54(_assignment (_target(20(6)))(_sensitivity(0(6))(1(3))))))
			(line__55(_architecture 30 0 55(_assignment (_target(19(7)))(_sensitivity(0(7))(1(2))))))
			(line__55__1(_architecture 31 0 55(_assignment (_target(20(7)))(_sensitivity(0(7))(1(3))))))
			(line__59(_architecture 32 0 59(_assignment (_target(21(0)))(_sensitivity(0(0))(1(4))))))
			(line__59__1(_architecture 33 0 59(_assignment (_target(22(0)))(_sensitivity(0(0))(1(5))))))
			(line__60(_architecture 34 0 60(_assignment (_target(21(1)))(_sensitivity(0(1))(1(4))))))
			(line__60__1(_architecture 35 0 60(_assignment (_target(22(1)))(_sensitivity(0(1))(1(5))))))
			(line__61(_architecture 36 0 61(_assignment (_target(21(2)))(_sensitivity(0(2))(1(4))))))
			(line__61__1(_architecture 37 0 61(_assignment (_target(22(2)))(_sensitivity(0(2))(1(5))))))
			(line__62(_architecture 38 0 62(_assignment (_target(21(3)))(_sensitivity(0(3))(1(4))))))
			(line__62__1(_architecture 39 0 62(_assignment (_target(22(3)))(_sensitivity(0(3))(1(5))))))
			(line__63(_architecture 40 0 63(_assignment (_target(21(4)))(_sensitivity(0(4))(1(4))))))
			(line__63__1(_architecture 41 0 63(_assignment (_target(22(4)))(_sensitivity(0(4))(1(5))))))
			(line__64(_architecture 42 0 64(_assignment (_target(21(5)))(_sensitivity(0(5))(1(4))))))
			(line__64__1(_architecture 43 0 64(_assignment (_target(22(5)))(_sensitivity(0(5))(1(5))))))
			(line__65(_architecture 44 0 65(_assignment (_target(21(6)))(_sensitivity(0(6))(1(4))))))
			(line__65__1(_architecture 45 0 65(_assignment (_target(22(6)))(_sensitivity(0(6))(1(5))))))
			(line__66(_architecture 46 0 66(_assignment (_target(21(7)))(_sensitivity(0(7))(1(4))))))
			(line__66__1(_architecture 47 0 66(_assignment (_target(22(7)))(_sensitivity(0(7))(1(5))))))
			(line__68(_architecture 48 0 68(_assignment (_target(23(0)))(_sensitivity(0(0))(1(6))))))
			(line__68__1(_architecture 49 0 68(_assignment (_target(24(0)))(_sensitivity(0(0))(1(7))))))
			(line__69(_architecture 50 0 69(_assignment (_target(23(1)))(_sensitivity(0(1))(1(6))))))
			(line__69__1(_architecture 51 0 69(_assignment (_target(24(1)))(_sensitivity(0(1))(1(7))))))
			(line__70(_architecture 52 0 70(_assignment (_target(23(2)))(_sensitivity(0(2))(1(6))))))
			(line__70__1(_architecture 53 0 70(_assignment (_target(24(2)))(_sensitivity(0(2))(1(7))))))
			(line__71(_architecture 54 0 71(_assignment (_target(23(3)))(_sensitivity(0(3))(1(6))))))
			(line__71__1(_architecture 55 0 71(_assignment (_target(24(3)))(_sensitivity(0(3))(1(7))))))
			(line__72(_architecture 56 0 72(_assignment (_target(23(4)))(_sensitivity(0(4))(1(6))))))
			(line__72__1(_architecture 57 0 72(_assignment (_target(24(4)))(_sensitivity(0(4))(1(7))))))
			(line__73(_architecture 58 0 73(_assignment (_target(23(5)))(_sensitivity(0(5))(1(6))))))
			(line__73__1(_architecture 59 0 73(_assignment (_target(24(5)))(_sensitivity(0(5))(1(7))))))
			(line__74(_architecture 60 0 74(_assignment (_target(23(6)))(_sensitivity(0(6))(1(6))))))
			(line__74__1(_architecture 61 0 74(_assignment (_target(24(6)))(_sensitivity(0(6))(1(7))))))
			(line__75(_architecture 62 0 75(_assignment (_target(23(7)))(_sensitivity(0(7))(1(6))))))
			(line__75__1(_architecture 63 0 75(_assignment (_target(24(7)))(_sensitivity(0(7))(1(7))))))
			(line__144(_architecture 64 0 144(_assignment (_alias((P(0))(XY0(0))))(_target(2(0)))(_sensitivity(17(0))))))
			(line__145(_architecture 65 0 145(_assignment (_alias((P(1))(S1(0))))(_target(2(1)))(_sensitivity(10(0))))))
			(line__146(_architecture 66 0 146(_assignment (_alias((P(2))(S2(0))))(_target(2(2)))(_sensitivity(11(0))))))
			(line__147(_architecture 67 0 147(_assignment (_alias((P(3))(S3(0))))(_target(2(3)))(_sensitivity(12(0))))))
			(line__148(_architecture 68 0 148(_assignment (_alias((P(4))(S4(0))))(_target(2(4)))(_sensitivity(13(0))))))
			(line__149(_architecture 69 0 149(_assignment (_alias((P(5))(S5(0))))(_target(2(5)))(_sensitivity(14(0))))))
			(line__150(_architecture 70 0 150(_assignment (_alias((P(6))(S6(0))))(_target(2(6)))(_sensitivity(15(0))))))
			(line__151(_architecture 71 0 151(_assignment (_alias((P(7))(S7(0))))(_target(2(7)))(_sensitivity(16(0))))))
			(line__152(_architecture 72 0 152(_assignment (_alias((P(8))(S7(1))))(_target(2(8)))(_sensitivity(16(1))))))
			(line__153(_architecture 73 0 153(_assignment (_alias((P(9))(S7(2))))(_target(2(9)))(_sensitivity(16(2))))))
			(line__154(_architecture 74 0 154(_assignment (_alias((P(10))(S7(3))))(_target(2(10)))(_sensitivity(16(3))))))
			(line__155(_architecture 75 0 155(_assignment (_alias((P(11))(S7(4))))(_target(2(11)))(_sensitivity(16(4))))))
			(line__156(_architecture 76 0 156(_assignment (_alias((P(12))(S7(5))))(_target(2(12)))(_sensitivity(16(5))))))
			(line__157(_architecture 77 0 157(_assignment (_alias((P(13))(S7(6))))(_target(2(13)))(_sensitivity(16(6))))))
			(line__158(_architecture 78 0 158(_assignment (_alias((P(14))(S7(7))))(_target(2(14)))(_sensitivity(16(7))))))
			(line__159(_architecture 79 0 159(_assignment (_alias((P(15))(C7(7))))(_target(2(15)))(_sensitivity(9(7))))))
		)
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Array_Mul 80 -1)
)
V 000055 55 883           1621899252531 FullAdder_arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 13))
	(_version vc1)
	(_time 1621899252532 2021.05.25 01:34:12)
	(_source (\./../src/FullAdder.vhd\))
	(_code 20212325257727367227317a752624262527222626)
	(_entity
		(_time 1621625325533)
	)
	(_object
		(_port (_int X ~extstd.standard.BIT 0 6(_entity(_in))))
		(_port (_int Y ~extstd.standard.BIT 0 7(_entity(_in))))
		(_port (_int Cin ~extstd.standard.BIT 0 8(_entity(_in))))
		(_port (_int Cout ~extstd.standard.BIT 0 9(_entity(_out))))
		(_port (_int Sum ~extstd.standard.BIT 0 10(_entity(_out))))
		(_process
			(line__15(_architecture 0 0 15(_assignment (_target(4))(_sensitivity(0)(1)(2)))))
			(line__16(_architecture 1 0 16(_assignment (_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . FullAdder_arch 2 -1)
)
V 000055 55 815           1621899252623 HalfAdder_arch
(_unit VHDL (halfadder 0 4(halfadder_arch 0 13))
	(_version vc1)
	(_time 1621899252624 2021.05.25 01:34:12)
	(_source (\./../src/HalfAdder.vhd\))
	(_code 7e7f737f2a29796879786f242b787a787b797c7876)
	(_entity
		(_time 1621625480816)
	)
	(_object
		(_port (_int X ~extstd.standard.BIT 0 6(_entity(_in))))
		(_port (_int Y ~extstd.standard.BIT 0 7(_entity(_in))))
		(_port (_int Cout ~extstd.standard.BIT 0 8(_entity(_out))))
		(_port (_int Sum ~extstd.standard.BIT 0 9(_entity(_out))))
		(_process
			(line__15(_architecture 0 0 15(_assignment (_target(3))(_sensitivity(0)(1)))))
			(line__16(_architecture 1 0 16(_assignment (_target(2))(_sensitivity(0)(1)))))
		)
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . HalfAdder_arch 2 -1)
)
V 000056 55 1415          1621899252703 TB_ARCHITECTURE
(_unit VHDL (fulladder_tb 0 6(tb_architecture 0 9))
	(_version vc1)
	(_time 1621899252704 2021.05.25 01:34:12)
	(_source (\./../src/TestBench/fulladder_TB.vhd\))
	(_code cccdcf989a9bcbda9b9cdd9699cac8cac9cbcec99a)
	(_entity
		(_time 1621652893490)
	)
	(_component
		(FullAdder
			(_object
				(_port (_int X ~extstd.standard.BIT 0 13(_entity (_in))))
				(_port (_int Y ~extstd.standard.BIT 0 14(_entity (_in))))
				(_port (_int Cin ~extstd.standard.BIT 0 15(_entity (_in))))
				(_port (_int Cout ~extstd.standard.BIT 0 16(_entity (_out))))
				(_port (_int Sum ~extstd.standard.BIT 0 17(_entity (_out))))
			)
		)
	)
	(_instantiation UUT 0 33(_component FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_object
		(_signal (_int X ~extstd.standard.BIT 0 21(_architecture(_uni))))
		(_signal (_int Y ~extstd.standard.BIT 0 22(_architecture(_uni))))
		(_signal (_int Cin ~extstd.standard.BIT 0 23(_architecture(_uni))))
		(_signal (_int Cout ~extstd.standard.BIT 0 25(_architecture(_uni))))
		(_signal (_int Sum ~extstd.standard.BIT 0 26(_architecture(_uni))))
		(_process
			(line__44(_architecture 0 0 44(_process (_wait_for)(_target(0)(1)(2)))))
		)
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 22226         1621950595615 Array_Mul
(_unit VHDL (array_mul 0 4(array_mul 0 12))
	(_version vc1)
	(_time 1621950595616 2021.05.25 15:49:55)
	(_source (\./../src/Array_Mul.vhd\))
	(_code 164513101240400046440f4f111042111310451017)
	(_entity
		(_time 1621625116729)
	)
	(_component
		(FullAdder
			(_object
				(_port (_int X ~extstd.standard.BIT 0 29(_entity (_in))))
				(_port (_int Y ~extstd.standard.BIT 0 30(_entity (_in))))
				(_port (_int Cin ~extstd.standard.BIT 0 31(_entity (_in))))
				(_port (_int Cout ~extstd.standard.BIT 0 32(_entity (_out))))
				(_port (_int Sum ~extstd.standard.BIT 0 33(_entity (_out))))
			)
		)
		(HalfAdder
			(_object
				(_port (_int X ~extstd.standard.BIT 0 20(_entity (_in))))
				(_port (_int Y ~extstd.standard.BIT 0 21(_entity (_in))))
				(_port (_int Cout ~extstd.standard.BIT 0 22(_entity (_out))))
				(_port (_int Sum ~extstd.standard.BIT 0 23(_entity (_out))))
			)
		)
	)
	(_instantiation FA1 0 82(_component FullAdder)
		(_port
			((X)(XY0(2)))
			((Y)(XY1(1)))
			((Cin)(C1(0)))
			((Cout)(C1(1)))
			((Sum)(S1(1)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA2 0 83(_component FullAdder)
		(_port
			((X)(XY0(3)))
			((Y)(XY1(2)))
			((Cin)(C1(1)))
			((Cout)(C1(2)))
			((Sum)(S1(2)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA3 0 84(_component FullAdder)
		(_port
			((X)(XY0(4)))
			((Y)(XY1(3)))
			((Cin)(C1(2)))
			((Cout)(C1(3)))
			((Sum)(S1(3)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA4 0 85(_component FullAdder)
		(_port
			((X)(XY0(5)))
			((Y)(XY1(4)))
			((Cin)(C1(3)))
			((Cout)(C1(4)))
			((Sum)(S1(4)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA5 0 86(_component FullAdder)
		(_port
			((X)(XY0(6)))
			((Y)(XY1(5)))
			((Cin)(C1(4)))
			((Cout)(C1(5)))
			((Sum)(S1(5)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA6 0 87(_component FullAdder)
		(_port
			((X)(XY0(7)))
			((Y)(XY1(6)))
			((Cin)(C1(5)))
			((Cout)(C1(6)))
			((Sum)(S1(6)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA7 0 90(_component FullAdder)
		(_port
			((X)(S1(2)))
			((Y)(XY2(1)))
			((Cin)(C2(0)))
			((Cout)(C2(1)))
			((Sum)(S2(1)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA8 0 91(_component FullAdder)
		(_port
			((X)(S1(3)))
			((Y)(XY2(2)))
			((Cin)(C2(1)))
			((Cout)(C2(2)))
			((Sum)(S2(2)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA9 0 92(_component FullAdder)
		(_port
			((X)(S1(4)))
			((Y)(XY2(3)))
			((Cin)(C2(2)))
			((Cout)(C2(3)))
			((Sum)(S2(3)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA10 0 93(_component FullAdder)
		(_port
			((X)(S1(5)))
			((Y)(XY2(4)))
			((Cin)(C2(3)))
			((Cout)(C2(4)))
			((Sum)(S2(4)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA11 0 94(_component FullAdder)
		(_port
			((X)(S1(6)))
			((Y)(XY2(5)))
			((Cin)(C2(4)))
			((Cout)(C2(5)))
			((Sum)(S2(5)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA12 0 95(_component FullAdder)
		(_port
			((X)(S1(7)))
			((Y)(XY2(6)))
			((Cin)(C2(5)))
			((Cout)(C2(6)))
			((Sum)(S2(6)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA13 0 96(_component FullAdder)
		(_port
			((X)(C1(7)))
			((Y)(XY2(7)))
			((Cin)(C2(6)))
			((Cout)(C2(7)))
			((Sum)(S2(7)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA14 0 99(_component FullAdder)
		(_port
			((X)(S2(2)))
			((Y)(XY3(1)))
			((Cin)(C3(0)))
			((Cout)(C3(1)))
			((Sum)(S3(1)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA15 0 100(_component FullAdder)
		(_port
			((X)(S2(3)))
			((Y)(XY3(2)))
			((Cin)(C3(1)))
			((Cout)(C3(2)))
			((Sum)(S3(2)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA16 0 101(_component FullAdder)
		(_port
			((X)(S2(4)))
			((Y)(XY3(3)))
			((Cin)(C3(2)))
			((Cout)(C3(3)))
			((Sum)(S3(3)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA17 0 102(_component FullAdder)
		(_port
			((X)(S2(5)))
			((Y)(XY3(4)))
			((Cin)(C3(3)))
			((Cout)(C3(4)))
			((Sum)(S3(4)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA18 0 103(_component FullAdder)
		(_port
			((X)(S2(6)))
			((Y)(XY3(5)))
			((Cin)(C3(4)))
			((Cout)(C3(5)))
			((Sum)(S3(5)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA19 0 104(_component FullAdder)
		(_port
			((X)(S2(7)))
			((Y)(XY3(6)))
			((Cin)(C3(5)))
			((Cout)(C3(6)))
			((Sum)(S3(6)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA20 0 105(_component FullAdder)
		(_port
			((X)(c2(7)))
			((Y)(XY3(7)))
			((Cin)(C3(6)))
			((Cout)(C3(7)))
			((Sum)(S3(7)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA21 0 108(_component FullAdder)
		(_port
			((X)(S3(2)))
			((Y)(XY4(1)))
			((Cin)(C4(0)))
			((Cout)(C4(1)))
			((Sum)(S4(1)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA22 0 109(_component FullAdder)
		(_port
			((X)(S3(3)))
			((Y)(XY4(2)))
			((Cin)(C4(1)))
			((Cout)(C4(2)))
			((Sum)(S4(2)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA23 0 110(_component FullAdder)
		(_port
			((X)(S3(4)))
			((Y)(XY4(3)))
			((Cin)(C4(2)))
			((Cout)(C4(3)))
			((Sum)(S4(3)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA24 0 111(_component FullAdder)
		(_port
			((X)(S3(5)))
			((Y)(XY4(4)))
			((Cin)(C4(3)))
			((Cout)(C4(4)))
			((Sum)(S4(4)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA25 0 112(_component FullAdder)
		(_port
			((X)(S3(6)))
			((Y)(XY4(5)))
			((Cin)(C4(4)))
			((Cout)(C4(5)))
			((Sum)(S4(5)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA26 0 113(_component FullAdder)
		(_port
			((X)(S3(7)))
			((Y)(XY4(6)))
			((Cin)(C4(5)))
			((Cout)(C4(6)))
			((Sum)(S4(6)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA27 0 114(_component FullAdder)
		(_port
			((X)(C3(7)))
			((Y)(XY4(7)))
			((Cin)(C4(6)))
			((Cout)(C4(7)))
			((Sum)(S4(7)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA28 0 117(_component FullAdder)
		(_port
			((X)(S4(2)))
			((Y)(XY5(1)))
			((Cin)(C5(0)))
			((Cout)(C5(1)))
			((Sum)(S5(1)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA29 0 118(_component FullAdder)
		(_port
			((X)(S4(3)))
			((Y)(XY5(2)))
			((Cin)(C5(1)))
			((Cout)(C5(2)))
			((Sum)(S5(2)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA30 0 119(_component FullAdder)
		(_port
			((X)(S4(4)))
			((Y)(XY5(3)))
			((Cin)(C5(2)))
			((Cout)(C5(3)))
			((Sum)(S5(3)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA31 0 120(_component FullAdder)
		(_port
			((X)(S4(5)))
			((Y)(XY5(4)))
			((Cin)(C5(3)))
			((Cout)(C5(4)))
			((Sum)(S5(4)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA32 0 121(_component FullAdder)
		(_port
			((X)(S4(6)))
			((Y)(XY5(5)))
			((Cin)(C5(4)))
			((Cout)(C5(5)))
			((Sum)(S5(5)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA33 0 122(_component FullAdder)
		(_port
			((X)(S4(7)))
			((Y)(XY5(6)))
			((Cin)(C5(5)))
			((Cout)(C5(6)))
			((Sum)(S5(6)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA34 0 123(_component FullAdder)
		(_port
			((X)(C4(7)))
			((Y)(XY5(7)))
			((Cin)(C5(6)))
			((Cout)(C5(7)))
			((Sum)(S5(7)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA35 0 126(_component FullAdder)
		(_port
			((X)(S5(2)))
			((Y)(XY6(1)))
			((Cin)(C6(0)))
			((Cout)(C6(1)))
			((Sum)(S6(1)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA36 0 127(_component FullAdder)
		(_port
			((X)(S5(3)))
			((Y)(XY6(2)))
			((Cin)(C6(1)))
			((Cout)(C6(2)))
			((Sum)(S6(2)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA37 0 128(_component FullAdder)
		(_port
			((X)(S5(4)))
			((Y)(XY6(3)))
			((Cin)(C6(2)))
			((Cout)(C6(3)))
			((Sum)(S6(3)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA38 0 129(_component FullAdder)
		(_port
			((X)(S5(5)))
			((Y)(XY6(4)))
			((Cin)(C6(3)))
			((Cout)(C6(4)))
			((Sum)(S6(4)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA39 0 130(_component FullAdder)
		(_port
			((X)(S5(6)))
			((Y)(XY6(5)))
			((Cin)(C6(4)))
			((Cout)(C6(5)))
			((Sum)(S6(5)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA40 0 131(_component FullAdder)
		(_port
			((X)(S5(7)))
			((Y)(XY6(6)))
			((Cin)(C6(5)))
			((Cout)(C6(6)))
			((Sum)(S6(6)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA41 0 132(_component FullAdder)
		(_port
			((X)(C5(7)))
			((Y)(XY6(7)))
			((Cin)(C6(6)))
			((Cout)(C6(7)))
			((Sum)(S6(7)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA42 0 135(_component FullAdder)
		(_port
			((X)(S6(2)))
			((Y)(XY7(1)))
			((Cin)(C7(0)))
			((Cout)(C7(1)))
			((Sum)(S7(1)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA43 0 136(_component FullAdder)
		(_port
			((X)(S6(3)))
			((Y)(XY7(2)))
			((Cin)(C7(1)))
			((Cout)(C7(2)))
			((Sum)(S7(2)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA44 0 137(_component FullAdder)
		(_port
			((X)(S6(4)))
			((Y)(XY7(3)))
			((Cin)(C7(2)))
			((Cout)(C7(3)))
			((Sum)(S7(3)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA45 0 138(_component FullAdder)
		(_port
			((X)(S6(5)))
			((Y)(XY7(4)))
			((Cin)(C7(3)))
			((Cout)(C7(4)))
			((Sum)(S7(4)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA46 0 139(_component FullAdder)
		(_port
			((X)(S6(6)))
			((Y)(XY7(5)))
			((Cin)(C7(4)))
			((Cout)(C7(5)))
			((Sum)(S7(5)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA47 0 140(_component FullAdder)
		(_port
			((X)(S6(7)))
			((Y)(XY7(6)))
			((Cin)(C7(5)))
			((Cout)(C7(6)))
			((Sum)(S7(6)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA48 0 141(_component FullAdder)
		(_port
			((X)(C6(7)))
			((Y)(XY7(7)))
			((Cin)(C7(6)))
			((Cout)(C7(7)))
			((Sum)(S7(7)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation HA1 0 144(_component HalfAdder)
		(_port
			((X)(XY0(2)))
			((Y)(XY1(1)))
			((Cout)(C1(0)))
			((Sum)(S1(0)))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_instantiation HA2 0 145(_component HalfAdder)
		(_port
			((X)(XY1(7)))
			((Y)(C1(6)))
			((Cout)(C1(7)))
			((Sum)(S1(7)))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_instantiation HA3 0 146(_component HalfAdder)
		(_port
			((X)(S1(1)))
			((Y)(XY2(0)))
			((Cout)(C2(0)))
			((Sum)(S2(0)))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_instantiation HA4 0 147(_component HalfAdder)
		(_port
			((X)(S2(1)))
			((Y)(XY3(0)))
			((Cout)(C3(0)))
			((Sum)(S3(0)))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_instantiation HA5 0 148(_component HalfAdder)
		(_port
			((X)(S3(1)))
			((Y)(XY4(0)))
			((Cout)(C4(0)))
			((Sum)(S4(0)))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_instantiation HA6 0 149(_component HalfAdder)
		(_port
			((X)(S4(1)))
			((Y)(XY5(0)))
			((Cout)(C5(0)))
			((Sum)(S5(0)))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_instantiation HA7 0 150(_component HalfAdder)
		(_port
			((X)(S5(1)))
			((Y)(XY6(0)))
			((Cout)(C6(0)))
			((Sum)(S6(0)))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_instantiation HA8 0 151(_component HalfAdder)
		(_port
			((X)(S6(1)))
			((Y)(XY7(0)))
			((Cout)(C7(0)))
			((Sum)(S7(0)))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_object
		(_type (_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array ~extstd.standard.BIT ((_dto i 7 i 0)))))
		(_port (_int X ~BIT_VECTOR{7~downto~0}~12 0 6(_entity(_in))))
		(_type (_int ~BIT_VECTOR{7~downto~0}~122 0 7(_array ~extstd.standard.BIT ((_dto i 7 i 0)))))
		(_port (_int Y ~BIT_VECTOR{7~downto~0}~122 0 7(_entity(_in))))
		(_type (_int ~BIT_VECTOR{15~downto~0}~12 0 8(_array ~extstd.standard.BIT ((_dto i 15 i 0)))))
		(_port (_int P ~BIT_VECTOR{15~downto~0}~12 0 8(_entity(_out))))
		(_type (_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array ~extstd.standard.BIT ((_dto i 7 i 0)))))
		(_signal (_int C1 ~BIT_VECTOR{7~downto~0}~13 0 14(_architecture(_uni))))
		(_signal (_int C2 ~BIT_VECTOR{7~downto~0}~13 0 14(_architecture(_uni))))
		(_signal (_int C3 ~BIT_VECTOR{7~downto~0}~13 0 14(_architecture(_uni))))
		(_signal (_int C4 ~BIT_VECTOR{7~downto~0}~13 0 14(_architecture(_uni))))
		(_signal (_int C5 ~BIT_VECTOR{7~downto~0}~13 0 14(_architecture(_uni))))
		(_signal (_int C6 ~BIT_VECTOR{7~downto~0}~13 0 14(_architecture(_uni))))
		(_signal (_int C7 ~BIT_VECTOR{7~downto~0}~13 0 14(_architecture(_uni))))
		(_signal (_int S1 ~BIT_VECTOR{7~downto~0}~13 0 15(_architecture(_uni))))
		(_signal (_int S2 ~BIT_VECTOR{7~downto~0}~13 0 15(_architecture(_uni))))
		(_signal (_int S3 ~BIT_VECTOR{7~downto~0}~13 0 15(_architecture(_uni))))
		(_signal (_int S4 ~BIT_VECTOR{7~downto~0}~13 0 15(_architecture(_uni))))
		(_signal (_int S5 ~BIT_VECTOR{7~downto~0}~13 0 15(_architecture(_uni))))
		(_signal (_int S6 ~BIT_VECTOR{7~downto~0}~13 0 15(_architecture(_uni))))
		(_signal (_int S7 ~BIT_VECTOR{7~downto~0}~13 0 15(_architecture(_uni))))
		(_signal (_int XY0 ~BIT_VECTOR{7~downto~0}~13 0 16(_architecture(_uni))))
		(_signal (_int XY1 ~BIT_VECTOR{7~downto~0}~13 0 16(_architecture(_uni))))
		(_signal (_int XY2 ~BIT_VECTOR{7~downto~0}~13 0 16(_architecture(_uni))))
		(_signal (_int XY3 ~BIT_VECTOR{7~downto~0}~13 0 16(_architecture(_uni))))
		(_signal (_int XY4 ~BIT_VECTOR{7~downto~0}~13 0 16(_architecture(_uni))))
		(_signal (_int XY5 ~BIT_VECTOR{7~downto~0}~13 0 16(_architecture(_uni))))
		(_signal (_int XY6 ~BIT_VECTOR{7~downto~0}~13 0 16(_architecture(_uni))))
		(_signal (_int XY7 ~BIT_VECTOR{7~downto~0}~13 0 16(_architecture(_uni))))
		(_process
			(line__40(_architecture 0 0 40(_assignment (_target(17(0)))(_sensitivity(0(0))(1(0))))))
			(line__40__1(_architecture 1 0 40(_assignment (_target(18(0)))(_sensitivity(0(0))(1(1))))))
			(line__41(_architecture 2 0 41(_assignment (_target(17(1)))(_sensitivity(0(1))(1(0))))))
			(line__41__1(_architecture 3 0 41(_assignment (_target(18(1)))(_sensitivity(0(1))(1(1))))))
			(line__42(_architecture 4 0 42(_assignment (_target(17(2)))(_sensitivity(0(2))(1(0))))))
			(line__42__1(_architecture 5 0 42(_assignment (_target(18(2)))(_sensitivity(0(2))(1(1))))))
			(line__43(_architecture 6 0 43(_assignment (_target(17(3)))(_sensitivity(0(3))(1(0))))))
			(line__43__1(_architecture 7 0 43(_assignment (_target(18(3)))(_sensitivity(0(3))(1(1))))))
			(line__44(_architecture 8 0 44(_assignment (_target(17(4)))(_sensitivity(0(4))(1(0))))))
			(line__44__1(_architecture 9 0 44(_assignment (_target(18(4)))(_sensitivity(0(4))(1(1))))))
			(line__45(_architecture 10 0 45(_assignment (_target(17(5)))(_sensitivity(0(5))(1(0))))))
			(line__45__1(_architecture 11 0 45(_assignment (_target(18(5)))(_sensitivity(0(5))(1(1))))))
			(line__46(_architecture 12 0 46(_assignment (_target(17(6)))(_sensitivity(0(6))(1(0))))))
			(line__46__1(_architecture 13 0 46(_assignment (_target(18(6)))(_sensitivity(0(6))(1(1))))))
			(line__47(_architecture 14 0 47(_assignment (_target(17(7)))(_sensitivity(0(7))(1(0))))))
			(line__47__1(_architecture 15 0 47(_assignment (_target(18(7)))(_sensitivity(0(7))(1(1))))))
			(line__50(_architecture 16 0 50(_assignment (_target(19(0)))(_sensitivity(0(0))(1(2))))))
			(line__50__1(_architecture 17 0 50(_assignment (_target(20(0)))(_sensitivity(0(0))(1(3))))))
			(line__51(_architecture 18 0 51(_assignment (_target(19(1)))(_sensitivity(0(1))(1(2))))))
			(line__51__1(_architecture 19 0 51(_assignment (_target(20(1)))(_sensitivity(0(1))(1(3))))))
			(line__52(_architecture 20 0 52(_assignment (_target(19(2)))(_sensitivity(0(2))(1(2))))))
			(line__52__1(_architecture 21 0 52(_assignment (_target(20(2)))(_sensitivity(0(2))(1(3))))))
			(line__53(_architecture 22 0 53(_assignment (_target(19(3)))(_sensitivity(0(3))(1(2))))))
			(line__53__1(_architecture 23 0 53(_assignment (_target(20(3)))(_sensitivity(0(3))(1(3))))))
			(line__54(_architecture 24 0 54(_assignment (_target(19(4)))(_sensitivity(0(4))(1(2))))))
			(line__54__1(_architecture 25 0 54(_assignment (_target(20(4)))(_sensitivity(0(4))(1(3))))))
			(line__55(_architecture 26 0 55(_assignment (_target(19(5)))(_sensitivity(0(5))(1(2))))))
			(line__55__1(_architecture 27 0 55(_assignment (_target(20(5)))(_sensitivity(0(5))(1(3))))))
			(line__56(_architecture 28 0 56(_assignment (_target(19(6)))(_sensitivity(0(6))(1(2))))))
			(line__56__1(_architecture 29 0 56(_assignment (_target(20(6)))(_sensitivity(0(6))(1(3))))))
			(line__57(_architecture 30 0 57(_assignment (_target(19(7)))(_sensitivity(0(7))(1(2))))))
			(line__57__1(_architecture 31 0 57(_assignment (_target(20(7)))(_sensitivity(0(7))(1(3))))))
			(line__60(_architecture 32 0 60(_assignment (_target(21(0)))(_sensitivity(0(0))(1(4))))))
			(line__60__1(_architecture 33 0 60(_assignment (_target(22(0)))(_sensitivity(0(0))(1(5))))))
			(line__61(_architecture 34 0 61(_assignment (_target(21(1)))(_sensitivity(0(1))(1(4))))))
			(line__61__1(_architecture 35 0 61(_assignment (_target(22(1)))(_sensitivity(0(1))(1(5))))))
			(line__62(_architecture 36 0 62(_assignment (_target(21(2)))(_sensitivity(0(2))(1(4))))))
			(line__62__1(_architecture 37 0 62(_assignment (_target(22(2)))(_sensitivity(0(2))(1(5))))))
			(line__63(_architecture 38 0 63(_assignment (_target(21(3)))(_sensitivity(0(3))(1(4))))))
			(line__63__1(_architecture 39 0 63(_assignment (_target(22(3)))(_sensitivity(0(3))(1(5))))))
			(line__64(_architecture 40 0 64(_assignment (_target(21(4)))(_sensitivity(0(4))(1(4))))))
			(line__64__1(_architecture 41 0 64(_assignment (_target(22(4)))(_sensitivity(0(4))(1(5))))))
			(line__65(_architecture 42 0 65(_assignment (_target(21(5)))(_sensitivity(0(5))(1(4))))))
			(line__65__1(_architecture 43 0 65(_assignment (_target(22(5)))(_sensitivity(0(5))(1(5))))))
			(line__66(_architecture 44 0 66(_assignment (_target(21(6)))(_sensitivity(0(6))(1(4))))))
			(line__66__1(_architecture 45 0 66(_assignment (_target(22(6)))(_sensitivity(0(6))(1(5))))))
			(line__67(_architecture 46 0 67(_assignment (_target(21(7)))(_sensitivity(0(7))(1(4))))))
			(line__67__1(_architecture 47 0 67(_assignment (_target(22(7)))(_sensitivity(0(7))(1(5))))))
			(line__70(_architecture 48 0 70(_assignment (_target(23(0)))(_sensitivity(0(0))(1(6))))))
			(line__70__1(_architecture 49 0 70(_assignment (_target(24(0)))(_sensitivity(0(0))(1(7))))))
			(line__71(_architecture 50 0 71(_assignment (_target(23(1)))(_sensitivity(0(1))(1(6))))))
			(line__71__1(_architecture 51 0 71(_assignment (_target(24(1)))(_sensitivity(0(1))(1(7))))))
			(line__72(_architecture 52 0 72(_assignment (_target(23(2)))(_sensitivity(0(2))(1(6))))))
			(line__72__1(_architecture 53 0 72(_assignment (_target(24(2)))(_sensitivity(0(2))(1(7))))))
			(line__73(_architecture 54 0 73(_assignment (_target(23(3)))(_sensitivity(0(3))(1(6))))))
			(line__73__1(_architecture 55 0 73(_assignment (_target(24(3)))(_sensitivity(0(3))(1(7))))))
			(line__74(_architecture 56 0 74(_assignment (_target(23(4)))(_sensitivity(0(4))(1(6))))))
			(line__74__1(_architecture 57 0 74(_assignment (_target(24(4)))(_sensitivity(0(4))(1(7))))))
			(line__75(_architecture 58 0 75(_assignment (_target(23(5)))(_sensitivity(0(5))(1(6))))))
			(line__75__1(_architecture 59 0 75(_assignment (_target(24(5)))(_sensitivity(0(5))(1(7))))))
			(line__76(_architecture 60 0 76(_assignment (_target(23(6)))(_sensitivity(0(6))(1(6))))))
			(line__76__1(_architecture 61 0 76(_assignment (_target(24(6)))(_sensitivity(0(6))(1(7))))))
			(line__77(_architecture 62 0 77(_assignment (_target(23(7)))(_sensitivity(0(7))(1(6))))))
			(line__77__1(_architecture 63 0 77(_assignment (_target(24(7)))(_sensitivity(0(7))(1(7))))))
			(line__154(_architecture 64 0 154(_assignment (_alias((P(0))(XY0(0))))(_target(2(0)))(_sensitivity(17(0))))))
			(line__155(_architecture 65 0 155(_assignment (_alias((P(1))(S1(0))))(_target(2(1)))(_sensitivity(10(0))))))
			(line__156(_architecture 66 0 156(_assignment (_alias((P(2))(S2(0))))(_target(2(2)))(_sensitivity(11(0))))))
			(line__157(_architecture 67 0 157(_assignment (_alias((P(3))(S3(0))))(_target(2(3)))(_sensitivity(12(0))))))
			(line__158(_architecture 68 0 158(_assignment (_alias((P(4))(S4(0))))(_target(2(4)))(_sensitivity(13(0))))))
			(line__159(_architecture 69 0 159(_assignment (_alias((P(5))(S5(0))))(_target(2(5)))(_sensitivity(14(0))))))
			(line__160(_architecture 70 0 160(_assignment (_alias((P(6))(S6(0))))(_target(2(6)))(_sensitivity(15(0))))))
			(line__161(_architecture 71 0 161(_assignment (_alias((P(7))(S7(0))))(_target(2(7)))(_sensitivity(16(0))))))
			(line__162(_architecture 72 0 162(_assignment (_alias((P(8))(S7(1))))(_target(2(8)))(_sensitivity(16(1))))))
			(line__163(_architecture 73 0 163(_assignment (_alias((P(9))(S7(2))))(_target(2(9)))(_sensitivity(16(2))))))
			(line__164(_architecture 74 0 164(_assignment (_alias((P(10))(S7(3))))(_target(2(10)))(_sensitivity(16(3))))))
			(line__165(_architecture 75 0 165(_assignment (_alias((P(11))(S7(4))))(_target(2(11)))(_sensitivity(16(4))))))
			(line__166(_architecture 76 0 166(_assignment (_alias((P(12))(S7(5))))(_target(2(12)))(_sensitivity(16(5))))))
			(line__167(_architecture 77 0 167(_assignment (_alias((P(13))(S7(6))))(_target(2(13)))(_sensitivity(16(6))))))
			(line__168(_architecture 78 0 168(_assignment (_alias((P(14))(S7(7))))(_target(2(14)))(_sensitivity(16(7))))))
			(line__169(_architecture 79 0 169(_assignment (_alias((P(15))(C7(7))))(_target(2(15)))(_sensitivity(9(7))))))
		)
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Array_Mul 80 -1)
)
I 000050 55 22226         1621952043049 Array_Mul
(_unit VHDL (array_mul 0 4(array_mul 0 12))
	(_version vc1)
	(_time 1621952043050 2021.05.25 16:14:03)
	(_source (\./../src/Array_Mul.vhd\))
	(_code 1444441212424202441b0d4d131240131112471215)
	(_entity
		(_time 1621625116729)
	)
	(_component
		(FullAdder
			(_object
				(_port (_int X ~extstd.standard.BIT 0 29(_entity (_in))))
				(_port (_int Y ~extstd.standard.BIT 0 30(_entity (_in))))
				(_port (_int Cin ~extstd.standard.BIT 0 31(_entity (_in))))
				(_port (_int Cout ~extstd.standard.BIT 0 32(_entity (_out))))
				(_port (_int Sum ~extstd.standard.BIT 0 33(_entity (_out))))
			)
		)
		(HalfAdder
			(_object
				(_port (_int X ~extstd.standard.BIT 0 20(_entity (_in))))
				(_port (_int Y ~extstd.standard.BIT 0 21(_entity (_in))))
				(_port (_int Cout ~extstd.standard.BIT 0 22(_entity (_out))))
				(_port (_int Sum ~extstd.standard.BIT 0 23(_entity (_out))))
			)
		)
	)
	(_instantiation FA1 0 82(_component FullAdder)
		(_port
			((X)(XY0(2)))
			((Y)(XY1(1)))
			((Cin)(C1(0)))
			((Cout)(C1(1)))
			((Sum)(S1(1)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA2 0 83(_component FullAdder)
		(_port
			((X)(XY0(3)))
			((Y)(XY1(2)))
			((Cin)(C1(1)))
			((Cout)(C1(2)))
			((Sum)(S1(2)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA3 0 84(_component FullAdder)
		(_port
			((X)(XY0(4)))
			((Y)(XY1(3)))
			((Cin)(C1(2)))
			((Cout)(C1(3)))
			((Sum)(S1(3)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA4 0 85(_component FullAdder)
		(_port
			((X)(XY0(5)))
			((Y)(XY1(4)))
			((Cin)(C1(3)))
			((Cout)(C1(4)))
			((Sum)(S1(4)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA5 0 86(_component FullAdder)
		(_port
			((X)(XY0(6)))
			((Y)(XY1(5)))
			((Cin)(C1(4)))
			((Cout)(C1(5)))
			((Sum)(S1(5)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA6 0 87(_component FullAdder)
		(_port
			((X)(XY0(7)))
			((Y)(XY1(6)))
			((Cin)(C1(5)))
			((Cout)(C1(6)))
			((Sum)(S1(6)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA7 0 90(_component FullAdder)
		(_port
			((X)(S1(2)))
			((Y)(XY2(1)))
			((Cin)(C2(0)))
			((Cout)(C2(1)))
			((Sum)(S2(1)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA8 0 91(_component FullAdder)
		(_port
			((X)(S1(3)))
			((Y)(XY2(2)))
			((Cin)(C2(1)))
			((Cout)(C2(2)))
			((Sum)(S2(2)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA9 0 92(_component FullAdder)
		(_port
			((X)(S1(4)))
			((Y)(XY2(3)))
			((Cin)(C2(2)))
			((Cout)(C2(3)))
			((Sum)(S2(3)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA10 0 93(_component FullAdder)
		(_port
			((X)(S1(5)))
			((Y)(XY2(4)))
			((Cin)(C2(3)))
			((Cout)(C2(4)))
			((Sum)(S2(4)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA11 0 94(_component FullAdder)
		(_port
			((X)(S1(6)))
			((Y)(XY2(5)))
			((Cin)(C2(4)))
			((Cout)(C2(5)))
			((Sum)(S2(5)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA12 0 95(_component FullAdder)
		(_port
			((X)(S1(7)))
			((Y)(XY2(6)))
			((Cin)(C2(5)))
			((Cout)(C2(6)))
			((Sum)(S2(6)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA13 0 96(_component FullAdder)
		(_port
			((X)(C1(7)))
			((Y)(XY2(7)))
			((Cin)(C2(6)))
			((Cout)(C2(7)))
			((Sum)(S2(7)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA14 0 99(_component FullAdder)
		(_port
			((X)(S2(2)))
			((Y)(XY3(1)))
			((Cin)(C3(0)))
			((Cout)(C3(1)))
			((Sum)(S3(1)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA15 0 100(_component FullAdder)
		(_port
			((X)(S2(3)))
			((Y)(XY3(2)))
			((Cin)(C3(1)))
			((Cout)(C3(2)))
			((Sum)(S3(2)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA16 0 101(_component FullAdder)
		(_port
			((X)(S2(4)))
			((Y)(XY3(3)))
			((Cin)(C3(2)))
			((Cout)(C3(3)))
			((Sum)(S3(3)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA17 0 102(_component FullAdder)
		(_port
			((X)(S2(5)))
			((Y)(XY3(4)))
			((Cin)(C3(3)))
			((Cout)(C3(4)))
			((Sum)(S3(4)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA18 0 103(_component FullAdder)
		(_port
			((X)(S2(6)))
			((Y)(XY3(5)))
			((Cin)(C3(4)))
			((Cout)(C3(5)))
			((Sum)(S3(5)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA19 0 104(_component FullAdder)
		(_port
			((X)(S2(7)))
			((Y)(XY3(6)))
			((Cin)(C3(5)))
			((Cout)(C3(6)))
			((Sum)(S3(6)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA20 0 105(_component FullAdder)
		(_port
			((X)(c2(7)))
			((Y)(XY3(7)))
			((Cin)(C3(6)))
			((Cout)(C3(7)))
			((Sum)(S3(7)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA21 0 108(_component FullAdder)
		(_port
			((X)(S3(2)))
			((Y)(XY4(1)))
			((Cin)(C4(0)))
			((Cout)(C4(1)))
			((Sum)(S4(1)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA22 0 109(_component FullAdder)
		(_port
			((X)(S3(3)))
			((Y)(XY4(2)))
			((Cin)(C4(1)))
			((Cout)(C4(2)))
			((Sum)(S4(2)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA23 0 110(_component FullAdder)
		(_port
			((X)(S3(4)))
			((Y)(XY4(3)))
			((Cin)(C4(2)))
			((Cout)(C4(3)))
			((Sum)(S4(3)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA24 0 111(_component FullAdder)
		(_port
			((X)(S3(5)))
			((Y)(XY4(4)))
			((Cin)(C4(3)))
			((Cout)(C4(4)))
			((Sum)(S4(4)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA25 0 112(_component FullAdder)
		(_port
			((X)(S3(6)))
			((Y)(XY4(5)))
			((Cin)(C4(4)))
			((Cout)(C4(5)))
			((Sum)(S4(5)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA26 0 113(_component FullAdder)
		(_port
			((X)(S3(7)))
			((Y)(XY4(6)))
			((Cin)(C4(5)))
			((Cout)(C4(6)))
			((Sum)(S4(6)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA27 0 114(_component FullAdder)
		(_port
			((X)(C3(7)))
			((Y)(XY4(7)))
			((Cin)(C4(6)))
			((Cout)(C4(7)))
			((Sum)(S4(7)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA28 0 117(_component FullAdder)
		(_port
			((X)(S4(2)))
			((Y)(XY5(1)))
			((Cin)(C5(0)))
			((Cout)(C5(1)))
			((Sum)(S5(1)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA29 0 118(_component FullAdder)
		(_port
			((X)(S4(3)))
			((Y)(XY5(2)))
			((Cin)(C5(1)))
			((Cout)(C5(2)))
			((Sum)(S5(2)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA30 0 119(_component FullAdder)
		(_port
			((X)(S4(4)))
			((Y)(XY5(3)))
			((Cin)(C5(2)))
			((Cout)(C5(3)))
			((Sum)(S5(3)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA31 0 120(_component FullAdder)
		(_port
			((X)(S4(5)))
			((Y)(XY5(4)))
			((Cin)(C5(3)))
			((Cout)(C5(4)))
			((Sum)(S5(4)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA32 0 121(_component FullAdder)
		(_port
			((X)(S4(6)))
			((Y)(XY5(5)))
			((Cin)(C5(4)))
			((Cout)(C5(5)))
			((Sum)(S5(5)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA33 0 122(_component FullAdder)
		(_port
			((X)(S4(7)))
			((Y)(XY5(6)))
			((Cin)(C5(5)))
			((Cout)(C5(6)))
			((Sum)(S5(6)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA34 0 123(_component FullAdder)
		(_port
			((X)(C4(7)))
			((Y)(XY5(7)))
			((Cin)(C5(6)))
			((Cout)(C5(7)))
			((Sum)(S5(7)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA35 0 126(_component FullAdder)
		(_port
			((X)(S5(2)))
			((Y)(XY6(1)))
			((Cin)(C6(0)))
			((Cout)(C6(1)))
			((Sum)(S6(1)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA36 0 127(_component FullAdder)
		(_port
			((X)(S5(3)))
			((Y)(XY6(2)))
			((Cin)(C6(1)))
			((Cout)(C6(2)))
			((Sum)(S6(2)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA37 0 128(_component FullAdder)
		(_port
			((X)(S5(4)))
			((Y)(XY6(3)))
			((Cin)(C6(2)))
			((Cout)(C6(3)))
			((Sum)(S6(3)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA38 0 129(_component FullAdder)
		(_port
			((X)(S5(5)))
			((Y)(XY6(4)))
			((Cin)(C6(3)))
			((Cout)(C6(4)))
			((Sum)(S6(4)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA39 0 130(_component FullAdder)
		(_port
			((X)(S5(6)))
			((Y)(XY6(5)))
			((Cin)(C6(4)))
			((Cout)(C6(5)))
			((Sum)(S6(5)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA40 0 131(_component FullAdder)
		(_port
			((X)(S5(7)))
			((Y)(XY6(6)))
			((Cin)(C6(5)))
			((Cout)(C6(6)))
			((Sum)(S6(6)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA41 0 132(_component FullAdder)
		(_port
			((X)(C5(7)))
			((Y)(XY6(7)))
			((Cin)(C6(6)))
			((Cout)(C6(7)))
			((Sum)(S6(7)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA42 0 135(_component FullAdder)
		(_port
			((X)(S6(2)))
			((Y)(XY7(1)))
			((Cin)(C7(0)))
			((Cout)(C7(1)))
			((Sum)(S7(1)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA43 0 136(_component FullAdder)
		(_port
			((X)(S6(3)))
			((Y)(XY7(2)))
			((Cin)(C7(1)))
			((Cout)(C7(2)))
			((Sum)(S7(2)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA44 0 137(_component FullAdder)
		(_port
			((X)(S6(4)))
			((Y)(XY7(3)))
			((Cin)(C7(2)))
			((Cout)(C7(3)))
			((Sum)(S7(3)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA45 0 138(_component FullAdder)
		(_port
			((X)(S6(5)))
			((Y)(XY7(4)))
			((Cin)(C7(3)))
			((Cout)(C7(4)))
			((Sum)(S7(4)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA46 0 139(_component FullAdder)
		(_port
			((X)(S6(6)))
			((Y)(XY7(5)))
			((Cin)(C7(4)))
			((Cout)(C7(5)))
			((Sum)(S7(5)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA47 0 140(_component FullAdder)
		(_port
			((X)(S6(7)))
			((Y)(XY7(6)))
			((Cin)(C7(5)))
			((Cout)(C7(6)))
			((Sum)(S7(6)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA48 0 141(_component FullAdder)
		(_port
			((X)(C6(7)))
			((Y)(XY7(7)))
			((Cin)(C7(6)))
			((Cout)(C7(7)))
			((Sum)(S7(7)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation HA1 0 144(_component HalfAdder)
		(_port
			((X)(XY0(2)))
			((Y)(XY1(1)))
			((Cout)(C1(0)))
			((Sum)(S1(0)))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_instantiation HA2 0 145(_component HalfAdder)
		(_port
			((X)(XY1(7)))
			((Y)(C1(6)))
			((Cout)(C1(7)))
			((Sum)(S1(7)))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_instantiation HA3 0 146(_component HalfAdder)
		(_port
			((X)(S1(1)))
			((Y)(XY2(0)))
			((Cout)(C2(0)))
			((Sum)(S2(0)))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_instantiation HA4 0 147(_component HalfAdder)
		(_port
			((X)(S2(1)))
			((Y)(XY3(0)))
			((Cout)(C3(0)))
			((Sum)(S3(0)))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_instantiation HA5 0 148(_component HalfAdder)
		(_port
			((X)(S3(1)))
			((Y)(XY4(0)))
			((Cout)(C4(0)))
			((Sum)(S4(0)))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_instantiation HA6 0 149(_component HalfAdder)
		(_port
			((X)(S4(1)))
			((Y)(XY5(0)))
			((Cout)(C5(0)))
			((Sum)(S5(0)))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_instantiation HA7 0 150(_component HalfAdder)
		(_port
			((X)(S5(1)))
			((Y)(XY6(0)))
			((Cout)(C6(0)))
			((Sum)(S6(0)))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_instantiation HA8 0 151(_component HalfAdder)
		(_port
			((X)(S6(1)))
			((Y)(XY7(0)))
			((Cout)(C7(0)))
			((Sum)(S7(0)))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_object
		(_type (_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array ~extstd.standard.BIT ((_dto i 7 i 0)))))
		(_port (_int X ~BIT_VECTOR{7~downto~0}~12 0 6(_entity(_in))))
		(_type (_int ~BIT_VECTOR{7~downto~0}~122 0 7(_array ~extstd.standard.BIT ((_dto i 7 i 0)))))
		(_port (_int Y ~BIT_VECTOR{7~downto~0}~122 0 7(_entity(_in))))
		(_type (_int ~BIT_VECTOR{15~downto~0}~12 0 8(_array ~extstd.standard.BIT ((_dto i 15 i 0)))))
		(_port (_int P ~BIT_VECTOR{15~downto~0}~12 0 8(_entity(_out))))
		(_type (_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array ~extstd.standard.BIT ((_dto i 7 i 0)))))
		(_signal (_int C1 ~BIT_VECTOR{7~downto~0}~13 0 14(_architecture(_uni))))
		(_signal (_int C2 ~BIT_VECTOR{7~downto~0}~13 0 14(_architecture(_uni))))
		(_signal (_int C3 ~BIT_VECTOR{7~downto~0}~13 0 14(_architecture(_uni))))
		(_signal (_int C4 ~BIT_VECTOR{7~downto~0}~13 0 14(_architecture(_uni))))
		(_signal (_int C5 ~BIT_VECTOR{7~downto~0}~13 0 14(_architecture(_uni))))
		(_signal (_int C6 ~BIT_VECTOR{7~downto~0}~13 0 14(_architecture(_uni))))
		(_signal (_int C7 ~BIT_VECTOR{7~downto~0}~13 0 14(_architecture(_uni))))
		(_signal (_int S1 ~BIT_VECTOR{7~downto~0}~13 0 15(_architecture(_uni))))
		(_signal (_int S2 ~BIT_VECTOR{7~downto~0}~13 0 15(_architecture(_uni))))
		(_signal (_int S3 ~BIT_VECTOR{7~downto~0}~13 0 15(_architecture(_uni))))
		(_signal (_int S4 ~BIT_VECTOR{7~downto~0}~13 0 15(_architecture(_uni))))
		(_signal (_int S5 ~BIT_VECTOR{7~downto~0}~13 0 15(_architecture(_uni))))
		(_signal (_int S6 ~BIT_VECTOR{7~downto~0}~13 0 15(_architecture(_uni))))
		(_signal (_int S7 ~BIT_VECTOR{7~downto~0}~13 0 15(_architecture(_uni))))
		(_signal (_int XY0 ~BIT_VECTOR{7~downto~0}~13 0 16(_architecture(_uni))))
		(_signal (_int XY1 ~BIT_VECTOR{7~downto~0}~13 0 16(_architecture(_uni))))
		(_signal (_int XY2 ~BIT_VECTOR{7~downto~0}~13 0 16(_architecture(_uni))))
		(_signal (_int XY3 ~BIT_VECTOR{7~downto~0}~13 0 16(_architecture(_uni))))
		(_signal (_int XY4 ~BIT_VECTOR{7~downto~0}~13 0 16(_architecture(_uni))))
		(_signal (_int XY5 ~BIT_VECTOR{7~downto~0}~13 0 16(_architecture(_uni))))
		(_signal (_int XY6 ~BIT_VECTOR{7~downto~0}~13 0 16(_architecture(_uni))))
		(_signal (_int XY7 ~BIT_VECTOR{7~downto~0}~13 0 16(_architecture(_uni))))
		(_process
			(line__40(_architecture 0 0 40(_assignment (_target(17(0)))(_sensitivity(0(0))(1(0))))))
			(line__40__1(_architecture 1 0 40(_assignment (_target(18(0)))(_sensitivity(0(0))(1(1))))))
			(line__41(_architecture 2 0 41(_assignment (_target(17(1)))(_sensitivity(0(1))(1(0))))))
			(line__41__1(_architecture 3 0 41(_assignment (_target(18(1)))(_sensitivity(0(1))(1(1))))))
			(line__42(_architecture 4 0 42(_assignment (_target(17(2)))(_sensitivity(0(2))(1(0))))))
			(line__42__1(_architecture 5 0 42(_assignment (_target(18(2)))(_sensitivity(0(2))(1(1))))))
			(line__43(_architecture 6 0 43(_assignment (_target(17(3)))(_sensitivity(0(3))(1(0))))))
			(line__43__1(_architecture 7 0 43(_assignment (_target(18(3)))(_sensitivity(0(3))(1(1))))))
			(line__44(_architecture 8 0 44(_assignment (_target(17(4)))(_sensitivity(0(4))(1(0))))))
			(line__44__1(_architecture 9 0 44(_assignment (_target(18(4)))(_sensitivity(0(4))(1(1))))))
			(line__45(_architecture 10 0 45(_assignment (_target(17(5)))(_sensitivity(0(5))(1(0))))))
			(line__45__1(_architecture 11 0 45(_assignment (_target(18(5)))(_sensitivity(0(5))(1(1))))))
			(line__46(_architecture 12 0 46(_assignment (_target(17(6)))(_sensitivity(0(6))(1(0))))))
			(line__46__1(_architecture 13 0 46(_assignment (_target(18(6)))(_sensitivity(0(6))(1(1))))))
			(line__47(_architecture 14 0 47(_assignment (_target(17(7)))(_sensitivity(0(7))(1(0))))))
			(line__47__1(_architecture 15 0 47(_assignment (_target(18(7)))(_sensitivity(0(7))(1(1))))))
			(line__50(_architecture 16 0 50(_assignment (_target(19(0)))(_sensitivity(0(0))(1(2))))))
			(line__50__1(_architecture 17 0 50(_assignment (_target(20(0)))(_sensitivity(0(0))(1(3))))))
			(line__51(_architecture 18 0 51(_assignment (_target(19(1)))(_sensitivity(0(1))(1(2))))))
			(line__51__1(_architecture 19 0 51(_assignment (_target(20(1)))(_sensitivity(0(1))(1(3))))))
			(line__52(_architecture 20 0 52(_assignment (_target(19(2)))(_sensitivity(0(2))(1(2))))))
			(line__52__1(_architecture 21 0 52(_assignment (_target(20(2)))(_sensitivity(0(2))(1(3))))))
			(line__53(_architecture 22 0 53(_assignment (_target(19(3)))(_sensitivity(0(3))(1(2))))))
			(line__53__1(_architecture 23 0 53(_assignment (_target(20(3)))(_sensitivity(0(3))(1(3))))))
			(line__54(_architecture 24 0 54(_assignment (_target(19(4)))(_sensitivity(0(4))(1(2))))))
			(line__54__1(_architecture 25 0 54(_assignment (_target(20(4)))(_sensitivity(0(4))(1(3))))))
			(line__55(_architecture 26 0 55(_assignment (_target(19(5)))(_sensitivity(0(5))(1(2))))))
			(line__55__1(_architecture 27 0 55(_assignment (_target(20(5)))(_sensitivity(0(5))(1(3))))))
			(line__56(_architecture 28 0 56(_assignment (_target(19(6)))(_sensitivity(0(6))(1(2))))))
			(line__56__1(_architecture 29 0 56(_assignment (_target(20(6)))(_sensitivity(0(6))(1(3))))))
			(line__57(_architecture 30 0 57(_assignment (_target(19(7)))(_sensitivity(0(7))(1(2))))))
			(line__57__1(_architecture 31 0 57(_assignment (_target(20(7)))(_sensitivity(0(7))(1(3))))))
			(line__60(_architecture 32 0 60(_assignment (_target(21(0)))(_sensitivity(0(0))(1(4))))))
			(line__60__1(_architecture 33 0 60(_assignment (_target(22(0)))(_sensitivity(0(0))(1(5))))))
			(line__61(_architecture 34 0 61(_assignment (_target(21(1)))(_sensitivity(0(1))(1(4))))))
			(line__61__1(_architecture 35 0 61(_assignment (_target(22(1)))(_sensitivity(0(1))(1(5))))))
			(line__62(_architecture 36 0 62(_assignment (_target(21(2)))(_sensitivity(0(2))(1(4))))))
			(line__62__1(_architecture 37 0 62(_assignment (_target(22(2)))(_sensitivity(0(2))(1(5))))))
			(line__63(_architecture 38 0 63(_assignment (_target(21(3)))(_sensitivity(0(3))(1(4))))))
			(line__63__1(_architecture 39 0 63(_assignment (_target(22(3)))(_sensitivity(0(3))(1(5))))))
			(line__64(_architecture 40 0 64(_assignment (_target(21(4)))(_sensitivity(0(4))(1(4))))))
			(line__64__1(_architecture 41 0 64(_assignment (_target(22(4)))(_sensitivity(0(4))(1(5))))))
			(line__65(_architecture 42 0 65(_assignment (_target(21(5)))(_sensitivity(0(5))(1(4))))))
			(line__65__1(_architecture 43 0 65(_assignment (_target(22(5)))(_sensitivity(0(5))(1(5))))))
			(line__66(_architecture 44 0 66(_assignment (_target(21(6)))(_sensitivity(0(6))(1(4))))))
			(line__66__1(_architecture 45 0 66(_assignment (_target(22(6)))(_sensitivity(0(6))(1(5))))))
			(line__67(_architecture 46 0 67(_assignment (_target(21(7)))(_sensitivity(0(7))(1(4))))))
			(line__67__1(_architecture 47 0 67(_assignment (_target(22(7)))(_sensitivity(0(7))(1(5))))))
			(line__70(_architecture 48 0 70(_assignment (_target(23(0)))(_sensitivity(0(0))(1(6))))))
			(line__70__1(_architecture 49 0 70(_assignment (_target(24(0)))(_sensitivity(0(0))(1(7))))))
			(line__71(_architecture 50 0 71(_assignment (_target(23(1)))(_sensitivity(0(1))(1(6))))))
			(line__71__1(_architecture 51 0 71(_assignment (_target(24(1)))(_sensitivity(0(1))(1(7))))))
			(line__72(_architecture 52 0 72(_assignment (_target(23(2)))(_sensitivity(0(2))(1(6))))))
			(line__72__1(_architecture 53 0 72(_assignment (_target(24(2)))(_sensitivity(0(2))(1(7))))))
			(line__73(_architecture 54 0 73(_assignment (_target(23(3)))(_sensitivity(0(3))(1(6))))))
			(line__73__1(_architecture 55 0 73(_assignment (_target(24(3)))(_sensitivity(0(3))(1(7))))))
			(line__74(_architecture 56 0 74(_assignment (_target(23(4)))(_sensitivity(0(4))(1(6))))))
			(line__74__1(_architecture 57 0 74(_assignment (_target(24(4)))(_sensitivity(0(4))(1(7))))))
			(line__75(_architecture 58 0 75(_assignment (_target(23(5)))(_sensitivity(0(5))(1(6))))))
			(line__75__1(_architecture 59 0 75(_assignment (_target(24(5)))(_sensitivity(0(5))(1(7))))))
			(line__76(_architecture 60 0 76(_assignment (_target(23(6)))(_sensitivity(0(6))(1(6))))))
			(line__76__1(_architecture 61 0 76(_assignment (_target(24(6)))(_sensitivity(0(6))(1(7))))))
			(line__77(_architecture 62 0 77(_assignment (_target(23(7)))(_sensitivity(0(7))(1(6))))))
			(line__77__1(_architecture 63 0 77(_assignment (_target(24(7)))(_sensitivity(0(7))(1(7))))))
			(line__152(_architecture 64 0 152(_assignment (_alias((P(0))(XY0(0))))(_target(2(0)))(_sensitivity(17(0))))))
			(line__153(_architecture 65 0 153(_assignment (_alias((P(1))(S1(0))))(_target(2(1)))(_sensitivity(10(0))))))
			(line__154(_architecture 66 0 154(_assignment (_alias((P(2))(S2(0))))(_target(2(2)))(_sensitivity(11(0))))))
			(line__155(_architecture 67 0 155(_assignment (_alias((P(3))(S3(0))))(_target(2(3)))(_sensitivity(12(0))))))
			(line__156(_architecture 68 0 156(_assignment (_alias((P(4))(S4(0))))(_target(2(4)))(_sensitivity(13(0))))))
			(line__157(_architecture 69 0 157(_assignment (_alias((P(5))(S5(0))))(_target(2(5)))(_sensitivity(14(0))))))
			(line__158(_architecture 70 0 158(_assignment (_alias((P(6))(S6(0))))(_target(2(6)))(_sensitivity(15(0))))))
			(line__159(_architecture 71 0 159(_assignment (_alias((P(7))(S7(0))))(_target(2(7)))(_sensitivity(16(0))))))
			(line__160(_architecture 72 0 160(_assignment (_alias((P(8))(S7(1))))(_target(2(8)))(_sensitivity(16(1))))))
			(line__161(_architecture 73 0 161(_assignment (_alias((P(9))(S7(2))))(_target(2(9)))(_sensitivity(16(2))))))
			(line__162(_architecture 74 0 162(_assignment (_alias((P(10))(S7(3))))(_target(2(10)))(_sensitivity(16(3))))))
			(line__163(_architecture 75 0 163(_assignment (_alias((P(11))(S7(4))))(_target(2(11)))(_sensitivity(16(4))))))
			(line__164(_architecture 76 0 164(_assignment (_alias((P(12))(S7(5))))(_target(2(12)))(_sensitivity(16(5))))))
			(line__165(_architecture 77 0 165(_assignment (_alias((P(13))(S7(6))))(_target(2(13)))(_sensitivity(16(6))))))
			(line__166(_architecture 78 0 166(_assignment (_alias((P(14))(S7(7))))(_target(2(14)))(_sensitivity(16(7))))))
			(line__167(_architecture 79 0 167(_assignment (_alias((P(15))(C7(7))))(_target(2(15)))(_sensitivity(9(7))))))
		)
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Array_Mul 80 -1)
)
I 000050 55 22226         1622037496942 Array_Mul
(_unit VHDL (array_mul 0 4(array_mul 0 12))
	(_version vc1)
	(_time 1622037496943 2021.05.26 15:58:16)
	(_source (\./../src/Array_Mul.vhd\))
	(_code 16111f101240400046190f4f111042111310451017)
	(_entity
		(_time 1621625116729)
	)
	(_component
		(FullAdder
			(_object
				(_port (_int X ~extstd.standard.BIT 0 29(_entity (_in))))
				(_port (_int Y ~extstd.standard.BIT 0 30(_entity (_in))))
				(_port (_int Cin ~extstd.standard.BIT 0 31(_entity (_in))))
				(_port (_int Cout ~extstd.standard.BIT 0 32(_entity (_out))))
				(_port (_int Sum ~extstd.standard.BIT 0 33(_entity (_out))))
			)
		)
		(HalfAdder
			(_object
				(_port (_int X ~extstd.standard.BIT 0 20(_entity (_in))))
				(_port (_int Y ~extstd.standard.BIT 0 21(_entity (_in))))
				(_port (_int Cout ~extstd.standard.BIT 0 22(_entity (_out))))
				(_port (_int Sum ~extstd.standard.BIT 0 23(_entity (_out))))
			)
		)
	)
	(_instantiation FA1 0 82(_component FullAdder)
		(_port
			((X)(XY0(2)))
			((Y)(XY1(1)))
			((Cin)(C1(0)))
			((Cout)(C1(1)))
			((Sum)(S1(1)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA2 0 83(_component FullAdder)
		(_port
			((X)(XY0(3)))
			((Y)(XY1(2)))
			((Cin)(C1(1)))
			((Cout)(C1(2)))
			((Sum)(S1(2)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA3 0 84(_component FullAdder)
		(_port
			((X)(XY0(4)))
			((Y)(XY1(3)))
			((Cin)(C1(2)))
			((Cout)(C1(3)))
			((Sum)(S1(3)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA4 0 85(_component FullAdder)
		(_port
			((X)(XY0(5)))
			((Y)(XY1(4)))
			((Cin)(C1(3)))
			((Cout)(C1(4)))
			((Sum)(S1(4)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA5 0 86(_component FullAdder)
		(_port
			((X)(XY0(6)))
			((Y)(XY1(5)))
			((Cin)(C1(4)))
			((Cout)(C1(5)))
			((Sum)(S1(5)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA6 0 87(_component FullAdder)
		(_port
			((X)(XY0(7)))
			((Y)(XY1(6)))
			((Cin)(C1(5)))
			((Cout)(C1(6)))
			((Sum)(S1(6)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA7 0 90(_component FullAdder)
		(_port
			((X)(S1(2)))
			((Y)(XY2(1)))
			((Cin)(C2(0)))
			((Cout)(C2(1)))
			((Sum)(S2(1)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA8 0 91(_component FullAdder)
		(_port
			((X)(S1(3)))
			((Y)(XY2(2)))
			((Cin)(C2(1)))
			((Cout)(C2(2)))
			((Sum)(S2(2)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA9 0 92(_component FullAdder)
		(_port
			((X)(S1(4)))
			((Y)(XY2(3)))
			((Cin)(C2(2)))
			((Cout)(C2(3)))
			((Sum)(S2(3)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA10 0 93(_component FullAdder)
		(_port
			((X)(S1(5)))
			((Y)(XY2(4)))
			((Cin)(C2(3)))
			((Cout)(C2(4)))
			((Sum)(S2(4)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA11 0 94(_component FullAdder)
		(_port
			((X)(S1(6)))
			((Y)(XY2(5)))
			((Cin)(C2(4)))
			((Cout)(C2(5)))
			((Sum)(S2(5)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA12 0 95(_component FullAdder)
		(_port
			((X)(S1(7)))
			((Y)(XY2(6)))
			((Cin)(C2(5)))
			((Cout)(C2(6)))
			((Sum)(S2(6)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA13 0 96(_component FullAdder)
		(_port
			((X)(C1(7)))
			((Y)(XY2(7)))
			((Cin)(C2(6)))
			((Cout)(C2(7)))
			((Sum)(S2(7)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA14 0 99(_component FullAdder)
		(_port
			((X)(S2(2)))
			((Y)(XY3(1)))
			((Cin)(C3(0)))
			((Cout)(C3(1)))
			((Sum)(S3(1)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA15 0 100(_component FullAdder)
		(_port
			((X)(S2(3)))
			((Y)(XY3(2)))
			((Cin)(C3(1)))
			((Cout)(C3(2)))
			((Sum)(S3(2)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA16 0 101(_component FullAdder)
		(_port
			((X)(S2(4)))
			((Y)(XY3(3)))
			((Cin)(C3(2)))
			((Cout)(C3(3)))
			((Sum)(S3(3)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA17 0 102(_component FullAdder)
		(_port
			((X)(S2(5)))
			((Y)(XY3(4)))
			((Cin)(C3(3)))
			((Cout)(C3(4)))
			((Sum)(S3(4)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA18 0 103(_component FullAdder)
		(_port
			((X)(S2(6)))
			((Y)(XY3(5)))
			((Cin)(C3(4)))
			((Cout)(C3(5)))
			((Sum)(S3(5)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA19 0 104(_component FullAdder)
		(_port
			((X)(S2(7)))
			((Y)(XY3(6)))
			((Cin)(C3(5)))
			((Cout)(C3(6)))
			((Sum)(S3(6)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA20 0 105(_component FullAdder)
		(_port
			((X)(c2(7)))
			((Y)(XY3(7)))
			((Cin)(C3(6)))
			((Cout)(C3(7)))
			((Sum)(S3(7)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA21 0 108(_component FullAdder)
		(_port
			((X)(S3(2)))
			((Y)(XY4(1)))
			((Cin)(C4(0)))
			((Cout)(C4(1)))
			((Sum)(S4(1)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA22 0 109(_component FullAdder)
		(_port
			((X)(S3(3)))
			((Y)(XY4(2)))
			((Cin)(C4(1)))
			((Cout)(C4(2)))
			((Sum)(S4(2)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA23 0 110(_component FullAdder)
		(_port
			((X)(S3(4)))
			((Y)(XY4(3)))
			((Cin)(C4(2)))
			((Cout)(C4(3)))
			((Sum)(S4(3)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA24 0 111(_component FullAdder)
		(_port
			((X)(S3(5)))
			((Y)(XY4(4)))
			((Cin)(C4(3)))
			((Cout)(C4(4)))
			((Sum)(S4(4)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA25 0 112(_component FullAdder)
		(_port
			((X)(S3(6)))
			((Y)(XY4(5)))
			((Cin)(C4(4)))
			((Cout)(C4(5)))
			((Sum)(S4(5)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA26 0 113(_component FullAdder)
		(_port
			((X)(S3(7)))
			((Y)(XY4(6)))
			((Cin)(C4(5)))
			((Cout)(C4(6)))
			((Sum)(S4(6)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA27 0 114(_component FullAdder)
		(_port
			((X)(C3(7)))
			((Y)(XY4(7)))
			((Cin)(C4(6)))
			((Cout)(C4(7)))
			((Sum)(S4(7)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA28 0 117(_component FullAdder)
		(_port
			((X)(S4(2)))
			((Y)(XY5(1)))
			((Cin)(C5(0)))
			((Cout)(C5(1)))
			((Sum)(S5(1)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA29 0 118(_component FullAdder)
		(_port
			((X)(S4(3)))
			((Y)(XY5(2)))
			((Cin)(C5(1)))
			((Cout)(C5(2)))
			((Sum)(S5(2)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA30 0 119(_component FullAdder)
		(_port
			((X)(S4(4)))
			((Y)(XY5(3)))
			((Cin)(C5(2)))
			((Cout)(C5(3)))
			((Sum)(S5(3)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA31 0 120(_component FullAdder)
		(_port
			((X)(S4(5)))
			((Y)(XY5(4)))
			((Cin)(C5(3)))
			((Cout)(C5(4)))
			((Sum)(S5(4)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA32 0 121(_component FullAdder)
		(_port
			((X)(S4(6)))
			((Y)(XY5(5)))
			((Cin)(C5(4)))
			((Cout)(C5(5)))
			((Sum)(S5(5)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA33 0 122(_component FullAdder)
		(_port
			((X)(S4(7)))
			((Y)(XY5(6)))
			((Cin)(C5(5)))
			((Cout)(C5(6)))
			((Sum)(S5(6)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA34 0 123(_component FullAdder)
		(_port
			((X)(C4(7)))
			((Y)(XY5(7)))
			((Cin)(C5(6)))
			((Cout)(C5(7)))
			((Sum)(S5(7)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA35 0 126(_component FullAdder)
		(_port
			((X)(S5(2)))
			((Y)(XY6(1)))
			((Cin)(C6(0)))
			((Cout)(C6(1)))
			((Sum)(S6(1)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA36 0 127(_component FullAdder)
		(_port
			((X)(S5(3)))
			((Y)(XY6(2)))
			((Cin)(C6(1)))
			((Cout)(C6(2)))
			((Sum)(S6(2)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA37 0 128(_component FullAdder)
		(_port
			((X)(S5(4)))
			((Y)(XY6(3)))
			((Cin)(C6(2)))
			((Cout)(C6(3)))
			((Sum)(S6(3)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA38 0 129(_component FullAdder)
		(_port
			((X)(S5(5)))
			((Y)(XY6(4)))
			((Cin)(C6(3)))
			((Cout)(C6(4)))
			((Sum)(S6(4)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA39 0 130(_component FullAdder)
		(_port
			((X)(S5(6)))
			((Y)(XY6(5)))
			((Cin)(C6(4)))
			((Cout)(C6(5)))
			((Sum)(S6(5)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA40 0 131(_component FullAdder)
		(_port
			((X)(S5(7)))
			((Y)(XY6(6)))
			((Cin)(C6(5)))
			((Cout)(C6(6)))
			((Sum)(S6(6)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA41 0 132(_component FullAdder)
		(_port
			((X)(C5(7)))
			((Y)(XY6(7)))
			((Cin)(C6(6)))
			((Cout)(C6(7)))
			((Sum)(S6(7)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA42 0 135(_component FullAdder)
		(_port
			((X)(S6(2)))
			((Y)(XY7(1)))
			((Cin)(C7(0)))
			((Cout)(C7(1)))
			((Sum)(S7(1)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA43 0 136(_component FullAdder)
		(_port
			((X)(S6(3)))
			((Y)(XY7(2)))
			((Cin)(C7(1)))
			((Cout)(C7(2)))
			((Sum)(S7(2)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA44 0 137(_component FullAdder)
		(_port
			((X)(S6(4)))
			((Y)(XY7(3)))
			((Cin)(C7(2)))
			((Cout)(C7(3)))
			((Sum)(S7(3)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA45 0 138(_component FullAdder)
		(_port
			((X)(S6(5)))
			((Y)(XY7(4)))
			((Cin)(C7(3)))
			((Cout)(C7(4)))
			((Sum)(S7(4)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA46 0 139(_component FullAdder)
		(_port
			((X)(S6(6)))
			((Y)(XY7(5)))
			((Cin)(C7(4)))
			((Cout)(C7(5)))
			((Sum)(S7(5)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA47 0 140(_component FullAdder)
		(_port
			((X)(S6(7)))
			((Y)(XY7(6)))
			((Cin)(C7(5)))
			((Cout)(C7(6)))
			((Sum)(S7(6)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA48 0 141(_component FullAdder)
		(_port
			((X)(C6(7)))
			((Y)(XY7(7)))
			((Cin)(C7(6)))
			((Cout)(C7(7)))
			((Sum)(S7(7)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation HA1 0 144(_component HalfAdder)
		(_port
			((X)(XY0(2)))
			((Y)(XY1(1)))
			((Cout)(C1(0)))
			((Sum)(S1(0)))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_instantiation HA2 0 145(_component HalfAdder)
		(_port
			((X)(XY1(7)))
			((Y)(C1(6)))
			((Cout)(C1(7)))
			((Sum)(S1(7)))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_instantiation HA3 0 146(_component HalfAdder)
		(_port
			((X)(S1(1)))
			((Y)(XY2(0)))
			((Cout)(C2(0)))
			((Sum)(S2(0)))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_instantiation HA4 0 147(_component HalfAdder)
		(_port
			((X)(S2(1)))
			((Y)(XY3(0)))
			((Cout)(C3(0)))
			((Sum)(S3(0)))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_instantiation HA5 0 148(_component HalfAdder)
		(_port
			((X)(S3(1)))
			((Y)(XY4(0)))
			((Cout)(C4(0)))
			((Sum)(S4(0)))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_instantiation HA6 0 149(_component HalfAdder)
		(_port
			((X)(S4(1)))
			((Y)(XY5(0)))
			((Cout)(C5(0)))
			((Sum)(S5(0)))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_instantiation HA7 0 150(_component HalfAdder)
		(_port
			((X)(S5(1)))
			((Y)(XY6(0)))
			((Cout)(C6(0)))
			((Sum)(S6(0)))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_instantiation HA8 0 151(_component HalfAdder)
		(_port
			((X)(S6(1)))
			((Y)(XY7(0)))
			((Cout)(C7(0)))
			((Sum)(S7(0)))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_object
		(_type (_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array ~extstd.standard.BIT ((_dto i 7 i 0)))))
		(_port (_int X ~BIT_VECTOR{7~downto~0}~12 0 6(_entity(_in))))
		(_type (_int ~BIT_VECTOR{7~downto~0}~122 0 7(_array ~extstd.standard.BIT ((_dto i 7 i 0)))))
		(_port (_int Y ~BIT_VECTOR{7~downto~0}~122 0 7(_entity(_in))))
		(_type (_int ~BIT_VECTOR{15~downto~0}~12 0 8(_array ~extstd.standard.BIT ((_dto i 15 i 0)))))
		(_port (_int P ~BIT_VECTOR{15~downto~0}~12 0 8(_entity(_out))))
		(_type (_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array ~extstd.standard.BIT ((_dto i 7 i 0)))))
		(_signal (_int C1 ~BIT_VECTOR{7~downto~0}~13 0 14(_architecture(_uni))))
		(_signal (_int C2 ~BIT_VECTOR{7~downto~0}~13 0 14(_architecture(_uni))))
		(_signal (_int C3 ~BIT_VECTOR{7~downto~0}~13 0 14(_architecture(_uni))))
		(_signal (_int C4 ~BIT_VECTOR{7~downto~0}~13 0 14(_architecture(_uni))))
		(_signal (_int C5 ~BIT_VECTOR{7~downto~0}~13 0 14(_architecture(_uni))))
		(_signal (_int C6 ~BIT_VECTOR{7~downto~0}~13 0 14(_architecture(_uni))))
		(_signal (_int C7 ~BIT_VECTOR{7~downto~0}~13 0 14(_architecture(_uni))))
		(_signal (_int S1 ~BIT_VECTOR{7~downto~0}~13 0 15(_architecture(_uni))))
		(_signal (_int S2 ~BIT_VECTOR{7~downto~0}~13 0 15(_architecture(_uni))))
		(_signal (_int S3 ~BIT_VECTOR{7~downto~0}~13 0 15(_architecture(_uni))))
		(_signal (_int S4 ~BIT_VECTOR{7~downto~0}~13 0 15(_architecture(_uni))))
		(_signal (_int S5 ~BIT_VECTOR{7~downto~0}~13 0 15(_architecture(_uni))))
		(_signal (_int S6 ~BIT_VECTOR{7~downto~0}~13 0 15(_architecture(_uni))))
		(_signal (_int S7 ~BIT_VECTOR{7~downto~0}~13 0 15(_architecture(_uni))))
		(_signal (_int XY0 ~BIT_VECTOR{7~downto~0}~13 0 16(_architecture(_uni))))
		(_signal (_int XY1 ~BIT_VECTOR{7~downto~0}~13 0 16(_architecture(_uni))))
		(_signal (_int XY2 ~BIT_VECTOR{7~downto~0}~13 0 16(_architecture(_uni))))
		(_signal (_int XY3 ~BIT_VECTOR{7~downto~0}~13 0 16(_architecture(_uni))))
		(_signal (_int XY4 ~BIT_VECTOR{7~downto~0}~13 0 16(_architecture(_uni))))
		(_signal (_int XY5 ~BIT_VECTOR{7~downto~0}~13 0 16(_architecture(_uni))))
		(_signal (_int XY6 ~BIT_VECTOR{7~downto~0}~13 0 16(_architecture(_uni))))
		(_signal (_int XY7 ~BIT_VECTOR{7~downto~0}~13 0 16(_architecture(_uni))))
		(_process
			(line__40(_architecture 0 0 40(_assignment (_target(17(0)))(_sensitivity(0(0))(1(0))))))
			(line__40__1(_architecture 1 0 40(_assignment (_target(18(0)))(_sensitivity(0(0))(1(1))))))
			(line__41(_architecture 2 0 41(_assignment (_target(17(1)))(_sensitivity(0(1))(1(0))))))
			(line__41__1(_architecture 3 0 41(_assignment (_target(18(1)))(_sensitivity(0(1))(1(1))))))
			(line__42(_architecture 4 0 42(_assignment (_target(17(2)))(_sensitivity(0(2))(1(0))))))
			(line__42__1(_architecture 5 0 42(_assignment (_target(18(2)))(_sensitivity(0(2))(1(1))))))
			(line__43(_architecture 6 0 43(_assignment (_target(17(3)))(_sensitivity(0(3))(1(0))))))
			(line__43__1(_architecture 7 0 43(_assignment (_target(18(3)))(_sensitivity(0(3))(1(1))))))
			(line__44(_architecture 8 0 44(_assignment (_target(17(4)))(_sensitivity(0(4))(1(0))))))
			(line__44__1(_architecture 9 0 44(_assignment (_target(18(4)))(_sensitivity(0(4))(1(1))))))
			(line__45(_architecture 10 0 45(_assignment (_target(17(5)))(_sensitivity(0(5))(1(0))))))
			(line__45__1(_architecture 11 0 45(_assignment (_target(18(5)))(_sensitivity(0(5))(1(1))))))
			(line__46(_architecture 12 0 46(_assignment (_target(17(6)))(_sensitivity(0(6))(1(0))))))
			(line__46__1(_architecture 13 0 46(_assignment (_target(18(6)))(_sensitivity(0(6))(1(1))))))
			(line__47(_architecture 14 0 47(_assignment (_target(17(7)))(_sensitivity(0(7))(1(0))))))
			(line__47__1(_architecture 15 0 47(_assignment (_target(18(7)))(_sensitivity(0(7))(1(1))))))
			(line__50(_architecture 16 0 50(_assignment (_target(19(0)))(_sensitivity(0(0))(1(2))))))
			(line__50__1(_architecture 17 0 50(_assignment (_target(20(0)))(_sensitivity(0(0))(1(3))))))
			(line__51(_architecture 18 0 51(_assignment (_target(19(1)))(_sensitivity(0(1))(1(2))))))
			(line__51__1(_architecture 19 0 51(_assignment (_target(20(1)))(_sensitivity(0(1))(1(3))))))
			(line__52(_architecture 20 0 52(_assignment (_target(19(2)))(_sensitivity(0(2))(1(2))))))
			(line__52__1(_architecture 21 0 52(_assignment (_target(20(2)))(_sensitivity(0(2))(1(3))))))
			(line__53(_architecture 22 0 53(_assignment (_target(19(3)))(_sensitivity(0(3))(1(2))))))
			(line__53__1(_architecture 23 0 53(_assignment (_target(20(3)))(_sensitivity(0(3))(1(3))))))
			(line__54(_architecture 24 0 54(_assignment (_target(19(4)))(_sensitivity(0(4))(1(2))))))
			(line__54__1(_architecture 25 0 54(_assignment (_target(20(4)))(_sensitivity(0(4))(1(3))))))
			(line__55(_architecture 26 0 55(_assignment (_target(19(5)))(_sensitivity(0(5))(1(2))))))
			(line__55__1(_architecture 27 0 55(_assignment (_target(20(5)))(_sensitivity(0(5))(1(3))))))
			(line__56(_architecture 28 0 56(_assignment (_target(19(6)))(_sensitivity(0(6))(1(2))))))
			(line__56__1(_architecture 29 0 56(_assignment (_target(20(6)))(_sensitivity(0(6))(1(3))))))
			(line__57(_architecture 30 0 57(_assignment (_target(19(7)))(_sensitivity(0(7))(1(2))))))
			(line__57__1(_architecture 31 0 57(_assignment (_target(20(7)))(_sensitivity(0(7))(1(3))))))
			(line__60(_architecture 32 0 60(_assignment (_target(21(0)))(_sensitivity(0(0))(1(4))))))
			(line__60__1(_architecture 33 0 60(_assignment (_target(22(0)))(_sensitivity(0(0))(1(5))))))
			(line__61(_architecture 34 0 61(_assignment (_target(21(1)))(_sensitivity(0(1))(1(4))))))
			(line__61__1(_architecture 35 0 61(_assignment (_target(22(1)))(_sensitivity(0(1))(1(5))))))
			(line__62(_architecture 36 0 62(_assignment (_target(21(2)))(_sensitivity(0(2))(1(4))))))
			(line__62__1(_architecture 37 0 62(_assignment (_target(22(2)))(_sensitivity(0(2))(1(5))))))
			(line__63(_architecture 38 0 63(_assignment (_target(21(3)))(_sensitivity(0(3))(1(4))))))
			(line__63__1(_architecture 39 0 63(_assignment (_target(22(3)))(_sensitivity(0(3))(1(5))))))
			(line__64(_architecture 40 0 64(_assignment (_target(21(4)))(_sensitivity(0(4))(1(4))))))
			(line__64__1(_architecture 41 0 64(_assignment (_target(22(4)))(_sensitivity(0(4))(1(5))))))
			(line__65(_architecture 42 0 65(_assignment (_target(21(5)))(_sensitivity(0(5))(1(4))))))
			(line__65__1(_architecture 43 0 65(_assignment (_target(22(5)))(_sensitivity(0(5))(1(5))))))
			(line__66(_architecture 44 0 66(_assignment (_target(21(6)))(_sensitivity(0(6))(1(4))))))
			(line__66__1(_architecture 45 0 66(_assignment (_target(22(6)))(_sensitivity(0(6))(1(5))))))
			(line__67(_architecture 46 0 67(_assignment (_target(21(7)))(_sensitivity(0(7))(1(4))))))
			(line__67__1(_architecture 47 0 67(_assignment (_target(22(7)))(_sensitivity(0(7))(1(5))))))
			(line__70(_architecture 48 0 70(_assignment (_target(23(0)))(_sensitivity(0(0))(1(6))))))
			(line__70__1(_architecture 49 0 70(_assignment (_target(24(0)))(_sensitivity(0(0))(1(7))))))
			(line__71(_architecture 50 0 71(_assignment (_target(23(1)))(_sensitivity(0(1))(1(6))))))
			(line__71__1(_architecture 51 0 71(_assignment (_target(24(1)))(_sensitivity(0(1))(1(7))))))
			(line__72(_architecture 52 0 72(_assignment (_target(23(2)))(_sensitivity(0(2))(1(6))))))
			(line__72__1(_architecture 53 0 72(_assignment (_target(24(2)))(_sensitivity(0(2))(1(7))))))
			(line__73(_architecture 54 0 73(_assignment (_target(23(3)))(_sensitivity(0(3))(1(6))))))
			(line__73__1(_architecture 55 0 73(_assignment (_target(24(3)))(_sensitivity(0(3))(1(7))))))
			(line__74(_architecture 56 0 74(_assignment (_target(23(4)))(_sensitivity(0(4))(1(6))))))
			(line__74__1(_architecture 57 0 74(_assignment (_target(24(4)))(_sensitivity(0(4))(1(7))))))
			(line__75(_architecture 58 0 75(_assignment (_target(23(5)))(_sensitivity(0(5))(1(6))))))
			(line__75__1(_architecture 59 0 75(_assignment (_target(24(5)))(_sensitivity(0(5))(1(7))))))
			(line__76(_architecture 60 0 76(_assignment (_target(23(6)))(_sensitivity(0(6))(1(6))))))
			(line__76__1(_architecture 61 0 76(_assignment (_target(24(6)))(_sensitivity(0(6))(1(7))))))
			(line__77(_architecture 62 0 77(_assignment (_target(23(7)))(_sensitivity(0(7))(1(6))))))
			(line__77__1(_architecture 63 0 77(_assignment (_target(24(7)))(_sensitivity(0(7))(1(7))))))
			(line__152(_architecture 64 0 152(_assignment (_alias((P(0))(XY0(0))))(_target(2(0)))(_sensitivity(17(0))))))
			(line__153(_architecture 65 0 153(_assignment (_alias((P(1))(S1(0))))(_target(2(1)))(_sensitivity(10(0))))))
			(line__154(_architecture 66 0 154(_assignment (_alias((P(2))(S2(0))))(_target(2(2)))(_sensitivity(11(0))))))
			(line__155(_architecture 67 0 155(_assignment (_alias((P(3))(S3(0))))(_target(2(3)))(_sensitivity(12(0))))))
			(line__156(_architecture 68 0 156(_assignment (_alias((P(4))(S4(0))))(_target(2(4)))(_sensitivity(13(0))))))
			(line__157(_architecture 69 0 157(_assignment (_alias((P(5))(S5(0))))(_target(2(5)))(_sensitivity(14(0))))))
			(line__158(_architecture 70 0 158(_assignment (_alias((P(6))(S6(0))))(_target(2(6)))(_sensitivity(15(0))))))
			(line__159(_architecture 71 0 159(_assignment (_alias((P(7))(S7(0))))(_target(2(7)))(_sensitivity(16(0))))))
			(line__160(_architecture 72 0 160(_assignment (_alias((P(8))(S7(1))))(_target(2(8)))(_sensitivity(16(1))))))
			(line__161(_architecture 73 0 161(_assignment (_alias((P(9))(S7(2))))(_target(2(9)))(_sensitivity(16(2))))))
			(line__162(_architecture 74 0 162(_assignment (_alias((P(10))(S7(3))))(_target(2(10)))(_sensitivity(16(3))))))
			(line__163(_architecture 75 0 163(_assignment (_alias((P(11))(S7(4))))(_target(2(11)))(_sensitivity(16(4))))))
			(line__164(_architecture 76 0 164(_assignment (_alias((P(12))(S7(5))))(_target(2(12)))(_sensitivity(16(5))))))
			(line__165(_architecture 77 0 165(_assignment (_alias((P(13))(S7(6))))(_target(2(13)))(_sensitivity(16(6))))))
			(line__166(_architecture 78 0 166(_assignment (_alias((P(14))(S7(7))))(_target(2(14)))(_sensitivity(16(7))))))
			(line__167(_architecture 79 0 167(_assignment (_alias((P(15))(C7(7))))(_target(2(15)))(_sensitivity(9(7))))))
		)
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Array_Mul 80 -1)
)
V 000056 55 1832          1622037601682 TB_ARCHITECTURE
(_unit VHDL (array_mul_tb 0 6(tb_architecture 0 9))
	(_version vc1)
	(_time 1622037601683 2021.05.26 16:00:01)
	(_source (\./../src/TestBench/array_mul_TB.vhd\))
	(_code 346034303262622236652d6d333260333132673162)
	(_entity
		(_time 1621652402078)
	)
	(_component
		(Array_Mul
			(_object
				(_port (_int X ~BIT_VECTOR{7~downto~0}~13 0 13(_entity (_in))))
				(_port (_int Y ~BIT_VECTOR{7~downto~0}~132 0 14(_entity (_in))))
				(_port (_int P ~BIT_VECTOR{15~downto~0}~13 0 15(_entity (_out))))
			)
		)
	)
	(_instantiation UUT 0 29(_component Array_Mul)
		(_port
			((X)(X))
			((Y)(Y))
			((P)(P))
		)
		(_use (_entity . Array_Mul)
		)
	)
	(_object
		(_type (_int ~BIT_VECTOR{7~downto~0}~13 0 13(_array ~extstd.standard.BIT ((_dto i 7 i 0)))))
		(_type (_int ~BIT_VECTOR{7~downto~0}~132 0 14(_array ~extstd.standard.BIT ((_dto i 7 i 0)))))
		(_type (_int ~BIT_VECTOR{15~downto~0}~13 0 15(_array ~extstd.standard.BIT ((_dto i 15 i 0)))))
		(_type (_int ~BIT_VECTOR{7~downto~0}~134 0 19(_array ~extstd.standard.BIT ((_dto i 7 i 0)))))
		(_signal (_int X ~BIT_VECTOR{7~downto~0}~134 0 19(_architecture(_uni))))
		(_signal (_int Y ~BIT_VECTOR{7~downto~0}~134 0 20(_architecture(_uni))))
		(_type (_int ~BIT_VECTOR{15~downto~0}~136 0 22(_array ~extstd.standard.BIT ((_dto i 15 i 0)))))
		(_signal (_int P ~BIT_VECTOR{15~downto~0}~136 0 22(_architecture(_uni))))
		(_process
			(line__38(_architecture 0 0 38(_process (_wait_for)(_target(0)(1)))))
		)
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (0 BIT_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_static
		(16843009 0)
		(16843009 16843009)
		(65537 65537)
		(16843008 16843008)
		(1 1)
		(16777217 16777217)
		(16777216 16777217)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
V 000042 55 390 0 testbench_for_array_mul
(_configuration VHDL (testbench_for_array_mul 0 66 (array_mul_tb))
	(_version vc1)
	(_time 1622037601686 2021.05.26 16:00:01)
	(_source (\./../src/TestBench/array_mul_TB.vhd\))
	(_code 34613131356263233035266e6032613237323c3162)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . Array_Mul array_mul
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164)))
)
V 000050 55 22226         1622037607271 Array_Mul
(_unit VHDL (array_mul 0 4(array_mul 0 12))
	(_version vc1)
	(_time 1622037607272 2021.05.26 16:00:07)
	(_source (\./../src/Array_Mul.vhd\))
	(_code 0e5b0809595858185e00175709085a090b085d080f)
	(_entity
		(_time 1621625116729)
	)
	(_component
		(FullAdder
			(_object
				(_port (_int X ~extstd.standard.BIT 0 29(_entity (_in))))
				(_port (_int Y ~extstd.standard.BIT 0 30(_entity (_in))))
				(_port (_int Cin ~extstd.standard.BIT 0 31(_entity (_in))))
				(_port (_int Cout ~extstd.standard.BIT 0 32(_entity (_out))))
				(_port (_int Sum ~extstd.standard.BIT 0 33(_entity (_out))))
			)
		)
		(HalfAdder
			(_object
				(_port (_int X ~extstd.standard.BIT 0 20(_entity (_in))))
				(_port (_int Y ~extstd.standard.BIT 0 21(_entity (_in))))
				(_port (_int Cout ~extstd.standard.BIT 0 22(_entity (_out))))
				(_port (_int Sum ~extstd.standard.BIT 0 23(_entity (_out))))
			)
		)
	)
	(_instantiation FA1 0 82(_component FullAdder)
		(_port
			((X)(XY0(2)))
			((Y)(XY1(1)))
			((Cin)(C1(0)))
			((Cout)(C1(1)))
			((Sum)(S1(1)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA2 0 83(_component FullAdder)
		(_port
			((X)(XY0(3)))
			((Y)(XY1(2)))
			((Cin)(C1(1)))
			((Cout)(C1(2)))
			((Sum)(S1(2)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA3 0 84(_component FullAdder)
		(_port
			((X)(XY0(4)))
			((Y)(XY1(3)))
			((Cin)(C1(2)))
			((Cout)(C1(3)))
			((Sum)(S1(3)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA4 0 85(_component FullAdder)
		(_port
			((X)(XY0(5)))
			((Y)(XY1(4)))
			((Cin)(C1(3)))
			((Cout)(C1(4)))
			((Sum)(S1(4)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA5 0 86(_component FullAdder)
		(_port
			((X)(XY0(6)))
			((Y)(XY1(5)))
			((Cin)(C1(4)))
			((Cout)(C1(5)))
			((Sum)(S1(5)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA6 0 87(_component FullAdder)
		(_port
			((X)(XY0(7)))
			((Y)(XY1(6)))
			((Cin)(C1(5)))
			((Cout)(C1(6)))
			((Sum)(S1(6)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA7 0 90(_component FullAdder)
		(_port
			((X)(S1(2)))
			((Y)(XY2(1)))
			((Cin)(C2(0)))
			((Cout)(C2(1)))
			((Sum)(S2(1)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA8 0 91(_component FullAdder)
		(_port
			((X)(S1(3)))
			((Y)(XY2(2)))
			((Cin)(C2(1)))
			((Cout)(C2(2)))
			((Sum)(S2(2)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA9 0 92(_component FullAdder)
		(_port
			((X)(S1(4)))
			((Y)(XY2(3)))
			((Cin)(C2(2)))
			((Cout)(C2(3)))
			((Sum)(S2(3)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA10 0 93(_component FullAdder)
		(_port
			((X)(S1(5)))
			((Y)(XY2(4)))
			((Cin)(C2(3)))
			((Cout)(C2(4)))
			((Sum)(S2(4)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA11 0 94(_component FullAdder)
		(_port
			((X)(S1(6)))
			((Y)(XY2(5)))
			((Cin)(C2(4)))
			((Cout)(C2(5)))
			((Sum)(S2(5)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA12 0 95(_component FullAdder)
		(_port
			((X)(S1(7)))
			((Y)(XY2(6)))
			((Cin)(C2(5)))
			((Cout)(C2(6)))
			((Sum)(S2(6)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA13 0 96(_component FullAdder)
		(_port
			((X)(C1(7)))
			((Y)(XY2(7)))
			((Cin)(C2(6)))
			((Cout)(C2(7)))
			((Sum)(S2(7)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA14 0 99(_component FullAdder)
		(_port
			((X)(S2(2)))
			((Y)(XY3(1)))
			((Cin)(C3(0)))
			((Cout)(C3(1)))
			((Sum)(S3(1)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA15 0 100(_component FullAdder)
		(_port
			((X)(S2(3)))
			((Y)(XY3(2)))
			((Cin)(C3(1)))
			((Cout)(C3(2)))
			((Sum)(S3(2)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA16 0 101(_component FullAdder)
		(_port
			((X)(S2(4)))
			((Y)(XY3(3)))
			((Cin)(C3(2)))
			((Cout)(C3(3)))
			((Sum)(S3(3)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA17 0 102(_component FullAdder)
		(_port
			((X)(S2(5)))
			((Y)(XY3(4)))
			((Cin)(C3(3)))
			((Cout)(C3(4)))
			((Sum)(S3(4)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA18 0 103(_component FullAdder)
		(_port
			((X)(S2(6)))
			((Y)(XY3(5)))
			((Cin)(C3(4)))
			((Cout)(C3(5)))
			((Sum)(S3(5)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA19 0 104(_component FullAdder)
		(_port
			((X)(S2(7)))
			((Y)(XY3(6)))
			((Cin)(C3(5)))
			((Cout)(C3(6)))
			((Sum)(S3(6)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA20 0 105(_component FullAdder)
		(_port
			((X)(c2(7)))
			((Y)(XY3(7)))
			((Cin)(C3(6)))
			((Cout)(C3(7)))
			((Sum)(S3(7)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA21 0 108(_component FullAdder)
		(_port
			((X)(S3(2)))
			((Y)(XY4(1)))
			((Cin)(C4(0)))
			((Cout)(C4(1)))
			((Sum)(S4(1)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA22 0 109(_component FullAdder)
		(_port
			((X)(S3(3)))
			((Y)(XY4(2)))
			((Cin)(C4(1)))
			((Cout)(C4(2)))
			((Sum)(S4(2)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA23 0 110(_component FullAdder)
		(_port
			((X)(S3(4)))
			((Y)(XY4(3)))
			((Cin)(C4(2)))
			((Cout)(C4(3)))
			((Sum)(S4(3)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA24 0 111(_component FullAdder)
		(_port
			((X)(S3(5)))
			((Y)(XY4(4)))
			((Cin)(C4(3)))
			((Cout)(C4(4)))
			((Sum)(S4(4)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA25 0 112(_component FullAdder)
		(_port
			((X)(S3(6)))
			((Y)(XY4(5)))
			((Cin)(C4(4)))
			((Cout)(C4(5)))
			((Sum)(S4(5)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA26 0 113(_component FullAdder)
		(_port
			((X)(S3(7)))
			((Y)(XY4(6)))
			((Cin)(C4(5)))
			((Cout)(C4(6)))
			((Sum)(S4(6)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA27 0 114(_component FullAdder)
		(_port
			((X)(C3(7)))
			((Y)(XY4(7)))
			((Cin)(C4(6)))
			((Cout)(C4(7)))
			((Sum)(S4(7)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA28 0 117(_component FullAdder)
		(_port
			((X)(S4(2)))
			((Y)(XY5(1)))
			((Cin)(C5(0)))
			((Cout)(C5(1)))
			((Sum)(S5(1)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA29 0 118(_component FullAdder)
		(_port
			((X)(S4(3)))
			((Y)(XY5(2)))
			((Cin)(C5(1)))
			((Cout)(C5(2)))
			((Sum)(S5(2)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA30 0 119(_component FullAdder)
		(_port
			((X)(S4(4)))
			((Y)(XY5(3)))
			((Cin)(C5(2)))
			((Cout)(C5(3)))
			((Sum)(S5(3)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA31 0 120(_component FullAdder)
		(_port
			((X)(S4(5)))
			((Y)(XY5(4)))
			((Cin)(C5(3)))
			((Cout)(C5(4)))
			((Sum)(S5(4)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA32 0 121(_component FullAdder)
		(_port
			((X)(S4(6)))
			((Y)(XY5(5)))
			((Cin)(C5(4)))
			((Cout)(C5(5)))
			((Sum)(S5(5)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA33 0 122(_component FullAdder)
		(_port
			((X)(S4(7)))
			((Y)(XY5(6)))
			((Cin)(C5(5)))
			((Cout)(C5(6)))
			((Sum)(S5(6)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA34 0 123(_component FullAdder)
		(_port
			((X)(C4(7)))
			((Y)(XY5(7)))
			((Cin)(C5(6)))
			((Cout)(C5(7)))
			((Sum)(S5(7)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA35 0 126(_component FullAdder)
		(_port
			((X)(S5(2)))
			((Y)(XY6(1)))
			((Cin)(C6(0)))
			((Cout)(C6(1)))
			((Sum)(S6(1)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA36 0 127(_component FullAdder)
		(_port
			((X)(S5(3)))
			((Y)(XY6(2)))
			((Cin)(C6(1)))
			((Cout)(C6(2)))
			((Sum)(S6(2)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA37 0 128(_component FullAdder)
		(_port
			((X)(S5(4)))
			((Y)(XY6(3)))
			((Cin)(C6(2)))
			((Cout)(C6(3)))
			((Sum)(S6(3)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA38 0 129(_component FullAdder)
		(_port
			((X)(S5(5)))
			((Y)(XY6(4)))
			((Cin)(C6(3)))
			((Cout)(C6(4)))
			((Sum)(S6(4)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA39 0 130(_component FullAdder)
		(_port
			((X)(S5(6)))
			((Y)(XY6(5)))
			((Cin)(C6(4)))
			((Cout)(C6(5)))
			((Sum)(S6(5)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA40 0 131(_component FullAdder)
		(_port
			((X)(S5(7)))
			((Y)(XY6(6)))
			((Cin)(C6(5)))
			((Cout)(C6(6)))
			((Sum)(S6(6)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA41 0 132(_component FullAdder)
		(_port
			((X)(C5(7)))
			((Y)(XY6(7)))
			((Cin)(C6(6)))
			((Cout)(C6(7)))
			((Sum)(S6(7)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA42 0 135(_component FullAdder)
		(_port
			((X)(S6(2)))
			((Y)(XY7(1)))
			((Cin)(C7(0)))
			((Cout)(C7(1)))
			((Sum)(S7(1)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA43 0 136(_component FullAdder)
		(_port
			((X)(S6(3)))
			((Y)(XY7(2)))
			((Cin)(C7(1)))
			((Cout)(C7(2)))
			((Sum)(S7(2)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA44 0 137(_component FullAdder)
		(_port
			((X)(S6(4)))
			((Y)(XY7(3)))
			((Cin)(C7(2)))
			((Cout)(C7(3)))
			((Sum)(S7(3)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA45 0 138(_component FullAdder)
		(_port
			((X)(S6(5)))
			((Y)(XY7(4)))
			((Cin)(C7(3)))
			((Cout)(C7(4)))
			((Sum)(S7(4)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA46 0 139(_component FullAdder)
		(_port
			((X)(S6(6)))
			((Y)(XY7(5)))
			((Cin)(C7(4)))
			((Cout)(C7(5)))
			((Sum)(S7(5)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA47 0 140(_component FullAdder)
		(_port
			((X)(S6(7)))
			((Y)(XY7(6)))
			((Cin)(C7(5)))
			((Cout)(C7(6)))
			((Sum)(S7(6)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation FA48 0 141(_component FullAdder)
		(_port
			((X)(C6(7)))
			((Y)(XY7(7)))
			((Cin)(C7(6)))
			((Cout)(C7(7)))
			((Sum)(S7(7)))
		)
		(_use (_entity . FullAdder)
		)
	)
	(_instantiation HA1 0 144(_component HalfAdder)
		(_port
			((X)(XY0(2)))
			((Y)(XY1(1)))
			((Cout)(C1(0)))
			((Sum)(S1(0)))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_instantiation HA2 0 145(_component HalfAdder)
		(_port
			((X)(XY1(7)))
			((Y)(C1(6)))
			((Cout)(C1(7)))
			((Sum)(S1(7)))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_instantiation HA3 0 146(_component HalfAdder)
		(_port
			((X)(S1(1)))
			((Y)(XY2(0)))
			((Cout)(C2(0)))
			((Sum)(S2(0)))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_instantiation HA4 0 147(_component HalfAdder)
		(_port
			((X)(S2(1)))
			((Y)(XY3(0)))
			((Cout)(C3(0)))
			((Sum)(S3(0)))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_instantiation HA5 0 148(_component HalfAdder)
		(_port
			((X)(S3(1)))
			((Y)(XY4(0)))
			((Cout)(C4(0)))
			((Sum)(S4(0)))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_instantiation HA6 0 149(_component HalfAdder)
		(_port
			((X)(S4(1)))
			((Y)(XY5(0)))
			((Cout)(C5(0)))
			((Sum)(S5(0)))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_instantiation HA7 0 150(_component HalfAdder)
		(_port
			((X)(S5(1)))
			((Y)(XY6(0)))
			((Cout)(C6(0)))
			((Sum)(S6(0)))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_instantiation HA8 0 151(_component HalfAdder)
		(_port
			((X)(S6(1)))
			((Y)(XY7(0)))
			((Cout)(C7(0)))
			((Sum)(S7(0)))
		)
		(_use (_entity . HalfAdder)
		)
	)
	(_object
		(_type (_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array ~extstd.standard.BIT ((_dto i 7 i 0)))))
		(_port (_int X ~BIT_VECTOR{7~downto~0}~12 0 6(_entity(_in))))
		(_type (_int ~BIT_VECTOR{7~downto~0}~122 0 7(_array ~extstd.standard.BIT ((_dto i 7 i 0)))))
		(_port (_int Y ~BIT_VECTOR{7~downto~0}~122 0 7(_entity(_in))))
		(_type (_int ~BIT_VECTOR{15~downto~0}~12 0 8(_array ~extstd.standard.BIT ((_dto i 15 i 0)))))
		(_port (_int P ~BIT_VECTOR{15~downto~0}~12 0 8(_entity(_out))))
		(_type (_int ~BIT_VECTOR{7~downto~0}~13 0 14(_array ~extstd.standard.BIT ((_dto i 7 i 0)))))
		(_signal (_int C1 ~BIT_VECTOR{7~downto~0}~13 0 14(_architecture(_uni))))
		(_signal (_int C2 ~BIT_VECTOR{7~downto~0}~13 0 14(_architecture(_uni))))
		(_signal (_int C3 ~BIT_VECTOR{7~downto~0}~13 0 14(_architecture(_uni))))
		(_signal (_int C4 ~BIT_VECTOR{7~downto~0}~13 0 14(_architecture(_uni))))
		(_signal (_int C5 ~BIT_VECTOR{7~downto~0}~13 0 14(_architecture(_uni))))
		(_signal (_int C6 ~BIT_VECTOR{7~downto~0}~13 0 14(_architecture(_uni))))
		(_signal (_int C7 ~BIT_VECTOR{7~downto~0}~13 0 14(_architecture(_uni))))
		(_signal (_int S1 ~BIT_VECTOR{7~downto~0}~13 0 15(_architecture(_uni))))
		(_signal (_int S2 ~BIT_VECTOR{7~downto~0}~13 0 15(_architecture(_uni))))
		(_signal (_int S3 ~BIT_VECTOR{7~downto~0}~13 0 15(_architecture(_uni))))
		(_signal (_int S4 ~BIT_VECTOR{7~downto~0}~13 0 15(_architecture(_uni))))
		(_signal (_int S5 ~BIT_VECTOR{7~downto~0}~13 0 15(_architecture(_uni))))
		(_signal (_int S6 ~BIT_VECTOR{7~downto~0}~13 0 15(_architecture(_uni))))
		(_signal (_int S7 ~BIT_VECTOR{7~downto~0}~13 0 15(_architecture(_uni))))
		(_signal (_int XY0 ~BIT_VECTOR{7~downto~0}~13 0 16(_architecture(_uni))))
		(_signal (_int XY1 ~BIT_VECTOR{7~downto~0}~13 0 16(_architecture(_uni))))
		(_signal (_int XY2 ~BIT_VECTOR{7~downto~0}~13 0 16(_architecture(_uni))))
		(_signal (_int XY3 ~BIT_VECTOR{7~downto~0}~13 0 16(_architecture(_uni))))
		(_signal (_int XY4 ~BIT_VECTOR{7~downto~0}~13 0 16(_architecture(_uni))))
		(_signal (_int XY5 ~BIT_VECTOR{7~downto~0}~13 0 16(_architecture(_uni))))
		(_signal (_int XY6 ~BIT_VECTOR{7~downto~0}~13 0 16(_architecture(_uni))))
		(_signal (_int XY7 ~BIT_VECTOR{7~downto~0}~13 0 16(_architecture(_uni))))
		(_process
			(line__40(_architecture 0 0 40(_assignment (_target(17(0)))(_sensitivity(0(0))(1(0))))))
			(line__40__1(_architecture 1 0 40(_assignment (_target(18(0)))(_sensitivity(0(0))(1(1))))))
			(line__41(_architecture 2 0 41(_assignment (_target(17(1)))(_sensitivity(0(1))(1(0))))))
			(line__41__1(_architecture 3 0 41(_assignment (_target(18(1)))(_sensitivity(0(1))(1(1))))))
			(line__42(_architecture 4 0 42(_assignment (_target(17(2)))(_sensitivity(0(2))(1(0))))))
			(line__42__1(_architecture 5 0 42(_assignment (_target(18(2)))(_sensitivity(0(2))(1(1))))))
			(line__43(_architecture 6 0 43(_assignment (_target(17(3)))(_sensitivity(0(3))(1(0))))))
			(line__43__1(_architecture 7 0 43(_assignment (_target(18(3)))(_sensitivity(0(3))(1(1))))))
			(line__44(_architecture 8 0 44(_assignment (_target(17(4)))(_sensitivity(0(4))(1(0))))))
			(line__44__1(_architecture 9 0 44(_assignment (_target(18(4)))(_sensitivity(0(4))(1(1))))))
			(line__45(_architecture 10 0 45(_assignment (_target(17(5)))(_sensitivity(0(5))(1(0))))))
			(line__45__1(_architecture 11 0 45(_assignment (_target(18(5)))(_sensitivity(0(5))(1(1))))))
			(line__46(_architecture 12 0 46(_assignment (_target(17(6)))(_sensitivity(0(6))(1(0))))))
			(line__46__1(_architecture 13 0 46(_assignment (_target(18(6)))(_sensitivity(0(6))(1(1))))))
			(line__47(_architecture 14 0 47(_assignment (_target(17(7)))(_sensitivity(0(7))(1(0))))))
			(line__47__1(_architecture 15 0 47(_assignment (_target(18(7)))(_sensitivity(0(7))(1(1))))))
			(line__50(_architecture 16 0 50(_assignment (_target(19(0)))(_sensitivity(0(0))(1(2))))))
			(line__50__1(_architecture 17 0 50(_assignment (_target(20(0)))(_sensitivity(0(0))(1(3))))))
			(line__51(_architecture 18 0 51(_assignment (_target(19(1)))(_sensitivity(0(1))(1(2))))))
			(line__51__1(_architecture 19 0 51(_assignment (_target(20(1)))(_sensitivity(0(1))(1(3))))))
			(line__52(_architecture 20 0 52(_assignment (_target(19(2)))(_sensitivity(0(2))(1(2))))))
			(line__52__1(_architecture 21 0 52(_assignment (_target(20(2)))(_sensitivity(0(2))(1(3))))))
			(line__53(_architecture 22 0 53(_assignment (_target(19(3)))(_sensitivity(0(3))(1(2))))))
			(line__53__1(_architecture 23 0 53(_assignment (_target(20(3)))(_sensitivity(0(3))(1(3))))))
			(line__54(_architecture 24 0 54(_assignment (_target(19(4)))(_sensitivity(0(4))(1(2))))))
			(line__54__1(_architecture 25 0 54(_assignment (_target(20(4)))(_sensitivity(0(4))(1(3))))))
			(line__55(_architecture 26 0 55(_assignment (_target(19(5)))(_sensitivity(0(5))(1(2))))))
			(line__55__1(_architecture 27 0 55(_assignment (_target(20(5)))(_sensitivity(0(5))(1(3))))))
			(line__56(_architecture 28 0 56(_assignment (_target(19(6)))(_sensitivity(0(6))(1(2))))))
			(line__56__1(_architecture 29 0 56(_assignment (_target(20(6)))(_sensitivity(0(6))(1(3))))))
			(line__57(_architecture 30 0 57(_assignment (_target(19(7)))(_sensitivity(0(7))(1(2))))))
			(line__57__1(_architecture 31 0 57(_assignment (_target(20(7)))(_sensitivity(0(7))(1(3))))))
			(line__60(_architecture 32 0 60(_assignment (_target(21(0)))(_sensitivity(0(0))(1(4))))))
			(line__60__1(_architecture 33 0 60(_assignment (_target(22(0)))(_sensitivity(0(0))(1(5))))))
			(line__61(_architecture 34 0 61(_assignment (_target(21(1)))(_sensitivity(0(1))(1(4))))))
			(line__61__1(_architecture 35 0 61(_assignment (_target(22(1)))(_sensitivity(0(1))(1(5))))))
			(line__62(_architecture 36 0 62(_assignment (_target(21(2)))(_sensitivity(0(2))(1(4))))))
			(line__62__1(_architecture 37 0 62(_assignment (_target(22(2)))(_sensitivity(0(2))(1(5))))))
			(line__63(_architecture 38 0 63(_assignment (_target(21(3)))(_sensitivity(0(3))(1(4))))))
			(line__63__1(_architecture 39 0 63(_assignment (_target(22(3)))(_sensitivity(0(3))(1(5))))))
			(line__64(_architecture 40 0 64(_assignment (_target(21(4)))(_sensitivity(0(4))(1(4))))))
			(line__64__1(_architecture 41 0 64(_assignment (_target(22(4)))(_sensitivity(0(4))(1(5))))))
			(line__65(_architecture 42 0 65(_assignment (_target(21(5)))(_sensitivity(0(5))(1(4))))))
			(line__65__1(_architecture 43 0 65(_assignment (_target(22(5)))(_sensitivity(0(5))(1(5))))))
			(line__66(_architecture 44 0 66(_assignment (_target(21(6)))(_sensitivity(0(6))(1(4))))))
			(line__66__1(_architecture 45 0 66(_assignment (_target(22(6)))(_sensitivity(0(6))(1(5))))))
			(line__67(_architecture 46 0 67(_assignment (_target(21(7)))(_sensitivity(0(7))(1(4))))))
			(line__67__1(_architecture 47 0 67(_assignment (_target(22(7)))(_sensitivity(0(7))(1(5))))))
			(line__70(_architecture 48 0 70(_assignment (_target(23(0)))(_sensitivity(0(0))(1(6))))))
			(line__70__1(_architecture 49 0 70(_assignment (_target(24(0)))(_sensitivity(0(0))(1(7))))))
			(line__71(_architecture 50 0 71(_assignment (_target(23(1)))(_sensitivity(0(1))(1(6))))))
			(line__71__1(_architecture 51 0 71(_assignment (_target(24(1)))(_sensitivity(0(1))(1(7))))))
			(line__72(_architecture 52 0 72(_assignment (_target(23(2)))(_sensitivity(0(2))(1(6))))))
			(line__72__1(_architecture 53 0 72(_assignment (_target(24(2)))(_sensitivity(0(2))(1(7))))))
			(line__73(_architecture 54 0 73(_assignment (_target(23(3)))(_sensitivity(0(3))(1(6))))))
			(line__73__1(_architecture 55 0 73(_assignment (_target(24(3)))(_sensitivity(0(3))(1(7))))))
			(line__74(_architecture 56 0 74(_assignment (_target(23(4)))(_sensitivity(0(4))(1(6))))))
			(line__74__1(_architecture 57 0 74(_assignment (_target(24(4)))(_sensitivity(0(4))(1(7))))))
			(line__75(_architecture 58 0 75(_assignment (_target(23(5)))(_sensitivity(0(5))(1(6))))))
			(line__75__1(_architecture 59 0 75(_assignment (_target(24(5)))(_sensitivity(0(5))(1(7))))))
			(line__76(_architecture 60 0 76(_assignment (_target(23(6)))(_sensitivity(0(6))(1(6))))))
			(line__76__1(_architecture 61 0 76(_assignment (_target(24(6)))(_sensitivity(0(6))(1(7))))))
			(line__77(_architecture 62 0 77(_assignment (_target(23(7)))(_sensitivity(0(7))(1(6))))))
			(line__77__1(_architecture 63 0 77(_assignment (_target(24(7)))(_sensitivity(0(7))(1(7))))))
			(line__153(_architecture 64 0 153(_assignment (_alias((P(0))(XY0(0))))(_target(2(0)))(_sensitivity(17(0))))))
			(line__154(_architecture 65 0 154(_assignment (_alias((P(1))(S1(0))))(_target(2(1)))(_sensitivity(10(0))))))
			(line__155(_architecture 66 0 155(_assignment (_alias((P(2))(S2(0))))(_target(2(2)))(_sensitivity(11(0))))))
			(line__156(_architecture 67 0 156(_assignment (_alias((P(3))(S3(0))))(_target(2(3)))(_sensitivity(12(0))))))
			(line__157(_architecture 68 0 157(_assignment (_alias((P(4))(S4(0))))(_target(2(4)))(_sensitivity(13(0))))))
			(line__158(_architecture 69 0 158(_assignment (_alias((P(5))(S5(0))))(_target(2(5)))(_sensitivity(14(0))))))
			(line__159(_architecture 70 0 159(_assignment (_alias((P(6))(S6(0))))(_target(2(6)))(_sensitivity(15(0))))))
			(line__160(_architecture 71 0 160(_assignment (_alias((P(7))(S7(0))))(_target(2(7)))(_sensitivity(16(0))))))
			(line__161(_architecture 72 0 161(_assignment (_alias((P(8))(S7(1))))(_target(2(8)))(_sensitivity(16(1))))))
			(line__162(_architecture 73 0 162(_assignment (_alias((P(9))(S7(2))))(_target(2(9)))(_sensitivity(16(2))))))
			(line__163(_architecture 74 0 163(_assignment (_alias((P(10))(S7(3))))(_target(2(10)))(_sensitivity(16(3))))))
			(line__164(_architecture 75 0 164(_assignment (_alias((P(11))(S7(4))))(_target(2(11)))(_sensitivity(16(4))))))
			(line__165(_architecture 76 0 165(_assignment (_alias((P(12))(S7(5))))(_target(2(12)))(_sensitivity(16(5))))))
			(line__166(_architecture 77 0 166(_assignment (_alias((P(13))(S7(6))))(_target(2(13)))(_sensitivity(16(6))))))
			(line__167(_architecture 78 0 167(_assignment (_alias((P(14))(S7(7))))(_target(2(14)))(_sensitivity(16(7))))))
			(line__168(_architecture 79 0 168(_assignment (_alias((P(15))(C7(7))))(_target(2(15)))(_sensitivity(9(7))))))
		)
		(_type (_ext ~extstd.standard.BIT (0 BIT)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Array_Mul 80 -1)
)
