module dit_tb;

reg clk,rst;

reg [2:0] xr0,xr1,xr2,xr3,xr4,xr5,xr6,xr7,//Real part of input

	  xi0,xi1,xi2,xi3,xi4,xi5,xi6,xi7;//Imaginary part of input

/*
//Twiddle Factors
reg [7:0] wr20,wi20,
          wr40,wi40,
          wr41,wi41,
	  wr80,wi80,
	  wr81,wi81,
          wr82,wi82,
  	  wr83,wi83;
*/


//Twiddle Factors
localparam [7:0] wr20=1; //real
localparam [7:0] wi20=0; //imaginary


localparam [7:0] wr40=1; //real
localparam [7:0] wi40=0; //imaginary

localparam [7:0] wr41=0;  //real
localparam [7:0] wi41=-1; //imaginary


localparam [7:0] wr80=1; //real
localparam [7:0] wi80=0; //imaginary     

localparam [7:0] wr81=0.707;   //real
localparam [7:0] wi81=-0.707; //imaginary

localparam [7:0] wr82=0;      //real
localparam [7:0] wi82=-1;     //imaginary

localparam [7:0] wr83=-0.707; //real
localparam [7:0] wi83=-0.707; //imaginary

reg [2:0] sel;

wire [7:0] yr,yi;

integer i;

/*
dit dut
(
clk,rst,
xr0,xr1,xr2,xr3,xr4,xr5,xr6,xr7,
xi0,xi1,xi2,xi3,xi4,xi5,xi6,xi7,
wr20,wi20,
wr40,wi40,
wr41,wi41,
wr80,wi80,
wr81,wi81,
wr82,wi82,
wr83,wi83,
sel,
yr,yi
);
*/


dit dut
(
clk,rst,
xr0,xr1,xr2,xr3,xr4,xr5,xr6,xr7,
xi0,xi1,xi2,xi3,xi4,xi5,xi6,xi7,
sel,
yr,yi
);


initial 
	begin
	clk=1;
	end

always
   begin
      #5 clk = ~clk;
   end


/*
initial 

begin

wr20=1;	//real
wi20=0;	//imaginary

wr40=1;  //real
wi40=0;  //imaginary

wr41=0;           //real
wi41=-1;		//imaginary

wr80=1;  //real
wi80=0;  //imaginary

wr81=0.707;      //real
wi81=-0.707;	//imaginary

wr82=0;		//real
wi82=-1;		//imaginary


wr83=-0.707;	//real
wi83=-0.707;	//imaginary


end
*/


//{1,0,1,0,1,0,1,0}
initial begin
for(i=0;i<8;i=i+1)
begin
rst=1;
sel=i;
xr0=1;
xi0=0;
xr1=0;
xi1=0;
xr2=1;
xi2=0;
xr3=0;
xi3=0;
xr4=1;
xi4=0;
xr5=0;
xi5=0;
xr6=1;
xi6=0;
xr7=0;
xi7=0;
#20;
end

for(i=0;i<8;i=i+1)
begin
rst=0;
sel=i;
xr0=1;
xi0=0;
xr1=0;
xi1=0;
xr2=1;
xi2=0;
xr3=0;
xi3=0;
xr4=1;
xi4=0;
xr5=0;
xi5=0;
xr6=1;
xi6=0;
xr7=0;
xi7=0;
#20;
end

// {4,0,0,0,4,0,0,0}
//$finish;
//end
//endmodule


//{1,1,1,1,0,0,0,0}
//initial 
//begin
for(i=0;i<8;i=i+1)
begin
rst=1;
sel=i;
xr0=1;
xi0=0;
xr1=1;
xi1=0;
xr2=1;
xi2=0;
xr3=1;
xi3=0;
xr4=0;
xi4=0;
xr5=0;
xi5=0;
xr6=0;
xi6=0;
xr7=0;
xi7=0;
#20;
end

for(i=0;i<8;i=i+1)
begin
rst=0;
sel=i;
xr0=1;
xi0=0;
xr1=1;
xi1=0;
xr2=1;
xi2=0;
xr3=1;
xi3=0;
xr4=0;
xi4=0;
xr5=0;
xi5=0;
xr6=0;
xi6=0;
xr7=0;
xi7=0;
#20;
end

// {4,1-2.414j,0,1-0.414j,0,1+0.414j,0,1+2.414j}
//$finish;
//end
//endmodule



//{1,1,1,1,1,1,1,1}
//initial 
//begin
for(i=0;i<8;i=i+1)
begin
rst=1;
sel=i;
xr0=1;
xi0=0;
xr1=1;
xi1=0;
xr2=1;
xi2=0;
xr3=1;
xi3=0;
xr4=1;
xi4=0;
xr5=1;
xi5=0;
xr6=1;
xi6=0;
xr7=1;
xi7=0;
#20;
end

for(i=0;i<8;i=i+1)
begin
rst=0;
sel=i;
xr0=1;
xi0=0;
xr1=1;
xi1=0;
xr2=1;
xi2=0;
xr3=1;
xi3=0;
xr4=1;
xi4=0;
xr5=1;
xi5=0;
xr6=1;
xi6=0;
xr7=1;
xi7=0;
#20;
end

// {8,0,0,0,0,0,0,0}
//$finish;
//end
//endmodule

//{0,0,0,0,1,1,1,1}
//initial 
//begin
for(i=0;i<8;i=i+1)
begin
rst=1;
sel=i;
xr0=0;
xi0=0;
xr1=0;
xi1=0;
xr2=0;
xi2=0;
xr3=0;
xi3=0;
xr4=1;
xi4=0;
xr5=1;
xi5=0;
xr6=1;
xi6=0;
xr7=1;
xi7=0;
#20;
end

for(i=0;i<8;i=i+1)
begin
rst=0;
sel=i;
xr0=0;
xi0=0;
xr1=0;
xi1=0;
xr2=0;
xi2=0;
xr3=0;
xi3=0;
xr4=1;
xi4=0;
xr5=1;
xi5=0;
xr6=1;
xi6=0;
xr7=1;
xi7=0;
#20;
end

// {4,-1+2.414j,0,-1+0.414j,0,-1-0.414j,0,-1-2.414j}
//$finish;
//end
//endmodule

//{0,1,0,1,0,1,0,1}
//initial 
//begin
for(i=0;i<8;i=i+1)
begin
rst=1;
sel=i;
xr0=1;
xi0=0;
xr1=0;
xi1=0;
xr2=0;
xi2=0;
xr3=1;
xi3=0;
xr4=0;
xi4=0;
xr5=1;
xi5=0;
xr6=0;
xi6=0;
xr7=1;
xi7=0;
#20;
end

for(i=0;i<8;i=i+1)
begin
rst=0;
sel=i;
xr0=0;
xi0=0;
xr1=1;
xi1=0;
xr2=0;
xi2=0;
xr3=1;
xi3=0;
xr4=0;
xi4=0;
xr5=1;
xi5=0;
xr6=0;
xi6=0;
xr7=1;
xi7=0;
#20;
end
// {4,0,0,0,-4,0,0,0}
//$finish;
//end
//endmodule


//{j,j,j,j,j,j,j,j}
//initial 
//begin
for(i=0;i<8;i=i+1)
begin
rst=1;
sel=i;
xr0=0;
xi0=1;
xr1=0;
xi1=1;
xr2=0;
xi2=1;
xr3=0;
xi3=1;
xr4=0;
xi4=1;
xr5=0;
xi5=1;
xr6=0;
xi6=1;
xr7=0;
xi7=1;
#20;
end
for(i=0;i<8;i=i+1)
begin
rst=0;
sel=i;
xr0=0;
xi0=1;
xr1=0;
xi1=1;
xr2=0;
xi2=1;
xr3=0;
xi3=1;
xr4=0;
xi4=1;
xr5=0;
xi5=1;
xr6=0;
xi6=1;
xr7=0;
xi7=1;
#20;
end

// {8j,0,0,0,0,0,0,0}
//$finish;
//end
//endmodule

//{2,0,2,0,2,0,2,0}
//initial 
//begin
for(i=0;i<8;i=i+1)
begin
rst=1;
sel=i;
xr0=2;
xi0=0;
xr1=0;
xi1=0;
xr2=2;
xi2=0;
xr3=0;
xi3=0;
xr4=2;
xi4=0;
xr5=0;
xi5=0;
xr6=2;
xi6=0;
xr7=0;
xi7=0;
#20;
end

for(i=0;i<8;i=i+1)
begin
rst=0;
sel=i;
xr0=2;
xi0=0;
xr1=0;
xi1=0;
xr2=2;
xi2=0;
xr3=0;
xi3=0;
xr4=2;
xi4=0;
xr5=0;
xi5=0;
xr6=2;
xi6=0;
xr7=0;
xi7=0;
#20;
end

//{8,0,0,0,8,0,0,0}
//$finish;
//end
//endmodule

//{2,2,2,2,2,2,2,2}
//initial 
//begin
for(i=0;i<8;i=i+1)
begin
rst=1;
sel=i;
xr0=2;
xi0=0;
xr1=2;
xi1=0;
xr2=2;
xi2=0;
xr3=2;
xi3=0;
xr4=2;
xi4=0;
xr5=2;
xi5=0;
xr6=2;
xi6=0;
xr7=2;
xi7=0;
#20;
end

for(i=0;i<8;i=i+1)
begin
rst=0;
sel=i;
xr0=2;
xi0=0;
xr1=2;
xi1=0;
xr2=2;
xi2=0;
xr3=2;
xi3=0;
xr4=2;
xi4=0;
xr5=2;
xi5=0;
xr6=2;
xi6=0;
xr7=2;
xi7=0;
#20;
end
// {16,0,0,0,0,0,0,0}


for(i=0;i<8;i=i+1)
begin
rst=0;
sel=i;
xr0=3;
xi0=3;
xr1=3;
xi1=3;
xr2=3;
xi2=3;
xr3=3;
xi3=3;
xr4=3;
xi4=3;
xr5=3;
xi5=3;
xr6=3;
xi6=3;
xr7=3;
xi7=3;
#20;
end


for(i=0;i<8;i=i+1)
begin
rst=0;
sel=i;
xr0=-3;
xi0=-3;
xr1=-3;
xi1=-3;
xr2=-3;
xi2=-3;
xr3=-3;
xi3=-3;
xr4=-3;
xi4=-3;
xr5=-3;
xi5=-3;
xr6=-3;
xi6=-3;
xr7=-3;
xi7=-3;
#20;
end

for(i=0;i<8;i=i+1)
begin
rst=0;
sel=i;
xr0=-3;
xi0=0;
xr1=-2;
xi1=0;
xr2=-1;
xi2=0;
xr3=0;
xi3=0;
xr4=1;
xi4=0;
xr5=2;
xi5=0;
xr6=3;
xi6=0;
xr7=-4;
xi7=0;
#20;
end

for(i=0;i<8;i=i+1)
begin
rst=0;
sel=i;
xr0=0;
xi0=-4;
xr1=0;
xi1=-3;
xr2=0;
xi2=-2;
xr3=0;
xi3=-1;
xr4=0;
xi4=0;
xr5=0;
xi5=1;
xr6=0;
xi6=2;
xr7=0;
xi7=3;
#20;

end

for(i=0;i<8;i=i+1)
begin
rst=0;
sel=i;
xr0=-1;
xi0=-1;
xr1=-1;
xi1=-1;
xr2=-1;
xi2=-1;
xr3=-1;
xi3=-1;
xr4=-1;
xi4=-1;
xr5=-1;
xi5=-1;
xr6=-1;
xi6=-1;
xr7=-1;
xi7=-1;
#20;
rst=1;
end
$finish;
end
endmodule



