<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LPC_ADC_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">LPC_ADC_Type Struct Reference<div class="ingroups"><a class="el" href="group__cpu.html">Cpu</a> &raquo; <a class="el" href="group__cpu__lpc11u34.html">NXP LPC11U34</a><a class="el" href="group___nordic.html">Semiconductor</a> &raquo;  &#124; <a class="el" href="group__nrf51.html">Nrf51</a><a class="el" href="group___nordic.html">Semiconductor</a> &raquo;  &#124; <a class="el" href="group__nrf52.html">Nrf52</a> &raquo; <a class="el" href="group___device___peripheral___registers.html">Device_Peripheral_Registers</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Product name title=UM10462 Chapter title=LPC11U1x ADC Modification date=3/16/2011 Major revision=0 Minor revision=3 (ADC)  
 <a href="struct_l_p_c___a_d_c___type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_l_p_c11_uxx_8h_source.html">LPC11Uxx.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ab40c89c59391aaa9d9a8ec011dd0907a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___a_d_c___type.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr class="separator:ab40c89c59391aaa9d9a8ec011dd0907a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48105950881f1038c125c0f794c621fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___a_d_c___type.html#a48105950881f1038c125c0f794c621fb">GDR</a></td></tr>
<tr class="separator:a48105950881f1038c125c0f794c621fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e9b72256c3758282fc19b9fc4a94c4a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___a_d_c___type.html#a6e9b72256c3758282fc19b9fc4a94c4a">RESERVED0</a> [1]</td></tr>
<tr class="separator:a6e9b72256c3758282fc19b9fc4a94c4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca95f89751aed277ff796aab260401f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___a_d_c___type.html#aca95f89751aed277ff796aab260401f6">INTEN</a></td></tr>
<tr class="separator:aca95f89751aed277ff796aab260401f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f78c777b5489f1c636cdb91ee67490c"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a4d79054afddcdbbfa9f690e452269d4e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_l_p_c___a_d_c___type.html#a4d79054afddcdbbfa9f690e452269d4e">DR</a> [8]</td></tr>
<tr class="separator:a4d79054afddcdbbfa9f690e452269d4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a072a6c1fe8b23cf99c1d5c0f5a51c514"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a4429d9962ef4a80e95fbca7cd5237651"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_l_p_c___a_d_c___type.html#a4429d9962ef4a80e95fbca7cd5237651">DR0</a></td></tr>
<tr class="separator:a4429d9962ef4a80e95fbca7cd5237651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bddb62706c830de59e263433390fcdb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_l_p_c___a_d_c___type.html#a4bddb62706c830de59e263433390fcdb">DR1</a></td></tr>
<tr class="separator:a4bddb62706c830de59e263433390fcdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9effac7d19f2ebb5ee12c3ce9f1803df"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_l_p_c___a_d_c___type.html#a9effac7d19f2ebb5ee12c3ce9f1803df">DR2</a></td></tr>
<tr class="separator:a9effac7d19f2ebb5ee12c3ce9f1803df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68d30ac2fd332f01053ffce72825b171"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_l_p_c___a_d_c___type.html#a68d30ac2fd332f01053ffce72825b171">DR3</a></td></tr>
<tr class="separator:a68d30ac2fd332f01053ffce72825b171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4799a7d3d3678afbc29fcf623d510ed"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_l_p_c___a_d_c___type.html#ad4799a7d3d3678afbc29fcf623d510ed">DR4</a></td></tr>
<tr class="separator:ad4799a7d3d3678afbc29fcf623d510ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d74106035c98f6d85139e38a929bcb5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_l_p_c___a_d_c___type.html#a0d74106035c98f6d85139e38a929bcb5">DR5</a></td></tr>
<tr class="separator:a0d74106035c98f6d85139e38a929bcb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08d4980767b6b3aa6e49ac0b0ef65eb3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_l_p_c___a_d_c___type.html#a08d4980767b6b3aa6e49ac0b0ef65eb3">DR6</a></td></tr>
<tr class="separator:a08d4980767b6b3aa6e49ac0b0ef65eb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fa6ac40e28a7f29faa43f2bda29ef0a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_l_p_c___a_d_c___type.html#a0fa6ac40e28a7f29faa43f2bda29ef0a">DR7</a></td></tr>
<tr class="separator:a0fa6ac40e28a7f29faa43f2bda29ef0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a072a6c1fe8b23cf99c1d5c0f5a51c514"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a072a6c1fe8b23cf99c1d5c0f5a51c514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f78c777b5489f1c636cdb91ee67490c"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a8f78c777b5489f1c636cdb91ee67490c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d37b00631f37ab3e4a127a7fee46da7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___a_d_c___type.html#a9d37b00631f37ab3e4a127a7fee46da7">STAT</a></td></tr>
<tr class="separator:a9d37b00631f37ab3e4a127a7fee46da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Product name title=UM10462 Chapter title=LPC11U1x ADC Modification date=3/16/2011 Major revision=0 Minor revision=3 (ADC) </p>

<p class="definition">Definition at line <a class="el" href="_l_p_c11_uxx_8h_source.html#l00258">258</a> of file <a class="el" href="_l_p_c11_uxx_8h_source.html">LPC11Uxx.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a8f78c777b5489f1c636cdb91ee67490c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f78c777b5489f1c636cdb91ee67490c">&#9670;&nbsp;</a></span>@278</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab40c89c59391aaa9d9a8ec011dd0907a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab40c89c59391aaa9d9a8ec011dd0907a">&#9670;&nbsp;</a></span>CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; (@ 0x4001C000) ADC Structure (@ 0x4001C000) A/D Control Register </p>

<p class="definition">Definition at line <a class="el" href="_l_p_c11_uxx_8h_source.html#l00259">259</a> of file <a class="el" href="_l_p_c11_uxx_8h_source.html">LPC11Uxx.h</a>.</p>

</div>
</div>
<a id="a4d79054afddcdbbfa9f690e452269d4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d79054afddcdbbfa9f690e452269d4e">&#9670;&nbsp;</a></span>DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t DR[8]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x4001C010) A/D Channel Data Register </p>

<p class="definition">Definition at line <a class="el" href="_l_p_c11_uxx_8h_source.html#l00264">264</a> of file <a class="el" href="_l_p_c11_uxx_8h_source.html">LPC11Uxx.h</a>.</p>

</div>
</div>
<a id="a4429d9962ef4a80e95fbca7cd5237651"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4429d9962ef4a80e95fbca7cd5237651">&#9670;&nbsp;</a></span>DR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x40020010) A/D Channel Data Register 0 </p>

<p class="definition">Definition at line <a class="el" href="_l_p_c11_uxx_8h_source.html#l00266">266</a> of file <a class="el" href="_l_p_c11_uxx_8h_source.html">LPC11Uxx.h</a>.</p>

</div>
</div>
<a id="a4bddb62706c830de59e263433390fcdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bddb62706c830de59e263433390fcdb">&#9670;&nbsp;</a></span>DR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x40020014) A/D Channel Data Register 1 </p>

<p class="definition">Definition at line <a class="el" href="_l_p_c11_uxx_8h_source.html#l00267">267</a> of file <a class="el" href="_l_p_c11_uxx_8h_source.html">LPC11Uxx.h</a>.</p>

</div>
</div>
<a id="a9effac7d19f2ebb5ee12c3ce9f1803df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9effac7d19f2ebb5ee12c3ce9f1803df">&#9670;&nbsp;</a></span>DR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x40020018) A/D Channel Data Register 2 </p>

<p class="definition">Definition at line <a class="el" href="_l_p_c11_uxx_8h_source.html#l00268">268</a> of file <a class="el" href="_l_p_c11_uxx_8h_source.html">LPC11Uxx.h</a>.</p>

</div>
</div>
<a id="a68d30ac2fd332f01053ffce72825b171"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68d30ac2fd332f01053ffce72825b171">&#9670;&nbsp;</a></span>DR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x4002001C) A/D Channel Data Register 3 </p>

<p class="definition">Definition at line <a class="el" href="_l_p_c11_uxx_8h_source.html#l00269">269</a> of file <a class="el" href="_l_p_c11_uxx_8h_source.html">LPC11Uxx.h</a>.</p>

</div>
</div>
<a id="ad4799a7d3d3678afbc29fcf623d510ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4799a7d3d3678afbc29fcf623d510ed">&#9670;&nbsp;</a></span>DR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x40020020) A/D Channel Data Register 4 </p>

<p class="definition">Definition at line <a class="el" href="_l_p_c11_uxx_8h_source.html#l00270">270</a> of file <a class="el" href="_l_p_c11_uxx_8h_source.html">LPC11Uxx.h</a>.</p>

</div>
</div>
<a id="a0d74106035c98f6d85139e38a929bcb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d74106035c98f6d85139e38a929bcb5">&#9670;&nbsp;</a></span>DR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x40020024) A/D Channel Data Register 5 </p>

<p class="definition">Definition at line <a class="el" href="_l_p_c11_uxx_8h_source.html#l00271">271</a> of file <a class="el" href="_l_p_c11_uxx_8h_source.html">LPC11Uxx.h</a>.</p>

</div>
</div>
<a id="a08d4980767b6b3aa6e49ac0b0ef65eb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08d4980767b6b3aa6e49ac0b0ef65eb3">&#9670;&nbsp;</a></span>DR6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x40020028) A/D Channel Data Register 6 </p>

<p class="definition">Definition at line <a class="el" href="_l_p_c11_uxx_8h_source.html#l00272">272</a> of file <a class="el" href="_l_p_c11_uxx_8h_source.html">LPC11Uxx.h</a>.</p>

</div>
</div>
<a id="a0fa6ac40e28a7f29faa43f2bda29ef0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fa6ac40e28a7f29faa43f2bda29ef0a">&#9670;&nbsp;</a></span>DR7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x4002002C) A/D Channel Data Register 7 </p>

<p class="definition">Definition at line <a class="el" href="_l_p_c11_uxx_8h_source.html#l00273">273</a> of file <a class="el" href="_l_p_c11_uxx_8h_source.html">LPC11Uxx.h</a>.</p>

</div>
</div>
<a id="a48105950881f1038c125c0f794c621fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48105950881f1038c125c0f794c621fb">&#9670;&nbsp;</a></span>GDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x4001C004) A/D Global Data Register </p>

<p class="definition">Definition at line <a class="el" href="_l_p_c11_uxx_8h_source.html#l00260">260</a> of file <a class="el" href="_l_p_c11_uxx_8h_source.html">LPC11Uxx.h</a>.</p>

</div>
</div>
<a id="aca95f89751aed277ff796aab260401f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca95f89751aed277ff796aab260401f6">&#9670;&nbsp;</a></span>INTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t INTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x4001C00C) A/D Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="_l_p_c11_uxx_8h_source.html#l00262">262</a> of file <a class="el" href="_l_p_c11_uxx_8h_source.html">LPC11Uxx.h</a>.</p>

</div>
</div>
<a id="a6e9b72256c3758282fc19b9fc4a94c4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e9b72256c3758282fc19b9fc4a94c4a">&#9670;&nbsp;</a></span>RESERVED0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RESERVED0[1]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x4001C008) Reserved </p>

<p class="definition">Definition at line <a class="el" href="_l_p_c11_uxx_8h_source.html#l00261">261</a> of file <a class="el" href="_l_p_c11_uxx_8h_source.html">LPC11Uxx.h</a>.</p>

</div>
</div>
<a id="a9d37b00631f37ab3e4a127a7fee46da7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d37b00631f37ab3e4a127a7fee46da7">&#9670;&nbsp;</a></span>STAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t STAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x4001C030) A/D Status Register. </p>

<p class="definition">Definition at line <a class="el" href="_l_p_c11_uxx_8h_source.html#l00276">276</a> of file <a class="el" href="_l_p_c11_uxx_8h_source.html">LPC11Uxx.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>cpu/lpc11u34/include/<a class="el" href="_l_p_c11_uxx_8h_source.html">LPC11Uxx.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:58:19 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
