<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\datos\proyectos\43_Tang_Nano_20k\15_MSX_hdmi_tn20k\impl\gwsynthesis\MSX_hdmi_tn20k.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\datos\proyectos\43_Tang_Nano_20k\15_MSX_hdmi_tn20k\tang9k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\datos\proyectos\43_Tang_Nano_20k\15_MSX_hdmi_tn20k\src\MSX_hdmi_tn20k.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.10</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Jul 22 20:18:45 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>17562</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>12120</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>9</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>3463</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>86</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>ex_clk_27m </td>
</tr>
<tr>
<td>clk_3m6</td>
<td>Base</td>
<td>277.778</td>
<td>3.600
<td>0.000</td>
<td>138.889</td>
<td></td>
<td></td>
<td>ex_clk_3m6 </td>
</tr>
<tr>
<td>clk_135</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>ex_clk_27m </td>
<td>clk</td>
<td>vdp4/clk_135 </td>
</tr>
<tr>
<td>clk_sdramp</td>
<td>Generated</td>
<td>9.259</td>
<td>108.000
<td>4.630</td>
<td>0.000</td>
<td>ex_clk_27m </td>
<td>clk</td>
<td>vdp4/clk_sdramp </td>
</tr>
<tr>
<td>clk_sdram</td>
<td>Generated</td>
<td>9.259</td>
<td>108.000
<td>0.000</td>
<td>4.630</td>
<td>ex_clk_27m </td>
<td>clk</td>
<td>vdp4/clk_sdram </td>
</tr>
<tr>
<td>clk_3m6_gowin</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>denoise6/data_out_s0/Q </td>
</tr>
<tr>
<td>vdp4/clk_audio</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>vdp4/audioclkd/clkd_s0/Q </td>
</tr>
<tr>
<td>clk_1m8</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_1m8_s0/Q </td>
</tr>
<tr>
<td>psg1/env_reset</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>psg1/env_reset_s0/Q </td>
</tr>
<tr>
<td>filtro_fm/clk_360k</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>filtro_fm/clk_360k_s0/Q </td>
</tr>
<tr>
<td>filtro_fm/clk_1m8</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>filtro_fm/clk_1m8_s0/Q </td>
</tr>
<tr>
<td>filtro_fm/clk_36k</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>filtro_fm/clk_36k_s0/Q </td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>ex_clk_27m_ibuf/I</td>
<td>clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>14.815</td>
<td>67.500
<td>0.000</td>
<td>7.407</td>
<td>ex_clk_27m_ibuf/I</td>
<td>clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>22.222</td>
<td>45.000
<td>0.000</td>
<td>11.111</td>
<td>ex_clk_27m_ibuf/I</td>
<td>clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>18.518</td>
<td>54.000
<td>0.000</td>
<td>9.259</td>
<td>ex_clk_27m_ibuf/I</td>
<td>clk</td>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>27.778</td>
<td>36.000
<td>0.000</td>
<td>13.889</td>
<td>ex_clk_27m_ibuf/I</td>
<td>clk</td>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td>70.076(MHz)</td>
<td>14</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_3m6</td>
<td>3.600(MHz)</td>
<td>156.879(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clk_sdramp</td>
<td>108.000(MHz)</td>
<td>152.020(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>clk_sdram</td>
<td>108.000(MHz)</td>
<td>747.504(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>clk_3m6_gowin</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;">69.901(MHz)</td>
<td>17</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>vdp4/clk_audio</td>
<td>100.000(MHz)</td>
<td>438.505(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>clk_1m8</td>
<td>100.000(MHz)</td>
<td>151.510(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>8</td>
<td>psg1/env_reset</td>
<td>100.000(MHz)</td>
<td>479.392(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>9</td>
<td>filtro_fm/clk_360k</td>
<td>100.000(MHz)</td>
<td>136.674(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>10</td>
<td>filtro_fm/clk_1m8</td>
<td>100.000(MHz)</td>
<td>151.308(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>11</td>
<td>filtro_fm/clk_36k</td>
<td>100.000(MHz)</td>
<td>134.014(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk_135!</h4>
<h4>No timing paths to get frequency of vdp4/clk_135_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of vdp4/clk_135_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of vdp4/clk_135_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of vdp4/clk_sdramp_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of vdp4/clk_sdramp_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_3m6</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_3m6</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_135</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_135</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_sdramp</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_sdramp</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_sdram</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_sdram</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_3m6_gowin</td>
<td>Setup</td>
<td>-254.265</td>
<td>86</td>
</tr>
<tr>
<td>clk_3m6_gowin</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_audio</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_audio</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_1m8</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_1m8</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>psg1/env_reset</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>psg1/env_reset</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>filtro_fm/clk_360k</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>filtro_fm/clk_360k</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>filtro_fm/clk_1m8</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>filtro_fm/clk_1m8</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>filtro_fm/clk_36k</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>filtro_fm/clk_36k</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-7.562</td>
<td>psg1/reg[11]_2_s0/Q</td>
<td>psg1/env_gen_cnt_12_s0/RESET</td>
<td>clk:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.001</td>
<td>0.929</td>
<td>6.564</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-7.562</td>
<td>psg1/reg[11]_2_s0/Q</td>
<td>psg1/env_gen_cnt_13_s0/RESET</td>
<td>clk:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.001</td>
<td>0.929</td>
<td>6.564</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-7.562</td>
<td>psg1/reg[11]_2_s0/Q</td>
<td>psg1/env_gen_cnt_14_s0/RESET</td>
<td>clk:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.001</td>
<td>0.929</td>
<td>6.564</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-7.562</td>
<td>psg1/reg[11]_2_s0/Q</td>
<td>psg1/env_gen_cnt_15_s0/RESET</td>
<td>clk:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.001</td>
<td>0.929</td>
<td>6.564</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-7.511</td>
<td>psg1/reg[0]_0_s0/Q</td>
<td>psg1/tone_gen_op_1_s1/CE</td>
<td>clk:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.001</td>
<td>0.929</td>
<td>6.513</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-7.511</td>
<td>psg1/reg[0]_0_s0/Q</td>
<td>psg1/tone_gen_cnt[1]_0_s0/RESET</td>
<td>clk:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.001</td>
<td>0.929</td>
<td>6.513</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-7.438</td>
<td>psg1/reg[2]_2_s0/Q</td>
<td>psg1/tone_gen_cnt[2]_0_s0/RESET</td>
<td>clk:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.001</td>
<td>0.929</td>
<td>6.440</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-7.433</td>
<td>psg1/reg[2]_2_s0/Q</td>
<td>psg1/tone_gen_cnt[2]_1_s0/RESET</td>
<td>clk:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.001</td>
<td>0.929</td>
<td>6.435</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-7.433</td>
<td>psg1/reg[2]_2_s0/Q</td>
<td>psg1/tone_gen_cnt[2]_2_s0/RESET</td>
<td>clk:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.001</td>
<td>0.929</td>
<td>6.435</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-7.433</td>
<td>psg1/reg[2]_2_s0/Q</td>
<td>psg1/tone_gen_cnt[2]_3_s0/RESET</td>
<td>clk:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.001</td>
<td>0.929</td>
<td>6.435</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-7.433</td>
<td>psg1/reg[2]_2_s0/Q</td>
<td>psg1/tone_gen_cnt[2]_4_s0/RESET</td>
<td>clk:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.001</td>
<td>0.929</td>
<td>6.435</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-7.433</td>
<td>psg1/reg[2]_2_s0/Q</td>
<td>psg1/tone_gen_cnt[2]_5_s0/RESET</td>
<td>clk:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.001</td>
<td>0.929</td>
<td>6.435</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-7.398</td>
<td>psg1/reg[2]_2_s0/Q</td>
<td>psg1/tone_gen_op_2_s1/CE</td>
<td>clk:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.001</td>
<td>0.929</td>
<td>6.400</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-7.382</td>
<td>psg1/reg[11]_2_s0/Q</td>
<td>psg1/env_gen_cnt_1_s0/RESET</td>
<td>clk:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.001</td>
<td>0.929</td>
<td>6.384</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-7.382</td>
<td>psg1/reg[11]_2_s0/Q</td>
<td>psg1/env_gen_cnt_2_s0/RESET</td>
<td>clk:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.001</td>
<td>0.929</td>
<td>6.384</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-7.382</td>
<td>psg1/reg[11]_2_s0/Q</td>
<td>psg1/env_gen_cnt_3_s0/RESET</td>
<td>clk:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.001</td>
<td>0.929</td>
<td>6.384</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-7.382</td>
<td>psg1/reg[11]_2_s0/Q</td>
<td>psg1/env_gen_cnt_4_s0/RESET</td>
<td>clk:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.001</td>
<td>0.929</td>
<td>6.384</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-7.382</td>
<td>psg1/reg[11]_2_s0/Q</td>
<td>psg1/env_gen_cnt_5_s0/RESET</td>
<td>clk:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.001</td>
<td>0.929</td>
<td>6.384</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-7.382</td>
<td>psg1/reg[11]_2_s0/Q</td>
<td>psg1/env_gen_cnt_6_s0/RESET</td>
<td>clk:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.001</td>
<td>0.929</td>
<td>6.384</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-7.382</td>
<td>psg1/reg[11]_2_s0/Q</td>
<td>psg1/env_gen_cnt_7_s0/RESET</td>
<td>clk:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.001</td>
<td>0.929</td>
<td>6.384</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-7.382</td>
<td>psg1/reg[11]_2_s0/Q</td>
<td>psg1/env_gen_cnt_8_s0/RESET</td>
<td>clk:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.001</td>
<td>0.929</td>
<td>6.384</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-7.382</td>
<td>psg1/reg[11]_2_s0/Q</td>
<td>psg1/env_gen_cnt_9_s0/RESET</td>
<td>clk:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.001</td>
<td>0.929</td>
<td>6.384</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-7.382</td>
<td>psg1/reg[11]_2_s0/Q</td>
<td>psg1/env_gen_cnt_10_s0/RESET</td>
<td>clk:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.001</td>
<td>0.929</td>
<td>6.384</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-7.382</td>
<td>psg1/reg[11]_2_s0/Q</td>
<td>psg1/env_gen_cnt_11_s0/RESET</td>
<td>clk:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.001</td>
<td>0.929</td>
<td>6.384</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-7.334</td>
<td>psg1/reg[0]_0_s0/Q</td>
<td>psg1/tone_gen_cnt[1]_1_s0/RESET</td>
<td>clk:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.001</td>
<td>0.929</td>
<td>6.337</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-1.685</td>
<td>vdp4/audioclkd/n126_s0/I3</td>
<td>vdp4/audioclkd/clkd_s0/D</td>
<td>vdp4/clk_audio:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-2.006</td>
<td>0.366</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-1.377</td>
<td>denoise6/data_prev_s1/D</td>
<td>denoise6/data_prev_s1/D</td>
<td>clk_3m6:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.331</td>
<td>0.000</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-1.308</td>
<td>vdp4/cswn_filter/n7_s0/Q</td>
<td>vdp4/CpuWrt_s0/D</td>
<td>clk_sdram:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.822</td>
<td>0.561</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-1.122</td>
<td>vdp4/csrn_filter/n7_s0/Q</td>
<td>vdp4/CpuReq_s0/D</td>
<td>clk_sdram:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.822</td>
<td>0.746</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-1.103</td>
<td>filtro_fm/n36_s1/I0</td>
<td>filtro_fm/clk_36k_s0/D</td>
<td>filtro_fm/clk_36k:[R]</td>
<td>filtro_fm/clk_360k:[R]</td>
<td>0.000</td>
<td>-1.291</td>
<td>0.234</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-0.827</td>
<td>vdp4/csrn_filter/n7_s0/Q</td>
<td>vdp4/cs_latch_1_s0/D</td>
<td>clk_sdram:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.822</td>
<td>1.041</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-0.817</td>
<td>filtro_fm/interclock3/n13_s11/I3</td>
<td>filtro_fm/interclock3/state_0_s3/D</td>
<td>filtro_fm/clk_36k:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-2.006</td>
<td>1.234</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-0.812</td>
<td>vdp4/cswn_filter/n7_s0/Q</td>
<td>vdp4/cs_latch_0_s0/D</td>
<td>clk_sdram:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.822</td>
<td>1.056</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-0.705</td>
<td>filtro_fm/interclock3/n12_s11/I3</td>
<td>filtro_fm/interclock3/state_1_s4/D</td>
<td>filtro_fm/clk_36k:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-2.006</td>
<td>1.346</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-0.703</td>
<td>n7_s2/I0</td>
<td>clk_1m8_s0/D</td>
<td>clk_1m8:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.000</td>
<td>-0.891</td>
<td>0.234</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-0.640</td>
<td>vdp4/cswn_filter/n7_s0/Q</td>
<td>vdp4/io_state_r_s6/D</td>
<td>clk_sdram:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.822</td>
<td>1.228</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-0.625</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/Q</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_synchronizer_chain_1_s0/D</td>
<td>vdp4/clk_audio:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-1.133</td>
<td>0.553</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-0.625</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/Q</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_synchronizer_chain_1_s0/D</td>
<td>vdp4/clk_audio:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-1.133</td>
<td>0.553</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-0.529</td>
<td>filtro_fm/interclock2/n12_s11/I3</td>
<td>filtro_fm/interclock2/state_1_s4/D</td>
<td>filtro_fm/clk_360k:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-2.006</td>
<td>1.522</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-0.479</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/Q</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_synchronizer_chain_1_s0/D</td>
<td>vdp4/clk_audio:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-1.133</td>
<td>0.699</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-0.474</td>
<td>filtro_fm/filter2b/FF_OUT_30_s0/Q</td>
<td>filtro_fm/interclock2/data_out_30_s0/D</td>
<td>filtro_fm/clk_1m8:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-0.984</td>
<td>0.555</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-0.469</td>
<td>filtro_fm/filter2b/FF_OUT_27_s0/Q</td>
<td>filtro_fm/interclock2/data_out_27_s0/D</td>
<td>filtro_fm/clk_1m8:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-0.984</td>
<td>0.560</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-0.469</td>
<td>filtro_fm/filter2b/FF_OUT_29_s0/Q</td>
<td>filtro_fm/interclock2/data_out_29_s0/D</td>
<td>filtro_fm/clk_1m8:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-0.984</td>
<td>0.560</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-0.432</td>
<td>filtro_fm/interclock1/n12_s11/I3</td>
<td>filtro_fm/interclock1/state_1_s4/D</td>
<td>filtro_fm/clk_1m8:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-2.006</td>
<td>1.619</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-0.413</td>
<td>filtro_fm/interclock2/n13_s11/I3</td>
<td>filtro_fm/interclock2/state_0_s3/D</td>
<td>filtro_fm/clk_360k:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-2.006</td>
<td>1.638</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-0.412</td>
<td>filtro_fm/interclock1/n13_s11/I3</td>
<td>filtro_fm/interclock1/state_0_s3/D</td>
<td>filtro_fm/clk_1m8:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-2.006</td>
<td>1.639</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-0.331</td>
<td>filtro_fm/filter2b/FF_OUT_22_s0/Q</td>
<td>filtro_fm/interclock2/data_out_22_s0/D</td>
<td>filtro_fm/clk_1m8:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-0.984</td>
<td>0.697</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-0.331</td>
<td>filtro_fm/filter2b/FF_OUT_25_s0/Q</td>
<td>filtro_fm/interclock2/data_out_25_s0/D</td>
<td>filtro_fm/clk_1m8:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-0.984</td>
<td>0.697</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-0.331</td>
<td>filtro_fm/filter2b/FF_OUT_28_s0/Q</td>
<td>filtro_fm/interclock2/data_out_28_s0/D</td>
<td>filtro_fm/clk_1m8:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-0.984</td>
<td>0.697</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-0.319</td>
<td>filtro_fm/filter2b/FF_OUT_17_s0/Q</td>
<td>filtro_fm/interclock2/data_out_17_s0/D</td>
<td>filtro_fm/clk_1m8:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-0.984</td>
<td>0.709</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-13.796</td>
<td>denoise5/data_out_s0/Q</td>
<td>filtro_fm/filter5/FF_OUT_31_s0/CLEAR</td>
<td>clk:[R]</td>
<td>filtro_fm/clk_36k:[R]</td>
<td>0.001</td>
<td>1.344</td>
<td>12.382</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-13.796</td>
<td>denoise5/data_out_s0/Q</td>
<td>filtro_fm/filter5/FF_D5_8_s0/CLEAR</td>
<td>clk:[R]</td>
<td>filtro_fm/clk_36k:[R]</td>
<td>0.001</td>
<td>1.344</td>
<td>12.382</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-13.796</td>
<td>denoise5/data_out_s0/Q</td>
<td>filtro_fm/filter5/FF_D5_9_s0/CLEAR</td>
<td>clk:[R]</td>
<td>filtro_fm/clk_36k:[R]</td>
<td>0.001</td>
<td>1.344</td>
<td>12.382</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-13.796</td>
<td>denoise5/data_out_s0/Q</td>
<td>filtro_fm/filter5/FF_D5_15_s0/CLEAR</td>
<td>clk:[R]</td>
<td>filtro_fm/clk_36k:[R]</td>
<td>0.001</td>
<td>1.344</td>
<td>12.382</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-13.796</td>
<td>denoise5/data_out_s0/Q</td>
<td>filtro_fm/filter5/FF_D5_16_s0/CLEAR</td>
<td>clk:[R]</td>
<td>filtro_fm/clk_36k:[R]</td>
<td>0.001</td>
<td>1.344</td>
<td>12.382</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-13.688</td>
<td>denoise5/data_out_s0/Q</td>
<td>filtro_fm/filter5/FF_D5_13_s0/CLEAR</td>
<td>clk:[R]</td>
<td>filtro_fm/clk_36k:[R]</td>
<td>0.001</td>
<td>1.344</td>
<td>12.274</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-13.688</td>
<td>denoise5/data_out_s0/Q</td>
<td>filtro_fm/filter5/FF_D5_18_s0/CLEAR</td>
<td>clk:[R]</td>
<td>filtro_fm/clk_36k:[R]</td>
<td>0.001</td>
<td>1.344</td>
<td>12.274</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-13.688</td>
<td>denoise5/data_out_s0/Q</td>
<td>filtro_fm/filter5/FF_D5_23_s0/CLEAR</td>
<td>clk:[R]</td>
<td>filtro_fm/clk_36k:[R]</td>
<td>0.001</td>
<td>1.344</td>
<td>12.274</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-13.688</td>
<td>denoise5/data_out_s0/Q</td>
<td>filtro_fm/filter5/FF_D5_24_s0/CLEAR</td>
<td>clk:[R]</td>
<td>filtro_fm/clk_36k:[R]</td>
<td>0.001</td>
<td>1.344</td>
<td>12.274</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-13.688</td>
<td>denoise5/data_out_s0/Q</td>
<td>filtro_fm/filter5/FF_D5_27_s0/CLEAR</td>
<td>clk:[R]</td>
<td>filtro_fm/clk_36k:[R]</td>
<td>0.001</td>
<td>1.344</td>
<td>12.274</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-13.688</td>
<td>denoise5/data_out_s0/Q</td>
<td>filtro_fm/filter5/FF_D3_19_s0/CLEAR</td>
<td>clk:[R]</td>
<td>filtro_fm/clk_36k:[R]</td>
<td>0.001</td>
<td>1.344</td>
<td>12.274</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-13.541</td>
<td>denoise5/data_out_s0/Q</td>
<td>filtro_fm/filter5/FF_D5_12_s0/CLEAR</td>
<td>clk:[R]</td>
<td>filtro_fm/clk_36k:[R]</td>
<td>0.001</td>
<td>1.344</td>
<td>12.128</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-13.541</td>
<td>denoise5/data_out_s0/Q</td>
<td>filtro_fm/filter5/FF_D5_14_s0/CLEAR</td>
<td>clk:[R]</td>
<td>filtro_fm/clk_36k:[R]</td>
<td>0.001</td>
<td>1.344</td>
<td>12.128</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-13.541</td>
<td>denoise5/data_out_s0/Q</td>
<td>filtro_fm/filter5/FF_D4_12_s0/CLEAR</td>
<td>clk:[R]</td>
<td>filtro_fm/clk_36k:[R]</td>
<td>0.001</td>
<td>1.344</td>
<td>12.128</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-13.541</td>
<td>denoise5/data_out_s0/Q</td>
<td>filtro_fm/filter5/FF_D4_14_s0/CLEAR</td>
<td>clk:[R]</td>
<td>filtro_fm/clk_36k:[R]</td>
<td>0.001</td>
<td>1.344</td>
<td>12.128</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-13.453</td>
<td>denoise5/data_out_s0/Q</td>
<td>filtro_fm/filter5/FF_D5_10_s0/CLEAR</td>
<td>clk:[R]</td>
<td>filtro_fm/clk_36k:[R]</td>
<td>0.001</td>
<td>1.344</td>
<td>12.040</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-13.453</td>
<td>denoise5/data_out_s0/Q</td>
<td>filtro_fm/filter5/FF_D5_11_s0/CLEAR</td>
<td>clk:[R]</td>
<td>filtro_fm/clk_36k:[R]</td>
<td>0.001</td>
<td>1.344</td>
<td>12.040</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-13.453</td>
<td>denoise5/data_out_s0/Q</td>
<td>filtro_fm/filter5/FF_D5_21_s0/CLEAR</td>
<td>clk:[R]</td>
<td>filtro_fm/clk_36k:[R]</td>
<td>0.001</td>
<td>1.344</td>
<td>12.040</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-13.453</td>
<td>denoise5/data_out_s0/Q</td>
<td>filtro_fm/filter5/FF_D5_25_s0/CLEAR</td>
<td>clk:[R]</td>
<td>filtro_fm/clk_36k:[R]</td>
<td>0.001</td>
<td>1.344</td>
<td>12.040</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-13.453</td>
<td>denoise5/data_out_s0/Q</td>
<td>filtro_fm/filter5/FF_D5_28_s0/CLEAR</td>
<td>clk:[R]</td>
<td>filtro_fm/clk_36k:[R]</td>
<td>0.001</td>
<td>1.344</td>
<td>12.040</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-13.453</td>
<td>denoise5/data_out_s0/Q</td>
<td>filtro_fm/filter5/FF_D4_10_s0/CLEAR</td>
<td>clk:[R]</td>
<td>filtro_fm/clk_36k:[R]</td>
<td>0.001</td>
<td>1.344</td>
<td>12.040</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-13.453</td>
<td>denoise5/data_out_s0/Q</td>
<td>filtro_fm/filter5/FF_D4_11_s0/CLEAR</td>
<td>clk:[R]</td>
<td>filtro_fm/clk_36k:[R]</td>
<td>0.001</td>
<td>1.344</td>
<td>12.040</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-13.453</td>
<td>denoise5/data_out_s0/Q</td>
<td>filtro_fm/filter5/FF_D4_24_s0/CLEAR</td>
<td>clk:[R]</td>
<td>filtro_fm/clk_36k:[R]</td>
<td>0.001</td>
<td>1.344</td>
<td>12.040</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-13.453</td>
<td>denoise5/data_out_s0/Q</td>
<td>filtro_fm/filter5/FF_D4_25_s0/CLEAR</td>
<td>clk:[R]</td>
<td>filtro_fm/clk_36k:[R]</td>
<td>0.001</td>
<td>1.344</td>
<td>12.040</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-13.453</td>
<td>denoise5/data_out_s0/Q</td>
<td>filtro_fm/filter5/FF_D4_27_s0/CLEAR</td>
<td>clk:[R]</td>
<td>filtro_fm/clk_36k:[R]</td>
<td>0.001</td>
<td>1.344</td>
<td>12.040</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-0.169</td>
<td>psg1/env_hold_s0/CLEAR</td>
<td>psg1/env_hold_s0/CLEAR</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-1.155</td>
<td>1.032</td>
</tr>
<tr>
<td>2</td>
<td>0.322</td>
<td>psg1/n1930_s0/I0</td>
<td>psg1/env_inc_s1/PRESET</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-1.155</td>
<td>1.523</td>
</tr>
<tr>
<td>3</td>
<td>0.328</td>
<td>psg1/n1908_s0/I1</td>
<td>psg1/env_inc_s0/CLEAR</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-1.155</td>
<td>1.530</td>
</tr>
<tr>
<td>4</td>
<td>0.444</td>
<td>psg1/n1930_s0/I0</td>
<td>psg1/env_vol_2_s0/CLEAR</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-1.155</td>
<td>1.645</td>
</tr>
<tr>
<td>5</td>
<td>0.444</td>
<td>psg1/n1930_s0/I0</td>
<td>psg1/env_vol_3_s0/CLEAR</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-1.155</td>
<td>1.645</td>
</tr>
<tr>
<td>6</td>
<td>0.445</td>
<td>psg1/n1908_s0/I1</td>
<td>psg1/env_vol_3_s1/PRESET</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-1.155</td>
<td>1.647</td>
</tr>
<tr>
<td>7</td>
<td>0.452</td>
<td>psg1/n1930_s0/I0</td>
<td>psg1/env_vol_4_s0/CLEAR</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-1.155</td>
<td>1.653</td>
</tr>
<tr>
<td>8</td>
<td>0.456</td>
<td>psg1/n1930_s0/I0</td>
<td>psg1/env_vol_0_s0/CLEAR</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-1.155</td>
<td>1.658</td>
</tr>
<tr>
<td>9</td>
<td>0.456</td>
<td>psg1/n1930_s0/I0</td>
<td>psg1/env_vol_1_s0/CLEAR</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-1.155</td>
<td>1.658</td>
</tr>
<tr>
<td>10</td>
<td>0.513</td>
<td>psg1/n1908_s0/I1</td>
<td>psg1/env_inc_s4/CLEAR</td>
<td>psg1/env_reset:[F]</td>
<td>psg1/env_reset:[F]</td>
<td>0.000</td>
<td>-1.125</td>
<td>1.649</td>
</tr>
<tr>
<td>11</td>
<td>0.582</td>
<td>psg1/n1908_s0/I1</td>
<td>psg1/env_vol_0_s1/PRESET</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-1.155</td>
<td>1.784</td>
</tr>
<tr>
<td>12</td>
<td>0.587</td>
<td>psg1/n1908_s0/I1</td>
<td>psg1/env_vol_1_s1/PRESET</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-1.155</td>
<td>1.789</td>
</tr>
<tr>
<td>13</td>
<td>0.587</td>
<td>psg1/n1908_s0/I1</td>
<td>psg1/env_vol_2_s1/PRESET</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-1.155</td>
<td>1.789</td>
</tr>
<tr>
<td>14</td>
<td>0.587</td>
<td>psg1/n1908_s0/I1</td>
<td>psg1/env_vol_4_s1/PRESET</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-1.155</td>
<td>1.789</td>
</tr>
<tr>
<td>15</td>
<td>0.637</td>
<td>psg1/n1930_s0/I0</td>
<td>psg1/env_vol_4_s4/CLEAR</td>
<td>psg1/env_reset:[F]</td>
<td>psg1/env_reset:[F]</td>
<td>0.000</td>
<td>-1.125</td>
<td>1.773</td>
</tr>
<tr>
<td>16</td>
<td>1.594</td>
<td>vdp4/s1_n_s0/Q</td>
<td>vdp4/serializer/gwSer2/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.747</td>
</tr>
<tr>
<td>17</td>
<td>1.594</td>
<td>vdp4/s1_n_s0/Q</td>
<td>vdp4/serializer/gwSer1/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.747</td>
</tr>
<tr>
<td>18</td>
<td>1.594</td>
<td>vdp4/s1_n_s0/Q</td>
<td>vdp4/serializer/gwSer0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.747</td>
</tr>
<tr>
<td>19</td>
<td>1.736</td>
<td>vdp4/s1_n_s0/Q</td>
<td>vdp4/io_state_r_s6/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.747</td>
</tr>
<tr>
<td>20</td>
<td>3.481</td>
<td>vdp4/s1_n_s0/Q</td>
<td>vdp4/serializer/gwSer2/RESET</td>
<td>clk:[R]</td>
<td>clk_135:[R]</td>
<td>0.000</td>
<td>1.922</td>
<td>1.747</td>
</tr>
<tr>
<td>21</td>
<td>3.481</td>
<td>vdp4/s1_n_s0/Q</td>
<td>vdp4/serializer/gwSer1/RESET</td>
<td>clk:[R]</td>
<td>clk_135:[R]</td>
<td>0.000</td>
<td>1.922</td>
<td>1.747</td>
</tr>
<tr>
<td>22</td>
<td>3.481</td>
<td>vdp4/s1_n_s0/Q</td>
<td>vdp4/serializer/gwSer0/RESET</td>
<td>clk:[R]</td>
<td>clk_135:[R]</td>
<td>0.000</td>
<td>1.922</td>
<td>1.747</td>
</tr>
<tr>
<td>23</td>
<td>7.181</td>
<td>vdp4/s1_n_s0/Q</td>
<td>vdp4/serializer/gwSer2/RESET</td>
<td>clk:[R]</td>
<td>clk_135:[F]</td>
<td>-3.704</td>
<td>1.917</td>
<td>1.747</td>
</tr>
<tr>
<td>24</td>
<td>7.181</td>
<td>vdp4/s1_n_s0/Q</td>
<td>vdp4/serializer/gwSer1/RESET</td>
<td>clk:[R]</td>
<td>clk_135:[F]</td>
<td>-3.704</td>
<td>1.917</td>
<td>1.747</td>
</tr>
<tr>
<td>25</td>
<td>7.181</td>
<td>vdp4/s1_n_s0/Q</td>
<td>vdp4/serializer/gwSer0/RESET</td>
<td>clk:[R]</td>
<td>clk_135:[F]</td>
<td>-3.704</td>
<td>1.917</td>
<td>1.747</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.251</td>
<td>4.251</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>filtro_fm/clk_360k</td>
<td>filtro_fm/filter3/FF_D1_25_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.251</td>
<td>4.251</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>filtro_fm/clk_360k</td>
<td>filtro_fm/filter3/FF_D1_16_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.251</td>
<td>4.251</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>filtro_fm/clk_360k</td>
<td>filtro_fm/filter3/FF_D1_13_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.251</td>
<td>4.251</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>filtro_fm/clk_360k</td>
<td>filtro_fm/filter3/FF_D1_10_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.253</td>
<td>4.253</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>filtro_fm/clk_360k</td>
<td>filtro_fm/filter3/FF_D4_31_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.253</td>
<td>4.253</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>filtro_fm/clk_360k</td>
<td>filtro_fm/filter3/FF_D6_11_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.253</td>
<td>4.253</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>filtro_fm/clk_360k</td>
<td>filtro_fm/filter3/FF_D8_23_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.253</td>
<td>4.253</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>filtro_fm/clk_360k</td>
<td>filtro_fm/filter3/FF_OUT_29_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.253</td>
<td>4.253</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>filtro_fm/clk_360k</td>
<td>filtro_fm/filter3/FF_OUT_21_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.253</td>
<td>4.253</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>filtro_fm/clk_360k</td>
<td>filtro_fm/filter3/FF_OUT_17_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.562</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1009.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/reg[11]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_gen_cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.558</td>
<td>1.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C4[0][B]</td>
<td>psg1/reg[11]_2_s0/CLK</td>
</tr>
<tr>
<td>1002.790</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R25C4[0][B]</td>
<td style=" font-weight:bold;">psg1/reg[11]_2_s0/Q</td>
</tr>
<tr>
<td>1003.039</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C4[3][B]</td>
<td>psg1/n1181_s35/I2</td>
</tr>
<tr>
<td>1003.588</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R25C4[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s35/F</td>
</tr>
<tr>
<td>1003.766</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C5[3][B]</td>
<td>psg1/n1181_s21/I3</td>
</tr>
<tr>
<td>1004.321</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R25C5[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s21/F</td>
</tr>
<tr>
<td>1004.757</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C3[3][A]</td>
<td>psg1/n1181_s30/I3</td>
</tr>
<tr>
<td>1005.312</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C3[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s30/F</td>
</tr>
<tr>
<td>1005.729</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C4[1][A]</td>
<td>psg1/n1181_s33/I1</td>
</tr>
<tr>
<td>1006.299</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C4[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s33/F</td>
</tr>
<tr>
<td>1006.472</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C4[1][A]</td>
<td>psg1/n1181_s17/I2</td>
</tr>
<tr>
<td>1006.934</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C4[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s17/F</td>
</tr>
<tr>
<td>1006.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C4[0][A]</td>
<td>psg1/n1181_s7/I1</td>
</tr>
<tr>
<td>1007.306</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C4[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s7/F</td>
</tr>
<tr>
<td>1007.477</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C5[0][B]</td>
<td>psg1/n1181_s3/I2</td>
</tr>
<tr>
<td>1007.848</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C5[0][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s3/F</td>
</tr>
<tr>
<td>1008.027</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C5[3][B]</td>
<td>psg1/n1181_s1/I1</td>
</tr>
<tr>
<td>1008.576</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R27C5[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s1/F</td>
</tr>
<tr>
<td>1009.122</td>
<td>0.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C8[0][A]</td>
<td style=" font-weight:bold;">psg1/env_gen_cnt_12_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R52C54[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.630</td>
<td>1.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C8[0][A]</td>
<td>psg1/env_gen_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>1001.595</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_gen_cnt_12_s0</td>
</tr>
<tr>
<td>1001.560</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C8[0][A]</td>
<td>psg1/env_gen_cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.929</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.671%; route: 1.876, 73.329%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.982, 60.660%; route: 2.350, 35.806%; tC2Q: 0.232, 3.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.562</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1009.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/reg[11]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_gen_cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.558</td>
<td>1.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C4[0][B]</td>
<td>psg1/reg[11]_2_s0/CLK</td>
</tr>
<tr>
<td>1002.790</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R25C4[0][B]</td>
<td style=" font-weight:bold;">psg1/reg[11]_2_s0/Q</td>
</tr>
<tr>
<td>1003.039</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C4[3][B]</td>
<td>psg1/n1181_s35/I2</td>
</tr>
<tr>
<td>1003.588</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R25C4[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s35/F</td>
</tr>
<tr>
<td>1003.766</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C5[3][B]</td>
<td>psg1/n1181_s21/I3</td>
</tr>
<tr>
<td>1004.321</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R25C5[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s21/F</td>
</tr>
<tr>
<td>1004.757</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C3[3][A]</td>
<td>psg1/n1181_s30/I3</td>
</tr>
<tr>
<td>1005.312</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C3[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s30/F</td>
</tr>
<tr>
<td>1005.729</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C4[1][A]</td>
<td>psg1/n1181_s33/I1</td>
</tr>
<tr>
<td>1006.299</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C4[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s33/F</td>
</tr>
<tr>
<td>1006.472</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C4[1][A]</td>
<td>psg1/n1181_s17/I2</td>
</tr>
<tr>
<td>1006.934</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C4[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s17/F</td>
</tr>
<tr>
<td>1006.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C4[0][A]</td>
<td>psg1/n1181_s7/I1</td>
</tr>
<tr>
<td>1007.306</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C4[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s7/F</td>
</tr>
<tr>
<td>1007.477</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C5[0][B]</td>
<td>psg1/n1181_s3/I2</td>
</tr>
<tr>
<td>1007.848</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C5[0][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s3/F</td>
</tr>
<tr>
<td>1008.027</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C5[3][B]</td>
<td>psg1/n1181_s1/I1</td>
</tr>
<tr>
<td>1008.576</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R27C5[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s1/F</td>
</tr>
<tr>
<td>1009.122</td>
<td>0.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C8[0][B]</td>
<td style=" font-weight:bold;">psg1/env_gen_cnt_13_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R52C54[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.630</td>
<td>1.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C8[0][B]</td>
<td>psg1/env_gen_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>1001.595</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_gen_cnt_13_s0</td>
</tr>
<tr>
<td>1001.560</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C8[0][B]</td>
<td>psg1/env_gen_cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.929</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.671%; route: 1.876, 73.329%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.982, 60.660%; route: 2.350, 35.806%; tC2Q: 0.232, 3.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.562</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1009.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/reg[11]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_gen_cnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.558</td>
<td>1.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C4[0][B]</td>
<td>psg1/reg[11]_2_s0/CLK</td>
</tr>
<tr>
<td>1002.790</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R25C4[0][B]</td>
<td style=" font-weight:bold;">psg1/reg[11]_2_s0/Q</td>
</tr>
<tr>
<td>1003.039</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C4[3][B]</td>
<td>psg1/n1181_s35/I2</td>
</tr>
<tr>
<td>1003.588</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R25C4[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s35/F</td>
</tr>
<tr>
<td>1003.766</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C5[3][B]</td>
<td>psg1/n1181_s21/I3</td>
</tr>
<tr>
<td>1004.321</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R25C5[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s21/F</td>
</tr>
<tr>
<td>1004.757</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C3[3][A]</td>
<td>psg1/n1181_s30/I3</td>
</tr>
<tr>
<td>1005.312</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C3[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s30/F</td>
</tr>
<tr>
<td>1005.729</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C4[1][A]</td>
<td>psg1/n1181_s33/I1</td>
</tr>
<tr>
<td>1006.299</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C4[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s33/F</td>
</tr>
<tr>
<td>1006.472</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C4[1][A]</td>
<td>psg1/n1181_s17/I2</td>
</tr>
<tr>
<td>1006.934</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C4[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s17/F</td>
</tr>
<tr>
<td>1006.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C4[0][A]</td>
<td>psg1/n1181_s7/I1</td>
</tr>
<tr>
<td>1007.306</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C4[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s7/F</td>
</tr>
<tr>
<td>1007.477</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C5[0][B]</td>
<td>psg1/n1181_s3/I2</td>
</tr>
<tr>
<td>1007.848</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C5[0][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s3/F</td>
</tr>
<tr>
<td>1008.027</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C5[3][B]</td>
<td>psg1/n1181_s1/I1</td>
</tr>
<tr>
<td>1008.576</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R27C5[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s1/F</td>
</tr>
<tr>
<td>1009.122</td>
<td>0.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C8[1][A]</td>
<td style=" font-weight:bold;">psg1/env_gen_cnt_14_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R52C54[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.630</td>
<td>1.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C8[1][A]</td>
<td>psg1/env_gen_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>1001.595</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_gen_cnt_14_s0</td>
</tr>
<tr>
<td>1001.560</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C8[1][A]</td>
<td>psg1/env_gen_cnt_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.929</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.671%; route: 1.876, 73.329%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.982, 60.660%; route: 2.350, 35.806%; tC2Q: 0.232, 3.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.562</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1009.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/reg[11]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_gen_cnt_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.558</td>
<td>1.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C4[0][B]</td>
<td>psg1/reg[11]_2_s0/CLK</td>
</tr>
<tr>
<td>1002.790</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R25C4[0][B]</td>
<td style=" font-weight:bold;">psg1/reg[11]_2_s0/Q</td>
</tr>
<tr>
<td>1003.039</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C4[3][B]</td>
<td>psg1/n1181_s35/I2</td>
</tr>
<tr>
<td>1003.588</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R25C4[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s35/F</td>
</tr>
<tr>
<td>1003.766</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C5[3][B]</td>
<td>psg1/n1181_s21/I3</td>
</tr>
<tr>
<td>1004.321</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R25C5[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s21/F</td>
</tr>
<tr>
<td>1004.757</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C3[3][A]</td>
<td>psg1/n1181_s30/I3</td>
</tr>
<tr>
<td>1005.312</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C3[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s30/F</td>
</tr>
<tr>
<td>1005.729</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C4[1][A]</td>
<td>psg1/n1181_s33/I1</td>
</tr>
<tr>
<td>1006.299</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C4[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s33/F</td>
</tr>
<tr>
<td>1006.472</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C4[1][A]</td>
<td>psg1/n1181_s17/I2</td>
</tr>
<tr>
<td>1006.934</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C4[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s17/F</td>
</tr>
<tr>
<td>1006.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C4[0][A]</td>
<td>psg1/n1181_s7/I1</td>
</tr>
<tr>
<td>1007.306</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C4[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s7/F</td>
</tr>
<tr>
<td>1007.477</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C5[0][B]</td>
<td>psg1/n1181_s3/I2</td>
</tr>
<tr>
<td>1007.848</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C5[0][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s3/F</td>
</tr>
<tr>
<td>1008.027</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C5[3][B]</td>
<td>psg1/n1181_s1/I1</td>
</tr>
<tr>
<td>1008.576</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R27C5[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s1/F</td>
</tr>
<tr>
<td>1009.122</td>
<td>0.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C8[1][B]</td>
<td style=" font-weight:bold;">psg1/env_gen_cnt_15_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R52C54[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.630</td>
<td>1.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C8[1][B]</td>
<td>psg1/env_gen_cnt_15_s0/CLK</td>
</tr>
<tr>
<td>1001.595</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_gen_cnt_15_s0</td>
</tr>
<tr>
<td>1001.560</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C8[1][B]</td>
<td>psg1/env_gen_cnt_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.929</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.671%; route: 1.876, 73.329%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.982, 60.660%; route: 2.350, 35.806%; tC2Q: 0.232, 3.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1009.071</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/reg[0]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/tone_gen_op_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.558</td>
<td>1.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C5[1][B]</td>
<td>psg1/reg[0]_0_s0/CLK</td>
</tr>
<tr>
<td>1002.790</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C5[1][B]</td>
<td style=" font-weight:bold;">psg1/reg[0]_0_s0/Q</td>
</tr>
<tr>
<td>1002.972</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C4[1][A]</td>
<td>psg1/n2027_s23/I0</td>
</tr>
<tr>
<td>1003.425</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C4[1][A]</td>
<td style=" background: #97FFFF;">psg1/n2027_s23/F</td>
</tr>
<tr>
<td>1003.852</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C5[3][A]</td>
<td>psg1/n2027_s26/I3</td>
</tr>
<tr>
<td>1004.223</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C5[3][A]</td>
<td style=" background: #97FFFF;">psg1/n2027_s26/F</td>
</tr>
<tr>
<td>1004.620</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C5[3][A]</td>
<td>psg1/n2027_s24/I1</td>
</tr>
<tr>
<td>1005.169</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C5[3][A]</td>
<td style=" background: #97FFFF;">psg1/n2027_s24/F</td>
</tr>
<tr>
<td>1005.171</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C5[2][A]</td>
<td>psg1/n2027_s22/I1</td>
</tr>
<tr>
<td>1005.633</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C5[2][A]</td>
<td style=" background: #97FFFF;">psg1/n2027_s22/F</td>
</tr>
<tr>
<td>1005.634</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C5[3][B]</td>
<td>psg1/n2027_s15/I0</td>
</tr>
<tr>
<td>1006.096</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C5[3][B]</td>
<td style=" background: #97FFFF;">psg1/n2027_s15/F</td>
</tr>
<tr>
<td>1006.269</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C6[3][A]</td>
<td>psg1/n2027_s5/I3</td>
</tr>
<tr>
<td>1006.824</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C6[3][A]</td>
<td style=" background: #97FFFF;">psg1/n2027_s5/F</td>
</tr>
<tr>
<td>1007.237</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C7[3][B]</td>
<td>psg1/n2027_s1/I0</td>
</tr>
<tr>
<td>1007.786</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C7[3][B]</td>
<td style=" background: #97FFFF;">psg1/n2027_s1/F</td>
</tr>
<tr>
<td>1007.958</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C7[2][A]</td>
<td>psg1/n2027_s0/I0</td>
</tr>
<tr>
<td>1008.528</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R30C7[2][A]</td>
<td style=" background: #97FFFF;">psg1/n2027_s0/F</td>
</tr>
<tr>
<td>1009.071</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C12[0][A]</td>
<td style=" font-weight:bold;">psg1/tone_gen_op_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R52C54[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.630</td>
<td>1.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C12[0][A]</td>
<td>psg1/tone_gen_op_1_s1/CLK</td>
</tr>
<tr>
<td>1001.595</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/tone_gen_op_1_s1</td>
</tr>
<tr>
<td>1001.560</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C12[0][A]</td>
<td>psg1/tone_gen_op_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.929</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.671%; route: 1.876, 73.329%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.971, 60.971%; route: 2.310, 35.466%; tC2Q: 0.232, 3.562%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1009.071</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/reg[0]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/tone_gen_cnt[1]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.558</td>
<td>1.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C5[1][B]</td>
<td>psg1/reg[0]_0_s0/CLK</td>
</tr>
<tr>
<td>1002.790</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C5[1][B]</td>
<td style=" font-weight:bold;">psg1/reg[0]_0_s0/Q</td>
</tr>
<tr>
<td>1002.972</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C4[1][A]</td>
<td>psg1/n2027_s23/I0</td>
</tr>
<tr>
<td>1003.425</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C4[1][A]</td>
<td style=" background: #97FFFF;">psg1/n2027_s23/F</td>
</tr>
<tr>
<td>1003.852</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C5[3][A]</td>
<td>psg1/n2027_s26/I3</td>
</tr>
<tr>
<td>1004.223</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C5[3][A]</td>
<td style=" background: #97FFFF;">psg1/n2027_s26/F</td>
</tr>
<tr>
<td>1004.620</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C5[3][A]</td>
<td>psg1/n2027_s24/I1</td>
</tr>
<tr>
<td>1005.169</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C5[3][A]</td>
<td style=" background: #97FFFF;">psg1/n2027_s24/F</td>
</tr>
<tr>
<td>1005.171</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C5[2][A]</td>
<td>psg1/n2027_s22/I1</td>
</tr>
<tr>
<td>1005.633</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C5[2][A]</td>
<td style=" background: #97FFFF;">psg1/n2027_s22/F</td>
</tr>
<tr>
<td>1005.634</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C5[3][B]</td>
<td>psg1/n2027_s15/I0</td>
</tr>
<tr>
<td>1006.096</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C5[3][B]</td>
<td style=" background: #97FFFF;">psg1/n2027_s15/F</td>
</tr>
<tr>
<td>1006.269</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C6[3][A]</td>
<td>psg1/n2027_s5/I3</td>
</tr>
<tr>
<td>1006.824</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C6[3][A]</td>
<td style=" background: #97FFFF;">psg1/n2027_s5/F</td>
</tr>
<tr>
<td>1007.237</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C7[3][B]</td>
<td>psg1/n2027_s1/I0</td>
</tr>
<tr>
<td>1007.786</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C7[3][B]</td>
<td style=" background: #97FFFF;">psg1/n2027_s1/F</td>
</tr>
<tr>
<td>1007.958</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C7[2][A]</td>
<td>psg1/n2027_s0/I0</td>
</tr>
<tr>
<td>1008.528</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R30C7[2][A]</td>
<td style=" background: #97FFFF;">psg1/n2027_s0/F</td>
</tr>
<tr>
<td>1009.071</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C6[1][B]</td>
<td style=" font-weight:bold;">psg1/tone_gen_cnt[1]_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R52C54[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.630</td>
<td>1.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C6[1][B]</td>
<td>psg1/tone_gen_cnt[1]_0_s0/CLK</td>
</tr>
<tr>
<td>1001.595</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/tone_gen_cnt[1]_0_s0</td>
</tr>
<tr>
<td>1001.560</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C6[1][B]</td>
<td>psg1/tone_gen_cnt[1]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.929</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.671%; route: 1.876, 73.329%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.971, 60.971%; route: 2.310, 35.466%; tC2Q: 0.232, 3.562%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.438</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1008.998</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/reg[2]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/tone_gen_cnt[2]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.558</td>
<td>1.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C10[0][B]</td>
<td>psg1/reg[2]_2_s0/CLK</td>
</tr>
<tr>
<td>1002.790</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C10[0][B]</td>
<td style=" font-weight:bold;">psg1/reg[2]_2_s0/Q</td>
</tr>
<tr>
<td>1002.977</td>
<td>0.187</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[0][A]</td>
<td>psg1/n2028_s13/I2</td>
</tr>
<tr>
<td>1003.532</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R27C11[0][A]</td>
<td style=" background: #97FFFF;">psg1/n2028_s13/F</td>
</tr>
<tr>
<td>1003.983</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C10[3][B]</td>
<td>psg1/n2028_s22/I2</td>
</tr>
<tr>
<td>1004.500</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C10[3][B]</td>
<td style=" background: #97FFFF;">psg1/n2028_s22/F</td>
</tr>
<tr>
<td>1004.917</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C9[0][B]</td>
<td>psg1/n2028_s17/I2</td>
</tr>
<tr>
<td>1005.487</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C9[0][B]</td>
<td style=" background: #97FFFF;">psg1/n2028_s17/F</td>
</tr>
<tr>
<td>1005.489</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C9[3][B]</td>
<td>psg1/n2028_s12/I3</td>
</tr>
<tr>
<td>1006.044</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C9[3][B]</td>
<td style=" background: #97FFFF;">psg1/n2028_s12/F</td>
</tr>
<tr>
<td>1006.457</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C11[3][B]</td>
<td>psg1/n2028_s9/I0</td>
</tr>
<tr>
<td>1007.006</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C11[3][B]</td>
<td style=" background: #97FFFF;">psg1/n2028_s9/F</td>
</tr>
<tr>
<td>1007.007</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C11[3][A]</td>
<td>psg1/n2028_s4/I1</td>
</tr>
<tr>
<td>1007.556</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C11[3][A]</td>
<td style=" background: #97FFFF;">psg1/n2028_s4/F</td>
</tr>
<tr>
<td>1007.729</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[0][A]</td>
<td>psg1/n2028_s1/I0</td>
</tr>
<tr>
<td>1008.299</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C11[0][A]</td>
<td style=" background: #97FFFF;">psg1/n2028_s1/F</td>
</tr>
<tr>
<td>1008.300</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[3][B]</td>
<td>psg1/n2028_s0/I0</td>
</tr>
<tr>
<td>1008.627</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R25C11[3][B]</td>
<td style=" background: #97FFFF;">psg1/n2028_s0/F</td>
</tr>
<tr>
<td>1008.998</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C9[2][B]</td>
<td style=" font-weight:bold;">psg1/tone_gen_cnt[2]_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R52C54[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.630</td>
<td>1.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C9[2][B]</td>
<td>psg1/tone_gen_cnt[2]_0_s0/CLK</td>
</tr>
<tr>
<td>1001.595</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/tone_gen_cnt[2]_0_s0</td>
</tr>
<tr>
<td>1001.560</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C9[2][B]</td>
<td>psg1/tone_gen_cnt[2]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.929</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.671%; route: 1.876, 73.329%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.192, 65.089%; route: 2.016, 31.309%; tC2Q: 0.232, 3.602%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1008.993</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/reg[2]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/tone_gen_cnt[2]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.558</td>
<td>1.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C10[0][B]</td>
<td>psg1/reg[2]_2_s0/CLK</td>
</tr>
<tr>
<td>1002.790</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C10[0][B]</td>
<td style=" font-weight:bold;">psg1/reg[2]_2_s0/Q</td>
</tr>
<tr>
<td>1002.977</td>
<td>0.187</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[0][A]</td>
<td>psg1/n2028_s13/I2</td>
</tr>
<tr>
<td>1003.532</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R27C11[0][A]</td>
<td style=" background: #97FFFF;">psg1/n2028_s13/F</td>
</tr>
<tr>
<td>1003.983</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C10[3][B]</td>
<td>psg1/n2028_s22/I2</td>
</tr>
<tr>
<td>1004.500</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C10[3][B]</td>
<td style=" background: #97FFFF;">psg1/n2028_s22/F</td>
</tr>
<tr>
<td>1004.917</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C9[0][B]</td>
<td>psg1/n2028_s17/I2</td>
</tr>
<tr>
<td>1005.487</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C9[0][B]</td>
<td style=" background: #97FFFF;">psg1/n2028_s17/F</td>
</tr>
<tr>
<td>1005.489</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C9[3][B]</td>
<td>psg1/n2028_s12/I3</td>
</tr>
<tr>
<td>1006.044</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C9[3][B]</td>
<td style=" background: #97FFFF;">psg1/n2028_s12/F</td>
</tr>
<tr>
<td>1006.457</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C11[3][B]</td>
<td>psg1/n2028_s9/I0</td>
</tr>
<tr>
<td>1007.006</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C11[3][B]</td>
<td style=" background: #97FFFF;">psg1/n2028_s9/F</td>
</tr>
<tr>
<td>1007.007</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C11[3][A]</td>
<td>psg1/n2028_s4/I1</td>
</tr>
<tr>
<td>1007.556</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C11[3][A]</td>
<td style=" background: #97FFFF;">psg1/n2028_s4/F</td>
</tr>
<tr>
<td>1007.729</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[0][A]</td>
<td>psg1/n2028_s1/I0</td>
</tr>
<tr>
<td>1008.299</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C11[0][A]</td>
<td style=" background: #97FFFF;">psg1/n2028_s1/F</td>
</tr>
<tr>
<td>1008.300</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[3][B]</td>
<td>psg1/n2028_s0/I0</td>
</tr>
<tr>
<td>1008.627</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R25C11[3][B]</td>
<td style=" background: #97FFFF;">psg1/n2028_s0/F</td>
</tr>
<tr>
<td>1008.993</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C10[0][B]</td>
<td style=" font-weight:bold;">psg1/tone_gen_cnt[2]_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R52C54[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.630</td>
<td>1.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C10[0][B]</td>
<td>psg1/tone_gen_cnt[2]_1_s0/CLK</td>
</tr>
<tr>
<td>1001.595</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/tone_gen_cnt[2]_1_s0</td>
</tr>
<tr>
<td>1001.560</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C10[0][B]</td>
<td>psg1/tone_gen_cnt[2]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.929</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.671%; route: 1.876, 73.329%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.192, 65.141%; route: 2.011, 31.253%; tC2Q: 0.232, 3.605%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1008.993</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/reg[2]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/tone_gen_cnt[2]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.558</td>
<td>1.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C10[0][B]</td>
<td>psg1/reg[2]_2_s0/CLK</td>
</tr>
<tr>
<td>1002.790</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C10[0][B]</td>
<td style=" font-weight:bold;">psg1/reg[2]_2_s0/Q</td>
</tr>
<tr>
<td>1002.977</td>
<td>0.187</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[0][A]</td>
<td>psg1/n2028_s13/I2</td>
</tr>
<tr>
<td>1003.532</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R27C11[0][A]</td>
<td style=" background: #97FFFF;">psg1/n2028_s13/F</td>
</tr>
<tr>
<td>1003.983</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C10[3][B]</td>
<td>psg1/n2028_s22/I2</td>
</tr>
<tr>
<td>1004.500</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C10[3][B]</td>
<td style=" background: #97FFFF;">psg1/n2028_s22/F</td>
</tr>
<tr>
<td>1004.917</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C9[0][B]</td>
<td>psg1/n2028_s17/I2</td>
</tr>
<tr>
<td>1005.487</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C9[0][B]</td>
<td style=" background: #97FFFF;">psg1/n2028_s17/F</td>
</tr>
<tr>
<td>1005.489</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C9[3][B]</td>
<td>psg1/n2028_s12/I3</td>
</tr>
<tr>
<td>1006.044</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C9[3][B]</td>
<td style=" background: #97FFFF;">psg1/n2028_s12/F</td>
</tr>
<tr>
<td>1006.457</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C11[3][B]</td>
<td>psg1/n2028_s9/I0</td>
</tr>
<tr>
<td>1007.006</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C11[3][B]</td>
<td style=" background: #97FFFF;">psg1/n2028_s9/F</td>
</tr>
<tr>
<td>1007.007</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C11[3][A]</td>
<td>psg1/n2028_s4/I1</td>
</tr>
<tr>
<td>1007.556</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C11[3][A]</td>
<td style=" background: #97FFFF;">psg1/n2028_s4/F</td>
</tr>
<tr>
<td>1007.729</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[0][A]</td>
<td>psg1/n2028_s1/I0</td>
</tr>
<tr>
<td>1008.299</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C11[0][A]</td>
<td style=" background: #97FFFF;">psg1/n2028_s1/F</td>
</tr>
<tr>
<td>1008.300</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[3][B]</td>
<td>psg1/n2028_s0/I0</td>
</tr>
<tr>
<td>1008.627</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R25C11[3][B]</td>
<td style=" background: #97FFFF;">psg1/n2028_s0/F</td>
</tr>
<tr>
<td>1008.993</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td style=" font-weight:bold;">psg1/tone_gen_cnt[2]_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R52C54[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.630</td>
<td>1.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td>psg1/tone_gen_cnt[2]_2_s0/CLK</td>
</tr>
<tr>
<td>1001.595</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/tone_gen_cnt[2]_2_s0</td>
</tr>
<tr>
<td>1001.560</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C10[1][A]</td>
<td>psg1/tone_gen_cnt[2]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.929</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.671%; route: 1.876, 73.329%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.192, 65.141%; route: 2.011, 31.253%; tC2Q: 0.232, 3.605%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1008.993</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/reg[2]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/tone_gen_cnt[2]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.558</td>
<td>1.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C10[0][B]</td>
<td>psg1/reg[2]_2_s0/CLK</td>
</tr>
<tr>
<td>1002.790</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C10[0][B]</td>
<td style=" font-weight:bold;">psg1/reg[2]_2_s0/Q</td>
</tr>
<tr>
<td>1002.977</td>
<td>0.187</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[0][A]</td>
<td>psg1/n2028_s13/I2</td>
</tr>
<tr>
<td>1003.532</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R27C11[0][A]</td>
<td style=" background: #97FFFF;">psg1/n2028_s13/F</td>
</tr>
<tr>
<td>1003.983</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C10[3][B]</td>
<td>psg1/n2028_s22/I2</td>
</tr>
<tr>
<td>1004.500</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C10[3][B]</td>
<td style=" background: #97FFFF;">psg1/n2028_s22/F</td>
</tr>
<tr>
<td>1004.917</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C9[0][B]</td>
<td>psg1/n2028_s17/I2</td>
</tr>
<tr>
<td>1005.487</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C9[0][B]</td>
<td style=" background: #97FFFF;">psg1/n2028_s17/F</td>
</tr>
<tr>
<td>1005.489</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C9[3][B]</td>
<td>psg1/n2028_s12/I3</td>
</tr>
<tr>
<td>1006.044</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C9[3][B]</td>
<td style=" background: #97FFFF;">psg1/n2028_s12/F</td>
</tr>
<tr>
<td>1006.457</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C11[3][B]</td>
<td>psg1/n2028_s9/I0</td>
</tr>
<tr>
<td>1007.006</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C11[3][B]</td>
<td style=" background: #97FFFF;">psg1/n2028_s9/F</td>
</tr>
<tr>
<td>1007.007</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C11[3][A]</td>
<td>psg1/n2028_s4/I1</td>
</tr>
<tr>
<td>1007.556</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C11[3][A]</td>
<td style=" background: #97FFFF;">psg1/n2028_s4/F</td>
</tr>
<tr>
<td>1007.729</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[0][A]</td>
<td>psg1/n2028_s1/I0</td>
</tr>
<tr>
<td>1008.299</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C11[0][A]</td>
<td style=" background: #97FFFF;">psg1/n2028_s1/F</td>
</tr>
<tr>
<td>1008.300</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[3][B]</td>
<td>psg1/n2028_s0/I0</td>
</tr>
<tr>
<td>1008.627</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R25C11[3][B]</td>
<td style=" background: #97FFFF;">psg1/n2028_s0/F</td>
</tr>
<tr>
<td>1008.993</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C10[1][B]</td>
<td style=" font-weight:bold;">psg1/tone_gen_cnt[2]_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R52C54[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.630</td>
<td>1.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C10[1][B]</td>
<td>psg1/tone_gen_cnt[2]_3_s0/CLK</td>
</tr>
<tr>
<td>1001.595</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/tone_gen_cnt[2]_3_s0</td>
</tr>
<tr>
<td>1001.560</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C10[1][B]</td>
<td>psg1/tone_gen_cnt[2]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.929</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.671%; route: 1.876, 73.329%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.192, 65.141%; route: 2.011, 31.253%; tC2Q: 0.232, 3.605%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1008.993</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/reg[2]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/tone_gen_cnt[2]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.558</td>
<td>1.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C10[0][B]</td>
<td>psg1/reg[2]_2_s0/CLK</td>
</tr>
<tr>
<td>1002.790</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C10[0][B]</td>
<td style=" font-weight:bold;">psg1/reg[2]_2_s0/Q</td>
</tr>
<tr>
<td>1002.977</td>
<td>0.187</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[0][A]</td>
<td>psg1/n2028_s13/I2</td>
</tr>
<tr>
<td>1003.532</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R27C11[0][A]</td>
<td style=" background: #97FFFF;">psg1/n2028_s13/F</td>
</tr>
<tr>
<td>1003.983</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C10[3][B]</td>
<td>psg1/n2028_s22/I2</td>
</tr>
<tr>
<td>1004.500</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C10[3][B]</td>
<td style=" background: #97FFFF;">psg1/n2028_s22/F</td>
</tr>
<tr>
<td>1004.917</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C9[0][B]</td>
<td>psg1/n2028_s17/I2</td>
</tr>
<tr>
<td>1005.487</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C9[0][B]</td>
<td style=" background: #97FFFF;">psg1/n2028_s17/F</td>
</tr>
<tr>
<td>1005.489</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C9[3][B]</td>
<td>psg1/n2028_s12/I3</td>
</tr>
<tr>
<td>1006.044</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C9[3][B]</td>
<td style=" background: #97FFFF;">psg1/n2028_s12/F</td>
</tr>
<tr>
<td>1006.457</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C11[3][B]</td>
<td>psg1/n2028_s9/I0</td>
</tr>
<tr>
<td>1007.006</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C11[3][B]</td>
<td style=" background: #97FFFF;">psg1/n2028_s9/F</td>
</tr>
<tr>
<td>1007.007</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C11[3][A]</td>
<td>psg1/n2028_s4/I1</td>
</tr>
<tr>
<td>1007.556</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C11[3][A]</td>
<td style=" background: #97FFFF;">psg1/n2028_s4/F</td>
</tr>
<tr>
<td>1007.729</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[0][A]</td>
<td>psg1/n2028_s1/I0</td>
</tr>
<tr>
<td>1008.299</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C11[0][A]</td>
<td style=" background: #97FFFF;">psg1/n2028_s1/F</td>
</tr>
<tr>
<td>1008.300</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[3][B]</td>
<td>psg1/n2028_s0/I0</td>
</tr>
<tr>
<td>1008.627</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R25C11[3][B]</td>
<td style=" background: #97FFFF;">psg1/n2028_s0/F</td>
</tr>
<tr>
<td>1008.993</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C10[2][A]</td>
<td style=" font-weight:bold;">psg1/tone_gen_cnt[2]_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R52C54[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.630</td>
<td>1.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C10[2][A]</td>
<td>psg1/tone_gen_cnt[2]_4_s0/CLK</td>
</tr>
<tr>
<td>1001.595</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/tone_gen_cnt[2]_4_s0</td>
</tr>
<tr>
<td>1001.560</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C10[2][A]</td>
<td>psg1/tone_gen_cnt[2]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.929</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.671%; route: 1.876, 73.329%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.192, 65.141%; route: 2.011, 31.253%; tC2Q: 0.232, 3.605%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1008.993</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/reg[2]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/tone_gen_cnt[2]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.558</td>
<td>1.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C10[0][B]</td>
<td>psg1/reg[2]_2_s0/CLK</td>
</tr>
<tr>
<td>1002.790</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C10[0][B]</td>
<td style=" font-weight:bold;">psg1/reg[2]_2_s0/Q</td>
</tr>
<tr>
<td>1002.977</td>
<td>0.187</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[0][A]</td>
<td>psg1/n2028_s13/I2</td>
</tr>
<tr>
<td>1003.532</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R27C11[0][A]</td>
<td style=" background: #97FFFF;">psg1/n2028_s13/F</td>
</tr>
<tr>
<td>1003.983</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C10[3][B]</td>
<td>psg1/n2028_s22/I2</td>
</tr>
<tr>
<td>1004.500</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C10[3][B]</td>
<td style=" background: #97FFFF;">psg1/n2028_s22/F</td>
</tr>
<tr>
<td>1004.917</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C9[0][B]</td>
<td>psg1/n2028_s17/I2</td>
</tr>
<tr>
<td>1005.487</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C9[0][B]</td>
<td style=" background: #97FFFF;">psg1/n2028_s17/F</td>
</tr>
<tr>
<td>1005.489</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C9[3][B]</td>
<td>psg1/n2028_s12/I3</td>
</tr>
<tr>
<td>1006.044</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C9[3][B]</td>
<td style=" background: #97FFFF;">psg1/n2028_s12/F</td>
</tr>
<tr>
<td>1006.457</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C11[3][B]</td>
<td>psg1/n2028_s9/I0</td>
</tr>
<tr>
<td>1007.006</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C11[3][B]</td>
<td style=" background: #97FFFF;">psg1/n2028_s9/F</td>
</tr>
<tr>
<td>1007.007</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C11[3][A]</td>
<td>psg1/n2028_s4/I1</td>
</tr>
<tr>
<td>1007.556</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C11[3][A]</td>
<td style=" background: #97FFFF;">psg1/n2028_s4/F</td>
</tr>
<tr>
<td>1007.729</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[0][A]</td>
<td>psg1/n2028_s1/I0</td>
</tr>
<tr>
<td>1008.299</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C11[0][A]</td>
<td style=" background: #97FFFF;">psg1/n2028_s1/F</td>
</tr>
<tr>
<td>1008.300</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[3][B]</td>
<td>psg1/n2028_s0/I0</td>
</tr>
<tr>
<td>1008.627</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R25C11[3][B]</td>
<td style=" background: #97FFFF;">psg1/n2028_s0/F</td>
</tr>
<tr>
<td>1008.993</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C10[2][B]</td>
<td style=" font-weight:bold;">psg1/tone_gen_cnt[2]_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R52C54[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.630</td>
<td>1.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C10[2][B]</td>
<td>psg1/tone_gen_cnt[2]_5_s0/CLK</td>
</tr>
<tr>
<td>1001.595</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/tone_gen_cnt[2]_5_s0</td>
</tr>
<tr>
<td>1001.560</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C10[2][B]</td>
<td>psg1/tone_gen_cnt[2]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.929</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.671%; route: 1.876, 73.329%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.192, 65.141%; route: 2.011, 31.253%; tC2Q: 0.232, 3.605%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.398</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1008.957</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/reg[2]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/tone_gen_op_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.558</td>
<td>1.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C10[0][B]</td>
<td>psg1/reg[2]_2_s0/CLK</td>
</tr>
<tr>
<td>1002.790</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C10[0][B]</td>
<td style=" font-weight:bold;">psg1/reg[2]_2_s0/Q</td>
</tr>
<tr>
<td>1002.977</td>
<td>0.187</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[0][A]</td>
<td>psg1/n2028_s13/I2</td>
</tr>
<tr>
<td>1003.532</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R27C11[0][A]</td>
<td style=" background: #97FFFF;">psg1/n2028_s13/F</td>
</tr>
<tr>
<td>1003.983</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C10[3][B]</td>
<td>psg1/n2028_s22/I2</td>
</tr>
<tr>
<td>1004.500</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C10[3][B]</td>
<td style=" background: #97FFFF;">psg1/n2028_s22/F</td>
</tr>
<tr>
<td>1004.917</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C9[0][B]</td>
<td>psg1/n2028_s17/I2</td>
</tr>
<tr>
<td>1005.487</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C9[0][B]</td>
<td style=" background: #97FFFF;">psg1/n2028_s17/F</td>
</tr>
<tr>
<td>1005.489</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C9[3][B]</td>
<td>psg1/n2028_s12/I3</td>
</tr>
<tr>
<td>1006.044</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C9[3][B]</td>
<td style=" background: #97FFFF;">psg1/n2028_s12/F</td>
</tr>
<tr>
<td>1006.457</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C11[3][B]</td>
<td>psg1/n2028_s9/I0</td>
</tr>
<tr>
<td>1007.006</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C11[3][B]</td>
<td style=" background: #97FFFF;">psg1/n2028_s9/F</td>
</tr>
<tr>
<td>1007.007</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C11[3][A]</td>
<td>psg1/n2028_s4/I1</td>
</tr>
<tr>
<td>1007.556</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C11[3][A]</td>
<td style=" background: #97FFFF;">psg1/n2028_s4/F</td>
</tr>
<tr>
<td>1007.729</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[0][A]</td>
<td>psg1/n2028_s1/I0</td>
</tr>
<tr>
<td>1008.299</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C11[0][A]</td>
<td style=" background: #97FFFF;">psg1/n2028_s1/F</td>
</tr>
<tr>
<td>1008.300</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[3][B]</td>
<td>psg1/n2028_s0/I0</td>
</tr>
<tr>
<td>1008.627</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R25C11[3][B]</td>
<td style=" background: #97FFFF;">psg1/n2028_s0/F</td>
</tr>
<tr>
<td>1008.957</td>
<td>0.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C11[1][B]</td>
<td style=" font-weight:bold;">psg1/tone_gen_op_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R52C54[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.630</td>
<td>1.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C11[1][B]</td>
<td>psg1/tone_gen_op_2_s1/CLK</td>
</tr>
<tr>
<td>1001.595</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/tone_gen_op_2_s1</td>
</tr>
<tr>
<td>1001.560</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C11[1][B]</td>
<td>psg1/tone_gen_op_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.929</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.671%; route: 1.876, 73.329%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.192, 65.504%; route: 1.976, 30.871%; tC2Q: 0.232, 3.625%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.382</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1008.942</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/reg[11]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_gen_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.558</td>
<td>1.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C4[0][B]</td>
<td>psg1/reg[11]_2_s0/CLK</td>
</tr>
<tr>
<td>1002.790</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R25C4[0][B]</td>
<td style=" font-weight:bold;">psg1/reg[11]_2_s0/Q</td>
</tr>
<tr>
<td>1003.039</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C4[3][B]</td>
<td>psg1/n1181_s35/I2</td>
</tr>
<tr>
<td>1003.588</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R25C4[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s35/F</td>
</tr>
<tr>
<td>1003.766</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C5[3][B]</td>
<td>psg1/n1181_s21/I3</td>
</tr>
<tr>
<td>1004.321</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R25C5[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s21/F</td>
</tr>
<tr>
<td>1004.757</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C3[3][A]</td>
<td>psg1/n1181_s30/I3</td>
</tr>
<tr>
<td>1005.312</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C3[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s30/F</td>
</tr>
<tr>
<td>1005.729</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C4[1][A]</td>
<td>psg1/n1181_s33/I1</td>
</tr>
<tr>
<td>1006.299</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C4[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s33/F</td>
</tr>
<tr>
<td>1006.472</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C4[1][A]</td>
<td>psg1/n1181_s17/I2</td>
</tr>
<tr>
<td>1006.934</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C4[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s17/F</td>
</tr>
<tr>
<td>1006.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C4[0][A]</td>
<td>psg1/n1181_s7/I1</td>
</tr>
<tr>
<td>1007.306</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C4[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s7/F</td>
</tr>
<tr>
<td>1007.477</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C5[0][B]</td>
<td>psg1/n1181_s3/I2</td>
</tr>
<tr>
<td>1007.848</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C5[0][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s3/F</td>
</tr>
<tr>
<td>1008.027</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C5[3][B]</td>
<td>psg1/n1181_s1/I1</td>
</tr>
<tr>
<td>1008.576</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R27C5[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s1/F</td>
</tr>
<tr>
<td>1008.942</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C6[0][B]</td>
<td style=" font-weight:bold;">psg1/env_gen_cnt_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R52C54[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.630</td>
<td>1.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C6[0][B]</td>
<td>psg1/env_gen_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1001.595</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_gen_cnt_1_s0</td>
</tr>
<tr>
<td>1001.560</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C6[0][B]</td>
<td>psg1/env_gen_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.929</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.671%; route: 1.876, 73.329%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.982, 62.370%; route: 2.170, 33.996%; tC2Q: 0.232, 3.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.382</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1008.942</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/reg[11]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_gen_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.558</td>
<td>1.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C4[0][B]</td>
<td>psg1/reg[11]_2_s0/CLK</td>
</tr>
<tr>
<td>1002.790</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R25C4[0][B]</td>
<td style=" font-weight:bold;">psg1/reg[11]_2_s0/Q</td>
</tr>
<tr>
<td>1003.039</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C4[3][B]</td>
<td>psg1/n1181_s35/I2</td>
</tr>
<tr>
<td>1003.588</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R25C4[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s35/F</td>
</tr>
<tr>
<td>1003.766</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C5[3][B]</td>
<td>psg1/n1181_s21/I3</td>
</tr>
<tr>
<td>1004.321</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R25C5[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s21/F</td>
</tr>
<tr>
<td>1004.757</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C3[3][A]</td>
<td>psg1/n1181_s30/I3</td>
</tr>
<tr>
<td>1005.312</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C3[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s30/F</td>
</tr>
<tr>
<td>1005.729</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C4[1][A]</td>
<td>psg1/n1181_s33/I1</td>
</tr>
<tr>
<td>1006.299</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C4[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s33/F</td>
</tr>
<tr>
<td>1006.472</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C4[1][A]</td>
<td>psg1/n1181_s17/I2</td>
</tr>
<tr>
<td>1006.934</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C4[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s17/F</td>
</tr>
<tr>
<td>1006.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C4[0][A]</td>
<td>psg1/n1181_s7/I1</td>
</tr>
<tr>
<td>1007.306</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C4[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s7/F</td>
</tr>
<tr>
<td>1007.477</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C5[0][B]</td>
<td>psg1/n1181_s3/I2</td>
</tr>
<tr>
<td>1007.848</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C5[0][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s3/F</td>
</tr>
<tr>
<td>1008.027</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C5[3][B]</td>
<td>psg1/n1181_s1/I1</td>
</tr>
<tr>
<td>1008.576</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R27C5[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s1/F</td>
</tr>
<tr>
<td>1008.942</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C6[1][A]</td>
<td style=" font-weight:bold;">psg1/env_gen_cnt_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R52C54[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.630</td>
<td>1.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C6[1][A]</td>
<td>psg1/env_gen_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1001.595</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_gen_cnt_2_s0</td>
</tr>
<tr>
<td>1001.560</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C6[1][A]</td>
<td>psg1/env_gen_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.929</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.671%; route: 1.876, 73.329%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.982, 62.370%; route: 2.170, 33.996%; tC2Q: 0.232, 3.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.382</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1008.942</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/reg[11]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_gen_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.558</td>
<td>1.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C4[0][B]</td>
<td>psg1/reg[11]_2_s0/CLK</td>
</tr>
<tr>
<td>1002.790</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R25C4[0][B]</td>
<td style=" font-weight:bold;">psg1/reg[11]_2_s0/Q</td>
</tr>
<tr>
<td>1003.039</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C4[3][B]</td>
<td>psg1/n1181_s35/I2</td>
</tr>
<tr>
<td>1003.588</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R25C4[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s35/F</td>
</tr>
<tr>
<td>1003.766</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C5[3][B]</td>
<td>psg1/n1181_s21/I3</td>
</tr>
<tr>
<td>1004.321</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R25C5[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s21/F</td>
</tr>
<tr>
<td>1004.757</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C3[3][A]</td>
<td>psg1/n1181_s30/I3</td>
</tr>
<tr>
<td>1005.312</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C3[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s30/F</td>
</tr>
<tr>
<td>1005.729</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C4[1][A]</td>
<td>psg1/n1181_s33/I1</td>
</tr>
<tr>
<td>1006.299</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C4[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s33/F</td>
</tr>
<tr>
<td>1006.472</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C4[1][A]</td>
<td>psg1/n1181_s17/I2</td>
</tr>
<tr>
<td>1006.934</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C4[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s17/F</td>
</tr>
<tr>
<td>1006.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C4[0][A]</td>
<td>psg1/n1181_s7/I1</td>
</tr>
<tr>
<td>1007.306</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C4[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s7/F</td>
</tr>
<tr>
<td>1007.477</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C5[0][B]</td>
<td>psg1/n1181_s3/I2</td>
</tr>
<tr>
<td>1007.848</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C5[0][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s3/F</td>
</tr>
<tr>
<td>1008.027</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C5[3][B]</td>
<td>psg1/n1181_s1/I1</td>
</tr>
<tr>
<td>1008.576</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R27C5[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s1/F</td>
</tr>
<tr>
<td>1008.942</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C6[1][B]</td>
<td style=" font-weight:bold;">psg1/env_gen_cnt_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R52C54[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.630</td>
<td>1.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C6[1][B]</td>
<td>psg1/env_gen_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1001.595</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_gen_cnt_3_s0</td>
</tr>
<tr>
<td>1001.560</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C6[1][B]</td>
<td>psg1/env_gen_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.929</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.671%; route: 1.876, 73.329%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.982, 62.370%; route: 2.170, 33.996%; tC2Q: 0.232, 3.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.382</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1008.942</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/reg[11]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_gen_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.558</td>
<td>1.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C4[0][B]</td>
<td>psg1/reg[11]_2_s0/CLK</td>
</tr>
<tr>
<td>1002.790</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R25C4[0][B]</td>
<td style=" font-weight:bold;">psg1/reg[11]_2_s0/Q</td>
</tr>
<tr>
<td>1003.039</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C4[3][B]</td>
<td>psg1/n1181_s35/I2</td>
</tr>
<tr>
<td>1003.588</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R25C4[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s35/F</td>
</tr>
<tr>
<td>1003.766</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C5[3][B]</td>
<td>psg1/n1181_s21/I3</td>
</tr>
<tr>
<td>1004.321</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R25C5[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s21/F</td>
</tr>
<tr>
<td>1004.757</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C3[3][A]</td>
<td>psg1/n1181_s30/I3</td>
</tr>
<tr>
<td>1005.312</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C3[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s30/F</td>
</tr>
<tr>
<td>1005.729</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C4[1][A]</td>
<td>psg1/n1181_s33/I1</td>
</tr>
<tr>
<td>1006.299</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C4[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s33/F</td>
</tr>
<tr>
<td>1006.472</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C4[1][A]</td>
<td>psg1/n1181_s17/I2</td>
</tr>
<tr>
<td>1006.934</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C4[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s17/F</td>
</tr>
<tr>
<td>1006.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C4[0][A]</td>
<td>psg1/n1181_s7/I1</td>
</tr>
<tr>
<td>1007.306</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C4[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s7/F</td>
</tr>
<tr>
<td>1007.477</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C5[0][B]</td>
<td>psg1/n1181_s3/I2</td>
</tr>
<tr>
<td>1007.848</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C5[0][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s3/F</td>
</tr>
<tr>
<td>1008.027</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C5[3][B]</td>
<td>psg1/n1181_s1/I1</td>
</tr>
<tr>
<td>1008.576</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R27C5[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s1/F</td>
</tr>
<tr>
<td>1008.942</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C6[2][A]</td>
<td style=" font-weight:bold;">psg1/env_gen_cnt_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R52C54[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.630</td>
<td>1.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C6[2][A]</td>
<td>psg1/env_gen_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1001.595</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_gen_cnt_4_s0</td>
</tr>
<tr>
<td>1001.560</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C6[2][A]</td>
<td>psg1/env_gen_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.929</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.671%; route: 1.876, 73.329%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.982, 62.370%; route: 2.170, 33.996%; tC2Q: 0.232, 3.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.382</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1008.942</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/reg[11]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_gen_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.558</td>
<td>1.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C4[0][B]</td>
<td>psg1/reg[11]_2_s0/CLK</td>
</tr>
<tr>
<td>1002.790</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R25C4[0][B]</td>
<td style=" font-weight:bold;">psg1/reg[11]_2_s0/Q</td>
</tr>
<tr>
<td>1003.039</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C4[3][B]</td>
<td>psg1/n1181_s35/I2</td>
</tr>
<tr>
<td>1003.588</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R25C4[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s35/F</td>
</tr>
<tr>
<td>1003.766</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C5[3][B]</td>
<td>psg1/n1181_s21/I3</td>
</tr>
<tr>
<td>1004.321</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R25C5[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s21/F</td>
</tr>
<tr>
<td>1004.757</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C3[3][A]</td>
<td>psg1/n1181_s30/I3</td>
</tr>
<tr>
<td>1005.312</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C3[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s30/F</td>
</tr>
<tr>
<td>1005.729</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C4[1][A]</td>
<td>psg1/n1181_s33/I1</td>
</tr>
<tr>
<td>1006.299</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C4[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s33/F</td>
</tr>
<tr>
<td>1006.472</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C4[1][A]</td>
<td>psg1/n1181_s17/I2</td>
</tr>
<tr>
<td>1006.934</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C4[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s17/F</td>
</tr>
<tr>
<td>1006.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C4[0][A]</td>
<td>psg1/n1181_s7/I1</td>
</tr>
<tr>
<td>1007.306</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C4[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s7/F</td>
</tr>
<tr>
<td>1007.477</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C5[0][B]</td>
<td>psg1/n1181_s3/I2</td>
</tr>
<tr>
<td>1007.848</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C5[0][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s3/F</td>
</tr>
<tr>
<td>1008.027</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C5[3][B]</td>
<td>psg1/n1181_s1/I1</td>
</tr>
<tr>
<td>1008.576</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R27C5[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s1/F</td>
</tr>
<tr>
<td>1008.942</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C6[2][B]</td>
<td style=" font-weight:bold;">psg1/env_gen_cnt_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R52C54[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.630</td>
<td>1.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C6[2][B]</td>
<td>psg1/env_gen_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>1001.595</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_gen_cnt_5_s0</td>
</tr>
<tr>
<td>1001.560</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C6[2][B]</td>
<td>psg1/env_gen_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.929</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.671%; route: 1.876, 73.329%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.982, 62.370%; route: 2.170, 33.996%; tC2Q: 0.232, 3.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.382</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1008.942</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/reg[11]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_gen_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.558</td>
<td>1.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C4[0][B]</td>
<td>psg1/reg[11]_2_s0/CLK</td>
</tr>
<tr>
<td>1002.790</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R25C4[0][B]</td>
<td style=" font-weight:bold;">psg1/reg[11]_2_s0/Q</td>
</tr>
<tr>
<td>1003.039</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C4[3][B]</td>
<td>psg1/n1181_s35/I2</td>
</tr>
<tr>
<td>1003.588</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R25C4[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s35/F</td>
</tr>
<tr>
<td>1003.766</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C5[3][B]</td>
<td>psg1/n1181_s21/I3</td>
</tr>
<tr>
<td>1004.321</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R25C5[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s21/F</td>
</tr>
<tr>
<td>1004.757</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C3[3][A]</td>
<td>psg1/n1181_s30/I3</td>
</tr>
<tr>
<td>1005.312</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C3[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s30/F</td>
</tr>
<tr>
<td>1005.729</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C4[1][A]</td>
<td>psg1/n1181_s33/I1</td>
</tr>
<tr>
<td>1006.299</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C4[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s33/F</td>
</tr>
<tr>
<td>1006.472</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C4[1][A]</td>
<td>psg1/n1181_s17/I2</td>
</tr>
<tr>
<td>1006.934</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C4[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s17/F</td>
</tr>
<tr>
<td>1006.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C4[0][A]</td>
<td>psg1/n1181_s7/I1</td>
</tr>
<tr>
<td>1007.306</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C4[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s7/F</td>
</tr>
<tr>
<td>1007.477</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C5[0][B]</td>
<td>psg1/n1181_s3/I2</td>
</tr>
<tr>
<td>1007.848</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C5[0][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s3/F</td>
</tr>
<tr>
<td>1008.027</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C5[3][B]</td>
<td>psg1/n1181_s1/I1</td>
</tr>
<tr>
<td>1008.576</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R27C5[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s1/F</td>
</tr>
<tr>
<td>1008.942</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C7[0][A]</td>
<td style=" font-weight:bold;">psg1/env_gen_cnt_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R52C54[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.630</td>
<td>1.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C7[0][A]</td>
<td>psg1/env_gen_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1001.595</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_gen_cnt_6_s0</td>
</tr>
<tr>
<td>1001.560</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C7[0][A]</td>
<td>psg1/env_gen_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.929</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.671%; route: 1.876, 73.329%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.982, 62.370%; route: 2.170, 33.996%; tC2Q: 0.232, 3.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.382</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1008.942</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/reg[11]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_gen_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.558</td>
<td>1.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C4[0][B]</td>
<td>psg1/reg[11]_2_s0/CLK</td>
</tr>
<tr>
<td>1002.790</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R25C4[0][B]</td>
<td style=" font-weight:bold;">psg1/reg[11]_2_s0/Q</td>
</tr>
<tr>
<td>1003.039</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C4[3][B]</td>
<td>psg1/n1181_s35/I2</td>
</tr>
<tr>
<td>1003.588</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R25C4[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s35/F</td>
</tr>
<tr>
<td>1003.766</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C5[3][B]</td>
<td>psg1/n1181_s21/I3</td>
</tr>
<tr>
<td>1004.321</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R25C5[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s21/F</td>
</tr>
<tr>
<td>1004.757</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C3[3][A]</td>
<td>psg1/n1181_s30/I3</td>
</tr>
<tr>
<td>1005.312</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C3[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s30/F</td>
</tr>
<tr>
<td>1005.729</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C4[1][A]</td>
<td>psg1/n1181_s33/I1</td>
</tr>
<tr>
<td>1006.299</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C4[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s33/F</td>
</tr>
<tr>
<td>1006.472</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C4[1][A]</td>
<td>psg1/n1181_s17/I2</td>
</tr>
<tr>
<td>1006.934</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C4[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s17/F</td>
</tr>
<tr>
<td>1006.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C4[0][A]</td>
<td>psg1/n1181_s7/I1</td>
</tr>
<tr>
<td>1007.306</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C4[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s7/F</td>
</tr>
<tr>
<td>1007.477</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C5[0][B]</td>
<td>psg1/n1181_s3/I2</td>
</tr>
<tr>
<td>1007.848</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C5[0][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s3/F</td>
</tr>
<tr>
<td>1008.027</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C5[3][B]</td>
<td>psg1/n1181_s1/I1</td>
</tr>
<tr>
<td>1008.576</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R27C5[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s1/F</td>
</tr>
<tr>
<td>1008.942</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C7[0][B]</td>
<td style=" font-weight:bold;">psg1/env_gen_cnt_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R52C54[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.630</td>
<td>1.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C7[0][B]</td>
<td>psg1/env_gen_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1001.595</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_gen_cnt_7_s0</td>
</tr>
<tr>
<td>1001.560</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C7[0][B]</td>
<td>psg1/env_gen_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.929</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.671%; route: 1.876, 73.329%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.982, 62.370%; route: 2.170, 33.996%; tC2Q: 0.232, 3.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.382</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1008.942</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/reg[11]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_gen_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.558</td>
<td>1.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C4[0][B]</td>
<td>psg1/reg[11]_2_s0/CLK</td>
</tr>
<tr>
<td>1002.790</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R25C4[0][B]</td>
<td style=" font-weight:bold;">psg1/reg[11]_2_s0/Q</td>
</tr>
<tr>
<td>1003.039</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C4[3][B]</td>
<td>psg1/n1181_s35/I2</td>
</tr>
<tr>
<td>1003.588</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R25C4[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s35/F</td>
</tr>
<tr>
<td>1003.766</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C5[3][B]</td>
<td>psg1/n1181_s21/I3</td>
</tr>
<tr>
<td>1004.321</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R25C5[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s21/F</td>
</tr>
<tr>
<td>1004.757</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C3[3][A]</td>
<td>psg1/n1181_s30/I3</td>
</tr>
<tr>
<td>1005.312</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C3[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s30/F</td>
</tr>
<tr>
<td>1005.729</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C4[1][A]</td>
<td>psg1/n1181_s33/I1</td>
</tr>
<tr>
<td>1006.299</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C4[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s33/F</td>
</tr>
<tr>
<td>1006.472</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C4[1][A]</td>
<td>psg1/n1181_s17/I2</td>
</tr>
<tr>
<td>1006.934</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C4[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s17/F</td>
</tr>
<tr>
<td>1006.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C4[0][A]</td>
<td>psg1/n1181_s7/I1</td>
</tr>
<tr>
<td>1007.306</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C4[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s7/F</td>
</tr>
<tr>
<td>1007.477</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C5[0][B]</td>
<td>psg1/n1181_s3/I2</td>
</tr>
<tr>
<td>1007.848</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C5[0][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s3/F</td>
</tr>
<tr>
<td>1008.027</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C5[3][B]</td>
<td>psg1/n1181_s1/I1</td>
</tr>
<tr>
<td>1008.576</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R27C5[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s1/F</td>
</tr>
<tr>
<td>1008.942</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C7[1][A]</td>
<td style=" font-weight:bold;">psg1/env_gen_cnt_8_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R52C54[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.630</td>
<td>1.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C7[1][A]</td>
<td>psg1/env_gen_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1001.595</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_gen_cnt_8_s0</td>
</tr>
<tr>
<td>1001.560</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C7[1][A]</td>
<td>psg1/env_gen_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.929</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.671%; route: 1.876, 73.329%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.982, 62.370%; route: 2.170, 33.996%; tC2Q: 0.232, 3.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.382</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1008.942</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/reg[11]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_gen_cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.558</td>
<td>1.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C4[0][B]</td>
<td>psg1/reg[11]_2_s0/CLK</td>
</tr>
<tr>
<td>1002.790</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R25C4[0][B]</td>
<td style=" font-weight:bold;">psg1/reg[11]_2_s0/Q</td>
</tr>
<tr>
<td>1003.039</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C4[3][B]</td>
<td>psg1/n1181_s35/I2</td>
</tr>
<tr>
<td>1003.588</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R25C4[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s35/F</td>
</tr>
<tr>
<td>1003.766</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C5[3][B]</td>
<td>psg1/n1181_s21/I3</td>
</tr>
<tr>
<td>1004.321</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R25C5[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s21/F</td>
</tr>
<tr>
<td>1004.757</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C3[3][A]</td>
<td>psg1/n1181_s30/I3</td>
</tr>
<tr>
<td>1005.312</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C3[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s30/F</td>
</tr>
<tr>
<td>1005.729</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C4[1][A]</td>
<td>psg1/n1181_s33/I1</td>
</tr>
<tr>
<td>1006.299</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C4[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s33/F</td>
</tr>
<tr>
<td>1006.472</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C4[1][A]</td>
<td>psg1/n1181_s17/I2</td>
</tr>
<tr>
<td>1006.934</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C4[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s17/F</td>
</tr>
<tr>
<td>1006.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C4[0][A]</td>
<td>psg1/n1181_s7/I1</td>
</tr>
<tr>
<td>1007.306</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C4[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s7/F</td>
</tr>
<tr>
<td>1007.477</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C5[0][B]</td>
<td>psg1/n1181_s3/I2</td>
</tr>
<tr>
<td>1007.848</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C5[0][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s3/F</td>
</tr>
<tr>
<td>1008.027</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C5[3][B]</td>
<td>psg1/n1181_s1/I1</td>
</tr>
<tr>
<td>1008.576</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R27C5[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s1/F</td>
</tr>
<tr>
<td>1008.942</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C7[1][B]</td>
<td style=" font-weight:bold;">psg1/env_gen_cnt_9_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R52C54[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.630</td>
<td>1.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C7[1][B]</td>
<td>psg1/env_gen_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>1001.595</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_gen_cnt_9_s0</td>
</tr>
<tr>
<td>1001.560</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C7[1][B]</td>
<td>psg1/env_gen_cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.929</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.671%; route: 1.876, 73.329%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.982, 62.370%; route: 2.170, 33.996%; tC2Q: 0.232, 3.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.382</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1008.942</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/reg[11]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_gen_cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.558</td>
<td>1.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C4[0][B]</td>
<td>psg1/reg[11]_2_s0/CLK</td>
</tr>
<tr>
<td>1002.790</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R25C4[0][B]</td>
<td style=" font-weight:bold;">psg1/reg[11]_2_s0/Q</td>
</tr>
<tr>
<td>1003.039</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C4[3][B]</td>
<td>psg1/n1181_s35/I2</td>
</tr>
<tr>
<td>1003.588</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R25C4[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s35/F</td>
</tr>
<tr>
<td>1003.766</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C5[3][B]</td>
<td>psg1/n1181_s21/I3</td>
</tr>
<tr>
<td>1004.321</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R25C5[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s21/F</td>
</tr>
<tr>
<td>1004.757</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C3[3][A]</td>
<td>psg1/n1181_s30/I3</td>
</tr>
<tr>
<td>1005.312</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C3[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s30/F</td>
</tr>
<tr>
<td>1005.729</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C4[1][A]</td>
<td>psg1/n1181_s33/I1</td>
</tr>
<tr>
<td>1006.299</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C4[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s33/F</td>
</tr>
<tr>
<td>1006.472</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C4[1][A]</td>
<td>psg1/n1181_s17/I2</td>
</tr>
<tr>
<td>1006.934</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C4[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s17/F</td>
</tr>
<tr>
<td>1006.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C4[0][A]</td>
<td>psg1/n1181_s7/I1</td>
</tr>
<tr>
<td>1007.306</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C4[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s7/F</td>
</tr>
<tr>
<td>1007.477</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C5[0][B]</td>
<td>psg1/n1181_s3/I2</td>
</tr>
<tr>
<td>1007.848</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C5[0][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s3/F</td>
</tr>
<tr>
<td>1008.027</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C5[3][B]</td>
<td>psg1/n1181_s1/I1</td>
</tr>
<tr>
<td>1008.576</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R27C5[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s1/F</td>
</tr>
<tr>
<td>1008.942</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C7[2][A]</td>
<td style=" font-weight:bold;">psg1/env_gen_cnt_10_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R52C54[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.630</td>
<td>1.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C7[2][A]</td>
<td>psg1/env_gen_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>1001.595</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_gen_cnt_10_s0</td>
</tr>
<tr>
<td>1001.560</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C7[2][A]</td>
<td>psg1/env_gen_cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.929</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.671%; route: 1.876, 73.329%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.982, 62.370%; route: 2.170, 33.996%; tC2Q: 0.232, 3.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.382</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1008.942</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/reg[11]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_gen_cnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.558</td>
<td>1.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C4[0][B]</td>
<td>psg1/reg[11]_2_s0/CLK</td>
</tr>
<tr>
<td>1002.790</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R25C4[0][B]</td>
<td style=" font-weight:bold;">psg1/reg[11]_2_s0/Q</td>
</tr>
<tr>
<td>1003.039</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C4[3][B]</td>
<td>psg1/n1181_s35/I2</td>
</tr>
<tr>
<td>1003.588</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R25C4[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s35/F</td>
</tr>
<tr>
<td>1003.766</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C5[3][B]</td>
<td>psg1/n1181_s21/I3</td>
</tr>
<tr>
<td>1004.321</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R25C5[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s21/F</td>
</tr>
<tr>
<td>1004.757</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C3[3][A]</td>
<td>psg1/n1181_s30/I3</td>
</tr>
<tr>
<td>1005.312</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C3[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s30/F</td>
</tr>
<tr>
<td>1005.729</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C4[1][A]</td>
<td>psg1/n1181_s33/I1</td>
</tr>
<tr>
<td>1006.299</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C4[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s33/F</td>
</tr>
<tr>
<td>1006.472</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C4[1][A]</td>
<td>psg1/n1181_s17/I2</td>
</tr>
<tr>
<td>1006.934</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C4[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s17/F</td>
</tr>
<tr>
<td>1006.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C4[0][A]</td>
<td>psg1/n1181_s7/I1</td>
</tr>
<tr>
<td>1007.306</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C4[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s7/F</td>
</tr>
<tr>
<td>1007.477</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C5[0][B]</td>
<td>psg1/n1181_s3/I2</td>
</tr>
<tr>
<td>1007.848</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C5[0][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s3/F</td>
</tr>
<tr>
<td>1008.027</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C5[3][B]</td>
<td>psg1/n1181_s1/I1</td>
</tr>
<tr>
<td>1008.576</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R27C5[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s1/F</td>
</tr>
<tr>
<td>1008.942</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C7[2][B]</td>
<td style=" font-weight:bold;">psg1/env_gen_cnt_11_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R52C54[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.630</td>
<td>1.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C7[2][B]</td>
<td>psg1/env_gen_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>1001.595</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_gen_cnt_11_s0</td>
</tr>
<tr>
<td>1001.560</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C7[2][B]</td>
<td>psg1/env_gen_cnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.929</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.671%; route: 1.876, 73.329%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.982, 62.370%; route: 2.170, 33.996%; tC2Q: 0.232, 3.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1008.894</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/reg[0]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/tone_gen_cnt[1]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.558</td>
<td>1.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C5[1][B]</td>
<td>psg1/reg[0]_0_s0/CLK</td>
</tr>
<tr>
<td>1002.790</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C5[1][B]</td>
<td style=" font-weight:bold;">psg1/reg[0]_0_s0/Q</td>
</tr>
<tr>
<td>1002.972</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C4[1][A]</td>
<td>psg1/n2027_s23/I0</td>
</tr>
<tr>
<td>1003.425</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C4[1][A]</td>
<td style=" background: #97FFFF;">psg1/n2027_s23/F</td>
</tr>
<tr>
<td>1003.852</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C5[3][A]</td>
<td>psg1/n2027_s26/I3</td>
</tr>
<tr>
<td>1004.223</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C5[3][A]</td>
<td style=" background: #97FFFF;">psg1/n2027_s26/F</td>
</tr>
<tr>
<td>1004.620</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C5[3][A]</td>
<td>psg1/n2027_s24/I1</td>
</tr>
<tr>
<td>1005.169</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C5[3][A]</td>
<td style=" background: #97FFFF;">psg1/n2027_s24/F</td>
</tr>
<tr>
<td>1005.171</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C5[2][A]</td>
<td>psg1/n2027_s22/I1</td>
</tr>
<tr>
<td>1005.633</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C5[2][A]</td>
<td style=" background: #97FFFF;">psg1/n2027_s22/F</td>
</tr>
<tr>
<td>1005.634</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C5[3][B]</td>
<td>psg1/n2027_s15/I0</td>
</tr>
<tr>
<td>1006.096</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C5[3][B]</td>
<td style=" background: #97FFFF;">psg1/n2027_s15/F</td>
</tr>
<tr>
<td>1006.269</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C6[3][A]</td>
<td>psg1/n2027_s5/I3</td>
</tr>
<tr>
<td>1006.824</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C6[3][A]</td>
<td style=" background: #97FFFF;">psg1/n2027_s5/F</td>
</tr>
<tr>
<td>1007.237</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C7[3][B]</td>
<td>psg1/n2027_s1/I0</td>
</tr>
<tr>
<td>1007.786</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C7[3][B]</td>
<td style=" background: #97FFFF;">psg1/n2027_s1/F</td>
</tr>
<tr>
<td>1007.958</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C7[2][A]</td>
<td>psg1/n2027_s0/I0</td>
</tr>
<tr>
<td>1008.528</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R30C7[2][A]</td>
<td style=" background: #97FFFF;">psg1/n2027_s0/F</td>
</tr>
<tr>
<td>1008.894</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C5[0][B]</td>
<td style=" font-weight:bold;">psg1/tone_gen_cnt[1]_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R52C54[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.630</td>
<td>1.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C5[0][B]</td>
<td>psg1/tone_gen_cnt[1]_1_s0/CLK</td>
</tr>
<tr>
<td>1001.595</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/tone_gen_cnt[1]_1_s0</td>
</tr>
<tr>
<td>1001.560</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C5[0][B]</td>
<td>psg1/tone_gen_cnt[1]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.929</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.671%; route: 1.876, 73.329%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.971, 62.668%; route: 2.134, 33.671%; tC2Q: 0.232, 3.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.630, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1000.366</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.051</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/audioclkd/n126_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audioclkd/clkd_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdp4/clk_audio:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>R41C32[1][B]</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>1000.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C32[1][B]</td>
<td style=" font-weight:bold;">vdp4/audioclkd/n126_s0/I3</td>
</tr>
<tr>
<td>1000.366</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C32[1][B]</td>
<td style=" background: #97FFFF;">vdp4/audioclkd/n126_s0/F</td>
</tr>
<tr>
<td>1000.366</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C32[1][B]</td>
<td style=" font-weight:bold;">vdp4/audioclkd/clkd_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.674</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.005</td>
<td>1.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C32[1][B]</td>
<td>vdp4/audioclkd/clkd_s0/CLK</td>
</tr>
<tr>
<td>1002.040</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audioclkd/clkd_s0</td>
</tr>
<tr>
<td>1002.051</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C32[1][B]</td>
<td>vdp4/audioclkd/clkd_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 99.333%; route: 0.000, 0.000%; tC2Q: 0.002, 0.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 33.669%; route: 1.331, 66.331%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.052</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise6/data_prev_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>denoise6/data_prev_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_3m6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>ex_clk_3m6_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>221</td>
<td>IOR49[A]</td>
<td>ex_clk_3m6_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td style=" font-weight:bold;">denoise6/data_prev_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>2.006</td>
<td>1.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>denoise6/data_prev_s1/CLK</td>
</tr>
<tr>
<td>2.041</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>denoise6/data_prev_s1</td>
</tr>
<tr>
<td>2.052</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR49[A]</td>
<td>denoise6/data_prev_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.331</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 33.669%; route: 1.331, 66.331%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.308</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.782</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.089</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/cswn_filter/n7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/CpuWrt_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td>vdp4/cswn_filter/n7_s0/CLK</td>
</tr>
<tr>
<td>37.422</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R29C28[1][A]</td>
<td style=" font-weight:bold;">vdp4/cswn_filter/n7_s0/Q</td>
</tr>
<tr>
<td>37.550</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>vdp4/n160_s2/I2</td>
</tr>
<tr>
<td>37.782</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td style=" background: #97FFFF;">vdp4/n160_s2/F</td>
</tr>
<tr>
<td>37.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">vdp4/CpuWrt_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>39.043</td>
<td>1.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>vdp4/CpuWrt_s0/CLK</td>
</tr>
<tr>
<td>39.078</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/CpuWrt_s0</td>
</tr>
<tr>
<td>39.089</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>vdp4/CpuWrt_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.822</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.390%; route: 0.128, 22.750%; tC2Q: 0.201, 35.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 33.669%; route: 1.331, 66.331%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.122</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.967</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.089</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/csrn_filter/n7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/CpuReq_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td>vdp4/csrn_filter/n7_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td style=" font-weight:bold;">vdp4/csrn_filter/n7_s0/Q</td>
</tr>
<tr>
<td>37.677</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[0][A]</td>
<td>vdp4/n159_s2/I3</td>
</tr>
<tr>
<td>37.967</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C25[0][A]</td>
<td style=" background: #97FFFF;">vdp4/n159_s2/F</td>
</tr>
<tr>
<td>37.967</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C25[0][A]</td>
<td style=" font-weight:bold;">vdp4/CpuReq_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>39.043</td>
<td>1.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[0][A]</td>
<td>vdp4/CpuReq_s0/CLK</td>
</tr>
<tr>
<td>39.078</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/CpuReq_s0</td>
</tr>
<tr>
<td>39.089</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C25[0][A]</td>
<td>vdp4/CpuReq_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.822</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 38.866%; route: 0.254, 34.063%; tC2Q: 0.202, 27.072%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 33.669%; route: 1.331, 66.331%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>filtro_fm/n36_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/clk_36k_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>filtro_fm/clk_36k:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>filtro_fm/clk_360k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_36k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>R41C11[0][A]</td>
<td>filtro_fm/clk_36k_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11[0][A]</td>
<td style=" font-weight:bold;">filtro_fm/n36_s1/I0</td>
</tr>
<tr>
<td>0.234</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C11[0][A]</td>
<td style=" background: #97FFFF;">filtro_fm/n36_s1/F</td>
</tr>
<tr>
<td>0.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11[0][A]</td>
<td style=" font-weight:bold;">filtro_fm/clk_36k_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_360k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>437</td>
<td>R41C12[0][A]</td>
<td>filtro_fm/clk_360k_s0/Q</td>
</tr>
<tr>
<td>1.291</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11[0][A]</td>
<td>filtro_fm/clk_36k_s0/CLK</td>
</tr>
<tr>
<td>1.326</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_36k_s0</td>
</tr>
<tr>
<td>1.337</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C11[0][A]</td>
<td>filtro_fm/clk_36k_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.291</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 98.957%; route: 0.000, 0.000%; tC2Q: 0.002, 1.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.291, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.827</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.262</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.089</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/csrn_filter/n7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/cs_latch_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td>vdp4/csrn_filter/n7_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td style=" font-weight:bold;">vdp4/csrn_filter/n7_s0/Q</td>
</tr>
<tr>
<td>37.677</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[3][B]</td>
<td>vdp4/csrn_filter/csrn_w_s/I1</td>
</tr>
<tr>
<td>37.909</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C25[3][B]</td>
<td style=" background: #97FFFF;">vdp4/csrn_filter/csrn_w_s/F</td>
</tr>
<tr>
<td>38.262</td>
<td>0.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/cs_latch_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>39.043</td>
<td>1.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[2][A]</td>
<td>vdp4/cs_latch_1_s0/CLK</td>
</tr>
<tr>
<td>39.078</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/cs_latch_1_s0</td>
</tr>
<tr>
<td>39.089</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C25[2][A]</td>
<td>vdp4/cs_latch_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.822</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 22.289%; route: 0.607, 58.304%; tC2Q: 0.202, 19.407%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 33.669%; route: 1.331, 66.331%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.817</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.051</td>
</tr>
<tr>
<td class="label">From</td>
<td>filtro_fm/interclock3/n13_s11</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/interclock3/state_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>filtro_fm/clk_36k:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_36k</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>R41C11[0][A]</td>
<td>filtro_fm/clk_36k_s0/Q</td>
</tr>
<tr>
<td>1001.002</td>
<td>1.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C14[0][B]</td>
<td style=" font-weight:bold;">filtro_fm/interclock3/n13_s11/I3</td>
</tr>
<tr>
<td>1001.234</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C14[0][B]</td>
<td style=" background: #97FFFF;">filtro_fm/interclock3/n13_s11/F</td>
</tr>
<tr>
<td>1001.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C14[0][B]</td>
<td style=" font-weight:bold;">filtro_fm/interclock3/state_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.674</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.005</td>
<td>1.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C14[0][B]</td>
<td>filtro_fm/interclock3/state_0_s3/CLK</td>
</tr>
<tr>
<td>1002.040</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/interclock3/state_0_s3</td>
</tr>
<tr>
<td>1002.051</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C14[0][B]</td>
<td>filtro_fm/interclock3/state_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 18.796%; route: 0.000, 0.000%; tC2Q: 1.002, 81.204%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 33.669%; route: 1.331, 66.331%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.812</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.089</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/cswn_filter/n7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/cs_latch_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td>vdp4/cswn_filter/n7_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R29C28[1][A]</td>
<td style=" font-weight:bold;">vdp4/cswn_filter/n7_s0/Q</td>
</tr>
<tr>
<td>37.688</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][B]</td>
<td>vdp4/cswn_filter/cswn_w_s/I1</td>
</tr>
<tr>
<td>37.920</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C25[1][B]</td>
<td style=" background: #97FFFF;">vdp4/cswn_filter/cswn_w_s/F</td>
</tr>
<tr>
<td>38.277</td>
<td>0.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C25[2][B]</td>
<td style=" font-weight:bold;">vdp4/cs_latch_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>39.043</td>
<td>1.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[2][B]</td>
<td>vdp4/cs_latch_0_s0/CLK</td>
</tr>
<tr>
<td>39.078</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/cs_latch_0_s0</td>
</tr>
<tr>
<td>39.089</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C25[2][B]</td>
<td>vdp4/cs_latch_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.822</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 21.966%; route: 0.622, 58.909%; tC2Q: 0.202, 19.125%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 33.669%; route: 1.331, 66.331%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.705</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.051</td>
</tr>
<tr>
<td class="label">From</td>
<td>filtro_fm/interclock3/n12_s11</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/interclock3/state_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>filtro_fm/clk_36k:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_36k</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>R41C11[0][A]</td>
<td>filtro_fm/clk_36k_s0/Q</td>
</tr>
<tr>
<td>1001.002</td>
<td>1.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C14[0][A]</td>
<td style=" font-weight:bold;">filtro_fm/interclock3/n12_s11/I3</td>
</tr>
<tr>
<td>1001.346</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C14[0][A]</td>
<td style=" background: #97FFFF;">filtro_fm/interclock3/n12_s11/F</td>
</tr>
<tr>
<td>1001.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C14[0][A]</td>
<td style=" font-weight:bold;">filtro_fm/interclock3/state_1_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.674</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.005</td>
<td>1.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C14[0][A]</td>
<td>filtro_fm/interclock3/state_1_s4/CLK</td>
</tr>
<tr>
<td>1002.040</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/interclock3/state_1_s4</td>
</tr>
<tr>
<td>1002.051</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C14[0][A]</td>
<td>filtro_fm/interclock3/state_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 25.552%; route: 0.000, 0.000%; tC2Q: 1.002, 74.448%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 33.669%; route: 1.331, 66.331%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.703</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">From</td>
<td>n7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_1m8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R52C54[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C54[0][A]</td>
<td style=" font-weight:bold;">n7_s2/I0</td>
</tr>
<tr>
<td>0.234</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R52C54[0][A]</td>
<td style=" background: #97FFFF;">n7_s2/F</td>
</tr>
<tr>
<td>0.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C54[0][A]</td>
<td style=" font-weight:bold;">clk_1m8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>755</td>
<td>R52C54[1][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>0.891</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C54[0][A]</td>
<td>clk_1m8_s0/CLK</td>
</tr>
<tr>
<td>0.926</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8_s0</td>
</tr>
<tr>
<td>0.937</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C54[0][A]</td>
<td>clk_1m8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.891</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 98.957%; route: 0.000, 0.000%; tC2Q: 0.002, 1.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.891, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.640</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.449</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.089</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/cswn_filter/n7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/io_state_r_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td>vdp4/cswn_filter/n7_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R29C28[1][A]</td>
<td style=" font-weight:bold;">vdp4/cswn_filter/n7_s0/Q</td>
</tr>
<tr>
<td>37.688</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[3][A]</td>
<td>vdp4/io_state_r_s5/I2</td>
</tr>
<tr>
<td>37.920</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C25[3][A]</td>
<td style=" background: #97FFFF;">vdp4/io_state_r_s5/F</td>
</tr>
<tr>
<td>37.923</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>vdp4/io_state_r_s7/I3</td>
</tr>
<tr>
<td>38.213</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td style=" background: #97FFFF;">vdp4/io_state_r_s7/F</td>
</tr>
<tr>
<td>38.217</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C25[0][B]</td>
<td>vdp4/CpuDbo_7_s4/I0</td>
</tr>
<tr>
<td>38.449</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C25[0][B]</td>
<td style=" background: #97FFFF;">vdp4/CpuDbo_7_s4/F</td>
</tr>
<tr>
<td>38.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C25[0][B]</td>
<td style=" font-weight:bold;">vdp4/io_state_r_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>39.043</td>
<td>1.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[0][B]</td>
<td>vdp4/io_state_r_s6/CLK</td>
</tr>
<tr>
<td>39.078</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/io_state_r_s6</td>
</tr>
<tr>
<td>39.089</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C25[0][B]</td>
<td>vdp4/io_state_r_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.822</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.754, 61.422%; route: 0.272, 22.122%; tC2Q: 0.202, 16.455%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 33.669%; route: 1.331, 66.331%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.051</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_synchronizer_chain_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdp4/clk_audio:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>R41C32[1][B]</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>1000.873</td>
<td>0.873</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C53[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/CLK</td>
</tr>
<tr>
<td>1001.074</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R42C53[2][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/Q</td>
</tr>
<tr>
<td>1001.426</td>
<td>0.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C53[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_synchronizer_chain_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.674</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.005</td>
<td>1.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C53[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_synchronizer_chain_1_s0/CLK</td>
</tr>
<tr>
<td>1002.040</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_synchronizer_chain_1_s0</td>
</tr>
<tr>
<td>1002.051</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C53[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_synchronizer_chain_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.133</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.873, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.352, 63.669%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 33.669%; route: 1.331, 66.331%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.051</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_synchronizer_chain_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdp4/clk_audio:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>R41C32[1][B]</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>1000.873</td>
<td>0.873</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C43[2][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/CLK</td>
</tr>
<tr>
<td>1001.074</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R38C43[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/Q</td>
</tr>
<tr>
<td>1001.426</td>
<td>0.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C43[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_synchronizer_chain_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.674</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.005</td>
<td>1.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C43[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_synchronizer_chain_1_s0/CLK</td>
</tr>
<tr>
<td>1002.040</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_synchronizer_chain_1_s0</td>
</tr>
<tr>
<td>1002.051</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C43[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_synchronizer_chain_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.133</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.873, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.352, 63.669%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 33.669%; route: 1.331, 66.331%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.522</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.051</td>
</tr>
<tr>
<td class="label">From</td>
<td>filtro_fm/interclock2/n12_s11</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/interclock2/state_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>filtro_fm/clk_360k:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_360k</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>437</td>
<td>R41C12[0][A]</td>
<td>filtro_fm/clk_360k_s0/Q</td>
</tr>
<tr>
<td>1001.158</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C16[0][A]</td>
<td style=" font-weight:bold;">filtro_fm/interclock2/n12_s11/I3</td>
</tr>
<tr>
<td>1001.522</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C16[0][A]</td>
<td style=" background: #97FFFF;">filtro_fm/interclock2/n12_s11/F</td>
</tr>
<tr>
<td>1001.522</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C16[0][A]</td>
<td style=" font-weight:bold;">filtro_fm/interclock2/state_1_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.674</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.005</td>
<td>1.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C16[0][A]</td>
<td>filtro_fm/interclock2/state_1_s4/CLK</td>
</tr>
<tr>
<td>1002.040</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/interclock2/state_1_s4</td>
</tr>
<tr>
<td>1002.051</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C16[0][A]</td>
<td>filtro_fm/interclock2/state_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 23.909%; route: 0.000, 0.000%; tC2Q: 1.158, 76.091%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 33.669%; route: 1.331, 66.331%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.051</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_synchronizer_chain_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdp4/clk_audio:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>R41C32[1][B]</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>1000.873</td>
<td>0.873</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C25[1][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/CLK</td>
</tr>
<tr>
<td>1001.075</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R35C25[1][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/Q</td>
</tr>
<tr>
<td>1001.572</td>
<td>0.497</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C25[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_synchronizer_chain_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.674</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.005</td>
<td>1.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C25[0][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_synchronizer_chain_1_s0/CLK</td>
</tr>
<tr>
<td>1002.040</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_synchronizer_chain_1_s0</td>
</tr>
<tr>
<td>1002.051</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C25[0][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_synchronizer_chain_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.133</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.873, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.497, 71.085%; tC2Q: 0.202, 28.915%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 33.669%; route: 1.331, 66.331%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.474</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.577</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.051</td>
</tr>
<tr>
<td class="label">From</td>
<td>filtro_fm/filter2b/FF_OUT_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/interclock2/data_out_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>filtro_fm/clk_1m8:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>R53C14[0][A]</td>
<td>filtro_fm/clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.022</td>
<td>1.022</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C16[1][B]</td>
<td>filtro_fm/filter2b/FF_OUT_30_s0/CLK</td>
</tr>
<tr>
<td>1001.223</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R38C16[1][B]</td>
<td style=" font-weight:bold;">filtro_fm/filter2b/FF_OUT_30_s0/Q</td>
</tr>
<tr>
<td>1001.577</td>
<td>0.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C17[1][B]</td>
<td style=" font-weight:bold;">filtro_fm/interclock2/data_out_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.674</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.005</td>
<td>1.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C17[1][B]</td>
<td>filtro_fm/interclock2/data_out_30_s0/CLK</td>
</tr>
<tr>
<td>1002.040</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/interclock2/data_out_30_s0</td>
</tr>
<tr>
<td>1002.051</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C17[1][B]</td>
<td>filtro_fm/interclock2/data_out_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.984</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.022, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.354, 63.777%; tC2Q: 0.201, 36.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 33.669%; route: 1.331, 66.331%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.469</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.582</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.051</td>
</tr>
<tr>
<td class="label">From</td>
<td>filtro_fm/filter2b/FF_OUT_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/interclock2/data_out_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>filtro_fm/clk_1m8:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>R53C14[0][A]</td>
<td>filtro_fm/clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.022</td>
<td>1.022</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C16[0][A]</td>
<td>filtro_fm/filter2b/FF_OUT_27_s0/CLK</td>
</tr>
<tr>
<td>1001.224</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R38C16[0][A]</td>
<td style=" font-weight:bold;">filtro_fm/filter2b/FF_OUT_27_s0/Q</td>
</tr>
<tr>
<td>1001.582</td>
<td>0.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C16[1][B]</td>
<td style=" font-weight:bold;">filtro_fm/interclock2/data_out_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.674</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.005</td>
<td>1.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C16[1][B]</td>
<td>filtro_fm/interclock2/data_out_27_s0/CLK</td>
</tr>
<tr>
<td>1002.040</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/interclock2/data_out_27_s0</td>
</tr>
<tr>
<td>1002.051</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C16[1][B]</td>
<td>filtro_fm/interclock2/data_out_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.984</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.022, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.358, 63.943%; tC2Q: 0.202, 36.057%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 33.669%; route: 1.331, 66.331%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.469</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.582</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.051</td>
</tr>
<tr>
<td class="label">From</td>
<td>filtro_fm/filter2b/FF_OUT_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/interclock2/data_out_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>filtro_fm/clk_1m8:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>R53C14[0][A]</td>
<td>filtro_fm/clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.022</td>
<td>1.022</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C16[1][A]</td>
<td>filtro_fm/filter2b/FF_OUT_29_s0/CLK</td>
</tr>
<tr>
<td>1001.224</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R38C16[1][A]</td>
<td style=" font-weight:bold;">filtro_fm/filter2b/FF_OUT_29_s0/Q</td>
</tr>
<tr>
<td>1001.582</td>
<td>0.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C17[1][A]</td>
<td style=" font-weight:bold;">filtro_fm/interclock2/data_out_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.674</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.005</td>
<td>1.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C17[1][A]</td>
<td>filtro_fm/interclock2/data_out_29_s0/CLK</td>
</tr>
<tr>
<td>1002.040</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/interclock2/data_out_29_s0</td>
</tr>
<tr>
<td>1002.051</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C17[1][A]</td>
<td>filtro_fm/interclock2/data_out_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.984</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.022, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.358, 63.943%; tC2Q: 0.202, 36.057%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 33.669%; route: 1.331, 66.331%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.051</td>
</tr>
<tr>
<td class="label">From</td>
<td>filtro_fm/interclock1/n12_s11</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/interclock1/state_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>filtro_fm/clk_1m8:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>R53C14[0][A]</td>
<td>filtro_fm/clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.275</td>
<td>1.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[0][A]</td>
<td style=" font-weight:bold;">filtro_fm/interclock1/n12_s11/I3</td>
</tr>
<tr>
<td>1001.619</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C10[0][A]</td>
<td style=" background: #97FFFF;">filtro_fm/interclock1/n12_s11/F</td>
</tr>
<tr>
<td>1001.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C10[0][A]</td>
<td style=" font-weight:bold;">filtro_fm/interclock1/state_1_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.674</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.005</td>
<td>1.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[0][A]</td>
<td>filtro_fm/interclock1/state_1_s4/CLK</td>
</tr>
<tr>
<td>1002.040</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/interclock1/state_1_s4</td>
</tr>
<tr>
<td>1002.051</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C10[0][A]</td>
<td>filtro_fm/interclock1/state_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 21.245%; route: 0.000, 0.000%; tC2Q: 1.275, 78.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 33.669%; route: 1.331, 66.331%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.413</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.638</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.051</td>
</tr>
<tr>
<td class="label">From</td>
<td>filtro_fm/interclock2/n13_s11</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/interclock2/state_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>filtro_fm/clk_360k:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_360k</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>437</td>
<td>R41C12[0][A]</td>
<td>filtro_fm/clk_360k_s0/Q</td>
</tr>
<tr>
<td>1001.294</td>
<td>1.294</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C16[0][B]</td>
<td style=" font-weight:bold;">filtro_fm/interclock2/n13_s11/I3</td>
</tr>
<tr>
<td>1001.638</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C16[0][B]</td>
<td style=" background: #97FFFF;">filtro_fm/interclock2/n13_s11/F</td>
</tr>
<tr>
<td>1001.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C16[0][B]</td>
<td style=" font-weight:bold;">filtro_fm/interclock2/state_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.674</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.005</td>
<td>1.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C16[0][B]</td>
<td>filtro_fm/interclock2/state_0_s3/CLK</td>
</tr>
<tr>
<td>1002.040</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/interclock2/state_0_s3</td>
</tr>
<tr>
<td>1002.051</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C16[0][B]</td>
<td>filtro_fm/interclock2/state_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 20.997%; route: 0.000, 0.000%; tC2Q: 1.294, 79.003%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 33.669%; route: 1.331, 66.331%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.412</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.639</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.051</td>
</tr>
<tr>
<td class="label">From</td>
<td>filtro_fm/interclock1/n13_s11</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/interclock1/state_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>filtro_fm/clk_1m8:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>R53C14[0][A]</td>
<td>filtro_fm/clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.275</td>
<td>1.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[1][A]</td>
<td style=" font-weight:bold;">filtro_fm/interclock1/n13_s11/I3</td>
</tr>
<tr>
<td>1001.639</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C10[1][A]</td>
<td style=" background: #97FFFF;">filtro_fm/interclock1/n13_s11/F</td>
</tr>
<tr>
<td>1001.639</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C10[1][A]</td>
<td style=" font-weight:bold;">filtro_fm/interclock1/state_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.674</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.005</td>
<td>1.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[1][A]</td>
<td>filtro_fm/interclock1/state_0_s3/CLK</td>
</tr>
<tr>
<td>1002.040</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/interclock1/state_0_s3</td>
</tr>
<tr>
<td>1002.051</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C10[1][A]</td>
<td>filtro_fm/interclock1/state_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 22.206%; route: 0.000, 0.000%; tC2Q: 1.275, 77.794%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 33.669%; route: 1.331, 66.331%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.051</td>
</tr>
<tr>
<td class="label">From</td>
<td>filtro_fm/filter2b/FF_OUT_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/interclock2/data_out_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>filtro_fm/clk_1m8:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>R53C14[0][A]</td>
<td>filtro_fm/clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.022</td>
<td>1.022</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C15[0][B]</td>
<td>filtro_fm/filter2b/FF_OUT_22_s0/CLK</td>
</tr>
<tr>
<td>1001.224</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R38C15[0][B]</td>
<td style=" font-weight:bold;">filtro_fm/filter2b/FF_OUT_22_s0/Q</td>
</tr>
<tr>
<td>1001.720</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C16[2][A]</td>
<td style=" font-weight:bold;">filtro_fm/interclock2/data_out_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.674</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.005</td>
<td>1.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C16[2][A]</td>
<td>filtro_fm/interclock2/data_out_22_s0/CLK</td>
</tr>
<tr>
<td>1002.040</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/interclock2/data_out_22_s0</td>
</tr>
<tr>
<td>1002.051</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C16[2][A]</td>
<td>filtro_fm/interclock2/data_out_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.984</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.022, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.495, 71.035%; tC2Q: 0.202, 28.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 33.669%; route: 1.331, 66.331%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.051</td>
</tr>
<tr>
<td class="label">From</td>
<td>filtro_fm/filter2b/FF_OUT_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/interclock2/data_out_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>filtro_fm/clk_1m8:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>R53C14[0][A]</td>
<td>filtro_fm/clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.022</td>
<td>1.022</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C15[2][A]</td>
<td>filtro_fm/filter2b/FF_OUT_25_s0/CLK</td>
</tr>
<tr>
<td>1001.224</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R38C15[2][A]</td>
<td style=" font-weight:bold;">filtro_fm/filter2b/FF_OUT_25_s0/Q</td>
</tr>
<tr>
<td>1001.720</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C16[2][B]</td>
<td style=" font-weight:bold;">filtro_fm/interclock2/data_out_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.674</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.005</td>
<td>1.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C16[2][B]</td>
<td>filtro_fm/interclock2/data_out_25_s0/CLK</td>
</tr>
<tr>
<td>1002.040</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/interclock2/data_out_25_s0</td>
</tr>
<tr>
<td>1002.051</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C16[2][B]</td>
<td>filtro_fm/interclock2/data_out_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.984</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.022, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.495, 71.035%; tC2Q: 0.202, 28.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 33.669%; route: 1.331, 66.331%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.051</td>
</tr>
<tr>
<td class="label">From</td>
<td>filtro_fm/filter2b/FF_OUT_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/interclock2/data_out_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>filtro_fm/clk_1m8:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>R53C14[0][A]</td>
<td>filtro_fm/clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.022</td>
<td>1.022</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C16[0][B]</td>
<td>filtro_fm/filter2b/FF_OUT_28_s0/CLK</td>
</tr>
<tr>
<td>1001.224</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R38C16[0][B]</td>
<td style=" font-weight:bold;">filtro_fm/filter2b/FF_OUT_28_s0/Q</td>
</tr>
<tr>
<td>1001.720</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C17[2][B]</td>
<td style=" font-weight:bold;">filtro_fm/interclock2/data_out_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.674</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.005</td>
<td>1.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C17[2][B]</td>
<td>filtro_fm/interclock2/data_out_28_s0/CLK</td>
</tr>
<tr>
<td>1002.040</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/interclock2/data_out_28_s0</td>
</tr>
<tr>
<td>1002.051</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C17[2][B]</td>
<td>filtro_fm/interclock2/data_out_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.984</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.022, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.495, 71.035%; tC2Q: 0.202, 28.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 33.669%; route: 1.331, 66.331%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.732</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.051</td>
</tr>
<tr>
<td class="label">From</td>
<td>filtro_fm/filter2b/FF_OUT_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/interclock2/data_out_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>filtro_fm/clk_1m8:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>R53C14[0][A]</td>
<td>filtro_fm/clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.022</td>
<td>1.022</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C14[1][A]</td>
<td>filtro_fm/filter2b/FF_OUT_17_s0/CLK</td>
</tr>
<tr>
<td>1001.224</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R38C14[1][A]</td>
<td style=" font-weight:bold;">filtro_fm/filter2b/FF_OUT_17_s0/Q</td>
</tr>
<tr>
<td>1001.732</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C15[0][A]</td>
<td style=" font-weight:bold;">filtro_fm/interclock2/data_out_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.674</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.005</td>
<td>1.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C15[0][A]</td>
<td>filtro_fm/interclock2/data_out_17_s0/CLK</td>
</tr>
<tr>
<td>1002.040</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/interclock2/data_out_17_s0</td>
</tr>
<tr>
<td>1002.051</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C15[0][A]</td>
<td>filtro_fm/interclock2/data_out_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.984</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.022, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.507, 71.528%; tC2Q: 0.202, 28.472%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 33.669%; route: 1.331, 66.331%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.796</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/filter5/FF_OUT_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>filtro_fm/clk_36k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.558</td>
<td>1.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.790</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>268</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.067</td>
<td>2.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C21[3][A]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1005.438</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1576</td>
<td>R30C21[3][A]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1014.940</td>
<td>9.502</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C14[0][B]</td>
<td style=" font-weight:bold;">filtro_fm/filter5/FF_OUT_31_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_36k</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>R41C11[0][A]</td>
<td>filtro_fm/clk_36k_s0/Q</td>
</tr>
<tr>
<td>1001.214</td>
<td>1.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C14[0][B]</td>
<td>filtro_fm/filter5/FF_OUT_31_s0/CLK</td>
</tr>
<tr>
<td>1001.180</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/filter5/FF_OUT_31_s0</td>
</tr>
<tr>
<td>1001.145</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C14[0][B]</td>
<td>filtro_fm/filter5/FF_OUT_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.344</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.671%; route: 1.876, 73.329%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 2.996%; route: 11.779, 95.130%; tC2Q: 0.232, 1.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.214, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.796</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/filter5/FF_D5_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>filtro_fm/clk_36k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.558</td>
<td>1.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.790</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>268</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.067</td>
<td>2.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C21[3][A]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1005.438</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1576</td>
<td>R30C21[3][A]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1014.940</td>
<td>9.502</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C14[2][B]</td>
<td style=" font-weight:bold;">filtro_fm/filter5/FF_D5_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_36k</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>R41C11[0][A]</td>
<td>filtro_fm/clk_36k_s0/Q</td>
</tr>
<tr>
<td>1001.214</td>
<td>1.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C14[2][B]</td>
<td>filtro_fm/filter5/FF_D5_8_s0/CLK</td>
</tr>
<tr>
<td>1001.180</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/filter5/FF_D5_8_s0</td>
</tr>
<tr>
<td>1001.145</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C14[2][B]</td>
<td>filtro_fm/filter5/FF_D5_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.344</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.671%; route: 1.876, 73.329%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 2.996%; route: 11.779, 95.130%; tC2Q: 0.232, 1.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.214, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.796</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/filter5/FF_D5_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>filtro_fm/clk_36k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.558</td>
<td>1.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.790</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>268</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.067</td>
<td>2.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C21[3][A]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1005.438</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1576</td>
<td>R30C21[3][A]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1014.940</td>
<td>9.502</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C14[2][A]</td>
<td style=" font-weight:bold;">filtro_fm/filter5/FF_D5_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_36k</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>R41C11[0][A]</td>
<td>filtro_fm/clk_36k_s0/Q</td>
</tr>
<tr>
<td>1001.214</td>
<td>1.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C14[2][A]</td>
<td>filtro_fm/filter5/FF_D5_9_s0/CLK</td>
</tr>
<tr>
<td>1001.180</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/filter5/FF_D5_9_s0</td>
</tr>
<tr>
<td>1001.145</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C14[2][A]</td>
<td>filtro_fm/filter5/FF_D5_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.344</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.671%; route: 1.876, 73.329%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 2.996%; route: 11.779, 95.130%; tC2Q: 0.232, 1.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.214, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.796</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/filter5/FF_D5_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>filtro_fm/clk_36k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.558</td>
<td>1.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.790</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>268</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.067</td>
<td>2.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C21[3][A]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1005.438</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1576</td>
<td>R30C21[3][A]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1014.940</td>
<td>9.502</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C14[1][A]</td>
<td style=" font-weight:bold;">filtro_fm/filter5/FF_D5_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_36k</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>R41C11[0][A]</td>
<td>filtro_fm/clk_36k_s0/Q</td>
</tr>
<tr>
<td>1001.214</td>
<td>1.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C14[1][A]</td>
<td>filtro_fm/filter5/FF_D5_15_s0/CLK</td>
</tr>
<tr>
<td>1001.180</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/filter5/FF_D5_15_s0</td>
</tr>
<tr>
<td>1001.145</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C14[1][A]</td>
<td>filtro_fm/filter5/FF_D5_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.344</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.671%; route: 1.876, 73.329%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 2.996%; route: 11.779, 95.130%; tC2Q: 0.232, 1.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.214, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.796</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/filter5/FF_D5_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>filtro_fm/clk_36k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.558</td>
<td>1.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.790</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>268</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.067</td>
<td>2.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C21[3][A]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1005.438</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1576</td>
<td>R30C21[3][A]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1014.940</td>
<td>9.502</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C14[1][B]</td>
<td style=" font-weight:bold;">filtro_fm/filter5/FF_D5_16_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_36k</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>R41C11[0][A]</td>
<td>filtro_fm/clk_36k_s0/Q</td>
</tr>
<tr>
<td>1001.214</td>
<td>1.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C14[1][B]</td>
<td>filtro_fm/filter5/FF_D5_16_s0/CLK</td>
</tr>
<tr>
<td>1001.180</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/filter5/FF_D5_16_s0</td>
</tr>
<tr>
<td>1001.145</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C14[1][B]</td>
<td>filtro_fm/filter5/FF_D5_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.344</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.671%; route: 1.876, 73.329%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 2.996%; route: 11.779, 95.130%; tC2Q: 0.232, 1.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.214, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.832</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/filter5/FF_D5_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>filtro_fm/clk_36k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.558</td>
<td>1.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.790</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>268</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.067</td>
<td>2.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C21[3][A]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1005.438</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1576</td>
<td>R30C21[3][A]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1014.832</td>
<td>9.394</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C11[1][A]</td>
<td style=" font-weight:bold;">filtro_fm/filter5/FF_D5_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_36k</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>R41C11[0][A]</td>
<td>filtro_fm/clk_36k_s0/Q</td>
</tr>
<tr>
<td>1001.214</td>
<td>1.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C11[1][A]</td>
<td>filtro_fm/filter5/FF_D5_13_s0/CLK</td>
</tr>
<tr>
<td>1001.180</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/filter5/FF_D5_13_s0</td>
</tr>
<tr>
<td>1001.145</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C11[1][A]</td>
<td>filtro_fm/filter5/FF_D5_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.344</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.671%; route: 1.876, 73.329%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 3.023%; route: 11.671, 95.087%; tC2Q: 0.232, 1.890%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.214, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.832</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/filter5/FF_D5_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>filtro_fm/clk_36k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.558</td>
<td>1.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.790</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>268</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.067</td>
<td>2.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C21[3][A]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1005.438</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1576</td>
<td>R30C21[3][A]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1014.832</td>
<td>9.394</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C11[0][B]</td>
<td style=" font-weight:bold;">filtro_fm/filter5/FF_D5_18_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_36k</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>R41C11[0][A]</td>
<td>filtro_fm/clk_36k_s0/Q</td>
</tr>
<tr>
<td>1001.214</td>
<td>1.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C11[0][B]</td>
<td>filtro_fm/filter5/FF_D5_18_s0/CLK</td>
</tr>
<tr>
<td>1001.180</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/filter5/FF_D5_18_s0</td>
</tr>
<tr>
<td>1001.145</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C11[0][B]</td>
<td>filtro_fm/filter5/FF_D5_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.344</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.671%; route: 1.876, 73.329%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 3.023%; route: 11.671, 95.087%; tC2Q: 0.232, 1.890%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.214, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.832</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/filter5/FF_D5_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>filtro_fm/clk_36k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.558</td>
<td>1.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.790</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>268</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.067</td>
<td>2.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C21[3][A]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1005.438</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1576</td>
<td>R30C21[3][A]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1014.832</td>
<td>9.394</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C12[0][A]</td>
<td style=" font-weight:bold;">filtro_fm/filter5/FF_D5_23_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_36k</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>R41C11[0][A]</td>
<td>filtro_fm/clk_36k_s0/Q</td>
</tr>
<tr>
<td>1001.214</td>
<td>1.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C12[0][A]</td>
<td>filtro_fm/filter5/FF_D5_23_s0/CLK</td>
</tr>
<tr>
<td>1001.180</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/filter5/FF_D5_23_s0</td>
</tr>
<tr>
<td>1001.145</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C12[0][A]</td>
<td>filtro_fm/filter5/FF_D5_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.344</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.671%; route: 1.876, 73.329%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 3.023%; route: 11.671, 95.087%; tC2Q: 0.232, 1.890%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.214, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.832</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/filter5/FF_D5_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>filtro_fm/clk_36k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.558</td>
<td>1.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.790</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>268</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.067</td>
<td>2.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C21[3][A]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1005.438</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1576</td>
<td>R30C21[3][A]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1014.832</td>
<td>9.394</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C12[1][A]</td>
<td style=" font-weight:bold;">filtro_fm/filter5/FF_D5_24_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_36k</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>R41C11[0][A]</td>
<td>filtro_fm/clk_36k_s0/Q</td>
</tr>
<tr>
<td>1001.214</td>
<td>1.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C12[1][A]</td>
<td>filtro_fm/filter5/FF_D5_24_s0/CLK</td>
</tr>
<tr>
<td>1001.180</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/filter5/FF_D5_24_s0</td>
</tr>
<tr>
<td>1001.145</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C12[1][A]</td>
<td>filtro_fm/filter5/FF_D5_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.344</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.671%; route: 1.876, 73.329%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 3.023%; route: 11.671, 95.087%; tC2Q: 0.232, 1.890%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.214, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.832</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/filter5/FF_D5_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>filtro_fm/clk_36k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.558</td>
<td>1.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.790</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>268</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.067</td>
<td>2.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C21[3][A]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1005.438</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1576</td>
<td>R30C21[3][A]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1014.832</td>
<td>9.394</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C12[1][B]</td>
<td style=" font-weight:bold;">filtro_fm/filter5/FF_D5_27_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_36k</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>R41C11[0][A]</td>
<td>filtro_fm/clk_36k_s0/Q</td>
</tr>
<tr>
<td>1001.214</td>
<td>1.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C12[1][B]</td>
<td>filtro_fm/filter5/FF_D5_27_s0/CLK</td>
</tr>
<tr>
<td>1001.180</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/filter5/FF_D5_27_s0</td>
</tr>
<tr>
<td>1001.145</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C12[1][B]</td>
<td>filtro_fm/filter5/FF_D5_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.344</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.671%; route: 1.876, 73.329%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 3.023%; route: 11.671, 95.087%; tC2Q: 0.232, 1.890%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.214, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.832</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/filter5/FF_D3_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>filtro_fm/clk_36k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.558</td>
<td>1.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.790</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>268</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.067</td>
<td>2.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C21[3][A]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1005.438</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1576</td>
<td>R30C21[3][A]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1014.832</td>
<td>9.394</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C12[0][B]</td>
<td style=" font-weight:bold;">filtro_fm/filter5/FF_D3_19_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_36k</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>R41C11[0][A]</td>
<td>filtro_fm/clk_36k_s0/Q</td>
</tr>
<tr>
<td>1001.214</td>
<td>1.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C12[0][B]</td>
<td>filtro_fm/filter5/FF_D3_19_s0/CLK</td>
</tr>
<tr>
<td>1001.180</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/filter5/FF_D3_19_s0</td>
</tr>
<tr>
<td>1001.145</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C12[0][B]</td>
<td>filtro_fm/filter5/FF_D3_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.344</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.671%; route: 1.876, 73.329%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 3.023%; route: 11.671, 95.087%; tC2Q: 0.232, 1.890%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.214, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.686</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/filter5/FF_D5_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>filtro_fm/clk_36k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.558</td>
<td>1.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.790</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>268</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.067</td>
<td>2.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C21[3][A]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1005.438</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1576</td>
<td>R30C21[3][A]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1014.686</td>
<td>9.248</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C14[1][B]</td>
<td style=" font-weight:bold;">filtro_fm/filter5/FF_D5_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_36k</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>R41C11[0][A]</td>
<td>filtro_fm/clk_36k_s0/Q</td>
</tr>
<tr>
<td>1001.214</td>
<td>1.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C14[1][B]</td>
<td>filtro_fm/filter5/FF_D5_12_s0/CLK</td>
</tr>
<tr>
<td>1001.180</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/filter5/FF_D5_12_s0</td>
</tr>
<tr>
<td>1001.145</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C14[1][B]</td>
<td>filtro_fm/filter5/FF_D5_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.344</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.671%; route: 1.876, 73.329%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 3.059%; route: 11.525, 95.028%; tC2Q: 0.232, 1.913%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.214, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.686</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/filter5/FF_D5_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>filtro_fm/clk_36k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.558</td>
<td>1.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.790</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>268</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.067</td>
<td>2.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C21[3][A]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1005.438</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1576</td>
<td>R30C21[3][A]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1014.686</td>
<td>9.248</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C14[2][A]</td>
<td style=" font-weight:bold;">filtro_fm/filter5/FF_D5_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_36k</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>R41C11[0][A]</td>
<td>filtro_fm/clk_36k_s0/Q</td>
</tr>
<tr>
<td>1001.214</td>
<td>1.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C14[2][A]</td>
<td>filtro_fm/filter5/FF_D5_14_s0/CLK</td>
</tr>
<tr>
<td>1001.180</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/filter5/FF_D5_14_s0</td>
</tr>
<tr>
<td>1001.145</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C14[2][A]</td>
<td>filtro_fm/filter5/FF_D5_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.344</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.671%; route: 1.876, 73.329%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 3.059%; route: 11.525, 95.028%; tC2Q: 0.232, 1.913%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.214, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.686</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/filter5/FF_D4_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>filtro_fm/clk_36k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.558</td>
<td>1.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.790</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>268</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.067</td>
<td>2.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C21[3][A]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1005.438</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1576</td>
<td>R30C21[3][A]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1014.686</td>
<td>9.248</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C14[1][A]</td>
<td style=" font-weight:bold;">filtro_fm/filter5/FF_D4_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_36k</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>R41C11[0][A]</td>
<td>filtro_fm/clk_36k_s0/Q</td>
</tr>
<tr>
<td>1001.214</td>
<td>1.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C14[1][A]</td>
<td>filtro_fm/filter5/FF_D4_12_s0/CLK</td>
</tr>
<tr>
<td>1001.180</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/filter5/FF_D4_12_s0</td>
</tr>
<tr>
<td>1001.145</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C14[1][A]</td>
<td>filtro_fm/filter5/FF_D4_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.344</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.671%; route: 1.876, 73.329%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 3.059%; route: 11.525, 95.028%; tC2Q: 0.232, 1.913%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.214, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.686</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/filter5/FF_D4_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>filtro_fm/clk_36k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.558</td>
<td>1.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.790</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>268</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.067</td>
<td>2.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C21[3][A]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1005.438</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1576</td>
<td>R30C21[3][A]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1014.686</td>
<td>9.248</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C14[2][B]</td>
<td style=" font-weight:bold;">filtro_fm/filter5/FF_D4_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_36k</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>R41C11[0][A]</td>
<td>filtro_fm/clk_36k_s0/Q</td>
</tr>
<tr>
<td>1001.214</td>
<td>1.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C14[2][B]</td>
<td>filtro_fm/filter5/FF_D4_14_s0/CLK</td>
</tr>
<tr>
<td>1001.180</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/filter5/FF_D4_14_s0</td>
</tr>
<tr>
<td>1001.145</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C14[2][B]</td>
<td>filtro_fm/filter5/FF_D4_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.344</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.671%; route: 1.876, 73.329%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 3.059%; route: 11.525, 95.028%; tC2Q: 0.232, 1.913%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.214, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.453</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/filter5/FF_D5_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>filtro_fm/clk_36k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.558</td>
<td>1.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.790</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>268</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.067</td>
<td>2.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C21[3][A]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1005.438</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1576</td>
<td>R30C21[3][A]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1014.597</td>
<td>9.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C13[2][A]</td>
<td style=" font-weight:bold;">filtro_fm/filter5/FF_D5_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_36k</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>R41C11[0][A]</td>
<td>filtro_fm/clk_36k_s0/Q</td>
</tr>
<tr>
<td>1001.214</td>
<td>1.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C13[2][A]</td>
<td>filtro_fm/filter5/FF_D5_10_s0/CLK</td>
</tr>
<tr>
<td>1001.180</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/filter5/FF_D5_10_s0</td>
</tr>
<tr>
<td>1001.145</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C13[2][A]</td>
<td>filtro_fm/filter5/FF_D5_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.344</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.671%; route: 1.876, 73.329%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 3.082%; route: 11.437, 94.992%; tC2Q: 0.232, 1.927%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.214, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.453</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/filter5/FF_D5_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>filtro_fm/clk_36k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.558</td>
<td>1.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.790</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>268</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.067</td>
<td>2.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C21[3][A]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1005.438</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1576</td>
<td>R30C21[3][A]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1014.597</td>
<td>9.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C14[0][A]</td>
<td style=" font-weight:bold;">filtro_fm/filter5/FF_D5_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_36k</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>R41C11[0][A]</td>
<td>filtro_fm/clk_36k_s0/Q</td>
</tr>
<tr>
<td>1001.214</td>
<td>1.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C14[0][A]</td>
<td>filtro_fm/filter5/FF_D5_11_s0/CLK</td>
</tr>
<tr>
<td>1001.180</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/filter5/FF_D5_11_s0</td>
</tr>
<tr>
<td>1001.145</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C14[0][A]</td>
<td>filtro_fm/filter5/FF_D5_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.344</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.671%; route: 1.876, 73.329%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 3.082%; route: 11.437, 94.992%; tC2Q: 0.232, 1.927%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.214, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.453</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/filter5/FF_D5_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>filtro_fm/clk_36k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.558</td>
<td>1.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.790</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>268</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.067</td>
<td>2.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C21[3][A]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1005.438</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1576</td>
<td>R30C21[3][A]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1014.597</td>
<td>9.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C13[2][B]</td>
<td style=" font-weight:bold;">filtro_fm/filter5/FF_D5_21_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_36k</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>R41C11[0][A]</td>
<td>filtro_fm/clk_36k_s0/Q</td>
</tr>
<tr>
<td>1001.214</td>
<td>1.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C13[2][B]</td>
<td>filtro_fm/filter5/FF_D5_21_s0/CLK</td>
</tr>
<tr>
<td>1001.180</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/filter5/FF_D5_21_s0</td>
</tr>
<tr>
<td>1001.145</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C13[2][B]</td>
<td>filtro_fm/filter5/FF_D5_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.344</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.671%; route: 1.876, 73.329%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 3.082%; route: 11.437, 94.992%; tC2Q: 0.232, 1.927%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.214, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.453</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/filter5/FF_D5_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>filtro_fm/clk_36k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.558</td>
<td>1.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.790</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>268</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.067</td>
<td>2.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C21[3][A]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1005.438</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1576</td>
<td>R30C21[3][A]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1014.597</td>
<td>9.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C14[2][A]</td>
<td style=" font-weight:bold;">filtro_fm/filter5/FF_D5_25_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_36k</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>R41C11[0][A]</td>
<td>filtro_fm/clk_36k_s0/Q</td>
</tr>
<tr>
<td>1001.214</td>
<td>1.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C14[2][A]</td>
<td>filtro_fm/filter5/FF_D5_25_s0/CLK</td>
</tr>
<tr>
<td>1001.180</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/filter5/FF_D5_25_s0</td>
</tr>
<tr>
<td>1001.145</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C14[2][A]</td>
<td>filtro_fm/filter5/FF_D5_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.344</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.671%; route: 1.876, 73.329%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 3.082%; route: 11.437, 94.992%; tC2Q: 0.232, 1.927%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.214, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.453</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/filter5/FF_D5_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>filtro_fm/clk_36k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.558</td>
<td>1.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.790</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>268</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.067</td>
<td>2.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C21[3][A]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1005.438</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1576</td>
<td>R30C21[3][A]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1014.597</td>
<td>9.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C13[1][A]</td>
<td style=" font-weight:bold;">filtro_fm/filter5/FF_D5_28_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_36k</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>R41C11[0][A]</td>
<td>filtro_fm/clk_36k_s0/Q</td>
</tr>
<tr>
<td>1001.214</td>
<td>1.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C13[1][A]</td>
<td>filtro_fm/filter5/FF_D5_28_s0/CLK</td>
</tr>
<tr>
<td>1001.180</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/filter5/FF_D5_28_s0</td>
</tr>
<tr>
<td>1001.145</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C13[1][A]</td>
<td>filtro_fm/filter5/FF_D5_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.344</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.671%; route: 1.876, 73.329%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 3.082%; route: 11.437, 94.992%; tC2Q: 0.232, 1.927%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.214, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.453</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/filter5/FF_D4_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>filtro_fm/clk_36k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.558</td>
<td>1.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.790</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>268</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.067</td>
<td>2.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C21[3][A]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1005.438</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1576</td>
<td>R30C21[3][A]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1014.597</td>
<td>9.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C13[1][B]</td>
<td style=" font-weight:bold;">filtro_fm/filter5/FF_D4_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_36k</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>R41C11[0][A]</td>
<td>filtro_fm/clk_36k_s0/Q</td>
</tr>
<tr>
<td>1001.214</td>
<td>1.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C13[1][B]</td>
<td>filtro_fm/filter5/FF_D4_10_s0/CLK</td>
</tr>
<tr>
<td>1001.180</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/filter5/FF_D4_10_s0</td>
</tr>
<tr>
<td>1001.145</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C13[1][B]</td>
<td>filtro_fm/filter5/FF_D4_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.344</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.671%; route: 1.876, 73.329%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 3.082%; route: 11.437, 94.992%; tC2Q: 0.232, 1.927%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.214, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.453</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/filter5/FF_D4_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>filtro_fm/clk_36k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.558</td>
<td>1.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.790</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>268</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.067</td>
<td>2.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C21[3][A]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1005.438</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1576</td>
<td>R30C21[3][A]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1014.597</td>
<td>9.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C14[0][B]</td>
<td style=" font-weight:bold;">filtro_fm/filter5/FF_D4_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_36k</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>R41C11[0][A]</td>
<td>filtro_fm/clk_36k_s0/Q</td>
</tr>
<tr>
<td>1001.214</td>
<td>1.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C14[0][B]</td>
<td>filtro_fm/filter5/FF_D4_11_s0/CLK</td>
</tr>
<tr>
<td>1001.180</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/filter5/FF_D4_11_s0</td>
</tr>
<tr>
<td>1001.145</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C14[0][B]</td>
<td>filtro_fm/filter5/FF_D4_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.344</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.671%; route: 1.876, 73.329%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 3.082%; route: 11.437, 94.992%; tC2Q: 0.232, 1.927%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.214, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.453</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/filter5/FF_D4_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>filtro_fm/clk_36k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.558</td>
<td>1.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.790</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>268</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.067</td>
<td>2.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C21[3][A]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1005.438</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1576</td>
<td>R30C21[3][A]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1014.597</td>
<td>9.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C13[0][A]</td>
<td style=" font-weight:bold;">filtro_fm/filter5/FF_D4_24_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_36k</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>R41C11[0][A]</td>
<td>filtro_fm/clk_36k_s0/Q</td>
</tr>
<tr>
<td>1001.214</td>
<td>1.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C13[0][A]</td>
<td>filtro_fm/filter5/FF_D4_24_s0/CLK</td>
</tr>
<tr>
<td>1001.180</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/filter5/FF_D4_24_s0</td>
</tr>
<tr>
<td>1001.145</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C13[0][A]</td>
<td>filtro_fm/filter5/FF_D4_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.344</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.671%; route: 1.876, 73.329%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 3.082%; route: 11.437, 94.992%; tC2Q: 0.232, 1.927%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.214, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.453</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/filter5/FF_D4_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>filtro_fm/clk_36k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.558</td>
<td>1.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.790</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>268</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.067</td>
<td>2.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C21[3][A]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1005.438</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1576</td>
<td>R30C21[3][A]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1014.597</td>
<td>9.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C14[2][B]</td>
<td style=" font-weight:bold;">filtro_fm/filter5/FF_D4_25_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_36k</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>R41C11[0][A]</td>
<td>filtro_fm/clk_36k_s0/Q</td>
</tr>
<tr>
<td>1001.214</td>
<td>1.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C14[2][B]</td>
<td>filtro_fm/filter5/FF_D4_25_s0/CLK</td>
</tr>
<tr>
<td>1001.180</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/filter5/FF_D4_25_s0</td>
</tr>
<tr>
<td>1001.145</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C14[2][B]</td>
<td>filtro_fm/filter5/FF_D4_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.344</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.671%; route: 1.876, 73.329%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 3.082%; route: 11.437, 94.992%; tC2Q: 0.232, 1.927%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.214, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.453</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/filter5/FF_D4_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>filtro_fm/clk_36k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.558</td>
<td>1.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.790</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>268</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1005.067</td>
<td>2.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C21[3][A]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1005.438</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1576</td>
<td>R30C21[3][A]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1014.597</td>
<td>9.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C13[0][B]</td>
<td style=" font-weight:bold;">filtro_fm/filter5/FF_D4_27_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_36k</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>R41C11[0][A]</td>
<td>filtro_fm/clk_36k_s0/Q</td>
</tr>
<tr>
<td>1001.214</td>
<td>1.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C13[0][B]</td>
<td>filtro_fm/filter5/FF_D4_27_s0/CLK</td>
</tr>
<tr>
<td>1001.180</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/filter5/FF_D4_27_s0</td>
</tr>
<tr>
<td>1001.145</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C13[0][B]</td>
<td>filtro_fm/filter5/FF_D4_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.344</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.671%; route: 1.876, 73.329%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 3.082%; route: 11.437, 94.992%; tC2Q: 0.232, 1.927%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.214, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.169</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.032</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_hold_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_hold_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R25C15[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.032</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[1][A]</td>
<td style=" font-weight:bold;">psg1/env_hold_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R52C54[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1.155</td>
<td>1.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[1][A]</td>
<td>psg1/env_hold_s0/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_hold_s0</td>
</tr>
<tr>
<td>1.201</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C20[1][A]</td>
<td>psg1/env_hold_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.155</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.032, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.155, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1930_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_inc_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R25C15[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.157</td>
<td>1.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[3][A]</td>
<td style=" font-weight:bold;">psg1/n1930_s0/I0</td>
</tr>
<tr>
<td>1.392</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R26C19[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1930_s0/F</td>
</tr>
<tr>
<td>1.523</td>
<td>0.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[0][A]</td>
<td style=" font-weight:bold;">psg1/env_inc_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R52C54[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1.155</td>
<td>1.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[0][A]</td>
<td>psg1/env_inc_s1/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_inc_s1</td>
</tr>
<tr>
<td>1.201</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C19[0][A]</td>
<td>psg1/env_inc_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.155</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 15.427%; route: 0.131, 8.603%; tC2Q: 1.157, 75.970%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.155, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1908_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_inc_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R25C15[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.157</td>
<td>1.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[1][B]</td>
<td style=" font-weight:bold;">psg1/n1908_s0/I1</td>
</tr>
<tr>
<td>1.392</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R26C19[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1908_s0/F</td>
</tr>
<tr>
<td>1.530</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[1][A]</td>
<td style=" font-weight:bold;">psg1/env_inc_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R52C54[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1.155</td>
<td>1.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[1][A]</td>
<td>psg1/env_inc_s0/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_inc_s0</td>
</tr>
<tr>
<td>1.201</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C19[1][A]</td>
<td>psg1/env_inc_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.155</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 15.364%; route: 0.137, 8.976%; tC2Q: 1.157, 75.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.155, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.444</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.645</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1930_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R25C15[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.157</td>
<td>1.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[3][A]</td>
<td style=" font-weight:bold;">psg1/n1930_s0/I0</td>
</tr>
<tr>
<td>1.392</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R26C19[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1930_s0/F</td>
</tr>
<tr>
<td>1.645</td>
<td>0.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td style=" font-weight:bold;">psg1/env_vol_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R52C54[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1.155</td>
<td>1.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td>psg1/env_vol_2_s0/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_2_s0</td>
</tr>
<tr>
<td>1.201</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C18[1][B]</td>
<td>psg1/env_vol_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.155</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 14.283%; route: 0.253, 15.380%; tC2Q: 1.157, 70.337%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.155, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.444</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.645</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1930_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R25C15[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.157</td>
<td>1.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[3][A]</td>
<td style=" font-weight:bold;">psg1/n1930_s0/I0</td>
</tr>
<tr>
<td>1.392</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R26C19[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1930_s0/F</td>
</tr>
<tr>
<td>1.645</td>
<td>0.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C18[1][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R52C54[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1.155</td>
<td>1.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C18[1][A]</td>
<td>psg1/env_vol_3_s0/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_3_s0</td>
</tr>
<tr>
<td>1.201</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C18[1][A]</td>
<td>psg1/env_vol_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.155</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 14.283%; route: 0.253, 15.380%; tC2Q: 1.157, 70.337%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.155, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.445</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1908_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R25C15[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.157</td>
<td>1.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[1][B]</td>
<td style=" font-weight:bold;">psg1/n1908_s0/I1</td>
</tr>
<tr>
<td>1.392</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R26C19[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1908_s0/F</td>
</tr>
<tr>
<td>1.647</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C18[0][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_3_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R52C54[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1.155</td>
<td>1.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C18[0][A]</td>
<td>psg1/env_vol_3_s1/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_3_s1</td>
</tr>
<tr>
<td>1.201</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C18[0][A]</td>
<td>psg1/env_vol_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.155</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 14.272%; route: 0.254, 15.445%; tC2Q: 1.157, 70.282%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.155, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.653</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1930_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R25C15[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.157</td>
<td>1.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[3][A]</td>
<td style=" font-weight:bold;">psg1/n1930_s0/I0</td>
</tr>
<tr>
<td>1.392</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R26C19[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1930_s0/F</td>
</tr>
<tr>
<td>1.653</td>
<td>0.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C19[0][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R52C54[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1.155</td>
<td>1.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C19[0][A]</td>
<td>psg1/env_vol_4_s0/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_4_s0</td>
</tr>
<tr>
<td>1.201</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C19[0][A]</td>
<td>psg1/env_vol_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.155</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 14.214%; route: 0.261, 15.788%; tC2Q: 1.157, 69.998%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.155, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.658</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1930_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R25C15[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.157</td>
<td>1.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[3][A]</td>
<td style=" font-weight:bold;">psg1/n1930_s0/I0</td>
</tr>
<tr>
<td>1.392</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R26C19[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1930_s0/F</td>
</tr>
<tr>
<td>1.658</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[2][B]</td>
<td style=" font-weight:bold;">psg1/env_vol_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R52C54[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1.155</td>
<td>1.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[2][B]</td>
<td>psg1/env_vol_0_s0/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_0_s0</td>
</tr>
<tr>
<td>1.201</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C18[2][B]</td>
<td>psg1/env_vol_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.155</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 14.177%; route: 0.265, 16.011%; tC2Q: 1.157, 69.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.155, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.658</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1930_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R25C15[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.157</td>
<td>1.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[3][A]</td>
<td style=" font-weight:bold;">psg1/n1930_s0/I0</td>
</tr>
<tr>
<td>1.392</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R26C19[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1930_s0/F</td>
</tr>
<tr>
<td>1.658</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[2][B]</td>
<td style=" font-weight:bold;">psg1/env_vol_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R52C54[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1.155</td>
<td>1.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[2][B]</td>
<td>psg1/env_vol_1_s0/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_1_s0</td>
</tr>
<tr>
<td>1.201</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C18[2][B]</td>
<td>psg1/env_vol_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.155</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 14.177%; route: 0.265, 16.011%; tC2Q: 1.157, 69.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.155, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.136</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1908_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_inc_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psg1/env_reset:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R25C15[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>6.277</td>
<td>1.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[1][B]</td>
<td style=" font-weight:bold;">psg1/n1908_s0/I1</td>
</tr>
<tr>
<td>6.512</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R26C19[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1908_s0/F</td>
</tr>
<tr>
<td>6.649</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[2][B]</td>
<td style=" font-weight:bold;">psg1/env_inc_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R25C15[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>6.125</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[2][B]</td>
<td>psg1/env_inc_s4/G</td>
</tr>
<tr>
<td>6.136</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C19[2][B]</td>
<td>psg1/env_inc_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.125</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 14.248%; route: 0.137, 8.323%; tC2Q: 1.277, 77.429%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.125, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.582</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.784</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1908_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R25C15[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.157</td>
<td>1.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[1][B]</td>
<td style=" font-weight:bold;">psg1/n1908_s0/I1</td>
</tr>
<tr>
<td>1.392</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R26C19[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1908_s0/F</td>
</tr>
<tr>
<td>1.784</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[0][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R52C54[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1.155</td>
<td>1.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[0][A]</td>
<td>psg1/env_vol_0_s1/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_0_s1</td>
</tr>
<tr>
<td>1.201</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C18[0][A]</td>
<td>psg1/env_vol_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.155</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.175%; route: 0.391, 21.948%; tC2Q: 1.157, 64.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.155, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.587</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.789</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1908_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R25C15[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.157</td>
<td>1.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[1][B]</td>
<td style=" font-weight:bold;">psg1/n1908_s0/I1</td>
</tr>
<tr>
<td>1.392</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R26C19[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1908_s0/F</td>
</tr>
<tr>
<td>1.789</td>
<td>0.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[1][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R52C54[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1.155</td>
<td>1.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[1][A]</td>
<td>psg1/env_vol_1_s1/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_1_s1</td>
</tr>
<tr>
<td>1.201</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C18[1][A]</td>
<td>psg1/env_vol_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.155</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.138%; route: 0.396, 22.164%; tC2Q: 1.157, 64.697%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.155, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.587</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.789</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1908_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R25C15[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.157</td>
<td>1.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[1][B]</td>
<td style=" font-weight:bold;">psg1/n1908_s0/I1</td>
</tr>
<tr>
<td>1.392</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R26C19[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1908_s0/F</td>
</tr>
<tr>
<td>1.789</td>
<td>0.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][B]</td>
<td style=" font-weight:bold;">psg1/env_vol_2_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R52C54[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1.155</td>
<td>1.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][B]</td>
<td>psg1/env_vol_2_s1/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_2_s1</td>
</tr>
<tr>
<td>1.201</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C18[0][B]</td>
<td>psg1/env_vol_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.155</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.138%; route: 0.396, 22.164%; tC2Q: 1.157, 64.697%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.155, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.587</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.789</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1908_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R25C15[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.157</td>
<td>1.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[1][B]</td>
<td style=" font-weight:bold;">psg1/n1908_s0/I1</td>
</tr>
<tr>
<td>1.392</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R26C19[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1908_s0/F</td>
</tr>
<tr>
<td>1.789</td>
<td>0.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R52C54[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1.155</td>
<td>1.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>psg1/env_vol_4_s1/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_4_s1</td>
</tr>
<tr>
<td>1.201</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>psg1/env_vol_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.155</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.138%; route: 0.396, 22.164%; tC2Q: 1.157, 64.697%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.155, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.637</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.773</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.136</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1930_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psg1/env_reset:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R25C15[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>6.277</td>
<td>1.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[3][A]</td>
<td style=" font-weight:bold;">psg1/n1930_s0/I0</td>
</tr>
<tr>
<td>6.512</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R26C19[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1930_s0/F</td>
</tr>
<tr>
<td>6.773</td>
<td>0.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C19[2][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R25C15[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>6.125</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[2][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>6.136</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C19[2][A]</td>
<td>psg1/env_vol_4_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.125</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.254%; route: 0.261, 14.721%; tC2Q: 1.277, 72.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.125, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.594</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.159</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>2.006</td>
<td>1.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C50[1][A]</td>
<td>vdp4/s1_n_s0/CLK</td>
</tr>
<tr>
<td>2.208</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R29C50[1][A]</td>
<td style=" font-weight:bold;">vdp4/s1_n_s0/Q</td>
</tr>
<tr>
<td>2.785</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[2][B]</td>
<td>vdp4/reset_w_s2/I1</td>
</tr>
<tr>
<td>3.020</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R29C28[2][B]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>3.753</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>2.006</td>
<td>1.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2/PCLK</td>
</tr>
<tr>
<td>2.159</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 33.669%; route: 1.331, 66.331%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.452%; route: 1.310, 74.986%; tC2Q: 0.202, 11.563%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 33.669%; route: 1.331, 66.331%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.594</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.159</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>2.006</td>
<td>1.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C50[1][A]</td>
<td>vdp4/s1_n_s0/CLK</td>
</tr>
<tr>
<td>2.208</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R29C50[1][A]</td>
<td style=" font-weight:bold;">vdp4/s1_n_s0/Q</td>
</tr>
<tr>
<td>2.785</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[2][B]</td>
<td>vdp4/reset_w_s2/I1</td>
</tr>
<tr>
<td>3.020</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R29C28[2][B]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>3.753</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>2.006</td>
<td>1.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1/PCLK</td>
</tr>
<tr>
<td>2.159</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 33.669%; route: 1.331, 66.331%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.452%; route: 1.310, 74.986%; tC2Q: 0.202, 11.563%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 33.669%; route: 1.331, 66.331%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.594</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.159</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>2.006</td>
<td>1.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C50[1][A]</td>
<td>vdp4/s1_n_s0/CLK</td>
</tr>
<tr>
<td>2.208</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R29C50[1][A]</td>
<td style=" font-weight:bold;">vdp4/s1_n_s0/Q</td>
</tr>
<tr>
<td>2.785</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[2][B]</td>
<td>vdp4/reset_w_s2/I1</td>
</tr>
<tr>
<td>3.020</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R29C28[2][B]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>3.753</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>2.006</td>
<td>1.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0/PCLK</td>
</tr>
<tr>
<td>2.159</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 33.669%; route: 1.331, 66.331%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.452%; route: 1.310, 74.986%; tC2Q: 0.202, 11.563%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 33.669%; route: 1.331, 66.331%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.017</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/io_state_r_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>2.006</td>
<td>1.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C50[1][A]</td>
<td>vdp4/s1_n_s0/CLK</td>
</tr>
<tr>
<td>2.208</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R29C50[1][A]</td>
<td style=" font-weight:bold;">vdp4/s1_n_s0/Q</td>
</tr>
<tr>
<td>2.785</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[2][B]</td>
<td>vdp4/reset_w_s2/I1</td>
</tr>
<tr>
<td>3.020</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R29C28[2][B]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>3.753</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[0][B]</td>
<td style=" font-weight:bold;">vdp4/io_state_r_s6/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>2.006</td>
<td>1.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[0][B]</td>
<td>vdp4/io_state_r_s6/CLK</td>
</tr>
<tr>
<td>2.017</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C25[0][B]</td>
<td>vdp4/io_state_r_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 33.669%; route: 1.331, 66.331%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.452%; route: 1.310, 74.986%; tC2Q: 0.202, 11.563%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 33.669%; route: 1.331, 66.331%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.481</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.272</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>2.006</td>
<td>1.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C50[1][A]</td>
<td>vdp4/s1_n_s0/CLK</td>
</tr>
<tr>
<td>2.208</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R29C50[1][A]</td>
<td style=" font-weight:bold;">vdp4/s1_n_s0/Q</td>
</tr>
<tr>
<td>2.785</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[2][B]</td>
<td>vdp4/reset_w_s2/I1</td>
</tr>
<tr>
<td>3.020</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R29C28[2][B]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>3.753</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_L[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.084</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>0.119</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td>0.272</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.922</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 33.669%; route: 1.331, 66.331%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.452%; route: 1.310, 74.986%; tC2Q: 0.202, 11.563%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.481</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.272</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>2.006</td>
<td>1.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C50[1][A]</td>
<td>vdp4/s1_n_s0/CLK</td>
</tr>
<tr>
<td>2.208</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R29C50[1][A]</td>
<td style=" font-weight:bold;">vdp4/s1_n_s0/Q</td>
</tr>
<tr>
<td>2.785</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[2][B]</td>
<td>vdp4/reset_w_s2/I1</td>
</tr>
<tr>
<td>3.020</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R29C28[2][B]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>3.753</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_L[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.084</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>0.119</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td>0.272</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.922</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 33.669%; route: 1.331, 66.331%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.452%; route: 1.310, 74.986%; tC2Q: 0.202, 11.563%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.481</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.272</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>2.006</td>
<td>1.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C50[1][A]</td>
<td>vdp4/s1_n_s0/CLK</td>
</tr>
<tr>
<td>2.208</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R29C50[1][A]</td>
<td style=" font-weight:bold;">vdp4/s1_n_s0/Q</td>
</tr>
<tr>
<td>2.785</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[2][B]</td>
<td>vdp4/reset_w_s2/I1</td>
</tr>
<tr>
<td>3.020</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R29C28[2][B]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>3.753</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_L[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.084</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>0.119</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td>0.272</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.922</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 33.669%; route: 1.331, 66.331%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.452%; route: 1.310, 74.986%; tC2Q: 0.202, 11.563%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.181</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-3.428</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>2.006</td>
<td>1.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C50[1][A]</td>
<td>vdp4/s1_n_s0/CLK</td>
</tr>
<tr>
<td>2.208</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R29C50[1][A]</td>
<td style=" font-weight:bold;">vdp4/s1_n_s0/Q</td>
</tr>
<tr>
<td>2.785</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[2][B]</td>
<td>vdp4/reset_w_s2/I1</td>
</tr>
<tr>
<td>3.020</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R29C28[2][B]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>3.753</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-3.704</td>
<td>-3.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>-3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_L[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-3.614</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>-3.579</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td>-3.428</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.917</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.704</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 33.669%; route: 1.331, 66.331%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.452%; route: 1.310, 74.986%; tC2Q: 0.202, 11.563%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.181</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-3.428</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>2.006</td>
<td>1.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C50[1][A]</td>
<td>vdp4/s1_n_s0/CLK</td>
</tr>
<tr>
<td>2.208</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R29C50[1][A]</td>
<td style=" font-weight:bold;">vdp4/s1_n_s0/Q</td>
</tr>
<tr>
<td>2.785</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[2][B]</td>
<td>vdp4/reset_w_s2/I1</td>
</tr>
<tr>
<td>3.020</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R29C28[2][B]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>3.753</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-3.704</td>
<td>-3.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>-3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_L[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-3.614</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>-3.579</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td>-3.428</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.917</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.704</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 33.669%; route: 1.331, 66.331%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.452%; route: 1.310, 74.986%; tC2Q: 0.202, 11.563%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.181</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-3.428</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2714</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>2.006</td>
<td>1.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C50[1][A]</td>
<td>vdp4/s1_n_s0/CLK</td>
</tr>
<tr>
<td>2.208</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R29C50[1][A]</td>
<td style=" font-weight:bold;">vdp4/s1_n_s0/Q</td>
</tr>
<tr>
<td>2.785</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[2][B]</td>
<td>vdp4/reset_w_s2/I1</td>
</tr>
<tr>
<td>3.020</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R29C28[2][B]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>3.753</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-3.704</td>
<td>-3.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>-3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_L[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-3.614</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>-3.579</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td>-3.428</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.917</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.704</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 33.669%; route: 1.331, 66.331%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.452%; route: 1.310, 74.986%; tC2Q: 0.202, 11.563%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.251</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.251</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>filtro_fm/clk_360k</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>filtro_fm/filter3/FF_D1_25_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>filtro_fm/clk_360k</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>filtro_fm/clk_360k_s0/Q</td>
</tr>
<tr>
<td>7.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>filtro_fm/filter3/FF_D1_25_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>filtro_fm/clk_360k</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>filtro_fm/clk_360k_s0/Q</td>
</tr>
<tr>
<td>11.294</td>
<td>1.294</td>
<td>tNET</td>
<td>RR</td>
<td>filtro_fm/filter3/FF_D1_25_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.251</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.251</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>filtro_fm/clk_360k</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>filtro_fm/filter3/FF_D1_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>filtro_fm/clk_360k</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>filtro_fm/clk_360k_s0/Q</td>
</tr>
<tr>
<td>7.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>filtro_fm/filter3/FF_D1_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>filtro_fm/clk_360k</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>filtro_fm/clk_360k_s0/Q</td>
</tr>
<tr>
<td>11.294</td>
<td>1.294</td>
<td>tNET</td>
<td>RR</td>
<td>filtro_fm/filter3/FF_D1_16_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.251</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.251</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>filtro_fm/clk_360k</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>filtro_fm/filter3/FF_D1_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>filtro_fm/clk_360k</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>filtro_fm/clk_360k_s0/Q</td>
</tr>
<tr>
<td>7.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>filtro_fm/filter3/FF_D1_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>filtro_fm/clk_360k</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>filtro_fm/clk_360k_s0/Q</td>
</tr>
<tr>
<td>11.294</td>
<td>1.294</td>
<td>tNET</td>
<td>RR</td>
<td>filtro_fm/filter3/FF_D1_13_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.251</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.251</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>filtro_fm/clk_360k</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>filtro_fm/filter3/FF_D1_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>filtro_fm/clk_360k</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>filtro_fm/clk_360k_s0/Q</td>
</tr>
<tr>
<td>7.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>filtro_fm/filter3/FF_D1_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>filtro_fm/clk_360k</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>filtro_fm/clk_360k_s0/Q</td>
</tr>
<tr>
<td>11.294</td>
<td>1.294</td>
<td>tNET</td>
<td>RR</td>
<td>filtro_fm/filter3/FF_D1_10_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.253</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.253</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>filtro_fm/clk_360k</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>filtro_fm/filter3/FF_D4_31_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>filtro_fm/clk_360k</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>filtro_fm/clk_360k_s0/Q</td>
</tr>
<tr>
<td>7.038</td>
<td>2.038</td>
<td>tNET</td>
<td>FF</td>
<td>filtro_fm/filter3/FF_D4_31_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>filtro_fm/clk_360k</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>filtro_fm/clk_360k_s0/Q</td>
</tr>
<tr>
<td>11.291</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>filtro_fm/filter3/FF_D4_31_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.253</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.253</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>filtro_fm/clk_360k</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>filtro_fm/filter3/FF_D6_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>filtro_fm/clk_360k</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>filtro_fm/clk_360k_s0/Q</td>
</tr>
<tr>
<td>7.038</td>
<td>2.038</td>
<td>tNET</td>
<td>FF</td>
<td>filtro_fm/filter3/FF_D6_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>filtro_fm/clk_360k</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>filtro_fm/clk_360k_s0/Q</td>
</tr>
<tr>
<td>11.291</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>filtro_fm/filter3/FF_D6_11_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.253</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.253</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>filtro_fm/clk_360k</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>filtro_fm/filter3/FF_D8_23_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>filtro_fm/clk_360k</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>filtro_fm/clk_360k_s0/Q</td>
</tr>
<tr>
<td>7.038</td>
<td>2.038</td>
<td>tNET</td>
<td>FF</td>
<td>filtro_fm/filter3/FF_D8_23_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>filtro_fm/clk_360k</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>filtro_fm/clk_360k_s0/Q</td>
</tr>
<tr>
<td>11.291</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>filtro_fm/filter3/FF_D8_23_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.253</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.253</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>filtro_fm/clk_360k</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>filtro_fm/filter3/FF_OUT_29_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>filtro_fm/clk_360k</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>filtro_fm/clk_360k_s0/Q</td>
</tr>
<tr>
<td>7.038</td>
<td>2.038</td>
<td>tNET</td>
<td>FF</td>
<td>filtro_fm/filter3/FF_OUT_29_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>filtro_fm/clk_360k</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>filtro_fm/clk_360k_s0/Q</td>
</tr>
<tr>
<td>11.291</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>filtro_fm/filter3/FF_OUT_29_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.253</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.253</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>filtro_fm/clk_360k</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>filtro_fm/filter3/FF_OUT_21_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>filtro_fm/clk_360k</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>filtro_fm/clk_360k_s0/Q</td>
</tr>
<tr>
<td>7.038</td>
<td>2.038</td>
<td>tNET</td>
<td>FF</td>
<td>filtro_fm/filter3/FF_OUT_21_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>filtro_fm/clk_360k</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>filtro_fm/clk_360k_s0/Q</td>
</tr>
<tr>
<td>11.291</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>filtro_fm/filter3/FF_OUT_21_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.253</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.253</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>filtro_fm/clk_360k</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>filtro_fm/filter3/FF_OUT_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>filtro_fm/clk_360k</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>filtro_fm/clk_360k_s0/Q</td>
</tr>
<tr>
<td>7.038</td>
<td>2.038</td>
<td>tNET</td>
<td>FF</td>
<td>filtro_fm/filter3/FF_OUT_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>filtro_fm/clk_360k</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>filtro_fm/clk_360k_s0/Q</td>
</tr>
<tr>
<td>11.291</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>filtro_fm/filter3/FF_OUT_17_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2714</td>
<td>ex_clk_27m_d</td>
<td>-13.796</td>
<td>2.319</td>
</tr>
<tr>
<td>1576</td>
<td>reset_6</td>
<td>-13.796</td>
<td>9.502</td>
</tr>
<tr>
<td>906</td>
<td>n196_3</td>
<td>1.104</td>
<td>3.120</td>
</tr>
<tr>
<td>755</td>
<td>clk_3m6</td>
<td>-4.306</td>
<td>1.482</td>
</tr>
<tr>
<td>437</td>
<td>clk_360k</td>
<td>-0.456</td>
<td>2.044</td>
</tr>
<tr>
<td>324</td>
<td>clk_1m8</td>
<td>-0.101</td>
<td>2.014</td>
</tr>
<tr>
<td>268</td>
<td>busReset_n</td>
<td>-13.796</td>
<td>3.991</td>
</tr>
<tr>
<td>265</td>
<td>sample_buffer_current_4</td>
<td>32.355</td>
<td>1.671</td>
</tr>
<tr>
<td>265</td>
<td>sample_buffer_current_4</td>
<td>32.627</td>
<td>1.610</td>
</tr>
<tr>
<td>221</td>
<td>ex_clk_3m6_d</td>
<td>8.196</td>
<td>2.291</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R35C45</td>
<td>90.28%</td>
</tr>
<tr>
<td>R4C17</td>
<td>88.89%</td>
</tr>
<tr>
<td>R33C41</td>
<td>88.89%</td>
</tr>
<tr>
<td>R34C19</td>
<td>88.89%</td>
</tr>
<tr>
<td>R23C20</td>
<td>88.89%</td>
</tr>
<tr>
<td>R39C49</td>
<td>88.89%</td>
</tr>
<tr>
<td>R9C38</td>
<td>87.50%</td>
</tr>
<tr>
<td>R17C33</td>
<td>87.50%</td>
</tr>
<tr>
<td>R42C46</td>
<td>87.50%</td>
</tr>
<tr>
<td>R23C21</td>
<td>86.11%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 37.037 -waveform {0 18.518} [get_ports {ex_clk_27m}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_3m6 -period 277.778 -waveform {0 138.889} [get_ports {ex_clk_3m6}] -add</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_135 -source [get_ports {ex_clk_27m}] -master_clock clk -divide_by 1 -multiply_by 5 -add [get_nets {vdp4/clk_135}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_sdramp -source [get_ports {ex_clk_27m}] -master_clock clk -divide_by 1 -multiply_by 4 -duty_cycle 50 -phase 180 -add [get_nets {vdp4/clk_sdramp}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_sdram -source [get_ports {ex_clk_27m}] -master_clock clk -divide_by 1 -multiply_by 4 -add [get_nets {vdp4/clk_sdram}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
