{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607325245375 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607325245376 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 07 20:14:05 2020 " "Processing started: Mon Dec 07 20:14:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607325245376 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325245376 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off micro_4ce22_top -c micro_4ce22_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off micro_4ce22_top -c micro_4ce22_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325245376 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607325246400 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607325246401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/faccel-cnn/hardware/verilog/common/system_monitor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github/faccel-cnn/hardware/verilog/common/system_monitor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_monitor " "Found entity 1: system_monitor" {  } { { "../../../common/system_monitor.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/common/system_monitor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607325265169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325265169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "internal_oscillator/internal_oscillator/synthesis/internal_oscillator.v 1 1 " "Found 1 design units, including 1 entities, in source file internal_oscillator/internal_oscillator/synthesis/internal_oscillator.v" { { "Info" "ISGN_ENTITY_NAME" "1 internal_oscillator " "Found entity 1: internal_oscillator" {  } { { "internal_oscillator/internal_oscillator/synthesis/internal_oscillator.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/internal_oscillator/internal_oscillator/synthesis/internal_oscillator.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607325265174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325265174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "internal_oscillator/internal_oscillator/synthesis/submodules/altera_int_osc.v 1 1 " "Found 1 design units, including 1 entities, in source file internal_oscillator/internal_oscillator/synthesis/submodules/altera_int_osc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_int_osc " "Found entity 1: altera_int_osc" {  } { { "internal_oscillator/internal_oscillator/synthesis/submodules/altera_int_osc.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/internal_oscillator/internal_oscillator/synthesis/submodules/altera_int_osc.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607325265178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325265178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_uart/jtag_uart_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file jtag_uart/jtag_uart_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_uart_top " "Found entity 1: jtag_uart_top" {  } { { "JTAG_UART/jtag_uart_top.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607325265183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325265183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/faccel-cnn/hardware/verilog/microntrollers/forth_micro/peripherals/micro_simple_timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github/faccel-cnn/hardware/verilog/microntrollers/forth_micro/peripherals/micro_simple_timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 micro_simple_timer " "Found entity 1: micro_simple_timer" {  } { { "../peripherals/micro_simple_timer.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/peripherals/micro_simple_timer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607325265187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325265187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/faccel-cnn/hardware/verilog/microntrollers/forth_micro/peripherals/micro_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github/faccel-cnn/hardware/verilog/microntrollers/forth_micro/peripherals/micro_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 micro_ram " "Found entity 1: micro_ram" {  } { { "../peripherals/micro_ram.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/peripherals/micro_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607325265193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325265193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/faccel-cnn/hardware/verilog/microntrollers/forth_micro/peripherals/micro_outport.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github/faccel-cnn/hardware/verilog/microntrollers/forth_micro/peripherals/micro_outport.sv" { { "Info" "ISGN_ENTITY_NAME" "1 micro_outport " "Found entity 1: micro_outport" {  } { { "../peripherals/micro_outport.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/peripherals/micro_outport.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607325265197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325265197 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "micro.sv(49) " "Verilog HDL warning at micro.sv(49): extended using \"x\" or \"z\"" {  } { { "../micro.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/micro.sv" 49 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607325265200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/faccel-cnn/hardware/verilog/microntrollers/forth_micro/micro.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github/faccel-cnn/hardware/verilog/microntrollers/forth_micro/micro.sv" { { "Info" "ISGN_ENTITY_NAME" "1 micro " "Found entity 1: micro" {  } { { "../micro.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/micro.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607325265203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325265203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_uart/jtag_uart/synthesis/jtag_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_uart/jtag_uart/synthesis/jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_uart " "Found entity 1: jtag_uart" {  } { { "JTAG_UART/jtag_uart/synthesis/jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart/synthesis/jtag_uart.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607325265208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325265208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_uart/jtag_uart/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_uart/jtag_uart/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "JTAG_UART/jtag_uart/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607325265214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325265214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_uart/jtag_uart/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_uart/jtag_uart/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "JTAG_UART/jtag_uart/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607325265219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325265219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_uart/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file jtag_uart/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_uart_jtag_uart_sim_scfifo_w " "Found entity 1: jtag_uart_jtag_uart_sim_scfifo_w" {  } { { "JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607325265227 ""} { "Info" "ISGN_ENTITY_NAME" "2 jtag_uart_jtag_uart_scfifo_w " "Found entity 2: jtag_uart_jtag_uart_scfifo_w" {  } { { "JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607325265227 ""} { "Info" "ISGN_ENTITY_NAME" "3 jtag_uart_jtag_uart_sim_scfifo_r " "Found entity 3: jtag_uart_jtag_uart_sim_scfifo_r" {  } { { "JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607325265227 ""} { "Info" "ISGN_ENTITY_NAME" "4 jtag_uart_jtag_uart_scfifo_r " "Found entity 4: jtag_uart_jtag_uart_scfifo_r" {  } { { "JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607325265227 ""} { "Info" "ISGN_ENTITY_NAME" "5 jtag_uart_jtag_uart " "Found entity 5: jtag_uart_jtag_uart" {  } { { "JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607325265227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325265227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_4ce.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_4ce.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_4ce " "Found entity 1: pll_4ce" {  } { { "pll_4ce.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/pll_4ce.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607325265233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325265233 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SYSTEM_CLOCK system_clock micro_4ce22_top.sv(13) " "Verilog HDL Declaration information at micro_4ce22_top.sv(13): object \"SYSTEM_CLOCK\" differs only in case from object \"system_clock\" in the same scope" {  } { { "micro_4ce22_top.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/micro_4ce22_top.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607325265361 ""}
{ "Warning" "WSGN_SEARCH_FILE" "micro_4ce22_top.sv 1 1 " "Using design file micro_4ce22_top.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 micro_4ce22_top " "Found entity 1: micro_4ce22_top" {  } { { "micro_4ce22_top.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/micro_4ce22_top.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607325265363 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607325265363 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "micro_4ce22_top " "Elaborating entity \"micro_4ce22_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607325265366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_4ce pll_4ce:pll " "Elaborating entity \"pll_4ce\" for hierarchy \"pll_4ce:pll\"" {  } { { "micro_4ce22_top.sv" "pll" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/micro_4ce22_top.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325265449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_4ce:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_4ce:pll\|altpll:altpll_component\"" {  } { { "pll_4ce.v" "altpll_component" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/pll_4ce.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325265578 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_4ce:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_4ce:pll\|altpll:altpll_component\"" {  } { { "pll_4ce.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/pll_4ce.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325265646 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_4ce:pll\|altpll:altpll_component " "Instantiated megafunction \"pll_4ce:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325265647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325265647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325265647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325265647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325265647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325265647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325265647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325265647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_4ce " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_4ce\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325265647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325265647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325265647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325265647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325265647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325265647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325265647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325265647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325265647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325265647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325265647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325265647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325265647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325265647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325265647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325265647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325265647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325265647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325265647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325265647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325265647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325265647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325265647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325265647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325265647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325265647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325265647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325265647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325265647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325265647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325265647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325265647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325265647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325265647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325265647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325265647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325265647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325265647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325265647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325265647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325265647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325265647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325265647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325265647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325265647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325265647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325265647 ""}  } { { "pll_4ce.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/pll_4ce.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607325265647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_4ce_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_4ce_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_4ce_altpll " "Found entity 1: pll_4ce_altpll" {  } { { "db/pll_4ce_altpll.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/db/pll_4ce_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607325265773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325265773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_4ce_altpll pll_4ce:pll\|altpll:altpll_component\|pll_4ce_altpll:auto_generated " "Elaborating entity \"pll_4ce_altpll\" for hierarchy \"pll_4ce:pll\|altpll:altpll_component\|pll_4ce_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325265775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "internal_oscillator internal_oscillator:oscillator " "Elaborating entity \"internal_oscillator\" for hierarchy \"internal_oscillator:oscillator\"" {  } { { "micro_4ce22_top.sv" "oscillator" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/micro_4ce22_top.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325265803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_int_osc internal_oscillator:oscillator\|altera_int_osc:int_osc_0 " "Elaborating entity \"altera_int_osc\" for hierarchy \"internal_oscillator:oscillator\|altera_int_osc:int_osc_0\"" {  } { { "internal_oscillator/internal_oscillator/synthesis/internal_oscillator.v" "int_osc_0" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/internal_oscillator/internal_oscillator/synthesis/internal_oscillator.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325265832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_monitor system_monitor:monitor " "Elaborating entity \"system_monitor\" for hierarchy \"system_monitor:monitor\"" {  } { { "micro_4ce22_top.sv" "monitor" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/micro_4ce22_top.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325265852 ""}
{ "Warning" "WSGN_SEARCH_FILE" "micro_embedded.sv 1 1 " "Using design file micro_embedded.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 micro_embedded " "Found entity 1: micro_embedded" {  } { { "micro_embedded.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/micro_embedded.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607325265911 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607325265911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "micro_embedded micro_embedded:micro " "Elaborating entity \"micro_embedded\" for hierarchy \"micro_embedded:micro\"" {  } { { "micro_4ce22_top.sv" "micro" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/micro_4ce22_top.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325265913 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "RESET_ADDRESS 00000024 micro_embedded.sv(54) " "Verilog HDL Display System Task info at micro_embedded.sv(54): RESET_ADDRESS 00000024" {  } { { "micro_embedded.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/micro_embedded.sv" 54 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325265916 "|micro_4ce22_top|micro_embedded:micro"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "IRQ_ADDRESS   00000020 micro_embedded.sv(55) " "Verilog HDL Display System Task info at micro_embedded.sv(55): IRQ_ADDRESS   00000020" {  } { { "micro_embedded.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/micro_embedded.sv" 55 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325265917 "|micro_4ce22_top|micro_embedded:micro"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "RAM0_BASE     00000000 micro_embedded.sv(56) " "Verilog HDL Display System Task info at micro_embedded.sv(56): RAM0_BASE     00000000" {  } { { "micro_embedded.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/micro_embedded.sv" 56 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325265917 "|micro_4ce22_top|micro_embedded:micro"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "JTAG_BASE     00000800 micro_embedded.sv(57) " "Verilog HDL Display System Task info at micro_embedded.sv(57): JTAG_BASE     00000800" {  } { { "micro_embedded.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/micro_embedded.sv" 57 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325265917 "|micro_4ce22_top|micro_embedded:micro"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "PORT0_BASE    00000810 micro_embedded.sv(58) " "Verilog HDL Display System Task info at micro_embedded.sv(58): PORT0_BASE    00000810" {  } { { "micro_embedded.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/micro_embedded.sv" 58 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325265917 "|micro_4ce22_top|micro_embedded:micro"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "TIMER0_BASE   00000820 micro_embedded.sv(59) " "Verilog HDL Display System Task info at micro_embedded.sv(59): TIMER0_BASE   00000820" {  } { { "micro_embedded.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/micro_embedded.sv" 59 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325265917 "|micro_4ce22_top|micro_embedded:micro"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "micro micro_embedded:micro\|micro:core " "Elaborating entity \"micro\" for hierarchy \"micro_embedded:micro\|micro:core\"" {  } { { "micro_embedded.sv" "core" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/micro_embedded.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325265961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "micro_ram micro_embedded:micro\|micro_ram:ram0 " "Elaborating entity \"micro_ram\" for hierarchy \"micro_embedded:micro\|micro_ram:ram0\"" {  } { { "micro_embedded.sv" "ram0" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/micro_embedded.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325266084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram micro_embedded:micro\|micro_ram:ram0\|altsyncram:ram " "Elaborating entity \"altsyncram\" for hierarchy \"micro_embedded:micro\|micro_ram:ram0\|altsyncram:ram\"" {  } { { "../peripherals/micro_ram.sv" "ram" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/peripherals/micro_ram.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325266213 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "micro_embedded:micro\|micro_ram:ram0\|altsyncram:ram " "Elaborated megafunction instantiation \"micro_embedded:micro\|micro_ram:ram0\|altsyncram:ram\"" {  } { { "../peripherals/micro_ram.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/peripherals/micro_ram.sv" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325266279 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "micro_embedded:micro\|micro_ram:ram0\|altsyncram:ram " "Instantiated megafunction \"micro_embedded:micro\|micro_ram:ram0\|altsyncram:ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325266280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325266280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file code.mif " "Parameter \"init_file\" = \"code.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325266280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325266280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325266280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325266280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325266280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325266280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325266280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325266280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325266280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325266280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325266280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 18 " "Parameter \"width_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325266280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325266280 ""}  } { { "../peripherals/micro_ram.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/peripherals/micro_ram.sv" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607325266280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d1h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d1h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d1h1 " "Found entity 1: altsyncram_d1h1" {  } { { "db/altsyncram_d1h1.tdf" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/db/altsyncram_d1h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607325266383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325266383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d1h1 micro_embedded:micro\|micro_ram:ram0\|altsyncram:ram\|altsyncram_d1h1:auto_generated " "Elaborating entity \"altsyncram_d1h1\" for hierarchy \"micro_embedded:micro\|micro_ram:ram0\|altsyncram:ram\|altsyncram_d1h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325266385 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/code.mif " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/code.mif -- setting all initial values to 0" {  } { { "../peripherals/micro_ram.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/peripherals/micro_ram.sv" 86 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1607325266398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_top micro_embedded:micro\|jtag_uart_top:jtag " "Elaborating entity \"jtag_uart_top\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\"" {  } { { "micro_embedded.sv" "jtag" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/micro_embedded.sv" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325266528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart " "Elaborating entity \"jtag_uart\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\"" {  } { { "JTAG_UART/jtag_uart_top.sv" "jtag_uart" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart_top.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325266569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_jtag_uart micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart " "Elaborating entity \"jtag_uart_jtag_uart\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\"" {  } { { "JTAG_UART/jtag_uart/synthesis/jtag_uart.v" "jtag_uart" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart/synthesis/jtag_uart.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325266629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_jtag_uart_scfifo_w micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w " "Elaborating entity \"jtag_uart_jtag_uart_scfifo_w\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\"" {  } { { "JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" "the_jtag_uart_jtag_uart_scfifo_w" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325266680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" "wfifo" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325267121 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325267190 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325267190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325267190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325267190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325267190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325267190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325267190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325267190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325267190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325267190 ""}  } { { "JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607325267190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 279 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325267247 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\", which is child of megafunction instantiation \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 279 4 0 } } { "JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" 139 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325267291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[7\] " "Elaborating entity \"lpm_ff\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[7\]\"" {  } { { "a_fffifo.tdf" "last_data_node\[7\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325267334 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[7\] micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[7\]\", which is child of megafunction instantiation \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } } { "JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" 139 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325267382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\"" {  } { { "a_fffifo.tdf" "last_row_data_out_mux" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325267466 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\", which is child of megafunction instantiation \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } } { "JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" 139 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325267512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_mrc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_mrc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_mrc " "Found entity 1: mux_mrc" {  } { { "db/mux_mrc.tdf" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/db/mux_mrc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607325267611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325267611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_mrc micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_mrc:auto_generated " "Elaborating entity \"mux_mrc\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_mrc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325267613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr " "Elaborating entity \"lpm_counter\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\"" {  } { { "a_fffifo.tdf" "rd_ptr" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fffifo.tdf" 105 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325267742 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\", which is child of megafunction instantiation \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fffifo.tdf" 105 2 0 } } { "JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" 139 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325267798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2bf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2bf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2bf " "Found entity 1: cntr_2bf" {  } { { "db/cntr_2bf.tdf" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/db/cntr_2bf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607325267889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325267889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2bf micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_2bf:auto_generated " "Elaborating entity \"cntr_2bf\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_2bf:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325267890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state " "Elaborating entity \"a_fefifo\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\"" {  } { { "a_fffifo.tdf" "fifo_state" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fffifo.tdf" 112 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325267995 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\", which is child of megafunction instantiation \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fffifo.tdf" 112 2 0 } } { "JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" 139 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325268033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\"" {  } { { "a_fefifo.tdf" "is_almost_empty_compare" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fefifo.tdf" 77 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325268080 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\", which is child of megafunction instantiation \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "a_fefifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fefifo.tdf" 77 4 0 } } { "JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" 139 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325268118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8fg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8fg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8fg " "Found entity 1: cmpr_8fg" {  } { { "db/cmpr_8fg.tdf" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/db/cmpr_8fg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607325268209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325268209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_8fg micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_8fg:auto_generated " "Elaborating entity \"cmpr_8fg\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_8fg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325268211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\"" {  } { { "a_fefifo.tdf" "is_almost_full_compare" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fefifo.tdf" 82 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325268261 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\", which is child of megafunction instantiation \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "a_fefifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fefifo.tdf" 82 4 0 } } { "JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" 139 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325268295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_jtag_uart_scfifo_r micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_r:the_jtag_uart_jtag_uart_scfifo_r " "Elaborating entity \"jtag_uart_jtag_uart_scfifo_r\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_r:the_jtag_uart_jtag_uart_scfifo_r\"" {  } { { "JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" "the_jtag_uart_jtag_uart_scfifo_r" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325268305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic\"" {  } { { "JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" "jtag_uart_jtag_uart_alt_jtag_atlantic" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325269048 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic\"" {  } { { "JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325269153 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325269153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 3 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325269153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 3 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325269153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325269153 ""}  } { { "JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607325269153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325270567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325270966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|altera_reset_controller:rst_controller\"" {  } { { "JTAG_UART/jtag_uart/synthesis/jtag_uart.v" "rst_controller" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart/synthesis/jtag_uart.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325271124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "JTAG_UART/jtag_uart/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325271163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "JTAG_UART/jtag_uart/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325271187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "micro_outport micro_embedded:micro\|micro_outport:port0 " "Elaborating entity \"micro_outport\" for hierarchy \"micro_embedded:micro\|micro_outport:port0\"" {  } { { "micro_embedded.sv" "port0" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/micro_embedded.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325271209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "micro_simple_timer micro_embedded:micro\|micro_simple_timer:timer0 " "Elaborating entity \"micro_simple_timer\" for hierarchy \"micro_embedded:micro\|micro_simple_timer:timer0\"" {  } { { "micro_embedded.sv" "timer0" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/micro_embedded.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325271239 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1607325272038 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.12.07.20:14:39 Progress: Loading sld970d10a0/alt_sld_fab_wrapper_hw.tcl " "2020.12.07.20:14:39 Progress: Loading sld970d10a0/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325280000 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325287075 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325287280 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325299496 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325299814 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325300121 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325300495 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325300507 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325300510 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1607325301303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld970d10a0/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld970d10a0/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld970d10a0/alt_sld_fab.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/db/ip/sld970d10a0/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607325301863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325301863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607325302104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325302104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607325302111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325302111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607325302287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325302287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607325302526 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607325302526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325302526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607325302726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325302726 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "micro_embedded:micro\|micro:core\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"micro_embedded:micro\|micro:core\|Mult0\"" {  } { { "../micro.sv" "Mult0" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/micro.sv" 92 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607325308694 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1607325308694 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "micro_embedded:micro\|micro:core\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"micro_embedded:micro\|micro:core\|lpm_mult:Mult0\"" {  } { { "../micro.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/micro.sv" 92 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325308854 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "micro_embedded:micro\|micro:core\|lpm_mult:Mult0 " "Instantiated megafunction \"micro_embedded:micro\|micro:core\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325308854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325308854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325308854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325308854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325308854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325308854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325308854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325308854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607325308854 ""}  } { { "../micro.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/micro.sv" 92 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607325308854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_edt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_edt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_edt " "Found entity 1: mult_edt" {  } { { "db/mult_edt.tdf" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/db/mult_edt.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607325308947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325308947 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1607325309757 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "JTAG_UART/jtag_uart/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" 398 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1607325310092 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1607325310092 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325312111 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1607325317974 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/output_files/micro_4ce22_top.map.smsg " "Generated suppressed messages file C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/output_files/micro_4ce22_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325318724 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1607325320975 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607325320975 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1127 " "Implemented 1127 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607325321489 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607325321489 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1098 " "Implemented 1098 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1607325321489 ""} { "Info" "ICUT_CUT_TM_RAMS" "18 " "Implemented 18 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1607325321489 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1607325321489 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1607325321489 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607325321489 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607325321681 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 07 20:15:21 2020 " "Processing ended: Mon Dec 07 20:15:21 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607325321681 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:16 " "Elapsed time: 00:01:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607325321681 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:06 " "Total CPU time (on all processors): 00:02:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607325321681 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607325321681 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1607325324307 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607325324310 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 07 20:15:23 2020 " "Processing started: Mon Dec 07 20:15:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607325324310 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1607325324310 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off micro_4ce22_top -c micro_4ce22_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off micro_4ce22_top -c micro_4ce22_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1607325324310 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1607325324511 ""}
{ "Info" "0" "" "Project  = micro_4ce22_top" {  } {  } 0 0 "Project  = micro_4ce22_top" 0 0 "Fitter" 0 0 1607325324512 ""}
{ "Info" "0" "" "Revision = micro_4ce22_top" {  } {  } 0 0 "Revision = micro_4ce22_top" 0 0 "Fitter" 0 0 1607325324513 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1607325324782 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1607325324784 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "micro_4ce22_top EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"micro_4ce22_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1607325324820 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1607325324948 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1607325324948 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_4ce:pll\|altpll:altpll_component\|pll_4ce_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_4ce:pll\|altpll:altpll_component\|pll_4ce_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_4ce:pll\|altpll:altpll_component\|pll_4ce_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_4ce:pll\|altpll:altpll_component\|pll_4ce_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_4ce_altpll.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/db/pll_4ce_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/" { { 0 { 0 ""} 0 571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1607325325067 ""}  } { { "db/pll_4ce_altpll.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/db/pll_4ce_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/" { { 0 { 0 ""} 0 571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1607325325067 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1607325325322 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1607325325336 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607325325630 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607325325630 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607325325630 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1607325325630 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/" { { 0 { 0 ""} 0 2321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1607325325642 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/" { { 0 { 0 ""} 0 2323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1607325325642 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/" { { 0 { 0 ""} 0 2325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1607325325642 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/" { { 0 { 0 ""} 0 2327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1607325325642 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/" { { 0 { 0 ""} 0 2329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1607325325643 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1607325325642 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1607325325648 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1607325325733 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 pins of 2 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1607325326421 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607325327023 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607325327023 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607325327023 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607325327023 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607325327023 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607325327023 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607325327023 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607325327023 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607325327023 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607325327023 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607325327023 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607325327023 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607325327023 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607325327023 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607325327023 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607325327023 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607325327023 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607325327023 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607325327023 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607325327023 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607325327023 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607325327023 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607325327023 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607325327023 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607325327023 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607325327023 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1607325327023 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607325327023 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607325327023 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1607325327023 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1607325327023 ""}
{ "Info" "ISTA_SDC_FOUND" "JTAG_UART/jtag_uart/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'JTAG_UART/jtag_uart/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1607325327050 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock " "Node: clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register micro_embedded:micro\|micro_outport:port0\|outport\[0\] clock " "Register micro_embedded:micro\|micro_outport:port0\|outport\[0\] is being clocked by clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1607325327075 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1607325327075 "|micro_4ce22_top|clock"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1607325327122 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1607325327122 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1607325327123 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1607325327123 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1607325327123 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1607325327123 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1607325327124 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1607325327124 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1607325327124 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1607325327124 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1607325327124 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_4ce:pll\|altpll:altpll_component\|pll_4ce_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll_4ce:pll\|altpll:altpll_component\|pll_4ce_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1607325327437 ""}  } { { "db/pll_4ce_altpll.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/db/pll_4ce_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/" { { 0 { 0 ""} 0 571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607325327437 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1607325327438 ""}  } { { "temporary_test_loc" "" { Generic "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/" { { 0 { 0 ""} 0 1965 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607325327438 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "internal_oscillator:oscillator\|altera_int_osc:int_osc_0\|wire_sd1_clkout  " "Automatically promoted node internal_oscillator:oscillator\|altera_int_osc:int_osc_0\|wire_sd1_clkout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1607325327438 ""}  } { { "internal_oscillator/internal_oscillator/synthesis/submodules/altera_int_osc.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/internal_oscillator/internal_oscillator/synthesis/submodules/altera_int_osc.v" 41 -1 0 } } { "temporary_test_loc" "" { Generic "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/" { { 0 { 0 ""} 0 568 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607325327438 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1607325327438 ""}  } { { "JTAG_UART/jtag_uart/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607325327438 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_monitor:monitor\|pll_sreset\[0\]  " "Automatically promoted node system_monitor:monitor\|pll_sreset\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1607325327438 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "micro_embedded:micro\|micro_outport:port0\|outport\[0\] " "Destination node micro_embedded:micro\|micro_outport:port0\|outport\[0\]" {  } { { "../peripherals/micro_outport.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/peripherals/micro_outport.sv" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1607325327438 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "micro_embedded:micro\|micro_ram:ram0\|read_latency " "Destination node micro_embedded:micro\|micro_ram:ram0\|read_latency" {  } { { "../peripherals/micro_ram.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/peripherals/micro_ram.sv" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/" { { 0 { 0 ""} 0 327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1607325327438 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "micro_embedded:micro\|micro:core\|read " "Destination node micro_embedded:micro\|micro:core\|read" {  } { { "../micro.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/micro.sv" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/" { { 0 { 0 ""} 0 507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1607325327438 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "micro_embedded:micro\|micro:core\|write " "Destination node micro_embedded:micro\|micro:core\|write" {  } { { "../micro.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/micro.sv" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/" { { 0 { 0 ""} 0 508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1607325327438 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "micro_embedded:micro\|micro_simple_timer:timer0\|read_latency " "Destination node micro_embedded:micro\|micro_simple_timer:timer0\|read_latency" {  } { { "../peripherals/micro_simple_timer.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/peripherals/micro_simple_timer.sv" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1607325327438 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "micro_embedded:micro\|micro:core\|ff " "Destination node micro_embedded:micro\|micro:core\|ff" {  } { { "../micro.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/micro.sv" 64 -1 0 } } { "temporary_test_loc" "" { Generic "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/" { { 0 { 0 ""} 0 505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1607325327438 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "micro_embedded:micro\|micro:core\|irqf " "Destination node micro_embedded:micro\|micro:core\|irqf" {  } { { "../micro.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/micro.sv" 64 -1 0 } } { "temporary_test_loc" "" { Generic "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/" { { 0 { 0 ""} 0 506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1607325327438 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "micro_embedded:micro\|micro_simple_timer:timer0\|irq " "Destination node micro_embedded:micro\|micro_simple_timer:timer0\|irq" {  } { { "../peripherals/micro_simple_timer.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/peripherals/micro_simple_timer.sv" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1607325327438 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "micro_embedded:micro\|micro:core\|sf\[1\] " "Destination node micro_embedded:micro\|micro:core\|sf\[1\]" {  } { { "../micro.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/micro.sv" 163 -1 0 } } { "temporary_test_loc" "" { Generic "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/" { { 0 { 0 ""} 0 412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1607325327438 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "micro_embedded:micro\|micro:core\|state.EXECUTE " "Destination node micro_embedded:micro\|micro:core\|state.EXECUTE" {  } { { "../micro.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/micro.sv" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/" { { 0 { 0 ""} 0 512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1607325327438 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1607325327438 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1607325327438 ""}  } { { "../../../common/system_monitor.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/common/system_monitor.sv" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/" { { 0 { 0 ""} 0 544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607325327438 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_monitor:monitor\|pll_areset  " "Automatically promoted node system_monitor:monitor\|pll_areset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1607325327441 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_monitor:monitor\|pll_areset_flop~0 " "Destination node system_monitor:monitor\|pll_areset_flop~0" {  } { { "../../../common/system_monitor.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/common/system_monitor.sv" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/" { { 0 { 0 ""} 0 1623 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1607325327441 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1607325327441 ""}  } { { "../../../common/system_monitor.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/common/system_monitor.sv" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/" { { 0 { 0 ""} 0 565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607325327441 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1607325328166 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1607325328174 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1607325328176 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1607325328186 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1607325328196 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1607325328206 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1607325328318 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1607325328325 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1607325328325 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1607325328336 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1607325328336 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1607325328336 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 9 9 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 9 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1607325328338 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1607325328338 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1607325328338 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1607325328338 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1607325328338 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1607325328338 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1607325328338 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1607325328338 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1607325328338 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1607325328338 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607325328472 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1607325328491 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1607325330329 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607325330785 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1607325330851 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1607325332053 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607325332054 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1607325332887 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X10_Y11 X20_Y22 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X10_Y11 to location X20_Y22" {  } { { "loc" "" { Generic "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X10_Y11 to location X20_Y22"} { { 12 { 0 ""} 10 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1607325336487 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1607325336487 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1607325336985 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1607325336985 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1607325336985 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607325336990 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.67 " "Total time spent on timing analysis during the Fitter is 0.67 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1607325337381 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1607325337429 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1607325337888 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1607325337891 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1607325338588 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607325339788 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/output_files/micro_4ce22_top.fit.smsg " "Generated suppressed messages file C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit/output_files/micro_4ce22_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1607325340809 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5525 " "Peak virtual memory: 5525 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607325342636 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 07 20:15:42 2020 " "Processing ended: Mon Dec 07 20:15:42 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607325342636 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607325342636 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607325342636 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1607325342636 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1607325350449 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607325350451 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 07 20:15:50 2020 " "Processing started: Mon Dec 07 20:15:50 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607325350451 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1607325350451 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off micro_4ce22_top -c micro_4ce22_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off micro_4ce22_top -c micro_4ce22_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1607325350451 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1607325351294 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1607325353458 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1607325353542 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4686 " "Peak virtual memory: 4686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607325354085 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 07 20:15:54 2020 " "Processing ended: Mon Dec 07 20:15:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607325354085 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607325354085 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607325354085 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1607325354085 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1607325354968 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1607325356604 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607325356606 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 07 20:15:55 2020 " "Processing started: Mon Dec 07 20:15:55 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607325356606 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1607325356606 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta micro_4ce22_top -c micro_4ce22_top " "Command: quartus_sta micro_4ce22_top -c micro_4ce22_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1607325356607 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1607325356827 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1607325357260 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1607325357261 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607325357394 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607325357394 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607325358059 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607325358059 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607325358059 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607325358059 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607325358059 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607325358059 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607325358059 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607325358059 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607325358059 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607325358059 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607325358059 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607325358059 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607325358059 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607325358059 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607325358059 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607325358059 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607325358059 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607325358059 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607325358059 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607325358059 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607325358059 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607325358059 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607325358059 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607325358059 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607325358059 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607325358059 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1607325358059 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607325358059 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607325358059 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1607325358059 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1607325358059 ""}
{ "Info" "ISTA_SDC_FOUND" "JTAG_UART/jtag_uart/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'JTAG_UART/jtag_uart/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1607325358091 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock " "Node: clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register micro_embedded:micro\|micro_outport:port0\|outport\[0\] clock " "Register micro_embedded:micro\|micro_outport:port0\|outport\[0\] is being clocked by clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1607325358137 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1607325358137 "|micro_4ce22_top|clock"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1607325358156 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607325358156 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1607325358157 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1607325358157 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1607325358157 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1607325358157 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1607325358159 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1607325358201 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.306 " "Worst-case setup slack is 47.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607325358295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607325358295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.306               0.000 altera_reserved_tck  " "   47.306               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607325358295 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607325358295 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607325358321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607325358321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 altera_reserved_tck  " "    0.358               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607325358321 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607325358321 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.708 " "Worst-case recovery slack is 48.708" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607325358344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607325358344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.708               0.000 altera_reserved_tck  " "   48.708               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607325358344 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607325358344 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.884 " "Worst-case removal slack is 0.884" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607325358364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607325358364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.884               0.000 altera_reserved_tck  " "    0.884               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607325358364 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607325358364 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.628 " "Worst-case minimum pulse width slack is 49.628" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607325358386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607325358386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.628               0.000 altera_reserved_tck  " "   49.628               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607325358386 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607325358386 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607325358537 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607325358537 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607325358537 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607325358537 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 346.068 ns " "Worst Case Available Settling Time: 346.068 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607325358537 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607325358537 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607325358537 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1607325358567 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1607325358629 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1607325359409 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock " "Node: clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register micro_embedded:micro\|micro_outport:port0\|outport\[0\] clock " "Register micro_embedded:micro\|micro_outport:port0\|outport\[0\] is being clocked by clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1607325359720 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1607325359720 "|micro_4ce22_top|clock"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1607325359725 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607325359725 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1607325359725 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1607325359725 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1607325359725 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1607325359725 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.646 " "Worst-case setup slack is 47.646" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607325359787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607325359787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.646               0.000 altera_reserved_tck  " "   47.646               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607325359787 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607325359787 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607325359818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607325359818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607325359818 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607325359818 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.890 " "Worst-case recovery slack is 48.890" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607325359845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607325359845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.890               0.000 altera_reserved_tck  " "   48.890               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607325359845 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607325359845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.789 " "Worst-case removal slack is 0.789" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607325359880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607325359880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.789               0.000 altera_reserved_tck  " "    0.789               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607325359880 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607325359880 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.604 " "Worst-case minimum pulse width slack is 49.604" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607325359905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607325359905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.604               0.000 altera_reserved_tck  " "   49.604               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607325359905 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607325359905 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607325360069 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607325360069 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607325360069 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607325360069 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 346.518 ns " "Worst Case Available Settling Time: 346.518 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607325360069 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607325360069 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607325360069 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1607325360103 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock " "Node: clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register micro_embedded:micro\|micro_outport:port0\|outport\[0\] clock " "Register micro_embedded:micro\|micro_outport:port0\|outport\[0\] is being clocked by clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1607325360362 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1607325360362 "|micro_4ce22_top|clock"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1607325360367 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607325360367 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1607325360368 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1607325360368 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1607325360368 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1607325360368 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.677 " "Worst-case setup slack is 48.677" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607325360401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607325360401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.677               0.000 altera_reserved_tck  " "   48.677               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607325360401 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607325360401 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607325360433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607325360433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 altera_reserved_tck  " "    0.187               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607325360433 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607325360433 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.482 " "Worst-case recovery slack is 49.482" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607325360464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607325360464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.482               0.000 altera_reserved_tck  " "   49.482               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607325360464 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607325360464 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.492 " "Worst-case removal slack is 0.492" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607325360495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607325360495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.492               0.000 altera_reserved_tck  " "    0.492               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607325360495 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607325360495 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.482 " "Worst-case minimum pulse width slack is 49.482" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607325360523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607325360523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.482               0.000 altera_reserved_tck  " "   49.482               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607325360523 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607325360523 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607325360699 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607325360699 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607325360699 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607325360699 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 348.053 ns " "Worst Case Available Settling Time: 348.053 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607325360699 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607325360699 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607325360699 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1607325361603 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1607325361604 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 22 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607325361978 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 07 20:16:01 2020 " "Processing ended: Mon Dec 07 20:16:01 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607325361978 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607325361978 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607325361978 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1607325361978 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 39 s " "Quartus Prime Full Compilation was successful. 0 errors, 39 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1607325363094 ""}
