Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Mar 16 03:48:05 2022
| Host         : DESKTOP-REAJEEH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
| Design       : au_top_0
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              22 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             102 |           64 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------+----------------------------+------------------+----------------+--------------+
|  Clock Signal  |             Enable Signal            |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------+----------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                      | reset_cond/M_reset_cond_in |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | M_stateCase_d                        | reset_cond/Q[0]            |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | FSM_sequential_M_states_q[5]_i_1_n_0 | reset_cond/Q[0]            |                5 |              6 |         1.20 |
|  clk_IBUF_BUFG | M_register_status_d                  | reset_cond/Q[0]            |                5 |              6 |         1.20 |
|  clk_IBUF_BUFG | M_regAlufn_q[5]_i_1_n_0              | reset_cond/Q[0]            |                9 |              9 |         1.00 |
|  clk_IBUF_BUFG | M_regOut_q[15]_i_1_n_0               | reset_cond/Q[0]            |               16 |             16 |         1.00 |
|  clk_IBUF_BUFG | M_regY_q[15]_i_1_n_0                 | reset_cond/Q[0]            |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | M_regX_q[15]_i_1_n_0                 | reset_cond/Q[0]            |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG |                                      | reset_cond/Q[0]            |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG | M_counter_q[0]_i_1_n_0               | reset_cond/Q[0]            |                8 |             29 |         3.63 |
+----------------+--------------------------------------+----------------------------+------------------+----------------+--------------+


