/// Auto-generated bit field definitions for SAI1
/// Family: stm32f4
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>

#include "hal/utils/bitfield.hpp"

namespace alloy::hal::st::stm32f4::sai1 {

using namespace alloy::hal::bitfields;

// ============================================================================
// SAI1 Bit Field Definitions
// ============================================================================

/// SAI_ACR1 - SAI AConfiguration register 1
namespace sai_acr1 {
/// Audio block mode
/// Position: 0, Width: 2
using MODE = BitField<0, 2>;
constexpr uint32_t MODE_Pos = 0;
constexpr uint32_t MODE_Msk = MODE::mask;

/// Protocol configuration
/// Position: 2, Width: 2
using PRTCFG = BitField<2, 2>;
constexpr uint32_t PRTCFG_Pos = 2;
constexpr uint32_t PRTCFG_Msk = PRTCFG::mask;

/// Data size
/// Position: 5, Width: 3
using DS = BitField<5, 3>;
constexpr uint32_t DS_Pos = 5;
constexpr uint32_t DS_Msk = DS::mask;

/// Least significant bit first
/// Position: 8, Width: 1
using LSBFIRST = BitField<8, 1>;
constexpr uint32_t LSBFIRST_Pos = 8;
constexpr uint32_t LSBFIRST_Msk = LSBFIRST::mask;

/// Clock strobing edge
/// Position: 9, Width: 1
using CKSTR = BitField<9, 1>;
constexpr uint32_t CKSTR_Pos = 9;
constexpr uint32_t CKSTR_Msk = CKSTR::mask;

/// Synchronization enable
/// Position: 10, Width: 2
using SYNCEN = BitField<10, 2>;
constexpr uint32_t SYNCEN_Pos = 10;
constexpr uint32_t SYNCEN_Msk = SYNCEN::mask;

/// Mono mode
/// Position: 12, Width: 1
using MONO = BitField<12, 1>;
constexpr uint32_t MONO_Pos = 12;
constexpr uint32_t MONO_Msk = MONO::mask;

/// Output drive
/// Position: 13, Width: 1
using OUTDRIV = BitField<13, 1>;
constexpr uint32_t OUTDRIV_Pos = 13;
constexpr uint32_t OUTDRIV_Msk = OUTDRIV::mask;

/// Audio block enable
/// Position: 16, Width: 1
using SAIAEN = BitField<16, 1>;
constexpr uint32_t SAIAEN_Pos = 16;
constexpr uint32_t SAIAEN_Msk = SAIAEN::mask;

/// DMA enable
/// Position: 17, Width: 1
using DMAEN = BitField<17, 1>;
constexpr uint32_t DMAEN_Pos = 17;
constexpr uint32_t DMAEN_Msk = DMAEN::mask;

/// No divider
/// Position: 19, Width: 1
using NODIV = BitField<19, 1>;
constexpr uint32_t NODIV_Pos = 19;
constexpr uint32_t NODIV_Msk = NODIV::mask;

/// Master clock divider
/// Position: 20, Width: 4
using MCKDIV = BitField<20, 4>;
constexpr uint32_t MCKDIV_Pos = 20;
constexpr uint32_t MCKDIV_Msk = MCKDIV::mask;

}  // namespace sai_acr1

/// SAI_ACR2 - SAI AConfiguration register 2
namespace sai_acr2 {
/// FIFO threshold
/// Position: 0, Width: 3
using FTH = BitField<0, 3>;
constexpr uint32_t FTH_Pos = 0;
constexpr uint32_t FTH_Msk = FTH::mask;

/// FIFO flush
/// Position: 3, Width: 1
using FFLUSH = BitField<3, 1>;
constexpr uint32_t FFLUSH_Pos = 3;
constexpr uint32_t FFLUSH_Msk = FFLUSH::mask;

/// Tristate management on data line
/// Position: 4, Width: 1
using TRIS = BitField<4, 1>;
constexpr uint32_t TRIS_Pos = 4;
constexpr uint32_t TRIS_Msk = TRIS::mask;

/// Mute
/// Position: 5, Width: 1
using MUTE = BitField<5, 1>;
constexpr uint32_t MUTE_Pos = 5;
constexpr uint32_t MUTE_Msk = MUTE::mask;

/// Mute value
/// Position: 6, Width: 1
using MUTEVAL = BitField<6, 1>;
constexpr uint32_t MUTEVAL_Pos = 6;
constexpr uint32_t MUTEVAL_Msk = MUTEVAL::mask;

/// Mute counter
/// Position: 7, Width: 6
using MUTECNT = BitField<7, 6>;
constexpr uint32_t MUTECNT_Pos = 7;
constexpr uint32_t MUTECNT_Msk = MUTECNT::mask;

/// Complement bit
/// Position: 13, Width: 1
using CPL = BitField<13, 1>;
constexpr uint32_t CPL_Pos = 13;
constexpr uint32_t CPL_Msk = CPL::mask;

/// Companding mode
/// Position: 14, Width: 2
using COMP = BitField<14, 2>;
constexpr uint32_t COMP_Pos = 14;
constexpr uint32_t COMP_Msk = COMP::mask;

}  // namespace sai_acr2

/// SAI_AFRCR - SAI AFrame configuration register
namespace sai_afrcr {
/// Frame length
/// Position: 0, Width: 8
/// Access: read-write
using FRL = BitField<0, 8>;
constexpr uint32_t FRL_Pos = 0;
constexpr uint32_t FRL_Msk = FRL::mask;

/// Frame synchronization active level length
/// Position: 8, Width: 7
/// Access: read-write
using FSALL = BitField<8, 7>;
constexpr uint32_t FSALL_Pos = 8;
constexpr uint32_t FSALL_Msk = FSALL::mask;

/// Frame synchronization definition
/// Position: 16, Width: 1
/// Access: read-only
using FSDEF = BitField<16, 1>;
constexpr uint32_t FSDEF_Pos = 16;
constexpr uint32_t FSDEF_Msk = FSDEF::mask;

/// Frame synchronization polarity
/// Position: 17, Width: 1
/// Access: read-write
using FSPOL = BitField<17, 1>;
constexpr uint32_t FSPOL_Pos = 17;
constexpr uint32_t FSPOL_Msk = FSPOL::mask;

/// Frame synchronization offset
/// Position: 18, Width: 1
/// Access: read-write
using FSOFF = BitField<18, 1>;
constexpr uint32_t FSOFF_Pos = 18;
constexpr uint32_t FSOFF_Msk = FSOFF::mask;

}  // namespace sai_afrcr

/// SAI_ASLOTR - SAI ASlot register
namespace sai_aslotr {
/// First bit offset
/// Position: 0, Width: 5
using FBOFF = BitField<0, 5>;
constexpr uint32_t FBOFF_Pos = 0;
constexpr uint32_t FBOFF_Msk = FBOFF::mask;

/// Slot size
/// Position: 6, Width: 2
using SLOTSZ = BitField<6, 2>;
constexpr uint32_t SLOTSZ_Pos = 6;
constexpr uint32_t SLOTSZ_Msk = SLOTSZ::mask;

/// Number of slots in an audio frame
/// Position: 8, Width: 4
using NBSLOT = BitField<8, 4>;
constexpr uint32_t NBSLOT_Pos = 8;
constexpr uint32_t NBSLOT_Msk = NBSLOT::mask;

/// Slot enable
/// Position: 16, Width: 16
using SLOTEN = BitField<16, 16>;
constexpr uint32_t SLOTEN_Pos = 16;
constexpr uint32_t SLOTEN_Msk = SLOTEN::mask;

}  // namespace sai_aslotr

/// SAI_AIM - SAI AInterrupt mask register2
namespace sai_aim {
/// Overrun/underrun interrupt enable
/// Position: 0, Width: 1
using OVRUDRIE = BitField<0, 1>;
constexpr uint32_t OVRUDRIE_Pos = 0;
constexpr uint32_t OVRUDRIE_Msk = OVRUDRIE::mask;

/// Mute detection interrupt enable
/// Position: 1, Width: 1
using MUTEDETIE = BitField<1, 1>;
constexpr uint32_t MUTEDETIE_Pos = 1;
constexpr uint32_t MUTEDETIE_Msk = MUTEDETIE::mask;

/// Wrong clock configuration interrupt enable
/// Position: 2, Width: 1
using WCKCFGIE = BitField<2, 1>;
constexpr uint32_t WCKCFGIE_Pos = 2;
constexpr uint32_t WCKCFGIE_Msk = WCKCFGIE::mask;

/// FIFO request interrupt enable
/// Position: 3, Width: 1
using FREQIE = BitField<3, 1>;
constexpr uint32_t FREQIE_Pos = 3;
constexpr uint32_t FREQIE_Msk = FREQIE::mask;

/// Codec not ready interrupt enable
/// Position: 4, Width: 1
using CNRDYIE = BitField<4, 1>;
constexpr uint32_t CNRDYIE_Pos = 4;
constexpr uint32_t CNRDYIE_Msk = CNRDYIE::mask;

/// Anticipated frame synchronization detection interrupt enable
/// Position: 5, Width: 1
using AFSDETIE = BitField<5, 1>;
constexpr uint32_t AFSDETIE_Pos = 5;
constexpr uint32_t AFSDETIE_Msk = AFSDETIE::mask;

/// Late frame synchronization detection interrupt enable
/// Position: 6, Width: 1
using LFSDETIE = BitField<6, 1>;
constexpr uint32_t LFSDETIE_Pos = 6;
constexpr uint32_t LFSDETIE_Msk = LFSDETIE::mask;

}  // namespace sai_aim

/// SAI_ASR - SAI AStatus register
namespace sai_asr {
/// Overrun / underrun
/// Position: 0, Width: 1
using OVRUDR = BitField<0, 1>;
constexpr uint32_t OVRUDR_Pos = 0;
constexpr uint32_t OVRUDR_Msk = OVRUDR::mask;

/// Mute detection
/// Position: 1, Width: 1
using MUTEDET = BitField<1, 1>;
constexpr uint32_t MUTEDET_Pos = 1;
constexpr uint32_t MUTEDET_Msk = MUTEDET::mask;

/// Wrong clock configuration flag
/// Position: 2, Width: 1
using WCKCFG = BitField<2, 1>;
constexpr uint32_t WCKCFG_Pos = 2;
constexpr uint32_t WCKCFG_Msk = WCKCFG::mask;

/// FIFO request
/// Position: 3, Width: 1
using FREQ = BitField<3, 1>;
constexpr uint32_t FREQ_Pos = 3;
constexpr uint32_t FREQ_Msk = FREQ::mask;

/// Codec not ready
/// Position: 4, Width: 1
using CNRDY = BitField<4, 1>;
constexpr uint32_t CNRDY_Pos = 4;
constexpr uint32_t CNRDY_Msk = CNRDY::mask;

/// Anticipated frame synchronization detection
/// Position: 5, Width: 1
using AFSDET = BitField<5, 1>;
constexpr uint32_t AFSDET_Pos = 5;
constexpr uint32_t AFSDET_Msk = AFSDET::mask;

/// Late frame synchronization detection
/// Position: 6, Width: 1
using LFSDET = BitField<6, 1>;
constexpr uint32_t LFSDET_Pos = 6;
constexpr uint32_t LFSDET_Msk = LFSDET::mask;

/// FIFO level threshold
/// Position: 16, Width: 3
using FLTH = BitField<16, 3>;
constexpr uint32_t FLTH_Pos = 16;
constexpr uint32_t FLTH_Msk = FLTH::mask;

}  // namespace sai_asr

/// SAI_ACLRFR - SAI AClear flag register
namespace sai_aclrfr {
/// Clear overrun / underrun
/// Position: 0, Width: 1
using COVRUDR = BitField<0, 1>;
constexpr uint32_t COVRUDR_Pos = 0;
constexpr uint32_t COVRUDR_Msk = COVRUDR::mask;

/// Mute detection flag
/// Position: 1, Width: 1
using CMUTEDET = BitField<1, 1>;
constexpr uint32_t CMUTEDET_Pos = 1;
constexpr uint32_t CMUTEDET_Msk = CMUTEDET::mask;

/// Clear wrong clock configuration flag
/// Position: 2, Width: 1
using CWCKCFG = BitField<2, 1>;
constexpr uint32_t CWCKCFG_Pos = 2;
constexpr uint32_t CWCKCFG_Msk = CWCKCFG::mask;

/// Clear codec not ready flag
/// Position: 4, Width: 1
using CCNRDY = BitField<4, 1>;
constexpr uint32_t CCNRDY_Pos = 4;
constexpr uint32_t CCNRDY_Msk = CCNRDY::mask;

/// Clear anticipated frame synchronization detection flag
/// Position: 5, Width: 1
using CAFSDET = BitField<5, 1>;
constexpr uint32_t CAFSDET_Pos = 5;
constexpr uint32_t CAFSDET_Msk = CAFSDET::mask;

/// Clear late frame synchronization detection flag
/// Position: 6, Width: 1
using CLFSDET = BitField<6, 1>;
constexpr uint32_t CLFSDET_Pos = 6;
constexpr uint32_t CLFSDET_Msk = CLFSDET::mask;

}  // namespace sai_aclrfr

/// SAI_ADR - SAI AData register
namespace sai_adr {
/// Data
/// Position: 0, Width: 32
using DATA = BitField<0, 32>;
constexpr uint32_t DATA_Pos = 0;
constexpr uint32_t DATA_Msk = DATA::mask;

}  // namespace sai_adr

/// SAI_BCR1 - SAI BConfiguration register 1
namespace sai_bcr1 {
/// Audio block mode
/// Position: 0, Width: 2
using MODE = BitField<0, 2>;
constexpr uint32_t MODE_Pos = 0;
constexpr uint32_t MODE_Msk = MODE::mask;

/// Protocol configuration
/// Position: 2, Width: 2
using PRTCFG = BitField<2, 2>;
constexpr uint32_t PRTCFG_Pos = 2;
constexpr uint32_t PRTCFG_Msk = PRTCFG::mask;

/// Data size
/// Position: 5, Width: 3
using DS = BitField<5, 3>;
constexpr uint32_t DS_Pos = 5;
constexpr uint32_t DS_Msk = DS::mask;

/// Least significant bit first
/// Position: 8, Width: 1
using LSBFIRST = BitField<8, 1>;
constexpr uint32_t LSBFIRST_Pos = 8;
constexpr uint32_t LSBFIRST_Msk = LSBFIRST::mask;

/// Clock strobing edge
/// Position: 9, Width: 1
using CKSTR = BitField<9, 1>;
constexpr uint32_t CKSTR_Pos = 9;
constexpr uint32_t CKSTR_Msk = CKSTR::mask;

/// Synchronization enable
/// Position: 10, Width: 2
using SYNCEN = BitField<10, 2>;
constexpr uint32_t SYNCEN_Pos = 10;
constexpr uint32_t SYNCEN_Msk = SYNCEN::mask;

/// Mono mode
/// Position: 12, Width: 1
using MONO = BitField<12, 1>;
constexpr uint32_t MONO_Pos = 12;
constexpr uint32_t MONO_Msk = MONO::mask;

/// Output drive
/// Position: 13, Width: 1
using OUTDRIV = BitField<13, 1>;
constexpr uint32_t OUTDRIV_Pos = 13;
constexpr uint32_t OUTDRIV_Msk = OUTDRIV::mask;

/// Audio block enable
/// Position: 16, Width: 1
using SAIBEN = BitField<16, 1>;
constexpr uint32_t SAIBEN_Pos = 16;
constexpr uint32_t SAIBEN_Msk = SAIBEN::mask;

/// DMA enable
/// Position: 17, Width: 1
using DMAEN = BitField<17, 1>;
constexpr uint32_t DMAEN_Pos = 17;
constexpr uint32_t DMAEN_Msk = DMAEN::mask;

/// No divider
/// Position: 19, Width: 1
using NODIV = BitField<19, 1>;
constexpr uint32_t NODIV_Pos = 19;
constexpr uint32_t NODIV_Msk = NODIV::mask;

/// Master clock divider
/// Position: 20, Width: 4
using MCKDIV = BitField<20, 4>;
constexpr uint32_t MCKDIV_Pos = 20;
constexpr uint32_t MCKDIV_Msk = MCKDIV::mask;

}  // namespace sai_bcr1

/// SAI_BCR2 - SAI BConfiguration register 2
namespace sai_bcr2 {
/// FIFO threshold
/// Position: 0, Width: 3
using FTH = BitField<0, 3>;
constexpr uint32_t FTH_Pos = 0;
constexpr uint32_t FTH_Msk = FTH::mask;

/// FIFO flush
/// Position: 3, Width: 1
using FFLUSH = BitField<3, 1>;
constexpr uint32_t FFLUSH_Pos = 3;
constexpr uint32_t FFLUSH_Msk = FFLUSH::mask;

/// Tristate management on data line
/// Position: 4, Width: 1
using TRIS = BitField<4, 1>;
constexpr uint32_t TRIS_Pos = 4;
constexpr uint32_t TRIS_Msk = TRIS::mask;

/// Mute
/// Position: 5, Width: 1
using MUTE = BitField<5, 1>;
constexpr uint32_t MUTE_Pos = 5;
constexpr uint32_t MUTE_Msk = MUTE::mask;

/// Mute value
/// Position: 6, Width: 1
using MUTEVAL = BitField<6, 1>;
constexpr uint32_t MUTEVAL_Pos = 6;
constexpr uint32_t MUTEVAL_Msk = MUTEVAL::mask;

/// Mute counter
/// Position: 7, Width: 6
using MUTECNT = BitField<7, 6>;
constexpr uint32_t MUTECNT_Pos = 7;
constexpr uint32_t MUTECNT_Msk = MUTECNT::mask;

/// Complement bit
/// Position: 13, Width: 1
using CPL = BitField<13, 1>;
constexpr uint32_t CPL_Pos = 13;
constexpr uint32_t CPL_Msk = CPL::mask;

/// Companding mode
/// Position: 14, Width: 2
using COMP = BitField<14, 2>;
constexpr uint32_t COMP_Pos = 14;
constexpr uint32_t COMP_Msk = COMP::mask;

}  // namespace sai_bcr2

/// SAI_BFRCR - SAI BFrame configuration register
namespace sai_bfrcr {
/// Frame length
/// Position: 0, Width: 8
/// Access: read-write
using FRL = BitField<0, 8>;
constexpr uint32_t FRL_Pos = 0;
constexpr uint32_t FRL_Msk = FRL::mask;

/// Frame synchronization active level length
/// Position: 8, Width: 7
/// Access: read-write
using FSALL = BitField<8, 7>;
constexpr uint32_t FSALL_Pos = 8;
constexpr uint32_t FSALL_Msk = FSALL::mask;

/// Frame synchronization definition
/// Position: 16, Width: 1
/// Access: read-only
using FSDEF = BitField<16, 1>;
constexpr uint32_t FSDEF_Pos = 16;
constexpr uint32_t FSDEF_Msk = FSDEF::mask;

/// Frame synchronization polarity
/// Position: 17, Width: 1
/// Access: read-write
using FSPOL = BitField<17, 1>;
constexpr uint32_t FSPOL_Pos = 17;
constexpr uint32_t FSPOL_Msk = FSPOL::mask;

/// Frame synchronization offset
/// Position: 18, Width: 1
/// Access: read-write
using FSOFF = BitField<18, 1>;
constexpr uint32_t FSOFF_Pos = 18;
constexpr uint32_t FSOFF_Msk = FSOFF::mask;

}  // namespace sai_bfrcr

/// SAI_BSLOTR - SAI BSlot register
namespace sai_bslotr {
/// First bit offset
/// Position: 0, Width: 5
using FBOFF = BitField<0, 5>;
constexpr uint32_t FBOFF_Pos = 0;
constexpr uint32_t FBOFF_Msk = FBOFF::mask;

/// Slot size
/// Position: 6, Width: 2
using SLOTSZ = BitField<6, 2>;
constexpr uint32_t SLOTSZ_Pos = 6;
constexpr uint32_t SLOTSZ_Msk = SLOTSZ::mask;

/// Number of slots in an audio frame
/// Position: 8, Width: 4
using NBSLOT = BitField<8, 4>;
constexpr uint32_t NBSLOT_Pos = 8;
constexpr uint32_t NBSLOT_Msk = NBSLOT::mask;

/// Slot enable
/// Position: 16, Width: 16
using SLOTEN = BitField<16, 16>;
constexpr uint32_t SLOTEN_Pos = 16;
constexpr uint32_t SLOTEN_Msk = SLOTEN::mask;

}  // namespace sai_bslotr

/// SAI_BIM - SAI BInterrupt mask register2
namespace sai_bim {
/// Overrun/underrun interrupt enable
/// Position: 0, Width: 1
using OVRUDRIE = BitField<0, 1>;
constexpr uint32_t OVRUDRIE_Pos = 0;
constexpr uint32_t OVRUDRIE_Msk = OVRUDRIE::mask;

/// Mute detection interrupt enable
/// Position: 1, Width: 1
using MUTEDETIE = BitField<1, 1>;
constexpr uint32_t MUTEDETIE_Pos = 1;
constexpr uint32_t MUTEDETIE_Msk = MUTEDETIE::mask;

/// Wrong clock configuration interrupt enable
/// Position: 2, Width: 1
using WCKCFGIE = BitField<2, 1>;
constexpr uint32_t WCKCFGIE_Pos = 2;
constexpr uint32_t WCKCFGIE_Msk = WCKCFGIE::mask;

/// FIFO request interrupt enable
/// Position: 3, Width: 1
using FREQIE = BitField<3, 1>;
constexpr uint32_t FREQIE_Pos = 3;
constexpr uint32_t FREQIE_Msk = FREQIE::mask;

/// Codec not ready interrupt enable
/// Position: 4, Width: 1
using CNRDYIE = BitField<4, 1>;
constexpr uint32_t CNRDYIE_Pos = 4;
constexpr uint32_t CNRDYIE_Msk = CNRDYIE::mask;

/// Anticipated frame synchronization detection interrupt enable
/// Position: 5, Width: 1
using AFSDETIE = BitField<5, 1>;
constexpr uint32_t AFSDETIE_Pos = 5;
constexpr uint32_t AFSDETIE_Msk = AFSDETIE::mask;

/// Late frame synchronization detection interrupt enable
/// Position: 6, Width: 1
using LFSDETIE = BitField<6, 1>;
constexpr uint32_t LFSDETIE_Pos = 6;
constexpr uint32_t LFSDETIE_Msk = LFSDETIE::mask;

}  // namespace sai_bim

/// SAI_BSR - SAI BStatus register
namespace sai_bsr {
/// Overrun / underrun
/// Position: 0, Width: 1
using OVRUDR = BitField<0, 1>;
constexpr uint32_t OVRUDR_Pos = 0;
constexpr uint32_t OVRUDR_Msk = OVRUDR::mask;

/// Mute detection
/// Position: 1, Width: 1
using MUTEDET = BitField<1, 1>;
constexpr uint32_t MUTEDET_Pos = 1;
constexpr uint32_t MUTEDET_Msk = MUTEDET::mask;

/// Wrong clock configuration flag
/// Position: 2, Width: 1
using WCKCFG = BitField<2, 1>;
constexpr uint32_t WCKCFG_Pos = 2;
constexpr uint32_t WCKCFG_Msk = WCKCFG::mask;

/// FIFO request
/// Position: 3, Width: 1
using FREQ = BitField<3, 1>;
constexpr uint32_t FREQ_Pos = 3;
constexpr uint32_t FREQ_Msk = FREQ::mask;

/// Codec not ready
/// Position: 4, Width: 1
using CNRDY = BitField<4, 1>;
constexpr uint32_t CNRDY_Pos = 4;
constexpr uint32_t CNRDY_Msk = CNRDY::mask;

/// Anticipated frame synchronization detection
/// Position: 5, Width: 1
using AFSDET = BitField<5, 1>;
constexpr uint32_t AFSDET_Pos = 5;
constexpr uint32_t AFSDET_Msk = AFSDET::mask;

/// Late frame synchronization detection
/// Position: 6, Width: 1
using LFSDET = BitField<6, 1>;
constexpr uint32_t LFSDET_Pos = 6;
constexpr uint32_t LFSDET_Msk = LFSDET::mask;

/// FIFO level threshold
/// Position: 16, Width: 3
using FLTH = BitField<16, 3>;
constexpr uint32_t FLTH_Pos = 16;
constexpr uint32_t FLTH_Msk = FLTH::mask;

}  // namespace sai_bsr

/// SAI_BCLRFR - SAI BClear flag register
namespace sai_bclrfr {
/// Clear overrun / underrun
/// Position: 0, Width: 1
using COVRUDR = BitField<0, 1>;
constexpr uint32_t COVRUDR_Pos = 0;
constexpr uint32_t COVRUDR_Msk = COVRUDR::mask;

/// Mute detection flag
/// Position: 1, Width: 1
using CMUTEDET = BitField<1, 1>;
constexpr uint32_t CMUTEDET_Pos = 1;
constexpr uint32_t CMUTEDET_Msk = CMUTEDET::mask;

/// Clear wrong clock configuration flag
/// Position: 2, Width: 1
using CWCKCFG = BitField<2, 1>;
constexpr uint32_t CWCKCFG_Pos = 2;
constexpr uint32_t CWCKCFG_Msk = CWCKCFG::mask;

/// Clear codec not ready flag
/// Position: 4, Width: 1
using CCNRDY = BitField<4, 1>;
constexpr uint32_t CCNRDY_Pos = 4;
constexpr uint32_t CCNRDY_Msk = CCNRDY::mask;

/// Clear anticipated frame synchronization detection flag
/// Position: 5, Width: 1
using CAFSDET = BitField<5, 1>;
constexpr uint32_t CAFSDET_Pos = 5;
constexpr uint32_t CAFSDET_Msk = CAFSDET::mask;

/// Clear late frame synchronization detection flag
/// Position: 6, Width: 1
using CLFSDET = BitField<6, 1>;
constexpr uint32_t CLFSDET_Pos = 6;
constexpr uint32_t CLFSDET_Msk = CLFSDET::mask;

}  // namespace sai_bclrfr

/// SAI_BDR - SAI BData register
namespace sai_bdr {
/// Data
/// Position: 0, Width: 32
using DATA = BitField<0, 32>;
constexpr uint32_t DATA_Pos = 0;
constexpr uint32_t DATA_Msk = DATA::mask;

}  // namespace sai_bdr

}  // namespace alloy::hal::st::stm32f4::sai1
