// SV Test Driver Generated by SV Builder 2.9.6.

`timescale 1 ns / 1 ns

module test_bench;

   // ----------------------------------------------------------------
   // -- Signal Declarations
   // ----------------------------------------------------------------
   wire clk;
   wire rst;

   // ----------------------------------------------------------------
   // -- Clock
   // ----------------------------------------------------------------
   clock_bfm u_clock(
			.clk(clk),
			.rst(rst));

   // ----------------------------------------------------------------
   // -- Sync Inputs
   // ----------------------------------------------------------------
   // ----------------------------------------------------------------
   // -- DUT (Design Under Test)
   // ----------------------------------------------------------------
   serdes dut(
	//		.clk(clk),
	//		.rst(rst)

   //Removed connection by Xiaoqiang Shao, use my own clock and reset
);
endmodule

