Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: stopwatch.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "stopwatch.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "stopwatch"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : stopwatch
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\152\Desktop\aaCoolM152A\Lab3\ISE Files\Lab3\stopwatch.v" into library work
Parsing module <stopwatch>.
Parsing module <clock>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "C:\Users\152\Desktop\aaCoolM152A\Lab3\ISE Files\Lab3\stopwatch.v" Line 41: Port rstButton is not connected to this instance

Elaborating module <stopwatch>.

Elaborating module <clock>.
WARNING:HDLCompiler:552 - "C:\Users\152\Desktop\aaCoolM152A\Lab3\ISE Files\Lab3\stopwatch.v" Line 41: Input port rstButton is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <stopwatch>.
    Related source file is "C:\Users\152\Desktop\aaCoolM152A\Lab3\ISE Files\Lab3\stopwatch.v".
WARNING:Xst:2898 - Port 'rstButton', unconnected in block instance 'ck', is tied to GND.
    Found 32-bit register for signal <mins>.
    Found 32-bit register for signal <secs>.
    Found 32-bit register for signal <hz>.
    Found 8-bit register for signal <ones_secs_seg>.
    Found 8-bit register for signal <tens_secs_seg>.
    Found 8-bit register for signal <ones_mins_seg>.
    Found 8-bit register for signal <tens_mins_seg>.
    Found 32-bit register for signal <adj_pause>.
    Found 8-bit register for signal <seg>.
    Found 32-bit register for signal <rst_trigger>.
    Found 32-bit register for signal <flashCounter>.
    Found 4-bit register for signal <an>.
    Found 32-bit register for signal <seg_num>.
    Found 32-bit register for signal <rst_ack>.
    Found finite state machine <FSM_0> for signal <rst_ack>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 3                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | hz2 (rising_edge)                              |
    | Reset              | _n0375 (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000000000000000000000000000               |
    | Power Up State     | 00000000000000000000000000000000               |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <secs[31]_GND_1_o_sub_34_OUT> created at line 115.
    Found 32-bit subtractor for signal <mins[31]_GND_1_o_sub_36_OUT> created at line 119.
    Found 32-bit subtractor for signal <seg_num[31]_unary_minus_190_OUT> created at line 229.
    Found 32-bit subtractor for signal <GND_1_o_unary_minus_192_OUT> created at line 229.
    Found 32-bit adder for signal <mins[31]_GND_1_o_add_23_OUT> created at line 100.
    Found 32-bit adder for signal <secs[31]_GND_1_o_add_31_OUT> created at line 111.
    Found 32-bit adder for signal <mins[31]_GND_1_o_add_60_OUT> created at line 134.
    Found 32-bit adder for signal <flashCounter[31]_GND_1_o_add_161_OUT> created at line 204.
    Found 32-bit adder for signal <seg_num[31]_GND_1_o_add_188_OUT> created at line 229.
    Found 16x8-bit Read Only RAM for signal <_n0357>
    Found 16x8-bit Read Only RAM for signal <_n0360>
    Found 16x8-bit Read Only RAM for signal <_n0363>
    Found 16x8-bit Read Only RAM for signal <_n0366>
    Found 32-bit comparator greater for signal <GND_1_o_flashCounter[31]_LessThan_178_o> created at line 223
    Summary:
	inferred   4 RAM(s).
	inferred   9 Adder/Subtractor(s).
	inferred 300 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  37 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <stopwatch> synthesized.

Synthesizing Unit <clock>.
    Related source file is "C:\Users\152\Desktop\aaCoolM152A\Lab3\ISE Files\Lab3\stopwatch.v".
    Found 1-bit register for signal <temp_hz2>.
    Found 32-bit register for signal <pause_count>.
    Found 32-bit register for signal <paused>.
    Found 1-bit register for signal <temp_hz_big>.
    Found 32-bit register for signal <counter2>.
    Found 32-bit register for signal <counter1>.
    Found 32-bit subtractor for signal <counter1[31]_GND_2_o_sub_14_OUT> created at line 282.
    Found 32-bit subtractor for signal <counter2[31]_GND_2_o_sub_16_OUT> created at line 283.
    Found 32-bit adder for signal <pause_count[31]_GND_2_o_add_5_OUT> created at line 270.
    Found 32-bit comparator greater for signal <GND_2_o_pause_count[31]_LessThan_5_o> created at line 269
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 130 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <clock> synthesized.

Synthesizing Unit <rem_32s_5s>.
    Related source file is "".
    Found 32-bit subtractor for signal <a[31]_unary_minus_1_OUT> created at line 0.
    Found 5-bit subtractor for signal <b[4]_unary_minus_3_OUT> created at line 0.
    Found 37-bit adder for signal <n2432> created at line 0.
    Found 37-bit adder for signal <GND_3_o_b[4]_add_5_OUT> created at line 0.
    Found 36-bit adder for signal <n2436> created at line 0.
    Found 36-bit adder for signal <GND_3_o_b[4]_add_7_OUT> created at line 0.
    Found 35-bit adder for signal <n2440> created at line 0.
    Found 35-bit adder for signal <GND_3_o_b[4]_add_9_OUT> created at line 0.
    Found 34-bit adder for signal <n2444> created at line 0.
    Found 34-bit adder for signal <GND_3_o_b[4]_add_11_OUT> created at line 0.
    Found 33-bit adder for signal <n2448> created at line 0.
    Found 33-bit adder for signal <GND_3_o_b[4]_add_13_OUT> created at line 0.
    Found 32-bit adder for signal <n2452> created at line 0.
    Found 32-bit adder for signal <a[31]_b[4]_add_15_OUT> created at line 0.
    Found 32-bit adder for signal <n2456> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_3_o_add_17_OUT> created at line 0.
    Found 32-bit adder for signal <n2460> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_3_o_add_19_OUT> created at line 0.
    Found 32-bit adder for signal <n2464> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_3_o_add_21_OUT> created at line 0.
    Found 32-bit adder for signal <n2468> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_3_o_add_23_OUT> created at line 0.
    Found 32-bit adder for signal <n2472> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_3_o_add_25_OUT> created at line 0.
    Found 32-bit adder for signal <n2476> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_3_o_add_27_OUT> created at line 0.
    Found 32-bit adder for signal <n2480> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_3_o_add_29_OUT> created at line 0.
    Found 32-bit adder for signal <n2484> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_3_o_add_31_OUT> created at line 0.
    Found 32-bit adder for signal <n2488> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_3_o_add_33_OUT> created at line 0.
    Found 32-bit adder for signal <n2492> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_3_o_add_35_OUT> created at line 0.
    Found 32-bit adder for signal <n2496> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_3_o_add_37_OUT> created at line 0.
    Found 32-bit adder for signal <n2500> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_3_o_add_39_OUT> created at line 0.
    Found 32-bit adder for signal <n2504> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_3_o_add_41_OUT> created at line 0.
    Found 32-bit adder for signal <n2508> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_3_o_add_43_OUT> created at line 0.
    Found 32-bit adder for signal <n2512> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_3_o_add_45_OUT> created at line 0.
    Found 32-bit adder for signal <n2516> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_3_o_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <n2520> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_3_o_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <n2524> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_3_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <n2528> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_3_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <n2532> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_3_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <n2536> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_3_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <n2540> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_3_o_add_59_OUT> created at line 0.
    Found 32-bit adder for signal <n2544> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_3_o_add_61_OUT> created at line 0.
    Found 32-bit adder for signal <n2548> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_3_o_add_63_OUT> created at line 0.
    Found 32-bit adder for signal <n2552> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_3_o_add_65_OUT> created at line 0.
    Found 32-bit adder for signal <n2556> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_3_o_add_67_OUT> created at line 0.
    Found 32-bit adder for signal <n2560> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_3_o_add_69_OUT> created at line 0.
    Found 5-bit adder for signal <GND_3_o_a[31]_add_70_OUT[4:0]> created at line 0.
    Found 37-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  69 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 1032 Multiplexer(s).
Unit <rem_32s_5s> synthesized.

Synthesizing Unit <div_32s_5s>.
    Related source file is "".
    Found 32-bit subtractor for signal <a[31]_unary_minus_1_OUT> created at line 0.
    Found 5-bit subtractor for signal <b[4]_unary_minus_3_OUT> created at line 0.
    Found 37-bit adder for signal <n2489> created at line 0.
    Found 37-bit adder for signal <GND_6_o_b[4]_add_5_OUT> created at line 0.
    Found 36-bit adder for signal <n2493> created at line 0.
    Found 36-bit adder for signal <GND_6_o_b[4]_add_7_OUT> created at line 0.
    Found 35-bit adder for signal <n2497> created at line 0.
    Found 35-bit adder for signal <GND_6_o_b[4]_add_9_OUT> created at line 0.
    Found 34-bit adder for signal <n2501> created at line 0.
    Found 34-bit adder for signal <GND_6_o_b[4]_add_11_OUT> created at line 0.
    Found 33-bit adder for signal <n2505> created at line 0.
    Found 33-bit adder for signal <GND_6_o_b[4]_add_13_OUT> created at line 0.
    Found 32-bit adder for signal <n2509> created at line 0.
    Found 32-bit adder for signal <a[31]_b[4]_add_15_OUT> created at line 0.
    Found 32-bit adder for signal <n2513> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_17_OUT> created at line 0.
    Found 32-bit adder for signal <n2517> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_19_OUT> created at line 0.
    Found 32-bit adder for signal <n2521> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_21_OUT> created at line 0.
    Found 32-bit adder for signal <n2525> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_23_OUT> created at line 0.
    Found 32-bit adder for signal <n2529> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_25_OUT> created at line 0.
    Found 32-bit adder for signal <n2533> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_27_OUT> created at line 0.
    Found 32-bit adder for signal <n2537> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_29_OUT> created at line 0.
    Found 32-bit adder for signal <n2541> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_31_OUT> created at line 0.
    Found 32-bit adder for signal <n2545> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_33_OUT> created at line 0.
    Found 32-bit adder for signal <n2549> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_35_OUT> created at line 0.
    Found 32-bit adder for signal <n2553> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_37_OUT> created at line 0.
    Found 32-bit adder for signal <n2557> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_39_OUT> created at line 0.
    Found 32-bit adder for signal <n2561> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_41_OUT> created at line 0.
    Found 32-bit adder for signal <n2565> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_43_OUT> created at line 0.
    Found 32-bit adder for signal <n2569> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_45_OUT> created at line 0.
    Found 32-bit adder for signal <n2573> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <n2577> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <n2581> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <n2585> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <n2589> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <n2593> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <n2597> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_59_OUT> created at line 0.
    Found 32-bit adder for signal <n2601> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_61_OUT> created at line 0.
    Found 32-bit adder for signal <n2605> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_63_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <n2609> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_65_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <n2613> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_6_o_add_67_OUT[31:0]> created at line 0.
    Found 33-bit adder for signal <GND_6_o_BUS_0001_add_70_OUT[32:0]> created at line 0.
    Found 37-bit comparator greater for signal <BUS_0001_INV_2287_o> created at line 0
    Found 36-bit comparator greater for signal <BUS_0002_INV_2286_o> created at line 0
    Found 35-bit comparator greater for signal <BUS_0003_INV_2285_o> created at line 0
    Found 34-bit comparator greater for signal <BUS_0004_INV_2284_o> created at line 0
    Found 33-bit comparator greater for signal <BUS_0005_INV_2283_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0006_INV_2282_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0007_INV_2281_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0008_INV_2280_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0009_INV_2279_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0010_INV_2278_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0011_INV_2277_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0012_INV_2276_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0013_INV_2275_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0014_INV_2274_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0015_INV_2273_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0016_INV_2272_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0017_INV_2271_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0018_INV_2270_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0019_INV_2269_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0020_INV_2268_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0021_INV_2267_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0022_INV_2266_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0023_INV_2265_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0024_INV_2264_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0025_INV_2263_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0026_INV_2262_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0027_INV_2261_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0028_INV_2260_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0029_INV_2259_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0030_INV_2258_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0031_INV_2257_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0032_INV_2256_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0033_INV_2255_o> created at line 0
    Summary:
	inferred  67 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 934 Multiplexer(s).
Unit <div_32s_5s> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x8-bit single-port Read Only RAM                    : 4
# Adders/Subtractors                                   : 422
 32-bit adder                                          : 338
 32-bit subtractor                                     : 12
 33-bit adder                                          : 14
 34-bit adder                                          : 12
 35-bit adder                                          : 12
 36-bit adder                                          : 12
 37-bit adder                                          : 12
 5-bit adder                                           : 4
 5-bit subtractor                                      : 6
# Registers                                            : 20
 1-bit register                                        : 2
 32-bit register                                       : 12
 4-bit register                                        : 1
 8-bit register                                        : 5
# Comparators                                          : 200
 32-bit comparator greater                             : 58
 32-bit comparator lessequal                           : 112
 33-bit comparator greater                             : 2
 33-bit comparator lessequal                           : 4
 34-bit comparator greater                             : 2
 34-bit comparator lessequal                           : 4
 35-bit comparator greater                             : 2
 35-bit comparator lessequal                           : 4
 36-bit comparator greater                             : 2
 36-bit comparator lessequal                           : 4
 37-bit comparator greater                             : 2
 37-bit comparator lessequal                           : 4
# Multiplexers                                         : 6036
 1-bit 2-to-1 multiplexer                              : 5972
 32-bit 2-to-1 multiplexer                             : 47
 33-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 10
 8-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <adj_pause_31> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adj_pause_30> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adj_pause_29> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adj_pause_28> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adj_pause_27> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adj_pause_26> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adj_pause_25> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adj_pause_24> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adj_pause_23> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adj_pause_22> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adj_pause_21> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adj_pause_20> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adj_pause_19> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adj_pause_18> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adj_pause_17> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adj_pause_16> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adj_pause_15> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adj_pause_14> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adj_pause_13> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adj_pause_12> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adj_pause_11> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adj_pause_10> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adj_pause_9> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adj_pause_8> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adj_pause_7> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adj_pause_6> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adj_pause_5> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adj_pause_4> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adj_pause_3> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adj_pause_2> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adj_pause_1> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <clock>.
The following registers are absorbed into counter <counter2>: 1 register on signal <counter2>.
The following registers are absorbed into counter <counter1>: 1 register on signal <counter1>.
The following registers are absorbed into counter <pause_count>: 1 register on signal <pause_count>.
Unit <clock> synthesized (advanced).

Synthesizing (advanced) Unit <stopwatch>.
INFO:Xst:3231 - The small RAM <Mram__n0366> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <mins[31]_GND_1_o_rem_68_OUT<3:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram__n0363> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <mins[31]_GND_1_o_rem_66_OUT<3:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram__n0360> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <secs[31]_GND_1_o_rem_65_OUT<3:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram__n0357> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <secs[31]_GND_1_o_rem_63_OUT<3:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <stopwatch> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x8-bit single-port distributed Read Only RAM        : 4
# Adders/Subtractors                                   : 225
 32-bit adder                                          : 5
 32-bit adder carry in                                 : 192
 32-bit subtractor                                     : 12
 33-bit adder                                          : 2
 5-bit adder                                           : 4
 5-bit adder carry in                                  : 4
 5-bit subtractor                                      : 6
# Counters                                             : 3
 32-bit down counter                                   : 2
 32-bit up counter                                     : 1
# Registers                                            : 334
 Flip-Flops                                            : 334
# Comparators                                          : 200
 32-bit comparator greater                             : 58
 32-bit comparator lessequal                           : 112
 33-bit comparator greater                             : 2
 33-bit comparator lessequal                           : 4
 34-bit comparator greater                             : 2
 34-bit comparator lessequal                           : 4
 35-bit comparator greater                             : 2
 35-bit comparator lessequal                           : 4
 36-bit comparator greater                             : 2
 36-bit comparator lessequal                           : 4
 37-bit comparator greater                             : 2
 37-bit comparator lessequal                           : 4
# Multiplexers                                         : 6036
 1-bit 2-to-1 multiplexer                              : 5972
 32-bit 2-to-1 multiplexer                             : 47
 33-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 10
 8-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <adj_pause_31> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adj_pause_30> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adj_pause_29> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adj_pause_28> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adj_pause_27> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adj_pause_26> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adj_pause_25> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adj_pause_24> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adj_pause_23> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adj_pause_22> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adj_pause_21> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adj_pause_20> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adj_pause_19> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adj_pause_18> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adj_pause_17> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adj_pause_16> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adj_pause_15> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adj_pause_14> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adj_pause_13> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adj_pause_12> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adj_pause_11> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adj_pause_10> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adj_pause_9> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adj_pause_8> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adj_pause_7> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adj_pause_6> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adj_pause_5> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adj_pause_4> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adj_pause_3> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adj_pause_2> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adj_pause_1> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <rst_ack[1:1]> with sequential encoding.
----------------------------------------------
 State                            | Encoding
----------------------------------------------
 00000000000000000000000000000000 | 0
 00000000000000000000000000000001 | 1
----------------------------------------------
WARNING:Xst:1710 - FF/Latch <ones_secs_seg_7> (without init value) has a constant value of 1 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tens_secs_seg_7> (without init value) has a constant value of 1 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ones_mins_seg_7> (without init value) has a constant value of 1 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tens_mins_seg_7> (without init value) has a constant value of 1 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <paused_31> has a constant value of 0 in block <clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <paused_30> has a constant value of 0 in block <clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <paused_29> has a constant value of 0 in block <clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <paused_28> has a constant value of 0 in block <clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <paused_27> has a constant value of 0 in block <clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <paused_26> has a constant value of 0 in block <clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <paused_25> has a constant value of 0 in block <clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <paused_24> has a constant value of 0 in block <clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <paused_23> has a constant value of 0 in block <clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <paused_22> has a constant value of 0 in block <clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <paused_21> has a constant value of 0 in block <clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <paused_20> has a constant value of 0 in block <clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <paused_19> has a constant value of 0 in block <clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <paused_18> has a constant value of 0 in block <clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <paused_17> has a constant value of 0 in block <clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <paused_16> has a constant value of 0 in block <clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <paused_15> has a constant value of 0 in block <clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <paused_14> has a constant value of 0 in block <clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <paused_13> has a constant value of 0 in block <clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <paused_12> has a constant value of 0 in block <clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <paused_11> has a constant value of 0 in block <clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <paused_10> has a constant value of 0 in block <clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <paused_9> has a constant value of 0 in block <clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <paused_8> has a constant value of 0 in block <clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <paused_7> has a constant value of 0 in block <clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <paused_6> has a constant value of 0 in block <clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <paused_5> has a constant value of 0 in block <clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <paused_4> has a constant value of 0 in block <clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <paused_3> has a constant value of 0 in block <clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <paused_2> has a constant value of 0 in block <clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <paused_1> has a constant value of 0 in block <clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <seg_7> (without init value) has a constant value of 1 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fsmfake0_31> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fsmfake0_30> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fsmfake0_29> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fsmfake0_28> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fsmfake0_27> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fsmfake0_26> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fsmfake0_25> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fsmfake0_24> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fsmfake0_23> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fsmfake0_22> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fsmfake0_21> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fsmfake0_20> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fsmfake0_19> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fsmfake0_18> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fsmfake0_17> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fsmfake0_16> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fsmfake0_15> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fsmfake0_14> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fsmfake0_13> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fsmfake0_12> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fsmfake0_11> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fsmfake0_10> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fsmfake0_9> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fsmfake0_8> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fsmfake0_7> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fsmfake0_6> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fsmfake0_5> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fsmfake0_4> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fsmfake0_3> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fsmfake0_2> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fsmfake0_1> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <seg_num_2> in Unit <stopwatch> is equivalent to the following 29 FFs/Latches, which will be removed : <seg_num_3> <seg_num_4> <seg_num_5> <seg_num_6> <seg_num_7> <seg_num_8> <seg_num_9> <seg_num_10> <seg_num_11> <seg_num_12> <seg_num_13> <seg_num_14> <seg_num_15> <seg_num_16> <seg_num_17> <seg_num_18> <seg_num_19> <seg_num_20> <seg_num_21> <seg_num_22> <seg_num_23> <seg_num_24> <seg_num_25> <seg_num_26> <seg_num_27> <seg_num_28> <seg_num_29> <seg_num_30> <seg_num_31> 

Optimizing unit <stopwatch> ...
WARNING:Xst:1293 - FF/Latch <hz_2> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hz_3> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hz_4> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hz_5> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hz_6> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hz_7> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hz_8> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hz_9> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hz_10> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hz_11> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hz_12> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hz_13> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hz_14> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hz_15> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hz_16> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hz_17> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hz_18> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hz_19> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hz_20> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hz_21> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hz_22> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hz_23> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hz_24> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hz_25> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hz_26> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hz_27> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hz_28> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hz_29> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hz_30> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hz_31> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_trigger_1> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_trigger_2> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_trigger_3> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_trigger_4> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_trigger_5> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_trigger_6> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_trigger_7> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_trigger_8> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_trigger_9> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_trigger_10> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_trigger_11> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_trigger_12> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_trigger_13> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_trigger_14> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_trigger_15> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_trigger_16> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_trigger_17> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_trigger_18> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_trigger_19> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_trigger_20> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_trigger_21> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_trigger_22> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_trigger_23> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_trigger_24> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_trigger_25> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_trigger_26> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_trigger_27> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_trigger_28> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_trigger_29> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_trigger_30> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_trigger_31> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hz_2> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hz_3> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hz_4> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hz_5> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hz_6> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hz_7> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hz_8> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hz_9> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hz_10> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hz_11> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hz_12> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hz_13> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hz_14> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hz_15> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hz_16> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hz_17> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hz_18> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hz_19> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hz_20> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hz_21> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hz_22> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hz_23> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hz_24> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hz_25> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hz_26> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hz_27> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hz_28> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hz_29> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hz_30> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hz_31> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_trigger_1> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_trigger_2> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_trigger_3> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_trigger_4> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_trigger_5> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_trigger_6> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_trigger_7> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_trigger_8> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_trigger_9> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_trigger_10> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_trigger_11> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_trigger_12> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_trigger_13> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_trigger_14> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_trigger_15> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_trigger_16> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_trigger_17> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_trigger_18> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_trigger_19> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_trigger_20> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_trigger_21> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_trigger_22> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_trigger_23> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_trigger_24> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_trigger_25> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_trigger_26> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_trigger_27> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_trigger_28> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_trigger_29> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_trigger_30> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rst_trigger_31> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <clock> ...
WARNING:Xst:1293 - FF/Latch <seg_num_2> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <flashCounter_31> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <flashCounter_30> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <flashCounter_29> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <flashCounter_28> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <flashCounter_27> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <flashCounter_26> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <flashCounter_25> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <flashCounter_24> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <flashCounter_23> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <flashCounter_22> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <flashCounter_21> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <flashCounter_8> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <flashCounter_9> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <flashCounter_10> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <flashCounter_11> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <flashCounter_12> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <flashCounter_13> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <flashCounter_14> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <flashCounter_15> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <flashCounter_16> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <flashCounter_17> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <flashCounter_18> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <flashCounter_19> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <flashCounter_20> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ck/counter1_27> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ck/counter2_31> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ck/counter2_30> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ck/counter2_29> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ck/counter2_28> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ck/counter2_27> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ck/counter2_26> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ck/counter2_25> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ck/counter2_24> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ck/counter2_22> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ck/counter2_21> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ck/counter2_23> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ck/counter2_20> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ck/counter2_19> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ck/counter2_18> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ck/counter1_26> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ck/counter1_28> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ck/counter1_29> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ck/counter1_30> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ck/counter1_31> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ck/pause_count_22> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ck/pause_count_23> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ck/pause_count_24> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ck/pause_count_25> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ck/pause_count_26> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ck/pause_count_27> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ck/pause_count_28> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ck/pause_count_29> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ck/pause_count_30> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ck/pause_count_31> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <fsmfake0_0> in Unit <stopwatch> is equivalent to the following FF/Latch, which will be removed : <rst_ack_FSM_FFd1> 
INFO:Xst:2261 - The FF/Latch <flashCounter_0> in Unit <stopwatch> is equivalent to the following FF/Latch, which will be removed : <seg_num_0> 
INFO:Xst:2261 - The FF/Latch <flashCounter_1> in Unit <stopwatch> is equivalent to the following FF/Latch, which will be removed : <seg_num_1> 
INFO:Xst:3203 - The FF/Latch <hz_0> in Unit <stopwatch> is the opposite to the following FF/Latch, which will be removed : <hz_1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block stopwatch, actual ratio is 93.
FlipFlop fsmfake0_0 has been replicated 4 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 188
 Flip-Flops                                            : 188

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : stopwatch.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 14906
#      GND                         : 1
#      INV                         : 109
#      LUT1                        : 35
#      LUT2                        : 91
#      LUT3                        : 1729
#      LUT4                        : 186
#      LUT5                        : 4020
#      LUT6                        : 1720
#      MUXCY                       : 3598
#      MUXF7                       : 15
#      VCC                         : 1
#      XORCY                       : 3401
# FlipFlops/Latches                : 188
#      FD                          : 76
#      FDR                         : 56
#      FDRE                        : 23
#      FDS                         : 30
#      FDSE                        : 3
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 17
#      IBUF                        : 5
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             188  out of  18224     1%  
 Number of Slice LUTs:                 7890  out of   9112    86%  
    Number used as Logic:              7890  out of   9112    86%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   7965
   Number with an unused Flip Flop:    7777  out of   7965    97%  
   Number with an unused LUT:            75  out of   7965     0%  
   Number of fully used LUT-FF pairs:   113  out of   7965     1%  
   Number of unique control sets:        15

IO Utilization: 
 Number of IOs:                          18
 Number of bonded IOBs:                  18  out of    232     7%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
ck/temp_hz_big                     | BUFG                   | 21    |
ck/temp_hz2                        | BUFG                   | 98    |
clk                                | BUFGP                  | 69    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 197.939ns (Maximum Frequency: 5.052MHz)
   Minimum input arrival time before clock: 197.289ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'ck/temp_hz2'
  Clock period: 197.939ns (frequency: 5.052MHz)
  Total number of paths / destination ports: 74233981520473696000000000000000000000000000000000000000000000000000000000000000000000000 / 132
-------------------------------------------------------------------------
Delay:               197.939ns (Levels of Logic = 303)
  Source:            fsmfake0_0_2 (FF)
  Destination:       tens_secs_seg_0 (FF)
  Source Clock:      ck/temp_hz2 rising
  Destination Clock: ck/temp_hz2 rising

  Data Path: fsmfake0_0_2 to tens_secs_seg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             17   0.447   1.028  fsmfake0_0_2 (fsmfake0_0_2)
     LUT3:I2->O            2   0.205   0.981  Mmux_n0345281 (n0345<5>)
     LUT6:I0->O            1   0.203   0.924  _n0461<31>3 (_n0461<31>2)
     LUT6:I1->O           42   0.203   1.434  _n0461<31>7 (_n0461)
     LUT4:I3->O           64   0.205   1.640  Mmux_secs[31]_secs[31]_mux_55_OUT6921 (Mmux_secs[31]_secs[31]_mux_55_OUT692)
     LUT6:I5->O           10   0.205   0.961  Mmux_secs[31]_secs[31]_mux_55_OUT90 (secs[31]_secs[31]_mux_55_OUT<7>)
     LUT6:I4->O            1   0.203   0.684  secs[31]_GND_1_o_equal_60_o<31>5 (secs[31]_GND_1_o_equal_60_o<31>4)
     LUT2:I0->O           12   0.203   0.909  secs[31]_GND_1_o_equal_60_o<31>8_SW0 (N150)
     LUT6:I5->O           15   0.205   0.982  secs[31]_GND_1_o_equal_60_o<31>9_2 (secs[31]_GND_1_o_equal_60_o<31>91)
     LUT6:I5->O            1   0.205   0.000  secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_lut<2> (secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_lut<2>)
     MUXCY:S->O            1   0.172   0.000  secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<2> (secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<3> (secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<4> (secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<5> (secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<6> (secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<7> (secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<8> (secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<9> (secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<10> (secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<11> (secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<12> (secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<13> (secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<14> (secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<15> (secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<16> (secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<17> (secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<18> (secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<19> (secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<20> (secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<21> (secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<22> (secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<23> (secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<24> (secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<25> (secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<26> (secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<27> (secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<27>)
     XORCY:CI->O           3   0.180   0.651  secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_xor<28> (secs[31]_GND_1_o_div_64/a[31]_unary_minus_1_OUT<28>)
     LUT3:I2->O           16   0.205   1.109  secs[31]_GND_1_o_div_64/Mmux_a[31]_a[31]_mux_1_OUT211 (secs[31]_GND_1_o_div_64/Madd_a[31]_b[4]_add_15_OUT_Madd_cy<28>)
     LUT6:I4->O           12   0.203   1.013  secs[31]_GND_1_o_div_64/BUS_0006_INV_2282_o1 (secs[31]_GND_1_o_div_64/Mmux_a[31]_a[31]_MUX_1497_o1)
     LUT6:I4->O            6   0.203   0.992  secs[31]_GND_1_o_div_64/Mmux_a[31]_a[31]_MUX_1529_o131 (secs[31]_GND_1_o_div_64/Madd_a[31]_GND_6_o_add_19_OUT_Madd_lut<28>)
     LUT6:I2->O           35   0.203   1.335  secs[31]_GND_1_o_div_64/BUS_0008_INV_2280_o1 (secs[31]_GND_1_o_div_64/BUS_0008_INV_2280_o)
     LUT3:I2->O            1   0.205   0.944  secs[31]_GND_1_o_div_64/Mmux_a[31]_a[31]_MUX_1561_o131 (secs[31]_GND_1_o_div_64/a[31]_a[31]_MUX_1564_o)
     LUT6:I0->O           29   0.203   1.250  secs[31]_GND_1_o_div_64/BUS_0009_INV_2279_o2 (secs[31]_GND_1_o_div_64/BUS_0009_INV_2279_o1)
     LUT6:I5->O            5   0.205   0.819  secs[31]_GND_1_o_div_64/Mmux_a[31]_a[31]_MUX_1593_o171 (secs[31]_GND_1_o_div_64/Madd_a[31]_GND_6_o_add_23_OUT_Madd_lut<24>)
     LUT6:I4->O            2   0.203   0.617  secs[31]_GND_1_o_div_64/BUS_0010_INV_2278_o1_SW0 (N64)
     LUT6:I5->O           39   0.205   1.392  secs[31]_GND_1_o_div_64/BUS_0010_INV_2278_o1 (secs[31]_GND_1_o_div_64/BUS_0010_INV_2278_o)
     LUT6:I5->O            3   0.205   0.995  secs[31]_GND_1_o_div_64/Mmux_a[31]_a[31]_MUX_1625_o161 (secs[31]_GND_1_o_div_64/Madd_a[31]_GND_6_o_add_25_OUT_Madd_lut<25>)
     LUT6:I1->O           34   0.203   1.321  secs[31]_GND_1_o_div_64/BUS_0011_INV_2277_o1 (secs[31]_GND_1_o_div_64/BUS_0011_INV_2277_o)
     LUT3:I2->O            2   0.205   0.961  secs[31]_GND_1_o_div_64/Mmux_a[31]_a[31]_MUX_1657_o11 (secs[31]_GND_1_o_div_64/a[31]_a[31]_MUX_1657_o)
     LUT5:I0->O            5   0.203   0.715  secs[31]_GND_1_o_div_64/BUS_0012_INV_2276_o1_SW0 (N68)
     LUT6:I5->O           43   0.205   1.449  secs[31]_GND_1_o_div_64/BUS_0012_INV_2276_o1 (secs[31]_GND_1_o_div_64/BUS_0012_INV_2276_o)
     LUT3:I2->O            2   0.205   0.981  secs[31]_GND_1_o_div_64/Mmux_a[31]_a[31]_MUX_1689_o171 (secs[31]_GND_1_o_div_64/a[31]_a[31]_MUX_1696_o)
     LUT6:I0->O            2   0.203   0.617  secs[31]_GND_1_o_div_64/BUS_0013_INV_2275_o1_SW0 (N70)
     LUT6:I5->O           42   0.205   1.434  secs[31]_GND_1_o_div_64/BUS_0013_INV_2275_o1 (secs[31]_GND_1_o_div_64/BUS_0013_INV_2275_o)
     LUT5:I4->O            3   0.205   0.995  secs[31]_GND_1_o_div_64/Mmux_a[31]_a[31]_MUX_1721_o1111 (secs[31]_GND_1_o_div_64/Madd_a[31]_GND_6_o_add_31_OUT_Madd_lut<20>)
     LUT6:I1->O           24   0.203   1.277  secs[31]_GND_1_o_div_64/BUS_0014_INV_2274_o11 (secs[31]_GND_1_o_div_64/BUS_0014_INV_2274_o1)
     LUT2:I0->O           23   0.203   1.154  secs[31]_GND_1_o_div_64/BUS_0014_INV_2274_o13 (secs[31]_GND_1_o_div_64/BUS_0014_INV_2274_o)
     LUT6:I5->O           12   0.205   0.909  secs[31]_GND_1_o_div_64/BUS_0015_INV_2273_o11 (secs[31]_GND_1_o_div_64/BUS_0015_INV_2273_o1)
     LUT2:I1->O           22   0.205   1.134  secs[31]_GND_1_o_div_64/BUS_0015_INV_2273_o13 (secs[31]_GND_1_o_div_64/BUS_0015_INV_2273_o2)
     LUT6:I5->O            3   0.205   1.015  secs[31]_GND_1_o_div_64/Mmux_a[31]_a[31]_MUX_1785_o171 (secs[31]_GND_1_o_div_64/a[31]_a[31]_MUX_1792_o)
     LUT6:I0->O           33   0.203   1.306  secs[31]_GND_1_o_div_64/BUS_0016_INV_2272_o22 (secs[31]_GND_1_o_div_64/BUS_0016_INV_2272_o21)
     LUT6:I5->O            5   0.205   1.079  secs[31]_GND_1_o_div_64/Mmux_a[31]_a[31]_MUX_1817_o171 (secs[31]_GND_1_o_div_64/a[31]_a[31]_MUX_1824_o)
     LUT6:I0->O            5   0.203   0.819  secs[31]_GND_1_o_div_64/BUS_0017_INV_2271_o22 (secs[31]_GND_1_o_div_64/BUS_0017_INV_2271_o21)
     LUT5:I3->O           60   0.203   1.614  secs[31]_GND_1_o_div_64/BUS_0017_INV_2271_o23 (secs[31]_GND_1_o_div_64/BUS_0017_INV_2271_o)
     LUT3:I2->O            2   0.205   0.845  secs[31]_GND_1_o_div_64/Mmux_a[31]_a[31]_MUX_1849_o131 (secs[31]_GND_1_o_div_64/a[31]_a[31]_MUX_1852_o)
     LUT6:I3->O           39   0.205   1.392  secs[31]_GND_1_o_div_64/BUS_0018_INV_2270_o23 (secs[31]_GND_1_o_div_64/BUS_0018_INV_2270_o)
     LUT5:I4->O            3   0.205   0.995  secs[31]_GND_1_o_div_64/Mmux_a[31]_a[31]_MUX_1881_o131 (secs[31]_GND_1_o_div_64/a[31]_a[31]_MUX_1884_o)
     LUT5:I0->O           40   0.203   1.634  secs[31]_GND_1_o_div_64/BUS_0019_INV_2269_o23 (secs[31]_GND_1_o_div_64/BUS_0019_INV_2269_o22)
     LUT5:I2->O            4   0.205   1.048  secs[31]_GND_1_o_div_64/Mmux_a[31]_a[31]_MUX_1913_o141 (secs[31]_GND_1_o_div_64/a[31]_a[31]_MUX_1917_o)
     LUT6:I0->O           34   0.203   1.549  secs[31]_GND_1_o_div_64/BUS_0020_INV_2268_o23 (secs[31]_GND_1_o_div_64/BUS_0020_INV_2268_o22)
     LUT3:I0->O           33   0.205   1.306  secs[31]_GND_1_o_div_64/BUS_0020_INV_2268_o24 (secs[31]_GND_1_o_div_64/BUS_0020_INV_2268_o)
     LUT6:I5->O            1   0.205   0.580  secs[31]_GND_1_o_div_64/BUS_0021_INV_2267_o23_SW0 (N156)
     LUT6:I5->O           54   0.205   1.574  secs[31]_GND_1_o_div_64/BUS_0021_INV_2267_o24 (secs[31]_GND_1_o_div_64/BUS_0021_INV_2267_o3)
     LUT4:I3->O            2   0.205   0.981  secs[31]_GND_1_o_div_64/Mmux_a[31]_a[31]_MUX_1977_o1181 (secs[31]_GND_1_o_div_64/a[31]_a[31]_MUX_1995_o)
     LUT6:I0->O            2   0.203   0.845  secs[31]_GND_1_o_div_64/BUS_0022_INV_2266_o31 (secs[31]_GND_1_o_div_64/BUS_0022_INV_2266_o3)
     LUT5:I2->O           85   0.205   1.779  secs[31]_GND_1_o_div_64/BUS_0022_INV_2266_o34 (secs[31]_GND_1_o_div_64/BUS_0022_INV_2266_o)
     LUT3:I2->O            4   0.205   1.028  secs[31]_GND_1_o_div_64/Mmux_a[31]_a[31]_MUX_2009_o1151 (secs[31]_GND_1_o_div_64/a[31]_a[31]_MUX_2024_o)
     LUT5:I0->O            1   0.203   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0023_INV_2265_o_lut<1> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0023_INV_2265_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0023_INV_2265_o_cy<1> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0023_INV_2265_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0023_INV_2265_o_cy<2> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0023_INV_2265_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0023_INV_2265_o_cy<3> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0023_INV_2265_o_cy<3>)
     MUXCY:CI->O          88   0.213   1.799  secs[31]_GND_1_o_div_64/Mcompar_BUS_0023_INV_2265_o_cy<4> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0023_INV_2265_o_cy<4>)
     LUT3:I2->O            3   0.205   0.995  secs[31]_GND_1_o_div_64/Mmux_a[31]_a[31]_MUX_2041_o1161 (secs[31]_GND_1_o_div_64/a[31]_a[31]_MUX_2057_o)
     LUT5:I0->O            1   0.203   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0024_INV_2264_o_lut<1> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0024_INV_2264_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0024_INV_2264_o_cy<1> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0024_INV_2264_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0024_INV_2264_o_cy<2> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0024_INV_2264_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0024_INV_2264_o_cy<3> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0024_INV_2264_o_cy<3>)
     MUXCY:CI->O          75   0.213   1.713  secs[31]_GND_1_o_div_64/Mcompar_BUS_0024_INV_2264_o_cy<4> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0024_INV_2264_o_cy<4>)
     LUT5:I4->O            5   0.205   1.059  secs[31]_GND_1_o_div_64/Mmux_a[31]_a[31]_MUX_2073_o1171 (secs[31]_GND_1_o_div_64/a[31]_a[31]_MUX_2090_o)
     LUT5:I0->O            1   0.203   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0025_INV_2263_o_lut<1> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0025_INV_2263_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0025_INV_2263_o_cy<1> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0025_INV_2263_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0025_INV_2263_o_cy<2> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0025_INV_2263_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0025_INV_2263_o_cy<3> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0025_INV_2263_o_cy<3>)
     MUXCY:CI->O          96   0.213   1.851  secs[31]_GND_1_o_div_64/Mcompar_BUS_0025_INV_2263_o_cy<4> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0025_INV_2263_o_cy<4>)
     LUT3:I2->O            3   0.205   0.995  secs[31]_GND_1_o_div_64/Mmux_a[31]_a[31]_MUX_2105_o1181 (secs[31]_GND_1_o_div_64/a[31]_a[31]_MUX_2123_o)
     LUT5:I0->O            1   0.203   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0026_INV_2262_o_lut<1> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0026_INV_2262_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0026_INV_2262_o_cy<1> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0026_INV_2262_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0026_INV_2262_o_cy<2> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0026_INV_2262_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0026_INV_2262_o_cy<3> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0026_INV_2262_o_cy<3>)
     MUXCY:CI->O          82   0.213   1.759  secs[31]_GND_1_o_div_64/Mcompar_BUS_0026_INV_2262_o_cy<4> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0026_INV_2262_o_cy<4>)
     LUT5:I4->O            5   0.205   1.059  secs[31]_GND_1_o_div_64/Mmux_a[31]_a[31]_MUX_2137_o1191 (secs[31]_GND_1_o_div_64/a[31]_a[31]_MUX_2156_o)
     LUT5:I0->O            1   0.203   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0027_INV_2261_o_lut<1> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0027_INV_2261_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0027_INV_2261_o_cy<1> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0027_INV_2261_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0027_INV_2261_o_cy<2> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0027_INV_2261_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0027_INV_2261_o_cy<3> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0027_INV_2261_o_cy<3>)
     MUXCY:CI->O         105   0.213   1.891  secs[31]_GND_1_o_div_64/Mcompar_BUS_0027_INV_2261_o_cy<4> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0027_INV_2261_o_cy<4>)
     LUT3:I2->O            3   0.205   0.995  secs[31]_GND_1_o_div_64/Mmux_a[31]_a[31]_MUX_2169_o1201 (secs[31]_GND_1_o_div_64/a[31]_a[31]_MUX_2189_o)
     LUT5:I0->O            1   0.203   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0028_INV_2260_o_lut<1> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0028_INV_2260_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0028_INV_2260_o_cy<1> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0028_INV_2260_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0028_INV_2260_o_cy<2> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0028_INV_2260_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0028_INV_2260_o_cy<3> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0028_INV_2260_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0028_INV_2260_o_cy<4> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0028_INV_2260_o_cy<4>)
     MUXCY:CI->O          87   0.213   1.792  secs[31]_GND_1_o_div_64/Mcompar_BUS_0028_INV_2260_o_cy<5> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0028_INV_2260_o_cy<5>)
     LUT5:I4->O            5   0.205   1.059  secs[31]_GND_1_o_div_64/Mmux_a[31]_a[31]_MUX_2201_o1211 (secs[31]_GND_1_o_div_64/a[31]_a[31]_MUX_2222_o)
     LUT5:I0->O            1   0.203   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0029_INV_2259_o_lut<1> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0029_INV_2259_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0029_INV_2259_o_cy<1> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0029_INV_2259_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0029_INV_2259_o_cy<2> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0029_INV_2259_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0029_INV_2259_o_cy<3> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0029_INV_2259_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0029_INV_2259_o_cy<4> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0029_INV_2259_o_cy<4>)
     MUXCY:CI->O         112   0.213   1.909  secs[31]_GND_1_o_div_64/Mcompar_BUS_0029_INV_2259_o_cy<5> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0029_INV_2259_o_cy<5>)
     LUT3:I2->O            4   0.205   1.028  secs[31]_GND_1_o_div_64/Mmux_a[31]_a[31]_MUX_2233_o1221 (secs[31]_GND_1_o_div_64/a[31]_a[31]_MUX_2255_o)
     LUT5:I0->O            1   0.203   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0030_INV_2258_o_lut<1> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0030_INV_2258_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0030_INV_2258_o_cy<1> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0030_INV_2258_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0030_INV_2258_o_cy<2> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0030_INV_2258_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0030_INV_2258_o_cy<3> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0030_INV_2258_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0030_INV_2258_o_cy<4> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0030_INV_2258_o_cy<4>)
     MUXCY:CI->O         117   0.213   1.922  secs[31]_GND_1_o_div_64/Mcompar_BUS_0030_INV_2258_o_cy<5> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0030_INV_2258_o_cy<5>)
     LUT3:I2->O            3   0.205   0.995  secs[31]_GND_1_o_div_64/Mmux_n2607271 (secs[31]_GND_1_o_div_64/n2607<4>)
     LUT5:I0->O            1   0.203   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0031_INV_2257_o_lut<0> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0031_INV_2257_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0031_INV_2257_o_cy<0> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0031_INV_2257_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0031_INV_2257_o_cy<1> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0031_INV_2257_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0031_INV_2257_o_cy<2> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0031_INV_2257_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0031_INV_2257_o_cy<3> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0031_INV_2257_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0031_INV_2257_o_cy<4> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0031_INV_2257_o_cy<4>)
     MUXCY:CI->O          96   0.213   1.851  secs[31]_GND_1_o_div_64/Mcompar_BUS_0031_INV_2257_o_cy<5> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0031_INV_2257_o_cy<5>)
     LUT3:I2->O            2   0.205   0.961  secs[31]_GND_1_o_div_64/Mmux_n2611261 (secs[31]_GND_1_o_div_64/n2611<3>)
     LUT5:I0->O            1   0.203   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0032_INV_2256_o_lut<0> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0032_INV_2256_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0032_INV_2256_o_cy<0> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0032_INV_2256_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0032_INV_2256_o_cy<1> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0032_INV_2256_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0032_INV_2256_o_cy<2> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0032_INV_2256_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0032_INV_2256_o_cy<3> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0032_INV_2256_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0032_INV_2256_o_cy<4> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0032_INV_2256_o_cy<4>)
     MUXCY:CI->O          37   0.213   1.363  secs[31]_GND_1_o_div_64/Mcompar_BUS_0032_INV_2256_o_cy<5> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0032_INV_2256_o_cy<5>)
     LUT5:I4->O            2   0.205   0.961  secs[31]_GND_1_o_div_64/Mmux_n2481231 (secs[31]_GND_1_o_div_64/n2481<2>)
     LUT5:I0->O            1   0.203   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0033_INV_2255_o_lut<0> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0033_INV_2255_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0033_INV_2255_o_cy<0> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0033_INV_2255_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0033_INV_2255_o_cy<1> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0033_INV_2255_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0033_INV_2255_o_cy<2> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0033_INV_2255_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0033_INV_2255_o_cy<3> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0033_INV_2255_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0033_INV_2255_o_cy<4> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0033_INV_2255_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0033_INV_2255_o_cy<5> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0033_INV_2255_o_cy<5>)
     MUXCY:CI->O           4   0.213   0.684  secs[31]_GND_1_o_div_64/Mcompar_BUS_0033_INV_2255_o_cy<6> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0033_INV_2255_o_cy<6>)
     LUT1:I0->O            1   0.205   0.000  secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<0>_rt (secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<0>_rt)
     MUXCY:S->O            1   0.172   0.000  secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<0> (secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<1> (secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<2> (secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<3> (secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<4> (secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<5> (secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<6> (secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<7> (secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<8> (secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<9> (secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<10> (secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<11> (secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<12> (secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<13> (secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<14> (secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<15> (secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<16> (secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<17> (secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<18> (secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<19> (secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<20> (secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<21> (secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<22> (secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<23> (secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<24> (secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<25> (secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<26> (secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<27> (secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<28> (secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<28>)
     MUXCY:CI->O           0   0.019   0.000  secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<29> (secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<29>)
     XORCY:CI->O         100   0.180   1.878  secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_xor<30> (secs[31]_GND_1_o_div_64/GND_6_o_BUS_0001_add_70_OUT[32:0]<30>)
     LUT2:I1->O            1   0.205   0.000  secs[31]_GND_1_o_rem_65/Msub_a[31]_unary_minus_1_OUT_lut<30>1 (secs[31]_GND_1_o_rem_65/Msub_a[31]_unary_minus_1_OUT_lut<30>1)
     MUXCY:S->O            0   0.172   0.000  secs[31]_GND_1_o_rem_65/Msub_a[31]_unary_minus_1_OUT_cy<30> (secs[31]_GND_1_o_rem_65/Msub_a[31]_unary_minus_1_OUT_cy<30>)
     XORCY:CI->O           3   0.180   0.651  secs[31]_GND_1_o_rem_65/Msub_a[31]_unary_minus_1_OUT_xor<31> (secs[31]_GND_1_o_rem_65/a[31]_unary_minus_1_OUT<31>)
     LUT6:I5->O            9   0.205   1.058  secs[31]_GND_1_o_rem_65/BUS_0006_INV_222_o1 (secs[31]_GND_1_o_rem_65/BUS_0006_INV_222_o)
     LUT5:I2->O           12   0.205   0.908  secs[31]_GND_1_o_rem_65/Mmux_a[31]_a[31]_MUX_453_o121 (secs[31]_GND_1_o_rem_65/a[31]_a[31]_MUX_455_o)
     MUXCY:DI->O           1   0.145   0.000  secs[31]_GND_1_o_rem_65/Madd_a[31]_GND_3_o_add_19_OUT_Madd_cy<29> (secs[31]_GND_1_o_rem_65/Madd_a[31]_GND_3_o_add_19_OUT_Madd_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  secs[31]_GND_1_o_rem_65/Madd_a[31]_GND_3_o_add_19_OUT_Madd_cy<30> (secs[31]_GND_1_o_rem_65/Madd_a[31]_GND_3_o_add_19_OUT_Madd_cy<30>)
     XORCY:CI->O           2   0.180   0.617  secs[31]_GND_1_o_rem_65/Madd_a[31]_GND_3_o_add_19_OUT_Madd_xor<31> (secs[31]_GND_1_o_rem_65/a[31]_GND_3_o_add_19_OUT<31>)
     LUT6:I5->O            1   0.205   0.808  secs[31]_GND_1_o_rem_65/Mmux_a[31]_a[31]_MUX_485_o17 (secs[31]_GND_1_o_rem_65/a[31]_a[31]_MUX_485_o)
     LUT6:I3->O           34   0.205   1.321  secs[31]_GND_1_o_rem_65/BUS_0009_INV_321_o1 (secs[31]_GND_1_o_rem_65/BUS_0009_INV_321_o)
     LUT5:I4->O           11   0.205   1.111  secs[31]_GND_1_o_rem_65/Mmux_a[31]_a[31]_MUX_517_o151 (secs[31]_GND_1_o_rem_65/Madd_a[31]_GND_3_o_add_23_OUT_Madd_lut<26>)
     LUT6:I3->O           27   0.205   1.221  secs[31]_GND_1_o_rem_65/BUS_0010_INV_354_o1 (secs[31]_GND_1_o_rem_65/BUS_0010_INV_354_o)
     LUT6:I5->O           11   0.205   1.111  secs[31]_GND_1_o_rem_65/BUS_0011_INV_387_o1_SW0 (N44)
     LUT6:I3->O           26   0.205   1.207  secs[31]_GND_1_o_rem_65/BUS_0011_INV_387_o1 (secs[31]_GND_1_o_rem_65/BUS_0011_INV_387_o)
     LUT3:I2->O            1   0.205   0.924  secs[31]_GND_1_o_rem_65/Mmux_a[31]_a[31]_MUX_581_o191 (secs[31]_GND_1_o_rem_65/Madd_a[31]_GND_3_o_add_27_OUT_Madd_lut<22>)
     LUT5:I0->O           14   0.203   0.958  secs[31]_GND_1_o_rem_65/BUS_0012_INV_420_o1_SW0 (N46)
     LUT6:I5->O           21   0.205   1.114  secs[31]_GND_1_o_rem_65/BUS_0012_INV_420_o1 (secs[31]_GND_1_o_rem_65/BUS_0012_INV_420_o)
     LUT6:I5->O           21   0.205   1.114  secs[31]_GND_1_o_rem_65/BUS_0013_INV_453_o1_SW0 (N48)
     LUT6:I5->O            4   0.205   0.684  secs[31]_GND_1_o_rem_65/BUS_0013_INV_453_o1 (secs[31]_GND_1_o_rem_65/BUS_0013_INV_453_o)
     LUT3:I2->O            4   0.205   1.028  secs[31]_GND_1_o_rem_65/Mmux_a[31]_a[31]_MUX_645_o191 (secs[31]_GND_1_o_rem_65/Madd_a[31]_GND_3_o_add_31_OUT_Madd_lut<22>)
     LUT5:I0->O           26   0.203   1.207  secs[31]_GND_1_o_rem_65/BUS_0014_INV_486_o11 (secs[31]_GND_1_o_rem_65/BUS_0014_INV_486_o1)
     LUT6:I5->O            3   0.205   0.995  secs[31]_GND_1_o_rem_65/Mmux_a[31]_a[31]_MUX_677_o114 (secs[31]_GND_1_o_rem_65/a[31]_a[31]_MUX_678_o)
     LUT6:I1->O            1   0.203   0.580  secs[31]_GND_1_o_rem_65/BUS_0015_INV_519_o21 (secs[31]_GND_1_o_rem_65/BUS_0015_INV_519_o2)
     LUT6:I5->O           57   0.205   1.594  secs[31]_GND_1_o_rem_65/BUS_0015_INV_519_o23 (secs[31]_GND_1_o_rem_65/BUS_0015_INV_519_o)
     LUT3:I2->O            2   0.205   0.961  secs[31]_GND_1_o_rem_65/Mmux_a[31]_a[31]_MUX_709_o191 (secs[31]_GND_1_o_rem_65/a[31]_a[31]_MUX_718_o)
     LUT5:I0->O            7   0.203   0.774  secs[31]_GND_1_o_rem_65/BUS_0016_INV_552_o22 (secs[31]_GND_1_o_rem_65/BUS_0016_INV_552_o21)
     LUT6:I5->O           42   0.205   1.434  secs[31]_GND_1_o_rem_65/BUS_0016_INV_552_o23 (secs[31]_GND_1_o_rem_65/BUS_0016_INV_552_o)
     LUT5:I4->O            4   0.205   1.028  secs[31]_GND_1_o_rem_65/Mmux_a[31]_a[31]_MUX_741_o131 (secs[31]_GND_1_o_rem_65/a[31]_a[31]_MUX_744_o)
     LUT6:I1->O            1   0.203   0.580  secs[31]_GND_1_o_rem_65/BUS_0017_INV_585_o21 (secs[31]_GND_1_o_rem_65/BUS_0017_INV_585_o2)
     LUT6:I5->O           56   0.205   1.588  secs[31]_GND_1_o_rem_65/BUS_0017_INV_585_o24 (secs[31]_GND_1_o_rem_65/BUS_0017_INV_585_o)
     LUT5:I4->O            1   0.205   0.944  secs[31]_GND_1_o_rem_65/Mmux_a[31]_a[31]_MUX_773_o1131 (secs[31]_GND_1_o_rem_65/Madd_a[31]_GND_3_o_add_39_OUT_Madd_lut<18>)
     LUT6:I0->O           35   0.203   1.335  secs[31]_GND_1_o_rem_65/BUS_0018_INV_618_o24 (secs[31]_GND_1_o_rem_65/BUS_0018_INV_618_o)
     LUT5:I4->O            3   0.205   0.995  secs[31]_GND_1_o_rem_65/Mmux_a[31]_a[31]_MUX_805_o1141 (secs[31]_GND_1_o_rem_65/Madd_a[31]_GND_3_o_add_41_OUT_Madd_lut<17>)
     LUT5:I0->O           37   0.203   1.591  secs[31]_GND_1_o_rem_65/BUS_0019_INV_651_o23 (secs[31]_GND_1_o_rem_65/BUS_0019_INV_651_o22)
     LUT5:I2->O            5   0.205   1.059  secs[31]_GND_1_o_rem_65/Mmux_a[31]_a[31]_MUX_837_o1171 (secs[31]_GND_1_o_rem_65/Madd_a[31]_GND_3_o_add_43_OUT_Madd_lut<14>)
     LUT5:I0->O           16   0.203   1.109  secs[31]_GND_1_o_rem_65/BUS_0020_INV_684_o23 (secs[31]_GND_1_o_rem_65/BUS_0020_INV_684_o22)
     LUT5:I3->O           59   0.203   1.607  secs[31]_GND_1_o_rem_65/BUS_0020_INV_684_o24 (secs[31]_GND_1_o_rem_65/BUS_0020_INV_684_o)
     LUT3:I2->O            3   0.205   1.015  secs[31]_GND_1_o_rem_65/Mmux_a[31]_a[31]_MUX_869_o1101 (secs[31]_GND_1_o_rem_65/a[31]_a[31]_MUX_879_o)
     LUT6:I0->O            2   0.203   0.617  secs[31]_GND_1_o_rem_65/BUS_0021_INV_717_o32 (secs[31]_GND_1_o_rem_65/BUS_0021_INV_717_o31)
     LUT6:I5->O           78   0.205   1.733  secs[31]_GND_1_o_rem_65/BUS_0021_INV_717_o34 (secs[31]_GND_1_o_rem_65/BUS_0021_INV_717_o)
     LUT5:I4->O            2   0.205   0.961  secs[31]_GND_1_o_rem_65/Mmux_a[31]_a[31]_MUX_901_o141 (secs[31]_GND_1_o_rem_65/a[31]_a[31]_MUX_905_o)
     LUT5:I0->O            5   0.203   0.943  secs[31]_GND_1_o_rem_65/BUS_0022_INV_750_o31 (secs[31]_GND_1_o_rem_65/BUS_0022_INV_750_o3)
     LUT6:I3->O           58   0.205   1.601  secs[31]_GND_1_o_rem_65/BUS_0022_INV_750_o35 (secs[31]_GND_1_o_rem_65/BUS_0022_INV_750_o)
     LUT5:I4->O            5   0.205   1.059  secs[31]_GND_1_o_rem_65/Mmux_a[31]_a[31]_MUX_933_o1101 (secs[31]_GND_1_o_rem_65/a[31]_a[31]_MUX_943_o)
     LUT5:I0->O            1   0.203   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0023_INV_783_o_lut<2> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0023_INV_783_o_lut<2>)
     MUXCY:S->O            1   0.172   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0023_INV_783_o_cy<2> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0023_INV_783_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0023_INV_783_o_cy<3> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0023_INV_783_o_cy<3>)
     MUXCY:CI->O          83   0.213   1.766  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0023_INV_783_o_cy<4> (secs[31]_GND_1_o_rem_65/BUS_0023_INV_783_o)
     LUT3:I2->O            3   0.205   0.995  secs[31]_GND_1_o_rem_65/Mmux_a[31]_a[31]_MUX_965_o1161 (secs[31]_GND_1_o_rem_65/a[31]_a[31]_MUX_981_o)
     LUT5:I0->O            1   0.203   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0024_INV_816_o_lut<1> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0024_INV_816_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0024_INV_816_o_cy<1> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0024_INV_816_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0024_INV_816_o_cy<2> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0024_INV_816_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0024_INV_816_o_cy<3> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0024_INV_816_o_cy<3>)
     MUXCY:CI->O          70   0.213   1.680  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0024_INV_816_o_cy<4> (secs[31]_GND_1_o_rem_65/BUS_0024_INV_816_o)
     LUT5:I4->O            5   0.205   1.059  secs[31]_GND_1_o_rem_65/Mmux_a[31]_a[31]_MUX_1000_o1141 (secs[31]_GND_1_o_rem_65/a[31]_a[31]_MUX_1014_o)
     LUT5:I0->O            1   0.203   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0025_INV_849_o_lut<1> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0025_INV_849_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0025_INV_849_o_cy<1> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0025_INV_849_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0025_INV_849_o_cy<2> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0025_INV_849_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0025_INV_849_o_cy<3> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0025_INV_849_o_cy<3>)
     MUXCY:CI->O          91   0.213   1.818  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0025_INV_849_o_cy<4> (secs[31]_GND_1_o_rem_65/BUS_0025_INV_849_o)
     LUT3:I2->O            3   0.205   0.995  secs[31]_GND_1_o_rem_65/Mmux_a[31]_a[31]_MUX_1029_o1181 (secs[31]_GND_1_o_rem_65/a[31]_a[31]_MUX_1047_o)
     LUT5:I0->O            1   0.203   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0026_INV_882_o_lut<1> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0026_INV_882_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0026_INV_882_o_cy<1> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0026_INV_882_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0026_INV_882_o_cy<2> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0026_INV_882_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0026_INV_882_o_cy<3> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0026_INV_882_o_cy<3>)
     MUXCY:CI->O          77   0.213   1.726  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0026_INV_882_o_cy<4> (secs[31]_GND_1_o_rem_65/BUS_0026_INV_882_o)
     LUT5:I4->O            5   0.205   1.059  secs[31]_GND_1_o_rem_65/Mmux_a[31]_a[31]_MUX_1061_o1191 (secs[31]_GND_1_o_rem_65/a[31]_a[31]_MUX_1080_o)
     LUT5:I0->O            1   0.203   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0027_INV_915_o_lut<1> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0027_INV_915_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0027_INV_915_o_cy<1> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0027_INV_915_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0027_INV_915_o_cy<2> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0027_INV_915_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0027_INV_915_o_cy<3> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0027_INV_915_o_cy<3>)
     MUXCY:CI->O         100   0.213   1.878  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0027_INV_915_o_cy<4> (secs[31]_GND_1_o_rem_65/BUS_0027_INV_915_o)
     LUT3:I2->O            3   0.205   0.995  secs[31]_GND_1_o_rem_65/Mmux_a[31]_a[31]_MUX_1093_o1201 (secs[31]_GND_1_o_rem_65/a[31]_a[31]_MUX_1113_o)
     LUT5:I0->O            1   0.203   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0028_INV_948_o_lut<1> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0028_INV_948_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0028_INV_948_o_cy<1> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0028_INV_948_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0028_INV_948_o_cy<2> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0028_INV_948_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0028_INV_948_o_cy<3> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0028_INV_948_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0028_INV_948_o_cy<4> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0028_INV_948_o_cy<4>)
     MUXCY:CI->O          82   0.213   1.759  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0028_INV_948_o_cy<5> (secs[31]_GND_1_o_rem_65/BUS_0028_INV_948_o)
     LUT5:I4->O            5   0.205   1.059  secs[31]_GND_1_o_rem_65/Mmux_a[31]_a[31]_MUX_1125_o1211 (secs[31]_GND_1_o_rem_65/a[31]_a[31]_MUX_1146_o)
     LUT5:I0->O            1   0.203   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0029_INV_981_o_lut<1> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0029_INV_981_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0029_INV_981_o_cy<1> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0029_INV_981_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0029_INV_981_o_cy<2> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0029_INV_981_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0029_INV_981_o_cy<3> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0029_INV_981_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0029_INV_981_o_cy<4> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0029_INV_981_o_cy<4>)
     MUXCY:CI->O         107   0.213   1.896  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0029_INV_981_o_cy<5> (secs[31]_GND_1_o_rem_65/BUS_0029_INV_981_o)
     LUT3:I2->O            4   0.205   1.028  secs[31]_GND_1_o_rem_65/Mmux_a[31]_a[31]_MUX_1157_o1221 (secs[31]_GND_1_o_rem_65/a[31]_a[31]_MUX_1179_o)
     LUT5:I0->O            1   0.203   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0030_INV_1014_o_lut<1> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0030_INV_1014_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0030_INV_1014_o_cy<1> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0030_INV_1014_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0030_INV_1014_o_cy<2> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0030_INV_1014_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0030_INV_1014_o_cy<3> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0030_INV_1014_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0030_INV_1014_o_cy<4> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0030_INV_1014_o_cy<4>)
     MUXCY:CI->O         112   0.213   1.909  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0030_INV_1014_o_cy<5> (secs[31]_GND_1_o_rem_65/BUS_0030_INV_1014_o)
     LUT3:I2->O            4   0.205   1.028  secs[31]_GND_1_o_rem_65/Mmux_a[31]_a[31]_MUX_1189_o1271 (secs[31]_GND_1_o_rem_65/a[31]_a[31]_MUX_1216_o)
     LUT5:I0->O            1   0.203   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0031_INV_1047_o_lut<0> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0031_INV_1047_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0031_INV_1047_o_cy<0> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0031_INV_1047_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0031_INV_1047_o_cy<1> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0031_INV_1047_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0031_INV_1047_o_cy<2> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0031_INV_1047_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0031_INV_1047_o_cy<3> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0031_INV_1047_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0031_INV_1047_o_cy<4> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0031_INV_1047_o_cy<4>)
     MUXCY:CI->O          91   0.213   1.818  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0031_INV_1047_o_cy<5> (secs[31]_GND_1_o_rem_65/BUS_0031_INV_1047_o)
     LUT3:I2->O            2   0.205   0.961  secs[31]_GND_1_o_rem_65/Mmux_a[31]_a[31]_MUX_1221_o1281 (secs[31]_GND_1_o_rem_65/a[31]_a[31]_MUX_1249_o)
     LUT5:I0->O            1   0.203   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0032_INV_1080_o_lut<0> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0032_INV_1080_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0032_INV_1080_o_cy<0> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0032_INV_1080_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0032_INV_1080_o_cy<1> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0032_INV_1080_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0032_INV_1080_o_cy<2> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0032_INV_1080_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0032_INV_1080_o_cy<3> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0032_INV_1080_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0032_INV_1080_o_cy<4> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0032_INV_1080_o_cy<4>)
     MUXCY:CI->O          35   0.213   1.335  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0032_INV_1080_o_cy<5> (secs[31]_GND_1_o_rem_65/BUS_0032_INV_1080_o)
     LUT3:I2->O            4   0.205   1.028  secs[31]_GND_1_o_rem_65/Mmux_a[31]_a[31]_MUX_1253_o1291 (secs[31]_GND_1_o_rem_65/a[31]_a[31]_MUX_1282_o)
     LUT5:I0->O            1   0.203   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0033_INV_1113_o_lut<0> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0033_INV_1113_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0033_INV_1113_o_cy<0> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0033_INV_1113_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0033_INV_1113_o_cy<1> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0033_INV_1113_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0033_INV_1113_o_cy<2> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0033_INV_1113_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0033_INV_1113_o_cy<3> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0033_INV_1113_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0033_INV_1113_o_cy<4> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0033_INV_1113_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0033_INV_1113_o_cy<5> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0033_INV_1113_o_cy<5>)
     MUXCY:CI->O           4   0.213   0.684  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0033_INV_1113_o_cy<6> (secs[31]_GND_1_o_rem_65/BUS_0033_INV_1113_o)
     LUT5:I4->O            7   0.205   1.002  secs[31]_GND_1_o_rem_65/Mmux_a[31]_a[31]_mux_1_OUT1111 (secs[31]_GND_1_o_rem_65_OUT<1>)
     LUT6:I3->O            1   0.205   0.000  Mram__n036051 (Mram__n03605)
     FDR:D                     0.102          tens_secs_seg_5
    ----------------------------------------
    Total                    197.939ns (39.801ns logic, 158.138ns route)
                                       (20.1% logic, 79.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ck/temp_hz_big'
  Clock period: 8.892ns (frequency: 112.457MHz)
  Total number of paths / destination ports: 10192 / 34
-------------------------------------------------------------------------
Delay:               8.892ns (Levels of Logic = 16)
  Source:            flashCounter_0 (FF)
  Destination:       seg_6 (FF)
  Source Clock:      ck/temp_hz_big rising
  Destination Clock: ck/temp_hz_big rising

  Data Path: flashCounter_0 to seg_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              14   0.447   0.957  flashCounter_0 (flashCounter_0)
     INV:I->O              1   0.206   0.000  Madd_flashCounter[31]_GND_1_o_add_161_OUT_lut<0>_INV_0 (Madd_flashCounter[31]_GND_1_o_add_161_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Madd_flashCounter[31]_GND_1_o_add_161_OUT_cy<0> (Madd_flashCounter[31]_GND_1_o_add_161_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Madd_flashCounter[31]_GND_1_o_add_161_OUT_cy<1> (Madd_flashCounter[31]_GND_1_o_add_161_OUT_cy<1>)
     XORCY:CI->O           3   0.180   0.879  Madd_flashCounter[31]_GND_1_o_add_161_OUT_xor<2> (flashCounter[31]_GND_1_o_add_161_OUT<2>)
     LUT4:I1->O            3   0.205   0.651  flashCounter[31]_GND_1_o_equal_163_o<31>_SW0 (N108)
     LUT6:I5->O            3   0.205   0.755  flashCounter[31]_GND_1_o_equal_163_o<31> (flashCounter[31]_GND_1_o_equal_163_o)
     LUT2:I0->O            3   0.203   0.898  Mmux_flashCounter[31]_GND_1_o_mux_163_OUT291 (flashCounter[31]_GND_1_o_mux_163_OUT<6>)
     LUT5:I1->O            1   0.203   0.000  Mcompar_GND_1_o_flashCounter[31]_LessThan_178_o_lut<0> (Mcompar_GND_1_o_flashCounter[31]_LessThan_178_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_GND_1_o_flashCounter[31]_LessThan_178_o_cy<0> (Mcompar_GND_1_o_flashCounter[31]_LessThan_178_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GND_1_o_flashCounter[31]_LessThan_178_o_cy<1> (Mcompar_GND_1_o_flashCounter[31]_LessThan_178_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GND_1_o_flashCounter[31]_LessThan_178_o_cy<2> (Mcompar_GND_1_o_flashCounter[31]_LessThan_178_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GND_1_o_flashCounter[31]_LessThan_178_o_cy<3> (Mcompar_GND_1_o_flashCounter[31]_LessThan_178_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GND_1_o_flashCounter[31]_LessThan_178_o_cy<4> (Mcompar_GND_1_o_flashCounter[31]_LessThan_178_o_cy<4>)
     MUXCY:CI->O           8   0.213   0.803  Mcompar_GND_1_o_flashCounter[31]_LessThan_178_o_cy<5> (Mcompar_GND_1_o_flashCounter[31]_LessThan_178_o_cy<5>)
     LUT4:I3->O            7   0.205   1.138  seg_num[31]_GND_1_o_AND_12_o21 (seg_num[31]_GND_1_o_AND_12_o2)
     LUT6:I0->O            1   0.203   0.000  Mmux_PWR_1_o_PWR_1_o_mux_194_OUT14 (PWR_1_o_PWR_1_o_mux_194_OUT<6>)
     FDS:D                     0.102          seg_6
    ----------------------------------------
    Total                      8.892ns (2.811ns logic, 6.081ns route)
                                       (31.6% logic, 68.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.830ns (frequency: 146.408MHz)
  Total number of paths / destination ports: 25087 / 135
-------------------------------------------------------------------------
Delay:               6.830ns (Levels of Logic = 23)
  Source:            ck/counter1_0 (FF)
  Destination:       ck/counter1_25 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: ck/counter1_0 to ck/counter1_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.447   0.684  ck/counter1_0 (ck/counter1_0)
     LUT1:I0->O            1   0.205   0.000  ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<0>_rt (ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<0>_rt)
     MUXCY:S->O            1   0.172   0.000  ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<0> (ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<1> (ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<2> (ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<3> (ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<4> (ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<5> (ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<6> (ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<7> (ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<8> (ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<9> (ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<10> (ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<11> (ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<12> (ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<13> (ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<14> (ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<15> (ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<16> (ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<17> (ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<17>)
     XORCY:CI->O           1   0.180   0.827  ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_xor<18> (ck/counter1[31]_GND_2_o_sub_14_OUT<18>)
     LUT4:I0->O            1   0.203   0.924  ck/counter1[31]_GND_2_o_equal_17_o<31>6 (ck/counter1[31]_GND_2_o_equal_17_o<31>5)
     LUT6:I1->O            1   0.203   0.808  ck/counter1[31]_GND_2_o_equal_17_o<31>7 (ck/counter1[31]_GND_2_o_equal_17_o<31>6)
     LUT6:I3->O           27   0.205   1.220  ck/counter1[31]_GND_2_o_equal_17_o<31>13 (ck/counter1[31]_GND_2_o_equal_17_o)
     FDR:R                     0.430          ck/counter1_0
    ----------------------------------------
    Total                      6.830ns (2.368ns logic, 4.462ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ck/temp_hz_big'
  Total number of paths / destination ports: 80 / 27
-------------------------------------------------------------------------
Offset:              4.586ns (Levels of Logic = 3)
  Source:            rstButton (PAD)
  Destination:       seg_0 (FF)
  Destination Clock: ck/temp_hz_big rising

  Data Path: rstButton to seg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.580  rstButton_IBUF (rstButton_IBUF)
     LUT3:I2->O            9   0.205   1.174  Mmux_rst_trigger[31]_GND_1_o_mux_160_OUT11 (rst_trigger[31]_GND_1_o_mux_160_OUT<0>)
     LUT5:I0->O            7   0.203   0.773  _n03841 (_n0384)
     FDS:S                     0.430          seg_0
    ----------------------------------------
    Total                      4.586ns (2.060ns logic, 2.526ns route)
                                       (44.9% logic, 55.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ck/temp_hz2'
  Total number of paths / destination ports: 928735870003105640000000000000000000000000000000000000000000000000000000000000000000000 / 120
-------------------------------------------------------------------------
Offset:              197.289ns (Levels of Logic = 302)
  Source:            sel (PAD)
  Destination:       tens_secs_seg_0 (FF)
  Destination Clock: ck/temp_hz2 rising

  Data Path: sel to tens_secs_seg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   1.222   1.277  sel_IBUF (sel_IBUF)
     LUT5:I0->O           95   0.203   2.073  Mmux_secs[31]_secs[31]_mux_55_OUT6911 (Mmux_secs[31]_secs[31]_mux_55_OUT691)
     LUT4:I1->O           64   0.205   1.640  Mmux_secs[31]_secs[31]_mux_55_OUT6921 (Mmux_secs[31]_secs[31]_mux_55_OUT692)
     LUT6:I5->O           10   0.205   0.961  Mmux_secs[31]_secs[31]_mux_55_OUT90 (secs[31]_secs[31]_mux_55_OUT<7>)
     LUT6:I4->O            1   0.203   0.684  secs[31]_GND_1_o_equal_60_o<31>5 (secs[31]_GND_1_o_equal_60_o<31>4)
     LUT2:I0->O           12   0.203   0.909  secs[31]_GND_1_o_equal_60_o<31>8_SW0 (N150)
     LUT6:I5->O           15   0.205   0.982  secs[31]_GND_1_o_equal_60_o<31>9_2 (secs[31]_GND_1_o_equal_60_o<31>91)
     LUT6:I5->O            1   0.205   0.000  secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_lut<2> (secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_lut<2>)
     MUXCY:S->O            1   0.172   0.000  secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<2> (secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<3> (secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<4> (secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<5> (secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<6> (secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<7> (secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<8> (secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<9> (secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<10> (secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<11> (secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<12> (secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<13> (secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<14> (secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<15> (secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<16> (secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<17> (secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<18> (secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<19> (secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<20> (secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<21> (secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<22> (secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<23> (secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<24> (secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<25> (secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<26> (secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<27> (secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_cy<27>)
     XORCY:CI->O           3   0.180   0.651  secs[31]_GND_1_o_div_64/Msub_a[31]_unary_minus_1_OUT_xor<28> (secs[31]_GND_1_o_div_64/a[31]_unary_minus_1_OUT<28>)
     LUT3:I2->O           16   0.205   1.109  secs[31]_GND_1_o_div_64/Mmux_a[31]_a[31]_mux_1_OUT211 (secs[31]_GND_1_o_div_64/Madd_a[31]_b[4]_add_15_OUT_Madd_cy<28>)
     LUT6:I4->O           12   0.203   1.013  secs[31]_GND_1_o_div_64/BUS_0006_INV_2282_o1 (secs[31]_GND_1_o_div_64/Mmux_a[31]_a[31]_MUX_1497_o1)
     LUT6:I4->O            6   0.203   0.992  secs[31]_GND_1_o_div_64/Mmux_a[31]_a[31]_MUX_1529_o131 (secs[31]_GND_1_o_div_64/Madd_a[31]_GND_6_o_add_19_OUT_Madd_lut<28>)
     LUT6:I2->O           35   0.203   1.335  secs[31]_GND_1_o_div_64/BUS_0008_INV_2280_o1 (secs[31]_GND_1_o_div_64/BUS_0008_INV_2280_o)
     LUT3:I2->O            1   0.205   0.944  secs[31]_GND_1_o_div_64/Mmux_a[31]_a[31]_MUX_1561_o131 (secs[31]_GND_1_o_div_64/a[31]_a[31]_MUX_1564_o)
     LUT6:I0->O           29   0.203   1.250  secs[31]_GND_1_o_div_64/BUS_0009_INV_2279_o2 (secs[31]_GND_1_o_div_64/BUS_0009_INV_2279_o1)
     LUT6:I5->O            5   0.205   0.819  secs[31]_GND_1_o_div_64/Mmux_a[31]_a[31]_MUX_1593_o171 (secs[31]_GND_1_o_div_64/Madd_a[31]_GND_6_o_add_23_OUT_Madd_lut<24>)
     LUT6:I4->O            2   0.203   0.617  secs[31]_GND_1_o_div_64/BUS_0010_INV_2278_o1_SW0 (N64)
     LUT6:I5->O           39   0.205   1.392  secs[31]_GND_1_o_div_64/BUS_0010_INV_2278_o1 (secs[31]_GND_1_o_div_64/BUS_0010_INV_2278_o)
     LUT6:I5->O            3   0.205   0.995  secs[31]_GND_1_o_div_64/Mmux_a[31]_a[31]_MUX_1625_o161 (secs[31]_GND_1_o_div_64/Madd_a[31]_GND_6_o_add_25_OUT_Madd_lut<25>)
     LUT6:I1->O           34   0.203   1.321  secs[31]_GND_1_o_div_64/BUS_0011_INV_2277_o1 (secs[31]_GND_1_o_div_64/BUS_0011_INV_2277_o)
     LUT3:I2->O            2   0.205   0.961  secs[31]_GND_1_o_div_64/Mmux_a[31]_a[31]_MUX_1657_o11 (secs[31]_GND_1_o_div_64/a[31]_a[31]_MUX_1657_o)
     LUT5:I0->O            5   0.203   0.715  secs[31]_GND_1_o_div_64/BUS_0012_INV_2276_o1_SW0 (N68)
     LUT6:I5->O           43   0.205   1.449  secs[31]_GND_1_o_div_64/BUS_0012_INV_2276_o1 (secs[31]_GND_1_o_div_64/BUS_0012_INV_2276_o)
     LUT3:I2->O            2   0.205   0.981  secs[31]_GND_1_o_div_64/Mmux_a[31]_a[31]_MUX_1689_o171 (secs[31]_GND_1_o_div_64/a[31]_a[31]_MUX_1696_o)
     LUT6:I0->O            2   0.203   0.617  secs[31]_GND_1_o_div_64/BUS_0013_INV_2275_o1_SW0 (N70)
     LUT6:I5->O           42   0.205   1.434  secs[31]_GND_1_o_div_64/BUS_0013_INV_2275_o1 (secs[31]_GND_1_o_div_64/BUS_0013_INV_2275_o)
     LUT5:I4->O            3   0.205   0.995  secs[31]_GND_1_o_div_64/Mmux_a[31]_a[31]_MUX_1721_o1111 (secs[31]_GND_1_o_div_64/Madd_a[31]_GND_6_o_add_31_OUT_Madd_lut<20>)
     LUT6:I1->O           24   0.203   1.277  secs[31]_GND_1_o_div_64/BUS_0014_INV_2274_o11 (secs[31]_GND_1_o_div_64/BUS_0014_INV_2274_o1)
     LUT2:I0->O           23   0.203   1.154  secs[31]_GND_1_o_div_64/BUS_0014_INV_2274_o13 (secs[31]_GND_1_o_div_64/BUS_0014_INV_2274_o)
     LUT6:I5->O           12   0.205   0.909  secs[31]_GND_1_o_div_64/BUS_0015_INV_2273_o11 (secs[31]_GND_1_o_div_64/BUS_0015_INV_2273_o1)
     LUT2:I1->O           22   0.205   1.134  secs[31]_GND_1_o_div_64/BUS_0015_INV_2273_o13 (secs[31]_GND_1_o_div_64/BUS_0015_INV_2273_o2)
     LUT6:I5->O            3   0.205   1.015  secs[31]_GND_1_o_div_64/Mmux_a[31]_a[31]_MUX_1785_o171 (secs[31]_GND_1_o_div_64/a[31]_a[31]_MUX_1792_o)
     LUT6:I0->O           33   0.203   1.306  secs[31]_GND_1_o_div_64/BUS_0016_INV_2272_o22 (secs[31]_GND_1_o_div_64/BUS_0016_INV_2272_o21)
     LUT6:I5->O            5   0.205   1.079  secs[31]_GND_1_o_div_64/Mmux_a[31]_a[31]_MUX_1817_o171 (secs[31]_GND_1_o_div_64/a[31]_a[31]_MUX_1824_o)
     LUT6:I0->O            5   0.203   0.819  secs[31]_GND_1_o_div_64/BUS_0017_INV_2271_o22 (secs[31]_GND_1_o_div_64/BUS_0017_INV_2271_o21)
     LUT5:I3->O           60   0.203   1.614  secs[31]_GND_1_o_div_64/BUS_0017_INV_2271_o23 (secs[31]_GND_1_o_div_64/BUS_0017_INV_2271_o)
     LUT3:I2->O            2   0.205   0.845  secs[31]_GND_1_o_div_64/Mmux_a[31]_a[31]_MUX_1849_o131 (secs[31]_GND_1_o_div_64/a[31]_a[31]_MUX_1852_o)
     LUT6:I3->O           39   0.205   1.392  secs[31]_GND_1_o_div_64/BUS_0018_INV_2270_o23 (secs[31]_GND_1_o_div_64/BUS_0018_INV_2270_o)
     LUT5:I4->O            3   0.205   0.995  secs[31]_GND_1_o_div_64/Mmux_a[31]_a[31]_MUX_1881_o131 (secs[31]_GND_1_o_div_64/a[31]_a[31]_MUX_1884_o)
     LUT5:I0->O           40   0.203   1.634  secs[31]_GND_1_o_div_64/BUS_0019_INV_2269_o23 (secs[31]_GND_1_o_div_64/BUS_0019_INV_2269_o22)
     LUT5:I2->O            4   0.205   1.048  secs[31]_GND_1_o_div_64/Mmux_a[31]_a[31]_MUX_1913_o141 (secs[31]_GND_1_o_div_64/a[31]_a[31]_MUX_1917_o)
     LUT6:I0->O           34   0.203   1.549  secs[31]_GND_1_o_div_64/BUS_0020_INV_2268_o23 (secs[31]_GND_1_o_div_64/BUS_0020_INV_2268_o22)
     LUT3:I0->O           33   0.205   1.306  secs[31]_GND_1_o_div_64/BUS_0020_INV_2268_o24 (secs[31]_GND_1_o_div_64/BUS_0020_INV_2268_o)
     LUT6:I5->O            1   0.205   0.580  secs[31]_GND_1_o_div_64/BUS_0021_INV_2267_o23_SW0 (N156)
     LUT6:I5->O           54   0.205   1.574  secs[31]_GND_1_o_div_64/BUS_0021_INV_2267_o24 (secs[31]_GND_1_o_div_64/BUS_0021_INV_2267_o3)
     LUT4:I3->O            2   0.205   0.981  secs[31]_GND_1_o_div_64/Mmux_a[31]_a[31]_MUX_1977_o1181 (secs[31]_GND_1_o_div_64/a[31]_a[31]_MUX_1995_o)
     LUT6:I0->O            2   0.203   0.845  secs[31]_GND_1_o_div_64/BUS_0022_INV_2266_o31 (secs[31]_GND_1_o_div_64/BUS_0022_INV_2266_o3)
     LUT5:I2->O           85   0.205   1.779  secs[31]_GND_1_o_div_64/BUS_0022_INV_2266_o34 (secs[31]_GND_1_o_div_64/BUS_0022_INV_2266_o)
     LUT3:I2->O            4   0.205   1.028  secs[31]_GND_1_o_div_64/Mmux_a[31]_a[31]_MUX_2009_o1151 (secs[31]_GND_1_o_div_64/a[31]_a[31]_MUX_2024_o)
     LUT5:I0->O            1   0.203   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0023_INV_2265_o_lut<1> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0023_INV_2265_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0023_INV_2265_o_cy<1> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0023_INV_2265_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0023_INV_2265_o_cy<2> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0023_INV_2265_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0023_INV_2265_o_cy<3> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0023_INV_2265_o_cy<3>)
     MUXCY:CI->O          88   0.213   1.799  secs[31]_GND_1_o_div_64/Mcompar_BUS_0023_INV_2265_o_cy<4> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0023_INV_2265_o_cy<4>)
     LUT3:I2->O            3   0.205   0.995  secs[31]_GND_1_o_div_64/Mmux_a[31]_a[31]_MUX_2041_o1161 (secs[31]_GND_1_o_div_64/a[31]_a[31]_MUX_2057_o)
     LUT5:I0->O            1   0.203   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0024_INV_2264_o_lut<1> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0024_INV_2264_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0024_INV_2264_o_cy<1> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0024_INV_2264_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0024_INV_2264_o_cy<2> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0024_INV_2264_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0024_INV_2264_o_cy<3> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0024_INV_2264_o_cy<3>)
     MUXCY:CI->O          75   0.213   1.713  secs[31]_GND_1_o_div_64/Mcompar_BUS_0024_INV_2264_o_cy<4> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0024_INV_2264_o_cy<4>)
     LUT5:I4->O            5   0.205   1.059  secs[31]_GND_1_o_div_64/Mmux_a[31]_a[31]_MUX_2073_o1171 (secs[31]_GND_1_o_div_64/a[31]_a[31]_MUX_2090_o)
     LUT5:I0->O            1   0.203   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0025_INV_2263_o_lut<1> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0025_INV_2263_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0025_INV_2263_o_cy<1> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0025_INV_2263_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0025_INV_2263_o_cy<2> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0025_INV_2263_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0025_INV_2263_o_cy<3> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0025_INV_2263_o_cy<3>)
     MUXCY:CI->O          96   0.213   1.851  secs[31]_GND_1_o_div_64/Mcompar_BUS_0025_INV_2263_o_cy<4> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0025_INV_2263_o_cy<4>)
     LUT3:I2->O            3   0.205   0.995  secs[31]_GND_1_o_div_64/Mmux_a[31]_a[31]_MUX_2105_o1181 (secs[31]_GND_1_o_div_64/a[31]_a[31]_MUX_2123_o)
     LUT5:I0->O            1   0.203   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0026_INV_2262_o_lut<1> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0026_INV_2262_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0026_INV_2262_o_cy<1> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0026_INV_2262_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0026_INV_2262_o_cy<2> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0026_INV_2262_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0026_INV_2262_o_cy<3> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0026_INV_2262_o_cy<3>)
     MUXCY:CI->O          82   0.213   1.759  secs[31]_GND_1_o_div_64/Mcompar_BUS_0026_INV_2262_o_cy<4> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0026_INV_2262_o_cy<4>)
     LUT5:I4->O            5   0.205   1.059  secs[31]_GND_1_o_div_64/Mmux_a[31]_a[31]_MUX_2137_o1191 (secs[31]_GND_1_o_div_64/a[31]_a[31]_MUX_2156_o)
     LUT5:I0->O            1   0.203   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0027_INV_2261_o_lut<1> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0027_INV_2261_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0027_INV_2261_o_cy<1> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0027_INV_2261_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0027_INV_2261_o_cy<2> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0027_INV_2261_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0027_INV_2261_o_cy<3> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0027_INV_2261_o_cy<3>)
     MUXCY:CI->O         105   0.213   1.891  secs[31]_GND_1_o_div_64/Mcompar_BUS_0027_INV_2261_o_cy<4> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0027_INV_2261_o_cy<4>)
     LUT3:I2->O            3   0.205   0.995  secs[31]_GND_1_o_div_64/Mmux_a[31]_a[31]_MUX_2169_o1201 (secs[31]_GND_1_o_div_64/a[31]_a[31]_MUX_2189_o)
     LUT5:I0->O            1   0.203   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0028_INV_2260_o_lut<1> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0028_INV_2260_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0028_INV_2260_o_cy<1> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0028_INV_2260_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0028_INV_2260_o_cy<2> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0028_INV_2260_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0028_INV_2260_o_cy<3> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0028_INV_2260_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0028_INV_2260_o_cy<4> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0028_INV_2260_o_cy<4>)
     MUXCY:CI->O          87   0.213   1.792  secs[31]_GND_1_o_div_64/Mcompar_BUS_0028_INV_2260_o_cy<5> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0028_INV_2260_o_cy<5>)
     LUT5:I4->O            5   0.205   1.059  secs[31]_GND_1_o_div_64/Mmux_a[31]_a[31]_MUX_2201_o1211 (secs[31]_GND_1_o_div_64/a[31]_a[31]_MUX_2222_o)
     LUT5:I0->O            1   0.203   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0029_INV_2259_o_lut<1> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0029_INV_2259_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0029_INV_2259_o_cy<1> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0029_INV_2259_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0029_INV_2259_o_cy<2> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0029_INV_2259_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0029_INV_2259_o_cy<3> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0029_INV_2259_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0029_INV_2259_o_cy<4> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0029_INV_2259_o_cy<4>)
     MUXCY:CI->O         112   0.213   1.909  secs[31]_GND_1_o_div_64/Mcompar_BUS_0029_INV_2259_o_cy<5> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0029_INV_2259_o_cy<5>)
     LUT3:I2->O            4   0.205   1.028  secs[31]_GND_1_o_div_64/Mmux_a[31]_a[31]_MUX_2233_o1221 (secs[31]_GND_1_o_div_64/a[31]_a[31]_MUX_2255_o)
     LUT5:I0->O            1   0.203   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0030_INV_2258_o_lut<1> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0030_INV_2258_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0030_INV_2258_o_cy<1> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0030_INV_2258_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0030_INV_2258_o_cy<2> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0030_INV_2258_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0030_INV_2258_o_cy<3> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0030_INV_2258_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0030_INV_2258_o_cy<4> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0030_INV_2258_o_cy<4>)
     MUXCY:CI->O         117   0.213   1.922  secs[31]_GND_1_o_div_64/Mcompar_BUS_0030_INV_2258_o_cy<5> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0030_INV_2258_o_cy<5>)
     LUT3:I2->O            3   0.205   0.995  secs[31]_GND_1_o_div_64/Mmux_n2607271 (secs[31]_GND_1_o_div_64/n2607<4>)
     LUT5:I0->O            1   0.203   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0031_INV_2257_o_lut<0> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0031_INV_2257_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0031_INV_2257_o_cy<0> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0031_INV_2257_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0031_INV_2257_o_cy<1> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0031_INV_2257_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0031_INV_2257_o_cy<2> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0031_INV_2257_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0031_INV_2257_o_cy<3> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0031_INV_2257_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0031_INV_2257_o_cy<4> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0031_INV_2257_o_cy<4>)
     MUXCY:CI->O          96   0.213   1.851  secs[31]_GND_1_o_div_64/Mcompar_BUS_0031_INV_2257_o_cy<5> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0031_INV_2257_o_cy<5>)
     LUT3:I2->O            2   0.205   0.961  secs[31]_GND_1_o_div_64/Mmux_n2611261 (secs[31]_GND_1_o_div_64/n2611<3>)
     LUT5:I0->O            1   0.203   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0032_INV_2256_o_lut<0> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0032_INV_2256_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0032_INV_2256_o_cy<0> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0032_INV_2256_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0032_INV_2256_o_cy<1> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0032_INV_2256_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0032_INV_2256_o_cy<2> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0032_INV_2256_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0032_INV_2256_o_cy<3> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0032_INV_2256_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0032_INV_2256_o_cy<4> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0032_INV_2256_o_cy<4>)
     MUXCY:CI->O          37   0.213   1.363  secs[31]_GND_1_o_div_64/Mcompar_BUS_0032_INV_2256_o_cy<5> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0032_INV_2256_o_cy<5>)
     LUT5:I4->O            2   0.205   0.961  secs[31]_GND_1_o_div_64/Mmux_n2481231 (secs[31]_GND_1_o_div_64/n2481<2>)
     LUT5:I0->O            1   0.203   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0033_INV_2255_o_lut<0> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0033_INV_2255_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0033_INV_2255_o_cy<0> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0033_INV_2255_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0033_INV_2255_o_cy<1> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0033_INV_2255_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0033_INV_2255_o_cy<2> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0033_INV_2255_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0033_INV_2255_o_cy<3> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0033_INV_2255_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0033_INV_2255_o_cy<4> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0033_INV_2255_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Mcompar_BUS_0033_INV_2255_o_cy<5> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0033_INV_2255_o_cy<5>)
     MUXCY:CI->O           4   0.213   0.684  secs[31]_GND_1_o_div_64/Mcompar_BUS_0033_INV_2255_o_cy<6> (secs[31]_GND_1_o_div_64/Mcompar_BUS_0033_INV_2255_o_cy<6>)
     LUT1:I0->O            1   0.205   0.000  secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<0>_rt (secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<0>_rt)
     MUXCY:S->O            1   0.172   0.000  secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<0> (secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<1> (secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<2> (secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<3> (secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<4> (secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<5> (secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<6> (secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<7> (secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<8> (secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<9> (secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<10> (secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<11> (secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<12> (secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<13> (secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<14> (secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<15> (secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<16> (secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<17> (secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<18> (secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<19> (secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<20> (secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<21> (secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<22> (secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<23> (secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<24> (secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<25> (secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<26> (secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<27> (secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<28> (secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<28>)
     MUXCY:CI->O           0   0.019   0.000  secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<29> (secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_cy<29>)
     XORCY:CI->O         100   0.180   1.878  secs[31]_GND_1_o_div_64/Madd_GND_6_o_BUS_0001_add_70_OUT[32:0]_xor<30> (secs[31]_GND_1_o_div_64/GND_6_o_BUS_0001_add_70_OUT[32:0]<30>)
     LUT2:I1->O            1   0.205   0.000  secs[31]_GND_1_o_rem_65/Msub_a[31]_unary_minus_1_OUT_lut<30>1 (secs[31]_GND_1_o_rem_65/Msub_a[31]_unary_minus_1_OUT_lut<30>1)
     MUXCY:S->O            0   0.172   0.000  secs[31]_GND_1_o_rem_65/Msub_a[31]_unary_minus_1_OUT_cy<30> (secs[31]_GND_1_o_rem_65/Msub_a[31]_unary_minus_1_OUT_cy<30>)
     XORCY:CI->O           3   0.180   0.651  secs[31]_GND_1_o_rem_65/Msub_a[31]_unary_minus_1_OUT_xor<31> (secs[31]_GND_1_o_rem_65/a[31]_unary_minus_1_OUT<31>)
     LUT6:I5->O            9   0.205   1.058  secs[31]_GND_1_o_rem_65/BUS_0006_INV_222_o1 (secs[31]_GND_1_o_rem_65/BUS_0006_INV_222_o)
     LUT5:I2->O           12   0.205   0.908  secs[31]_GND_1_o_rem_65/Mmux_a[31]_a[31]_MUX_453_o121 (secs[31]_GND_1_o_rem_65/a[31]_a[31]_MUX_455_o)
     MUXCY:DI->O           1   0.145   0.000  secs[31]_GND_1_o_rem_65/Madd_a[31]_GND_3_o_add_19_OUT_Madd_cy<29> (secs[31]_GND_1_o_rem_65/Madd_a[31]_GND_3_o_add_19_OUT_Madd_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  secs[31]_GND_1_o_rem_65/Madd_a[31]_GND_3_o_add_19_OUT_Madd_cy<30> (secs[31]_GND_1_o_rem_65/Madd_a[31]_GND_3_o_add_19_OUT_Madd_cy<30>)
     XORCY:CI->O           2   0.180   0.617  secs[31]_GND_1_o_rem_65/Madd_a[31]_GND_3_o_add_19_OUT_Madd_xor<31> (secs[31]_GND_1_o_rem_65/a[31]_GND_3_o_add_19_OUT<31>)
     LUT6:I5->O            1   0.205   0.808  secs[31]_GND_1_o_rem_65/Mmux_a[31]_a[31]_MUX_485_o17 (secs[31]_GND_1_o_rem_65/a[31]_a[31]_MUX_485_o)
     LUT6:I3->O           34   0.205   1.321  secs[31]_GND_1_o_rem_65/BUS_0009_INV_321_o1 (secs[31]_GND_1_o_rem_65/BUS_0009_INV_321_o)
     LUT5:I4->O           11   0.205   1.111  secs[31]_GND_1_o_rem_65/Mmux_a[31]_a[31]_MUX_517_o151 (secs[31]_GND_1_o_rem_65/Madd_a[31]_GND_3_o_add_23_OUT_Madd_lut<26>)
     LUT6:I3->O           27   0.205   1.221  secs[31]_GND_1_o_rem_65/BUS_0010_INV_354_o1 (secs[31]_GND_1_o_rem_65/BUS_0010_INV_354_o)
     LUT6:I5->O           11   0.205   1.111  secs[31]_GND_1_o_rem_65/BUS_0011_INV_387_o1_SW0 (N44)
     LUT6:I3->O           26   0.205   1.207  secs[31]_GND_1_o_rem_65/BUS_0011_INV_387_o1 (secs[31]_GND_1_o_rem_65/BUS_0011_INV_387_o)
     LUT3:I2->O            1   0.205   0.924  secs[31]_GND_1_o_rem_65/Mmux_a[31]_a[31]_MUX_581_o191 (secs[31]_GND_1_o_rem_65/Madd_a[31]_GND_3_o_add_27_OUT_Madd_lut<22>)
     LUT5:I0->O           14   0.203   0.958  secs[31]_GND_1_o_rem_65/BUS_0012_INV_420_o1_SW0 (N46)
     LUT6:I5->O           21   0.205   1.114  secs[31]_GND_1_o_rem_65/BUS_0012_INV_420_o1 (secs[31]_GND_1_o_rem_65/BUS_0012_INV_420_o)
     LUT6:I5->O           21   0.205   1.114  secs[31]_GND_1_o_rem_65/BUS_0013_INV_453_o1_SW0 (N48)
     LUT6:I5->O            4   0.205   0.684  secs[31]_GND_1_o_rem_65/BUS_0013_INV_453_o1 (secs[31]_GND_1_o_rem_65/BUS_0013_INV_453_o)
     LUT3:I2->O            4   0.205   1.028  secs[31]_GND_1_o_rem_65/Mmux_a[31]_a[31]_MUX_645_o191 (secs[31]_GND_1_o_rem_65/Madd_a[31]_GND_3_o_add_31_OUT_Madd_lut<22>)
     LUT5:I0->O           26   0.203   1.207  secs[31]_GND_1_o_rem_65/BUS_0014_INV_486_o11 (secs[31]_GND_1_o_rem_65/BUS_0014_INV_486_o1)
     LUT6:I5->O            3   0.205   0.995  secs[31]_GND_1_o_rem_65/Mmux_a[31]_a[31]_MUX_677_o114 (secs[31]_GND_1_o_rem_65/a[31]_a[31]_MUX_678_o)
     LUT6:I1->O            1   0.203   0.580  secs[31]_GND_1_o_rem_65/BUS_0015_INV_519_o21 (secs[31]_GND_1_o_rem_65/BUS_0015_INV_519_o2)
     LUT6:I5->O           57   0.205   1.594  secs[31]_GND_1_o_rem_65/BUS_0015_INV_519_o23 (secs[31]_GND_1_o_rem_65/BUS_0015_INV_519_o)
     LUT3:I2->O            2   0.205   0.961  secs[31]_GND_1_o_rem_65/Mmux_a[31]_a[31]_MUX_709_o191 (secs[31]_GND_1_o_rem_65/a[31]_a[31]_MUX_718_o)
     LUT5:I0->O            7   0.203   0.774  secs[31]_GND_1_o_rem_65/BUS_0016_INV_552_o22 (secs[31]_GND_1_o_rem_65/BUS_0016_INV_552_o21)
     LUT6:I5->O           42   0.205   1.434  secs[31]_GND_1_o_rem_65/BUS_0016_INV_552_o23 (secs[31]_GND_1_o_rem_65/BUS_0016_INV_552_o)
     LUT5:I4->O            4   0.205   1.028  secs[31]_GND_1_o_rem_65/Mmux_a[31]_a[31]_MUX_741_o131 (secs[31]_GND_1_o_rem_65/a[31]_a[31]_MUX_744_o)
     LUT6:I1->O            1   0.203   0.580  secs[31]_GND_1_o_rem_65/BUS_0017_INV_585_o21 (secs[31]_GND_1_o_rem_65/BUS_0017_INV_585_o2)
     LUT6:I5->O           56   0.205   1.588  secs[31]_GND_1_o_rem_65/BUS_0017_INV_585_o24 (secs[31]_GND_1_o_rem_65/BUS_0017_INV_585_o)
     LUT5:I4->O            1   0.205   0.944  secs[31]_GND_1_o_rem_65/Mmux_a[31]_a[31]_MUX_773_o1131 (secs[31]_GND_1_o_rem_65/Madd_a[31]_GND_3_o_add_39_OUT_Madd_lut<18>)
     LUT6:I0->O           35   0.203   1.335  secs[31]_GND_1_o_rem_65/BUS_0018_INV_618_o24 (secs[31]_GND_1_o_rem_65/BUS_0018_INV_618_o)
     LUT5:I4->O            3   0.205   0.995  secs[31]_GND_1_o_rem_65/Mmux_a[31]_a[31]_MUX_805_o1141 (secs[31]_GND_1_o_rem_65/Madd_a[31]_GND_3_o_add_41_OUT_Madd_lut<17>)
     LUT5:I0->O           37   0.203   1.591  secs[31]_GND_1_o_rem_65/BUS_0019_INV_651_o23 (secs[31]_GND_1_o_rem_65/BUS_0019_INV_651_o22)
     LUT5:I2->O            5   0.205   1.059  secs[31]_GND_1_o_rem_65/Mmux_a[31]_a[31]_MUX_837_o1171 (secs[31]_GND_1_o_rem_65/Madd_a[31]_GND_3_o_add_43_OUT_Madd_lut<14>)
     LUT5:I0->O           16   0.203   1.109  secs[31]_GND_1_o_rem_65/BUS_0020_INV_684_o23 (secs[31]_GND_1_o_rem_65/BUS_0020_INV_684_o22)
     LUT5:I3->O           59   0.203   1.607  secs[31]_GND_1_o_rem_65/BUS_0020_INV_684_o24 (secs[31]_GND_1_o_rem_65/BUS_0020_INV_684_o)
     LUT3:I2->O            3   0.205   1.015  secs[31]_GND_1_o_rem_65/Mmux_a[31]_a[31]_MUX_869_o1101 (secs[31]_GND_1_o_rem_65/a[31]_a[31]_MUX_879_o)
     LUT6:I0->O            2   0.203   0.617  secs[31]_GND_1_o_rem_65/BUS_0021_INV_717_o32 (secs[31]_GND_1_o_rem_65/BUS_0021_INV_717_o31)
     LUT6:I5->O           78   0.205   1.733  secs[31]_GND_1_o_rem_65/BUS_0021_INV_717_o34 (secs[31]_GND_1_o_rem_65/BUS_0021_INV_717_o)
     LUT5:I4->O            2   0.205   0.961  secs[31]_GND_1_o_rem_65/Mmux_a[31]_a[31]_MUX_901_o141 (secs[31]_GND_1_o_rem_65/a[31]_a[31]_MUX_905_o)
     LUT5:I0->O            5   0.203   0.943  secs[31]_GND_1_o_rem_65/BUS_0022_INV_750_o31 (secs[31]_GND_1_o_rem_65/BUS_0022_INV_750_o3)
     LUT6:I3->O           58   0.205   1.601  secs[31]_GND_1_o_rem_65/BUS_0022_INV_750_o35 (secs[31]_GND_1_o_rem_65/BUS_0022_INV_750_o)
     LUT5:I4->O            5   0.205   1.059  secs[31]_GND_1_o_rem_65/Mmux_a[31]_a[31]_MUX_933_o1101 (secs[31]_GND_1_o_rem_65/a[31]_a[31]_MUX_943_o)
     LUT5:I0->O            1   0.203   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0023_INV_783_o_lut<2> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0023_INV_783_o_lut<2>)
     MUXCY:S->O            1   0.172   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0023_INV_783_o_cy<2> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0023_INV_783_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0023_INV_783_o_cy<3> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0023_INV_783_o_cy<3>)
     MUXCY:CI->O          83   0.213   1.766  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0023_INV_783_o_cy<4> (secs[31]_GND_1_o_rem_65/BUS_0023_INV_783_o)
     LUT3:I2->O            3   0.205   0.995  secs[31]_GND_1_o_rem_65/Mmux_a[31]_a[31]_MUX_965_o1161 (secs[31]_GND_1_o_rem_65/a[31]_a[31]_MUX_981_o)
     LUT5:I0->O            1   0.203   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0024_INV_816_o_lut<1> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0024_INV_816_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0024_INV_816_o_cy<1> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0024_INV_816_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0024_INV_816_o_cy<2> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0024_INV_816_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0024_INV_816_o_cy<3> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0024_INV_816_o_cy<3>)
     MUXCY:CI->O          70   0.213   1.680  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0024_INV_816_o_cy<4> (secs[31]_GND_1_o_rem_65/BUS_0024_INV_816_o)
     LUT5:I4->O            5   0.205   1.059  secs[31]_GND_1_o_rem_65/Mmux_a[31]_a[31]_MUX_1000_o1141 (secs[31]_GND_1_o_rem_65/a[31]_a[31]_MUX_1014_o)
     LUT5:I0->O            1   0.203   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0025_INV_849_o_lut<1> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0025_INV_849_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0025_INV_849_o_cy<1> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0025_INV_849_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0025_INV_849_o_cy<2> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0025_INV_849_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0025_INV_849_o_cy<3> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0025_INV_849_o_cy<3>)
     MUXCY:CI->O          91   0.213   1.818  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0025_INV_849_o_cy<4> (secs[31]_GND_1_o_rem_65/BUS_0025_INV_849_o)
     LUT3:I2->O            3   0.205   0.995  secs[31]_GND_1_o_rem_65/Mmux_a[31]_a[31]_MUX_1029_o1181 (secs[31]_GND_1_o_rem_65/a[31]_a[31]_MUX_1047_o)
     LUT5:I0->O            1   0.203   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0026_INV_882_o_lut<1> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0026_INV_882_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0026_INV_882_o_cy<1> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0026_INV_882_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0026_INV_882_o_cy<2> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0026_INV_882_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0026_INV_882_o_cy<3> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0026_INV_882_o_cy<3>)
     MUXCY:CI->O          77   0.213   1.726  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0026_INV_882_o_cy<4> (secs[31]_GND_1_o_rem_65/BUS_0026_INV_882_o)
     LUT5:I4->O            5   0.205   1.059  secs[31]_GND_1_o_rem_65/Mmux_a[31]_a[31]_MUX_1061_o1191 (secs[31]_GND_1_o_rem_65/a[31]_a[31]_MUX_1080_o)
     LUT5:I0->O            1   0.203   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0027_INV_915_o_lut<1> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0027_INV_915_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0027_INV_915_o_cy<1> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0027_INV_915_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0027_INV_915_o_cy<2> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0027_INV_915_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0027_INV_915_o_cy<3> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0027_INV_915_o_cy<3>)
     MUXCY:CI->O         100   0.213   1.878  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0027_INV_915_o_cy<4> (secs[31]_GND_1_o_rem_65/BUS_0027_INV_915_o)
     LUT3:I2->O            3   0.205   0.995  secs[31]_GND_1_o_rem_65/Mmux_a[31]_a[31]_MUX_1093_o1201 (secs[31]_GND_1_o_rem_65/a[31]_a[31]_MUX_1113_o)
     LUT5:I0->O            1   0.203   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0028_INV_948_o_lut<1> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0028_INV_948_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0028_INV_948_o_cy<1> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0028_INV_948_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0028_INV_948_o_cy<2> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0028_INV_948_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0028_INV_948_o_cy<3> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0028_INV_948_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0028_INV_948_o_cy<4> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0028_INV_948_o_cy<4>)
     MUXCY:CI->O          82   0.213   1.759  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0028_INV_948_o_cy<5> (secs[31]_GND_1_o_rem_65/BUS_0028_INV_948_o)
     LUT5:I4->O            5   0.205   1.059  secs[31]_GND_1_o_rem_65/Mmux_a[31]_a[31]_MUX_1125_o1211 (secs[31]_GND_1_o_rem_65/a[31]_a[31]_MUX_1146_o)
     LUT5:I0->O            1   0.203   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0029_INV_981_o_lut<1> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0029_INV_981_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0029_INV_981_o_cy<1> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0029_INV_981_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0029_INV_981_o_cy<2> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0029_INV_981_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0029_INV_981_o_cy<3> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0029_INV_981_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0029_INV_981_o_cy<4> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0029_INV_981_o_cy<4>)
     MUXCY:CI->O         107   0.213   1.896  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0029_INV_981_o_cy<5> (secs[31]_GND_1_o_rem_65/BUS_0029_INV_981_o)
     LUT3:I2->O            4   0.205   1.028  secs[31]_GND_1_o_rem_65/Mmux_a[31]_a[31]_MUX_1157_o1221 (secs[31]_GND_1_o_rem_65/a[31]_a[31]_MUX_1179_o)
     LUT5:I0->O            1   0.203   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0030_INV_1014_o_lut<1> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0030_INV_1014_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0030_INV_1014_o_cy<1> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0030_INV_1014_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0030_INV_1014_o_cy<2> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0030_INV_1014_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0030_INV_1014_o_cy<3> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0030_INV_1014_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0030_INV_1014_o_cy<4> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0030_INV_1014_o_cy<4>)
     MUXCY:CI->O         112   0.213   1.909  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0030_INV_1014_o_cy<5> (secs[31]_GND_1_o_rem_65/BUS_0030_INV_1014_o)
     LUT3:I2->O            4   0.205   1.028  secs[31]_GND_1_o_rem_65/Mmux_a[31]_a[31]_MUX_1189_o1271 (secs[31]_GND_1_o_rem_65/a[31]_a[31]_MUX_1216_o)
     LUT5:I0->O            1   0.203   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0031_INV_1047_o_lut<0> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0031_INV_1047_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0031_INV_1047_o_cy<0> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0031_INV_1047_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0031_INV_1047_o_cy<1> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0031_INV_1047_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0031_INV_1047_o_cy<2> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0031_INV_1047_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0031_INV_1047_o_cy<3> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0031_INV_1047_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0031_INV_1047_o_cy<4> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0031_INV_1047_o_cy<4>)
     MUXCY:CI->O          91   0.213   1.818  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0031_INV_1047_o_cy<5> (secs[31]_GND_1_o_rem_65/BUS_0031_INV_1047_o)
     LUT3:I2->O            2   0.205   0.961  secs[31]_GND_1_o_rem_65/Mmux_a[31]_a[31]_MUX_1221_o1281 (secs[31]_GND_1_o_rem_65/a[31]_a[31]_MUX_1249_o)
     LUT5:I0->O            1   0.203   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0032_INV_1080_o_lut<0> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0032_INV_1080_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0032_INV_1080_o_cy<0> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0032_INV_1080_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0032_INV_1080_o_cy<1> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0032_INV_1080_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0032_INV_1080_o_cy<2> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0032_INV_1080_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0032_INV_1080_o_cy<3> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0032_INV_1080_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0032_INV_1080_o_cy<4> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0032_INV_1080_o_cy<4>)
     MUXCY:CI->O          35   0.213   1.335  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0032_INV_1080_o_cy<5> (secs[31]_GND_1_o_rem_65/BUS_0032_INV_1080_o)
     LUT3:I2->O            4   0.205   1.028  secs[31]_GND_1_o_rem_65/Mmux_a[31]_a[31]_MUX_1253_o1291 (secs[31]_GND_1_o_rem_65/a[31]_a[31]_MUX_1282_o)
     LUT5:I0->O            1   0.203   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0033_INV_1113_o_lut<0> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0033_INV_1113_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0033_INV_1113_o_cy<0> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0033_INV_1113_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0033_INV_1113_o_cy<1> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0033_INV_1113_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0033_INV_1113_o_cy<2> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0033_INV_1113_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0033_INV_1113_o_cy<3> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0033_INV_1113_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0033_INV_1113_o_cy<4> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0033_INV_1113_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0033_INV_1113_o_cy<5> (secs[31]_GND_1_o_rem_65/Mcompar_BUS_0033_INV_1113_o_cy<5>)
     MUXCY:CI->O           4   0.213   0.684  secs[31]_GND_1_o_rem_65/Mcompar_BUS_0033_INV_1113_o_cy<6> (secs[31]_GND_1_o_rem_65/BUS_0033_INV_1113_o)
     LUT5:I4->O            7   0.205   1.002  secs[31]_GND_1_o_rem_65/Mmux_a[31]_a[31]_mux_1_OUT1111 (secs[31]_GND_1_o_rem_65_OUT<1>)
     LUT6:I3->O            1   0.205   0.000  Mram__n036051 (Mram__n03605)
     FDR:D                     0.102          tens_secs_seg_5
    ----------------------------------------
    Total                    197.289ns (40.168ns logic, 157.121ns route)
                                       (20.4% logic, 79.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 76 / 76
-------------------------------------------------------------------------
Offset:              5.497ns (Levels of Logic = 3)
  Source:            pauseButton (PAD)
  Destination:       ck/counter1_25 (FF)
  Destination Clock: clk rising

  Data Path: pauseButton to ck/counter1_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.617  pauseButton_IBUF (pauseButton_IBUF)
     LUT6:I5->O           28   0.205   1.599  ck/Mmux_paused[31]_paused[31]_mux_11_OUT11 (ck/paused[31]_paused[31]_mux_11_OUT<0>)
     LUT6:I0->O           27   0.203   1.220  ck/counter1[31]_GND_2_o_equal_17_o<31>13 (ck/counter1[31]_GND_2_o_equal_17_o)
     FDR:R                     0.430          ck/counter1_0
    ----------------------------------------
    Total                      5.497ns (2.060ns logic, 3.437ns route)
                                       (37.5% logic, 62.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ck/temp_hz_big'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            seg_6 (FF)
  Destination:       seg<6> (PAD)
  Source Clock:      ck/temp_hz_big rising

  Data Path: seg_6 to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              1   0.447   0.579  seg_6 (seg_6)
     OBUF:I->O                 2.571          seg_6_OBUF (seg<6>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock ck/temp_hz2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck/temp_hz2    |  197.939|         |         |         |
ck/temp_hz_big |  199.069|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ck/temp_hz_big
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck/temp_hz2    |    5.465|         |         |         |
ck/temp_hz_big |    8.892|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.830|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 108.00 secs
Total CPU time to Xst completion: 107.17 secs
 
--> 

Total memory usage is 345096 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  309 (   0 filtered)
Number of infos    :    9 (   0 filtered)

