-- Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus II License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition"

-- DATE "01/30/2015 13:56:00"

-- 
-- Device: Altera EP4CE22F17C6 Package FBGA256
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	DE0_NANO_PWM IS
    PORT (
	CLOCK_50 : IN std_logic;
	LED : BUFFER std_logic_vector(7 DOWNTO 0);
	SW : IN std_logic_vector(3 DOWNTO 0);
	KEY : IN std_logic_vector(1 DOWNTO 0);
	RESET_FA : BUFFER std_logic_vector(2 DOWNTO 0);
	PWM1L_FA : BUFFER std_logic_vector(2 DOWNTO 0);
	PWM1H_FA : BUFFER std_logic_vector(2 DOWNTO 0);
	PWM2L_FA : BUFFER std_logic_vector(2 DOWNTO 0);
	PWM2H_FA : BUFFER std_logic_vector(2 DOWNTO 0);
	INT0_FA : IN std_logic_vector(2 DOWNTO 0);
	RESET_FB : BUFFER std_logic_vector(2 DOWNTO 0);
	PWM1L_FB : BUFFER std_logic_vector(2 DOWNTO 0);
	PWM1H_FB : BUFFER std_logic_vector(2 DOWNTO 0);
	PWM2L_FB : BUFFER std_logic_vector(2 DOWNTO 0);
	PWM2H_FB : BUFFER std_logic_vector(2 DOWNTO 0);
	INT0_FB : IN std_logic_vector(2 DOWNTO 0);
	RESET_FC : BUFFER std_logic_vector(2 DOWNTO 0);
	PWM1L_FC : BUFFER std_logic_vector(2 DOWNTO 0);
	PWM1H_FC : BUFFER std_logic_vector(2 DOWNTO 0);
	PWM2L_FC : BUFFER std_logic_vector(2 DOWNTO 0);
	PWM2H_FC : BUFFER std_logic_vector(2 DOWNTO 0);
	INT0_FC : IN std_logic_vector(2 DOWNTO 0);
	GPIO_0 : BUFFER std_logic_vector(3 DOWNTO 0)
	);
END DE0_NANO_PWM;

-- Design Ports Information
-- LED[0]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED[1]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED[2]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED[3]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED[4]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED[5]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED[6]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED[7]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RESET_FA[0]	=>  Location: PIN_L13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RESET_FA[1]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RESET_FA[2]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PWM1L_FA[0]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PWM1L_FA[1]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PWM1L_FA[2]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PWM1H_FA[0]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PWM1H_FA[1]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PWM1H_FA[2]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PWM2L_FA[0]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PWM2L_FA[1]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PWM2L_FA[2]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PWM2H_FA[0]	=>  Location: PIN_L14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PWM2H_FA[1]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PWM2H_FA[2]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RESET_FB[0]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RESET_FB[1]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RESET_FB[2]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PWM1L_FB[0]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PWM1L_FB[1]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PWM1L_FB[2]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PWM1H_FB[0]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PWM1H_FB[1]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PWM1H_FB[2]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PWM2L_FB[0]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PWM2L_FB[1]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PWM2L_FB[2]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PWM2H_FB[0]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PWM2H_FB[1]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PWM2H_FB[2]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RESET_FC[0]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RESET_FC[1]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RESET_FC[2]	=>  Location: PIN_N11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PWM1L_FC[0]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PWM1L_FC[1]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PWM1L_FC[2]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PWM1H_FC[0]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PWM1H_FC[1]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PWM1H_FC[2]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PWM2L_FC[0]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PWM2L_FC[1]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PWM2L_FC[2]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PWM2H_FC[0]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PWM2H_FC[1]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PWM2H_FC[2]	=>  Location: PIN_N12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO_0[0]	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO_0[1]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO_0[2]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO_0[3]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INT0_FA[0]	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INT0_FA[1]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INT0_FA[2]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INT0_FB[0]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INT0_FB[1]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INT0_FB[2]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INT0_FC[0]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INT0_FC[1]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INT0_FC[2]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF DE0_NANO_PWM IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_LED : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_SW : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_KEY : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_RESET_FA : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_PWM1L_FA : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_PWM1H_FA : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_PWM2L_FA : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_PWM2H_FA : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_INT0_FA : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_RESET_FB : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_PWM1L_FB : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_PWM1H_FB : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_PWM2L_FB : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_PWM2H_FB : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_INT0_FB : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_RESET_FC : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_PWM1L_FC : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_PWM1H_FC : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_PWM2L_FC : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_PWM2H_FC : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_INT0_FC : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_GPIO_0 : std_logic_vector(3 DOWNTO 0);
SIGNAL \upll|altpll_component|auto_generated|pll1_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \upll|altpll_component|auto_generated|pll1_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \usin_a|Mux6_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \usin_a|Mux6_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \usin_a|Mux6_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \usin_a|Mux6_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \usin_a|Mux6_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \usin_a|Mux6_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \usin_b|Mux6_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \usin_b|Mux6_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \usin_b|Mux6_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \usin_b|Mux6_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \usin_b|Mux6_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \usin_b|Mux6_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \usin_c|Mux6_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \usin_c|Mux6_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \usin_c|Mux6_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \usin_c|Mux6_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \usin_c|Mux6_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \usin_c|Mux6_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \rst~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u1|clk_out_bi~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \INT0_FA[1]~input_o\ : std_logic;
SIGNAL \INT0_FA[0]~input_o\ : std_logic;
SIGNAL \INT0_FA[2]~input_o\ : std_logic;
SIGNAL \err_FA~0_combout\ : std_logic;
SIGNAL \INT0_FB[1]~input_o\ : std_logic;
SIGNAL \INT0_FB[0]~input_o\ : std_logic;
SIGNAL \INT0_FB[2]~input_o\ : std_logic;
SIGNAL \err_FB~0_combout\ : std_logic;
SIGNAL \INT0_FC[2]~input_o\ : std_logic;
SIGNAL \INT0_FC[0]~input_o\ : std_logic;
SIGNAL \INT0_FC[1]~input_o\ : std_logic;
SIGNAL \err_FC~0_combout\ : std_logic;
SIGNAL \err_FABC~0_combout\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \upll|altpll_component|auto_generated|wire_pll1_fbout\ : std_logic;
SIGNAL \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \en_PWM~0_combout\ : std_logic;
SIGNAL \en_PWM~q\ : std_logic;
SIGNAL \ucr5|Add2~0_combout\ : std_logic;
SIGNAL \rst~feeder_combout\ : std_logic;
SIGNAL \rst~q\ : std_logic;
SIGNAL \rst~clkctrl_outclk\ : std_logic;
SIGNAL \ucr1|c_int[1]~16_cout\ : std_logic;
SIGNAL \ucr1|c_int[1]~17_combout\ : std_logic;
SIGNAL \ucr1|Add1~0_combout\ : std_logic;
SIGNAL \ucr1|c_int[11]~41_combout\ : std_logic;
SIGNAL \ucr1|c_int[11]~42_combout\ : std_logic;
SIGNAL \ucr1|c_int[11]~38_combout\ : std_logic;
SIGNAL \ucr1|c_int[11]~43_combout\ : std_logic;
SIGNAL \ucr1|c_int[11]~37_combout\ : std_logic;
SIGNAL \ucr1|c_int[11]~39_combout\ : std_logic;
SIGNAL \ucr1|c_int[11]~40_combout\ : std_logic;
SIGNAL \ucr1|dir_int~q\ : std_logic;
SIGNAL \ucr1|c_int[11]~46\ : std_logic;
SIGNAL \ucr1|c_int[12]~47_combout\ : std_logic;
SIGNAL \ucr1|Add1~1\ : std_logic;
SIGNAL \ucr1|Add1~3\ : std_logic;
SIGNAL \ucr1|Add1~5\ : std_logic;
SIGNAL \ucr1|Add1~7\ : std_logic;
SIGNAL \ucr1|Add1~9\ : std_logic;
SIGNAL \ucr1|Add1~11\ : std_logic;
SIGNAL \ucr1|Add1~13\ : std_logic;
SIGNAL \ucr1|Add1~15\ : std_logic;
SIGNAL \ucr1|Add1~17\ : std_logic;
SIGNAL \ucr1|Add1~19\ : std_logic;
SIGNAL \ucr1|Add1~21\ : std_logic;
SIGNAL \ucr1|Add1~22_combout\ : std_logic;
SIGNAL \ucr1|c_int[12]~48\ : std_logic;
SIGNAL \ucr1|c_int[13]~49_combout\ : std_logic;
SIGNAL \ucr1|Add1~23\ : std_logic;
SIGNAL \ucr1|Add1~24_combout\ : std_logic;
SIGNAL \ucr1|c_int[13]~50\ : std_logic;
SIGNAL \ucr1|c_int[14]~51_combout\ : std_logic;
SIGNAL \ucr1|Add1~25\ : std_logic;
SIGNAL \ucr1|Add1~26_combout\ : std_logic;
SIGNAL \ucr1|c_int[14]~52\ : std_logic;
SIGNAL \ucr1|c_int[15]~53_combout\ : std_logic;
SIGNAL \ucr1|Add1~27\ : std_logic;
SIGNAL \ucr1|Add1~28_combout\ : std_logic;
SIGNAL \PWM1_FA01|LessThan0~25_combout\ : std_logic;
SIGNAL \ucr1|c_int[11]~44_combout\ : std_logic;
SIGNAL \ucr1|c_int[1]~18\ : std_logic;
SIGNAL \ucr1|c_int[2]~19_combout\ : std_logic;
SIGNAL \ucr1|Add1~2_combout\ : std_logic;
SIGNAL \ucr1|c_int[2]~20\ : std_logic;
SIGNAL \ucr1|c_int[3]~21_combout\ : std_logic;
SIGNAL \ucr1|Add1~4_combout\ : std_logic;
SIGNAL \ucr1|c_int[3]~22\ : std_logic;
SIGNAL \ucr1|c_int[4]~23_combout\ : std_logic;
SIGNAL \ucr1|Add1~6_combout\ : std_logic;
SIGNAL \ucr1|c_int[4]~24\ : std_logic;
SIGNAL \ucr1|c_int[5]~25_combout\ : std_logic;
SIGNAL \ucr1|Add1~8_combout\ : std_logic;
SIGNAL \ucr1|c_int[5]~26\ : std_logic;
SIGNAL \ucr1|c_int[6]~27_combout\ : std_logic;
SIGNAL \ucr1|Add1~10_combout\ : std_logic;
SIGNAL \ucr1|c_int[6]~28\ : std_logic;
SIGNAL \ucr1|c_int[7]~29_combout\ : std_logic;
SIGNAL \ucr1|Add1~12_combout\ : std_logic;
SIGNAL \ucr1|c_int[7]~30\ : std_logic;
SIGNAL \ucr1|c_int[8]~31_combout\ : std_logic;
SIGNAL \ucr1|Add1~14_combout\ : std_logic;
SIGNAL \ucr1|c_int[8]~32\ : std_logic;
SIGNAL \ucr1|c_int[9]~33_combout\ : std_logic;
SIGNAL \ucr1|Add1~16_combout\ : std_logic;
SIGNAL \ucr1|c_int[9]~34\ : std_logic;
SIGNAL \ucr1|c_int[10]~35_combout\ : std_logic;
SIGNAL \ucr1|Add1~18_combout\ : std_logic;
SIGNAL \ucr1|c_int[10]~36\ : std_logic;
SIGNAL \ucr1|c_int[11]~45_combout\ : std_logic;
SIGNAL \ucr1|Add1~20_combout\ : std_logic;
SIGNAL \PWM1_FA01|LessThan0~24_combout\ : std_logic;
SIGNAL \u1|count[0]~16_combout\ : std_logic;
SIGNAL \u1|count[0]~17\ : std_logic;
SIGNAL \u1|count[1]~18_combout\ : std_logic;
SIGNAL \u1|count[1]~19\ : std_logic;
SIGNAL \u1|count[2]~20_combout\ : std_logic;
SIGNAL \u1|count[2]~21\ : std_logic;
SIGNAL \u1|count[3]~22_combout\ : std_logic;
SIGNAL \u1|LessThan0~0_combout\ : std_logic;
SIGNAL \u1|count[3]~23\ : std_logic;
SIGNAL \u1|count[4]~24_combout\ : std_logic;
SIGNAL \u1|count[4]~25\ : std_logic;
SIGNAL \u1|count[5]~26_combout\ : std_logic;
SIGNAL \u1|count[5]~27\ : std_logic;
SIGNAL \u1|count[6]~28_combout\ : std_logic;
SIGNAL \u1|count[6]~29\ : std_logic;
SIGNAL \u1|count[7]~30_combout\ : std_logic;
SIGNAL \u1|count[7]~31\ : std_logic;
SIGNAL \u1|count[8]~32_combout\ : std_logic;
SIGNAL \u1|count[8]~33\ : std_logic;
SIGNAL \u1|count[9]~34_combout\ : std_logic;
SIGNAL \u1|count[9]~35\ : std_logic;
SIGNAL \u1|count[10]~36_combout\ : std_logic;
SIGNAL \u1|count[10]~37\ : std_logic;
SIGNAL \u1|count[11]~38_combout\ : std_logic;
SIGNAL \u1|LessThan0~2_combout\ : std_logic;
SIGNAL \u1|count[11]~39\ : std_logic;
SIGNAL \u1|count[12]~40_combout\ : std_logic;
SIGNAL \u1|count[12]~41\ : std_logic;
SIGNAL \u1|count[13]~42_combout\ : std_logic;
SIGNAL \u1|count[13]~43\ : std_logic;
SIGNAL \u1|count[14]~44_combout\ : std_logic;
SIGNAL \u1|count[14]~45\ : std_logic;
SIGNAL \u1|count[15]~46_combout\ : std_logic;
SIGNAL \u1|LessThan0~3_combout\ : std_logic;
SIGNAL \u1|LessThan0~1_combout\ : std_logic;
SIGNAL \u1|LessThan0~4_combout\ : std_logic;
SIGNAL \u1|clk_out_bi~0_combout\ : std_logic;
SIGNAL \u1|clk_out_bi~q\ : std_logic;
SIGNAL \u1|clk_out_bi~clkctrl_outclk\ : std_logic;
SIGNAL \u5|out_int[5]~25_combout\ : std_logic;
SIGNAL \u5|out_int[18]~52\ : std_logic;
SIGNAL \u5|out_int[19]~53_combout\ : std_logic;
SIGNAL \u5|out_int[19]~54\ : std_logic;
SIGNAL \u5|out_int[20]~55_combout\ : std_logic;
SIGNAL \u5|out_int[20]~56\ : std_logic;
SIGNAL \u5|out_int[21]~57_combout\ : std_logic;
SIGNAL \u5|out_int[21]~58\ : std_logic;
SIGNAL \u5|out_int[22]~59_combout\ : std_logic;
SIGNAL \u5|out_int[22]~60\ : std_logic;
SIGNAL \u5|out_int[23]~61_combout\ : std_logic;
SIGNAL \u5|out_int[23]~62\ : std_logic;
SIGNAL \u5|out_int[24]~63_combout\ : std_logic;
SIGNAL \u5|out_int[24]~64\ : std_logic;
SIGNAL \u5|out_int[25]~65_combout\ : std_logic;
SIGNAL \u5|out_int[25]~66\ : std_logic;
SIGNAL \u5|out_int[26]~67_combout\ : std_logic;
SIGNAL \u5|out_int[26]~68\ : std_logic;
SIGNAL \u5|out_int[27]~69_combout\ : std_logic;
SIGNAL \u5|out_int[27]~70\ : std_logic;
SIGNAL \u5|out_int[28]~71_combout\ : std_logic;
SIGNAL \u5|out_int[28]~72\ : std_logic;
SIGNAL \u5|out_int[29]~73_combout\ : std_logic;
SIGNAL \u5|out_int[5]~26\ : std_logic;
SIGNAL \u5|out_int[6]~27_combout\ : std_logic;
SIGNAL \u5|out_int[6]~28\ : std_logic;
SIGNAL \u5|out_int[7]~29_combout\ : std_logic;
SIGNAL \u5|out_int[7]~30\ : std_logic;
SIGNAL \u5|out_int[8]~31_combout\ : std_logic;
SIGNAL \u5|out_int[8]~32\ : std_logic;
SIGNAL \u5|out_int[9]~33_combout\ : std_logic;
SIGNAL \u5|out_int[9]~34\ : std_logic;
SIGNAL \u5|out_int[10]~35_combout\ : std_logic;
SIGNAL \u5|out_int[10]~36\ : std_logic;
SIGNAL \u5|out_int[11]~37_combout\ : std_logic;
SIGNAL \u5|out_int[11]~38\ : std_logic;
SIGNAL \u5|out_int[12]~39_combout\ : std_logic;
SIGNAL \u5|out_int[12]~40\ : std_logic;
SIGNAL \u5|out_int[13]~41_combout\ : std_logic;
SIGNAL \u5|out_int[13]~42\ : std_logic;
SIGNAL \u5|out_int[14]~43_combout\ : std_logic;
SIGNAL \u5|out_int[14]~44\ : std_logic;
SIGNAL \u5|out_int[15]~45_combout\ : std_logic;
SIGNAL \u5|out_int[15]~46\ : std_logic;
SIGNAL \u5|out_int[16]~47_combout\ : std_logic;
SIGNAL \u5|out_int[16]~48\ : std_logic;
SIGNAL \u5|out_int[17]~49_combout\ : std_logic;
SIGNAL \u5|out_int[17]~50\ : std_logic;
SIGNAL \u5|out_int[18]~51_combout\ : std_logic;
SIGNAL \u6|th_ai[5]~12_cout\ : std_logic;
SIGNAL \u6|th_ai[5]~14_cout\ : std_logic;
SIGNAL \u6|th_ai[5]~16_cout\ : std_logic;
SIGNAL \u6|th_ai[5]~18_cout\ : std_logic;
SIGNAL \u6|th_ai[5]~19_combout\ : std_logic;
SIGNAL \u6|th_a[5]~feeder_combout\ : std_logic;
SIGNAL \u6|th_ai[5]~20\ : std_logic;
SIGNAL \u6|th_ai[6]~21_combout\ : std_logic;
SIGNAL \u6|th_a[6]~feeder_combout\ : std_logic;
SIGNAL \u6|th_ai[6]~22\ : std_logic;
SIGNAL \u6|th_ai[7]~23_combout\ : std_logic;
SIGNAL \u6|th_a[7]~feeder_combout\ : std_logic;
SIGNAL \u6|th_ai[7]~24\ : std_logic;
SIGNAL \u6|th_ai[8]~25_combout\ : std_logic;
SIGNAL \u6|th_a[8]~feeder_combout\ : std_logic;
SIGNAL \u6|th_ai[8]~26\ : std_logic;
SIGNAL \u6|th_ai[9]~27_combout\ : std_logic;
SIGNAL \u6|th_a[9]~feeder_combout\ : std_logic;
SIGNAL \u6|th_ai[9]~28\ : std_logic;
SIGNAL \u6|th_ai[10]~29_combout\ : std_logic;
SIGNAL \u6|th_a[10]~feeder_combout\ : std_logic;
SIGNAL \u6|th_ai[10]~30\ : std_logic;
SIGNAL \u6|th_ai[11]~31_combout\ : std_logic;
SIGNAL \u6|th_a[11]~feeder_combout\ : std_logic;
SIGNAL \u6|th_ai[11]~32\ : std_logic;
SIGNAL \u6|th_ai[12]~33_combout\ : std_logic;
SIGNAL \u6|th_a[12]~feeder_combout\ : std_logic;
SIGNAL \u6|th_ai[12]~34\ : std_logic;
SIGNAL \u6|th_ai[13]~35_combout\ : std_logic;
SIGNAL \u6|th_a[13]~feeder_combout\ : std_logic;
SIGNAL \u6|th_ai[13]~36\ : std_logic;
SIGNAL \u6|th_ai[14]~37_combout\ : std_logic;
SIGNAL \u6|th_a[14]~feeder_combout\ : std_logic;
SIGNAL \u6|th_ai[14]~38\ : std_logic;
SIGNAL \u6|th_ai[15]~39_combout\ : std_logic;
SIGNAL \u6|th_a[15]~feeder_combout\ : std_logic;
SIGNAL \PWM1_FA01|LessThan0~3_cout\ : std_logic;
SIGNAL \PWM1_FA01|LessThan0~5_cout\ : std_logic;
SIGNAL \PWM1_FA01|LessThan0~7_cout\ : std_logic;
SIGNAL \PWM1_FA01|LessThan0~9_cout\ : std_logic;
SIGNAL \PWM1_FA01|LessThan0~11_cout\ : std_logic;
SIGNAL \PWM1_FA01|LessThan0~13_cout\ : std_logic;
SIGNAL \PWM1_FA01|LessThan0~15_cout\ : std_logic;
SIGNAL \PWM1_FA01|LessThan0~17_cout\ : std_logic;
SIGNAL \PWM1_FA01|LessThan0~19_cout\ : std_logic;
SIGNAL \PWM1_FA01|LessThan0~21_cout\ : std_logic;
SIGNAL \PWM1_FA01|LessThan0~22_combout\ : std_logic;
SIGNAL \PWM1_FA01|LessThan0~26_combout\ : std_logic;
SIGNAL \comb~0_combout\ : std_logic;
SIGNAL \PWM1_FA01|comp_out~q\ : std_logic;
SIGNAL \PWM1_FA01|Add0~19_combout\ : std_logic;
SIGNAL \PWM1_FA01|Add0~3\ : std_logic;
SIGNAL \PWM1_FA01|Add0~4_combout\ : std_logic;
SIGNAL \PWM1_FA01|Add0~20_combout\ : std_logic;
SIGNAL \PWM1_FA01|Add0~0_combout\ : std_logic;
SIGNAL \PWM1_FA01|Add0~18_combout\ : std_logic;
SIGNAL \PWM1_FA01|Add0~5\ : std_logic;
SIGNAL \PWM1_FA01|Add0~6_combout\ : std_logic;
SIGNAL \PWM1_FA01|Add0~8_combout\ : std_logic;
SIGNAL \PWM1_FA01|LessThan1~0_combout\ : std_logic;
SIGNAL \PWM1_FA01|Add0~7\ : std_logic;
SIGNAL \PWM1_FA01|Add0~9_combout\ : std_logic;
SIGNAL \PWM1_FA01|Add0~17_combout\ : std_logic;
SIGNAL \PWM1_FA01|Add0~10\ : std_logic;
SIGNAL \PWM1_FA01|Add0~11_combout\ : std_logic;
SIGNAL \PWM1_FA01|Add0~13_combout\ : std_logic;
SIGNAL \PWM1_FA01|Add0~12\ : std_logic;
SIGNAL \PWM1_FA01|Add0~14_combout\ : std_logic;
SIGNAL \PWM1_FA01|Add0~16_combout\ : std_logic;
SIGNAL \PWM1_FA01|LessThan1~1_combout\ : std_logic;
SIGNAL \PWM1_FA01|Add0~1\ : std_logic;
SIGNAL \PWM1_FA01|Add0~2_combout\ : std_logic;
SIGNAL \PWM1_FA01|Equal0~0_combout\ : std_logic;
SIGNAL \PWM1_FA01|Equal0~1_combout\ : std_logic;
SIGNAL \PWM1_FA01|port_PWM01~0_combout\ : std_logic;
SIGNAL \PWM1_FA01|port_PWM01~q\ : std_logic;
SIGNAL \ucr6|Add2~0_combout\ : std_logic;
SIGNAL \ucr6|c_int[0]~8_combout\ : std_logic;
SIGNAL \ucr3|Add1~0_combout\ : std_logic;
SIGNAL \ucr3|Add2~1_cout\ : std_logic;
SIGNAL \ucr3|Add2~2_combout\ : std_logic;
SIGNAL \ucr3|Add2~31_combout\ : std_logic;
SIGNAL \ucr3|Add1~1\ : std_logic;
SIGNAL \ucr3|Add1~2_combout\ : std_logic;
SIGNAL \ucr3|Add2~3\ : std_logic;
SIGNAL \ucr3|Add2~4_combout\ : std_logic;
SIGNAL \ucr3|Add2~30_combout\ : std_logic;
SIGNAL \ucr3|Add1~3\ : std_logic;
SIGNAL \ucr3|Add1~4_combout\ : std_logic;
SIGNAL \ucr3|Add2~5\ : std_logic;
SIGNAL \ucr3|Add2~6_combout\ : std_logic;
SIGNAL \ucr3|Add2~29_combout\ : std_logic;
SIGNAL \ucr3|Add1~5\ : std_logic;
SIGNAL \ucr3|Add1~6_combout\ : std_logic;
SIGNAL \ucr3|Add2~7\ : std_logic;
SIGNAL \ucr3|Add2~8_combout\ : std_logic;
SIGNAL \ucr3|Add2~28_combout\ : std_logic;
SIGNAL \ucr3|Add2~9\ : std_logic;
SIGNAL \ucr3|Add2~10_combout\ : std_logic;
SIGNAL \ucr3|Add1~7\ : std_logic;
SIGNAL \ucr3|Add1~8_combout\ : std_logic;
SIGNAL \ucr3|Add2~27_combout\ : std_logic;
SIGNAL \ucr3|Add1~9\ : std_logic;
SIGNAL \ucr3|Add1~10_combout\ : std_logic;
SIGNAL \ucr3|Add2~11\ : std_logic;
SIGNAL \ucr3|Add2~12_combout\ : std_logic;
SIGNAL \ucr3|Add2~26_combout\ : std_logic;
SIGNAL \ucr3|Add2~13\ : std_logic;
SIGNAL \ucr3|Add2~14_combout\ : std_logic;
SIGNAL \ucr3|Add1~11\ : std_logic;
SIGNAL \ucr3|Add1~12_combout\ : std_logic;
SIGNAL \ucr3|Add2~25_combout\ : std_logic;
SIGNAL \ucr3|Add1~13\ : std_logic;
SIGNAL \ucr3|Add1~14_combout\ : std_logic;
SIGNAL \ucr3|Add2~15\ : std_logic;
SIGNAL \ucr3|Add2~16_combout\ : std_logic;
SIGNAL \ucr3|Add2~24_combout\ : std_logic;
SIGNAL \ucr3|c_int[1]~6_combout\ : std_logic;
SIGNAL \ucr3|c_int[1]~7_combout\ : std_logic;
SIGNAL \ucr3|Add1~15\ : std_logic;
SIGNAL \ucr3|Add1~16_combout\ : std_logic;
SIGNAL \ucr3|Add2~17\ : std_logic;
SIGNAL \ucr3|Add2~18_combout\ : std_logic;
SIGNAL \ucr3|Add2~23_combout\ : std_logic;
SIGNAL \ucr3|c_int[1]~5_combout\ : std_logic;
SIGNAL \ucr3|dir_int~q\ : std_logic;
SIGNAL \ucr3|Add1~17\ : std_logic;
SIGNAL \ucr3|Add1~19\ : std_logic;
SIGNAL \ucr3|Add1~20_combout\ : std_logic;
SIGNAL \ucr3|Add2~19\ : std_logic;
SIGNAL \ucr3|Add2~21\ : std_logic;
SIGNAL \ucr3|Add2~32_combout\ : std_logic;
SIGNAL \ucr3|Add2~46_combout\ : std_logic;
SIGNAL \ucr3|Add1~21\ : std_logic;
SIGNAL \ucr3|Add1~22_combout\ : std_logic;
SIGNAL \ucr3|Add2~33\ : std_logic;
SIGNAL \ucr3|Add2~34_combout\ : std_logic;
SIGNAL \ucr3|Add2~45_combout\ : std_logic;
SIGNAL \ucr3|Add2~35\ : std_logic;
SIGNAL \ucr3|Add2~36_combout\ : std_logic;
SIGNAL \ucr3|Add1~23\ : std_logic;
SIGNAL \ucr3|Add1~24_combout\ : std_logic;
SIGNAL \ucr3|Add2~44_combout\ : std_logic;
SIGNAL \ucr3|Add1~25\ : std_logic;
SIGNAL \ucr3|Add1~26_combout\ : std_logic;
SIGNAL \ucr3|Add2~37\ : std_logic;
SIGNAL \ucr3|Add2~38_combout\ : std_logic;
SIGNAL \ucr3|Add2~43_combout\ : std_logic;
SIGNAL \ucr3|Add2~39\ : std_logic;
SIGNAL \ucr3|Add2~40_combout\ : std_logic;
SIGNAL \ucr3|Add1~27\ : std_logic;
SIGNAL \ucr3|Add1~28_combout\ : std_logic;
SIGNAL \ucr3|Add2~42_combout\ : std_logic;
SIGNAL \PWM1_FC02|LessThan0~0_combout\ : std_logic;
SIGNAL \ucr3|c_int[1]~0_combout\ : std_logic;
SIGNAL \ucr3|c_int[1]~2_combout\ : std_logic;
SIGNAL \ucr3|c_int[1]~1_combout\ : std_logic;
SIGNAL \ucr3|c_int[1]~3_combout\ : std_logic;
SIGNAL \ucr3|c_int[1]~4_combout\ : std_logic;
SIGNAL \ucr3|c_int[1]~8_combout\ : std_logic;
SIGNAL \ucr3|Add2~20_combout\ : std_logic;
SIGNAL \ucr3|Add1~18_combout\ : std_logic;
SIGNAL \ucr3|Add2~22_combout\ : std_logic;
SIGNAL \PWM1_FA02|LessThan0~1_cout\ : std_logic;
SIGNAL \PWM1_FA02|LessThan0~3_cout\ : std_logic;
SIGNAL \PWM1_FA02|LessThan0~5_cout\ : std_logic;
SIGNAL \PWM1_FA02|LessThan0~7_cout\ : std_logic;
SIGNAL \PWM1_FA02|LessThan0~9_cout\ : std_logic;
SIGNAL \PWM1_FA02|LessThan0~11_cout\ : std_logic;
SIGNAL \PWM1_FA02|LessThan0~13_cout\ : std_logic;
SIGNAL \PWM1_FA02|LessThan0~15_cout\ : std_logic;
SIGNAL \PWM1_FA02|LessThan0~17_cout\ : std_logic;
SIGNAL \PWM1_FA02|LessThan0~19_cout\ : std_logic;
SIGNAL \PWM1_FA02|LessThan0~20_combout\ : std_logic;
SIGNAL \PWM1_FA02|LessThan0~22_combout\ : std_logic;
SIGNAL \PWM1_FA02|comp_out~q\ : std_logic;
SIGNAL \PWM1_FA02|Add0~10\ : std_logic;
SIGNAL \PWM1_FA02|Add0~11_combout\ : std_logic;
SIGNAL \PWM1_FA02|Add0~13_combout\ : std_logic;
SIGNAL \PWM1_FA02|LessThan1~0_combout\ : std_logic;
SIGNAL \PWM1_FA02|Add0~12\ : std_logic;
SIGNAL \PWM1_FA02|Add0~14_combout\ : std_logic;
SIGNAL \PWM1_FA02|Add0~16_combout\ : std_logic;
SIGNAL \PWM1_FA02|LessThan1~1_combout\ : std_logic;
SIGNAL \PWM1_FA02|Add0~0_combout\ : std_logic;
SIGNAL \PWM1_FA02|Add0~18_combout\ : std_logic;
SIGNAL \PWM1_FA02|Add0~1\ : std_logic;
SIGNAL \PWM1_FA02|Add0~2_combout\ : std_logic;
SIGNAL \PWM1_FA02|Add0~19_combout\ : std_logic;
SIGNAL \PWM1_FA02|Add0~3\ : std_logic;
SIGNAL \PWM1_FA02|Add0~4_combout\ : std_logic;
SIGNAL \PWM1_FA02|Add0~20_combout\ : std_logic;
SIGNAL \PWM1_FA02|Add0~5\ : std_logic;
SIGNAL \PWM1_FA02|Add0~6_combout\ : std_logic;
SIGNAL \PWM1_FA02|Add0~8_combout\ : std_logic;
SIGNAL \PWM1_FA02|Add0~7\ : std_logic;
SIGNAL \PWM1_FA02|Add0~9_combout\ : std_logic;
SIGNAL \PWM1_FA02|Add0~17_combout\ : std_logic;
SIGNAL \PWM1_FA02|Equal0~1_combout\ : std_logic;
SIGNAL \PWM1_FA02|Equal0~0_combout\ : std_logic;
SIGNAL \PWM1_FA02|port_PWM01~0_combout\ : std_logic;
SIGNAL \PWM1_FA02|port_PWM01~q\ : std_logic;
SIGNAL \ucr5|Add2~1\ : std_logic;
SIGNAL \ucr5|Add2~2_combout\ : std_logic;
SIGNAL \ucr5|c_int[1]~14_combout\ : std_logic;
SIGNAL \ucr5|Add2~3\ : std_logic;
SIGNAL \ucr5|Add2~4_combout\ : std_logic;
SIGNAL \ucr5|Add2~5\ : std_logic;
SIGNAL \ucr5|Add2~6_combout\ : std_logic;
SIGNAL \ucr5|c_int[3]~13_combout\ : std_logic;
SIGNAL \ucr5|Add2~7\ : std_logic;
SIGNAL \ucr5|Add2~8_combout\ : std_logic;
SIGNAL \ucr5|c_int[4]~12_combout\ : std_logic;
SIGNAL \ucr5|Add2~9\ : std_logic;
SIGNAL \ucr5|Add2~10_combout\ : std_logic;
SIGNAL \ucr5|c_int[5]~11_combout\ : std_logic;
SIGNAL \ucr5|Add2~11\ : std_logic;
SIGNAL \ucr5|Add2~12_combout\ : std_logic;
SIGNAL \ucr5|c_int[6]~10_combout\ : std_logic;
SIGNAL \ucr5|Add2~13\ : std_logic;
SIGNAL \ucr5|Add2~14_combout\ : std_logic;
SIGNAL \ucr5|dir_int~0_combout\ : std_logic;
SIGNAL \ucr5|dir_int~q\ : std_logic;
SIGNAL \ucr5|Add2~15\ : std_logic;
SIGNAL \ucr5|Add2~16_combout\ : std_logic;
SIGNAL \ucr5|c_int[8]~9_combout\ : std_logic;
SIGNAL \ucr5|Add2~17\ : std_logic;
SIGNAL \ucr5|Add2~18_combout\ : std_logic;
SIGNAL \ucr5|c_int[9]~8_combout\ : std_logic;
SIGNAL \ucr5|Add2~19\ : std_logic;
SIGNAL \ucr5|Add2~20_combout\ : std_logic;
SIGNAL \ucr5|c_int[12]~0_combout\ : std_logic;
SIGNAL \ucr5|c_int[12]~1_combout\ : std_logic;
SIGNAL \ucr5|c_int[12]~4_combout\ : std_logic;
SIGNAL \ucr5|c_int[12]~5_combout\ : std_logic;
SIGNAL \ucr5|c_int[12]~6_combout\ : std_logic;
SIGNAL \ucr5|Add2~21\ : std_logic;
SIGNAL \ucr5|Add2~22_combout\ : std_logic;
SIGNAL \PWM1_FC03|LessThan0~3_combout\ : std_logic;
SIGNAL \ucr5|c_int[12]~2_combout\ : std_logic;
SIGNAL \ucr5|c_int[12]~3_combout\ : std_logic;
SIGNAL \ucr5|c_int[12]~7_combout\ : std_logic;
SIGNAL \ucr5|Add2~23\ : std_logic;
SIGNAL \ucr5|Add2~24_combout\ : std_logic;
SIGNAL \ucr5|Add2~25\ : std_logic;
SIGNAL \ucr5|Add2~26_combout\ : std_logic;
SIGNAL \ucr5|Add2~27\ : std_logic;
SIGNAL \ucr5|Add2~28_combout\ : std_logic;
SIGNAL \ucr5|Add2~29\ : std_logic;
SIGNAL \ucr5|Add2~30_combout\ : std_logic;
SIGNAL \PWM1_FC03|LessThan0~2_combout\ : std_logic;
SIGNAL \PWM1_FA03|LessThan0~3_cout\ : std_logic;
SIGNAL \PWM1_FA03|LessThan0~5_cout\ : std_logic;
SIGNAL \PWM1_FA03|LessThan0~7_cout\ : std_logic;
SIGNAL \PWM1_FA03|LessThan0~9_cout\ : std_logic;
SIGNAL \PWM1_FA03|LessThan0~11_cout\ : std_logic;
SIGNAL \PWM1_FA03|LessThan0~13_cout\ : std_logic;
SIGNAL \PWM1_FA03|LessThan0~15_cout\ : std_logic;
SIGNAL \PWM1_FA03|LessThan0~17_cout\ : std_logic;
SIGNAL \PWM1_FA03|LessThan0~19_cout\ : std_logic;
SIGNAL \PWM1_FA03|LessThan0~21_cout\ : std_logic;
SIGNAL \PWM1_FA03|LessThan0~22_combout\ : std_logic;
SIGNAL \PWM1_FA03|LessThan0~24_combout\ : std_logic;
SIGNAL \PWM1_FA03|comp_out~q\ : std_logic;
SIGNAL \PWM1_FA03|Add0~20_combout\ : std_logic;
SIGNAL \PWM1_FA03|Add0~5\ : std_logic;
SIGNAL \PWM1_FA03|Add0~6_combout\ : std_logic;
SIGNAL \PWM1_FA03|Add0~8_combout\ : std_logic;
SIGNAL \PWM1_FA03|Add0~7\ : std_logic;
SIGNAL \PWM1_FA03|Add0~9_combout\ : std_logic;
SIGNAL \PWM1_FA03|Add0~17_combout\ : std_logic;
SIGNAL \PWM1_FA03|Add0~10\ : std_logic;
SIGNAL \PWM1_FA03|Add0~11_combout\ : std_logic;
SIGNAL \PWM1_FA03|Add0~13_combout\ : std_logic;
SIGNAL \PWM1_FA03|Add0~0_combout\ : std_logic;
SIGNAL \PWM1_FA03|Add0~18_combout\ : std_logic;
SIGNAL \PWM1_FA03|LessThan1~0_combout\ : std_logic;
SIGNAL \PWM1_FA03|Add0~12\ : std_logic;
SIGNAL \PWM1_FA03|Add0~14_combout\ : std_logic;
SIGNAL \PWM1_FA03|Add0~16_combout\ : std_logic;
SIGNAL \PWM1_FA03|LessThan1~1_combout\ : std_logic;
SIGNAL \PWM1_FA03|Add0~1\ : std_logic;
SIGNAL \PWM1_FA03|Add0~2_combout\ : std_logic;
SIGNAL \PWM1_FA03|Add0~19_combout\ : std_logic;
SIGNAL \PWM1_FA03|Add0~3\ : std_logic;
SIGNAL \PWM1_FA03|Add0~4_combout\ : std_logic;
SIGNAL \PWM1_FA03|Equal0~0_combout\ : std_logic;
SIGNAL \PWM1_FA03|Equal0~1_combout\ : std_logic;
SIGNAL \PWM1_FA03|port_PWM01~0_combout\ : std_logic;
SIGNAL \PWM1_FA03|port_PWM01~q\ : std_logic;
SIGNAL \PWM1_FA01|Add1~0_combout\ : std_logic;
SIGNAL \PWM1_FA01|Add1~18_combout\ : std_logic;
SIGNAL \PWM1_FA01|LessThan2~0_combout\ : std_logic;
SIGNAL \PWM1_FA01|Add1~12\ : std_logic;
SIGNAL \PWM1_FA01|Add1~14_combout\ : std_logic;
SIGNAL \PWM1_FA01|Add1~16_combout\ : std_logic;
SIGNAL \PWM1_FA01|LessThan2~1_combout\ : std_logic;
SIGNAL \PWM1_FA01|Add1~1\ : std_logic;
SIGNAL \PWM1_FA01|Add1~2_combout\ : std_logic;
SIGNAL \PWM1_FA01|Add1~19_combout\ : std_logic;
SIGNAL \PWM1_FA01|Add1~3\ : std_logic;
SIGNAL \PWM1_FA01|Add1~4_combout\ : std_logic;
SIGNAL \PWM1_FA01|Add1~20_combout\ : std_logic;
SIGNAL \PWM1_FA01|Add1~5\ : std_logic;
SIGNAL \PWM1_FA01|Add1~6_combout\ : std_logic;
SIGNAL \PWM1_FA01|Add1~8_combout\ : std_logic;
SIGNAL \PWM1_FA01|Add1~7\ : std_logic;
SIGNAL \PWM1_FA01|Add1~9_combout\ : std_logic;
SIGNAL \PWM1_FA01|Add1~17_combout\ : std_logic;
SIGNAL \PWM1_FA01|Add1~10\ : std_logic;
SIGNAL \PWM1_FA01|Add1~11_combout\ : std_logic;
SIGNAL \PWM1_FA01|Add1~13_combout\ : std_logic;
SIGNAL \PWM1_FA01|Equal1~1_combout\ : std_logic;
SIGNAL \PWM1_FA01|Equal1~0_combout\ : std_logic;
SIGNAL \PWM1_FA01|port_PWM02~0_combout\ : std_logic;
SIGNAL \PWM1_FA01|port_PWM02~q\ : std_logic;
SIGNAL \PWM1_FA02|Add1~19_combout\ : std_logic;
SIGNAL \PWM1_FA02|Add1~3\ : std_logic;
SIGNAL \PWM1_FA02|Add1~4_combout\ : std_logic;
SIGNAL \PWM1_FA02|Add1~20_combout\ : std_logic;
SIGNAL \PWM1_FA02|Add1~5\ : std_logic;
SIGNAL \PWM1_FA02|Add1~6_combout\ : std_logic;
SIGNAL \PWM1_FA02|Add1~8_combout\ : std_logic;
SIGNAL \PWM1_FA02|Add1~7\ : std_logic;
SIGNAL \PWM1_FA02|Add1~9_combout\ : std_logic;
SIGNAL \PWM1_FA02|Add1~17_combout\ : std_logic;
SIGNAL \PWM1_FA02|Add1~10\ : std_logic;
SIGNAL \PWM1_FA02|Add1~11_combout\ : std_logic;
SIGNAL \PWM1_FA02|Add1~13_combout\ : std_logic;
SIGNAL \PWM1_FA02|Add1~12\ : std_logic;
SIGNAL \PWM1_FA02|Add1~14_combout\ : std_logic;
SIGNAL \PWM1_FA02|Add1~16_combout\ : std_logic;
SIGNAL \PWM1_FA02|Add1~0_combout\ : std_logic;
SIGNAL \PWM1_FA02|Add1~18_combout\ : std_logic;
SIGNAL \PWM1_FA02|LessThan2~0_combout\ : std_logic;
SIGNAL \PWM1_FA02|LessThan2~1_combout\ : std_logic;
SIGNAL \PWM1_FA02|Add1~1\ : std_logic;
SIGNAL \PWM1_FA02|Add1~2_combout\ : std_logic;
SIGNAL \PWM1_FA02|Equal1~0_combout\ : std_logic;
SIGNAL \PWM1_FA02|Equal1~1_combout\ : std_logic;
SIGNAL \PWM1_FA02|port_PWM02~0_combout\ : std_logic;
SIGNAL \PWM1_FA02|port_PWM02~q\ : std_logic;
SIGNAL \PWM1_FA03|Add1~19_combout\ : std_logic;
SIGNAL \PWM1_FA03|Add1~3\ : std_logic;
SIGNAL \PWM1_FA03|Add1~4_combout\ : std_logic;
SIGNAL \PWM1_FA03|Add1~20_combout\ : std_logic;
SIGNAL \PWM1_FA03|Add1~5\ : std_logic;
SIGNAL \PWM1_FA03|Add1~6_combout\ : std_logic;
SIGNAL \PWM1_FA03|Add1~8_combout\ : std_logic;
SIGNAL \PWM1_FA03|Add1~7\ : std_logic;
SIGNAL \PWM1_FA03|Add1~9_combout\ : std_logic;
SIGNAL \PWM1_FA03|Add1~17_combout\ : std_logic;
SIGNAL \PWM1_FA03|Add1~10\ : std_logic;
SIGNAL \PWM1_FA03|Add1~11_combout\ : std_logic;
SIGNAL \PWM1_FA03|Add1~13_combout\ : std_logic;
SIGNAL \PWM1_FA03|Add1~12\ : std_logic;
SIGNAL \PWM1_FA03|Add1~14_combout\ : std_logic;
SIGNAL \PWM1_FA03|Add1~16_combout\ : std_logic;
SIGNAL \PWM1_FA03|Add1~0_combout\ : std_logic;
SIGNAL \PWM1_FA03|Add1~18_combout\ : std_logic;
SIGNAL \PWM1_FA03|LessThan2~0_combout\ : std_logic;
SIGNAL \PWM1_FA03|LessThan2~1_combout\ : std_logic;
SIGNAL \PWM1_FA03|Add1~1\ : std_logic;
SIGNAL \PWM1_FA03|Add1~2_combout\ : std_logic;
SIGNAL \PWM1_FA03|Equal1~0_combout\ : std_logic;
SIGNAL \PWM1_FA03|Equal1~1_combout\ : std_logic;
SIGNAL \PWM1_FA03|port_PWM02~0_combout\ : std_logic;
SIGNAL \PWM1_FA03|port_PWM02~q\ : std_logic;
SIGNAL \ucr2|Add1~0_combout\ : std_logic;
SIGNAL \ucr2|Add2~1_cout\ : std_logic;
SIGNAL \ucr2|Add2~2_combout\ : std_logic;
SIGNAL \ucr2|Add2~31_combout\ : std_logic;
SIGNAL \ucr2|Add2~3\ : std_logic;
SIGNAL \ucr2|Add2~4_combout\ : std_logic;
SIGNAL \ucr2|Add1~1\ : std_logic;
SIGNAL \ucr2|Add1~2_combout\ : std_logic;
SIGNAL \ucr2|Add2~30_combout\ : std_logic;
SIGNAL \ucr2|Add2~5\ : std_logic;
SIGNAL \ucr2|Add2~6_combout\ : std_logic;
SIGNAL \ucr2|Add1~3\ : std_logic;
SIGNAL \ucr2|Add1~4_combout\ : std_logic;
SIGNAL \ucr2|Add2~29_combout\ : std_logic;
SIGNAL \ucr2|Add2~7\ : std_logic;
SIGNAL \ucr2|Add2~8_combout\ : std_logic;
SIGNAL \ucr2|Add1~5\ : std_logic;
SIGNAL \ucr2|Add1~6_combout\ : std_logic;
SIGNAL \ucr2|Add2~28_combout\ : std_logic;
SIGNAL \ucr2|Add2~9\ : std_logic;
SIGNAL \ucr2|Add2~10_combout\ : std_logic;
SIGNAL \ucr2|Add1~7\ : std_logic;
SIGNAL \ucr2|Add1~8_combout\ : std_logic;
SIGNAL \ucr2|Add2~27_combout\ : std_logic;
SIGNAL \ucr2|Add2~11\ : std_logic;
SIGNAL \ucr2|Add2~12_combout\ : std_logic;
SIGNAL \ucr2|Add1~9\ : std_logic;
SIGNAL \ucr2|Add1~10_combout\ : std_logic;
SIGNAL \ucr2|Add2~26_combout\ : std_logic;
SIGNAL \ucr2|Add2~13\ : std_logic;
SIGNAL \ucr2|Add2~14_combout\ : std_logic;
SIGNAL \ucr2|Add1~11\ : std_logic;
SIGNAL \ucr2|Add1~12_combout\ : std_logic;
SIGNAL \ucr2|Add2~25_combout\ : std_logic;
SIGNAL \ucr2|Add2~15\ : std_logic;
SIGNAL \ucr2|Add2~16_combout\ : std_logic;
SIGNAL \ucr2|Add1~13\ : std_logic;
SIGNAL \ucr2|Add1~14_combout\ : std_logic;
SIGNAL \ucr2|Add2~24_combout\ : std_logic;
SIGNAL \ucr2|c_int[15]~6_combout\ : std_logic;
SIGNAL \ucr2|c_int[15]~7_combout\ : std_logic;
SIGNAL \ucr2|Add2~17\ : std_logic;
SIGNAL \ucr2|Add2~18_combout\ : std_logic;
SIGNAL \ucr2|Add1~15\ : std_logic;
SIGNAL \ucr2|Add1~16_combout\ : std_logic;
SIGNAL \ucr2|Add2~23_combout\ : std_logic;
SIGNAL \ucr2|Add2~19\ : std_logic;
SIGNAL \ucr2|Add2~20_combout\ : std_logic;
SIGNAL \ucr2|Add1~17\ : std_logic;
SIGNAL \ucr2|Add1~18_combout\ : std_logic;
SIGNAL \ucr2|Add2~22_combout\ : std_logic;
SIGNAL \ucr2|c_int[15]~5_combout\ : std_logic;
SIGNAL \ucr2|dir_int~q\ : std_logic;
SIGNAL \ucr2|Add2~21\ : std_logic;
SIGNAL \ucr2|Add2~32_combout\ : std_logic;
SIGNAL \ucr2|Add1~19\ : std_logic;
SIGNAL \ucr2|Add1~20_combout\ : std_logic;
SIGNAL \ucr2|Add2~46_combout\ : std_logic;
SIGNAL \ucr2|c_int[15]~0_combout\ : std_logic;
SIGNAL \ucr2|c_int[15]~2_combout\ : std_logic;
SIGNAL \ucr2|c_int[15]~1_combout\ : std_logic;
SIGNAL \ucr2|c_int[15]~3_combout\ : std_logic;
SIGNAL \ucr2|c_int[15]~4_combout\ : std_logic;
SIGNAL \ucr2|c_int[15]~8_combout\ : std_logic;
SIGNAL \ucr2|Add2~33\ : std_logic;
SIGNAL \ucr2|Add2~34_combout\ : std_logic;
SIGNAL \ucr2|Add1~21\ : std_logic;
SIGNAL \ucr2|Add1~22_combout\ : std_logic;
SIGNAL \ucr2|Add2~45_combout\ : std_logic;
SIGNAL \ucr2|Add2~35\ : std_logic;
SIGNAL \ucr2|Add2~36_combout\ : std_logic;
SIGNAL \ucr2|Add1~23\ : std_logic;
SIGNAL \ucr2|Add1~24_combout\ : std_logic;
SIGNAL \ucr2|Add2~44_combout\ : std_logic;
SIGNAL \ucr2|Add2~37\ : std_logic;
SIGNAL \ucr2|Add2~38_combout\ : std_logic;
SIGNAL \ucr2|Add1~25\ : std_logic;
SIGNAL \ucr2|Add1~26_combout\ : std_logic;
SIGNAL \ucr2|Add2~43_combout\ : std_logic;
SIGNAL \ucr2|Add2~39\ : std_logic;
SIGNAL \ucr2|Add2~40_combout\ : std_logic;
SIGNAL \ucr2|Add1~27\ : std_logic;
SIGNAL \ucr2|Add1~28_combout\ : std_logic;
SIGNAL \ucr2|Add2~42_combout\ : std_logic;
SIGNAL \PWM2_FC01|LessThan0~0_combout\ : std_logic;
SIGNAL \PWM2_FA01|LessThan0~1_cout\ : std_logic;
SIGNAL \PWM2_FA01|LessThan0~3_cout\ : std_logic;
SIGNAL \PWM2_FA01|LessThan0~5_cout\ : std_logic;
SIGNAL \PWM2_FA01|LessThan0~7_cout\ : std_logic;
SIGNAL \PWM2_FA01|LessThan0~9_cout\ : std_logic;
SIGNAL \PWM2_FA01|LessThan0~11_cout\ : std_logic;
SIGNAL \PWM2_FA01|LessThan0~13_cout\ : std_logic;
SIGNAL \PWM2_FA01|LessThan0~15_cout\ : std_logic;
SIGNAL \PWM2_FA01|LessThan0~17_cout\ : std_logic;
SIGNAL \PWM2_FA01|LessThan0~19_cout\ : std_logic;
SIGNAL \PWM2_FA01|LessThan0~20_combout\ : std_logic;
SIGNAL \PWM2_FA01|LessThan0~22_combout\ : std_logic;
SIGNAL \PWM2_FA01|comp_out~q\ : std_logic;
SIGNAL \PWM2_FA01|Add1~20_combout\ : std_logic;
SIGNAL \PWM2_FA01|Add1~5\ : std_logic;
SIGNAL \PWM2_FA01|Add1~6_combout\ : std_logic;
SIGNAL \PWM2_FA01|Add1~8_combout\ : std_logic;
SIGNAL \PWM2_FA01|Add1~7\ : std_logic;
SIGNAL \PWM2_FA01|Add1~9_combout\ : std_logic;
SIGNAL \PWM2_FA01|Add1~17_combout\ : std_logic;
SIGNAL \PWM2_FA01|Add1~10\ : std_logic;
SIGNAL \PWM2_FA01|Add1~11_combout\ : std_logic;
SIGNAL \PWM2_FA01|Add1~13_combout\ : std_logic;
SIGNAL \PWM2_FA01|Add1~12\ : std_logic;
SIGNAL \PWM2_FA01|Add1~14_combout\ : std_logic;
SIGNAL \PWM2_FA01|Add1~16_combout\ : std_logic;
SIGNAL \PWM2_FA01|Add1~0_combout\ : std_logic;
SIGNAL \PWM2_FA01|Add1~18_combout\ : std_logic;
SIGNAL \PWM2_FA01|LessThan2~0_combout\ : std_logic;
SIGNAL \PWM2_FA01|LessThan2~1_combout\ : std_logic;
SIGNAL \PWM2_FA01|Add1~1\ : std_logic;
SIGNAL \PWM2_FA01|Add1~2_combout\ : std_logic;
SIGNAL \PWM2_FA01|Add1~19_combout\ : std_logic;
SIGNAL \PWM2_FA01|Add1~3\ : std_logic;
SIGNAL \PWM2_FA01|Add1~4_combout\ : std_logic;
SIGNAL \PWM2_FA01|Equal1~0_combout\ : std_logic;
SIGNAL \PWM2_FA01|Equal1~1_combout\ : std_logic;
SIGNAL \PWM2_FA01|port_PWM02~0_combout\ : std_logic;
SIGNAL \PWM2_FA01|port_PWM02~q\ : std_logic;
SIGNAL \ucr4|Add2~1_cout\ : std_logic;
SIGNAL \ucr4|Add2~2_combout\ : std_logic;
SIGNAL \ucr4|Add1~0_combout\ : std_logic;
SIGNAL \ucr4|c_int[13]~6_combout\ : std_logic;
SIGNAL \ucr4|c_int[13]~7_combout\ : std_logic;
SIGNAL \ucr4|c_int[13]~5_combout\ : std_logic;
SIGNAL \ucr4|dir_int~q\ : std_logic;
SIGNAL \ucr4|c_int[13]~0_combout\ : std_logic;
SIGNAL \ucr4|c_int[13]~2_combout\ : std_logic;
SIGNAL \ucr4|c_int[13]~1_combout\ : std_logic;
SIGNAL \ucr4|c_int[13]~3_combout\ : std_logic;
SIGNAL \ucr4|c_int[13]~4_combout\ : std_logic;
SIGNAL \ucr4|c_int[13]~8_combout\ : std_logic;
SIGNAL \ucr4|Add2~31_combout\ : std_logic;
SIGNAL \ucr4|Add1~1\ : std_logic;
SIGNAL \ucr4|Add1~2_combout\ : std_logic;
SIGNAL \ucr4|Add2~3\ : std_logic;
SIGNAL \ucr4|Add2~4_combout\ : std_logic;
SIGNAL \ucr4|Add2~30_combout\ : std_logic;
SIGNAL \ucr4|Add2~5\ : std_logic;
SIGNAL \ucr4|Add2~6_combout\ : std_logic;
SIGNAL \ucr4|Add1~3\ : std_logic;
SIGNAL \ucr4|Add1~4_combout\ : std_logic;
SIGNAL \ucr4|Add2~29_combout\ : std_logic;
SIGNAL \ucr4|Add2~7\ : std_logic;
SIGNAL \ucr4|Add2~8_combout\ : std_logic;
SIGNAL \ucr4|Add1~5\ : std_logic;
SIGNAL \ucr4|Add1~6_combout\ : std_logic;
SIGNAL \ucr4|Add2~28_combout\ : std_logic;
SIGNAL \ucr4|Add2~9\ : std_logic;
SIGNAL \ucr4|Add2~10_combout\ : std_logic;
SIGNAL \ucr4|Add1~7\ : std_logic;
SIGNAL \ucr4|Add1~8_combout\ : std_logic;
SIGNAL \ucr4|Add2~27_combout\ : std_logic;
SIGNAL \ucr4|Add1~9\ : std_logic;
SIGNAL \ucr4|Add1~10_combout\ : std_logic;
SIGNAL \ucr4|Add2~11\ : std_logic;
SIGNAL \ucr4|Add2~12_combout\ : std_logic;
SIGNAL \ucr4|Add2~26_combout\ : std_logic;
SIGNAL \ucr4|Add2~13\ : std_logic;
SIGNAL \ucr4|Add2~14_combout\ : std_logic;
SIGNAL \ucr4|Add1~11\ : std_logic;
SIGNAL \ucr4|Add1~12_combout\ : std_logic;
SIGNAL \ucr4|Add2~25_combout\ : std_logic;
SIGNAL \ucr4|Add2~15\ : std_logic;
SIGNAL \ucr4|Add2~16_combout\ : std_logic;
SIGNAL \ucr4|Add1~13\ : std_logic;
SIGNAL \ucr4|Add1~14_combout\ : std_logic;
SIGNAL \ucr4|Add2~24_combout\ : std_logic;
SIGNAL \ucr4|Add2~17\ : std_logic;
SIGNAL \ucr4|Add2~18_combout\ : std_logic;
SIGNAL \ucr4|Add1~15\ : std_logic;
SIGNAL \ucr4|Add1~16_combout\ : std_logic;
SIGNAL \ucr4|Add2~23_combout\ : std_logic;
SIGNAL \ucr4|Add2~19\ : std_logic;
SIGNAL \ucr4|Add2~20_combout\ : std_logic;
SIGNAL \ucr4|Add1~17\ : std_logic;
SIGNAL \ucr4|Add1~18_combout\ : std_logic;
SIGNAL \ucr4|Add2~22_combout\ : std_logic;
SIGNAL \ucr4|Add1~19\ : std_logic;
SIGNAL \ucr4|Add1~20_combout\ : std_logic;
SIGNAL \ucr4|Add2~21\ : std_logic;
SIGNAL \ucr4|Add2~32_combout\ : std_logic;
SIGNAL \ucr4|Add2~46_combout\ : std_logic;
SIGNAL \ucr4|Add1~21\ : std_logic;
SIGNAL \ucr4|Add1~22_combout\ : std_logic;
SIGNAL \ucr4|Add2~33\ : std_logic;
SIGNAL \ucr4|Add2~34_combout\ : std_logic;
SIGNAL \ucr4|Add2~45_combout\ : std_logic;
SIGNAL \ucr4|Add1~23\ : std_logic;
SIGNAL \ucr4|Add1~24_combout\ : std_logic;
SIGNAL \ucr4|Add2~35\ : std_logic;
SIGNAL \ucr4|Add2~36_combout\ : std_logic;
SIGNAL \ucr4|Add2~44_combout\ : std_logic;
SIGNAL \ucr4|Add1~25\ : std_logic;
SIGNAL \ucr4|Add1~26_combout\ : std_logic;
SIGNAL \ucr4|Add2~37\ : std_logic;
SIGNAL \ucr4|Add2~38_combout\ : std_logic;
SIGNAL \ucr4|Add2~43_combout\ : std_logic;
SIGNAL \ucr4|Add1~27\ : std_logic;
SIGNAL \ucr4|Add1~28_combout\ : std_logic;
SIGNAL \ucr4|Add2~39\ : std_logic;
SIGNAL \ucr4|Add2~40_combout\ : std_logic;
SIGNAL \ucr4|Add2~42_combout\ : std_logic;
SIGNAL \PWM2_FC02|LessThan0~0_combout\ : std_logic;
SIGNAL \PWM2_FA02|LessThan0~1_cout\ : std_logic;
SIGNAL \PWM2_FA02|LessThan0~3_cout\ : std_logic;
SIGNAL \PWM2_FA02|LessThan0~5_cout\ : std_logic;
SIGNAL \PWM2_FA02|LessThan0~7_cout\ : std_logic;
SIGNAL \PWM2_FA02|LessThan0~9_cout\ : std_logic;
SIGNAL \PWM2_FA02|LessThan0~11_cout\ : std_logic;
SIGNAL \PWM2_FA02|LessThan0~13_cout\ : std_logic;
SIGNAL \PWM2_FA02|LessThan0~15_cout\ : std_logic;
SIGNAL \PWM2_FA02|LessThan0~17_cout\ : std_logic;
SIGNAL \PWM2_FA02|LessThan0~19_cout\ : std_logic;
SIGNAL \PWM2_FA02|LessThan0~20_combout\ : std_logic;
SIGNAL \PWM2_FA02|LessThan0~22_combout\ : std_logic;
SIGNAL \PWM2_FA02|comp_out~q\ : std_logic;
SIGNAL \PWM2_FA02|Add1~20_combout\ : std_logic;
SIGNAL \PWM2_FA02|Add1~5\ : std_logic;
SIGNAL \PWM2_FA02|Add1~6_combout\ : std_logic;
SIGNAL \PWM2_FA02|Add1~8_combout\ : std_logic;
SIGNAL \PWM2_FA02|Add1~7\ : std_logic;
SIGNAL \PWM2_FA02|Add1~9_combout\ : std_logic;
SIGNAL \PWM2_FA02|Add1~17_combout\ : std_logic;
SIGNAL \PWM2_FA02|Add1~0_combout\ : std_logic;
SIGNAL \PWM2_FA02|Add1~18_combout\ : std_logic;
SIGNAL \PWM2_FA02|LessThan2~0_combout\ : std_logic;
SIGNAL \PWM2_FA02|Add1~10\ : std_logic;
SIGNAL \PWM2_FA02|Add1~11_combout\ : std_logic;
SIGNAL \PWM2_FA02|Add1~13_combout\ : std_logic;
SIGNAL \PWM2_FA02|Add1~12\ : std_logic;
SIGNAL \PWM2_FA02|Add1~14_combout\ : std_logic;
SIGNAL \PWM2_FA02|Add1~16_combout\ : std_logic;
SIGNAL \PWM2_FA02|LessThan2~1_combout\ : std_logic;
SIGNAL \PWM2_FA02|Add1~1\ : std_logic;
SIGNAL \PWM2_FA02|Add1~2_combout\ : std_logic;
SIGNAL \PWM2_FA02|Add1~19_combout\ : std_logic;
SIGNAL \PWM2_FA02|Add1~3\ : std_logic;
SIGNAL \PWM2_FA02|Add1~4_combout\ : std_logic;
SIGNAL \PWM2_FA02|Equal1~0_combout\ : std_logic;
SIGNAL \PWM2_FA02|Equal1~1_combout\ : std_logic;
SIGNAL \PWM2_FA02|port_PWM02~0_combout\ : std_logic;
SIGNAL \PWM2_FA02|port_PWM02~q\ : std_logic;
SIGNAL \ucr6|Add2~1\ : std_logic;
SIGNAL \ucr6|Add2~2_combout\ : std_logic;
SIGNAL \ucr6|Add2~3\ : std_logic;
SIGNAL \ucr6|Add2~4_combout\ : std_logic;
SIGNAL \ucr6|c_int[2]~14_combout\ : std_logic;
SIGNAL \ucr6|Add2~5\ : std_logic;
SIGNAL \ucr6|Add2~6_combout\ : std_logic;
SIGNAL \ucr6|c_int[3]~13_combout\ : std_logic;
SIGNAL \ucr6|Add2~7\ : std_logic;
SIGNAL \ucr6|Add2~8_combout\ : std_logic;
SIGNAL \ucr6|c_int[4]~12_combout\ : std_logic;
SIGNAL \ucr6|Add2~9\ : std_logic;
SIGNAL \ucr6|Add2~10_combout\ : std_logic;
SIGNAL \ucr6|c_int[5]~11_combout\ : std_logic;
SIGNAL \ucr6|Add2~11\ : std_logic;
SIGNAL \ucr6|Add2~12_combout\ : std_logic;
SIGNAL \ucr6|Add2~13\ : std_logic;
SIGNAL \ucr6|Add2~14_combout\ : std_logic;
SIGNAL \ucr6|c_int[7]~10_combout\ : std_logic;
SIGNAL \ucr6|Add2~15\ : std_logic;
SIGNAL \ucr6|Add2~16_combout\ : std_logic;
SIGNAL \ucr6|c_int[8]~9_combout\ : std_logic;
SIGNAL \ucr6|c_int[4]~4_combout\ : std_logic;
SIGNAL \ucr6|c_int[4]~5_combout\ : std_logic;
SIGNAL \ucr6|Add2~17\ : std_logic;
SIGNAL \ucr6|Add2~18_combout\ : std_logic;
SIGNAL \ucr6|dir_int~q\ : std_logic;
SIGNAL \ucr6|Add2~19\ : std_logic;
SIGNAL \ucr6|Add2~20_combout\ : std_logic;
SIGNAL \ucr6|c_int[4]~6_combout\ : std_logic;
SIGNAL \ucr6|c_int[4]~0_combout\ : std_logic;
SIGNAL \ucr6|c_int[4]~2_combout\ : std_logic;
SIGNAL \ucr6|c_int[4]~3_combout\ : std_logic;
SIGNAL \ucr6|Add2~21\ : std_logic;
SIGNAL \ucr6|Add2~23\ : std_logic;
SIGNAL \ucr6|Add2~24_combout\ : std_logic;
SIGNAL \ucr6|Add2~25\ : std_logic;
SIGNAL \ucr6|Add2~26_combout\ : std_logic;
SIGNAL \ucr6|Add2~27\ : std_logic;
SIGNAL \ucr6|Add2~28_combout\ : std_logic;
SIGNAL \ucr6|Add2~29\ : std_logic;
SIGNAL \ucr6|Add2~30_combout\ : std_logic;
SIGNAL \PWM2_FC03|LessThan0~2_combout\ : std_logic;
SIGNAL \PWM2_FC03|LessThan0~3_combout\ : std_logic;
SIGNAL \ucr6|c_int[4]~1_combout\ : std_logic;
SIGNAL \ucr6|c_int[4]~7_combout\ : std_logic;
SIGNAL \ucr6|Add2~22_combout\ : std_logic;
SIGNAL \PWM2_FA03|LessThan0~3_cout\ : std_logic;
SIGNAL \PWM2_FA03|LessThan0~5_cout\ : std_logic;
SIGNAL \PWM2_FA03|LessThan0~7_cout\ : std_logic;
SIGNAL \PWM2_FA03|LessThan0~9_cout\ : std_logic;
SIGNAL \PWM2_FA03|LessThan0~11_cout\ : std_logic;
SIGNAL \PWM2_FA03|LessThan0~13_cout\ : std_logic;
SIGNAL \PWM2_FA03|LessThan0~15_cout\ : std_logic;
SIGNAL \PWM2_FA03|LessThan0~17_cout\ : std_logic;
SIGNAL \PWM2_FA03|LessThan0~19_cout\ : std_logic;
SIGNAL \PWM2_FA03|LessThan0~21_cout\ : std_logic;
SIGNAL \PWM2_FA03|LessThan0~22_combout\ : std_logic;
SIGNAL \PWM2_FA03|LessThan0~24_combout\ : std_logic;
SIGNAL \PWM2_FA03|comp_out~q\ : std_logic;
SIGNAL \PWM2_FA03|Add1~16_combout\ : std_logic;
SIGNAL \PWM2_FA03|Add1~3\ : std_logic;
SIGNAL \PWM2_FA03|Add1~4_combout\ : std_logic;
SIGNAL \PWM2_FA03|Add1~17_combout\ : std_logic;
SIGNAL \PWM2_FA03|Add1~5\ : std_logic;
SIGNAL \PWM2_FA03|Add1~6_combout\ : std_logic;
SIGNAL \PWM2_FA03|Add1~10_combout\ : std_logic;
SIGNAL \PWM2_FA03|Add1~0_combout\ : std_logic;
SIGNAL \PWM2_FA03|Add1~15_combout\ : std_logic;
SIGNAL \PWM2_FA03|LessThan2~0_combout\ : std_logic;
SIGNAL \PWM2_FA03|Add1~7\ : std_logic;
SIGNAL \PWM2_FA03|Add1~8_combout\ : std_logic;
SIGNAL \PWM2_FA03|Add1~18_combout\ : std_logic;
SIGNAL \PWM2_FA03|Add1~9\ : std_logic;
SIGNAL \PWM2_FA03|Add1~11_combout\ : std_logic;
SIGNAL \PWM2_FA03|Add1~19_combout\ : std_logic;
SIGNAL \PWM2_FA03|Add1~12\ : std_logic;
SIGNAL \PWM2_FA03|Add1~13_combout\ : std_logic;
SIGNAL \PWM2_FA03|Add1~20_combout\ : std_logic;
SIGNAL \PWM2_FA03|LessThan2~1_combout\ : std_logic;
SIGNAL \PWM2_FA03|Add1~1\ : std_logic;
SIGNAL \PWM2_FA03|Add1~2_combout\ : std_logic;
SIGNAL \PWM2_FA03|port_PWM02~0_combout\ : std_logic;
SIGNAL \PWM2_FA03|port_PWM02~1_combout\ : std_logic;
SIGNAL \PWM2_FA03|port_PWM02~2_combout\ : std_logic;
SIGNAL \PWM2_FA03|port_PWM02~q\ : std_logic;
SIGNAL \PWM2_FA01|Add0~19_combout\ : std_logic;
SIGNAL \PWM2_FA01|Add0~3\ : std_logic;
SIGNAL \PWM2_FA01|Add0~4_combout\ : std_logic;
SIGNAL \PWM2_FA01|Add0~20_combout\ : std_logic;
SIGNAL \PWM2_FA01|Add0~5\ : std_logic;
SIGNAL \PWM2_FA01|Add0~6_combout\ : std_logic;
SIGNAL \PWM2_FA01|Add0~8_combout\ : std_logic;
SIGNAL \PWM2_FA01|Add0~0_combout\ : std_logic;
SIGNAL \PWM2_FA01|Add0~18_combout\ : std_logic;
SIGNAL \PWM2_FA01|LessThan1~0_combout\ : std_logic;
SIGNAL \PWM2_FA01|Add0~7\ : std_logic;
SIGNAL \PWM2_FA01|Add0~9_combout\ : std_logic;
SIGNAL \PWM2_FA01|Add0~17_combout\ : std_logic;
SIGNAL \PWM2_FA01|Add0~10\ : std_logic;
SIGNAL \PWM2_FA01|Add0~11_combout\ : std_logic;
SIGNAL \PWM2_FA01|Add0~13_combout\ : std_logic;
SIGNAL \PWM2_FA01|Add0~12\ : std_logic;
SIGNAL \PWM2_FA01|Add0~14_combout\ : std_logic;
SIGNAL \PWM2_FA01|Add0~16_combout\ : std_logic;
SIGNAL \PWM2_FA01|LessThan1~1_combout\ : std_logic;
SIGNAL \PWM2_FA01|Add0~1\ : std_logic;
SIGNAL \PWM2_FA01|Add0~2_combout\ : std_logic;
SIGNAL \PWM2_FA01|Equal0~0_combout\ : std_logic;
SIGNAL \PWM2_FA01|Equal0~1_combout\ : std_logic;
SIGNAL \PWM2_FA01|port_PWM01~0_combout\ : std_logic;
SIGNAL \PWM2_FA01|port_PWM01~q\ : std_logic;
SIGNAL \PWM2_FA02|Add0~18_combout\ : std_logic;
SIGNAL \PWM2_FA02|Add0~1\ : std_logic;
SIGNAL \PWM2_FA02|Add0~2_combout\ : std_logic;
SIGNAL \PWM2_FA02|Add0~19_combout\ : std_logic;
SIGNAL \PWM2_FA02|Add0~3\ : std_logic;
SIGNAL \PWM2_FA02|Add0~4_combout\ : std_logic;
SIGNAL \PWM2_FA02|Add0~20_combout\ : std_logic;
SIGNAL \PWM2_FA02|Add0~5\ : std_logic;
SIGNAL \PWM2_FA02|Add0~6_combout\ : std_logic;
SIGNAL \PWM2_FA02|Add0~8_combout\ : std_logic;
SIGNAL \PWM2_FA02|LessThan1~0_combout\ : std_logic;
SIGNAL \PWM2_FA02|Add0~7\ : std_logic;
SIGNAL \PWM2_FA02|Add0~9_combout\ : std_logic;
SIGNAL \PWM2_FA02|Add0~17_combout\ : std_logic;
SIGNAL \PWM2_FA02|Add0~10\ : std_logic;
SIGNAL \PWM2_FA02|Add0~11_combout\ : std_logic;
SIGNAL \PWM2_FA02|Add0~13_combout\ : std_logic;
SIGNAL \PWM2_FA02|Add0~12\ : std_logic;
SIGNAL \PWM2_FA02|Add0~14_combout\ : std_logic;
SIGNAL \PWM2_FA02|Add0~16_combout\ : std_logic;
SIGNAL \PWM2_FA02|LessThan1~1_combout\ : std_logic;
SIGNAL \PWM2_FA02|Add0~0_combout\ : std_logic;
SIGNAL \PWM2_FA02|Equal0~0_combout\ : std_logic;
SIGNAL \PWM2_FA02|Equal0~1_combout\ : std_logic;
SIGNAL \PWM2_FA02|port_PWM01~0_combout\ : std_logic;
SIGNAL \PWM2_FA02|port_PWM01~q\ : std_logic;
SIGNAL \PWM2_FA03|Add0~0_combout\ : std_logic;
SIGNAL \PWM2_FA03|Add0~18_combout\ : std_logic;
SIGNAL \PWM2_FA03|LessThan1~0_combout\ : std_logic;
SIGNAL \PWM2_FA03|LessThan1~1_combout\ : std_logic;
SIGNAL \PWM2_FA03|Add0~1\ : std_logic;
SIGNAL \PWM2_FA03|Add0~2_combout\ : std_logic;
SIGNAL \PWM2_FA03|Add0~19_combout\ : std_logic;
SIGNAL \PWM2_FA03|Add0~3\ : std_logic;
SIGNAL \PWM2_FA03|Add0~4_combout\ : std_logic;
SIGNAL \PWM2_FA03|Add0~20_combout\ : std_logic;
SIGNAL \PWM2_FA03|Add0~5\ : std_logic;
SIGNAL \PWM2_FA03|Add0~6_combout\ : std_logic;
SIGNAL \PWM2_FA03|Add0~8_combout\ : std_logic;
SIGNAL \PWM2_FA03|Add0~7\ : std_logic;
SIGNAL \PWM2_FA03|Add0~9_combout\ : std_logic;
SIGNAL \PWM2_FA03|Add0~17_combout\ : std_logic;
SIGNAL \PWM2_FA03|Add0~10\ : std_logic;
SIGNAL \PWM2_FA03|Add0~11_combout\ : std_logic;
SIGNAL \PWM2_FA03|Add0~13_combout\ : std_logic;
SIGNAL \PWM2_FA03|Add0~12\ : std_logic;
SIGNAL \PWM2_FA03|Add0~14_combout\ : std_logic;
SIGNAL \PWM2_FA03|Add0~16_combout\ : std_logic;
SIGNAL \PWM2_FA03|Equal0~1_combout\ : std_logic;
SIGNAL \PWM2_FA03|Equal0~0_combout\ : std_logic;
SIGNAL \PWM2_FA03|port_PWM01~0_combout\ : std_logic;
SIGNAL \PWM2_FA03|port_PWM01~q\ : std_logic;
SIGNAL \u6|th_bi[5]~12_cout\ : std_logic;
SIGNAL \u6|th_bi[5]~14_cout\ : std_logic;
SIGNAL \u6|th_bi[5]~16_cout\ : std_logic;
SIGNAL \u6|th_bi[5]~18_cout\ : std_logic;
SIGNAL \u6|th_bi[5]~19_combout\ : std_logic;
SIGNAL \u6|th_b[5]~feeder_combout\ : std_logic;
SIGNAL \u6|th_bi[5]~20\ : std_logic;
SIGNAL \u6|th_bi[6]~21_combout\ : std_logic;
SIGNAL \u6|th_b[6]~feeder_combout\ : std_logic;
SIGNAL \u6|th_bi[6]~22\ : std_logic;
SIGNAL \u6|th_bi[7]~23_combout\ : std_logic;
SIGNAL \u6|th_b[7]~feeder_combout\ : std_logic;
SIGNAL \u6|th_bi[7]~24\ : std_logic;
SIGNAL \u6|th_bi[8]~25_combout\ : std_logic;
SIGNAL \u6|th_b[8]~feeder_combout\ : std_logic;
SIGNAL \u6|th_bi[8]~26\ : std_logic;
SIGNAL \u6|th_bi[9]~27_combout\ : std_logic;
SIGNAL \u6|th_b[9]~feeder_combout\ : std_logic;
SIGNAL \u6|th_bi[9]~28\ : std_logic;
SIGNAL \u6|th_bi[10]~29_combout\ : std_logic;
SIGNAL \u6|th_b[10]~feeder_combout\ : std_logic;
SIGNAL \u6|th_bi[10]~30\ : std_logic;
SIGNAL \u6|th_bi[11]~31_combout\ : std_logic;
SIGNAL \u6|th_b[11]~feeder_combout\ : std_logic;
SIGNAL \u6|th_bi[11]~32\ : std_logic;
SIGNAL \u6|th_bi[12]~33_combout\ : std_logic;
SIGNAL \u6|th_b[12]~feeder_combout\ : std_logic;
SIGNAL \u6|th_bi[12]~34\ : std_logic;
SIGNAL \u6|th_bi[13]~35_combout\ : std_logic;
SIGNAL \u6|th_b[13]~feeder_combout\ : std_logic;
SIGNAL \u6|th_bi[13]~36\ : std_logic;
SIGNAL \u6|th_bi[14]~37_combout\ : std_logic;
SIGNAL \u6|th_b[14]~feeder_combout\ : std_logic;
SIGNAL \u6|th_bi[14]~38\ : std_logic;
SIGNAL \u6|th_bi[15]~39_combout\ : std_logic;
SIGNAL \u6|th_b[15]~feeder_combout\ : std_logic;
SIGNAL \PWM1_FB01|LessThan0~3_cout\ : std_logic;
SIGNAL \PWM1_FB01|LessThan0~5_cout\ : std_logic;
SIGNAL \PWM1_FB01|LessThan0~7_cout\ : std_logic;
SIGNAL \PWM1_FB01|LessThan0~9_cout\ : std_logic;
SIGNAL \PWM1_FB01|LessThan0~11_cout\ : std_logic;
SIGNAL \PWM1_FB01|LessThan0~13_cout\ : std_logic;
SIGNAL \PWM1_FB01|LessThan0~15_cout\ : std_logic;
SIGNAL \PWM1_FB01|LessThan0~17_cout\ : std_logic;
SIGNAL \PWM1_FB01|LessThan0~19_cout\ : std_logic;
SIGNAL \PWM1_FB01|LessThan0~21_cout\ : std_logic;
SIGNAL \PWM1_FB01|LessThan0~22_combout\ : std_logic;
SIGNAL \PWM1_FB01|LessThan0~24_combout\ : std_logic;
SIGNAL \comb~1_combout\ : std_logic;
SIGNAL \PWM1_FB01|comp_out~q\ : std_logic;
SIGNAL \PWM1_FB01|Add0~20_combout\ : std_logic;
SIGNAL \PWM1_FB01|Add0~5\ : std_logic;
SIGNAL \PWM1_FB01|Add0~6_combout\ : std_logic;
SIGNAL \PWM1_FB01|Add0~8_combout\ : std_logic;
SIGNAL \PWM1_FB01|Add0~7\ : std_logic;
SIGNAL \PWM1_FB01|Add0~9_combout\ : std_logic;
SIGNAL \PWM1_FB01|Add0~17_combout\ : std_logic;
SIGNAL \PWM1_FB01|Add0~10\ : std_logic;
SIGNAL \PWM1_FB01|Add0~11_combout\ : std_logic;
SIGNAL \PWM1_FB01|Add0~13_combout\ : std_logic;
SIGNAL \PWM1_FB01|Add0~12\ : std_logic;
SIGNAL \PWM1_FB01|Add0~14_combout\ : std_logic;
SIGNAL \PWM1_FB01|Add0~16_combout\ : std_logic;
SIGNAL \PWM1_FB01|Add0~0_combout\ : std_logic;
SIGNAL \PWM1_FB01|Add0~18_combout\ : std_logic;
SIGNAL \PWM1_FB01|LessThan1~0_combout\ : std_logic;
SIGNAL \PWM1_FB01|LessThan1~1_combout\ : std_logic;
SIGNAL \PWM1_FB01|Add0~1\ : std_logic;
SIGNAL \PWM1_FB01|Add0~2_combout\ : std_logic;
SIGNAL \PWM1_FB01|Add0~19_combout\ : std_logic;
SIGNAL \PWM1_FB01|Add0~3\ : std_logic;
SIGNAL \PWM1_FB01|Add0~4_combout\ : std_logic;
SIGNAL \PWM1_FB01|Equal0~0_combout\ : std_logic;
SIGNAL \PWM1_FB01|Equal0~1_combout\ : std_logic;
SIGNAL \PWM1_FB01|port_PWM01~0_combout\ : std_logic;
SIGNAL \PWM1_FB01|port_PWM01~q\ : std_logic;
SIGNAL \PWM1_FB02|LessThan0~1_cout\ : std_logic;
SIGNAL \PWM1_FB02|LessThan0~3_cout\ : std_logic;
SIGNAL \PWM1_FB02|LessThan0~5_cout\ : std_logic;
SIGNAL \PWM1_FB02|LessThan0~7_cout\ : std_logic;
SIGNAL \PWM1_FB02|LessThan0~9_cout\ : std_logic;
SIGNAL \PWM1_FB02|LessThan0~11_cout\ : std_logic;
SIGNAL \PWM1_FB02|LessThan0~13_cout\ : std_logic;
SIGNAL \PWM1_FB02|LessThan0~15_cout\ : std_logic;
SIGNAL \PWM1_FB02|LessThan0~17_cout\ : std_logic;
SIGNAL \PWM1_FB02|LessThan0~19_cout\ : std_logic;
SIGNAL \PWM1_FB02|LessThan0~20_combout\ : std_logic;
SIGNAL \PWM1_FB02|LessThan0~22_combout\ : std_logic;
SIGNAL \PWM1_FB02|comp_out~q\ : std_logic;
SIGNAL \PWM1_FB02|Add0~10\ : std_logic;
SIGNAL \PWM1_FB02|Add0~11_combout\ : std_logic;
SIGNAL \PWM1_FB02|Add0~13_combout\ : std_logic;
SIGNAL \PWM1_FB02|Add0~12\ : std_logic;
SIGNAL \PWM1_FB02|Add0~14_combout\ : std_logic;
SIGNAL \PWM1_FB02|Add0~16_combout\ : std_logic;
SIGNAL \PWM1_FB02|LessThan1~0_combout\ : std_logic;
SIGNAL \PWM1_FB02|LessThan1~1_combout\ : std_logic;
SIGNAL \PWM1_FB02|Add0~0_combout\ : std_logic;
SIGNAL \PWM1_FB02|Add0~18_combout\ : std_logic;
SIGNAL \PWM1_FB02|Add0~1\ : std_logic;
SIGNAL \PWM1_FB02|Add0~2_combout\ : std_logic;
SIGNAL \PWM1_FB02|Add0~19_combout\ : std_logic;
SIGNAL \PWM1_FB02|Add0~3\ : std_logic;
SIGNAL \PWM1_FB02|Add0~4_combout\ : std_logic;
SIGNAL \PWM1_FB02|Add0~20_combout\ : std_logic;
SIGNAL \PWM1_FB02|Add0~5\ : std_logic;
SIGNAL \PWM1_FB02|Add0~6_combout\ : std_logic;
SIGNAL \PWM1_FB02|Add0~8_combout\ : std_logic;
SIGNAL \PWM1_FB02|Add0~7\ : std_logic;
SIGNAL \PWM1_FB02|Add0~9_combout\ : std_logic;
SIGNAL \PWM1_FB02|Add0~17_combout\ : std_logic;
SIGNAL \PWM1_FB02|Equal0~1_combout\ : std_logic;
SIGNAL \PWM1_FB02|Equal0~0_combout\ : std_logic;
SIGNAL \PWM1_FB02|port_PWM01~0_combout\ : std_logic;
SIGNAL \PWM1_FB02|port_PWM01~q\ : std_logic;
SIGNAL \PWM1_FB03|LessThan0~3_cout\ : std_logic;
SIGNAL \PWM1_FB03|LessThan0~5_cout\ : std_logic;
SIGNAL \PWM1_FB03|LessThan0~7_cout\ : std_logic;
SIGNAL \PWM1_FB03|LessThan0~9_cout\ : std_logic;
SIGNAL \PWM1_FB03|LessThan0~11_cout\ : std_logic;
SIGNAL \PWM1_FB03|LessThan0~13_cout\ : std_logic;
SIGNAL \PWM1_FB03|LessThan0~15_cout\ : std_logic;
SIGNAL \PWM1_FB03|LessThan0~17_cout\ : std_logic;
SIGNAL \PWM1_FB03|LessThan0~19_cout\ : std_logic;
SIGNAL \PWM1_FB03|LessThan0~21_cout\ : std_logic;
SIGNAL \PWM1_FB03|LessThan0~22_combout\ : std_logic;
SIGNAL \PWM1_FB03|LessThan0~24_combout\ : std_logic;
SIGNAL \PWM1_FB03|comp_out~q\ : std_logic;
SIGNAL \PWM1_FB03|Add0~19_combout\ : std_logic;
SIGNAL \PWM1_FB03|Add0~3\ : std_logic;
SIGNAL \PWM1_FB03|Add0~4_combout\ : std_logic;
SIGNAL \PWM1_FB03|Add0~20_combout\ : std_logic;
SIGNAL \PWM1_FB03|Add0~5\ : std_logic;
SIGNAL \PWM1_FB03|Add0~6_combout\ : std_logic;
SIGNAL \PWM1_FB03|Add0~8_combout\ : std_logic;
SIGNAL \PWM1_FB03|Add0~7\ : std_logic;
SIGNAL \PWM1_FB03|Add0~9_combout\ : std_logic;
SIGNAL \PWM1_FB03|Add0~17_combout\ : std_logic;
SIGNAL \PWM1_FB03|Add0~10\ : std_logic;
SIGNAL \PWM1_FB03|Add0~11_combout\ : std_logic;
SIGNAL \PWM1_FB03|Add0~13_combout\ : std_logic;
SIGNAL \PWM1_FB03|Add0~12\ : std_logic;
SIGNAL \PWM1_FB03|Add0~14_combout\ : std_logic;
SIGNAL \PWM1_FB03|Add0~16_combout\ : std_logic;
SIGNAL \PWM1_FB03|Add0~0_combout\ : std_logic;
SIGNAL \PWM1_FB03|Add0~18_combout\ : std_logic;
SIGNAL \PWM1_FB03|LessThan1~0_combout\ : std_logic;
SIGNAL \PWM1_FB03|LessThan1~1_combout\ : std_logic;
SIGNAL \PWM1_FB03|Add0~1\ : std_logic;
SIGNAL \PWM1_FB03|Add0~2_combout\ : std_logic;
SIGNAL \PWM1_FB03|Equal0~0_combout\ : std_logic;
SIGNAL \PWM1_FB03|Equal0~1_combout\ : std_logic;
SIGNAL \PWM1_FB03|port_PWM01~0_combout\ : std_logic;
SIGNAL \PWM1_FB03|port_PWM01~q\ : std_logic;
SIGNAL \PWM1_FB01|Add1~20_combout\ : std_logic;
SIGNAL \PWM1_FB01|Add1~5\ : std_logic;
SIGNAL \PWM1_FB01|Add1~6_combout\ : std_logic;
SIGNAL \PWM1_FB01|Add1~8_combout\ : std_logic;
SIGNAL \PWM1_FB01|Add1~7\ : std_logic;
SIGNAL \PWM1_FB01|Add1~9_combout\ : std_logic;
SIGNAL \PWM1_FB01|Add1~17_combout\ : std_logic;
SIGNAL \PWM1_FB01|Add1~0_combout\ : std_logic;
SIGNAL \PWM1_FB01|Add1~18_combout\ : std_logic;
SIGNAL \PWM1_FB01|LessThan2~0_combout\ : std_logic;
SIGNAL \PWM1_FB01|Add1~10\ : std_logic;
SIGNAL \PWM1_FB01|Add1~11_combout\ : std_logic;
SIGNAL \PWM1_FB01|Add1~13_combout\ : std_logic;
SIGNAL \PWM1_FB01|Add1~12\ : std_logic;
SIGNAL \PWM1_FB01|Add1~14_combout\ : std_logic;
SIGNAL \PWM1_FB01|Add1~16_combout\ : std_logic;
SIGNAL \PWM1_FB01|LessThan2~1_combout\ : std_logic;
SIGNAL \PWM1_FB01|Add1~1\ : std_logic;
SIGNAL \PWM1_FB01|Add1~2_combout\ : std_logic;
SIGNAL \PWM1_FB01|Add1~19_combout\ : std_logic;
SIGNAL \PWM1_FB01|Add1~3\ : std_logic;
SIGNAL \PWM1_FB01|Add1~4_combout\ : std_logic;
SIGNAL \PWM1_FB01|Equal1~0_combout\ : std_logic;
SIGNAL \PWM1_FB01|Equal1~1_combout\ : std_logic;
SIGNAL \PWM1_FB01|port_PWM02~0_combout\ : std_logic;
SIGNAL \PWM1_FB01|port_PWM02~q\ : std_logic;
SIGNAL \PWM1_FB02|Add1~18_combout\ : std_logic;
SIGNAL \PWM1_FB02|Add1~1\ : std_logic;
SIGNAL \PWM1_FB02|Add1~2_combout\ : std_logic;
SIGNAL \PWM1_FB02|Add1~19_combout\ : std_logic;
SIGNAL \PWM1_FB02|Add1~3\ : std_logic;
SIGNAL \PWM1_FB02|Add1~4_combout\ : std_logic;
SIGNAL \PWM1_FB02|Add1~20_combout\ : std_logic;
SIGNAL \PWM1_FB02|Add1~5\ : std_logic;
SIGNAL \PWM1_FB02|Add1~6_combout\ : std_logic;
SIGNAL \PWM1_FB02|Add1~8_combout\ : std_logic;
SIGNAL \PWM1_FB02|Add1~7\ : std_logic;
SIGNAL \PWM1_FB02|Add1~9_combout\ : std_logic;
SIGNAL \PWM1_FB02|Add1~17_combout\ : std_logic;
SIGNAL \PWM1_FB02|Add1~10\ : std_logic;
SIGNAL \PWM1_FB02|Add1~11_combout\ : std_logic;
SIGNAL \PWM1_FB02|Add1~13_combout\ : std_logic;
SIGNAL \PWM1_FB02|Add1~12\ : std_logic;
SIGNAL \PWM1_FB02|Add1~14_combout\ : std_logic;
SIGNAL \PWM1_FB02|Add1~16_combout\ : std_logic;
SIGNAL \PWM1_FB02|LessThan2~0_combout\ : std_logic;
SIGNAL \PWM1_FB02|LessThan2~1_combout\ : std_logic;
SIGNAL \PWM1_FB02|Add1~0_combout\ : std_logic;
SIGNAL \PWM1_FB02|Equal1~0_combout\ : std_logic;
SIGNAL \PWM1_FB02|Equal1~1_combout\ : std_logic;
SIGNAL \PWM1_FB02|port_PWM02~0_combout\ : std_logic;
SIGNAL \PWM1_FB02|port_PWM02~q\ : std_logic;
SIGNAL \PWM1_FB03|LessThan2~0_combout\ : std_logic;
SIGNAL \PWM1_FB03|LessThan2~1_combout\ : std_logic;
SIGNAL \PWM1_FB03|Add1~0_combout\ : std_logic;
SIGNAL \PWM1_FB03|Add1~18_combout\ : std_logic;
SIGNAL \PWM1_FB03|Add1~1\ : std_logic;
SIGNAL \PWM1_FB03|Add1~2_combout\ : std_logic;
SIGNAL \PWM1_FB03|Add1~19_combout\ : std_logic;
SIGNAL \PWM1_FB03|Add1~3\ : std_logic;
SIGNAL \PWM1_FB03|Add1~4_combout\ : std_logic;
SIGNAL \PWM1_FB03|Add1~20_combout\ : std_logic;
SIGNAL \PWM1_FB03|Add1~5\ : std_logic;
SIGNAL \PWM1_FB03|Add1~6_combout\ : std_logic;
SIGNAL \PWM1_FB03|Add1~8_combout\ : std_logic;
SIGNAL \PWM1_FB03|Add1~7\ : std_logic;
SIGNAL \PWM1_FB03|Add1~9_combout\ : std_logic;
SIGNAL \PWM1_FB03|Add1~17_combout\ : std_logic;
SIGNAL \PWM1_FB03|Add1~10\ : std_logic;
SIGNAL \PWM1_FB03|Add1~11_combout\ : std_logic;
SIGNAL \PWM1_FB03|Add1~13_combout\ : std_logic;
SIGNAL \PWM1_FB03|Add1~12\ : std_logic;
SIGNAL \PWM1_FB03|Add1~14_combout\ : std_logic;
SIGNAL \PWM1_FB03|Add1~16_combout\ : std_logic;
SIGNAL \PWM1_FB03|Equal1~1_combout\ : std_logic;
SIGNAL \PWM1_FB03|Equal1~0_combout\ : std_logic;
SIGNAL \PWM1_FB03|port_PWM02~0_combout\ : std_logic;
SIGNAL \PWM1_FB03|port_PWM02~q\ : std_logic;
SIGNAL \PWM2_FB01|Add1~7\ : std_logic;
SIGNAL \PWM2_FB01|Add1~9_combout\ : std_logic;
SIGNAL \PWM2_FB01|LessThan0~1_cout\ : std_logic;
SIGNAL \PWM2_FB01|LessThan0~3_cout\ : std_logic;
SIGNAL \PWM2_FB01|LessThan0~5_cout\ : std_logic;
SIGNAL \PWM2_FB01|LessThan0~7_cout\ : std_logic;
SIGNAL \PWM2_FB01|LessThan0~9_cout\ : std_logic;
SIGNAL \PWM2_FB01|LessThan0~11_cout\ : std_logic;
SIGNAL \PWM2_FB01|LessThan0~13_cout\ : std_logic;
SIGNAL \PWM2_FB01|LessThan0~15_cout\ : std_logic;
SIGNAL \PWM2_FB01|LessThan0~17_cout\ : std_logic;
SIGNAL \PWM2_FB01|LessThan0~19_cout\ : std_logic;
SIGNAL \PWM2_FB01|LessThan0~20_combout\ : std_logic;
SIGNAL \PWM2_FB01|LessThan0~22_combout\ : std_logic;
SIGNAL \PWM2_FB01|comp_out~q\ : std_logic;
SIGNAL \PWM2_FB01|Add1~17_combout\ : std_logic;
SIGNAL \PWM2_FB01|Add1~10\ : std_logic;
SIGNAL \PWM2_FB01|Add1~11_combout\ : std_logic;
SIGNAL \PWM2_FB01|Add1~13_combout\ : std_logic;
SIGNAL \PWM2_FB01|Add1~0_combout\ : std_logic;
SIGNAL \PWM2_FB01|Add1~18_combout\ : std_logic;
SIGNAL \PWM2_FB01|LessThan2~0_combout\ : std_logic;
SIGNAL \PWM2_FB01|Add1~12\ : std_logic;
SIGNAL \PWM2_FB01|Add1~14_combout\ : std_logic;
SIGNAL \PWM2_FB01|Add1~16_combout\ : std_logic;
SIGNAL \PWM2_FB01|LessThan2~1_combout\ : std_logic;
SIGNAL \PWM2_FB01|Add1~1\ : std_logic;
SIGNAL \PWM2_FB01|Add1~2_combout\ : std_logic;
SIGNAL \PWM2_FB01|Add1~19_combout\ : std_logic;
SIGNAL \PWM2_FB01|Add1~3\ : std_logic;
SIGNAL \PWM2_FB01|Add1~4_combout\ : std_logic;
SIGNAL \PWM2_FB01|Add1~20_combout\ : std_logic;
SIGNAL \PWM2_FB01|Add1~5\ : std_logic;
SIGNAL \PWM2_FB01|Add1~6_combout\ : std_logic;
SIGNAL \PWM2_FB01|Add1~8_combout\ : std_logic;
SIGNAL \PWM2_FB01|Equal1~1_combout\ : std_logic;
SIGNAL \PWM2_FB01|Equal1~0_combout\ : std_logic;
SIGNAL \PWM2_FB01|port_PWM02~0_combout\ : std_logic;
SIGNAL \PWM2_FB01|port_PWM02~q\ : std_logic;
SIGNAL \PWM2_FB02|LessThan0~1_cout\ : std_logic;
SIGNAL \PWM2_FB02|LessThan0~3_cout\ : std_logic;
SIGNAL \PWM2_FB02|LessThan0~5_cout\ : std_logic;
SIGNAL \PWM2_FB02|LessThan0~7_cout\ : std_logic;
SIGNAL \PWM2_FB02|LessThan0~9_cout\ : std_logic;
SIGNAL \PWM2_FB02|LessThan0~11_cout\ : std_logic;
SIGNAL \PWM2_FB02|LessThan0~13_cout\ : std_logic;
SIGNAL \PWM2_FB02|LessThan0~15_cout\ : std_logic;
SIGNAL \PWM2_FB02|LessThan0~17_cout\ : std_logic;
SIGNAL \PWM2_FB02|LessThan0~19_cout\ : std_logic;
SIGNAL \PWM2_FB02|LessThan0~20_combout\ : std_logic;
SIGNAL \PWM2_FB02|LessThan0~22_combout\ : std_logic;
SIGNAL \PWM2_FB02|comp_out~q\ : std_logic;
SIGNAL \PWM2_FB02|Add1~0_combout\ : std_logic;
SIGNAL \PWM2_FB02|Add1~18_combout\ : std_logic;
SIGNAL \PWM2_FB02|LessThan2~0_combout\ : std_logic;
SIGNAL \PWM2_FB02|LessThan2~1_combout\ : std_logic;
SIGNAL \PWM2_FB02|Add1~1\ : std_logic;
SIGNAL \PWM2_FB02|Add1~2_combout\ : std_logic;
SIGNAL \PWM2_FB02|Add1~19_combout\ : std_logic;
SIGNAL \PWM2_FB02|Add1~3\ : std_logic;
SIGNAL \PWM2_FB02|Add1~4_combout\ : std_logic;
SIGNAL \PWM2_FB02|Add1~20_combout\ : std_logic;
SIGNAL \PWM2_FB02|Add1~5\ : std_logic;
SIGNAL \PWM2_FB02|Add1~6_combout\ : std_logic;
SIGNAL \PWM2_FB02|Add1~8_combout\ : std_logic;
SIGNAL \PWM2_FB02|Add1~7\ : std_logic;
SIGNAL \PWM2_FB02|Add1~9_combout\ : std_logic;
SIGNAL \PWM2_FB02|Add1~17_combout\ : std_logic;
SIGNAL \PWM2_FB02|Add1~10\ : std_logic;
SIGNAL \PWM2_FB02|Add1~11_combout\ : std_logic;
SIGNAL \PWM2_FB02|Add1~13_combout\ : std_logic;
SIGNAL \PWM2_FB02|Add1~12\ : std_logic;
SIGNAL \PWM2_FB02|Add1~14_combout\ : std_logic;
SIGNAL \PWM2_FB02|Add1~16_combout\ : std_logic;
SIGNAL \PWM2_FB02|Equal1~1_combout\ : std_logic;
SIGNAL \PWM2_FB02|Equal1~0_combout\ : std_logic;
SIGNAL \PWM2_FB02|port_PWM02~0_combout\ : std_logic;
SIGNAL \PWM2_FB02|port_PWM02~q\ : std_logic;
SIGNAL \PWM2_FB03|LessThan0~3_cout\ : std_logic;
SIGNAL \PWM2_FB03|LessThan0~5_cout\ : std_logic;
SIGNAL \PWM2_FB03|LessThan0~7_cout\ : std_logic;
SIGNAL \PWM2_FB03|LessThan0~9_cout\ : std_logic;
SIGNAL \PWM2_FB03|LessThan0~11_cout\ : std_logic;
SIGNAL \PWM2_FB03|LessThan0~13_cout\ : std_logic;
SIGNAL \PWM2_FB03|LessThan0~15_cout\ : std_logic;
SIGNAL \PWM2_FB03|LessThan0~17_cout\ : std_logic;
SIGNAL \PWM2_FB03|LessThan0~19_cout\ : std_logic;
SIGNAL \PWM2_FB03|LessThan0~21_cout\ : std_logic;
SIGNAL \PWM2_FB03|LessThan0~22_combout\ : std_logic;
SIGNAL \PWM2_FB03|LessThan0~24_combout\ : std_logic;
SIGNAL \PWM2_FB03|comp_out~q\ : std_logic;
SIGNAL \PWM2_FB03|Add1~19_combout\ : std_logic;
SIGNAL \PWM2_FB03|Add1~3\ : std_logic;
SIGNAL \PWM2_FB03|Add1~4_combout\ : std_logic;
SIGNAL \PWM2_FB03|Add1~20_combout\ : std_logic;
SIGNAL \PWM2_FB03|Add1~5\ : std_logic;
SIGNAL \PWM2_FB03|Add1~6_combout\ : std_logic;
SIGNAL \PWM2_FB03|Add1~8_combout\ : std_logic;
SIGNAL \PWM2_FB03|Add1~7\ : std_logic;
SIGNAL \PWM2_FB03|Add1~9_combout\ : std_logic;
SIGNAL \PWM2_FB03|Add1~17_combout\ : std_logic;
SIGNAL \PWM2_FB03|Add1~10\ : std_logic;
SIGNAL \PWM2_FB03|Add1~11_combout\ : std_logic;
SIGNAL \PWM2_FB03|Add1~13_combout\ : std_logic;
SIGNAL \PWM2_FB03|Add1~12\ : std_logic;
SIGNAL \PWM2_FB03|Add1~14_combout\ : std_logic;
SIGNAL \PWM2_FB03|Add1~16_combout\ : std_logic;
SIGNAL \PWM2_FB03|LessThan2~0_combout\ : std_logic;
SIGNAL \PWM2_FB03|LessThan2~1_combout\ : std_logic;
SIGNAL \PWM2_FB03|Add1~0_combout\ : std_logic;
SIGNAL \PWM2_FB03|Add1~18_combout\ : std_logic;
SIGNAL \PWM2_FB03|Add1~1\ : std_logic;
SIGNAL \PWM2_FB03|Add1~2_combout\ : std_logic;
SIGNAL \PWM2_FB03|Equal1~0_combout\ : std_logic;
SIGNAL \PWM2_FB03|Equal1~1_combout\ : std_logic;
SIGNAL \PWM2_FB03|port_PWM02~0_combout\ : std_logic;
SIGNAL \PWM2_FB03|port_PWM02~q\ : std_logic;
SIGNAL \PWM2_FB01|Add0~19_combout\ : std_logic;
SIGNAL \PWM2_FB01|Add0~3\ : std_logic;
SIGNAL \PWM2_FB01|Add0~4_combout\ : std_logic;
SIGNAL \PWM2_FB01|Add0~20_combout\ : std_logic;
SIGNAL \PWM2_FB01|Add0~5\ : std_logic;
SIGNAL \PWM2_FB01|Add0~6_combout\ : std_logic;
SIGNAL \PWM2_FB01|Add0~8_combout\ : std_logic;
SIGNAL \PWM2_FB01|Add0~0_combout\ : std_logic;
SIGNAL \PWM2_FB01|Add0~18_combout\ : std_logic;
SIGNAL \PWM2_FB01|LessThan1~0_combout\ : std_logic;
SIGNAL \PWM2_FB01|Add0~7\ : std_logic;
SIGNAL \PWM2_FB01|Add0~9_combout\ : std_logic;
SIGNAL \PWM2_FB01|Add0~17_combout\ : std_logic;
SIGNAL \PWM2_FB01|Add0~10\ : std_logic;
SIGNAL \PWM2_FB01|Add0~11_combout\ : std_logic;
SIGNAL \PWM2_FB01|Add0~13_combout\ : std_logic;
SIGNAL \PWM2_FB01|Add0~12\ : std_logic;
SIGNAL \PWM2_FB01|Add0~14_combout\ : std_logic;
SIGNAL \PWM2_FB01|Add0~16_combout\ : std_logic;
SIGNAL \PWM2_FB01|LessThan1~1_combout\ : std_logic;
SIGNAL \PWM2_FB01|Add0~1\ : std_logic;
SIGNAL \PWM2_FB01|Add0~2_combout\ : std_logic;
SIGNAL \PWM2_FB01|Equal0~0_combout\ : std_logic;
SIGNAL \PWM2_FB01|Equal0~1_combout\ : std_logic;
SIGNAL \PWM2_FB01|port_PWM01~0_combout\ : std_logic;
SIGNAL \PWM2_FB01|port_PWM01~q\ : std_logic;
SIGNAL \PWM2_FB02|Add0~7\ : std_logic;
SIGNAL \PWM2_FB02|Add0~9_combout\ : std_logic;
SIGNAL \PWM2_FB02|Add0~17_combout\ : std_logic;
SIGNAL \PWM2_FB02|Add0~10\ : std_logic;
SIGNAL \PWM2_FB02|Add0~11_combout\ : std_logic;
SIGNAL \PWM2_FB02|Add0~13_combout\ : std_logic;
SIGNAL \PWM2_FB02|Add0~0_combout\ : std_logic;
SIGNAL \PWM2_FB02|Add0~18_combout\ : std_logic;
SIGNAL \PWM2_FB02|LessThan1~0_combout\ : std_logic;
SIGNAL \PWM2_FB02|Add0~12\ : std_logic;
SIGNAL \PWM2_FB02|Add0~14_combout\ : std_logic;
SIGNAL \PWM2_FB02|Add0~16_combout\ : std_logic;
SIGNAL \PWM2_FB02|LessThan1~1_combout\ : std_logic;
SIGNAL \PWM2_FB02|Add0~1\ : std_logic;
SIGNAL \PWM2_FB02|Add0~2_combout\ : std_logic;
SIGNAL \PWM2_FB02|Add0~19_combout\ : std_logic;
SIGNAL \PWM2_FB02|Add0~3\ : std_logic;
SIGNAL \PWM2_FB02|Add0~4_combout\ : std_logic;
SIGNAL \PWM2_FB02|Add0~20_combout\ : std_logic;
SIGNAL \PWM2_FB02|Add0~5\ : std_logic;
SIGNAL \PWM2_FB02|Add0~6_combout\ : std_logic;
SIGNAL \PWM2_FB02|Add0~8_combout\ : std_logic;
SIGNAL \PWM2_FB02|Equal0~1_combout\ : std_logic;
SIGNAL \PWM2_FB02|Equal0~0_combout\ : std_logic;
SIGNAL \PWM2_FB02|port_PWM01~0_combout\ : std_logic;
SIGNAL \PWM2_FB02|port_PWM01~q\ : std_logic;
SIGNAL \PWM2_FB03|Add0~20_combout\ : std_logic;
SIGNAL \PWM2_FB03|Add0~5\ : std_logic;
SIGNAL \PWM2_FB03|Add0~6_combout\ : std_logic;
SIGNAL \PWM2_FB03|Add0~8_combout\ : std_logic;
SIGNAL \PWM2_FB03|Add0~7\ : std_logic;
SIGNAL \PWM2_FB03|Add0~9_combout\ : std_logic;
SIGNAL \PWM2_FB03|Add0~17_combout\ : std_logic;
SIGNAL \PWM2_FB03|Add0~10\ : std_logic;
SIGNAL \PWM2_FB03|Add0~11_combout\ : std_logic;
SIGNAL \PWM2_FB03|Add0~13_combout\ : std_logic;
SIGNAL \PWM2_FB03|Add0~12\ : std_logic;
SIGNAL \PWM2_FB03|Add0~14_combout\ : std_logic;
SIGNAL \PWM2_FB03|Add0~16_combout\ : std_logic;
SIGNAL \PWM2_FB03|Add0~0_combout\ : std_logic;
SIGNAL \PWM2_FB03|Add0~18_combout\ : std_logic;
SIGNAL \PWM2_FB03|LessThan1~0_combout\ : std_logic;
SIGNAL \PWM2_FB03|LessThan1~1_combout\ : std_logic;
SIGNAL \PWM2_FB03|Add0~1\ : std_logic;
SIGNAL \PWM2_FB03|Add0~2_combout\ : std_logic;
SIGNAL \PWM2_FB03|Add0~19_combout\ : std_logic;
SIGNAL \PWM2_FB03|Add0~3\ : std_logic;
SIGNAL \PWM2_FB03|Add0~4_combout\ : std_logic;
SIGNAL \PWM2_FB03|Equal0~0_combout\ : std_logic;
SIGNAL \PWM2_FB03|Equal0~1_combout\ : std_logic;
SIGNAL \PWM2_FB03|port_PWM01~0_combout\ : std_logic;
SIGNAL \PWM2_FB03|port_PWM01~q\ : std_logic;
SIGNAL \u6|th_ci[5]~12_cout\ : std_logic;
SIGNAL \u6|th_ci[5]~14_cout\ : std_logic;
SIGNAL \u6|th_ci[5]~16_cout\ : std_logic;
SIGNAL \u6|th_ci[5]~17_combout\ : std_logic;
SIGNAL \u6|th_c[5]~feeder_combout\ : std_logic;
SIGNAL \u6|th_ci[5]~18\ : std_logic;
SIGNAL \u6|th_ci[6]~19_combout\ : std_logic;
SIGNAL \u6|th_c[6]~feeder_combout\ : std_logic;
SIGNAL \u6|th_ci[6]~20\ : std_logic;
SIGNAL \u6|th_ci[7]~21_combout\ : std_logic;
SIGNAL \u6|th_c[7]~feeder_combout\ : std_logic;
SIGNAL \u6|th_ci[7]~22\ : std_logic;
SIGNAL \u6|th_ci[8]~23_combout\ : std_logic;
SIGNAL \u6|th_c[8]~feeder_combout\ : std_logic;
SIGNAL \u6|th_ci[8]~24\ : std_logic;
SIGNAL \u6|th_ci[9]~25_combout\ : std_logic;
SIGNAL \u6|th_c[9]~feeder_combout\ : std_logic;
SIGNAL \u6|th_ci[9]~26\ : std_logic;
SIGNAL \u6|th_ci[10]~27_combout\ : std_logic;
SIGNAL \u6|th_c[10]~feeder_combout\ : std_logic;
SIGNAL \u6|th_ci[10]~28\ : std_logic;
SIGNAL \u6|th_ci[11]~29_combout\ : std_logic;
SIGNAL \u6|th_c[11]~feeder_combout\ : std_logic;
SIGNAL \u6|th_ci[11]~30\ : std_logic;
SIGNAL \u6|th_ci[12]~31_combout\ : std_logic;
SIGNAL \u6|th_c[12]~feeder_combout\ : std_logic;
SIGNAL \u6|th_ci[12]~32\ : std_logic;
SIGNAL \u6|th_ci[13]~33_combout\ : std_logic;
SIGNAL \u6|th_c[13]~feeder_combout\ : std_logic;
SIGNAL \u6|th_ci[13]~34\ : std_logic;
SIGNAL \u6|th_ci[14]~35_combout\ : std_logic;
SIGNAL \u6|th_c[14]~feeder_combout\ : std_logic;
SIGNAL \u6|th_ci[14]~36\ : std_logic;
SIGNAL \u6|th_ci[15]~37_combout\ : std_logic;
SIGNAL \u6|th_c[15]~feeder_combout\ : std_logic;
SIGNAL \PWM1_FC01|LessThan0~3_cout\ : std_logic;
SIGNAL \PWM1_FC01|LessThan0~5_cout\ : std_logic;
SIGNAL \PWM1_FC01|LessThan0~7_cout\ : std_logic;
SIGNAL \PWM1_FC01|LessThan0~9_cout\ : std_logic;
SIGNAL \PWM1_FC01|LessThan0~11_cout\ : std_logic;
SIGNAL \PWM1_FC01|LessThan0~13_cout\ : std_logic;
SIGNAL \PWM1_FC01|LessThan0~15_cout\ : std_logic;
SIGNAL \PWM1_FC01|LessThan0~17_cout\ : std_logic;
SIGNAL \PWM1_FC01|LessThan0~19_cout\ : std_logic;
SIGNAL \PWM1_FC01|LessThan0~21_cout\ : std_logic;
SIGNAL \PWM1_FC01|LessThan0~22_combout\ : std_logic;
SIGNAL \PWM1_FC01|LessThan0~24_combout\ : std_logic;
SIGNAL \comb~2_combout\ : std_logic;
SIGNAL \PWM1_FC01|comp_out~q\ : std_logic;
SIGNAL \PWM1_FC01|Add0~20_combout\ : std_logic;
SIGNAL \PWM1_FC01|Add0~5\ : std_logic;
SIGNAL \PWM1_FC01|Add0~6_combout\ : std_logic;
SIGNAL \PWM1_FC01|Add0~8_combout\ : std_logic;
SIGNAL \PWM1_FC01|Add0~7\ : std_logic;
SIGNAL \PWM1_FC01|Add0~9_combout\ : std_logic;
SIGNAL \PWM1_FC01|Add0~17_combout\ : std_logic;
SIGNAL \PWM1_FC01|Add0~10\ : std_logic;
SIGNAL \PWM1_FC01|Add0~11_combout\ : std_logic;
SIGNAL \PWM1_FC01|Add0~13_combout\ : std_logic;
SIGNAL \PWM1_FC01|Add0~12\ : std_logic;
SIGNAL \PWM1_FC01|Add0~14_combout\ : std_logic;
SIGNAL \PWM1_FC01|Add0~16_combout\ : std_logic;
SIGNAL \PWM1_FC01|Add0~0_combout\ : std_logic;
SIGNAL \PWM1_FC01|Add0~18_combout\ : std_logic;
SIGNAL \PWM1_FC01|LessThan1~0_combout\ : std_logic;
SIGNAL \PWM1_FC01|LessThan1~1_combout\ : std_logic;
SIGNAL \PWM1_FC01|Add0~1\ : std_logic;
SIGNAL \PWM1_FC01|Add0~2_combout\ : std_logic;
SIGNAL \PWM1_FC01|Add0~19_combout\ : std_logic;
SIGNAL \PWM1_FC01|Add0~3\ : std_logic;
SIGNAL \PWM1_FC01|Add0~4_combout\ : std_logic;
SIGNAL \PWM1_FC01|Equal0~0_combout\ : std_logic;
SIGNAL \PWM1_FC01|Equal0~1_combout\ : std_logic;
SIGNAL \PWM1_FC01|port_PWM01~0_combout\ : std_logic;
SIGNAL \PWM1_FC01|port_PWM01~q\ : std_logic;
SIGNAL \PWM1_FC02|LessThan0~2_cout\ : std_logic;
SIGNAL \PWM1_FC02|LessThan0~4_cout\ : std_logic;
SIGNAL \PWM1_FC02|LessThan0~6_cout\ : std_logic;
SIGNAL \PWM1_FC02|LessThan0~8_cout\ : std_logic;
SIGNAL \PWM1_FC02|LessThan0~10_cout\ : std_logic;
SIGNAL \PWM1_FC02|LessThan0~12_cout\ : std_logic;
SIGNAL \PWM1_FC02|LessThan0~14_cout\ : std_logic;
SIGNAL \PWM1_FC02|LessThan0~16_cout\ : std_logic;
SIGNAL \PWM1_FC02|LessThan0~18_cout\ : std_logic;
SIGNAL \PWM1_FC02|LessThan0~20_cout\ : std_logic;
SIGNAL \PWM1_FC02|LessThan0~21_combout\ : std_logic;
SIGNAL \PWM1_FC02|LessThan0~23_combout\ : std_logic;
SIGNAL \PWM1_FC02|comp_out~q\ : std_logic;
SIGNAL \PWM1_FC02|Add0~20_combout\ : std_logic;
SIGNAL \PWM1_FC02|Add0~0_combout\ : std_logic;
SIGNAL \PWM1_FC02|Add0~18_combout\ : std_logic;
SIGNAL \PWM1_FC02|Add0~5\ : std_logic;
SIGNAL \PWM1_FC02|Add0~6_combout\ : std_logic;
SIGNAL \PWM1_FC02|Add0~8_combout\ : std_logic;
SIGNAL \PWM1_FC02|LessThan1~0_combout\ : std_logic;
SIGNAL \PWM1_FC02|Add0~7\ : std_logic;
SIGNAL \PWM1_FC02|Add0~9_combout\ : std_logic;
SIGNAL \PWM1_FC02|Add0~17_combout\ : std_logic;
SIGNAL \PWM1_FC02|Add0~10\ : std_logic;
SIGNAL \PWM1_FC02|Add0~11_combout\ : std_logic;
SIGNAL \PWM1_FC02|Add0~13_combout\ : std_logic;
SIGNAL \PWM1_FC02|Add0~12\ : std_logic;
SIGNAL \PWM1_FC02|Add0~14_combout\ : std_logic;
SIGNAL \PWM1_FC02|Add0~16_combout\ : std_logic;
SIGNAL \PWM1_FC02|LessThan1~1_combout\ : std_logic;
SIGNAL \PWM1_FC02|Add0~1\ : std_logic;
SIGNAL \PWM1_FC02|Add0~2_combout\ : std_logic;
SIGNAL \PWM1_FC02|Add0~19_combout\ : std_logic;
SIGNAL \PWM1_FC02|Add0~3\ : std_logic;
SIGNAL \PWM1_FC02|Add0~4_combout\ : std_logic;
SIGNAL \PWM1_FC02|Equal0~0_combout\ : std_logic;
SIGNAL \PWM1_FC02|Equal0~1_combout\ : std_logic;
SIGNAL \PWM1_FC02|port_PWM01~0_combout\ : std_logic;
SIGNAL \PWM1_FC02|port_PWM01~q\ : std_logic;
SIGNAL \PWM1_FC03|LessThan0~5_cout\ : std_logic;
SIGNAL \PWM1_FC03|LessThan0~7_cout\ : std_logic;
SIGNAL \PWM1_FC03|LessThan0~9_cout\ : std_logic;
SIGNAL \PWM1_FC03|LessThan0~11_cout\ : std_logic;
SIGNAL \PWM1_FC03|LessThan0~13_cout\ : std_logic;
SIGNAL \PWM1_FC03|LessThan0~15_cout\ : std_logic;
SIGNAL \PWM1_FC03|LessThan0~17_cout\ : std_logic;
SIGNAL \PWM1_FC03|LessThan0~19_cout\ : std_logic;
SIGNAL \PWM1_FC03|LessThan0~21_cout\ : std_logic;
SIGNAL \PWM1_FC03|LessThan0~23_cout\ : std_logic;
SIGNAL \PWM1_FC03|LessThan0~24_combout\ : std_logic;
SIGNAL \PWM1_FC03|LessThan0~26_combout\ : std_logic;
SIGNAL \PWM1_FC03|comp_out~q\ : std_logic;
SIGNAL \PWM1_FC03|Add0~19_combout\ : std_logic;
SIGNAL \PWM1_FC03|Add0~3\ : std_logic;
SIGNAL \PWM1_FC03|Add0~4_combout\ : std_logic;
SIGNAL \PWM1_FC03|Add0~20_combout\ : std_logic;
SIGNAL \PWM1_FC03|Add0~5\ : std_logic;
SIGNAL \PWM1_FC03|Add0~6_combout\ : std_logic;
SIGNAL \PWM1_FC03|Add0~8_combout\ : std_logic;
SIGNAL \PWM1_FC03|Add0~0_combout\ : std_logic;
SIGNAL \PWM1_FC03|Add0~18_combout\ : std_logic;
SIGNAL \PWM1_FC03|LessThan1~0_combout\ : std_logic;
SIGNAL \PWM1_FC03|Add0~7\ : std_logic;
SIGNAL \PWM1_FC03|Add0~9_combout\ : std_logic;
SIGNAL \PWM1_FC03|Add0~17_combout\ : std_logic;
SIGNAL \PWM1_FC03|Add0~10\ : std_logic;
SIGNAL \PWM1_FC03|Add0~11_combout\ : std_logic;
SIGNAL \PWM1_FC03|Add0~13_combout\ : std_logic;
SIGNAL \PWM1_FC03|Add0~12\ : std_logic;
SIGNAL \PWM1_FC03|Add0~14_combout\ : std_logic;
SIGNAL \PWM1_FC03|Add0~16_combout\ : std_logic;
SIGNAL \PWM1_FC03|LessThan1~1_combout\ : std_logic;
SIGNAL \PWM1_FC03|Add0~1\ : std_logic;
SIGNAL \PWM1_FC03|Add0~2_combout\ : std_logic;
SIGNAL \PWM1_FC03|Equal0~0_combout\ : std_logic;
SIGNAL \PWM1_FC03|Equal0~1_combout\ : std_logic;
SIGNAL \PWM1_FC03|port_PWM01~0_combout\ : std_logic;
SIGNAL \PWM1_FC03|port_PWM01~q\ : std_logic;
SIGNAL \PWM1_FC01|Add1~19_combout\ : std_logic;
SIGNAL \PWM1_FC01|Add1~3\ : std_logic;
SIGNAL \PWM1_FC01|Add1~4_combout\ : std_logic;
SIGNAL \PWM1_FC01|Add1~20_combout\ : std_logic;
SIGNAL \PWM1_FC01|Add1~5\ : std_logic;
SIGNAL \PWM1_FC01|Add1~6_combout\ : std_logic;
SIGNAL \PWM1_FC01|Add1~8_combout\ : std_logic;
SIGNAL \PWM1_FC01|Add1~7\ : std_logic;
SIGNAL \PWM1_FC01|Add1~9_combout\ : std_logic;
SIGNAL \PWM1_FC01|Add1~17_combout\ : std_logic;
SIGNAL \PWM1_FC01|Add1~10\ : std_logic;
SIGNAL \PWM1_FC01|Add1~11_combout\ : std_logic;
SIGNAL \PWM1_FC01|Add1~13_combout\ : std_logic;
SIGNAL \PWM1_FC01|Add1~12\ : std_logic;
SIGNAL \PWM1_FC01|Add1~14_combout\ : std_logic;
SIGNAL \PWM1_FC01|Add1~16_combout\ : std_logic;
SIGNAL \PWM1_FC01|LessThan2~0_combout\ : std_logic;
SIGNAL \PWM1_FC01|LessThan2~1_combout\ : std_logic;
SIGNAL \PWM1_FC01|Add1~0_combout\ : std_logic;
SIGNAL \PWM1_FC01|Add1~18_combout\ : std_logic;
SIGNAL \PWM1_FC01|Add1~1\ : std_logic;
SIGNAL \PWM1_FC01|Add1~2_combout\ : std_logic;
SIGNAL \PWM1_FC01|Equal1~0_combout\ : std_logic;
SIGNAL \PWM1_FC01|Equal1~1_combout\ : std_logic;
SIGNAL \PWM1_FC01|port_PWM02~0_combout\ : std_logic;
SIGNAL \PWM1_FC01|port_PWM02~q\ : std_logic;
SIGNAL \PWM1_FC02|Add1~19_combout\ : std_logic;
SIGNAL \PWM1_FC02|Add1~3\ : std_logic;
SIGNAL \PWM1_FC02|Add1~4_combout\ : std_logic;
SIGNAL \PWM1_FC02|Add1~20_combout\ : std_logic;
SIGNAL \PWM1_FC02|Add1~5\ : std_logic;
SIGNAL \PWM1_FC02|Add1~6_combout\ : std_logic;
SIGNAL \PWM1_FC02|Add1~8_combout\ : std_logic;
SIGNAL \PWM1_FC02|Add1~7\ : std_logic;
SIGNAL \PWM1_FC02|Add1~9_combout\ : std_logic;
SIGNAL \PWM1_FC02|Add1~17_combout\ : std_logic;
SIGNAL \PWM1_FC02|Add1~10\ : std_logic;
SIGNAL \PWM1_FC02|Add1~11_combout\ : std_logic;
SIGNAL \PWM1_FC02|Add1~13_combout\ : std_logic;
SIGNAL \PWM1_FC02|Add1~12\ : std_logic;
SIGNAL \PWM1_FC02|Add1~14_combout\ : std_logic;
SIGNAL \PWM1_FC02|Add1~16_combout\ : std_logic;
SIGNAL \PWM1_FC02|LessThan2~0_combout\ : std_logic;
SIGNAL \PWM1_FC02|LessThan2~1_combout\ : std_logic;
SIGNAL \PWM1_FC02|Add1~0_combout\ : std_logic;
SIGNAL \PWM1_FC02|Add1~18_combout\ : std_logic;
SIGNAL \PWM1_FC02|Add1~1\ : std_logic;
SIGNAL \PWM1_FC02|Add1~2_combout\ : std_logic;
SIGNAL \PWM1_FC02|Equal1~0_combout\ : std_logic;
SIGNAL \PWM1_FC02|Equal1~1_combout\ : std_logic;
SIGNAL \PWM1_FC02|port_PWM02~0_combout\ : std_logic;
SIGNAL \PWM1_FC02|port_PWM02~q\ : std_logic;
SIGNAL \PWM1_FC03|Add1~19_combout\ : std_logic;
SIGNAL \PWM1_FC03|Add1~3\ : std_logic;
SIGNAL \PWM1_FC03|Add1~4_combout\ : std_logic;
SIGNAL \PWM1_FC03|Add1~20_combout\ : std_logic;
SIGNAL \PWM1_FC03|Add1~5\ : std_logic;
SIGNAL \PWM1_FC03|Add1~6_combout\ : std_logic;
SIGNAL \PWM1_FC03|Add1~8_combout\ : std_logic;
SIGNAL \PWM1_FC03|Add1~7\ : std_logic;
SIGNAL \PWM1_FC03|Add1~9_combout\ : std_logic;
SIGNAL \PWM1_FC03|Add1~17_combout\ : std_logic;
SIGNAL \PWM1_FC03|Add1~10\ : std_logic;
SIGNAL \PWM1_FC03|Add1~11_combout\ : std_logic;
SIGNAL \PWM1_FC03|Add1~13_combout\ : std_logic;
SIGNAL \PWM1_FC03|Add1~12\ : std_logic;
SIGNAL \PWM1_FC03|Add1~14_combout\ : std_logic;
SIGNAL \PWM1_FC03|Add1~16_combout\ : std_logic;
SIGNAL \PWM1_FC03|Add1~0_combout\ : std_logic;
SIGNAL \PWM1_FC03|Add1~18_combout\ : std_logic;
SIGNAL \PWM1_FC03|LessThan2~0_combout\ : std_logic;
SIGNAL \PWM1_FC03|LessThan2~1_combout\ : std_logic;
SIGNAL \PWM1_FC03|Add1~1\ : std_logic;
SIGNAL \PWM1_FC03|Add1~2_combout\ : std_logic;
SIGNAL \PWM1_FC03|Equal1~0_combout\ : std_logic;
SIGNAL \PWM1_FC03|Equal1~1_combout\ : std_logic;
SIGNAL \PWM1_FC03|port_PWM02~0_combout\ : std_logic;
SIGNAL \PWM1_FC03|port_PWM02~q\ : std_logic;
SIGNAL \PWM2_FC01|LessThan0~2_cout\ : std_logic;
SIGNAL \PWM2_FC01|LessThan0~4_cout\ : std_logic;
SIGNAL \PWM2_FC01|LessThan0~6_cout\ : std_logic;
SIGNAL \PWM2_FC01|LessThan0~8_cout\ : std_logic;
SIGNAL \PWM2_FC01|LessThan0~10_cout\ : std_logic;
SIGNAL \PWM2_FC01|LessThan0~12_cout\ : std_logic;
SIGNAL \PWM2_FC01|LessThan0~14_cout\ : std_logic;
SIGNAL \PWM2_FC01|LessThan0~16_cout\ : std_logic;
SIGNAL \PWM2_FC01|LessThan0~18_cout\ : std_logic;
SIGNAL \PWM2_FC01|LessThan0~20_cout\ : std_logic;
SIGNAL \PWM2_FC01|LessThan0~21_combout\ : std_logic;
SIGNAL \PWM2_FC01|LessThan0~23_combout\ : std_logic;
SIGNAL \PWM2_FC01|comp_out~q\ : std_logic;
SIGNAL \PWM2_FC01|LessThan2~0_combout\ : std_logic;
SIGNAL \PWM2_FC01|Add1~12\ : std_logic;
SIGNAL \PWM2_FC01|Add1~14_combout\ : std_logic;
SIGNAL \PWM2_FC01|Add1~16_combout\ : std_logic;
SIGNAL \PWM2_FC01|LessThan2~1_combout\ : std_logic;
SIGNAL \PWM2_FC01|Add1~0_combout\ : std_logic;
SIGNAL \PWM2_FC01|Add1~18_combout\ : std_logic;
SIGNAL \PWM2_FC01|Add1~1\ : std_logic;
SIGNAL \PWM2_FC01|Add1~2_combout\ : std_logic;
SIGNAL \PWM2_FC01|Add1~19_combout\ : std_logic;
SIGNAL \PWM2_FC01|Add1~3\ : std_logic;
SIGNAL \PWM2_FC01|Add1~4_combout\ : std_logic;
SIGNAL \PWM2_FC01|Add1~20_combout\ : std_logic;
SIGNAL \PWM2_FC01|Add1~5\ : std_logic;
SIGNAL \PWM2_FC01|Add1~6_combout\ : std_logic;
SIGNAL \PWM2_FC01|Add1~8_combout\ : std_logic;
SIGNAL \PWM2_FC01|Add1~7\ : std_logic;
SIGNAL \PWM2_FC01|Add1~9_combout\ : std_logic;
SIGNAL \PWM2_FC01|Add1~17_combout\ : std_logic;
SIGNAL \PWM2_FC01|Add1~10\ : std_logic;
SIGNAL \PWM2_FC01|Add1~11_combout\ : std_logic;
SIGNAL \PWM2_FC01|Add1~13_combout\ : std_logic;
SIGNAL \PWM2_FC01|Equal1~1_combout\ : std_logic;
SIGNAL \PWM2_FC01|Equal1~0_combout\ : std_logic;
SIGNAL \PWM2_FC01|port_PWM02~0_combout\ : std_logic;
SIGNAL \PWM2_FC01|port_PWM02~q\ : std_logic;
SIGNAL \PWM2_FC02|LessThan0~2_cout\ : std_logic;
SIGNAL \PWM2_FC02|LessThan0~4_cout\ : std_logic;
SIGNAL \PWM2_FC02|LessThan0~6_cout\ : std_logic;
SIGNAL \PWM2_FC02|LessThan0~8_cout\ : std_logic;
SIGNAL \PWM2_FC02|LessThan0~10_cout\ : std_logic;
SIGNAL \PWM2_FC02|LessThan0~12_cout\ : std_logic;
SIGNAL \PWM2_FC02|LessThan0~14_cout\ : std_logic;
SIGNAL \PWM2_FC02|LessThan0~16_cout\ : std_logic;
SIGNAL \PWM2_FC02|LessThan0~18_cout\ : std_logic;
SIGNAL \PWM2_FC02|LessThan0~20_cout\ : std_logic;
SIGNAL \PWM2_FC02|LessThan0~21_combout\ : std_logic;
SIGNAL \PWM2_FC02|LessThan0~23_combout\ : std_logic;
SIGNAL \PWM2_FC02|comp_out~q\ : std_logic;
SIGNAL \PWM2_FC02|Add1~20_combout\ : std_logic;
SIGNAL \PWM2_FC02|Add1~5\ : std_logic;
SIGNAL \PWM2_FC02|Add1~6_combout\ : std_logic;
SIGNAL \PWM2_FC02|Add1~8_combout\ : std_logic;
SIGNAL \PWM2_FC02|Add1~7\ : std_logic;
SIGNAL \PWM2_FC02|Add1~9_combout\ : std_logic;
SIGNAL \PWM2_FC02|Add1~17_combout\ : std_logic;
SIGNAL \PWM2_FC02|Add1~10\ : std_logic;
SIGNAL \PWM2_FC02|Add1~11_combout\ : std_logic;
SIGNAL \PWM2_FC02|Add1~13_combout\ : std_logic;
SIGNAL \PWM2_FC02|Add1~12\ : std_logic;
SIGNAL \PWM2_FC02|Add1~14_combout\ : std_logic;
SIGNAL \PWM2_FC02|Add1~16_combout\ : std_logic;
SIGNAL \PWM2_FC02|Add1~0_combout\ : std_logic;
SIGNAL \PWM2_FC02|Add1~18_combout\ : std_logic;
SIGNAL \PWM2_FC02|LessThan2~0_combout\ : std_logic;
SIGNAL \PWM2_FC02|LessThan2~1_combout\ : std_logic;
SIGNAL \PWM2_FC02|Add1~1\ : std_logic;
SIGNAL \PWM2_FC02|Add1~2_combout\ : std_logic;
SIGNAL \PWM2_FC02|Add1~19_combout\ : std_logic;
SIGNAL \PWM2_FC02|Add1~3\ : std_logic;
SIGNAL \PWM2_FC02|Add1~4_combout\ : std_logic;
SIGNAL \PWM2_FC02|Equal1~0_combout\ : std_logic;
SIGNAL \PWM2_FC02|Equal1~1_combout\ : std_logic;
SIGNAL \PWM2_FC02|port_PWM02~0_combout\ : std_logic;
SIGNAL \PWM2_FC02|port_PWM02~q\ : std_logic;
SIGNAL \PWM2_FC03|LessThan0~5_cout\ : std_logic;
SIGNAL \PWM2_FC03|LessThan0~7_cout\ : std_logic;
SIGNAL \PWM2_FC03|LessThan0~9_cout\ : std_logic;
SIGNAL \PWM2_FC03|LessThan0~11_cout\ : std_logic;
SIGNAL \PWM2_FC03|LessThan0~13_cout\ : std_logic;
SIGNAL \PWM2_FC03|LessThan0~15_cout\ : std_logic;
SIGNAL \PWM2_FC03|LessThan0~17_cout\ : std_logic;
SIGNAL \PWM2_FC03|LessThan0~19_cout\ : std_logic;
SIGNAL \PWM2_FC03|LessThan0~21_cout\ : std_logic;
SIGNAL \PWM2_FC03|LessThan0~23_cout\ : std_logic;
SIGNAL \PWM2_FC03|LessThan0~24_combout\ : std_logic;
SIGNAL \PWM2_FC03|LessThan0~26_combout\ : std_logic;
SIGNAL \PWM2_FC03|comp_out~q\ : std_logic;
SIGNAL \PWM2_FC03|Add1~0_combout\ : std_logic;
SIGNAL \PWM2_FC03|Add1~18_combout\ : std_logic;
SIGNAL \PWM2_FC03|LessThan2~0_combout\ : std_logic;
SIGNAL \PWM2_FC03|Add1~12\ : std_logic;
SIGNAL \PWM2_FC03|Add1~14_combout\ : std_logic;
SIGNAL \PWM2_FC03|Add1~16_combout\ : std_logic;
SIGNAL \PWM2_FC03|LessThan2~1_combout\ : std_logic;
SIGNAL \PWM2_FC03|Add1~1\ : std_logic;
SIGNAL \PWM2_FC03|Add1~2_combout\ : std_logic;
SIGNAL \PWM2_FC03|Add1~19_combout\ : std_logic;
SIGNAL \PWM2_FC03|Add1~3\ : std_logic;
SIGNAL \PWM2_FC03|Add1~4_combout\ : std_logic;
SIGNAL \PWM2_FC03|Add1~20_combout\ : std_logic;
SIGNAL \PWM2_FC03|Add1~5\ : std_logic;
SIGNAL \PWM2_FC03|Add1~6_combout\ : std_logic;
SIGNAL \PWM2_FC03|Add1~8_combout\ : std_logic;
SIGNAL \PWM2_FC03|Add1~7\ : std_logic;
SIGNAL \PWM2_FC03|Add1~9_combout\ : std_logic;
SIGNAL \PWM2_FC03|Add1~17_combout\ : std_logic;
SIGNAL \PWM2_FC03|Add1~10\ : std_logic;
SIGNAL \PWM2_FC03|Add1~11_combout\ : std_logic;
SIGNAL \PWM2_FC03|Add1~13_combout\ : std_logic;
SIGNAL \PWM2_FC03|Equal1~1_combout\ : std_logic;
SIGNAL \PWM2_FC03|Equal1~0_combout\ : std_logic;
SIGNAL \PWM2_FC03|port_PWM02~0_combout\ : std_logic;
SIGNAL \PWM2_FC03|port_PWM02~q\ : std_logic;
SIGNAL \PWM2_FC01|Add0~20_combout\ : std_logic;
SIGNAL \PWM2_FC01|Add0~5\ : std_logic;
SIGNAL \PWM2_FC01|Add0~6_combout\ : std_logic;
SIGNAL \PWM2_FC01|Add0~8_combout\ : std_logic;
SIGNAL \PWM2_FC01|Add0~7\ : std_logic;
SIGNAL \PWM2_FC01|Add0~9_combout\ : std_logic;
SIGNAL \PWM2_FC01|Add0~17_combout\ : std_logic;
SIGNAL \PWM2_FC01|Add0~10\ : std_logic;
SIGNAL \PWM2_FC01|Add0~11_combout\ : std_logic;
SIGNAL \PWM2_FC01|Add0~13_combout\ : std_logic;
SIGNAL \PWM2_FC01|Add0~12\ : std_logic;
SIGNAL \PWM2_FC01|Add0~14_combout\ : std_logic;
SIGNAL \PWM2_FC01|Add0~16_combout\ : std_logic;
SIGNAL \PWM2_FC01|Add0~0_combout\ : std_logic;
SIGNAL \PWM2_FC01|Add0~18_combout\ : std_logic;
SIGNAL \PWM2_FC01|LessThan1~0_combout\ : std_logic;
SIGNAL \PWM2_FC01|LessThan1~1_combout\ : std_logic;
SIGNAL \PWM2_FC01|Add0~1\ : std_logic;
SIGNAL \PWM2_FC01|Add0~2_combout\ : std_logic;
SIGNAL \PWM2_FC01|Add0~19_combout\ : std_logic;
SIGNAL \PWM2_FC01|Add0~3\ : std_logic;
SIGNAL \PWM2_FC01|Add0~4_combout\ : std_logic;
SIGNAL \PWM2_FC01|Equal0~0_combout\ : std_logic;
SIGNAL \PWM2_FC01|Equal0~1_combout\ : std_logic;
SIGNAL \PWM2_FC01|port_PWM01~0_combout\ : std_logic;
SIGNAL \PWM2_FC01|port_PWM01~q\ : std_logic;
SIGNAL \PWM2_FC02|LessThan1~0_combout\ : std_logic;
SIGNAL \PWM2_FC02|LessThan1~1_combout\ : std_logic;
SIGNAL \PWM2_FC02|Add0~0_combout\ : std_logic;
SIGNAL \PWM2_FC02|Add0~18_combout\ : std_logic;
SIGNAL \PWM2_FC02|Add0~1\ : std_logic;
SIGNAL \PWM2_FC02|Add0~2_combout\ : std_logic;
SIGNAL \PWM2_FC02|Add0~19_combout\ : std_logic;
SIGNAL \PWM2_FC02|Add0~3\ : std_logic;
SIGNAL \PWM2_FC02|Add0~4_combout\ : std_logic;
SIGNAL \PWM2_FC02|Add0~20_combout\ : std_logic;
SIGNAL \PWM2_FC02|Add0~5\ : std_logic;
SIGNAL \PWM2_FC02|Add0~6_combout\ : std_logic;
SIGNAL \PWM2_FC02|Add0~8_combout\ : std_logic;
SIGNAL \PWM2_FC02|Add0~7\ : std_logic;
SIGNAL \PWM2_FC02|Add0~9_combout\ : std_logic;
SIGNAL \PWM2_FC02|Add0~17_combout\ : std_logic;
SIGNAL \PWM2_FC02|Add0~10\ : std_logic;
SIGNAL \PWM2_FC02|Add0~11_combout\ : std_logic;
SIGNAL \PWM2_FC02|Add0~13_combout\ : std_logic;
SIGNAL \PWM2_FC02|Add0~12\ : std_logic;
SIGNAL \PWM2_FC02|Add0~14_combout\ : std_logic;
SIGNAL \PWM2_FC02|Add0~16_combout\ : std_logic;
SIGNAL \PWM2_FC02|Equal0~1_combout\ : std_logic;
SIGNAL \PWM2_FC02|Equal0~0_combout\ : std_logic;
SIGNAL \PWM2_FC02|port_PWM01~0_combout\ : std_logic;
SIGNAL \PWM2_FC02|port_PWM01~q\ : std_logic;
SIGNAL \PWM2_FC03|Add0~20_combout\ : std_logic;
SIGNAL \PWM2_FC03|Add0~5\ : std_logic;
SIGNAL \PWM2_FC03|Add0~6_combout\ : std_logic;
SIGNAL \PWM2_FC03|Add0~8_combout\ : std_logic;
SIGNAL \PWM2_FC03|Add0~7\ : std_logic;
SIGNAL \PWM2_FC03|Add0~9_combout\ : std_logic;
SIGNAL \PWM2_FC03|Add0~17_combout\ : std_logic;
SIGNAL \PWM2_FC03|Add0~0_combout\ : std_logic;
SIGNAL \PWM2_FC03|Add0~18_combout\ : std_logic;
SIGNAL \PWM2_FC03|LessThan1~0_combout\ : std_logic;
SIGNAL \PWM2_FC03|Add0~10\ : std_logic;
SIGNAL \PWM2_FC03|Add0~11_combout\ : std_logic;
SIGNAL \PWM2_FC03|Add0~13_combout\ : std_logic;
SIGNAL \PWM2_FC03|Add0~12\ : std_logic;
SIGNAL \PWM2_FC03|Add0~14_combout\ : std_logic;
SIGNAL \PWM2_FC03|Add0~16_combout\ : std_logic;
SIGNAL \PWM2_FC03|LessThan1~1_combout\ : std_logic;
SIGNAL \PWM2_FC03|Add0~1\ : std_logic;
SIGNAL \PWM2_FC03|Add0~2_combout\ : std_logic;
SIGNAL \PWM2_FC03|Add0~19_combout\ : std_logic;
SIGNAL \PWM2_FC03|Add0~3\ : std_logic;
SIGNAL \PWM2_FC03|Add0~4_combout\ : std_logic;
SIGNAL \PWM2_FC03|Equal0~0_combout\ : std_logic;
SIGNAL \PWM2_FC03|Equal0~1_combout\ : std_logic;
SIGNAL \PWM2_FC03|port_PWM01~0_combout\ : std_logic;
SIGNAL \PWM2_FC03|port_PWM01~q\ : std_logic;
SIGNAL \PWM2_FA01|var_Dead_Count2\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \PWM2_FC03|comp_int\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \PWM2_FB03|comp_int\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \upll|altpll_component|auto_generated|wire_pll1_clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \PWM2_FB01|var_Dead_Count2\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \ucr1|c_int\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \PWM2_FA03|comp_int\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \PWM1_FC02|var_Dead_Count1\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u6|th_ai\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \PWM2_FB01|var_Dead_Count1\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u6|th_bi\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \u6|th_ci\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \u5|out_int\ : std_logic_vector(29 DOWNTO 0);
SIGNAL \u1|count\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \PWM1_FA01|var_Dead_Count1\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \PWM1_FA02|var_Dead_Count1\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \PWM1_FA03|var_Dead_Count1\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \PWM2_FC03|var_Dead_Count1\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \PWM2_FC02|var_Dead_Count1\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \PWM1_FA01|var_Dead_Count2\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \ucr5|c_int\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \PWM1_FA02|var_Dead_Count2\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \PWM1_FA03|var_Dead_Count2\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \PWM2_FA02|var_Dead_Count2\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \ucr3|c_int\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \PWM2_FA03|var_Dead_Count2\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \PWM2_FA01|var_Dead_Count1\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \PWM2_FA02|var_Dead_Count1\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \PWM2_FA03|var_Dead_Count1\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \PWM1_FB01|var_Dead_Count1\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \ucr4|c_int\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \PWM1_FB02|var_Dead_Count1\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \PWM1_FC01|var_Dead_Count1\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \PWM1_FB03|var_Dead_Count1\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \PWM1_FB01|var_Dead_Count2\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \PWM1_FB02|var_Dead_Count2\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \PWM1_FC01|var_Dead_Count2\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \PWM1_FB03|var_Dead_Count2\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \PWM2_FB03|var_Dead_Count2\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \PWM2_FB02|var_Dead_Count2\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \ucr2|c_int\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \PWM2_FB03|var_Dead_Count1\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \PWM2_FB02|var_Dead_Count1\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \PWM1_FC03|var_Dead_Count1\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \PWM1_FC02|var_Dead_Count2\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \PWM1_FC03|var_Dead_Count2\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \PWM2_FC01|var_Dead_Count2\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \PWM2_FC03|var_Dead_Count2\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \PWM2_FC02|var_Dead_Count2\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \PWM2_FC01|var_Dead_Count1\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u6|th_b\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \ucr6|c_int\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u6|th_a\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u6|th_c\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \ALT_INV_comb~2_combout\ : std_logic;
SIGNAL \ALT_INV_comb~1_combout\ : std_logic;
SIGNAL \ALT_INV_comb~0_combout\ : std_logic;
SIGNAL \ALT_INV_en_PWM~q\ : std_logic;
SIGNAL \ALT_INV_err_FABC~0_combout\ : std_logic;
SIGNAL \ALT_INV_err_FC~0_combout\ : std_logic;
SIGNAL \ALT_INV_err_FB~0_combout\ : std_logic;
SIGNAL \ALT_INV_err_FA~0_combout\ : std_logic;
SIGNAL \upll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \ucr1|ALT_INV_c_int[11]~44_combout\ : std_logic;

BEGIN

ww_CLOCK_50 <= CLOCK_50;
LED <= ww_LED;
ww_SW <= SW;
ww_KEY <= KEY;
RESET_FA <= ww_RESET_FA;
PWM1L_FA <= ww_PWM1L_FA;
PWM1H_FA <= ww_PWM1H_FA;
PWM2L_FA <= ww_PWM2L_FA;
PWM2H_FA <= ww_PWM2H_FA;
ww_INT0_FA <= INT0_FA;
RESET_FB <= ww_RESET_FB;
PWM1L_FB <= ww_PWM1L_FB;
PWM1H_FB <= ww_PWM1H_FB;
PWM2L_FB <= ww_PWM2L_FB;
PWM2H_FB <= ww_PWM2H_FB;
ww_INT0_FB <= INT0_FB;
RESET_FC <= ww_RESET_FC;
PWM1L_FC <= ww_PWM1L_FC;
PWM1H_FC <= ww_PWM1H_FC;
PWM2L_FC <= ww_PWM2L_FC;
PWM2H_FC <= ww_PWM2H_FC;
ww_INT0_FC <= INT0_FC;
GPIO_0 <= ww_GPIO_0;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\upll|altpll_component|auto_generated|pll1_INCLK_bus\ <= (gnd & \CLOCK_50~input_o\);

\upll|altpll_component|auto_generated|wire_pll1_clk\(0) <= \upll|altpll_component|auto_generated|pll1_CLK_bus\(0);
\upll|altpll_component|auto_generated|wire_pll1_clk\(1) <= \upll|altpll_component|auto_generated|pll1_CLK_bus\(1);
\upll|altpll_component|auto_generated|wire_pll1_clk\(2) <= \upll|altpll_component|auto_generated|pll1_CLK_bus\(2);
\upll|altpll_component|auto_generated|wire_pll1_clk\(3) <= \upll|altpll_component|auto_generated|pll1_CLK_bus\(3);
\upll|altpll_component|auto_generated|wire_pll1_clk\(4) <= \upll|altpll_component|auto_generated|pll1_CLK_bus\(4);

\usin_a|Mux6_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\u6|th_a\(15) & \u6|th_a\(14) & \u6|th_a\(13) & \u6|th_a\(12) & \u6|th_a\(11) & \u6|th_a\(10) & \u6|th_a\(9) & \u6|th_a\(8) & \u6|th_a\(7) & \u6|th_a\(6) & \u6|th_a\(5));

\PWM2_FA03|comp_int\(7) <= \usin_a|Mux6_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);
\PWM2_FA03|comp_int\(8) <= \usin_a|Mux6_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\(1);
\PWM2_FA03|comp_int\(9) <= \usin_a|Mux6_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\(2);
\PWM2_FA03|comp_int\(10) <= \usin_a|Mux6_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\(3);

\usin_a|Mux6_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\u6|th_a\(15) & \u6|th_a\(14) & \u6|th_a\(13) & \u6|th_a\(12) & \u6|th_a\(11) & \u6|th_a\(10) & \u6|th_a\(9) & \u6|th_a\(8) & \u6|th_a\(7) & \u6|th_a\(6) & \u6|th_a\(5));

\PWM2_FA03|comp_int\(4) <= \usin_a|Mux6_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\PWM2_FA03|comp_int\(5) <= \usin_a|Mux6_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\PWM2_FA03|comp_int\(6) <= \usin_a|Mux6_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\PWM2_FA03|comp_int\(3) <= \usin_a|Mux6_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);

\usin_a|Mux6_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\u6|th_a\(15) & \u6|th_a\(14) & \u6|th_a\(13) & \u6|th_a\(12) & \u6|th_a\(11) & \u6|th_a\(10) & \u6|th_a\(9) & \u6|th_a\(8) & \u6|th_a\(7) & \u6|th_a\(6) & \u6|th_a\(5));

\PWM2_FA03|comp_int\(2) <= \usin_a|Mux6_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);
\PWM2_FA03|comp_int\(1) <= \usin_a|Mux6_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus\(1);
\PWM2_FA03|comp_int\(0) <= \usin_a|Mux6_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus\(2);

\usin_b|Mux6_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\u6|th_b\(15) & \u6|th_b\(14) & \u6|th_b\(13) & \u6|th_b\(12) & \u6|th_b\(11) & \u6|th_b\(10) & \u6|th_b\(9) & \u6|th_b\(8) & \u6|th_b\(7) & \u6|th_b\(6) & \u6|th_b\(5));

\PWM2_FB03|comp_int\(7) <= \usin_b|Mux6_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);
\PWM2_FB03|comp_int\(8) <= \usin_b|Mux6_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\(1);
\PWM2_FB03|comp_int\(9) <= \usin_b|Mux6_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\(2);
\PWM2_FB03|comp_int\(10) <= \usin_b|Mux6_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\(3);

\usin_b|Mux6_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\u6|th_b\(15) & \u6|th_b\(14) & \u6|th_b\(13) & \u6|th_b\(12) & \u6|th_b\(11) & \u6|th_b\(10) & \u6|th_b\(9) & \u6|th_b\(8) & \u6|th_b\(7) & \u6|th_b\(6) & \u6|th_b\(5));

\PWM2_FB03|comp_int\(4) <= \usin_b|Mux6_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\PWM2_FB03|comp_int\(5) <= \usin_b|Mux6_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\PWM2_FB03|comp_int\(6) <= \usin_b|Mux6_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\PWM2_FB03|comp_int\(3) <= \usin_b|Mux6_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);

\usin_b|Mux6_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\u6|th_b\(15) & \u6|th_b\(14) & \u6|th_b\(13) & \u6|th_b\(12) & \u6|th_b\(11) & \u6|th_b\(10) & \u6|th_b\(9) & \u6|th_b\(8) & \u6|th_b\(7) & \u6|th_b\(6) & \u6|th_b\(5));

\PWM2_FB03|comp_int\(2) <= \usin_b|Mux6_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);
\PWM2_FB03|comp_int\(1) <= \usin_b|Mux6_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus\(1);
\PWM2_FB03|comp_int\(0) <= \usin_b|Mux6_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus\(2);

\usin_c|Mux6_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\u6|th_c\(15) & \u6|th_c\(14) & \u6|th_c\(13) & \u6|th_c\(12) & \u6|th_c\(11) & \u6|th_c\(10) & \u6|th_c\(9) & \u6|th_c\(8) & \u6|th_c\(7) & \u6|th_c\(6) & \u6|th_c\(5));

\PWM2_FC03|comp_int\(7) <= \usin_c|Mux6_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);
\PWM2_FC03|comp_int\(8) <= \usin_c|Mux6_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\(1);
\PWM2_FC03|comp_int\(9) <= \usin_c|Mux6_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\(2);
\PWM2_FC03|comp_int\(10) <= \usin_c|Mux6_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\(3);

\usin_c|Mux6_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\u6|th_c\(15) & \u6|th_c\(14) & \u6|th_c\(13) & \u6|th_c\(12) & \u6|th_c\(11) & \u6|th_c\(10) & \u6|th_c\(9) & \u6|th_c\(8) & \u6|th_c\(7) & \u6|th_c\(6) & \u6|th_c\(5));

\PWM2_FC03|comp_int\(4) <= \usin_c|Mux6_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\PWM2_FC03|comp_int\(5) <= \usin_c|Mux6_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\PWM2_FC03|comp_int\(6) <= \usin_c|Mux6_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\PWM2_FC03|comp_int\(3) <= \usin_c|Mux6_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);

\usin_c|Mux6_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\u6|th_c\(15) & \u6|th_c\(14) & \u6|th_c\(13) & \u6|th_c\(12) & \u6|th_c\(11) & \u6|th_c\(10) & \u6|th_c\(9) & \u6|th_c\(8) & \u6|th_c\(7) & \u6|th_c\(6) & \u6|th_c\(5));

\PWM2_FC03|comp_int\(2) <= \usin_c|Mux6_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);
\PWM2_FC03|comp_int\(1) <= \usin_c|Mux6_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus\(1);
\PWM2_FC03|comp_int\(0) <= \usin_c|Mux6_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus\(2);

\rst~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \rst~q\);

\u1|clk_out_bi~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \u1|clk_out_bi~q\);

\upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \upll|altpll_component|auto_generated|wire_pll1_clk\(0));
\ALT_INV_comb~2_combout\ <= NOT \comb~2_combout\;
\ALT_INV_comb~1_combout\ <= NOT \comb~1_combout\;
\ALT_INV_comb~0_combout\ <= NOT \comb~0_combout\;
\ALT_INV_en_PWM~q\ <= NOT \en_PWM~q\;
\ALT_INV_err_FABC~0_combout\ <= NOT \err_FABC~0_combout\;
\ALT_INV_err_FC~0_combout\ <= NOT \err_FC~0_combout\;
\ALT_INV_err_FB~0_combout\ <= NOT \err_FB~0_combout\;
\ALT_INV_err_FA~0_combout\ <= NOT \err_FA~0_combout\;
\upll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\ <= NOT \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\;
\ucr1|ALT_INV_c_int[11]~44_combout\ <= NOT \ucr1|c_int[11]~44_combout\;

-- Location: IOOBUF_X38_Y34_N16
\LED[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SW[0]~input_o\,
	devoe => ww_devoe,
	o => ww_LED(0));

-- Location: IOOBUF_X49_Y34_N2
\LED[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SW[1]~input_o\,
	devoe => ww_devoe,
	o => ww_LED(1));

-- Location: IOOBUF_X49_Y34_N9
\LED[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SW[2]~input_o\,
	devoe => ww_devoe,
	o => ww_LED(2));

-- Location: IOOBUF_X40_Y34_N2
\LED[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_err_FA~0_combout\,
	devoe => ww_devoe,
	o => ww_LED(3));

-- Location: IOOBUF_X0_Y25_N9
\LED[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_err_FB~0_combout\,
	devoe => ww_devoe,
	o => ww_LED(4));

-- Location: IOOBUF_X0_Y26_N16
\LED[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_err_FC~0_combout\,
	devoe => ww_devoe,
	o => ww_LED(5));

-- Location: IOOBUF_X0_Y28_N9
\LED[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_err_FABC~0_combout\,
	devoe => ww_devoe,
	o => ww_LED(6));

-- Location: IOOBUF_X0_Y10_N23
\LED[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_en_PWM~q\,
	devoe => ww_devoe,
	o => ww_LED(7));

-- Location: IOOBUF_X53_Y10_N16
\RESET_FA[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_RESET_FA(0));

-- Location: IOOBUF_X5_Y34_N16
\RESET_FA[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_RESET_FA(1));

-- Location: IOOBUF_X18_Y34_N23
\RESET_FA[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_RESET_FA(2));

-- Location: IOOBUF_X49_Y0_N9
\PWM1L_FA[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PWM1_FA01|port_PWM01~q\,
	devoe => ww_devoe,
	o => ww_PWM1L_FA(0));

-- Location: IOOBUF_X7_Y34_N2
\PWM1L_FA[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PWM1_FA02|port_PWM01~q\,
	devoe => ww_devoe,
	o => ww_PWM1L_FA(1));

-- Location: IOOBUF_X16_Y34_N2
\PWM1L_FA[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PWM1_FA03|port_PWM01~q\,
	devoe => ww_devoe,
	o => ww_PWM1L_FA(2));

-- Location: IOOBUF_X53_Y9_N16
\PWM1H_FA[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PWM1_FA01|port_PWM02~q\,
	devoe => ww_devoe,
	o => ww_PWM1H_FA(0));

-- Location: IOOBUF_X3_Y34_N2
\PWM1H_FA[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PWM1_FA02|port_PWM02~q\,
	devoe => ww_devoe,
	o => ww_PWM1H_FA(1));

-- Location: IOOBUF_X16_Y34_N9
\PWM1H_FA[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PWM1_FA03|port_PWM02~q\,
	devoe => ww_devoe,
	o => ww_PWM1H_FA(2));

-- Location: IOOBUF_X53_Y6_N23
\PWM2L_FA[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PWM2_FA01|port_PWM02~q\,
	devoe => ww_devoe,
	o => ww_PWM2L_FA(0));

-- Location: IOOBUF_X11_Y34_N2
\PWM2L_FA[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PWM2_FA02|port_PWM02~q\,
	devoe => ww_devoe,
	o => ww_PWM2L_FA(1));

-- Location: IOOBUF_X9_Y34_N9
\PWM2L_FA[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PWM2_FA03|port_PWM02~q\,
	devoe => ww_devoe,
	o => ww_PWM2L_FA(2));

-- Location: IOOBUF_X53_Y9_N9
\PWM2H_FA[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PWM2_FA01|port_PWM01~q\,
	devoe => ww_devoe,
	o => ww_PWM2H_FA(0));

-- Location: IOOBUF_X9_Y34_N23
\PWM2H_FA[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PWM2_FA02|port_PWM01~q\,
	devoe => ww_devoe,
	o => ww_PWM2H_FA(1));

-- Location: IOOBUF_X18_Y34_N2
\PWM2H_FA[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PWM2_FA03|port_PWM01~q\,
	devoe => ww_devoe,
	o => ww_PWM2H_FA(2));

-- Location: IOOBUF_X20_Y34_N16
\RESET_FB[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_RESET_FB(0));

-- Location: IOOBUF_X45_Y34_N16
\RESET_FB[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_RESET_FB(1));

-- Location: IOOBUF_X43_Y34_N23
\RESET_FB[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_RESET_FB(2));

-- Location: IOOBUF_X14_Y34_N16
\PWM1L_FB[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PWM1_FB01|port_PWM01~q\,
	devoe => ww_devoe,
	o => ww_PWM1L_FB(0));

-- Location: IOOBUF_X29_Y34_N16
\PWM1L_FB[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PWM1_FB02|port_PWM01~q\,
	devoe => ww_devoe,
	o => ww_PWM1L_FB(1));

-- Location: IOOBUF_X40_Y34_N9
\PWM1L_FB[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PWM1_FB03|port_PWM01~q\,
	devoe => ww_devoe,
	o => ww_PWM1L_FB(2));

-- Location: IOOBUF_X23_Y34_N16
\PWM1H_FB[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PWM1_FB01|port_PWM02~q\,
	devoe => ww_devoe,
	o => ww_PWM1H_FB(0));

-- Location: IOOBUF_X34_Y34_N2
\PWM1H_FB[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PWM1_FB02|port_PWM02~q\,
	devoe => ww_devoe,
	o => ww_PWM1H_FB(1));

-- Location: IOOBUF_X38_Y34_N2
\PWM1H_FB[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PWM1_FB03|port_PWM02~q\,
	devoe => ww_devoe,
	o => ww_PWM1H_FB(2));

-- Location: IOOBUF_X23_Y34_N23
\PWM2L_FB[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PWM2_FB01|port_PWM02~q\,
	devoe => ww_devoe,
	o => ww_PWM2L_FB(0));

-- Location: IOOBUF_X31_Y34_N9
\PWM2L_FB[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PWM2_FB02|port_PWM02~q\,
	devoe => ww_devoe,
	o => ww_PWM2L_FB(1));

-- Location: IOOBUF_X51_Y34_N16
\PWM2L_FB[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PWM2_FB03|port_PWM02~q\,
	devoe => ww_devoe,
	o => ww_PWM2L_FB(2));

-- Location: IOOBUF_X16_Y34_N16
\PWM2H_FB[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PWM2_FB01|port_PWM01~q\,
	devoe => ww_devoe,
	o => ww_PWM2H_FB(0));

-- Location: IOOBUF_X31_Y34_N2
\PWM2H_FB[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PWM2_FB02|port_PWM01~q\,
	devoe => ww_devoe,
	o => ww_PWM2H_FB(1));

-- Location: IOOBUF_X43_Y34_N16
\PWM2H_FB[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PWM2_FB03|port_PWM01~q\,
	devoe => ww_devoe,
	o => ww_PWM2H_FB(2));

-- Location: IOOBUF_X53_Y7_N9
\RESET_FC[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_RESET_FC(0));

-- Location: IOOBUF_X34_Y0_N2
\RESET_FC[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_RESET_FC(1));

-- Location: IOOBUF_X43_Y0_N16
\RESET_FC[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_RESET_FC(2));

-- Location: IOOBUF_X53_Y12_N2
\PWM1L_FC[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PWM1_FC01|port_PWM01~q\,
	devoe => ww_devoe,
	o => ww_PWM1L_FC(0));

-- Location: IOOBUF_X36_Y0_N9
\PWM1L_FC[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PWM1_FC02|port_PWM01~q\,
	devoe => ww_devoe,
	o => ww_PWM1L_FC(1));

-- Location: IOOBUF_X34_Y0_N23
\PWM1L_FC[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PWM1_FC03|port_PWM01~q\,
	devoe => ww_devoe,
	o => ww_PWM1L_FC(2));

-- Location: IOOBUF_X53_Y11_N9
\PWM1H_FC[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PWM1_FC01|port_PWM02~q\,
	devoe => ww_devoe,
	o => ww_PWM1H_FC(0));

-- Location: IOOBUF_X40_Y0_N23
\PWM1H_FC[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PWM1_FC02|port_PWM02~q\,
	devoe => ww_devoe,
	o => ww_PWM1H_FC(1));

-- Location: IOOBUF_X38_Y0_N2
\PWM1H_FC[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PWM1_FC03|port_PWM02~q\,
	devoe => ww_devoe,
	o => ww_PWM1H_FC(2));

-- Location: IOOBUF_X53_Y11_N2
\PWM2L_FC[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PWM2_FC01|port_PWM02~q\,
	devoe => ww_devoe,
	o => ww_PWM2L_FC(0));

-- Location: IOOBUF_X36_Y0_N23
\PWM2L_FC[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PWM2_FC02|port_PWM02~q\,
	devoe => ww_devoe,
	o => ww_PWM2L_FC(1));

-- Location: IOOBUF_X38_Y0_N9
\PWM2L_FC[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PWM2_FC03|port_PWM02~q\,
	devoe => ww_devoe,
	o => ww_PWM2L_FC(2));

-- Location: IOOBUF_X53_Y8_N23
\PWM2H_FC[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PWM2_FC01|port_PWM01~q\,
	devoe => ww_devoe,
	o => ww_PWM2H_FC(0));

-- Location: IOOBUF_X36_Y0_N16
\PWM2H_FC[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PWM2_FC02|port_PWM01~q\,
	devoe => ww_devoe,
	o => ww_PWM2H_FC(1));

-- Location: IOOBUF_X47_Y0_N23
\PWM2H_FC[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PWM2_FC03|port_PWM01~q\,
	devoe => ww_devoe,
	o => ww_PWM2H_FC(2));

-- Location: IOOBUF_X1_Y34_N9
\GPIO_0[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_GPIO_0(0));

-- Location: IOOBUF_X1_Y34_N2
\GPIO_0[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_GPIO_0(1));

-- Location: IOOBUF_X7_Y34_N9
\GPIO_0[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_GPIO_0(2));

-- Location: IOOBUF_X7_Y34_N16
\GPIO_0[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_GPIO_0(3));

-- Location: IOIBUF_X0_Y16_N22
\SW[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: IOIBUF_X27_Y0_N15
\SW[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: IOIBUF_X25_Y34_N8
\SW[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

-- Location: IOIBUF_X14_Y34_N22
\INT0_FA[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_INT0_FA(1),
	o => \INT0_FA[1]~input_o\);

-- Location: IOIBUF_X43_Y0_N22
\INT0_FA[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_INT0_FA(0),
	o => \INT0_FA[0]~input_o\);

-- Location: IOIBUF_X20_Y34_N22
\INT0_FA[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_INT0_FA(2),
	o => \INT0_FA[2]~input_o\);

-- Location: LCCOMB_X20_Y32_N24
\err_FA~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \err_FA~0_combout\ = (\INT0_FA[1]~input_o\ & (\INT0_FA[0]~input_o\ & \INT0_FA[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INT0_FA[1]~input_o\,
	datac => \INT0_FA[0]~input_o\,
	datad => \INT0_FA[2]~input_o\,
	combout => \err_FA~0_combout\);

-- Location: IOIBUF_X45_Y34_N8
\INT0_FB[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_INT0_FB(1),
	o => \INT0_FB[1]~input_o\);

-- Location: IOIBUF_X20_Y34_N8
\INT0_FB[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_INT0_FB(0),
	o => \INT0_FB[0]~input_o\);

-- Location: IOIBUF_X51_Y34_N22
\INT0_FB[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_INT0_FB(2),
	o => \INT0_FB[2]~input_o\);

-- Location: LCCOMB_X45_Y33_N12
\err_FB~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \err_FB~0_combout\ = (\INT0_FB[1]~input_o\ & (\INT0_FB[0]~input_o\ & \INT0_FB[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INT0_FB[1]~input_o\,
	datac => \INT0_FB[0]~input_o\,
	datad => \INT0_FB[2]~input_o\,
	combout => \err_FB~0_combout\);

-- Location: IOIBUF_X29_Y0_N1
\INT0_FC[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_INT0_FC(2),
	o => \INT0_FC[2]~input_o\);

-- Location: IOIBUF_X53_Y6_N15
\INT0_FC[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_INT0_FC(0),
	o => \INT0_FC[0]~input_o\);

-- Location: IOIBUF_X34_Y0_N15
\INT0_FC[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_INT0_FC(1),
	o => \INT0_FC[1]~input_o\);

-- Location: LCCOMB_X29_Y4_N20
\err_FC~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \err_FC~0_combout\ = (\INT0_FC[2]~input_o\ & (\INT0_FC[0]~input_o\ & \INT0_FC[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INT0_FC[2]~input_o\,
	datac => \INT0_FC[0]~input_o\,
	datad => \INT0_FC[1]~input_o\,
	combout => \err_FC~0_combout\);

-- Location: LCCOMB_X24_Y27_N16
\err_FABC~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \err_FABC~0_combout\ = (\err_FC~0_combout\ & (\err_FA~0_combout\ & \err_FB~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \err_FC~0_combout\,
	datac => \err_FA~0_combout\,
	datad => \err_FB~0_combout\,
	combout => \err_FABC~0_combout\);

-- Location: IOIBUF_X27_Y0_N22
\CLOCK_50~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: PLL_4
\upll|altpll_component|auto_generated|pll1\ : cycloneive_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 5,
	c0_initial => 1,
	c0_low => 5,
	c0_mode => "even",
	c0_ph => 0,
	c1_high => 0,
	c1_initial => 0,
	c1_low => 0,
	c1_mode => "bypass",
	c1_ph => 0,
	c1_use_casc_in => "off",
	c2_high => 0,
	c2_initial => 0,
	c2_low => 0,
	c2_mode => "bypass",
	c2_ph => 0,
	c2_use_casc_in => "off",
	c3_high => 0,
	c3_initial => 0,
	c3_low => 0,
	c3_mode => "bypass",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c0",
	clk0_divide_by => 15,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 16,
	clk0_phase_shift => "0",
	clk1_counter => "unused",
	clk1_divide_by => 0,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 0,
	clk1_phase_shift => "0",
	clk2_counter => "unused",
	clk2_divide_by => 0,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 0,
	clk2_phase_shift => "0",
	clk3_counter => "unused",
	clk3_divide_by => 0,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 0,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	compensate_clock => "clock0",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 24,
	m => 32,
	m_initial => 1,
	m_ph => 0,
	n => 3,
	operation_mode => "normal",
	pfd_max => 200000,
	pfd_min => 3076,
	pll_compensation_delay => 5561,
	self_reset_on_loss_lock => "off",
	simulation_type => "timing",
	switch_over_type => "auto",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 234,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	areset => GND,
	fbin => \upll|altpll_component|auto_generated|wire_pll1_fbout\,
	inclk => \upll|altpll_component|auto_generated|pll1_INCLK_bus\,
	fbout => \upll|altpll_component|auto_generated|wire_pll1_fbout\,
	clk => \upll|altpll_component|auto_generated|pll1_CLK_bus\);

-- Location: CLKCTRL_G18
\upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\);

-- Location: IOIBUF_X53_Y14_N1
\KEY[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: LCCOMB_X28_Y22_N16
\en_PWM~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \en_PWM~0_combout\ = ((\en_PWM~q\ & \KEY[0]~input_o\)) # (!\err_FABC~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \err_FABC~0_combout\,
	datac => \en_PWM~q\,
	datad => \KEY[0]~input_o\,
	combout => \en_PWM~0_combout\);

-- Location: FF_X28_Y22_N17
en_PWM : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \en_PWM~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \en_PWM~q\);

-- Location: LCCOMB_X28_Y19_N0
\ucr5|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr5|Add2~0_combout\ = \ucr5|c_int\(0) $ (VCC)
-- \ucr5|Add2~1\ = CARRY(\ucr5|c_int\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ucr5|c_int\(0),
	datad => VCC,
	combout => \ucr5|Add2~0_combout\,
	cout => \ucr5|Add2~1\);

-- Location: LCCOMB_X1_Y16_N30
\rst~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \rst~feeder_combout\);

-- Location: FF_X1_Y16_N31
rst : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \rst~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst~q\);

-- Location: CLKCTRL_G0
\rst~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \rst~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \rst~clkctrl_outclk\);

-- Location: FF_X28_Y19_N1
\ucr5|c_int[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr5|Add2~0_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr5|c_int\(0));

-- Location: LCCOMB_X26_Y26_N0
\ucr1|c_int[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr1|c_int[1]~16_cout\ = CARRY(\ucr5|c_int\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ucr5|c_int\(0),
	datad => VCC,
	cout => \ucr1|c_int[1]~16_cout\);

-- Location: LCCOMB_X26_Y26_N2
\ucr1|c_int[1]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr1|c_int[1]~17_combout\ = (\ucr1|c_int\(1) & (\ucr1|c_int[1]~16_cout\ & VCC)) # (!\ucr1|c_int\(1) & (!\ucr1|c_int[1]~16_cout\))
-- \ucr1|c_int[1]~18\ = CARRY((!\ucr1|c_int\(1) & !\ucr1|c_int[1]~16_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ucr1|c_int\(1),
	datad => VCC,
	cin => \ucr1|c_int[1]~16_cout\,
	combout => \ucr1|c_int[1]~17_combout\,
	cout => \ucr1|c_int[1]~18\);

-- Location: LCCOMB_X27_Y26_N2
\ucr1|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr1|Add1~0_combout\ = (\ucr5|c_int\(0) & (\ucr1|c_int\(1) $ (VCC))) # (!\ucr5|c_int\(0) & (\ucr1|c_int\(1) & VCC))
-- \ucr1|Add1~1\ = CARRY((\ucr5|c_int\(0) & \ucr1|c_int\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr5|c_int\(0),
	datab => \ucr1|c_int\(1),
	datad => VCC,
	combout => \ucr1|Add1~0_combout\,
	cout => \ucr1|Add1~1\);

-- Location: LCCOMB_X26_Y21_N28
\ucr1|c_int[11]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr1|c_int[11]~41_combout\ = (\ucr1|c_int\(3)) # ((\ucr1|c_int\(4)) # ((\ucr1|c_int\(2)) # (\ucr1|c_int\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr1|c_int\(3),
	datab => \ucr1|c_int\(4),
	datac => \ucr1|c_int\(2),
	datad => \ucr1|c_int\(1),
	combout => \ucr1|c_int[11]~41_combout\);

-- Location: LCCOMB_X26_Y21_N26
\ucr1|c_int[11]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr1|c_int[11]~42_combout\ = (\ucr1|c_int\(9)) # ((\ucr1|c_int[11]~41_combout\) # ((\ucr1|c_int\(5)) # (\ucr1|c_int\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr1|c_int\(9),
	datab => \ucr1|c_int[11]~41_combout\,
	datac => \ucr1|c_int\(5),
	datad => \ucr1|c_int\(8),
	combout => \ucr1|c_int[11]~42_combout\);

-- Location: LCCOMB_X26_Y21_N4
\ucr1|c_int[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr1|c_int[11]~38_combout\ = (!\ucr1|c_int\(6) & !\ucr1|c_int\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ucr1|c_int\(6),
	datac => \ucr1|c_int\(7),
	combout => \ucr1|c_int[11]~38_combout\);

-- Location: LCCOMB_X26_Y21_N12
\ucr1|c_int[11]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr1|c_int[11]~43_combout\ = (\ucr1|c_int[11]~42_combout\) # ((\ucr5|c_int\(0)) # ((\ucr1|c_int\(10)) # (!\ucr1|c_int[11]~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr1|c_int[11]~42_combout\,
	datab => \ucr5|c_int\(0),
	datac => \ucr1|c_int[11]~38_combout\,
	datad => \ucr1|c_int\(10),
	combout => \ucr1|c_int[11]~43_combout\);

-- Location: LCCOMB_X26_Y21_N10
\ucr1|c_int[11]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr1|c_int[11]~37_combout\ = (\ucr1|c_int\(3)) # ((\ucr1|c_int\(2) & (\ucr5|c_int\(0) & \ucr1|c_int\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr1|c_int\(2),
	datab => \ucr5|c_int\(0),
	datac => \ucr1|c_int\(3),
	datad => \ucr1|c_int\(1),
	combout => \ucr1|c_int[11]~37_combout\);

-- Location: LCCOMB_X26_Y21_N18
\ucr1|c_int[11]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr1|c_int[11]~39_combout\ = ((\ucr1|c_int\(5) & (\ucr1|c_int\(4) & \ucr1|c_int[11]~37_combout\))) # (!\ucr1|c_int[11]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr1|c_int\(5),
	datab => \ucr1|c_int\(4),
	datac => \ucr1|c_int[11]~38_combout\,
	datad => \ucr1|c_int[11]~37_combout\,
	combout => \ucr1|c_int[11]~39_combout\);

-- Location: LCCOMB_X26_Y21_N24
\ucr1|c_int[11]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr1|c_int[11]~40_combout\ = (\ucr1|c_int\(10) & ((\ucr1|c_int\(9)) # ((\ucr1|c_int\(8) & \ucr1|c_int[11]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr1|c_int\(8),
	datab => \ucr1|c_int[11]~39_combout\,
	datac => \ucr1|c_int\(9),
	datad => \ucr1|c_int\(10),
	combout => \ucr1|c_int[11]~40_combout\);

-- Location: FF_X26_Y21_N23
\ucr1|dir_int\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr1|c_int[11]~44_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr1|dir_int~q\);

-- Location: LCCOMB_X26_Y26_N22
\ucr1|c_int[11]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr1|c_int[11]~45_combout\ = (\ucr1|c_int\(11) & (\ucr1|c_int[10]~36\ & VCC)) # (!\ucr1|c_int\(11) & (!\ucr1|c_int[10]~36\))
-- \ucr1|c_int[11]~46\ = CARRY((!\ucr1|c_int\(11) & !\ucr1|c_int[10]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr1|c_int\(11),
	datad => VCC,
	cin => \ucr1|c_int[10]~36\,
	combout => \ucr1|c_int[11]~45_combout\,
	cout => \ucr1|c_int[11]~46\);

-- Location: LCCOMB_X26_Y26_N24
\ucr1|c_int[12]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr1|c_int[12]~47_combout\ = (\ucr1|c_int\(12) & ((GND) # (!\ucr1|c_int[11]~46\))) # (!\ucr1|c_int\(12) & (\ucr1|c_int[11]~46\ $ (GND)))
-- \ucr1|c_int[12]~48\ = CARRY((\ucr1|c_int\(12)) # (!\ucr1|c_int[11]~46\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ucr1|c_int\(12),
	datad => VCC,
	cin => \ucr1|c_int[11]~46\,
	combout => \ucr1|c_int[12]~47_combout\,
	cout => \ucr1|c_int[12]~48\);

-- Location: LCCOMB_X27_Y26_N4
\ucr1|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr1|Add1~2_combout\ = (\ucr1|c_int\(2) & (!\ucr1|Add1~1\)) # (!\ucr1|c_int\(2) & ((\ucr1|Add1~1\) # (GND)))
-- \ucr1|Add1~3\ = CARRY((!\ucr1|Add1~1\) # (!\ucr1|c_int\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ucr1|c_int\(2),
	datad => VCC,
	cin => \ucr1|Add1~1\,
	combout => \ucr1|Add1~2_combout\,
	cout => \ucr1|Add1~3\);

-- Location: LCCOMB_X27_Y26_N6
\ucr1|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr1|Add1~4_combout\ = (\ucr1|c_int\(3) & (\ucr1|Add1~3\ $ (GND))) # (!\ucr1|c_int\(3) & (!\ucr1|Add1~3\ & VCC))
-- \ucr1|Add1~5\ = CARRY((\ucr1|c_int\(3) & !\ucr1|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ucr1|c_int\(3),
	datad => VCC,
	cin => \ucr1|Add1~3\,
	combout => \ucr1|Add1~4_combout\,
	cout => \ucr1|Add1~5\);

-- Location: LCCOMB_X27_Y26_N8
\ucr1|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr1|Add1~6_combout\ = (\ucr1|c_int\(4) & (!\ucr1|Add1~5\)) # (!\ucr1|c_int\(4) & ((\ucr1|Add1~5\) # (GND)))
-- \ucr1|Add1~7\ = CARRY((!\ucr1|Add1~5\) # (!\ucr1|c_int\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr1|c_int\(4),
	datad => VCC,
	cin => \ucr1|Add1~5\,
	combout => \ucr1|Add1~6_combout\,
	cout => \ucr1|Add1~7\);

-- Location: LCCOMB_X27_Y26_N10
\ucr1|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr1|Add1~8_combout\ = (\ucr1|c_int\(5) & (\ucr1|Add1~7\ $ (GND))) # (!\ucr1|c_int\(5) & (!\ucr1|Add1~7\ & VCC))
-- \ucr1|Add1~9\ = CARRY((\ucr1|c_int\(5) & !\ucr1|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr1|c_int\(5),
	datad => VCC,
	cin => \ucr1|Add1~7\,
	combout => \ucr1|Add1~8_combout\,
	cout => \ucr1|Add1~9\);

-- Location: LCCOMB_X27_Y26_N12
\ucr1|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr1|Add1~10_combout\ = (\ucr1|c_int\(6) & (!\ucr1|Add1~9\)) # (!\ucr1|c_int\(6) & ((\ucr1|Add1~9\) # (GND)))
-- \ucr1|Add1~11\ = CARRY((!\ucr1|Add1~9\) # (!\ucr1|c_int\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr1|c_int\(6),
	datad => VCC,
	cin => \ucr1|Add1~9\,
	combout => \ucr1|Add1~10_combout\,
	cout => \ucr1|Add1~11\);

-- Location: LCCOMB_X27_Y26_N14
\ucr1|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr1|Add1~12_combout\ = (\ucr1|c_int\(7) & (\ucr1|Add1~11\ $ (GND))) # (!\ucr1|c_int\(7) & (!\ucr1|Add1~11\ & VCC))
-- \ucr1|Add1~13\ = CARRY((\ucr1|c_int\(7) & !\ucr1|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr1|c_int\(7),
	datad => VCC,
	cin => \ucr1|Add1~11\,
	combout => \ucr1|Add1~12_combout\,
	cout => \ucr1|Add1~13\);

-- Location: LCCOMB_X27_Y26_N16
\ucr1|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr1|Add1~14_combout\ = (\ucr1|c_int\(8) & (!\ucr1|Add1~13\)) # (!\ucr1|c_int\(8) & ((\ucr1|Add1~13\) # (GND)))
-- \ucr1|Add1~15\ = CARRY((!\ucr1|Add1~13\) # (!\ucr1|c_int\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr1|c_int\(8),
	datad => VCC,
	cin => \ucr1|Add1~13\,
	combout => \ucr1|Add1~14_combout\,
	cout => \ucr1|Add1~15\);

-- Location: LCCOMB_X27_Y26_N18
\ucr1|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr1|Add1~16_combout\ = (\ucr1|c_int\(9) & (\ucr1|Add1~15\ $ (GND))) # (!\ucr1|c_int\(9) & (!\ucr1|Add1~15\ & VCC))
-- \ucr1|Add1~17\ = CARRY((\ucr1|c_int\(9) & !\ucr1|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ucr1|c_int\(9),
	datad => VCC,
	cin => \ucr1|Add1~15\,
	combout => \ucr1|Add1~16_combout\,
	cout => \ucr1|Add1~17\);

-- Location: LCCOMB_X27_Y26_N20
\ucr1|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr1|Add1~18_combout\ = (\ucr1|c_int\(10) & (!\ucr1|Add1~17\)) # (!\ucr1|c_int\(10) & ((\ucr1|Add1~17\) # (GND)))
-- \ucr1|Add1~19\ = CARRY((!\ucr1|Add1~17\) # (!\ucr1|c_int\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ucr1|c_int\(10),
	datad => VCC,
	cin => \ucr1|Add1~17\,
	combout => \ucr1|Add1~18_combout\,
	cout => \ucr1|Add1~19\);

-- Location: LCCOMB_X27_Y26_N22
\ucr1|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr1|Add1~20_combout\ = (\ucr1|c_int\(11) & (\ucr1|Add1~19\ $ (GND))) # (!\ucr1|c_int\(11) & (!\ucr1|Add1~19\ & VCC))
-- \ucr1|Add1~21\ = CARRY((\ucr1|c_int\(11) & !\ucr1|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ucr1|c_int\(11),
	datad => VCC,
	cin => \ucr1|Add1~19\,
	combout => \ucr1|Add1~20_combout\,
	cout => \ucr1|Add1~21\);

-- Location: LCCOMB_X27_Y26_N24
\ucr1|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr1|Add1~22_combout\ = (\ucr1|c_int\(12) & (!\ucr1|Add1~21\)) # (!\ucr1|c_int\(12) & ((\ucr1|Add1~21\) # (GND)))
-- \ucr1|Add1~23\ = CARRY((!\ucr1|Add1~21\) # (!\ucr1|c_int\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ucr1|c_int\(12),
	datad => VCC,
	cin => \ucr1|Add1~21\,
	combout => \ucr1|Add1~22_combout\,
	cout => \ucr1|Add1~23\);

-- Location: FF_X26_Y26_N25
\ucr1|c_int[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr1|c_int[12]~47_combout\,
	asdata => \ucr1|Add1~22_combout\,
	clrn => \rst~clkctrl_outclk\,
	sload => \ucr1|ALT_INV_c_int[11]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr1|c_int\(12));

-- Location: LCCOMB_X26_Y26_N26
\ucr1|c_int[13]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr1|c_int[13]~49_combout\ = (\ucr1|c_int\(13) & (\ucr1|c_int[12]~48\ & VCC)) # (!\ucr1|c_int\(13) & (!\ucr1|c_int[12]~48\))
-- \ucr1|c_int[13]~50\ = CARRY((!\ucr1|c_int\(13) & !\ucr1|c_int[12]~48\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr1|c_int\(13),
	datad => VCC,
	cin => \ucr1|c_int[12]~48\,
	combout => \ucr1|c_int[13]~49_combout\,
	cout => \ucr1|c_int[13]~50\);

-- Location: LCCOMB_X27_Y26_N26
\ucr1|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr1|Add1~24_combout\ = (\ucr1|c_int\(13) & (\ucr1|Add1~23\ $ (GND))) # (!\ucr1|c_int\(13) & (!\ucr1|Add1~23\ & VCC))
-- \ucr1|Add1~25\ = CARRY((\ucr1|c_int\(13) & !\ucr1|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr1|c_int\(13),
	datad => VCC,
	cin => \ucr1|Add1~23\,
	combout => \ucr1|Add1~24_combout\,
	cout => \ucr1|Add1~25\);

-- Location: FF_X26_Y26_N27
\ucr1|c_int[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr1|c_int[13]~49_combout\,
	asdata => \ucr1|Add1~24_combout\,
	clrn => \rst~clkctrl_outclk\,
	sload => \ucr1|ALT_INV_c_int[11]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr1|c_int\(13));

-- Location: LCCOMB_X26_Y26_N28
\ucr1|c_int[14]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr1|c_int[14]~51_combout\ = (\ucr1|c_int\(14) & ((GND) # (!\ucr1|c_int[13]~50\))) # (!\ucr1|c_int\(14) & (\ucr1|c_int[13]~50\ $ (GND)))
-- \ucr1|c_int[14]~52\ = CARRY((\ucr1|c_int\(14)) # (!\ucr1|c_int[13]~50\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ucr1|c_int\(14),
	datad => VCC,
	cin => \ucr1|c_int[13]~50\,
	combout => \ucr1|c_int[14]~51_combout\,
	cout => \ucr1|c_int[14]~52\);

-- Location: LCCOMB_X27_Y26_N28
\ucr1|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr1|Add1~26_combout\ = (\ucr1|c_int\(14) & (!\ucr1|Add1~25\)) # (!\ucr1|c_int\(14) & ((\ucr1|Add1~25\) # (GND)))
-- \ucr1|Add1~27\ = CARRY((!\ucr1|Add1~25\) # (!\ucr1|c_int\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ucr1|c_int\(14),
	datad => VCC,
	cin => \ucr1|Add1~25\,
	combout => \ucr1|Add1~26_combout\,
	cout => \ucr1|Add1~27\);

-- Location: FF_X26_Y26_N29
\ucr1|c_int[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr1|c_int[14]~51_combout\,
	asdata => \ucr1|Add1~26_combout\,
	clrn => \rst~clkctrl_outclk\,
	sload => \ucr1|ALT_INV_c_int[11]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr1|c_int\(14));

-- Location: LCCOMB_X26_Y26_N30
\ucr1|c_int[15]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr1|c_int[15]~53_combout\ = \ucr1|c_int\(15) $ (!\ucr1|c_int[14]~52\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr1|c_int\(15),
	cin => \ucr1|c_int[14]~52\,
	combout => \ucr1|c_int[15]~53_combout\);

-- Location: LCCOMB_X27_Y26_N30
\ucr1|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr1|Add1~28_combout\ = \ucr1|Add1~27\ $ (!\ucr1|c_int\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \ucr1|c_int\(15),
	cin => \ucr1|Add1~27\,
	combout => \ucr1|Add1~28_combout\);

-- Location: FF_X26_Y26_N31
\ucr1|c_int[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr1|c_int[15]~53_combout\,
	asdata => \ucr1|Add1~28_combout\,
	clrn => \rst~clkctrl_outclk\,
	sload => \ucr1|ALT_INV_c_int[11]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr1|c_int\(15));

-- Location: LCCOMB_X26_Y21_N16
\PWM1_FA01|LessThan0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA01|LessThan0~25_combout\ = (\PWM1_FA01|LessThan0~24_combout\ & !\ucr1|c_int\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FA01|LessThan0~24_combout\,
	datac => \ucr1|c_int\(15),
	combout => \PWM1_FA01|LessThan0~25_combout\);

-- Location: LCCOMB_X26_Y21_N22
\ucr1|c_int[11]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr1|c_int[11]~44_combout\ = (\ucr1|c_int[11]~40_combout\) # (((\ucr1|c_int[11]~43_combout\ & \ucr1|dir_int~q\)) # (!\PWM1_FA01|LessThan0~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr1|c_int[11]~43_combout\,
	datab => \ucr1|c_int[11]~40_combout\,
	datac => \ucr1|dir_int~q\,
	datad => \PWM1_FA01|LessThan0~25_combout\,
	combout => \ucr1|c_int[11]~44_combout\);

-- Location: FF_X26_Y26_N3
\ucr1|c_int[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr1|c_int[1]~17_combout\,
	asdata => \ucr1|Add1~0_combout\,
	clrn => \rst~clkctrl_outclk\,
	sload => \ucr1|ALT_INV_c_int[11]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr1|c_int\(1));

-- Location: LCCOMB_X26_Y26_N4
\ucr1|c_int[2]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr1|c_int[2]~19_combout\ = (\ucr1|c_int\(2) & ((GND) # (!\ucr1|c_int[1]~18\))) # (!\ucr1|c_int\(2) & (\ucr1|c_int[1]~18\ $ (GND)))
-- \ucr1|c_int[2]~20\ = CARRY((\ucr1|c_int\(2)) # (!\ucr1|c_int[1]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ucr1|c_int\(2),
	datad => VCC,
	cin => \ucr1|c_int[1]~18\,
	combout => \ucr1|c_int[2]~19_combout\,
	cout => \ucr1|c_int[2]~20\);

-- Location: FF_X26_Y26_N5
\ucr1|c_int[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr1|c_int[2]~19_combout\,
	asdata => \ucr1|Add1~2_combout\,
	clrn => \rst~clkctrl_outclk\,
	sload => \ucr1|ALT_INV_c_int[11]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr1|c_int\(2));

-- Location: LCCOMB_X26_Y26_N6
\ucr1|c_int[3]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr1|c_int[3]~21_combout\ = (\ucr1|c_int\(3) & (\ucr1|c_int[2]~20\ & VCC)) # (!\ucr1|c_int\(3) & (!\ucr1|c_int[2]~20\))
-- \ucr1|c_int[3]~22\ = CARRY((!\ucr1|c_int\(3) & !\ucr1|c_int[2]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr1|c_int\(3),
	datad => VCC,
	cin => \ucr1|c_int[2]~20\,
	combout => \ucr1|c_int[3]~21_combout\,
	cout => \ucr1|c_int[3]~22\);

-- Location: FF_X26_Y26_N7
\ucr1|c_int[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr1|c_int[3]~21_combout\,
	asdata => \ucr1|Add1~4_combout\,
	clrn => \rst~clkctrl_outclk\,
	sload => \ucr1|ALT_INV_c_int[11]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr1|c_int\(3));

-- Location: LCCOMB_X26_Y26_N8
\ucr1|c_int[4]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr1|c_int[4]~23_combout\ = (\ucr1|c_int\(4) & ((GND) # (!\ucr1|c_int[3]~22\))) # (!\ucr1|c_int\(4) & (\ucr1|c_int[3]~22\ $ (GND)))
-- \ucr1|c_int[4]~24\ = CARRY((\ucr1|c_int\(4)) # (!\ucr1|c_int[3]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ucr1|c_int\(4),
	datad => VCC,
	cin => \ucr1|c_int[3]~22\,
	combout => \ucr1|c_int[4]~23_combout\,
	cout => \ucr1|c_int[4]~24\);

-- Location: FF_X26_Y26_N9
\ucr1|c_int[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr1|c_int[4]~23_combout\,
	asdata => \ucr1|Add1~6_combout\,
	clrn => \rst~clkctrl_outclk\,
	sload => \ucr1|ALT_INV_c_int[11]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr1|c_int\(4));

-- Location: LCCOMB_X26_Y26_N10
\ucr1|c_int[5]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr1|c_int[5]~25_combout\ = (\ucr1|c_int\(5) & (\ucr1|c_int[4]~24\ & VCC)) # (!\ucr1|c_int\(5) & (!\ucr1|c_int[4]~24\))
-- \ucr1|c_int[5]~26\ = CARRY((!\ucr1|c_int\(5) & !\ucr1|c_int[4]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr1|c_int\(5),
	datad => VCC,
	cin => \ucr1|c_int[4]~24\,
	combout => \ucr1|c_int[5]~25_combout\,
	cout => \ucr1|c_int[5]~26\);

-- Location: FF_X26_Y26_N11
\ucr1|c_int[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr1|c_int[5]~25_combout\,
	asdata => \ucr1|Add1~8_combout\,
	clrn => \rst~clkctrl_outclk\,
	sload => \ucr1|ALT_INV_c_int[11]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr1|c_int\(5));

-- Location: LCCOMB_X26_Y26_N12
\ucr1|c_int[6]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr1|c_int[6]~27_combout\ = (\ucr1|c_int\(6) & ((GND) # (!\ucr1|c_int[5]~26\))) # (!\ucr1|c_int\(6) & (\ucr1|c_int[5]~26\ $ (GND)))
-- \ucr1|c_int[6]~28\ = CARRY((\ucr1|c_int\(6)) # (!\ucr1|c_int[5]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr1|c_int\(6),
	datad => VCC,
	cin => \ucr1|c_int[5]~26\,
	combout => \ucr1|c_int[6]~27_combout\,
	cout => \ucr1|c_int[6]~28\);

-- Location: FF_X26_Y26_N13
\ucr1|c_int[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr1|c_int[6]~27_combout\,
	asdata => \ucr1|Add1~10_combout\,
	clrn => \rst~clkctrl_outclk\,
	sload => \ucr1|ALT_INV_c_int[11]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr1|c_int\(6));

-- Location: LCCOMB_X26_Y26_N14
\ucr1|c_int[7]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr1|c_int[7]~29_combout\ = (\ucr1|c_int\(7) & (\ucr1|c_int[6]~28\ & VCC)) # (!\ucr1|c_int\(7) & (!\ucr1|c_int[6]~28\))
-- \ucr1|c_int[7]~30\ = CARRY((!\ucr1|c_int\(7) & !\ucr1|c_int[6]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ucr1|c_int\(7),
	datad => VCC,
	cin => \ucr1|c_int[6]~28\,
	combout => \ucr1|c_int[7]~29_combout\,
	cout => \ucr1|c_int[7]~30\);

-- Location: FF_X26_Y26_N15
\ucr1|c_int[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr1|c_int[7]~29_combout\,
	asdata => \ucr1|Add1~12_combout\,
	clrn => \rst~clkctrl_outclk\,
	sload => \ucr1|ALT_INV_c_int[11]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr1|c_int\(7));

-- Location: LCCOMB_X26_Y26_N16
\ucr1|c_int[8]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr1|c_int[8]~31_combout\ = (\ucr1|c_int\(8) & ((GND) # (!\ucr1|c_int[7]~30\))) # (!\ucr1|c_int\(8) & (\ucr1|c_int[7]~30\ $ (GND)))
-- \ucr1|c_int[8]~32\ = CARRY((\ucr1|c_int\(8)) # (!\ucr1|c_int[7]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ucr1|c_int\(8),
	datad => VCC,
	cin => \ucr1|c_int[7]~30\,
	combout => \ucr1|c_int[8]~31_combout\,
	cout => \ucr1|c_int[8]~32\);

-- Location: FF_X26_Y26_N17
\ucr1|c_int[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr1|c_int[8]~31_combout\,
	asdata => \ucr1|Add1~14_combout\,
	clrn => \rst~clkctrl_outclk\,
	sload => \ucr1|ALT_INV_c_int[11]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr1|c_int\(8));

-- Location: LCCOMB_X26_Y26_N18
\ucr1|c_int[9]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr1|c_int[9]~33_combout\ = (\ucr1|c_int\(9) & (\ucr1|c_int[8]~32\ & VCC)) # (!\ucr1|c_int\(9) & (!\ucr1|c_int[8]~32\))
-- \ucr1|c_int[9]~34\ = CARRY((!\ucr1|c_int\(9) & !\ucr1|c_int[8]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ucr1|c_int\(9),
	datad => VCC,
	cin => \ucr1|c_int[8]~32\,
	combout => \ucr1|c_int[9]~33_combout\,
	cout => \ucr1|c_int[9]~34\);

-- Location: FF_X26_Y26_N19
\ucr1|c_int[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr1|c_int[9]~33_combout\,
	asdata => \ucr1|Add1~16_combout\,
	clrn => \rst~clkctrl_outclk\,
	sload => \ucr1|ALT_INV_c_int[11]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr1|c_int\(9));

-- Location: LCCOMB_X26_Y26_N20
\ucr1|c_int[10]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr1|c_int[10]~35_combout\ = (\ucr1|c_int\(10) & ((GND) # (!\ucr1|c_int[9]~34\))) # (!\ucr1|c_int\(10) & (\ucr1|c_int[9]~34\ $ (GND)))
-- \ucr1|c_int[10]~36\ = CARRY((\ucr1|c_int\(10)) # (!\ucr1|c_int[9]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ucr1|c_int\(10),
	datad => VCC,
	cin => \ucr1|c_int[9]~34\,
	combout => \ucr1|c_int[10]~35_combout\,
	cout => \ucr1|c_int[10]~36\);

-- Location: FF_X26_Y26_N21
\ucr1|c_int[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr1|c_int[10]~35_combout\,
	asdata => \ucr1|Add1~18_combout\,
	clrn => \rst~clkctrl_outclk\,
	sload => \ucr1|ALT_INV_c_int[11]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr1|c_int\(10));

-- Location: FF_X26_Y26_N23
\ucr1|c_int[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr1|c_int[11]~45_combout\,
	asdata => \ucr1|Add1~20_combout\,
	clrn => \rst~clkctrl_outclk\,
	sload => \ucr1|ALT_INV_c_int[11]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr1|c_int\(11));

-- Location: LCCOMB_X27_Y26_N0
\PWM1_FA01|LessThan0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA01|LessThan0~24_combout\ = (!\ucr1|c_int\(11) & (!\ucr1|c_int\(12) & (!\ucr1|c_int\(13) & !\ucr1|c_int\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr1|c_int\(11),
	datab => \ucr1|c_int\(12),
	datac => \ucr1|c_int\(13),
	datad => \ucr1|c_int\(14),
	combout => \PWM1_FA01|LessThan0~24_combout\);

-- Location: LCCOMB_X3_Y22_N0
\u1|count[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|count[0]~16_combout\ = \u1|count\(0) $ (VCC)
-- \u1|count[0]~17\ = CARRY(\u1|count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|count\(0),
	datad => VCC,
	combout => \u1|count[0]~16_combout\,
	cout => \u1|count[0]~17\);

-- Location: FF_X3_Y22_N1
\u1|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u1|count[0]~16_combout\,
	sclr => \u1|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|count\(0));

-- Location: LCCOMB_X3_Y22_N2
\u1|count[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|count[1]~18_combout\ = (\u1|count\(1) & (!\u1|count[0]~17\)) # (!\u1|count\(1) & ((\u1|count[0]~17\) # (GND)))
-- \u1|count[1]~19\ = CARRY((!\u1|count[0]~17\) # (!\u1|count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|count\(1),
	datad => VCC,
	cin => \u1|count[0]~17\,
	combout => \u1|count[1]~18_combout\,
	cout => \u1|count[1]~19\);

-- Location: FF_X3_Y22_N3
\u1|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u1|count[1]~18_combout\,
	sclr => \u1|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|count\(1));

-- Location: LCCOMB_X3_Y22_N4
\u1|count[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|count[2]~20_combout\ = (\u1|count\(2) & (\u1|count[1]~19\ $ (GND))) # (!\u1|count\(2) & (!\u1|count[1]~19\ & VCC))
-- \u1|count[2]~21\ = CARRY((\u1|count\(2) & !\u1|count[1]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|count\(2),
	datad => VCC,
	cin => \u1|count[1]~19\,
	combout => \u1|count[2]~20_combout\,
	cout => \u1|count[2]~21\);

-- Location: FF_X3_Y22_N5
\u1|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u1|count[2]~20_combout\,
	sclr => \u1|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|count\(2));

-- Location: LCCOMB_X3_Y22_N6
\u1|count[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|count[3]~22_combout\ = (\u1|count\(3) & (!\u1|count[2]~21\)) # (!\u1|count\(3) & ((\u1|count[2]~21\) # (GND)))
-- \u1|count[3]~23\ = CARRY((!\u1|count[2]~21\) # (!\u1|count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|count\(3),
	datad => VCC,
	cin => \u1|count[2]~21\,
	combout => \u1|count[3]~22_combout\,
	cout => \u1|count[3]~23\);

-- Location: FF_X3_Y22_N7
\u1|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u1|count[3]~22_combout\,
	sclr => \u1|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|count\(3));

-- Location: LCCOMB_X2_Y22_N12
\u1|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|LessThan0~0_combout\ = (!\u1|count\(2) & (!\u1|count\(3) & ((!\u1|count\(0)) # (!\u1|count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|count\(2),
	datab => \u1|count\(1),
	datac => \u1|count\(0),
	datad => \u1|count\(3),
	combout => \u1|LessThan0~0_combout\);

-- Location: LCCOMB_X3_Y22_N8
\u1|count[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|count[4]~24_combout\ = (\u1|count\(4) & (\u1|count[3]~23\ $ (GND))) # (!\u1|count\(4) & (!\u1|count[3]~23\ & VCC))
-- \u1|count[4]~25\ = CARRY((\u1|count\(4) & !\u1|count[3]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|count\(4),
	datad => VCC,
	cin => \u1|count[3]~23\,
	combout => \u1|count[4]~24_combout\,
	cout => \u1|count[4]~25\);

-- Location: FF_X3_Y22_N9
\u1|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u1|count[4]~24_combout\,
	sclr => \u1|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|count\(4));

-- Location: LCCOMB_X3_Y22_N10
\u1|count[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|count[5]~26_combout\ = (\u1|count\(5) & (!\u1|count[4]~25\)) # (!\u1|count\(5) & ((\u1|count[4]~25\) # (GND)))
-- \u1|count[5]~27\ = CARRY((!\u1|count[4]~25\) # (!\u1|count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|count\(5),
	datad => VCC,
	cin => \u1|count[4]~25\,
	combout => \u1|count[5]~26_combout\,
	cout => \u1|count[5]~27\);

-- Location: FF_X3_Y22_N11
\u1|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u1|count[5]~26_combout\,
	sclr => \u1|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|count\(5));

-- Location: LCCOMB_X3_Y22_N12
\u1|count[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|count[6]~28_combout\ = (\u1|count\(6) & (\u1|count[5]~27\ $ (GND))) # (!\u1|count\(6) & (!\u1|count[5]~27\ & VCC))
-- \u1|count[6]~29\ = CARRY((\u1|count\(6) & !\u1|count[5]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|count\(6),
	datad => VCC,
	cin => \u1|count[5]~27\,
	combout => \u1|count[6]~28_combout\,
	cout => \u1|count[6]~29\);

-- Location: FF_X3_Y22_N13
\u1|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u1|count[6]~28_combout\,
	sclr => \u1|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|count\(6));

-- Location: LCCOMB_X3_Y22_N14
\u1|count[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|count[7]~30_combout\ = (\u1|count\(7) & (!\u1|count[6]~29\)) # (!\u1|count\(7) & ((\u1|count[6]~29\) # (GND)))
-- \u1|count[7]~31\ = CARRY((!\u1|count[6]~29\) # (!\u1|count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|count\(7),
	datad => VCC,
	cin => \u1|count[6]~29\,
	combout => \u1|count[7]~30_combout\,
	cout => \u1|count[7]~31\);

-- Location: FF_X3_Y22_N15
\u1|count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u1|count[7]~30_combout\,
	sclr => \u1|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|count\(7));

-- Location: LCCOMB_X3_Y22_N16
\u1|count[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|count[8]~32_combout\ = (\u1|count\(8) & (\u1|count[7]~31\ $ (GND))) # (!\u1|count\(8) & (!\u1|count[7]~31\ & VCC))
-- \u1|count[8]~33\ = CARRY((\u1|count\(8) & !\u1|count[7]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|count\(8),
	datad => VCC,
	cin => \u1|count[7]~31\,
	combout => \u1|count[8]~32_combout\,
	cout => \u1|count[8]~33\);

-- Location: FF_X3_Y22_N17
\u1|count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u1|count[8]~32_combout\,
	sclr => \u1|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|count\(8));

-- Location: LCCOMB_X3_Y22_N18
\u1|count[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|count[9]~34_combout\ = (\u1|count\(9) & (!\u1|count[8]~33\)) # (!\u1|count\(9) & ((\u1|count[8]~33\) # (GND)))
-- \u1|count[9]~35\ = CARRY((!\u1|count[8]~33\) # (!\u1|count\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|count\(9),
	datad => VCC,
	cin => \u1|count[8]~33\,
	combout => \u1|count[9]~34_combout\,
	cout => \u1|count[9]~35\);

-- Location: FF_X3_Y22_N19
\u1|count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u1|count[9]~34_combout\,
	sclr => \u1|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|count\(9));

-- Location: LCCOMB_X3_Y22_N20
\u1|count[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|count[10]~36_combout\ = (\u1|count\(10) & (\u1|count[9]~35\ $ (GND))) # (!\u1|count\(10) & (!\u1|count[9]~35\ & VCC))
-- \u1|count[10]~37\ = CARRY((\u1|count\(10) & !\u1|count[9]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|count\(10),
	datad => VCC,
	cin => \u1|count[9]~35\,
	combout => \u1|count[10]~36_combout\,
	cout => \u1|count[10]~37\);

-- Location: FF_X3_Y22_N21
\u1|count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u1|count[10]~36_combout\,
	sclr => \u1|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|count\(10));

-- Location: LCCOMB_X3_Y22_N22
\u1|count[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|count[11]~38_combout\ = (\u1|count\(11) & (!\u1|count[10]~37\)) # (!\u1|count\(11) & ((\u1|count[10]~37\) # (GND)))
-- \u1|count[11]~39\ = CARRY((!\u1|count[10]~37\) # (!\u1|count\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|count\(11),
	datad => VCC,
	cin => \u1|count[10]~37\,
	combout => \u1|count[11]~38_combout\,
	cout => \u1|count[11]~39\);

-- Location: FF_X3_Y22_N23
\u1|count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u1|count[11]~38_combout\,
	sclr => \u1|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|count\(11));

-- Location: LCCOMB_X2_Y22_N28
\u1|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|LessThan0~2_combout\ = (!\u1|count\(8) & (!\u1|count\(11) & (!\u1|count\(10) & !\u1|count\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|count\(8),
	datab => \u1|count\(11),
	datac => \u1|count\(10),
	datad => \u1|count\(9),
	combout => \u1|LessThan0~2_combout\);

-- Location: LCCOMB_X3_Y22_N24
\u1|count[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|count[12]~40_combout\ = (\u1|count\(12) & (\u1|count[11]~39\ $ (GND))) # (!\u1|count\(12) & (!\u1|count[11]~39\ & VCC))
-- \u1|count[12]~41\ = CARRY((\u1|count\(12) & !\u1|count[11]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|count\(12),
	datad => VCC,
	cin => \u1|count[11]~39\,
	combout => \u1|count[12]~40_combout\,
	cout => \u1|count[12]~41\);

-- Location: FF_X3_Y22_N25
\u1|count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u1|count[12]~40_combout\,
	sclr => \u1|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|count\(12));

-- Location: LCCOMB_X3_Y22_N26
\u1|count[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|count[13]~42_combout\ = (\u1|count\(13) & (!\u1|count[12]~41\)) # (!\u1|count\(13) & ((\u1|count[12]~41\) # (GND)))
-- \u1|count[13]~43\ = CARRY((!\u1|count[12]~41\) # (!\u1|count\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|count\(13),
	datad => VCC,
	cin => \u1|count[12]~41\,
	combout => \u1|count[13]~42_combout\,
	cout => \u1|count[13]~43\);

-- Location: FF_X3_Y22_N27
\u1|count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u1|count[13]~42_combout\,
	sclr => \u1|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|count\(13));

-- Location: LCCOMB_X3_Y22_N28
\u1|count[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|count[14]~44_combout\ = (\u1|count\(14) & (\u1|count[13]~43\ $ (GND))) # (!\u1|count\(14) & (!\u1|count[13]~43\ & VCC))
-- \u1|count[14]~45\ = CARRY((\u1|count\(14) & !\u1|count[13]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|count\(14),
	datad => VCC,
	cin => \u1|count[13]~43\,
	combout => \u1|count[14]~44_combout\,
	cout => \u1|count[14]~45\);

-- Location: FF_X3_Y22_N29
\u1|count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u1|count[14]~44_combout\,
	sclr => \u1|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|count\(14));

-- Location: LCCOMB_X3_Y22_N30
\u1|count[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|count[15]~46_combout\ = \u1|count\(15) $ (\u1|count[14]~45\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|count\(15),
	cin => \u1|count[14]~45\,
	combout => \u1|count[15]~46_combout\);

-- Location: FF_X3_Y22_N31
\u1|count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u1|count[15]~46_combout\,
	sclr => \u1|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|count\(15));

-- Location: LCCOMB_X2_Y22_N30
\u1|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|LessThan0~3_combout\ = (!\u1|count\(12) & (!\u1|count\(14) & (!\u1|count\(15) & !\u1|count\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|count\(12),
	datab => \u1|count\(14),
	datac => \u1|count\(15),
	datad => \u1|count\(13),
	combout => \u1|LessThan0~3_combout\);

-- Location: LCCOMB_X2_Y22_N18
\u1|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|LessThan0~1_combout\ = (!\u1|count\(5) & (!\u1|count\(6) & (!\u1|count\(7) & !\u1|count\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|count\(5),
	datab => \u1|count\(6),
	datac => \u1|count\(7),
	datad => \u1|count\(4),
	combout => \u1|LessThan0~1_combout\);

-- Location: LCCOMB_X2_Y22_N16
\u1|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|LessThan0~4_combout\ = (((!\u1|LessThan0~1_combout\) # (!\u1|LessThan0~3_combout\)) # (!\u1|LessThan0~2_combout\)) # (!\u1|LessThan0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|LessThan0~0_combout\,
	datab => \u1|LessThan0~2_combout\,
	datac => \u1|LessThan0~3_combout\,
	datad => \u1|LessThan0~1_combout\,
	combout => \u1|LessThan0~4_combout\);

-- Location: LCCOMB_X1_Y16_N14
\u1|clk_out_bi~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|clk_out_bi~0_combout\ = \u1|clk_out_bi~q\ $ (\u1|LessThan0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|clk_out_bi~q\,
	datad => \u1|LessThan0~4_combout\,
	combout => \u1|clk_out_bi~0_combout\);

-- Location: FF_X1_Y16_N15
\u1|clk_out_bi\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u1|clk_out_bi~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|clk_out_bi~q\);

-- Location: CLKCTRL_G4
\u1|clk_out_bi~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u1|clk_out_bi~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u1|clk_out_bi~clkctrl_outclk\);

-- Location: LCCOMB_X3_Y16_N8
\u5|out_int[5]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u5|out_int[5]~25_combout\ = \u5|out_int\(5) $ (VCC)
-- \u5|out_int[5]~26\ = CARRY(\u5|out_int\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u5|out_int\(5),
	datad => VCC,
	combout => \u5|out_int[5]~25_combout\,
	cout => \u5|out_int[5]~26\);

-- Location: LCCOMB_X3_Y15_N2
\u5|out_int[18]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \u5|out_int[18]~51_combout\ = (\u5|out_int\(18) & (!\u5|out_int[17]~50\)) # (!\u5|out_int\(18) & ((\u5|out_int[17]~50\) # (GND)))
-- \u5|out_int[18]~52\ = CARRY((!\u5|out_int[17]~50\) # (!\u5|out_int\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u5|out_int\(18),
	datad => VCC,
	cin => \u5|out_int[17]~50\,
	combout => \u5|out_int[18]~51_combout\,
	cout => \u5|out_int[18]~52\);

-- Location: LCCOMB_X3_Y15_N4
\u5|out_int[19]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \u5|out_int[19]~53_combout\ = (\u5|out_int\(19) & (\u5|out_int[18]~52\ $ (GND))) # (!\u5|out_int\(19) & (!\u5|out_int[18]~52\ & VCC))
-- \u5|out_int[19]~54\ = CARRY((\u5|out_int\(19) & !\u5|out_int[18]~52\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u5|out_int\(19),
	datad => VCC,
	cin => \u5|out_int[18]~52\,
	combout => \u5|out_int[19]~53_combout\,
	cout => \u5|out_int[19]~54\);

-- Location: FF_X3_Y15_N5
\u5|out_int[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u5|out_int[19]~53_combout\,
	clrn => \rst~clkctrl_outclk\,
	sclr => \u5|out_int\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u5|out_int\(19));

-- Location: LCCOMB_X3_Y15_N6
\u5|out_int[20]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \u5|out_int[20]~55_combout\ = (\u5|out_int\(20) & (!\u5|out_int[19]~54\)) # (!\u5|out_int\(20) & ((\u5|out_int[19]~54\) # (GND)))
-- \u5|out_int[20]~56\ = CARRY((!\u5|out_int[19]~54\) # (!\u5|out_int\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u5|out_int\(20),
	datad => VCC,
	cin => \u5|out_int[19]~54\,
	combout => \u5|out_int[20]~55_combout\,
	cout => \u5|out_int[20]~56\);

-- Location: FF_X3_Y15_N7
\u5|out_int[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u5|out_int[20]~55_combout\,
	clrn => \rst~clkctrl_outclk\,
	sclr => \u5|out_int\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u5|out_int\(20));

-- Location: LCCOMB_X3_Y15_N8
\u5|out_int[21]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \u5|out_int[21]~57_combout\ = (\u5|out_int\(21) & (\u5|out_int[20]~56\ $ (GND))) # (!\u5|out_int\(21) & (!\u5|out_int[20]~56\ & VCC))
-- \u5|out_int[21]~58\ = CARRY((\u5|out_int\(21) & !\u5|out_int[20]~56\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u5|out_int\(21),
	datad => VCC,
	cin => \u5|out_int[20]~56\,
	combout => \u5|out_int[21]~57_combout\,
	cout => \u5|out_int[21]~58\);

-- Location: FF_X3_Y15_N9
\u5|out_int[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u5|out_int[21]~57_combout\,
	clrn => \rst~clkctrl_outclk\,
	sclr => \u5|out_int\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u5|out_int\(21));

-- Location: LCCOMB_X3_Y15_N10
\u5|out_int[22]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \u5|out_int[22]~59_combout\ = (\u5|out_int\(22) & (!\u5|out_int[21]~58\)) # (!\u5|out_int\(22) & ((\u5|out_int[21]~58\) # (GND)))
-- \u5|out_int[22]~60\ = CARRY((!\u5|out_int[21]~58\) # (!\u5|out_int\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u5|out_int\(22),
	datad => VCC,
	cin => \u5|out_int[21]~58\,
	combout => \u5|out_int[22]~59_combout\,
	cout => \u5|out_int[22]~60\);

-- Location: FF_X3_Y15_N11
\u5|out_int[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u5|out_int[22]~59_combout\,
	clrn => \rst~clkctrl_outclk\,
	sclr => \u5|out_int\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u5|out_int\(22));

-- Location: LCCOMB_X3_Y15_N12
\u5|out_int[23]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \u5|out_int[23]~61_combout\ = (\u5|out_int\(23) & (\u5|out_int[22]~60\ $ (GND))) # (!\u5|out_int\(23) & (!\u5|out_int[22]~60\ & VCC))
-- \u5|out_int[23]~62\ = CARRY((\u5|out_int\(23) & !\u5|out_int[22]~60\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u5|out_int\(23),
	datad => VCC,
	cin => \u5|out_int[22]~60\,
	combout => \u5|out_int[23]~61_combout\,
	cout => \u5|out_int[23]~62\);

-- Location: FF_X3_Y15_N13
\u5|out_int[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u5|out_int[23]~61_combout\,
	clrn => \rst~clkctrl_outclk\,
	sclr => \u5|out_int\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u5|out_int\(23));

-- Location: LCCOMB_X3_Y15_N14
\u5|out_int[24]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \u5|out_int[24]~63_combout\ = (\u5|out_int\(24) & (!\u5|out_int[23]~62\)) # (!\u5|out_int\(24) & ((\u5|out_int[23]~62\) # (GND)))
-- \u5|out_int[24]~64\ = CARRY((!\u5|out_int[23]~62\) # (!\u5|out_int\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u5|out_int\(24),
	datad => VCC,
	cin => \u5|out_int[23]~62\,
	combout => \u5|out_int[24]~63_combout\,
	cout => \u5|out_int[24]~64\);

-- Location: FF_X3_Y15_N15
\u5|out_int[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u5|out_int[24]~63_combout\,
	clrn => \rst~clkctrl_outclk\,
	sclr => \u5|out_int\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u5|out_int\(24));

-- Location: LCCOMB_X3_Y15_N16
\u5|out_int[25]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \u5|out_int[25]~65_combout\ = (\u5|out_int\(25) & (\u5|out_int[24]~64\ $ (GND))) # (!\u5|out_int\(25) & (!\u5|out_int[24]~64\ & VCC))
-- \u5|out_int[25]~66\ = CARRY((\u5|out_int\(25) & !\u5|out_int[24]~64\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u5|out_int\(25),
	datad => VCC,
	cin => \u5|out_int[24]~64\,
	combout => \u5|out_int[25]~65_combout\,
	cout => \u5|out_int[25]~66\);

-- Location: FF_X3_Y15_N17
\u5|out_int[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u5|out_int[25]~65_combout\,
	clrn => \rst~clkctrl_outclk\,
	sclr => \u5|out_int\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u5|out_int\(25));

-- Location: LCCOMB_X3_Y15_N18
\u5|out_int[26]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \u5|out_int[26]~67_combout\ = (\u5|out_int\(26) & (!\u5|out_int[25]~66\)) # (!\u5|out_int\(26) & ((\u5|out_int[25]~66\) # (GND)))
-- \u5|out_int[26]~68\ = CARRY((!\u5|out_int[25]~66\) # (!\u5|out_int\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u5|out_int\(26),
	datad => VCC,
	cin => \u5|out_int[25]~66\,
	combout => \u5|out_int[26]~67_combout\,
	cout => \u5|out_int[26]~68\);

-- Location: FF_X3_Y15_N19
\u5|out_int[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u5|out_int[26]~67_combout\,
	clrn => \rst~clkctrl_outclk\,
	sclr => \u5|out_int\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u5|out_int\(26));

-- Location: LCCOMB_X3_Y15_N20
\u5|out_int[27]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \u5|out_int[27]~69_combout\ = (\u5|out_int\(27) & (\u5|out_int[26]~68\ $ (GND))) # (!\u5|out_int\(27) & (!\u5|out_int[26]~68\ & VCC))
-- \u5|out_int[27]~70\ = CARRY((\u5|out_int\(27) & !\u5|out_int[26]~68\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u5|out_int\(27),
	datad => VCC,
	cin => \u5|out_int[26]~68\,
	combout => \u5|out_int[27]~69_combout\,
	cout => \u5|out_int[27]~70\);

-- Location: FF_X3_Y15_N21
\u5|out_int[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u5|out_int[27]~69_combout\,
	clrn => \rst~clkctrl_outclk\,
	sclr => \u5|out_int\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u5|out_int\(27));

-- Location: LCCOMB_X3_Y15_N22
\u5|out_int[28]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \u5|out_int[28]~71_combout\ = (\u5|out_int\(28) & (!\u5|out_int[27]~70\)) # (!\u5|out_int\(28) & ((\u5|out_int[27]~70\) # (GND)))
-- \u5|out_int[28]~72\ = CARRY((!\u5|out_int[27]~70\) # (!\u5|out_int\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u5|out_int\(28),
	datad => VCC,
	cin => \u5|out_int[27]~70\,
	combout => \u5|out_int[28]~71_combout\,
	cout => \u5|out_int[28]~72\);

-- Location: FF_X3_Y15_N23
\u5|out_int[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u5|out_int[28]~71_combout\,
	clrn => \rst~clkctrl_outclk\,
	sclr => \u5|out_int\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u5|out_int\(28));

-- Location: LCCOMB_X3_Y15_N24
\u5|out_int[29]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \u5|out_int[29]~73_combout\ = \u5|out_int[28]~72\ $ (!\u5|out_int\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u5|out_int\(29),
	cin => \u5|out_int[28]~72\,
	combout => \u5|out_int[29]~73_combout\);

-- Location: FF_X3_Y15_N25
\u5|out_int[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u5|out_int[29]~73_combout\,
	clrn => \rst~clkctrl_outclk\,
	sclr => \u5|out_int\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u5|out_int\(29));

-- Location: FF_X3_Y16_N9
\u5|out_int[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u5|out_int[5]~25_combout\,
	clrn => \rst~clkctrl_outclk\,
	sclr => \u5|out_int\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u5|out_int\(5));

-- Location: LCCOMB_X3_Y16_N10
\u5|out_int[6]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u5|out_int[6]~27_combout\ = (\u5|out_int\(6) & (\u5|out_int[5]~26\ & VCC)) # (!\u5|out_int\(6) & (!\u5|out_int[5]~26\))
-- \u5|out_int[6]~28\ = CARRY((!\u5|out_int\(6) & !\u5|out_int[5]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u5|out_int\(6),
	datad => VCC,
	cin => \u5|out_int[5]~26\,
	combout => \u5|out_int[6]~27_combout\,
	cout => \u5|out_int[6]~28\);

-- Location: FF_X3_Y16_N11
\u5|out_int[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u5|out_int[6]~27_combout\,
	clrn => \rst~clkctrl_outclk\,
	sclr => \u5|out_int\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u5|out_int\(6));

-- Location: LCCOMB_X3_Y16_N12
\u5|out_int[7]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u5|out_int[7]~29_combout\ = (\u5|out_int\(7) & ((GND) # (!\u5|out_int[6]~28\))) # (!\u5|out_int\(7) & (\u5|out_int[6]~28\ $ (GND)))
-- \u5|out_int[7]~30\ = CARRY((\u5|out_int\(7)) # (!\u5|out_int[6]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u5|out_int\(7),
	datad => VCC,
	cin => \u5|out_int[6]~28\,
	combout => \u5|out_int[7]~29_combout\,
	cout => \u5|out_int[7]~30\);

-- Location: FF_X3_Y16_N13
\u5|out_int[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u5|out_int[7]~29_combout\,
	clrn => \rst~clkctrl_outclk\,
	sclr => \u5|out_int\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u5|out_int\(7));

-- Location: LCCOMB_X3_Y16_N14
\u5|out_int[8]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u5|out_int[8]~31_combout\ = (\u5|out_int\(8) & (!\u5|out_int[7]~30\)) # (!\u5|out_int\(8) & ((\u5|out_int[7]~30\) # (GND)))
-- \u5|out_int[8]~32\ = CARRY((!\u5|out_int[7]~30\) # (!\u5|out_int\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u5|out_int\(8),
	datad => VCC,
	cin => \u5|out_int[7]~30\,
	combout => \u5|out_int[8]~31_combout\,
	cout => \u5|out_int[8]~32\);

-- Location: FF_X3_Y16_N15
\u5|out_int[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u5|out_int[8]~31_combout\,
	clrn => \rst~clkctrl_outclk\,
	sclr => \u5|out_int\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u5|out_int\(8));

-- Location: LCCOMB_X3_Y16_N16
\u5|out_int[9]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u5|out_int[9]~33_combout\ = (\u5|out_int\(9) & ((GND) # (!\u5|out_int[8]~32\))) # (!\u5|out_int\(9) & (\u5|out_int[8]~32\ $ (GND)))
-- \u5|out_int[9]~34\ = CARRY((\u5|out_int\(9)) # (!\u5|out_int[8]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u5|out_int\(9),
	datad => VCC,
	cin => \u5|out_int[8]~32\,
	combout => \u5|out_int[9]~33_combout\,
	cout => \u5|out_int[9]~34\);

-- Location: FF_X3_Y16_N17
\u5|out_int[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u5|out_int[9]~33_combout\,
	clrn => \rst~clkctrl_outclk\,
	sclr => \u5|out_int\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u5|out_int\(9));

-- Location: LCCOMB_X3_Y16_N18
\u5|out_int[10]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u5|out_int[10]~35_combout\ = (\u5|out_int\(10) & (!\u5|out_int[9]~34\)) # (!\u5|out_int\(10) & ((\u5|out_int[9]~34\) # (GND)))
-- \u5|out_int[10]~36\ = CARRY((!\u5|out_int[9]~34\) # (!\u5|out_int\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u5|out_int\(10),
	datad => VCC,
	cin => \u5|out_int[9]~34\,
	combout => \u5|out_int[10]~35_combout\,
	cout => \u5|out_int[10]~36\);

-- Location: FF_X3_Y16_N19
\u5|out_int[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u5|out_int[10]~35_combout\,
	clrn => \rst~clkctrl_outclk\,
	sclr => \u5|out_int\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u5|out_int\(10));

-- Location: LCCOMB_X3_Y16_N20
\u5|out_int[11]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u5|out_int[11]~37_combout\ = (\u5|out_int\(11) & (\u5|out_int[10]~36\ $ (GND))) # (!\u5|out_int\(11) & (!\u5|out_int[10]~36\ & VCC))
-- \u5|out_int[11]~38\ = CARRY((\u5|out_int\(11) & !\u5|out_int[10]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u5|out_int\(11),
	datad => VCC,
	cin => \u5|out_int[10]~36\,
	combout => \u5|out_int[11]~37_combout\,
	cout => \u5|out_int[11]~38\);

-- Location: FF_X3_Y16_N21
\u5|out_int[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u5|out_int[11]~37_combout\,
	clrn => \rst~clkctrl_outclk\,
	sclr => \u5|out_int\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u5|out_int\(11));

-- Location: LCCOMB_X3_Y16_N22
\u5|out_int[12]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u5|out_int[12]~39_combout\ = (\u5|out_int\(12) & (\u5|out_int[11]~38\ & VCC)) # (!\u5|out_int\(12) & (!\u5|out_int[11]~38\))
-- \u5|out_int[12]~40\ = CARRY((!\u5|out_int\(12) & !\u5|out_int[11]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u5|out_int\(12),
	datad => VCC,
	cin => \u5|out_int[11]~38\,
	combout => \u5|out_int[12]~39_combout\,
	cout => \u5|out_int[12]~40\);

-- Location: FF_X3_Y16_N23
\u5|out_int[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u5|out_int[12]~39_combout\,
	clrn => \rst~clkctrl_outclk\,
	sclr => \u5|out_int\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u5|out_int\(12));

-- Location: LCCOMB_X3_Y16_N24
\u5|out_int[13]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u5|out_int[13]~41_combout\ = (\u5|out_int\(13) & (\u5|out_int[12]~40\ $ (GND))) # (!\u5|out_int\(13) & (!\u5|out_int[12]~40\ & VCC))
-- \u5|out_int[13]~42\ = CARRY((\u5|out_int\(13) & !\u5|out_int[12]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u5|out_int\(13),
	datad => VCC,
	cin => \u5|out_int[12]~40\,
	combout => \u5|out_int[13]~41_combout\,
	cout => \u5|out_int[13]~42\);

-- Location: FF_X3_Y16_N25
\u5|out_int[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u5|out_int[13]~41_combout\,
	clrn => \rst~clkctrl_outclk\,
	sclr => \u5|out_int\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u5|out_int\(13));

-- Location: LCCOMB_X3_Y16_N26
\u5|out_int[14]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u5|out_int[14]~43_combout\ = (\u5|out_int\(14) & (!\u5|out_int[13]~42\)) # (!\u5|out_int\(14) & ((\u5|out_int[13]~42\) # (GND)))
-- \u5|out_int[14]~44\ = CARRY((!\u5|out_int[13]~42\) # (!\u5|out_int\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u5|out_int\(14),
	datad => VCC,
	cin => \u5|out_int[13]~42\,
	combout => \u5|out_int[14]~43_combout\,
	cout => \u5|out_int[14]~44\);

-- Location: FF_X3_Y16_N27
\u5|out_int[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u5|out_int[14]~43_combout\,
	clrn => \rst~clkctrl_outclk\,
	sclr => \u5|out_int\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u5|out_int\(14));

-- Location: LCCOMB_X3_Y16_N28
\u5|out_int[15]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \u5|out_int[15]~45_combout\ = (\u5|out_int\(15) & (\u5|out_int[14]~44\ $ (GND))) # (!\u5|out_int\(15) & (!\u5|out_int[14]~44\ & VCC))
-- \u5|out_int[15]~46\ = CARRY((\u5|out_int\(15) & !\u5|out_int[14]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u5|out_int\(15),
	datad => VCC,
	cin => \u5|out_int[14]~44\,
	combout => \u5|out_int[15]~45_combout\,
	cout => \u5|out_int[15]~46\);

-- Location: FF_X3_Y16_N29
\u5|out_int[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u5|out_int[15]~45_combout\,
	clrn => \rst~clkctrl_outclk\,
	sclr => \u5|out_int\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u5|out_int\(15));

-- Location: LCCOMB_X3_Y16_N30
\u5|out_int[16]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \u5|out_int[16]~47_combout\ = (\u5|out_int\(16) & (!\u5|out_int[15]~46\)) # (!\u5|out_int\(16) & ((\u5|out_int[15]~46\) # (GND)))
-- \u5|out_int[16]~48\ = CARRY((!\u5|out_int[15]~46\) # (!\u5|out_int\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u5|out_int\(16),
	datad => VCC,
	cin => \u5|out_int[15]~46\,
	combout => \u5|out_int[16]~47_combout\,
	cout => \u5|out_int[16]~48\);

-- Location: FF_X3_Y16_N31
\u5|out_int[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u5|out_int[16]~47_combout\,
	clrn => \rst~clkctrl_outclk\,
	sclr => \u5|out_int\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u5|out_int\(16));

-- Location: LCCOMB_X3_Y15_N0
\u5|out_int[17]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \u5|out_int[17]~49_combout\ = (\u5|out_int\(17) & (\u5|out_int[16]~48\ $ (GND))) # (!\u5|out_int\(17) & (!\u5|out_int[16]~48\ & VCC))
-- \u5|out_int[17]~50\ = CARRY((\u5|out_int\(17) & !\u5|out_int[16]~48\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u5|out_int\(17),
	datad => VCC,
	cin => \u5|out_int[16]~48\,
	combout => \u5|out_int[17]~49_combout\,
	cout => \u5|out_int[17]~50\);

-- Location: FF_X3_Y15_N1
\u5|out_int[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u5|out_int[17]~49_combout\,
	clrn => \rst~clkctrl_outclk\,
	sclr => \u5|out_int\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u5|out_int\(17));

-- Location: FF_X3_Y15_N3
\u5|out_int[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u5|out_int[18]~51_combout\,
	clrn => \rst~clkctrl_outclk\,
	sclr => \u5|out_int\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u5|out_int\(18));

-- Location: LCCOMB_X2_Y15_N0
\u6|th_ai[5]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_ai[5]~12_cout\ = CARRY((\u5|out_int\(13) & \u5|out_int\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u5|out_int\(13),
	datab => \u5|out_int\(14),
	datad => VCC,
	cout => \u6|th_ai[5]~12_cout\);

-- Location: LCCOMB_X2_Y15_N2
\u6|th_ai[5]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_ai[5]~14_cout\ = CARRY((!\u6|th_ai[5]~12_cout\) # (!\u5|out_int\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u5|out_int\(15),
	datad => VCC,
	cin => \u6|th_ai[5]~12_cout\,
	cout => \u6|th_ai[5]~14_cout\);

-- Location: LCCOMB_X2_Y15_N4
\u6|th_ai[5]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_ai[5]~16_cout\ = CARRY((\u5|out_int\(16) & !\u6|th_ai[5]~14_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u5|out_int\(16),
	datad => VCC,
	cin => \u6|th_ai[5]~14_cout\,
	cout => \u6|th_ai[5]~16_cout\);

-- Location: LCCOMB_X2_Y15_N6
\u6|th_ai[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_ai[5]~18_cout\ = CARRY((!\u6|th_ai[5]~16_cout\) # (!\u5|out_int\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u5|out_int\(17),
	datad => VCC,
	cin => \u6|th_ai[5]~16_cout\,
	cout => \u6|th_ai[5]~18_cout\);

-- Location: LCCOMB_X2_Y15_N8
\u6|th_ai[5]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_ai[5]~19_combout\ = (\u5|out_int\(18) & (\u6|th_ai[5]~18_cout\ $ (GND))) # (!\u5|out_int\(18) & (!\u6|th_ai[5]~18_cout\ & VCC))
-- \u6|th_ai[5]~20\ = CARRY((\u5|out_int\(18) & !\u6|th_ai[5]~18_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u5|out_int\(18),
	datad => VCC,
	cin => \u6|th_ai[5]~18_cout\,
	combout => \u6|th_ai[5]~19_combout\,
	cout => \u6|th_ai[5]~20\);

-- Location: FF_X2_Y15_N9
\u6|th_ai[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_ai[5]~19_combout\,
	ena => \rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_ai\(5));

-- Location: LCCOMB_X21_Y19_N28
\u6|th_a[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_a[5]~feeder_combout\ = \u6|th_ai\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|th_ai\(5),
	combout => \u6|th_a[5]~feeder_combout\);

-- Location: FF_X21_Y19_N29
\u6|th_a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_a[5]~feeder_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_a\(5));

-- Location: LCCOMB_X2_Y15_N10
\u6|th_ai[6]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_ai[6]~21_combout\ = (\u5|out_int\(19) & (!\u6|th_ai[5]~20\)) # (!\u5|out_int\(19) & ((\u6|th_ai[5]~20\) # (GND)))
-- \u6|th_ai[6]~22\ = CARRY((!\u6|th_ai[5]~20\) # (!\u5|out_int\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u5|out_int\(19),
	datad => VCC,
	cin => \u6|th_ai[5]~20\,
	combout => \u6|th_ai[6]~21_combout\,
	cout => \u6|th_ai[6]~22\);

-- Location: FF_X2_Y15_N11
\u6|th_ai[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_ai[6]~21_combout\,
	ena => \rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_ai\(6));

-- Location: LCCOMB_X21_Y19_N6
\u6|th_a[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_a[6]~feeder_combout\ = \u6|th_ai\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|th_ai\(6),
	combout => \u6|th_a[6]~feeder_combout\);

-- Location: FF_X21_Y19_N7
\u6|th_a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_a[6]~feeder_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_a\(6));

-- Location: LCCOMB_X2_Y15_N12
\u6|th_ai[7]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_ai[7]~23_combout\ = (\u5|out_int\(20) & (\u6|th_ai[6]~22\ $ (GND))) # (!\u5|out_int\(20) & (!\u6|th_ai[6]~22\ & VCC))
-- \u6|th_ai[7]~24\ = CARRY((\u5|out_int\(20) & !\u6|th_ai[6]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u5|out_int\(20),
	datad => VCC,
	cin => \u6|th_ai[6]~22\,
	combout => \u6|th_ai[7]~23_combout\,
	cout => \u6|th_ai[7]~24\);

-- Location: FF_X2_Y15_N13
\u6|th_ai[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_ai[7]~23_combout\,
	ena => \rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_ai\(7));

-- Location: LCCOMB_X21_Y19_N20
\u6|th_a[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_a[7]~feeder_combout\ = \u6|th_ai\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|th_ai\(7),
	combout => \u6|th_a[7]~feeder_combout\);

-- Location: FF_X21_Y19_N21
\u6|th_a[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_a[7]~feeder_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_a\(7));

-- Location: LCCOMB_X2_Y15_N14
\u6|th_ai[8]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_ai[8]~25_combout\ = (\u5|out_int\(21) & (!\u6|th_ai[7]~24\)) # (!\u5|out_int\(21) & ((\u6|th_ai[7]~24\) # (GND)))
-- \u6|th_ai[8]~26\ = CARRY((!\u6|th_ai[7]~24\) # (!\u5|out_int\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u5|out_int\(21),
	datad => VCC,
	cin => \u6|th_ai[7]~24\,
	combout => \u6|th_ai[8]~25_combout\,
	cout => \u6|th_ai[8]~26\);

-- Location: FF_X2_Y15_N15
\u6|th_ai[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_ai[8]~25_combout\,
	ena => \rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_ai\(8));

-- Location: LCCOMB_X21_Y19_N18
\u6|th_a[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_a[8]~feeder_combout\ = \u6|th_ai\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|th_ai\(8),
	combout => \u6|th_a[8]~feeder_combout\);

-- Location: FF_X21_Y19_N19
\u6|th_a[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_a[8]~feeder_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_a\(8));

-- Location: LCCOMB_X2_Y15_N16
\u6|th_ai[9]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_ai[9]~27_combout\ = (\u5|out_int\(22) & (\u6|th_ai[8]~26\ $ (GND))) # (!\u5|out_int\(22) & (!\u6|th_ai[8]~26\ & VCC))
-- \u6|th_ai[9]~28\ = CARRY((\u5|out_int\(22) & !\u6|th_ai[8]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u5|out_int\(22),
	datad => VCC,
	cin => \u6|th_ai[8]~26\,
	combout => \u6|th_ai[9]~27_combout\,
	cout => \u6|th_ai[9]~28\);

-- Location: FF_X2_Y15_N17
\u6|th_ai[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_ai[9]~27_combout\,
	ena => \rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_ai\(9));

-- Location: LCCOMB_X21_Y19_N24
\u6|th_a[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_a[9]~feeder_combout\ = \u6|th_ai\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|th_ai\(9),
	combout => \u6|th_a[9]~feeder_combout\);

-- Location: FF_X21_Y19_N25
\u6|th_a[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_a[9]~feeder_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_a\(9));

-- Location: LCCOMB_X2_Y15_N18
\u6|th_ai[10]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_ai[10]~29_combout\ = (\u5|out_int\(23) & (!\u6|th_ai[9]~28\)) # (!\u5|out_int\(23) & ((\u6|th_ai[9]~28\) # (GND)))
-- \u6|th_ai[10]~30\ = CARRY((!\u6|th_ai[9]~28\) # (!\u5|out_int\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u5|out_int\(23),
	datad => VCC,
	cin => \u6|th_ai[9]~28\,
	combout => \u6|th_ai[10]~29_combout\,
	cout => \u6|th_ai[10]~30\);

-- Location: FF_X2_Y15_N19
\u6|th_ai[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_ai[10]~29_combout\,
	ena => \rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_ai\(10));

-- Location: LCCOMB_X21_Y19_N2
\u6|th_a[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_a[10]~feeder_combout\ = \u6|th_ai\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|th_ai\(10),
	combout => \u6|th_a[10]~feeder_combout\);

-- Location: FF_X21_Y19_N3
\u6|th_a[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_a[10]~feeder_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_a\(10));

-- Location: LCCOMB_X2_Y15_N20
\u6|th_ai[11]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_ai[11]~31_combout\ = (\u5|out_int\(24) & (\u6|th_ai[10]~30\ $ (GND))) # (!\u5|out_int\(24) & (!\u6|th_ai[10]~30\ & VCC))
-- \u6|th_ai[11]~32\ = CARRY((\u5|out_int\(24) & !\u6|th_ai[10]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u5|out_int\(24),
	datad => VCC,
	cin => \u6|th_ai[10]~30\,
	combout => \u6|th_ai[11]~31_combout\,
	cout => \u6|th_ai[11]~32\);

-- Location: FF_X2_Y15_N21
\u6|th_ai[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_ai[11]~31_combout\,
	ena => \rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_ai\(11));

-- Location: LCCOMB_X21_Y19_N12
\u6|th_a[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_a[11]~feeder_combout\ = \u6|th_ai\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|th_ai\(11),
	combout => \u6|th_a[11]~feeder_combout\);

-- Location: FF_X21_Y19_N13
\u6|th_a[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_a[11]~feeder_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_a\(11));

-- Location: LCCOMB_X2_Y15_N22
\u6|th_ai[12]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_ai[12]~33_combout\ = (\u5|out_int\(25) & (!\u6|th_ai[11]~32\)) # (!\u5|out_int\(25) & ((\u6|th_ai[11]~32\) # (GND)))
-- \u6|th_ai[12]~34\ = CARRY((!\u6|th_ai[11]~32\) # (!\u5|out_int\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u5|out_int\(25),
	datad => VCC,
	cin => \u6|th_ai[11]~32\,
	combout => \u6|th_ai[12]~33_combout\,
	cout => \u6|th_ai[12]~34\);

-- Location: FF_X2_Y15_N23
\u6|th_ai[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_ai[12]~33_combout\,
	ena => \rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_ai\(12));

-- Location: LCCOMB_X21_Y19_N14
\u6|th_a[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_a[12]~feeder_combout\ = \u6|th_ai\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|th_ai\(12),
	combout => \u6|th_a[12]~feeder_combout\);

-- Location: FF_X21_Y19_N15
\u6|th_a[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_a[12]~feeder_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_a\(12));

-- Location: LCCOMB_X2_Y15_N24
\u6|th_ai[13]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_ai[13]~35_combout\ = (\u5|out_int\(26) & (\u6|th_ai[12]~34\ $ (GND))) # (!\u5|out_int\(26) & (!\u6|th_ai[12]~34\ & VCC))
-- \u6|th_ai[13]~36\ = CARRY((\u5|out_int\(26) & !\u6|th_ai[12]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u5|out_int\(26),
	datad => VCC,
	cin => \u6|th_ai[12]~34\,
	combout => \u6|th_ai[13]~35_combout\,
	cout => \u6|th_ai[13]~36\);

-- Location: FF_X2_Y15_N25
\u6|th_ai[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_ai[13]~35_combout\,
	ena => \rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_ai\(13));

-- Location: LCCOMB_X21_Y19_N16
\u6|th_a[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_a[13]~feeder_combout\ = \u6|th_ai\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|th_ai\(13),
	combout => \u6|th_a[13]~feeder_combout\);

-- Location: FF_X21_Y19_N17
\u6|th_a[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_a[13]~feeder_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_a\(13));

-- Location: LCCOMB_X2_Y15_N26
\u6|th_ai[14]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_ai[14]~37_combout\ = (\u5|out_int\(27) & (!\u6|th_ai[13]~36\)) # (!\u5|out_int\(27) & ((\u6|th_ai[13]~36\) # (GND)))
-- \u6|th_ai[14]~38\ = CARRY((!\u6|th_ai[13]~36\) # (!\u5|out_int\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u5|out_int\(27),
	datad => VCC,
	cin => \u6|th_ai[13]~36\,
	combout => \u6|th_ai[14]~37_combout\,
	cout => \u6|th_ai[14]~38\);

-- Location: FF_X2_Y15_N27
\u6|th_ai[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_ai[14]~37_combout\,
	ena => \rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_ai\(14));

-- Location: LCCOMB_X21_Y19_N30
\u6|th_a[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_a[14]~feeder_combout\ = \u6|th_ai\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|th_ai\(14),
	combout => \u6|th_a[14]~feeder_combout\);

-- Location: FF_X21_Y19_N31
\u6|th_a[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_a[14]~feeder_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_a\(14));

-- Location: LCCOMB_X2_Y15_N28
\u6|th_ai[15]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_ai[15]~39_combout\ = \u6|th_ai[14]~38\ $ (\u5|out_int\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u5|out_int\(28),
	cin => \u6|th_ai[14]~38\,
	combout => \u6|th_ai[15]~39_combout\);

-- Location: FF_X2_Y15_N29
\u6|th_ai[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_ai[15]~39_combout\,
	ena => \rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_ai\(15));

-- Location: LCCOMB_X21_Y19_N0
\u6|th_a[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_a[15]~feeder_combout\ = \u6|th_ai\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|th_ai\(15),
	combout => \u6|th_a[15]~feeder_combout\);

-- Location: FF_X21_Y19_N1
\u6|th_a[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_a[15]~feeder_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_a\(15));

-- Location: M9K_X22_Y19_N0
\usin_a|Mux6_rtl_0|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"55555555555554444444444444444444444444444444444444444444444444444444444444443333333333333333333333333333333333333333333333333333333333333333333222222222222222222222222222222222222222222222222222222222222222222222222211111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111112222222222222222222222222222222222222222222222222222222222222222222222222333333333333333333333333333333333333333333333333333333333333333333344444444444444444444444444444444444444444444444444444444444444455555555555555",
	mem_init1 => X"555555555555555555555555555555555555555555555555566666666666666666666666666666666666666666666666666666666666666667777777777777777777777777777777777777777777777777777777777777777777777888888888888888888888888888888888888888888888888888888888888888888888888888888888999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
	mem_init0 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999998888888888888888888888888888888888888888888888888888888888888888888888888888888887777777777777777777777777777777777777777777777777777777777777777777777666666666666666666666666666666666666666666666666666666666666666655555555555555555555555555555555555555555555555555",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "DE0_NANO_PWM.DE0_NANO_PWM0.rtl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "tabela_sin:usin_a|altsyncram:Mux6_rtl_0|altsyncram_ak01:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 11,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portaaddr => \usin_a|Mux6_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \usin_a|Mux6_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: M9K_X22_Y20_N0
\usin_a|Mux6_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"9111188880000FFFF7777EEEE6666DDDD5555CCCC4444BBBB333AAAA22229999111188880000FFFF7777EEEE66666DDDD5555CCCC4444BBBB3333AAAA2222299991111888800000FFFF7777EEEEE6666DDDDD5555CCCCC4444BBBBB3333AAAAA222229999911111888800000FFFFF77777EEEEEE66666DDDDD55555CCCCCC44444BBBBBB333333AAAAA22222299999991111118888880000000FFFFFF7777777EEEEEEEE6666666DDDDDDDD55555555CCCCCCCC444444444BBBBBBBBBB3333333333AAAAAAAAAAA22222222222299999999999999111111111111111188888888888888888888880000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000008888888888888888888888111111111111111199999999999999222222222222AAAAAAAAAAA3333333333BBBBBBBBBB444444444CCCCCCCC55555555DDDDDDDD6666666EEEEEEEE7777777FFFFFF00000008888881111119999999222222AAAAA333333BBBBBB44444CCCCCC55555DDDDD66666EEEEEE77777FFFFF000008888111119999922222AAAAA3333BBBBB4444CCCCC5555DDDDD6666EEEEE7777FFFF0000088881111999922222AAAA3333BBBB4444CCCC5555DDDD66666EEEE7777FFFF00008888111199992222AAAA333BBBB4444CCCC5555DDDD6666EEEE7777FFFF00008888111199",
	mem_init1 => X"92222AAAA3333BBBB4444CCCC5555DDDD6666EEEE7777FFFF0008888111199992222AAAA3333BBBB4444CCCC55555DDDD6666EEEE7777FFFF000088881111199992222AAAA33333BBBB4444CCCCC5555DDDDD6666EEEEE7777FFFFF000088888111119999922222AAAA33333BBBBB44444CCCCCC55555DDDDD66666EEEEEE77777FFFFFF000000888881111119999999222222AAAAAA3333333BBBBBB4444444CCCCCCCC5555555DDDDDDDD66666666EEEEEEEE777777777FFFFFFFFFF000000000088888888888111111111111999999999999992222222222222222AAAAAAAAAAAAAAAAAAAAAA3333333333333333333333333333333333333333333333333",
	mem_init0 => X"333333333333333333333333333333333333333333333333AAAAAAAAAAAAAAAAAAAAAA222222222222222299999999999999111111111111888888888880000000000FFFFFFFFFF777777777EEEEEEEE66666666DDDDDDDD5555555CCCCCCCC4444444BBBBBB3333333AAAAAA222222999999911111188888000000FFFFFF77777EEEEEE66666DDDDD55555CCCCCC44444BBBBB33333AAAA222229999911111888880000FFFFF7777EEEEE6666DDDDD5555CCCCC4444BBBB33333AAAA222299991111188880000FFFF7777EEEE6666DDDD55555CCCC4444BBBB3333AAAA2222999911118888000FFFF7777EEEE6666DDDD5555CCCC4444BBBB3333AAAA222299",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "DE0_NANO_PWM.DE0_NANO_PWM0.rtl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "tabela_sin:usin_a|altsyncram:Mux6_rtl_0|altsyncram_ak01:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 11,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portaaddr => \usin_a|Mux6_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \usin_a|Mux6_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M9K_X22_Y18_N0
\usin_a|Mux6_rtl_0|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"47564756475647564756431203120312031203120312031203647564756475647564756475647564756475647312031203120312031203564756475647312031203564756473120312475647312031647562031247562031647512035647312475120756403164031647312473124731247316403164035620751247316403512473164075124035124735624735624035124075162073562407516247351620735162403516240735162407351624073516240735516240735516240073511624007355166240073351162240077355116224400773355116622440077333551116662244400007773333555511116666622222224444444440000000000000",
	mem_init2 => X"00000000000044444444422222226666611115555333377700004442266611155333770044226611553377004422611553770042261153370042661553700426115370042615537042615537042615370426153704261537042615304261537026153742615704265370261570421530426537426537421530421570461374215304613742157026530461304613742137421374213746130461304657021574213746530215746130265742130265746130213746574213021374657465302130213746574657465302130213021302130213746574657465746574657465746574657465746302130213021302130213021302134657465746574657465741",
	mem_init1 => X"30213021302130213021346574657465746574657465746574130213021302130213021302130213021302130465746574657465746574213021302130465746574213021304657465302130465746130215746530215746130265742130465302657021374613746130465304653046530461374613742157026530461374265304613702653742653042153042153742653702615704215370261530426157042615374261537042615370426153704261537042261537042261537704266153770422611537704426615537700422661553377004422661155337700444226661115533377770004444222266661111155555553333333337777777777777",
	mem_init0 => X"77777777777733333333355555551111166662222444400077773335511166622444007733551166224400773355166224007735516624407735116224077351662407735162240735162240735162407351624073516240735162473516240751624035162073512407516207356247351240351240356247356207316403562473164035620751247316473164035640356403564031647316473120756203564031247562031647512035647512031647564031203564756403120312475647564031203120312475647564756475647564031203120312031203120312031203120312031475647564756475647564756475643120312031203120312031",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "DE0_NANO_PWM.DE0_NANO_PWM0.rtl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "tabela_sin:usin_a|altsyncram:Mux6_rtl_0|altsyncram_ak01:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 11,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portaaddr => \usin_a|Mux6_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \usin_a|Mux6_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LCCOMB_X25_Y20_N10
\PWM1_FA01|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA01|LessThan0~3_cout\ = CARRY((!\ucr5|c_int\(0) & \PWM2_FA03|comp_int\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr5|c_int\(0),
	datab => \PWM2_FA03|comp_int\(0),
	datad => VCC,
	cout => \PWM1_FA01|LessThan0~3_cout\);

-- Location: LCCOMB_X25_Y20_N12
\PWM1_FA01|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA01|LessThan0~5_cout\ = CARRY((\PWM2_FA03|comp_int\(1) & (\ucr1|c_int\(1) & !\PWM1_FA01|LessThan0~3_cout\)) # (!\PWM2_FA03|comp_int\(1) & ((\ucr1|c_int\(1)) # (!\PWM1_FA01|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA03|comp_int\(1),
	datab => \ucr1|c_int\(1),
	datad => VCC,
	cin => \PWM1_FA01|LessThan0~3_cout\,
	cout => \PWM1_FA01|LessThan0~5_cout\);

-- Location: LCCOMB_X25_Y20_N14
\PWM1_FA01|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA01|LessThan0~7_cout\ = CARRY((\PWM2_FA03|comp_int\(2) & ((!\PWM1_FA01|LessThan0~5_cout\) # (!\ucr1|c_int\(2)))) # (!\PWM2_FA03|comp_int\(2) & (!\ucr1|c_int\(2) & !\PWM1_FA01|LessThan0~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA03|comp_int\(2),
	datab => \ucr1|c_int\(2),
	datad => VCC,
	cin => \PWM1_FA01|LessThan0~5_cout\,
	cout => \PWM1_FA01|LessThan0~7_cout\);

-- Location: LCCOMB_X25_Y20_N16
\PWM1_FA01|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA01|LessThan0~9_cout\ = CARRY((\ucr1|c_int\(3) & ((!\PWM1_FA01|LessThan0~7_cout\) # (!\PWM2_FA03|comp_int\(3)))) # (!\ucr1|c_int\(3) & (!\PWM2_FA03|comp_int\(3) & !\PWM1_FA01|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr1|c_int\(3),
	datab => \PWM2_FA03|comp_int\(3),
	datad => VCC,
	cin => \PWM1_FA01|LessThan0~7_cout\,
	cout => \PWM1_FA01|LessThan0~9_cout\);

-- Location: LCCOMB_X25_Y20_N18
\PWM1_FA01|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA01|LessThan0~11_cout\ = CARRY((\PWM2_FA03|comp_int\(4) & ((!\PWM1_FA01|LessThan0~9_cout\) # (!\ucr1|c_int\(4)))) # (!\PWM2_FA03|comp_int\(4) & (!\ucr1|c_int\(4) & !\PWM1_FA01|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA03|comp_int\(4),
	datab => \ucr1|c_int\(4),
	datad => VCC,
	cin => \PWM1_FA01|LessThan0~9_cout\,
	cout => \PWM1_FA01|LessThan0~11_cout\);

-- Location: LCCOMB_X25_Y20_N20
\PWM1_FA01|LessThan0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA01|LessThan0~13_cout\ = CARRY((\ucr1|c_int\(5) & ((!\PWM1_FA01|LessThan0~11_cout\) # (!\PWM2_FA03|comp_int\(5)))) # (!\ucr1|c_int\(5) & (!\PWM2_FA03|comp_int\(5) & !\PWM1_FA01|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr1|c_int\(5),
	datab => \PWM2_FA03|comp_int\(5),
	datad => VCC,
	cin => \PWM1_FA01|LessThan0~11_cout\,
	cout => \PWM1_FA01|LessThan0~13_cout\);

-- Location: LCCOMB_X25_Y20_N22
\PWM1_FA01|LessThan0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA01|LessThan0~15_cout\ = CARRY((\ucr1|c_int\(6) & (\PWM2_FA03|comp_int\(6) & !\PWM1_FA01|LessThan0~13_cout\)) # (!\ucr1|c_int\(6) & ((\PWM2_FA03|comp_int\(6)) # (!\PWM1_FA01|LessThan0~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr1|c_int\(6),
	datab => \PWM2_FA03|comp_int\(6),
	datad => VCC,
	cin => \PWM1_FA01|LessThan0~13_cout\,
	cout => \PWM1_FA01|LessThan0~15_cout\);

-- Location: LCCOMB_X25_Y20_N24
\PWM1_FA01|LessThan0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA01|LessThan0~17_cout\ = CARRY((\PWM2_FA03|comp_int\(7) & (\ucr1|c_int\(7) & !\PWM1_FA01|LessThan0~15_cout\)) # (!\PWM2_FA03|comp_int\(7) & ((\ucr1|c_int\(7)) # (!\PWM1_FA01|LessThan0~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA03|comp_int\(7),
	datab => \ucr1|c_int\(7),
	datad => VCC,
	cin => \PWM1_FA01|LessThan0~15_cout\,
	cout => \PWM1_FA01|LessThan0~17_cout\);

-- Location: LCCOMB_X25_Y20_N26
\PWM1_FA01|LessThan0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA01|LessThan0~19_cout\ = CARRY((\PWM2_FA03|comp_int\(8) & ((!\PWM1_FA01|LessThan0~17_cout\) # (!\ucr1|c_int\(8)))) # (!\PWM2_FA03|comp_int\(8) & (!\ucr1|c_int\(8) & !\PWM1_FA01|LessThan0~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA03|comp_int\(8),
	datab => \ucr1|c_int\(8),
	datad => VCC,
	cin => \PWM1_FA01|LessThan0~17_cout\,
	cout => \PWM1_FA01|LessThan0~19_cout\);

-- Location: LCCOMB_X25_Y20_N28
\PWM1_FA01|LessThan0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA01|LessThan0~21_cout\ = CARRY((\PWM2_FA03|comp_int\(9) & (\ucr1|c_int\(9) & !\PWM1_FA01|LessThan0~19_cout\)) # (!\PWM2_FA03|comp_int\(9) & ((\ucr1|c_int\(9)) # (!\PWM1_FA01|LessThan0~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA03|comp_int\(9),
	datab => \ucr1|c_int\(9),
	datad => VCC,
	cin => \PWM1_FA01|LessThan0~19_cout\,
	cout => \PWM1_FA01|LessThan0~21_cout\);

-- Location: LCCOMB_X25_Y20_N30
\PWM1_FA01|LessThan0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA01|LessThan0~22_combout\ = (\PWM2_FA03|comp_int\(10) & ((!\ucr1|c_int\(10)) # (!\PWM1_FA01|LessThan0~21_cout\))) # (!\PWM2_FA03|comp_int\(10) & (!\PWM1_FA01|LessThan0~21_cout\ & !\ucr1|c_int\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA03|comp_int\(10),
	datad => \ucr1|c_int\(10),
	cin => \PWM1_FA01|LessThan0~21_cout\,
	combout => \PWM1_FA01|LessThan0~22_combout\);

-- Location: LCCOMB_X27_Y20_N4
\PWM1_FA01|LessThan0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA01|LessThan0~26_combout\ = ((\ucr1|c_int\(15)) # (!\PWM1_FA01|LessThan0~22_combout\)) # (!\PWM1_FA01|LessThan0~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FA01|LessThan0~24_combout\,
	datac => \ucr1|c_int\(15),
	datad => \PWM1_FA01|LessThan0~22_combout\,
	combout => \PWM1_FA01|LessThan0~26_combout\);

-- Location: LCCOMB_X28_Y22_N10
\comb~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb~0_combout\ = (\en_PWM~q\) # (!\SW[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datad => \en_PWM~q\,
	combout => \comb~0_combout\);

-- Location: FF_X27_Y20_N5
\PWM1_FA01|comp_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FA01|LessThan0~26_combout\,
	clrn => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FA01|comp_out~q\);

-- Location: LCCOMB_X28_Y24_N12
\PWM1_FA01|Add0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA01|Add0~19_combout\ = (\PWM1_FA01|comp_out~q\ & \PWM1_FA01|Add0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FA01|comp_out~q\,
	datad => \PWM1_FA01|Add0~2_combout\,
	combout => \PWM1_FA01|Add0~19_combout\);

-- Location: FF_X28_Y24_N13
\PWM1_FA01|var_Dead_Count1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FA01|Add0~19_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FA01|var_Dead_Count1\(1));

-- Location: LCCOMB_X28_Y24_N20
\PWM1_FA01|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA01|Add0~2_combout\ = (\PWM1_FA01|var_Dead_Count1\(1) & (!\PWM1_FA01|Add0~1\)) # (!\PWM1_FA01|var_Dead_Count1\(1) & ((\PWM1_FA01|Add0~1\) # (GND)))
-- \PWM1_FA01|Add0~3\ = CARRY((!\PWM1_FA01|Add0~1\) # (!\PWM1_FA01|var_Dead_Count1\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FA01|var_Dead_Count1\(1),
	datad => VCC,
	cin => \PWM1_FA01|Add0~1\,
	combout => \PWM1_FA01|Add0~2_combout\,
	cout => \PWM1_FA01|Add0~3\);

-- Location: LCCOMB_X28_Y24_N22
\PWM1_FA01|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA01|Add0~4_combout\ = (\PWM1_FA01|var_Dead_Count1\(2) & (\PWM1_FA01|Add0~3\ $ (GND))) # (!\PWM1_FA01|var_Dead_Count1\(2) & (!\PWM1_FA01|Add0~3\ & VCC))
-- \PWM1_FA01|Add0~5\ = CARRY((\PWM1_FA01|var_Dead_Count1\(2) & !\PWM1_FA01|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FA01|var_Dead_Count1\(2),
	datad => VCC,
	cin => \PWM1_FA01|Add0~3\,
	combout => \PWM1_FA01|Add0~4_combout\,
	cout => \PWM1_FA01|Add0~5\);

-- Location: LCCOMB_X27_Y24_N6
\PWM1_FA01|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA01|Add0~20_combout\ = (\PWM1_FA01|comp_out~q\ & \PWM1_FA01|Add0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FA01|comp_out~q\,
	datad => \PWM1_FA01|Add0~4_combout\,
	combout => \PWM1_FA01|Add0~20_combout\);

-- Location: FF_X27_Y24_N7
\PWM1_FA01|var_Dead_Count1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FA01|Add0~20_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FA01|var_Dead_Count1\(2));

-- Location: LCCOMB_X28_Y24_N18
\PWM1_FA01|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA01|Add0~0_combout\ = (\PWM1_FA01|LessThan1~1_combout\ & (\PWM1_FA01|var_Dead_Count1\(0) $ (VCC))) # (!\PWM1_FA01|LessThan1~1_combout\ & (\PWM1_FA01|var_Dead_Count1\(0) & VCC))
-- \PWM1_FA01|Add0~1\ = CARRY((\PWM1_FA01|LessThan1~1_combout\ & \PWM1_FA01|var_Dead_Count1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FA01|LessThan1~1_combout\,
	datab => \PWM1_FA01|var_Dead_Count1\(0),
	datad => VCC,
	combout => \PWM1_FA01|Add0~0_combout\,
	cout => \PWM1_FA01|Add0~1\);

-- Location: LCCOMB_X28_Y24_N14
\PWM1_FA01|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA01|Add0~18_combout\ = (\PWM1_FA01|comp_out~q\ & \PWM1_FA01|Add0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FA01|comp_out~q\,
	datad => \PWM1_FA01|Add0~0_combout\,
	combout => \PWM1_FA01|Add0~18_combout\);

-- Location: FF_X28_Y24_N15
\PWM1_FA01|var_Dead_Count1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FA01|Add0~18_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FA01|var_Dead_Count1\(0));

-- Location: LCCOMB_X28_Y24_N24
\PWM1_FA01|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA01|Add0~6_combout\ = (\PWM1_FA01|var_Dead_Count1\(3) & (!\PWM1_FA01|Add0~5\)) # (!\PWM1_FA01|var_Dead_Count1\(3) & ((\PWM1_FA01|Add0~5\) # (GND)))
-- \PWM1_FA01|Add0~7\ = CARRY((!\PWM1_FA01|Add0~5\) # (!\PWM1_FA01|var_Dead_Count1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FA01|var_Dead_Count1\(3),
	datad => VCC,
	cin => \PWM1_FA01|Add0~5\,
	combout => \PWM1_FA01|Add0~6_combout\,
	cout => \PWM1_FA01|Add0~7\);

-- Location: LCCOMB_X28_Y24_N8
\PWM1_FA01|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA01|Add0~8_combout\ = (\PWM1_FA01|comp_out~q\ & \PWM1_FA01|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FA01|comp_out~q\,
	datad => \PWM1_FA01|Add0~6_combout\,
	combout => \PWM1_FA01|Add0~8_combout\);

-- Location: FF_X28_Y24_N21
\PWM1_FA01|var_Dead_Count1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \PWM1_FA01|Add0~8_combout\,
	sload => VCC,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FA01|var_Dead_Count1\(3));

-- Location: LCCOMB_X27_Y24_N12
\PWM1_FA01|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA01|LessThan1~0_combout\ = (((!\PWM1_FA01|var_Dead_Count1\(0) & !\PWM1_FA01|var_Dead_Count1\(1))) # (!\PWM1_FA01|var_Dead_Count1\(3))) # (!\PWM1_FA01|var_Dead_Count1\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FA01|var_Dead_Count1\(2),
	datab => \PWM1_FA01|var_Dead_Count1\(0),
	datac => \PWM1_FA01|var_Dead_Count1\(3),
	datad => \PWM1_FA01|var_Dead_Count1\(1),
	combout => \PWM1_FA01|LessThan1~0_combout\);

-- Location: LCCOMB_X28_Y24_N26
\PWM1_FA01|Add0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA01|Add0~9_combout\ = (\PWM1_FA01|var_Dead_Count1\(4) & (\PWM1_FA01|Add0~7\ $ (GND))) # (!\PWM1_FA01|var_Dead_Count1\(4) & (!\PWM1_FA01|Add0~7\ & VCC))
-- \PWM1_FA01|Add0~10\ = CARRY((\PWM1_FA01|var_Dead_Count1\(4) & !\PWM1_FA01|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FA01|var_Dead_Count1\(4),
	datad => VCC,
	cin => \PWM1_FA01|Add0~7\,
	combout => \PWM1_FA01|Add0~9_combout\,
	cout => \PWM1_FA01|Add0~10\);

-- Location: LCCOMB_X29_Y23_N24
\PWM1_FA01|Add0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA01|Add0~17_combout\ = (\PWM1_FA01|comp_out~q\ & \PWM1_FA01|Add0~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FA01|comp_out~q\,
	datad => \PWM1_FA01|Add0~9_combout\,
	combout => \PWM1_FA01|Add0~17_combout\);

-- Location: FF_X28_Y24_N3
\PWM1_FA01|var_Dead_Count1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \PWM1_FA01|Add0~17_combout\,
	sload => VCC,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FA01|var_Dead_Count1\(4));

-- Location: LCCOMB_X28_Y24_N28
\PWM1_FA01|Add0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA01|Add0~11_combout\ = (\PWM1_FA01|var_Dead_Count1\(5) & (!\PWM1_FA01|Add0~10\)) # (!\PWM1_FA01|var_Dead_Count1\(5) & ((\PWM1_FA01|Add0~10\) # (GND)))
-- \PWM1_FA01|Add0~12\ = CARRY((!\PWM1_FA01|Add0~10\) # (!\PWM1_FA01|var_Dead_Count1\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FA01|var_Dead_Count1\(5),
	datad => VCC,
	cin => \PWM1_FA01|Add0~10\,
	combout => \PWM1_FA01|Add0~11_combout\,
	cout => \PWM1_FA01|Add0~12\);

-- Location: LCCOMB_X28_Y24_N0
\PWM1_FA01|Add0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA01|Add0~13_combout\ = (\PWM1_FA01|comp_out~q\ & \PWM1_FA01|Add0~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FA01|comp_out~q\,
	datad => \PWM1_FA01|Add0~11_combout\,
	combout => \PWM1_FA01|Add0~13_combout\);

-- Location: FF_X29_Y24_N9
\PWM1_FA01|var_Dead_Count1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \PWM1_FA01|Add0~13_combout\,
	sload => VCC,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FA01|var_Dead_Count1\(5));

-- Location: LCCOMB_X28_Y24_N30
\PWM1_FA01|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA01|Add0~14_combout\ = \PWM1_FA01|var_Dead_Count1\(6) $ (!\PWM1_FA01|Add0~12\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FA01|var_Dead_Count1\(6),
	cin => \PWM1_FA01|Add0~12\,
	combout => \PWM1_FA01|Add0~14_combout\);

-- Location: LCCOMB_X28_Y24_N2
\PWM1_FA01|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA01|Add0~16_combout\ = (\PWM1_FA01|Add0~14_combout\ & \PWM1_FA01|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FA01|Add0~14_combout\,
	datab => \PWM1_FA01|comp_out~q\,
	combout => \PWM1_FA01|Add0~16_combout\);

-- Location: FF_X28_Y24_N9
\PWM1_FA01|var_Dead_Count1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \PWM1_FA01|Add0~16_combout\,
	sload => VCC,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FA01|var_Dead_Count1\(6));

-- Location: LCCOMB_X28_Y24_N6
\PWM1_FA01|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA01|LessThan1~1_combout\ = (!\PWM1_FA01|var_Dead_Count1\(6) & (((\PWM1_FA01|LessThan1~0_combout\ & !\PWM1_FA01|var_Dead_Count1\(4))) # (!\PWM1_FA01|var_Dead_Count1\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FA01|LessThan1~0_combout\,
	datab => \PWM1_FA01|var_Dead_Count1\(6),
	datac => \PWM1_FA01|var_Dead_Count1\(5),
	datad => \PWM1_FA01|var_Dead_Count1\(4),
	combout => \PWM1_FA01|LessThan1~1_combout\);

-- Location: LCCOMB_X27_Y24_N14
\PWM1_FA01|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA01|Equal0~0_combout\ = (!\PWM1_FA01|Add0~2_combout\ & (\PWM1_FA01|Add0~0_combout\ & (\PWM1_FA01|comp_out~q\ & \PWM1_FA01|Add0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FA01|Add0~2_combout\,
	datab => \PWM1_FA01|Add0~0_combout\,
	datac => \PWM1_FA01|comp_out~q\,
	datad => \PWM1_FA01|Add0~4_combout\,
	combout => \PWM1_FA01|Equal0~0_combout\);

-- Location: LCCOMB_X28_Y24_N10
\PWM1_FA01|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA01|Equal0~1_combout\ = (!\PWM1_FA01|Add0~16_combout\ & (\PWM1_FA01|Add0~8_combout\ & (!\PWM1_FA01|Add0~17_combout\ & \PWM1_FA01|Add0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FA01|Add0~16_combout\,
	datab => \PWM1_FA01|Add0~8_combout\,
	datac => \PWM1_FA01|Add0~17_combout\,
	datad => \PWM1_FA01|Add0~13_combout\,
	combout => \PWM1_FA01|Equal0~1_combout\);

-- Location: LCCOMB_X28_Y24_N4
\PWM1_FA01|port_PWM01~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA01|port_PWM01~0_combout\ = (\PWM1_FA01|Equal0~0_combout\ & ((\PWM1_FA01|Equal0~1_combout\) # ((\PWM1_FA01|comp_out~q\ & \PWM1_FA01|port_PWM01~q\)))) # (!\PWM1_FA01|Equal0~0_combout\ & (\PWM1_FA01|comp_out~q\ & (\PWM1_FA01|port_PWM01~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FA01|Equal0~0_combout\,
	datab => \PWM1_FA01|comp_out~q\,
	datac => \PWM1_FA01|port_PWM01~q\,
	datad => \PWM1_FA01|Equal0~1_combout\,
	combout => \PWM1_FA01|port_PWM01~0_combout\);

-- Location: FF_X28_Y24_N5
\PWM1_FA01|port_PWM01\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FA01|port_PWM01~0_combout\,
	clrn => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FA01|port_PWM01~q\);

-- Location: LCCOMB_X29_Y21_N0
\ucr6|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr6|Add2~0_combout\ = \ucr6|c_int\(0) $ (GND)
-- \ucr6|Add2~1\ = CARRY(!\ucr6|c_int\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ucr6|c_int\(0),
	datad => VCC,
	combout => \ucr6|Add2~0_combout\,
	cout => \ucr6|Add2~1\);

-- Location: LCCOMB_X29_Y22_N0
\ucr6|c_int[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr6|c_int[0]~8_combout\ = !\ucr6|Add2~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ucr6|Add2~0_combout\,
	combout => \ucr6|c_int[0]~8_combout\);

-- Location: FF_X29_Y22_N1
\ucr6|c_int[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr6|c_int[0]~8_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr6|c_int\(0));

-- Location: LCCOMB_X29_Y24_N0
\ucr3|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr3|Add1~0_combout\ = (\ucr3|c_int\(1) & (\ucr6|c_int\(0) $ (GND))) # (!\ucr3|c_int\(1) & (!\ucr6|c_int\(0) & VCC))
-- \ucr3|Add1~1\ = CARRY((\ucr3|c_int\(1) & !\ucr6|c_int\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr3|c_int\(1),
	datab => \ucr6|c_int\(0),
	datad => VCC,
	combout => \ucr3|Add1~0_combout\,
	cout => \ucr3|Add1~1\);

-- Location: LCCOMB_X31_Y24_N0
\ucr3|Add2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr3|Add2~1_cout\ = CARRY(!\ucr6|c_int\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ucr6|c_int\(0),
	datad => VCC,
	cout => \ucr3|Add2~1_cout\);

-- Location: LCCOMB_X31_Y24_N2
\ucr3|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr3|Add2~2_combout\ = (\ucr3|c_int\(1) & (\ucr3|Add2~1_cout\ & VCC)) # (!\ucr3|c_int\(1) & (!\ucr3|Add2~1_cout\))
-- \ucr3|Add2~3\ = CARRY((!\ucr3|c_int\(1) & !\ucr3|Add2~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr3|c_int\(1),
	datad => VCC,
	cin => \ucr3|Add2~1_cout\,
	combout => \ucr3|Add2~2_combout\,
	cout => \ucr3|Add2~3\);

-- Location: LCCOMB_X30_Y25_N10
\ucr3|Add2~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr3|Add2~31_combout\ = (\ucr3|c_int[1]~8_combout\ & (\ucr3|Add1~0_combout\)) # (!\ucr3|c_int[1]~8_combout\ & ((\ucr3|Add2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr3|c_int[1]~8_combout\,
	datac => \ucr3|Add1~0_combout\,
	datad => \ucr3|Add2~2_combout\,
	combout => \ucr3|Add2~31_combout\);

-- Location: FF_X30_Y25_N11
\ucr3|c_int[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr3|Add2~31_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr3|c_int\(1));

-- Location: LCCOMB_X29_Y24_N2
\ucr3|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr3|Add1~2_combout\ = (\ucr3|c_int\(2) & ((\ucr3|Add1~1\) # (GND))) # (!\ucr3|c_int\(2) & (!\ucr3|Add1~1\))
-- \ucr3|Add1~3\ = CARRY((\ucr3|c_int\(2)) # (!\ucr3|Add1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr3|c_int\(2),
	datad => VCC,
	cin => \ucr3|Add1~1\,
	combout => \ucr3|Add1~2_combout\,
	cout => \ucr3|Add1~3\);

-- Location: LCCOMB_X31_Y24_N4
\ucr3|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr3|Add2~4_combout\ = (\ucr3|c_int\(2) & (\ucr3|Add2~3\ $ (GND))) # (!\ucr3|c_int\(2) & ((GND) # (!\ucr3|Add2~3\)))
-- \ucr3|Add2~5\ = CARRY((!\ucr3|Add2~3\) # (!\ucr3|c_int\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ucr3|c_int\(2),
	datad => VCC,
	cin => \ucr3|Add2~3\,
	combout => \ucr3|Add2~4_combout\,
	cout => \ucr3|Add2~5\);

-- Location: LCCOMB_X29_Y24_N30
\ucr3|Add2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr3|Add2~30_combout\ = (\ucr3|c_int[1]~8_combout\ & (!\ucr3|Add1~2_combout\)) # (!\ucr3|c_int[1]~8_combout\ & ((!\ucr3|Add2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ucr3|Add1~2_combout\,
	datac => \ucr3|c_int[1]~8_combout\,
	datad => \ucr3|Add2~4_combout\,
	combout => \ucr3|Add2~30_combout\);

-- Location: FF_X29_Y24_N31
\ucr3|c_int[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr3|Add2~30_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr3|c_int\(2));

-- Location: LCCOMB_X29_Y24_N4
\ucr3|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr3|Add1~4_combout\ = (\ucr3|c_int\(3) & (!\ucr3|Add1~3\ & VCC)) # (!\ucr3|c_int\(3) & (\ucr3|Add1~3\ $ (GND)))
-- \ucr3|Add1~5\ = CARRY((!\ucr3|c_int\(3) & !\ucr3|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr3|c_int\(3),
	datad => VCC,
	cin => \ucr3|Add1~3\,
	combout => \ucr3|Add1~4_combout\,
	cout => \ucr3|Add1~5\);

-- Location: LCCOMB_X31_Y24_N6
\ucr3|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr3|Add2~6_combout\ = (\ucr3|c_int\(3) & (!\ucr3|Add2~5\)) # (!\ucr3|c_int\(3) & (\ucr3|Add2~5\ & VCC))
-- \ucr3|Add2~7\ = CARRY((\ucr3|c_int\(3) & !\ucr3|Add2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr3|c_int\(3),
	datad => VCC,
	cin => \ucr3|Add2~5\,
	combout => \ucr3|Add2~6_combout\,
	cout => \ucr3|Add2~7\);

-- Location: LCCOMB_X30_Y24_N20
\ucr3|Add2~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr3|Add2~29_combout\ = (\ucr3|c_int[1]~8_combout\ & (!\ucr3|Add1~4_combout\)) # (!\ucr3|c_int[1]~8_combout\ & ((!\ucr3|Add2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ucr3|Add1~4_combout\,
	datac => \ucr3|c_int[1]~8_combout\,
	datad => \ucr3|Add2~6_combout\,
	combout => \ucr3|Add2~29_combout\);

-- Location: FF_X30_Y24_N21
\ucr3|c_int[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr3|Add2~29_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr3|c_int\(3));

-- Location: LCCOMB_X29_Y24_N6
\ucr3|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr3|Add1~6_combout\ = (\ucr3|c_int\(4) & ((\ucr3|Add1~5\) # (GND))) # (!\ucr3|c_int\(4) & (!\ucr3|Add1~5\))
-- \ucr3|Add1~7\ = CARRY((\ucr3|c_int\(4)) # (!\ucr3|Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ucr3|c_int\(4),
	datad => VCC,
	cin => \ucr3|Add1~5\,
	combout => \ucr3|Add1~6_combout\,
	cout => \ucr3|Add1~7\);

-- Location: LCCOMB_X31_Y24_N8
\ucr3|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr3|Add2~8_combout\ = (\ucr3|c_int\(4) & (\ucr3|Add2~7\ $ (GND))) # (!\ucr3|c_int\(4) & ((GND) # (!\ucr3|Add2~7\)))
-- \ucr3|Add2~9\ = CARRY((!\ucr3|Add2~7\) # (!\ucr3|c_int\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ucr3|c_int\(4),
	datad => VCC,
	cin => \ucr3|Add2~7\,
	combout => \ucr3|Add2~8_combout\,
	cout => \ucr3|Add2~9\);

-- Location: LCCOMB_X30_Y24_N18
\ucr3|Add2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr3|Add2~28_combout\ = (\ucr3|c_int[1]~8_combout\ & (!\ucr3|Add1~6_combout\)) # (!\ucr3|c_int[1]~8_combout\ & ((!\ucr3|Add2~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011100100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr3|c_int[1]~8_combout\,
	datab => \ucr3|Add1~6_combout\,
	datac => \ucr3|Add2~8_combout\,
	combout => \ucr3|Add2~28_combout\);

-- Location: FF_X30_Y24_N19
\ucr3|c_int[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr3|Add2~28_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr3|c_int\(4));

-- Location: LCCOMB_X31_Y24_N10
\ucr3|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr3|Add2~10_combout\ = (\ucr3|c_int\(5) & (!\ucr3|Add2~9\)) # (!\ucr3|c_int\(5) & (\ucr3|Add2~9\ & VCC))
-- \ucr3|Add2~11\ = CARRY((\ucr3|c_int\(5) & !\ucr3|Add2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ucr3|c_int\(5),
	datad => VCC,
	cin => \ucr3|Add2~9\,
	combout => \ucr3|Add2~10_combout\,
	cout => \ucr3|Add2~11\);

-- Location: LCCOMB_X29_Y24_N8
\ucr3|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr3|Add1~8_combout\ = (\ucr3|c_int\(5) & (!\ucr3|Add1~7\ & VCC)) # (!\ucr3|c_int\(5) & (\ucr3|Add1~7\ $ (GND)))
-- \ucr3|Add1~9\ = CARRY((!\ucr3|c_int\(5) & !\ucr3|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr3|c_int\(5),
	datad => VCC,
	cin => \ucr3|Add1~7\,
	combout => \ucr3|Add1~8_combout\,
	cout => \ucr3|Add1~9\);

-- Location: LCCOMB_X30_Y24_N4
\ucr3|Add2~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr3|Add2~27_combout\ = (\ucr3|c_int[1]~8_combout\ & ((!\ucr3|Add1~8_combout\))) # (!\ucr3|c_int[1]~8_combout\ & (!\ucr3|Add2~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr3|c_int[1]~8_combout\,
	datac => \ucr3|Add2~10_combout\,
	datad => \ucr3|Add1~8_combout\,
	combout => \ucr3|Add2~27_combout\);

-- Location: FF_X30_Y24_N5
\ucr3|c_int[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr3|Add2~27_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr3|c_int\(5));

-- Location: LCCOMB_X29_Y24_N10
\ucr3|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr3|Add1~10_combout\ = (\ucr3|c_int\(6) & (!\ucr3|Add1~9\)) # (!\ucr3|c_int\(6) & ((\ucr3|Add1~9\) # (GND)))
-- \ucr3|Add1~11\ = CARRY((!\ucr3|Add1~9\) # (!\ucr3|c_int\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr3|c_int\(6),
	datad => VCC,
	cin => \ucr3|Add1~9\,
	combout => \ucr3|Add1~10_combout\,
	cout => \ucr3|Add1~11\);

-- Location: LCCOMB_X31_Y24_N12
\ucr3|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr3|Add2~12_combout\ = (\ucr3|c_int\(6) & ((GND) # (!\ucr3|Add2~11\))) # (!\ucr3|c_int\(6) & (\ucr3|Add2~11\ $ (GND)))
-- \ucr3|Add2~13\ = CARRY((\ucr3|c_int\(6)) # (!\ucr3|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ucr3|c_int\(6),
	datad => VCC,
	cin => \ucr3|Add2~11\,
	combout => \ucr3|Add2~12_combout\,
	cout => \ucr3|Add2~13\);

-- Location: LCCOMB_X30_Y25_N24
\ucr3|Add2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr3|Add2~26_combout\ = (\ucr3|c_int[1]~8_combout\ & (\ucr3|Add1~10_combout\)) # (!\ucr3|c_int[1]~8_combout\ & ((\ucr3|Add2~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr3|Add1~10_combout\,
	datac => \ucr3|c_int[1]~8_combout\,
	datad => \ucr3|Add2~12_combout\,
	combout => \ucr3|Add2~26_combout\);

-- Location: FF_X30_Y25_N25
\ucr3|c_int[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr3|Add2~26_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr3|c_int\(6));

-- Location: LCCOMB_X31_Y24_N14
\ucr3|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr3|Add2~14_combout\ = (\ucr3|c_int\(7) & (!\ucr3|Add2~13\)) # (!\ucr3|c_int\(7) & (\ucr3|Add2~13\ & VCC))
-- \ucr3|Add2~15\ = CARRY((\ucr3|c_int\(7) & !\ucr3|Add2~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr3|c_int\(7),
	datad => VCC,
	cin => \ucr3|Add2~13\,
	combout => \ucr3|Add2~14_combout\,
	cout => \ucr3|Add2~15\);

-- Location: LCCOMB_X29_Y24_N12
\ucr3|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr3|Add1~12_combout\ = (\ucr3|c_int\(7) & (!\ucr3|Add1~11\ & VCC)) # (!\ucr3|c_int\(7) & (\ucr3|Add1~11\ $ (GND)))
-- \ucr3|Add1~13\ = CARRY((!\ucr3|c_int\(7) & !\ucr3|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr3|c_int\(7),
	datad => VCC,
	cin => \ucr3|Add1~11\,
	combout => \ucr3|Add1~12_combout\,
	cout => \ucr3|Add1~13\);

-- Location: LCCOMB_X30_Y24_N6
\ucr3|Add2~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr3|Add2~25_combout\ = (\ucr3|c_int[1]~8_combout\ & ((!\ucr3|Add1~12_combout\))) # (!\ucr3|c_int[1]~8_combout\ & (!\ucr3|Add2~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr3|c_int[1]~8_combout\,
	datac => \ucr3|Add2~14_combout\,
	datad => \ucr3|Add1~12_combout\,
	combout => \ucr3|Add2~25_combout\);

-- Location: FF_X30_Y24_N7
\ucr3|c_int[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr3|Add2~25_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr3|c_int\(7));

-- Location: LCCOMB_X29_Y24_N14
\ucr3|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr3|Add1~14_combout\ = (\ucr3|c_int\(8) & ((\ucr3|Add1~13\) # (GND))) # (!\ucr3|c_int\(8) & (!\ucr3|Add1~13\))
-- \ucr3|Add1~15\ = CARRY((\ucr3|c_int\(8)) # (!\ucr3|Add1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr3|c_int\(8),
	datad => VCC,
	cin => \ucr3|Add1~13\,
	combout => \ucr3|Add1~14_combout\,
	cout => \ucr3|Add1~15\);

-- Location: LCCOMB_X31_Y24_N16
\ucr3|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr3|Add2~16_combout\ = (\ucr3|c_int\(8) & (\ucr3|Add2~15\ $ (GND))) # (!\ucr3|c_int\(8) & ((GND) # (!\ucr3|Add2~15\)))
-- \ucr3|Add2~17\ = CARRY((!\ucr3|Add2~15\) # (!\ucr3|c_int\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ucr3|c_int\(8),
	datad => VCC,
	cin => \ucr3|Add2~15\,
	combout => \ucr3|Add2~16_combout\,
	cout => \ucr3|Add2~17\);

-- Location: LCCOMB_X28_Y24_N16
\ucr3|Add2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr3|Add2~24_combout\ = (\ucr3|c_int[1]~8_combout\ & (!\ucr3|Add1~14_combout\)) # (!\ucr3|c_int[1]~8_combout\ & ((!\ucr3|Add2~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ucr3|Add1~14_combout\,
	datac => \ucr3|c_int[1]~8_combout\,
	datad => \ucr3|Add2~16_combout\,
	combout => \ucr3|Add2~24_combout\);

-- Location: FF_X29_Y24_N11
\ucr3|c_int[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ucr3|Add2~24_combout\,
	clrn => \rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr3|c_int\(8));

-- Location: LCCOMB_X30_Y25_N26
\ucr3|c_int[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr3|c_int[1]~6_combout\ = (((!\ucr3|c_int\(5)) # (!\ucr3|c_int\(3))) # (!\ucr3|c_int\(4))) # (!\ucr3|c_int\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr3|c_int\(8),
	datab => \ucr3|c_int\(4),
	datac => \ucr3|c_int\(3),
	datad => \ucr3|c_int\(5),
	combout => \ucr3|c_int[1]~6_combout\);

-- Location: LCCOMB_X30_Y25_N12
\ucr3|c_int[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr3|c_int[1]~7_combout\ = (((\ucr3|c_int[1]~6_combout\) # (\ucr3|c_int\(1))) # (!\ucr3|c_int\(2))) # (!\ucr6|c_int\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr6|c_int\(0),
	datab => \ucr3|c_int\(2),
	datac => \ucr3|c_int[1]~6_combout\,
	datad => \ucr3|c_int\(1),
	combout => \ucr3|c_int[1]~7_combout\);

-- Location: LCCOMB_X29_Y24_N16
\ucr3|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr3|Add1~16_combout\ = (\ucr3|c_int\(9) & (\ucr3|Add1~15\ $ (GND))) # (!\ucr3|c_int\(9) & (!\ucr3|Add1~15\ & VCC))
-- \ucr3|Add1~17\ = CARRY((\ucr3|c_int\(9) & !\ucr3|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ucr3|c_int\(9),
	datad => VCC,
	cin => \ucr3|Add1~15\,
	combout => \ucr3|Add1~16_combout\,
	cout => \ucr3|Add1~17\);

-- Location: LCCOMB_X31_Y24_N18
\ucr3|Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr3|Add2~18_combout\ = (\ucr3|c_int\(9) & (\ucr3|Add2~17\ & VCC)) # (!\ucr3|c_int\(9) & (!\ucr3|Add2~17\))
-- \ucr3|Add2~19\ = CARRY((!\ucr3|c_int\(9) & !\ucr3|Add2~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr3|c_int\(9),
	datad => VCC,
	cin => \ucr3|Add2~17\,
	combout => \ucr3|Add2~18_combout\,
	cout => \ucr3|Add2~19\);

-- Location: LCCOMB_X30_Y24_N12
\ucr3|Add2~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr3|Add2~23_combout\ = (\ucr3|c_int[1]~8_combout\ & (\ucr3|Add1~16_combout\)) # (!\ucr3|c_int[1]~8_combout\ & ((\ucr3|Add2~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr3|Add1~16_combout\,
	datac => \ucr3|c_int[1]~8_combout\,
	datad => \ucr3|Add2~18_combout\,
	combout => \ucr3|Add2~23_combout\);

-- Location: FF_X30_Y24_N13
\ucr3|c_int[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr3|Add2~23_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr3|c_int\(9));

-- Location: LCCOMB_X30_Y25_N16
\ucr3|c_int[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr3|c_int[1]~5_combout\ = (\ucr3|c_int\(9)) # ((\ucr3|c_int\(6)) # ((\ucr3|c_int\(10)) # (!\ucr3|c_int\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr3|c_int\(9),
	datab => \ucr3|c_int\(6),
	datac => \ucr3|c_int\(7),
	datad => \ucr3|c_int\(10),
	combout => \ucr3|c_int[1]~5_combout\);

-- Location: FF_X30_Y25_N31
\ucr3|dir_int\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr3|c_int[1]~8_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr3|dir_int~q\);

-- Location: LCCOMB_X29_Y24_N18
\ucr3|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr3|Add1~18_combout\ = (\ucr3|c_int\(10) & (!\ucr3|Add1~17\)) # (!\ucr3|c_int\(10) & ((\ucr3|Add1~17\) # (GND)))
-- \ucr3|Add1~19\ = CARRY((!\ucr3|Add1~17\) # (!\ucr3|c_int\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ucr3|c_int\(10),
	datad => VCC,
	cin => \ucr3|Add1~17\,
	combout => \ucr3|Add1~18_combout\,
	cout => \ucr3|Add1~19\);

-- Location: LCCOMB_X29_Y24_N20
\ucr3|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr3|Add1~20_combout\ = (\ucr3|c_int\(11) & (\ucr3|Add1~19\ $ (GND))) # (!\ucr3|c_int\(11) & (!\ucr3|Add1~19\ & VCC))
-- \ucr3|Add1~21\ = CARRY((\ucr3|c_int\(11) & !\ucr3|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ucr3|c_int\(11),
	datad => VCC,
	cin => \ucr3|Add1~19\,
	combout => \ucr3|Add1~20_combout\,
	cout => \ucr3|Add1~21\);

-- Location: LCCOMB_X31_Y24_N20
\ucr3|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr3|Add2~20_combout\ = (\ucr3|c_int\(10) & ((GND) # (!\ucr3|Add2~19\))) # (!\ucr3|c_int\(10) & (\ucr3|Add2~19\ $ (GND)))
-- \ucr3|Add2~21\ = CARRY((\ucr3|c_int\(10)) # (!\ucr3|Add2~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr3|c_int\(10),
	datad => VCC,
	cin => \ucr3|Add2~19\,
	combout => \ucr3|Add2~20_combout\,
	cout => \ucr3|Add2~21\);

-- Location: LCCOMB_X31_Y24_N22
\ucr3|Add2~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr3|Add2~32_combout\ = (\ucr3|c_int\(11) & (\ucr3|Add2~21\ & VCC)) # (!\ucr3|c_int\(11) & (!\ucr3|Add2~21\))
-- \ucr3|Add2~33\ = CARRY((!\ucr3|c_int\(11) & !\ucr3|Add2~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr3|c_int\(11),
	datad => VCC,
	cin => \ucr3|Add2~21\,
	combout => \ucr3|Add2~32_combout\,
	cout => \ucr3|Add2~33\);

-- Location: LCCOMB_X30_Y24_N16
\ucr3|Add2~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr3|Add2~46_combout\ = (\ucr3|c_int[1]~8_combout\ & (\ucr3|Add1~20_combout\)) # (!\ucr3|c_int[1]~8_combout\ & ((\ucr3|Add2~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ucr3|Add1~20_combout\,
	datac => \ucr3|c_int[1]~8_combout\,
	datad => \ucr3|Add2~32_combout\,
	combout => \ucr3|Add2~46_combout\);

-- Location: FF_X30_Y24_N17
\ucr3|c_int[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr3|Add2~46_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr3|c_int\(11));

-- Location: LCCOMB_X29_Y24_N22
\ucr3|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr3|Add1~22_combout\ = (\ucr3|c_int\(12) & (!\ucr3|Add1~21\)) # (!\ucr3|c_int\(12) & ((\ucr3|Add1~21\) # (GND)))
-- \ucr3|Add1~23\ = CARRY((!\ucr3|Add1~21\) # (!\ucr3|c_int\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ucr3|c_int\(12),
	datad => VCC,
	cin => \ucr3|Add1~21\,
	combout => \ucr3|Add1~22_combout\,
	cout => \ucr3|Add1~23\);

-- Location: LCCOMB_X31_Y24_N24
\ucr3|Add2~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr3|Add2~34_combout\ = (\ucr3|c_int\(12) & ((GND) # (!\ucr3|Add2~33\))) # (!\ucr3|c_int\(12) & (\ucr3|Add2~33\ $ (GND)))
-- \ucr3|Add2~35\ = CARRY((\ucr3|c_int\(12)) # (!\ucr3|Add2~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ucr3|c_int\(12),
	datad => VCC,
	cin => \ucr3|Add2~33\,
	combout => \ucr3|Add2~34_combout\,
	cout => \ucr3|Add2~35\);

-- Location: LCCOMB_X30_Y24_N24
\ucr3|Add2~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr3|Add2~45_combout\ = (\ucr3|c_int[1]~8_combout\ & (\ucr3|Add1~22_combout\)) # (!\ucr3|c_int[1]~8_combout\ & ((\ucr3|Add2~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ucr3|Add1~22_combout\,
	datac => \ucr3|c_int[1]~8_combout\,
	datad => \ucr3|Add2~34_combout\,
	combout => \ucr3|Add2~45_combout\);

-- Location: FF_X30_Y24_N25
\ucr3|c_int[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr3|Add2~45_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr3|c_int\(12));

-- Location: LCCOMB_X31_Y24_N26
\ucr3|Add2~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr3|Add2~36_combout\ = (\ucr3|c_int\(13) & (\ucr3|Add2~35\ & VCC)) # (!\ucr3|c_int\(13) & (!\ucr3|Add2~35\))
-- \ucr3|Add2~37\ = CARRY((!\ucr3|c_int\(13) & !\ucr3|Add2~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr3|c_int\(13),
	datad => VCC,
	cin => \ucr3|Add2~35\,
	combout => \ucr3|Add2~36_combout\,
	cout => \ucr3|Add2~37\);

-- Location: LCCOMB_X29_Y24_N24
\ucr3|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr3|Add1~24_combout\ = (\ucr3|c_int\(13) & (\ucr3|Add1~23\ $ (GND))) # (!\ucr3|c_int\(13) & (!\ucr3|Add1~23\ & VCC))
-- \ucr3|Add1~25\ = CARRY((\ucr3|c_int\(13) & !\ucr3|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ucr3|c_int\(13),
	datad => VCC,
	cin => \ucr3|Add1~23\,
	combout => \ucr3|Add1~24_combout\,
	cout => \ucr3|Add1~25\);

-- Location: LCCOMB_X30_Y24_N14
\ucr3|Add2~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr3|Add2~44_combout\ = (\ucr3|c_int[1]~8_combout\ & ((\ucr3|Add1~24_combout\))) # (!\ucr3|c_int[1]~8_combout\ & (\ucr3|Add2~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr3|Add2~36_combout\,
	datab => \ucr3|Add1~24_combout\,
	datac => \ucr3|c_int[1]~8_combout\,
	combout => \ucr3|Add2~44_combout\);

-- Location: FF_X30_Y24_N15
\ucr3|c_int[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr3|Add2~44_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr3|c_int\(13));

-- Location: LCCOMB_X29_Y24_N26
\ucr3|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr3|Add1~26_combout\ = (\ucr3|c_int\(14) & (!\ucr3|Add1~25\)) # (!\ucr3|c_int\(14) & ((\ucr3|Add1~25\) # (GND)))
-- \ucr3|Add1~27\ = CARRY((!\ucr3|Add1~25\) # (!\ucr3|c_int\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ucr3|c_int\(14),
	datad => VCC,
	cin => \ucr3|Add1~25\,
	combout => \ucr3|Add1~26_combout\,
	cout => \ucr3|Add1~27\);

-- Location: LCCOMB_X31_Y24_N28
\ucr3|Add2~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr3|Add2~38_combout\ = (\ucr3|c_int\(14) & ((GND) # (!\ucr3|Add2~37\))) # (!\ucr3|c_int\(14) & (\ucr3|Add2~37\ $ (GND)))
-- \ucr3|Add2~39\ = CARRY((\ucr3|c_int\(14)) # (!\ucr3|Add2~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ucr3|c_int\(14),
	datad => VCC,
	cin => \ucr3|Add2~37\,
	combout => \ucr3|Add2~38_combout\,
	cout => \ucr3|Add2~39\);

-- Location: LCCOMB_X30_Y24_N28
\ucr3|Add2~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr3|Add2~43_combout\ = (\ucr3|c_int[1]~8_combout\ & (\ucr3|Add1~26_combout\)) # (!\ucr3|c_int[1]~8_combout\ & ((\ucr3|Add2~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr3|Add1~26_combout\,
	datac => \ucr3|c_int[1]~8_combout\,
	datad => \ucr3|Add2~38_combout\,
	combout => \ucr3|Add2~43_combout\);

-- Location: FF_X30_Y24_N29
\ucr3|c_int[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr3|Add2~43_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr3|c_int\(14));

-- Location: LCCOMB_X31_Y24_N30
\ucr3|Add2~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr3|Add2~40_combout\ = \ucr3|c_int\(15) $ (!\ucr3|Add2~39\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr3|c_int\(15),
	cin => \ucr3|Add2~39\,
	combout => \ucr3|Add2~40_combout\);

-- Location: LCCOMB_X29_Y24_N28
\ucr3|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr3|Add1~28_combout\ = \ucr3|Add1~27\ $ (!\ucr3|c_int\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \ucr3|c_int\(15),
	cin => \ucr3|Add1~27\,
	combout => \ucr3|Add1~28_combout\);

-- Location: LCCOMB_X30_Y24_N26
\ucr3|Add2~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr3|Add2~42_combout\ = (\ucr3|c_int[1]~8_combout\ & ((\ucr3|Add1~28_combout\))) # (!\ucr3|c_int[1]~8_combout\ & (\ucr3|Add2~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr3|c_int[1]~8_combout\,
	datac => \ucr3|Add2~40_combout\,
	datad => \ucr3|Add1~28_combout\,
	combout => \ucr3|Add2~42_combout\);

-- Location: FF_X30_Y24_N27
\ucr3|c_int[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr3|Add2~42_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr3|c_int\(15));

-- Location: LCCOMB_X30_Y24_N30
\PWM1_FC02|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC02|LessThan0~0_combout\ = (!\ucr3|c_int\(15) & (!\ucr3|c_int\(14) & (!\ucr3|c_int\(13) & !\ucr3|c_int\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr3|c_int\(15),
	datab => \ucr3|c_int\(14),
	datac => \ucr3|c_int\(13),
	datad => \ucr3|c_int\(12),
	combout => \PWM1_FC02|LessThan0~0_combout\);

-- Location: LCCOMB_X30_Y24_N10
\ucr3|c_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr3|c_int[1]~0_combout\ = (\ucr3|c_int\(11)) # (((\ucr3|c_int\(10) & \ucr3|c_int\(9))) # (!\PWM1_FC02|LessThan0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr3|c_int\(10),
	datab => \ucr3|c_int\(11),
	datac => \PWM1_FC02|LessThan0~0_combout\,
	datad => \ucr3|c_int\(9),
	combout => \ucr3|c_int[1]~0_combout\);

-- Location: LCCOMB_X30_Y25_N22
\ucr3|c_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr3|c_int[1]~2_combout\ = (\ucr3|c_int\(7) & !\ucr3|c_int\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ucr3|c_int\(7),
	datad => \ucr3|c_int\(6),
	combout => \ucr3|c_int[1]~2_combout\);

-- Location: LCCOMB_X30_Y25_N28
\ucr3|c_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr3|c_int[1]~1_combout\ = ((!\ucr6|c_int\(0) & (!\ucr3|c_int\(2) & \ucr3|c_int\(1)))) # (!\ucr3|c_int\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr6|c_int\(0),
	datab => \ucr3|c_int\(2),
	datac => \ucr3|c_int\(3),
	datad => \ucr3|c_int\(1),
	combout => \ucr3|c_int[1]~1_combout\);

-- Location: LCCOMB_X30_Y25_N20
\ucr3|c_int[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr3|c_int[1]~3_combout\ = ((\ucr3|c_int[1]~1_combout\ & (!\ucr3|c_int\(4) & !\ucr3|c_int\(5)))) # (!\ucr3|c_int[1]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr3|c_int[1]~2_combout\,
	datab => \ucr3|c_int[1]~1_combout\,
	datac => \ucr3|c_int\(4),
	datad => \ucr3|c_int\(5),
	combout => \ucr3|c_int[1]~3_combout\);

-- Location: LCCOMB_X30_Y25_N18
\ucr3|c_int[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr3|c_int[1]~4_combout\ = (\ucr3|c_int[1]~0_combout\) # ((\ucr3|c_int\(10) & (!\ucr3|c_int\(8) & \ucr3|c_int[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr3|c_int\(10),
	datab => \ucr3|c_int[1]~0_combout\,
	datac => \ucr3|c_int\(8),
	datad => \ucr3|c_int[1]~3_combout\,
	combout => \ucr3|c_int[1]~4_combout\);

-- Location: LCCOMB_X30_Y25_N30
\ucr3|c_int[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr3|c_int[1]~8_combout\ = (!\ucr3|c_int[1]~4_combout\ & ((\ucr3|dir_int~q\) # ((!\ucr3|c_int[1]~7_combout\ & !\ucr3|c_int[1]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr3|c_int[1]~7_combout\,
	datab => \ucr3|c_int[1]~5_combout\,
	datac => \ucr3|dir_int~q\,
	datad => \ucr3|c_int[1]~4_combout\,
	combout => \ucr3|c_int[1]~8_combout\);

-- Location: LCCOMB_X30_Y24_N22
\ucr3|Add2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr3|Add2~22_combout\ = (\ucr3|c_int[1]~8_combout\ & ((\ucr3|Add1~18_combout\))) # (!\ucr3|c_int[1]~8_combout\ & (\ucr3|Add2~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr3|c_int[1]~8_combout\,
	datac => \ucr3|Add2~20_combout\,
	datad => \ucr3|Add1~18_combout\,
	combout => \ucr3|Add2~22_combout\);

-- Location: FF_X30_Y24_N23
\ucr3|c_int[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr3|Add2~22_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr3|c_int\(10));

-- Location: LCCOMB_X27_Y22_N0
\PWM1_FA02|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA02|LessThan0~1_cout\ = CARRY((\PWM2_FA03|comp_int\(0) & \ucr6|c_int\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA03|comp_int\(0),
	datab => \ucr6|c_int\(0),
	datad => VCC,
	cout => \PWM1_FA02|LessThan0~1_cout\);

-- Location: LCCOMB_X27_Y22_N2
\PWM1_FA02|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA02|LessThan0~3_cout\ = CARRY((\PWM2_FA03|comp_int\(1) & (\ucr3|c_int\(1) & !\PWM1_FA02|LessThan0~1_cout\)) # (!\PWM2_FA03|comp_int\(1) & ((\ucr3|c_int\(1)) # (!\PWM1_FA02|LessThan0~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA03|comp_int\(1),
	datab => \ucr3|c_int\(1),
	datad => VCC,
	cin => \PWM1_FA02|LessThan0~1_cout\,
	cout => \PWM1_FA02|LessThan0~3_cout\);

-- Location: LCCOMB_X27_Y22_N4
\PWM1_FA02|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA02|LessThan0~5_cout\ = CARRY((\PWM2_FA03|comp_int\(2) & ((\ucr3|c_int\(2)) # (!\PWM1_FA02|LessThan0~3_cout\))) # (!\PWM2_FA03|comp_int\(2) & (\ucr3|c_int\(2) & !\PWM1_FA02|LessThan0~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA03|comp_int\(2),
	datab => \ucr3|c_int\(2),
	datad => VCC,
	cin => \PWM1_FA02|LessThan0~3_cout\,
	cout => \PWM1_FA02|LessThan0~5_cout\);

-- Location: LCCOMB_X27_Y22_N6
\PWM1_FA02|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA02|LessThan0~7_cout\ = CARRY((\PWM2_FA03|comp_int\(3) & (!\ucr3|c_int\(3) & !\PWM1_FA02|LessThan0~5_cout\)) # (!\PWM2_FA03|comp_int\(3) & ((!\PWM1_FA02|LessThan0~5_cout\) # (!\ucr3|c_int\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA03|comp_int\(3),
	datab => \ucr3|c_int\(3),
	datad => VCC,
	cin => \PWM1_FA02|LessThan0~5_cout\,
	cout => \PWM1_FA02|LessThan0~7_cout\);

-- Location: LCCOMB_X27_Y22_N8
\PWM1_FA02|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA02|LessThan0~9_cout\ = CARRY((\PWM2_FA03|comp_int\(4) & ((\ucr3|c_int\(4)) # (!\PWM1_FA02|LessThan0~7_cout\))) # (!\PWM2_FA03|comp_int\(4) & (\ucr3|c_int\(4) & !\PWM1_FA02|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA03|comp_int\(4),
	datab => \ucr3|c_int\(4),
	datad => VCC,
	cin => \PWM1_FA02|LessThan0~7_cout\,
	cout => \PWM1_FA02|LessThan0~9_cout\);

-- Location: LCCOMB_X27_Y22_N10
\PWM1_FA02|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA02|LessThan0~11_cout\ = CARRY((\PWM2_FA03|comp_int\(5) & (!\ucr3|c_int\(5) & !\PWM1_FA02|LessThan0~9_cout\)) # (!\PWM2_FA03|comp_int\(5) & ((!\PWM1_FA02|LessThan0~9_cout\) # (!\ucr3|c_int\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA03|comp_int\(5),
	datab => \ucr3|c_int\(5),
	datad => VCC,
	cin => \PWM1_FA02|LessThan0~9_cout\,
	cout => \PWM1_FA02|LessThan0~11_cout\);

-- Location: LCCOMB_X27_Y22_N12
\PWM1_FA02|LessThan0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA02|LessThan0~13_cout\ = CARRY((\ucr3|c_int\(6) & (\PWM2_FA03|comp_int\(6) & !\PWM1_FA02|LessThan0~11_cout\)) # (!\ucr3|c_int\(6) & ((\PWM2_FA03|comp_int\(6)) # (!\PWM1_FA02|LessThan0~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr3|c_int\(6),
	datab => \PWM2_FA03|comp_int\(6),
	datad => VCC,
	cin => \PWM1_FA02|LessThan0~11_cout\,
	cout => \PWM1_FA02|LessThan0~13_cout\);

-- Location: LCCOMB_X27_Y22_N14
\PWM1_FA02|LessThan0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA02|LessThan0~15_cout\ = CARRY((\ucr3|c_int\(7) & (!\PWM2_FA03|comp_int\(7) & !\PWM1_FA02|LessThan0~13_cout\)) # (!\ucr3|c_int\(7) & ((!\PWM1_FA02|LessThan0~13_cout\) # (!\PWM2_FA03|comp_int\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr3|c_int\(7),
	datab => \PWM2_FA03|comp_int\(7),
	datad => VCC,
	cin => \PWM1_FA02|LessThan0~13_cout\,
	cout => \PWM1_FA02|LessThan0~15_cout\);

-- Location: LCCOMB_X27_Y22_N16
\PWM1_FA02|LessThan0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA02|LessThan0~17_cout\ = CARRY((\ucr3|c_int\(8) & ((\PWM2_FA03|comp_int\(8)) # (!\PWM1_FA02|LessThan0~15_cout\))) # (!\ucr3|c_int\(8) & (\PWM2_FA03|comp_int\(8) & !\PWM1_FA02|LessThan0~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr3|c_int\(8),
	datab => \PWM2_FA03|comp_int\(8),
	datad => VCC,
	cin => \PWM1_FA02|LessThan0~15_cout\,
	cout => \PWM1_FA02|LessThan0~17_cout\);

-- Location: LCCOMB_X27_Y22_N18
\PWM1_FA02|LessThan0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA02|LessThan0~19_cout\ = CARRY((\ucr3|c_int\(9) & ((!\PWM1_FA02|LessThan0~17_cout\) # (!\PWM2_FA03|comp_int\(9)))) # (!\ucr3|c_int\(9) & (!\PWM2_FA03|comp_int\(9) & !\PWM1_FA02|LessThan0~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr3|c_int\(9),
	datab => \PWM2_FA03|comp_int\(9),
	datad => VCC,
	cin => \PWM1_FA02|LessThan0~17_cout\,
	cout => \PWM1_FA02|LessThan0~19_cout\);

-- Location: LCCOMB_X27_Y22_N20
\PWM1_FA02|LessThan0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA02|LessThan0~20_combout\ = (\PWM2_FA03|comp_int\(10) & ((!\ucr3|c_int\(10)) # (!\PWM1_FA02|LessThan0~19_cout\))) # (!\PWM2_FA03|comp_int\(10) & (!\PWM1_FA02|LessThan0~19_cout\ & !\ucr3|c_int\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FA03|comp_int\(10),
	datad => \ucr3|c_int\(10),
	cin => \PWM1_FA02|LessThan0~19_cout\,
	combout => \PWM1_FA02|LessThan0~20_combout\);

-- Location: LCCOMB_X27_Y22_N22
\PWM1_FA02|LessThan0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA02|LessThan0~22_combout\ = ((\ucr3|c_int\(11)) # (!\PWM1_FC02|LessThan0~0_combout\)) # (!\PWM1_FA02|LessThan0~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FA02|LessThan0~20_combout\,
	datac => \ucr3|c_int\(11),
	datad => \PWM1_FC02|LessThan0~0_combout\,
	combout => \PWM1_FA02|LessThan0~22_combout\);

-- Location: FF_X27_Y22_N23
\PWM1_FA02|comp_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FA02|LessThan0~22_combout\,
	clrn => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FA02|comp_out~q\);

-- Location: FF_X21_Y23_N31
\PWM1_FA02|var_Dead_Count1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FA02|Add0~17_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FA02|var_Dead_Count1\(4));

-- Location: LCCOMB_X21_Y23_N22
\PWM1_FA02|Add0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA02|Add0~9_combout\ = (\PWM1_FA02|var_Dead_Count1\(4) & (\PWM1_FA02|Add0~7\ $ (GND))) # (!\PWM1_FA02|var_Dead_Count1\(4) & (!\PWM1_FA02|Add0~7\ & VCC))
-- \PWM1_FA02|Add0~10\ = CARRY((\PWM1_FA02|var_Dead_Count1\(4) & !\PWM1_FA02|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FA02|var_Dead_Count1\(4),
	datad => VCC,
	cin => \PWM1_FA02|Add0~7\,
	combout => \PWM1_FA02|Add0~9_combout\,
	cout => \PWM1_FA02|Add0~10\);

-- Location: LCCOMB_X21_Y23_N24
\PWM1_FA02|Add0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA02|Add0~11_combout\ = (\PWM1_FA02|var_Dead_Count1\(5) & (!\PWM1_FA02|Add0~10\)) # (!\PWM1_FA02|var_Dead_Count1\(5) & ((\PWM1_FA02|Add0~10\) # (GND)))
-- \PWM1_FA02|Add0~12\ = CARRY((!\PWM1_FA02|Add0~10\) # (!\PWM1_FA02|var_Dead_Count1\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FA02|var_Dead_Count1\(5),
	datad => VCC,
	cin => \PWM1_FA02|Add0~10\,
	combout => \PWM1_FA02|Add0~11_combout\,
	cout => \PWM1_FA02|Add0~12\);

-- Location: LCCOMB_X21_Y23_N0
\PWM1_FA02|Add0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA02|Add0~13_combout\ = (\PWM1_FA02|comp_out~q\ & \PWM1_FA02|Add0~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FA02|comp_out~q\,
	datad => \PWM1_FA02|Add0~11_combout\,
	combout => \PWM1_FA02|Add0~13_combout\);

-- Location: FF_X21_Y23_N1
\PWM1_FA02|var_Dead_Count1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FA02|Add0~13_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FA02|var_Dead_Count1\(5));

-- Location: LCCOMB_X21_Y23_N4
\PWM1_FA02|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA02|LessThan1~0_combout\ = (((!\PWM1_FA02|var_Dead_Count1\(1) & !\PWM1_FA02|var_Dead_Count1\(0))) # (!\PWM1_FA02|var_Dead_Count1\(3))) # (!\PWM1_FA02|var_Dead_Count1\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FA02|var_Dead_Count1\(2),
	datab => \PWM1_FA02|var_Dead_Count1\(1),
	datac => \PWM1_FA02|var_Dead_Count1\(3),
	datad => \PWM1_FA02|var_Dead_Count1\(0),
	combout => \PWM1_FA02|LessThan1~0_combout\);

-- Location: LCCOMB_X21_Y23_N26
\PWM1_FA02|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA02|Add0~14_combout\ = \PWM1_FA02|var_Dead_Count1\(6) $ (!\PWM1_FA02|Add0~12\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FA02|var_Dead_Count1\(6),
	cin => \PWM1_FA02|Add0~12\,
	combout => \PWM1_FA02|Add0~14_combout\);

-- Location: LCCOMB_X21_Y23_N28
\PWM1_FA02|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA02|Add0~16_combout\ = (\PWM1_FA02|comp_out~q\ & \PWM1_FA02|Add0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FA02|comp_out~q\,
	datac => \PWM1_FA02|Add0~14_combout\,
	combout => \PWM1_FA02|Add0~16_combout\);

-- Location: FF_X21_Y23_N29
\PWM1_FA02|var_Dead_Count1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FA02|Add0~16_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FA02|var_Dead_Count1\(6));

-- Location: LCCOMB_X21_Y23_N2
\PWM1_FA02|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA02|LessThan1~1_combout\ = (!\PWM1_FA02|var_Dead_Count1\(6) & (((\PWM1_FA02|LessThan1~0_combout\ & !\PWM1_FA02|var_Dead_Count1\(4))) # (!\PWM1_FA02|var_Dead_Count1\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FA02|var_Dead_Count1\(5),
	datab => \PWM1_FA02|LessThan1~0_combout\,
	datac => \PWM1_FA02|var_Dead_Count1\(6),
	datad => \PWM1_FA02|var_Dead_Count1\(4),
	combout => \PWM1_FA02|LessThan1~1_combout\);

-- Location: LCCOMB_X21_Y23_N14
\PWM1_FA02|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA02|Add0~0_combout\ = (\PWM1_FA02|var_Dead_Count1\(0) & (\PWM1_FA02|LessThan1~1_combout\ $ (VCC))) # (!\PWM1_FA02|var_Dead_Count1\(0) & (\PWM1_FA02|LessThan1~1_combout\ & VCC))
-- \PWM1_FA02|Add0~1\ = CARRY((\PWM1_FA02|var_Dead_Count1\(0) & \PWM1_FA02|LessThan1~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FA02|var_Dead_Count1\(0),
	datab => \PWM1_FA02|LessThan1~1_combout\,
	datad => VCC,
	combout => \PWM1_FA02|Add0~0_combout\,
	cout => \PWM1_FA02|Add0~1\);

-- Location: LCCOMB_X21_Y23_N12
\PWM1_FA02|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA02|Add0~18_combout\ = (\PWM1_FA02|comp_out~q\ & \PWM1_FA02|Add0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FA02|comp_out~q\,
	datad => \PWM1_FA02|Add0~0_combout\,
	combout => \PWM1_FA02|Add0~18_combout\);

-- Location: FF_X21_Y23_N13
\PWM1_FA02|var_Dead_Count1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FA02|Add0~18_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FA02|var_Dead_Count1\(0));

-- Location: LCCOMB_X21_Y23_N16
\PWM1_FA02|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA02|Add0~2_combout\ = (\PWM1_FA02|var_Dead_Count1\(1) & (!\PWM1_FA02|Add0~1\)) # (!\PWM1_FA02|var_Dead_Count1\(1) & ((\PWM1_FA02|Add0~1\) # (GND)))
-- \PWM1_FA02|Add0~3\ = CARRY((!\PWM1_FA02|Add0~1\) # (!\PWM1_FA02|var_Dead_Count1\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FA02|var_Dead_Count1\(1),
	datad => VCC,
	cin => \PWM1_FA02|Add0~1\,
	combout => \PWM1_FA02|Add0~2_combout\,
	cout => \PWM1_FA02|Add0~3\);

-- Location: LCCOMB_X21_Y23_N6
\PWM1_FA02|Add0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA02|Add0~19_combout\ = (\PWM1_FA02|comp_out~q\ & \PWM1_FA02|Add0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FA02|comp_out~q\,
	datad => \PWM1_FA02|Add0~2_combout\,
	combout => \PWM1_FA02|Add0~19_combout\);

-- Location: FF_X21_Y23_N7
\PWM1_FA02|var_Dead_Count1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FA02|Add0~19_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FA02|var_Dead_Count1\(1));

-- Location: LCCOMB_X21_Y23_N18
\PWM1_FA02|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA02|Add0~4_combout\ = (\PWM1_FA02|var_Dead_Count1\(2) & (\PWM1_FA02|Add0~3\ $ (GND))) # (!\PWM1_FA02|var_Dead_Count1\(2) & (!\PWM1_FA02|Add0~3\ & VCC))
-- \PWM1_FA02|Add0~5\ = CARRY((\PWM1_FA02|var_Dead_Count1\(2) & !\PWM1_FA02|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FA02|var_Dead_Count1\(2),
	datad => VCC,
	cin => \PWM1_FA02|Add0~3\,
	combout => \PWM1_FA02|Add0~4_combout\,
	cout => \PWM1_FA02|Add0~5\);

-- Location: LCCOMB_X20_Y23_N16
\PWM1_FA02|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA02|Add0~20_combout\ = (\PWM1_FA02|comp_out~q\ & \PWM1_FA02|Add0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FA02|comp_out~q\,
	datad => \PWM1_FA02|Add0~4_combout\,
	combout => \PWM1_FA02|Add0~20_combout\);

-- Location: FF_X21_Y23_N11
\PWM1_FA02|var_Dead_Count1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \PWM1_FA02|Add0~20_combout\,
	sload => VCC,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FA02|var_Dead_Count1\(2));

-- Location: LCCOMB_X21_Y23_N20
\PWM1_FA02|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA02|Add0~6_combout\ = (\PWM1_FA02|var_Dead_Count1\(3) & (!\PWM1_FA02|Add0~5\)) # (!\PWM1_FA02|var_Dead_Count1\(3) & ((\PWM1_FA02|Add0~5\) # (GND)))
-- \PWM1_FA02|Add0~7\ = CARRY((!\PWM1_FA02|Add0~5\) # (!\PWM1_FA02|var_Dead_Count1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FA02|var_Dead_Count1\(3),
	datad => VCC,
	cin => \PWM1_FA02|Add0~5\,
	combout => \PWM1_FA02|Add0~6_combout\,
	cout => \PWM1_FA02|Add0~7\);

-- Location: LCCOMB_X21_Y23_N10
\PWM1_FA02|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA02|Add0~8_combout\ = (\PWM1_FA02|comp_out~q\ & \PWM1_FA02|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FA02|comp_out~q\,
	datad => \PWM1_FA02|Add0~6_combout\,
	combout => \PWM1_FA02|Add0~8_combout\);

-- Location: FF_X21_Y23_N9
\PWM1_FA02|var_Dead_Count1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \PWM1_FA02|Add0~8_combout\,
	sload => VCC,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FA02|var_Dead_Count1\(3));

-- Location: LCCOMB_X21_Y23_N30
\PWM1_FA02|Add0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA02|Add0~17_combout\ = (\PWM1_FA02|comp_out~q\ & \PWM1_FA02|Add0~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FA02|comp_out~q\,
	datad => \PWM1_FA02|Add0~9_combout\,
	combout => \PWM1_FA02|Add0~17_combout\);

-- Location: LCCOMB_X21_Y23_N8
\PWM1_FA02|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA02|Equal0~1_combout\ = (!\PWM1_FA02|Add0~17_combout\ & (!\PWM1_FA02|Add0~16_combout\ & (\PWM1_FA02|Add0~8_combout\ & \PWM1_FA02|Add0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FA02|Add0~17_combout\,
	datab => \PWM1_FA02|Add0~16_combout\,
	datac => \PWM1_FA02|Add0~8_combout\,
	datad => \PWM1_FA02|Add0~13_combout\,
	combout => \PWM1_FA02|Equal0~1_combout\);

-- Location: LCCOMB_X20_Y23_N18
\PWM1_FA02|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA02|Equal0~0_combout\ = (\PWM1_FA02|comp_out~q\ & (\PWM1_FA02|Add0~4_combout\ & (\PWM1_FA02|Add0~0_combout\ & !\PWM1_FA02|Add0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FA02|comp_out~q\,
	datab => \PWM1_FA02|Add0~4_combout\,
	datac => \PWM1_FA02|Add0~0_combout\,
	datad => \PWM1_FA02|Add0~2_combout\,
	combout => \PWM1_FA02|Equal0~0_combout\);

-- Location: LCCOMB_X20_Y23_N24
\PWM1_FA02|port_PWM01~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA02|port_PWM01~0_combout\ = (\PWM1_FA02|comp_out~q\ & ((\PWM1_FA02|port_PWM01~q\) # ((\PWM1_FA02|Equal0~1_combout\ & \PWM1_FA02|Equal0~0_combout\)))) # (!\PWM1_FA02|comp_out~q\ & (\PWM1_FA02|Equal0~1_combout\ & ((\PWM1_FA02|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FA02|comp_out~q\,
	datab => \PWM1_FA02|Equal0~1_combout\,
	datac => \PWM1_FA02|port_PWM01~q\,
	datad => \PWM1_FA02|Equal0~0_combout\,
	combout => \PWM1_FA02|port_PWM01~0_combout\);

-- Location: FF_X20_Y23_N25
\PWM1_FA02|port_PWM01\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FA02|port_PWM01~0_combout\,
	clrn => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FA02|port_PWM01~q\);

-- Location: LCCOMB_X28_Y19_N2
\ucr5|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr5|Add2~2_combout\ = (\ucr5|c_int\(1) & ((\ucr5|c_int[12]~7_combout\ & (!\ucr5|Add2~1\)) # (!\ucr5|c_int[12]~7_combout\ & ((\ucr5|Add2~1\) # (GND))))) # (!\ucr5|c_int\(1) & ((\ucr5|c_int[12]~7_combout\ & (\ucr5|Add2~1\ & VCC)) # 
-- (!\ucr5|c_int[12]~7_combout\ & (!\ucr5|Add2~1\))))
-- \ucr5|Add2~3\ = CARRY((\ucr5|c_int\(1) & ((!\ucr5|Add2~1\) # (!\ucr5|c_int[12]~7_combout\))) # (!\ucr5|c_int\(1) & (!\ucr5|c_int[12]~7_combout\ & !\ucr5|Add2~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr5|c_int\(1),
	datab => \ucr5|c_int[12]~7_combout\,
	datad => VCC,
	cin => \ucr5|Add2~1\,
	combout => \ucr5|Add2~2_combout\,
	cout => \ucr5|Add2~3\);

-- Location: LCCOMB_X29_Y19_N0
\ucr5|c_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr5|c_int[1]~14_combout\ = !\ucr5|Add2~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ucr5|Add2~2_combout\,
	combout => \ucr5|c_int[1]~14_combout\);

-- Location: FF_X29_Y19_N1
\ucr5|c_int[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr5|c_int[1]~14_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr5|c_int\(1));

-- Location: LCCOMB_X28_Y19_N4
\ucr5|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr5|Add2~4_combout\ = ((\ucr5|c_int\(2) $ (\ucr5|c_int[12]~7_combout\ $ (!\ucr5|Add2~3\)))) # (GND)
-- \ucr5|Add2~5\ = CARRY((\ucr5|c_int\(2) & ((\ucr5|c_int[12]~7_combout\) # (!\ucr5|Add2~3\))) # (!\ucr5|c_int\(2) & (\ucr5|c_int[12]~7_combout\ & !\ucr5|Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr5|c_int\(2),
	datab => \ucr5|c_int[12]~7_combout\,
	datad => VCC,
	cin => \ucr5|Add2~3\,
	combout => \ucr5|Add2~4_combout\,
	cout => \ucr5|Add2~5\);

-- Location: FF_X28_Y19_N5
\ucr5|c_int[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr5|Add2~4_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr5|c_int\(2));

-- Location: LCCOMB_X28_Y19_N6
\ucr5|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr5|Add2~6_combout\ = (\ucr5|c_int\(3) & ((\ucr5|c_int[12]~7_combout\ & (!\ucr5|Add2~5\)) # (!\ucr5|c_int[12]~7_combout\ & ((\ucr5|Add2~5\) # (GND))))) # (!\ucr5|c_int\(3) & ((\ucr5|c_int[12]~7_combout\ & (\ucr5|Add2~5\ & VCC)) # 
-- (!\ucr5|c_int[12]~7_combout\ & (!\ucr5|Add2~5\))))
-- \ucr5|Add2~7\ = CARRY((\ucr5|c_int\(3) & ((!\ucr5|Add2~5\) # (!\ucr5|c_int[12]~7_combout\))) # (!\ucr5|c_int\(3) & (!\ucr5|c_int[12]~7_combout\ & !\ucr5|Add2~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr5|c_int\(3),
	datab => \ucr5|c_int[12]~7_combout\,
	datad => VCC,
	cin => \ucr5|Add2~5\,
	combout => \ucr5|Add2~6_combout\,
	cout => \ucr5|Add2~7\);

-- Location: LCCOMB_X27_Y19_N6
\ucr5|c_int[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr5|c_int[3]~13_combout\ = !\ucr5|Add2~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ucr5|Add2~6_combout\,
	combout => \ucr5|c_int[3]~13_combout\);

-- Location: FF_X27_Y19_N7
\ucr5|c_int[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr5|c_int[3]~13_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr5|c_int\(3));

-- Location: LCCOMB_X28_Y19_N8
\ucr5|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr5|Add2~8_combout\ = ((\ucr5|c_int\(4) $ (\ucr5|c_int[12]~7_combout\ $ (\ucr5|Add2~7\)))) # (GND)
-- \ucr5|Add2~9\ = CARRY((\ucr5|c_int\(4) & (\ucr5|c_int[12]~7_combout\ & !\ucr5|Add2~7\)) # (!\ucr5|c_int\(4) & ((\ucr5|c_int[12]~7_combout\) # (!\ucr5|Add2~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr5|c_int\(4),
	datab => \ucr5|c_int[12]~7_combout\,
	datad => VCC,
	cin => \ucr5|Add2~7\,
	combout => \ucr5|Add2~8_combout\,
	cout => \ucr5|Add2~9\);

-- Location: LCCOMB_X29_Y19_N14
\ucr5|c_int[4]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr5|c_int[4]~12_combout\ = !\ucr5|Add2~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ucr5|Add2~8_combout\,
	combout => \ucr5|c_int[4]~12_combout\);

-- Location: FF_X29_Y19_N15
\ucr5|c_int[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr5|c_int[4]~12_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr5|c_int\(4));

-- Location: LCCOMB_X28_Y19_N10
\ucr5|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr5|Add2~10_combout\ = (\ucr5|c_int\(5) & ((\ucr5|c_int[12]~7_combout\ & (!\ucr5|Add2~9\)) # (!\ucr5|c_int[12]~7_combout\ & ((\ucr5|Add2~9\) # (GND))))) # (!\ucr5|c_int\(5) & ((\ucr5|c_int[12]~7_combout\ & (\ucr5|Add2~9\ & VCC)) # 
-- (!\ucr5|c_int[12]~7_combout\ & (!\ucr5|Add2~9\))))
-- \ucr5|Add2~11\ = CARRY((\ucr5|c_int\(5) & ((!\ucr5|Add2~9\) # (!\ucr5|c_int[12]~7_combout\))) # (!\ucr5|c_int\(5) & (!\ucr5|c_int[12]~7_combout\ & !\ucr5|Add2~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr5|c_int\(5),
	datab => \ucr5|c_int[12]~7_combout\,
	datad => VCC,
	cin => \ucr5|Add2~9\,
	combout => \ucr5|Add2~10_combout\,
	cout => \ucr5|Add2~11\);

-- Location: LCCOMB_X29_Y19_N12
\ucr5|c_int[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr5|c_int[5]~11_combout\ = !\ucr5|Add2~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ucr5|Add2~10_combout\,
	combout => \ucr5|c_int[5]~11_combout\);

-- Location: FF_X29_Y19_N13
\ucr5|c_int[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr5|c_int[5]~11_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr5|c_int\(5));

-- Location: LCCOMB_X28_Y19_N12
\ucr5|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr5|Add2~12_combout\ = ((\ucr5|c_int\(6) $ (\ucr5|c_int[12]~7_combout\ $ (\ucr5|Add2~11\)))) # (GND)
-- \ucr5|Add2~13\ = CARRY((\ucr5|c_int\(6) & (\ucr5|c_int[12]~7_combout\ & !\ucr5|Add2~11\)) # (!\ucr5|c_int\(6) & ((\ucr5|c_int[12]~7_combout\) # (!\ucr5|Add2~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr5|c_int\(6),
	datab => \ucr5|c_int[12]~7_combout\,
	datad => VCC,
	cin => \ucr5|Add2~11\,
	combout => \ucr5|Add2~12_combout\,
	cout => \ucr5|Add2~13\);

-- Location: LCCOMB_X29_Y19_N26
\ucr5|c_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr5|c_int[6]~10_combout\ = !\ucr5|Add2~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ucr5|Add2~12_combout\,
	combout => \ucr5|c_int[6]~10_combout\);

-- Location: FF_X29_Y19_N27
\ucr5|c_int[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr5|c_int[6]~10_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr5|c_int\(6));

-- Location: LCCOMB_X28_Y19_N14
\ucr5|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr5|Add2~14_combout\ = (\ucr5|c_int\(7) & ((\ucr5|c_int[12]~7_combout\ & (\ucr5|Add2~13\ & VCC)) # (!\ucr5|c_int[12]~7_combout\ & (!\ucr5|Add2~13\)))) # (!\ucr5|c_int\(7) & ((\ucr5|c_int[12]~7_combout\ & (!\ucr5|Add2~13\)) # (!\ucr5|c_int[12]~7_combout\ 
-- & ((\ucr5|Add2~13\) # (GND)))))
-- \ucr5|Add2~15\ = CARRY((\ucr5|c_int\(7) & (!\ucr5|c_int[12]~7_combout\ & !\ucr5|Add2~13\)) # (!\ucr5|c_int\(7) & ((!\ucr5|Add2~13\) # (!\ucr5|c_int[12]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr5|c_int\(7),
	datab => \ucr5|c_int[12]~7_combout\,
	datad => VCC,
	cin => \ucr5|Add2~13\,
	combout => \ucr5|Add2~14_combout\,
	cout => \ucr5|Add2~15\);

-- Location: FF_X28_Y19_N15
\ucr5|c_int[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr5|Add2~14_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr5|c_int\(7));

-- Location: LCCOMB_X29_Y19_N28
\ucr5|dir_int~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr5|dir_int~0_combout\ = !\ucr5|c_int[12]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ucr5|c_int[12]~7_combout\,
	combout => \ucr5|dir_int~0_combout\);

-- Location: FF_X29_Y19_N29
\ucr5|dir_int\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr5|dir_int~0_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr5|dir_int~q\);

-- Location: LCCOMB_X28_Y19_N16
\ucr5|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr5|Add2~16_combout\ = ((\ucr5|c_int[12]~7_combout\ $ (\ucr5|c_int\(8) $ (\ucr5|Add2~15\)))) # (GND)
-- \ucr5|Add2~17\ = CARRY((\ucr5|c_int[12]~7_combout\ & ((!\ucr5|Add2~15\) # (!\ucr5|c_int\(8)))) # (!\ucr5|c_int[12]~7_combout\ & (!\ucr5|c_int\(8) & !\ucr5|Add2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr5|c_int[12]~7_combout\,
	datab => \ucr5|c_int\(8),
	datad => VCC,
	cin => \ucr5|Add2~15\,
	combout => \ucr5|Add2~16_combout\,
	cout => \ucr5|Add2~17\);

-- Location: LCCOMB_X29_Y19_N4
\ucr5|c_int[8]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr5|c_int[8]~9_combout\ = !\ucr5|Add2~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ucr5|Add2~16_combout\,
	combout => \ucr5|c_int[8]~9_combout\);

-- Location: FF_X29_Y19_N5
\ucr5|c_int[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr5|c_int[8]~9_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr5|c_int\(8));

-- Location: LCCOMB_X28_Y19_N18
\ucr5|Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr5|Add2~18_combout\ = (\ucr5|c_int[12]~7_combout\ & ((\ucr5|c_int\(9) & (!\ucr5|Add2~17\)) # (!\ucr5|c_int\(9) & (\ucr5|Add2~17\ & VCC)))) # (!\ucr5|c_int[12]~7_combout\ & ((\ucr5|c_int\(9) & ((\ucr5|Add2~17\) # (GND))) # (!\ucr5|c_int\(9) & 
-- (!\ucr5|Add2~17\))))
-- \ucr5|Add2~19\ = CARRY((\ucr5|c_int[12]~7_combout\ & (\ucr5|c_int\(9) & !\ucr5|Add2~17\)) # (!\ucr5|c_int[12]~7_combout\ & ((\ucr5|c_int\(9)) # (!\ucr5|Add2~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr5|c_int[12]~7_combout\,
	datab => \ucr5|c_int\(9),
	datad => VCC,
	cin => \ucr5|Add2~17\,
	combout => \ucr5|Add2~18_combout\,
	cout => \ucr5|Add2~19\);

-- Location: LCCOMB_X29_Y19_N30
\ucr5|c_int[9]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr5|c_int[9]~8_combout\ = !\ucr5|Add2~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ucr5|Add2~18_combout\,
	combout => \ucr5|c_int[9]~8_combout\);

-- Location: FF_X29_Y19_N31
\ucr5|c_int[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr5|c_int[9]~8_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr5|c_int\(9));

-- Location: LCCOMB_X28_Y19_N20
\ucr5|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr5|Add2~20_combout\ = ((\ucr5|c_int[12]~7_combout\ $ (\ucr5|c_int\(10) $ (!\ucr5|Add2~19\)))) # (GND)
-- \ucr5|Add2~21\ = CARRY((\ucr5|c_int[12]~7_combout\ & ((\ucr5|c_int\(10)) # (!\ucr5|Add2~19\))) # (!\ucr5|c_int[12]~7_combout\ & (\ucr5|c_int\(10) & !\ucr5|Add2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr5|c_int[12]~7_combout\,
	datab => \ucr5|c_int\(10),
	datad => VCC,
	cin => \ucr5|Add2~19\,
	combout => \ucr5|Add2~20_combout\,
	cout => \ucr5|Add2~21\);

-- Location: FF_X28_Y19_N21
\ucr5|c_int[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr5|Add2~20_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr5|c_int\(10));

-- Location: LCCOMB_X29_Y19_N10
\ucr5|c_int[12]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr5|c_int[12]~0_combout\ = (\ucr5|c_int\(10) & !\ucr5|c_int\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ucr5|c_int\(10),
	datac => \ucr5|c_int\(8),
	combout => \ucr5|c_int[12]~0_combout\);

-- Location: LCCOMB_X29_Y19_N6
\ucr5|c_int[12]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr5|c_int[12]~1_combout\ = (\ucr5|c_int\(7) & (((\ucr5|c_int[12]~0_combout\)) # (!\ucr5|dir_int~q\))) # (!\ucr5|c_int\(7) & (!\ucr5|c_int\(6) & ((\ucr5|c_int[12]~0_combout\) # (!\ucr5|dir_int~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr5|c_int\(7),
	datab => \ucr5|dir_int~q\,
	datac => \ucr5|c_int\(6),
	datad => \ucr5|c_int[12]~0_combout\,
	combout => \ucr5|c_int[12]~1_combout\);

-- Location: LCCOMB_X30_Y19_N28
\ucr5|c_int[12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr5|c_int[12]~4_combout\ = (!\ucr5|c_int\(0) & (\ucr5|c_int\(8) & (\ucr5|c_int\(1) & !\ucr5|c_int\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr5|c_int\(0),
	datab => \ucr5|c_int\(8),
	datac => \ucr5|c_int\(1),
	datad => \ucr5|c_int\(2),
	combout => \ucr5|c_int[12]~4_combout\);

-- Location: LCCOMB_X30_Y19_N24
\ucr5|c_int[12]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr5|c_int[12]~5_combout\ = (\ucr5|c_int\(4) & (\ucr5|c_int[12]~4_combout\ & (\ucr5|c_int\(3) & \ucr5|c_int\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr5|c_int\(4),
	datab => \ucr5|c_int[12]~4_combout\,
	datac => \ucr5|c_int\(3),
	datad => \ucr5|c_int\(5),
	combout => \ucr5|c_int[12]~5_combout\);

-- Location: LCCOMB_X29_Y19_N16
\ucr5|c_int[12]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr5|c_int[12]~6_combout\ = (\ucr5|c_int\(10) & (((!\ucr5|c_int\(9))) # (!\ucr5|dir_int~q\))) # (!\ucr5|c_int\(10) & (!\ucr5|dir_int~q\ & ((!\ucr5|c_int[12]~5_combout\) # (!\ucr5|c_int\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101100111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr5|c_int\(10),
	datab => \ucr5|dir_int~q\,
	datac => \ucr5|c_int\(9),
	datad => \ucr5|c_int[12]~5_combout\,
	combout => \ucr5|c_int[12]~6_combout\);

-- Location: LCCOMB_X28_Y19_N22
\ucr5|Add2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr5|Add2~22_combout\ = (\ucr5|c_int[12]~7_combout\ & ((\ucr5|c_int\(11) & (\ucr5|Add2~21\ & VCC)) # (!\ucr5|c_int\(11) & (!\ucr5|Add2~21\)))) # (!\ucr5|c_int[12]~7_combout\ & ((\ucr5|c_int\(11) & (!\ucr5|Add2~21\)) # (!\ucr5|c_int\(11) & 
-- ((\ucr5|Add2~21\) # (GND)))))
-- \ucr5|Add2~23\ = CARRY((\ucr5|c_int[12]~7_combout\ & (!\ucr5|c_int\(11) & !\ucr5|Add2~21\)) # (!\ucr5|c_int[12]~7_combout\ & ((!\ucr5|Add2~21\) # (!\ucr5|c_int\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr5|c_int[12]~7_combout\,
	datab => \ucr5|c_int\(11),
	datad => VCC,
	cin => \ucr5|Add2~21\,
	combout => \ucr5|Add2~22_combout\,
	cout => \ucr5|Add2~23\);

-- Location: FF_X28_Y19_N23
\ucr5|c_int[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr5|Add2~22_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr5|c_int\(11));

-- Location: LCCOMB_X29_Y19_N8
\PWM1_FC03|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC03|LessThan0~3_combout\ = (\PWM1_FC03|LessThan0~2_combout\ & !\ucr5|c_int\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FC03|LessThan0~2_combout\,
	datad => \ucr5|c_int\(11),
	combout => \PWM1_FC03|LessThan0~3_combout\);

-- Location: LCCOMB_X29_Y19_N20
\ucr5|c_int[12]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr5|c_int[12]~2_combout\ = ((\ucr5|c_int\(0) & (!\ucr5|c_int\(1) & \ucr5|c_int\(2)))) # (!\ucr5|c_int\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr5|c_int\(0),
	datab => \ucr5|c_int\(1),
	datac => \ucr5|c_int\(2),
	datad => \ucr5|c_int\(3),
	combout => \ucr5|c_int[12]~2_combout\);

-- Location: LCCOMB_X29_Y19_N2
\ucr5|c_int[12]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr5|c_int[12]~3_combout\ = (!\ucr5|c_int\(5) & (\ucr5|c_int[12]~2_combout\ & (!\ucr5|c_int\(4) & \ucr5|c_int[12]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr5|c_int\(5),
	datab => \ucr5|c_int[12]~2_combout\,
	datac => \ucr5|c_int\(4),
	datad => \ucr5|c_int[12]~0_combout\,
	combout => \ucr5|c_int[12]~3_combout\);

-- Location: LCCOMB_X29_Y19_N18
\ucr5|c_int[12]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr5|c_int[12]~7_combout\ = (\ucr5|c_int[12]~1_combout\) # ((\ucr5|c_int[12]~6_combout\) # ((\ucr5|c_int[12]~3_combout\) # (!\PWM1_FC03|LessThan0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr5|c_int[12]~1_combout\,
	datab => \ucr5|c_int[12]~6_combout\,
	datac => \PWM1_FC03|LessThan0~3_combout\,
	datad => \ucr5|c_int[12]~3_combout\,
	combout => \ucr5|c_int[12]~7_combout\);

-- Location: LCCOMB_X28_Y19_N24
\ucr5|Add2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr5|Add2~24_combout\ = ((\ucr5|c_int[12]~7_combout\ $ (\ucr5|c_int\(12) $ (!\ucr5|Add2~23\)))) # (GND)
-- \ucr5|Add2~25\ = CARRY((\ucr5|c_int[12]~7_combout\ & ((\ucr5|c_int\(12)) # (!\ucr5|Add2~23\))) # (!\ucr5|c_int[12]~7_combout\ & (\ucr5|c_int\(12) & !\ucr5|Add2~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr5|c_int[12]~7_combout\,
	datab => \ucr5|c_int\(12),
	datad => VCC,
	cin => \ucr5|Add2~23\,
	combout => \ucr5|Add2~24_combout\,
	cout => \ucr5|Add2~25\);

-- Location: FF_X28_Y19_N25
\ucr5|c_int[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr5|Add2~24_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr5|c_int\(12));

-- Location: LCCOMB_X28_Y19_N26
\ucr5|Add2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr5|Add2~26_combout\ = (\ucr5|c_int[12]~7_combout\ & ((\ucr5|c_int\(13) & (\ucr5|Add2~25\ & VCC)) # (!\ucr5|c_int\(13) & (!\ucr5|Add2~25\)))) # (!\ucr5|c_int[12]~7_combout\ & ((\ucr5|c_int\(13) & (!\ucr5|Add2~25\)) # (!\ucr5|c_int\(13) & 
-- ((\ucr5|Add2~25\) # (GND)))))
-- \ucr5|Add2~27\ = CARRY((\ucr5|c_int[12]~7_combout\ & (!\ucr5|c_int\(13) & !\ucr5|Add2~25\)) # (!\ucr5|c_int[12]~7_combout\ & ((!\ucr5|Add2~25\) # (!\ucr5|c_int\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr5|c_int[12]~7_combout\,
	datab => \ucr5|c_int\(13),
	datad => VCC,
	cin => \ucr5|Add2~25\,
	combout => \ucr5|Add2~26_combout\,
	cout => \ucr5|Add2~27\);

-- Location: FF_X28_Y19_N27
\ucr5|c_int[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr5|Add2~26_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr5|c_int\(13));

-- Location: LCCOMB_X28_Y19_N28
\ucr5|Add2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr5|Add2~28_combout\ = ((\ucr5|c_int[12]~7_combout\ $ (\ucr5|c_int\(14) $ (!\ucr5|Add2~27\)))) # (GND)
-- \ucr5|Add2~29\ = CARRY((\ucr5|c_int[12]~7_combout\ & ((\ucr5|c_int\(14)) # (!\ucr5|Add2~27\))) # (!\ucr5|c_int[12]~7_combout\ & (\ucr5|c_int\(14) & !\ucr5|Add2~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr5|c_int[12]~7_combout\,
	datab => \ucr5|c_int\(14),
	datad => VCC,
	cin => \ucr5|Add2~27\,
	combout => \ucr5|Add2~28_combout\,
	cout => \ucr5|Add2~29\);

-- Location: FF_X28_Y19_N29
\ucr5|c_int[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr5|Add2~28_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr5|c_int\(14));

-- Location: LCCOMB_X28_Y19_N30
\ucr5|Add2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr5|Add2~30_combout\ = \ucr5|c_int\(15) $ (\ucr5|Add2~29\ $ (\ucr5|c_int[12]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr5|c_int\(15),
	datad => \ucr5|c_int[12]~7_combout\,
	cin => \ucr5|Add2~29\,
	combout => \ucr5|Add2~30_combout\);

-- Location: FF_X28_Y19_N31
\ucr5|c_int[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr5|Add2~30_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr5|c_int\(15));

-- Location: LCCOMB_X29_Y19_N22
\PWM1_FC03|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC03|LessThan0~2_combout\ = (!\ucr5|c_int\(15) & (!\ucr5|c_int\(12) & (!\ucr5|c_int\(13) & !\ucr5|c_int\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr5|c_int\(15),
	datab => \ucr5|c_int\(12),
	datac => \ucr5|c_int\(13),
	datad => \ucr5|c_int\(14),
	combout => \PWM1_FC03|LessThan0~2_combout\);

-- Location: LCCOMB_X27_Y19_N8
\PWM1_FA03|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA03|LessThan0~3_cout\ = CARRY((\PWM2_FA03|comp_int\(0) & !\ucr5|c_int\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA03|comp_int\(0),
	datab => \ucr5|c_int\(0),
	datad => VCC,
	cout => \PWM1_FA03|LessThan0~3_cout\);

-- Location: LCCOMB_X27_Y19_N10
\PWM1_FA03|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA03|LessThan0~5_cout\ = CARRY((\ucr5|c_int\(1) & (!\PWM2_FA03|comp_int\(1) & !\PWM1_FA03|LessThan0~3_cout\)) # (!\ucr5|c_int\(1) & ((!\PWM1_FA03|LessThan0~3_cout\) # (!\PWM2_FA03|comp_int\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr5|c_int\(1),
	datab => \PWM2_FA03|comp_int\(1),
	datad => VCC,
	cin => \PWM1_FA03|LessThan0~3_cout\,
	cout => \PWM1_FA03|LessThan0~5_cout\);

-- Location: LCCOMB_X27_Y19_N12
\PWM1_FA03|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA03|LessThan0~7_cout\ = CARRY((\ucr5|c_int\(2) & (\PWM2_FA03|comp_int\(2) & !\PWM1_FA03|LessThan0~5_cout\)) # (!\ucr5|c_int\(2) & ((\PWM2_FA03|comp_int\(2)) # (!\PWM1_FA03|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr5|c_int\(2),
	datab => \PWM2_FA03|comp_int\(2),
	datad => VCC,
	cin => \PWM1_FA03|LessThan0~5_cout\,
	cout => \PWM1_FA03|LessThan0~7_cout\);

-- Location: LCCOMB_X27_Y19_N14
\PWM1_FA03|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA03|LessThan0~9_cout\ = CARRY((\ucr5|c_int\(3) & (!\PWM2_FA03|comp_int\(3) & !\PWM1_FA03|LessThan0~7_cout\)) # (!\ucr5|c_int\(3) & ((!\PWM1_FA03|LessThan0~7_cout\) # (!\PWM2_FA03|comp_int\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr5|c_int\(3),
	datab => \PWM2_FA03|comp_int\(3),
	datad => VCC,
	cin => \PWM1_FA03|LessThan0~7_cout\,
	cout => \PWM1_FA03|LessThan0~9_cout\);

-- Location: LCCOMB_X27_Y19_N16
\PWM1_FA03|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA03|LessThan0~11_cout\ = CARRY((\PWM2_FA03|comp_int\(4) & ((\ucr5|c_int\(4)) # (!\PWM1_FA03|LessThan0~9_cout\))) # (!\PWM2_FA03|comp_int\(4) & (\ucr5|c_int\(4) & !\PWM1_FA03|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA03|comp_int\(4),
	datab => \ucr5|c_int\(4),
	datad => VCC,
	cin => \PWM1_FA03|LessThan0~9_cout\,
	cout => \PWM1_FA03|LessThan0~11_cout\);

-- Location: LCCOMB_X27_Y19_N18
\PWM1_FA03|LessThan0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA03|LessThan0~13_cout\ = CARRY((\ucr5|c_int\(5) & (!\PWM2_FA03|comp_int\(5) & !\PWM1_FA03|LessThan0~11_cout\)) # (!\ucr5|c_int\(5) & ((!\PWM1_FA03|LessThan0~11_cout\) # (!\PWM2_FA03|comp_int\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr5|c_int\(5),
	datab => \PWM2_FA03|comp_int\(5),
	datad => VCC,
	cin => \PWM1_FA03|LessThan0~11_cout\,
	cout => \PWM1_FA03|LessThan0~13_cout\);

-- Location: LCCOMB_X27_Y19_N20
\PWM1_FA03|LessThan0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA03|LessThan0~15_cout\ = CARRY((\ucr5|c_int\(6) & ((\PWM2_FA03|comp_int\(6)) # (!\PWM1_FA03|LessThan0~13_cout\))) # (!\ucr5|c_int\(6) & (\PWM2_FA03|comp_int\(6) & !\PWM1_FA03|LessThan0~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr5|c_int\(6),
	datab => \PWM2_FA03|comp_int\(6),
	datad => VCC,
	cin => \PWM1_FA03|LessThan0~13_cout\,
	cout => \PWM1_FA03|LessThan0~15_cout\);

-- Location: LCCOMB_X27_Y19_N22
\PWM1_FA03|LessThan0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA03|LessThan0~17_cout\ = CARRY((\ucr5|c_int\(7) & ((!\PWM1_FA03|LessThan0~15_cout\) # (!\PWM2_FA03|comp_int\(7)))) # (!\ucr5|c_int\(7) & (!\PWM2_FA03|comp_int\(7) & !\PWM1_FA03|LessThan0~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr5|c_int\(7),
	datab => \PWM2_FA03|comp_int\(7),
	datad => VCC,
	cin => \PWM1_FA03|LessThan0~15_cout\,
	cout => \PWM1_FA03|LessThan0~17_cout\);

-- Location: LCCOMB_X27_Y19_N24
\PWM1_FA03|LessThan0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA03|LessThan0~19_cout\ = CARRY((\PWM2_FA03|comp_int\(8) & ((\ucr5|c_int\(8)) # (!\PWM1_FA03|LessThan0~17_cout\))) # (!\PWM2_FA03|comp_int\(8) & (\ucr5|c_int\(8) & !\PWM1_FA03|LessThan0~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA03|comp_int\(8),
	datab => \ucr5|c_int\(8),
	datad => VCC,
	cin => \PWM1_FA03|LessThan0~17_cout\,
	cout => \PWM1_FA03|LessThan0~19_cout\);

-- Location: LCCOMB_X27_Y19_N26
\PWM1_FA03|LessThan0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA03|LessThan0~21_cout\ = CARRY((\PWM2_FA03|comp_int\(9) & (!\ucr5|c_int\(9) & !\PWM1_FA03|LessThan0~19_cout\)) # (!\PWM2_FA03|comp_int\(9) & ((!\PWM1_FA03|LessThan0~19_cout\) # (!\ucr5|c_int\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA03|comp_int\(9),
	datab => \ucr5|c_int\(9),
	datad => VCC,
	cin => \PWM1_FA03|LessThan0~19_cout\,
	cout => \PWM1_FA03|LessThan0~21_cout\);

-- Location: LCCOMB_X27_Y19_N28
\PWM1_FA03|LessThan0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA03|LessThan0~22_combout\ = (\ucr5|c_int\(10) & (!\PWM1_FA03|LessThan0~21_cout\ & \PWM2_FA03|comp_int\(10))) # (!\ucr5|c_int\(10) & ((\PWM2_FA03|comp_int\(10)) # (!\PWM1_FA03|LessThan0~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr5|c_int\(10),
	datad => \PWM2_FA03|comp_int\(10),
	cin => \PWM1_FA03|LessThan0~21_cout\,
	combout => \PWM1_FA03|LessThan0~22_combout\);

-- Location: LCCOMB_X28_Y18_N8
\PWM1_FA03|LessThan0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA03|LessThan0~24_combout\ = ((\ucr5|c_int\(11)) # (!\PWM1_FA03|LessThan0~22_combout\)) # (!\PWM1_FC03|LessThan0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FC03|LessThan0~2_combout\,
	datac => \PWM1_FA03|LessThan0~22_combout\,
	datad => \ucr5|c_int\(11),
	combout => \PWM1_FA03|LessThan0~24_combout\);

-- Location: FF_X28_Y18_N9
\PWM1_FA03|comp_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FA03|LessThan0~24_combout\,
	clrn => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FA03|comp_out~q\);

-- Location: LCCOMB_X26_Y17_N28
\PWM1_FA03|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA03|Add0~20_combout\ = (\PWM1_FA03|Add0~4_combout\ & \PWM1_FA03|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FA03|Add0~4_combout\,
	datad => \PWM1_FA03|comp_out~q\,
	combout => \PWM1_FA03|Add0~20_combout\);

-- Location: FF_X26_Y17_N29
\PWM1_FA03|var_Dead_Count1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FA03|Add0~20_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FA03|var_Dead_Count1\(2));

-- Location: LCCOMB_X26_Y17_N10
\PWM1_FA03|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA03|Add0~4_combout\ = (\PWM1_FA03|var_Dead_Count1\(2) & (\PWM1_FA03|Add0~3\ $ (GND))) # (!\PWM1_FA03|var_Dead_Count1\(2) & (!\PWM1_FA03|Add0~3\ & VCC))
-- \PWM1_FA03|Add0~5\ = CARRY((\PWM1_FA03|var_Dead_Count1\(2) & !\PWM1_FA03|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FA03|var_Dead_Count1\(2),
	datad => VCC,
	cin => \PWM1_FA03|Add0~3\,
	combout => \PWM1_FA03|Add0~4_combout\,
	cout => \PWM1_FA03|Add0~5\);

-- Location: LCCOMB_X26_Y17_N12
\PWM1_FA03|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA03|Add0~6_combout\ = (\PWM1_FA03|var_Dead_Count1\(3) & (!\PWM1_FA03|Add0~5\)) # (!\PWM1_FA03|var_Dead_Count1\(3) & ((\PWM1_FA03|Add0~5\) # (GND)))
-- \PWM1_FA03|Add0~7\ = CARRY((!\PWM1_FA03|Add0~5\) # (!\PWM1_FA03|var_Dead_Count1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FA03|var_Dead_Count1\(3),
	datad => VCC,
	cin => \PWM1_FA03|Add0~5\,
	combout => \PWM1_FA03|Add0~6_combout\,
	cout => \PWM1_FA03|Add0~7\);

-- Location: LCCOMB_X26_Y17_N4
\PWM1_FA03|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA03|Add0~8_combout\ = (\PWM1_FA03|Add0~6_combout\ & \PWM1_FA03|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FA03|Add0~6_combout\,
	datad => \PWM1_FA03|comp_out~q\,
	combout => \PWM1_FA03|Add0~8_combout\);

-- Location: FF_X26_Y17_N5
\PWM1_FA03|var_Dead_Count1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FA03|Add0~8_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FA03|var_Dead_Count1\(3));

-- Location: LCCOMB_X26_Y17_N14
\PWM1_FA03|Add0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA03|Add0~9_combout\ = (\PWM1_FA03|var_Dead_Count1\(4) & (\PWM1_FA03|Add0~7\ $ (GND))) # (!\PWM1_FA03|var_Dead_Count1\(4) & (!\PWM1_FA03|Add0~7\ & VCC))
-- \PWM1_FA03|Add0~10\ = CARRY((\PWM1_FA03|var_Dead_Count1\(4) & !\PWM1_FA03|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FA03|var_Dead_Count1\(4),
	datad => VCC,
	cin => \PWM1_FA03|Add0~7\,
	combout => \PWM1_FA03|Add0~9_combout\,
	cout => \PWM1_FA03|Add0~10\);

-- Location: LCCOMB_X26_Y17_N24
\PWM1_FA03|Add0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA03|Add0~17_combout\ = (\PWM1_FA03|Add0~9_combout\ & \PWM1_FA03|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FA03|Add0~9_combout\,
	datad => \PWM1_FA03|comp_out~q\,
	combout => \PWM1_FA03|Add0~17_combout\);

-- Location: FF_X26_Y17_N25
\PWM1_FA03|var_Dead_Count1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FA03|Add0~17_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FA03|var_Dead_Count1\(4));

-- Location: LCCOMB_X26_Y17_N16
\PWM1_FA03|Add0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA03|Add0~11_combout\ = (\PWM1_FA03|var_Dead_Count1\(5) & (!\PWM1_FA03|Add0~10\)) # (!\PWM1_FA03|var_Dead_Count1\(5) & ((\PWM1_FA03|Add0~10\) # (GND)))
-- \PWM1_FA03|Add0~12\ = CARRY((!\PWM1_FA03|Add0~10\) # (!\PWM1_FA03|var_Dead_Count1\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FA03|var_Dead_Count1\(5),
	datad => VCC,
	cin => \PWM1_FA03|Add0~10\,
	combout => \PWM1_FA03|Add0~11_combout\,
	cout => \PWM1_FA03|Add0~12\);

-- Location: LCCOMB_X25_Y17_N26
\PWM1_FA03|Add0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA03|Add0~13_combout\ = (\PWM1_FA03|Add0~11_combout\ & \PWM1_FA03|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FA03|Add0~11_combout\,
	datad => \PWM1_FA03|comp_out~q\,
	combout => \PWM1_FA03|Add0~13_combout\);

-- Location: FF_X25_Y17_N27
\PWM1_FA03|var_Dead_Count1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FA03|Add0~13_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FA03|var_Dead_Count1\(5));

-- Location: LCCOMB_X26_Y17_N6
\PWM1_FA03|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA03|Add0~0_combout\ = (\PWM1_FA03|LessThan1~1_combout\ & (\PWM1_FA03|var_Dead_Count1\(0) $ (VCC))) # (!\PWM1_FA03|LessThan1~1_combout\ & (\PWM1_FA03|var_Dead_Count1\(0) & VCC))
-- \PWM1_FA03|Add0~1\ = CARRY((\PWM1_FA03|LessThan1~1_combout\ & \PWM1_FA03|var_Dead_Count1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FA03|LessThan1~1_combout\,
	datab => \PWM1_FA03|var_Dead_Count1\(0),
	datad => VCC,
	combout => \PWM1_FA03|Add0~0_combout\,
	cout => \PWM1_FA03|Add0~1\);

-- Location: LCCOMB_X26_Y17_N20
\PWM1_FA03|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA03|Add0~18_combout\ = (\PWM1_FA03|Add0~0_combout\ & \PWM1_FA03|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FA03|Add0~0_combout\,
	datad => \PWM1_FA03|comp_out~q\,
	combout => \PWM1_FA03|Add0~18_combout\);

-- Location: FF_X26_Y17_N21
\PWM1_FA03|var_Dead_Count1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FA03|Add0~18_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FA03|var_Dead_Count1\(0));

-- Location: LCCOMB_X26_Y17_N26
\PWM1_FA03|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA03|LessThan1~0_combout\ = (((!\PWM1_FA03|var_Dead_Count1\(1) & !\PWM1_FA03|var_Dead_Count1\(0))) # (!\PWM1_FA03|var_Dead_Count1\(2))) # (!\PWM1_FA03|var_Dead_Count1\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FA03|var_Dead_Count1\(1),
	datab => \PWM1_FA03|var_Dead_Count1\(0),
	datac => \PWM1_FA03|var_Dead_Count1\(3),
	datad => \PWM1_FA03|var_Dead_Count1\(2),
	combout => \PWM1_FA03|LessThan1~0_combout\);

-- Location: LCCOMB_X26_Y17_N18
\PWM1_FA03|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA03|Add0~14_combout\ = \PWM1_FA03|var_Dead_Count1\(6) $ (!\PWM1_FA03|Add0~12\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FA03|var_Dead_Count1\(6),
	cin => \PWM1_FA03|Add0~12\,
	combout => \PWM1_FA03|Add0~14_combout\);

-- Location: LCCOMB_X26_Y17_N30
\PWM1_FA03|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA03|Add0~16_combout\ = (\PWM1_FA03|Add0~14_combout\ & \PWM1_FA03|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FA03|Add0~14_combout\,
	datad => \PWM1_FA03|comp_out~q\,
	combout => \PWM1_FA03|Add0~16_combout\);

-- Location: FF_X26_Y17_N31
\PWM1_FA03|var_Dead_Count1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FA03|Add0~16_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FA03|var_Dead_Count1\(6));

-- Location: LCCOMB_X26_Y17_N0
\PWM1_FA03|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA03|LessThan1~1_combout\ = (!\PWM1_FA03|var_Dead_Count1\(6) & (((\PWM1_FA03|LessThan1~0_combout\ & !\PWM1_FA03|var_Dead_Count1\(4))) # (!\PWM1_FA03|var_Dead_Count1\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FA03|var_Dead_Count1\(5),
	datab => \PWM1_FA03|LessThan1~0_combout\,
	datac => \PWM1_FA03|var_Dead_Count1\(6),
	datad => \PWM1_FA03|var_Dead_Count1\(4),
	combout => \PWM1_FA03|LessThan1~1_combout\);

-- Location: LCCOMB_X26_Y17_N8
\PWM1_FA03|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA03|Add0~2_combout\ = (\PWM1_FA03|var_Dead_Count1\(1) & (!\PWM1_FA03|Add0~1\)) # (!\PWM1_FA03|var_Dead_Count1\(1) & ((\PWM1_FA03|Add0~1\) # (GND)))
-- \PWM1_FA03|Add0~3\ = CARRY((!\PWM1_FA03|Add0~1\) # (!\PWM1_FA03|var_Dead_Count1\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FA03|var_Dead_Count1\(1),
	datad => VCC,
	cin => \PWM1_FA03|Add0~1\,
	combout => \PWM1_FA03|Add0~2_combout\,
	cout => \PWM1_FA03|Add0~3\);

-- Location: LCCOMB_X26_Y17_N22
\PWM1_FA03|Add0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA03|Add0~19_combout\ = (\PWM1_FA03|Add0~2_combout\ & \PWM1_FA03|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FA03|Add0~2_combout\,
	datad => \PWM1_FA03|comp_out~q\,
	combout => \PWM1_FA03|Add0~19_combout\);

-- Location: FF_X26_Y17_N23
\PWM1_FA03|var_Dead_Count1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FA03|Add0~19_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FA03|var_Dead_Count1\(1));

-- Location: LCCOMB_X26_Y17_N2
\PWM1_FA03|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA03|Equal0~0_combout\ = (\PWM1_FA03|Add0~4_combout\ & (\PWM1_FA03|comp_out~q\ & (!\PWM1_FA03|Add0~2_combout\ & \PWM1_FA03|Add0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FA03|Add0~4_combout\,
	datab => \PWM1_FA03|comp_out~q\,
	datac => \PWM1_FA03|Add0~2_combout\,
	datad => \PWM1_FA03|Add0~0_combout\,
	combout => \PWM1_FA03|Equal0~0_combout\);

-- Location: LCCOMB_X25_Y17_N28
\PWM1_FA03|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA03|Equal0~1_combout\ = (\PWM1_FA03|Add0~13_combout\ & (!\PWM1_FA03|Add0~17_combout\ & (!\PWM1_FA03|Add0~16_combout\ & \PWM1_FA03|Add0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FA03|Add0~13_combout\,
	datab => \PWM1_FA03|Add0~17_combout\,
	datac => \PWM1_FA03|Add0~16_combout\,
	datad => \PWM1_FA03|Add0~8_combout\,
	combout => \PWM1_FA03|Equal0~1_combout\);

-- Location: LCCOMB_X25_Y17_N24
\PWM1_FA03|port_PWM01~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA03|port_PWM01~0_combout\ = (\PWM1_FA03|Equal0~0_combout\ & ((\PWM1_FA03|Equal0~1_combout\) # ((\PWM1_FA03|comp_out~q\ & \PWM1_FA03|port_PWM01~q\)))) # (!\PWM1_FA03|Equal0~0_combout\ & (\PWM1_FA03|comp_out~q\ & (\PWM1_FA03|port_PWM01~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FA03|Equal0~0_combout\,
	datab => \PWM1_FA03|comp_out~q\,
	datac => \PWM1_FA03|port_PWM01~q\,
	datad => \PWM1_FA03|Equal0~1_combout\,
	combout => \PWM1_FA03|port_PWM01~0_combout\);

-- Location: FF_X25_Y17_N25
\PWM1_FA03|port_PWM01\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FA03|port_PWM01~0_combout\,
	clrn => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FA03|port_PWM01~q\);

-- Location: FF_X28_Y23_N7
\PWM1_FA01|var_Dead_Count2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FA01|Add1~13_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FA01|var_Dead_Count2\(5));

-- Location: LCCOMB_X28_Y23_N12
\PWM1_FA01|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA01|Add1~0_combout\ = (\PWM1_FA01|LessThan2~1_combout\ & (\PWM1_FA01|var_Dead_Count2\(0) $ (VCC))) # (!\PWM1_FA01|LessThan2~1_combout\ & (\PWM1_FA01|var_Dead_Count2\(0) & VCC))
-- \PWM1_FA01|Add1~1\ = CARRY((\PWM1_FA01|LessThan2~1_combout\ & \PWM1_FA01|var_Dead_Count2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FA01|LessThan2~1_combout\,
	datab => \PWM1_FA01|var_Dead_Count2\(0),
	datad => VCC,
	combout => \PWM1_FA01|Add1~0_combout\,
	cout => \PWM1_FA01|Add1~1\);

-- Location: LCCOMB_X28_Y23_N28
\PWM1_FA01|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA01|Add1~18_combout\ = (!\PWM1_FA01|comp_out~q\ & \PWM1_FA01|Add1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FA01|comp_out~q\,
	datad => \PWM1_FA01|Add1~0_combout\,
	combout => \PWM1_FA01|Add1~18_combout\);

-- Location: FF_X28_Y23_N29
\PWM1_FA01|var_Dead_Count2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FA01|Add1~18_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FA01|var_Dead_Count2\(0));

-- Location: LCCOMB_X28_Y23_N30
\PWM1_FA01|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA01|LessThan2~0_combout\ = (((!\PWM1_FA01|var_Dead_Count2\(1) & !\PWM1_FA01|var_Dead_Count2\(0))) # (!\PWM1_FA01|var_Dead_Count2\(3))) # (!\PWM1_FA01|var_Dead_Count2\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FA01|var_Dead_Count2\(1),
	datab => \PWM1_FA01|var_Dead_Count2\(2),
	datac => \PWM1_FA01|var_Dead_Count2\(3),
	datad => \PWM1_FA01|var_Dead_Count2\(0),
	combout => \PWM1_FA01|LessThan2~0_combout\);

-- Location: LCCOMB_X28_Y23_N22
\PWM1_FA01|Add1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA01|Add1~11_combout\ = (\PWM1_FA01|var_Dead_Count2\(5) & (!\PWM1_FA01|Add1~10\)) # (!\PWM1_FA01|var_Dead_Count2\(5) & ((\PWM1_FA01|Add1~10\) # (GND)))
-- \PWM1_FA01|Add1~12\ = CARRY((!\PWM1_FA01|Add1~10\) # (!\PWM1_FA01|var_Dead_Count2\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FA01|var_Dead_Count2\(5),
	datad => VCC,
	cin => \PWM1_FA01|Add1~10\,
	combout => \PWM1_FA01|Add1~11_combout\,
	cout => \PWM1_FA01|Add1~12\);

-- Location: LCCOMB_X28_Y23_N24
\PWM1_FA01|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA01|Add1~14_combout\ = \PWM1_FA01|Add1~12\ $ (!\PWM1_FA01|var_Dead_Count2\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \PWM1_FA01|var_Dead_Count2\(6),
	cin => \PWM1_FA01|Add1~12\,
	combout => \PWM1_FA01|Add1~14_combout\);

-- Location: LCCOMB_X28_Y23_N10
\PWM1_FA01|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA01|Add1~16_combout\ = (!\PWM1_FA01|comp_out~q\ & \PWM1_FA01|Add1~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FA01|comp_out~q\,
	datad => \PWM1_FA01|Add1~14_combout\,
	combout => \PWM1_FA01|Add1~16_combout\);

-- Location: FF_X28_Y23_N11
\PWM1_FA01|var_Dead_Count2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FA01|Add1~16_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FA01|var_Dead_Count2\(6));

-- Location: LCCOMB_X28_Y23_N8
\PWM1_FA01|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA01|LessThan2~1_combout\ = (!\PWM1_FA01|var_Dead_Count2\(6) & (((\PWM1_FA01|LessThan2~0_combout\ & !\PWM1_FA01|var_Dead_Count2\(4))) # (!\PWM1_FA01|var_Dead_Count2\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FA01|LessThan2~0_combout\,
	datab => \PWM1_FA01|var_Dead_Count2\(5),
	datac => \PWM1_FA01|var_Dead_Count2\(4),
	datad => \PWM1_FA01|var_Dead_Count2\(6),
	combout => \PWM1_FA01|LessThan2~1_combout\);

-- Location: LCCOMB_X28_Y23_N14
\PWM1_FA01|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA01|Add1~2_combout\ = (\PWM1_FA01|var_Dead_Count2\(1) & (!\PWM1_FA01|Add1~1\)) # (!\PWM1_FA01|var_Dead_Count2\(1) & ((\PWM1_FA01|Add1~1\) # (GND)))
-- \PWM1_FA01|Add1~3\ = CARRY((!\PWM1_FA01|Add1~1\) # (!\PWM1_FA01|var_Dead_Count2\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FA01|var_Dead_Count2\(1),
	datad => VCC,
	cin => \PWM1_FA01|Add1~1\,
	combout => \PWM1_FA01|Add1~2_combout\,
	cout => \PWM1_FA01|Add1~3\);

-- Location: LCCOMB_X27_Y24_N28
\PWM1_FA01|Add1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA01|Add1~19_combout\ = (!\PWM1_FA01|comp_out~q\ & \PWM1_FA01|Add1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FA01|comp_out~q\,
	datad => \PWM1_FA01|Add1~2_combout\,
	combout => \PWM1_FA01|Add1~19_combout\);

-- Location: FF_X27_Y24_N29
\PWM1_FA01|var_Dead_Count2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FA01|Add1~19_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FA01|var_Dead_Count2\(1));

-- Location: LCCOMB_X28_Y23_N16
\PWM1_FA01|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA01|Add1~4_combout\ = (\PWM1_FA01|var_Dead_Count2\(2) & (\PWM1_FA01|Add1~3\ $ (GND))) # (!\PWM1_FA01|var_Dead_Count2\(2) & (!\PWM1_FA01|Add1~3\ & VCC))
-- \PWM1_FA01|Add1~5\ = CARRY((\PWM1_FA01|var_Dead_Count2\(2) & !\PWM1_FA01|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FA01|var_Dead_Count2\(2),
	datad => VCC,
	cin => \PWM1_FA01|Add1~3\,
	combout => \PWM1_FA01|Add1~4_combout\,
	cout => \PWM1_FA01|Add1~5\);

-- Location: LCCOMB_X28_Y23_N0
\PWM1_FA01|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA01|Add1~20_combout\ = (!\PWM1_FA01|comp_out~q\ & \PWM1_FA01|Add1~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FA01|comp_out~q\,
	datad => \PWM1_FA01|Add1~4_combout\,
	combout => \PWM1_FA01|Add1~20_combout\);

-- Location: FF_X28_Y23_N1
\PWM1_FA01|var_Dead_Count2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FA01|Add1~20_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FA01|var_Dead_Count2\(2));

-- Location: LCCOMB_X28_Y23_N18
\PWM1_FA01|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA01|Add1~6_combout\ = (\PWM1_FA01|var_Dead_Count2\(3) & (!\PWM1_FA01|Add1~5\)) # (!\PWM1_FA01|var_Dead_Count2\(3) & ((\PWM1_FA01|Add1~5\) # (GND)))
-- \PWM1_FA01|Add1~7\ = CARRY((!\PWM1_FA01|Add1~5\) # (!\PWM1_FA01|var_Dead_Count2\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FA01|var_Dead_Count2\(3),
	datad => VCC,
	cin => \PWM1_FA01|Add1~5\,
	combout => \PWM1_FA01|Add1~6_combout\,
	cout => \PWM1_FA01|Add1~7\);

-- Location: LCCOMB_X28_Y23_N26
\PWM1_FA01|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA01|Add1~8_combout\ = (!\PWM1_FA01|comp_out~q\ & \PWM1_FA01|Add1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FA01|comp_out~q\,
	datad => \PWM1_FA01|Add1~6_combout\,
	combout => \PWM1_FA01|Add1~8_combout\);

-- Location: FF_X28_Y23_N27
\PWM1_FA01|var_Dead_Count2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FA01|Add1~8_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FA01|var_Dead_Count2\(3));

-- Location: LCCOMB_X28_Y23_N20
\PWM1_FA01|Add1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA01|Add1~9_combout\ = (\PWM1_FA01|var_Dead_Count2\(4) & (\PWM1_FA01|Add1~7\ $ (GND))) # (!\PWM1_FA01|var_Dead_Count2\(4) & (!\PWM1_FA01|Add1~7\ & VCC))
-- \PWM1_FA01|Add1~10\ = CARRY((\PWM1_FA01|var_Dead_Count2\(4) & !\PWM1_FA01|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FA01|var_Dead_Count2\(4),
	datad => VCC,
	cin => \PWM1_FA01|Add1~7\,
	combout => \PWM1_FA01|Add1~9_combout\,
	cout => \PWM1_FA01|Add1~10\);

-- Location: LCCOMB_X28_Y23_N4
\PWM1_FA01|Add1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA01|Add1~17_combout\ = (!\PWM1_FA01|comp_out~q\ & \PWM1_FA01|Add1~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FA01|comp_out~q\,
	datad => \PWM1_FA01|Add1~9_combout\,
	combout => \PWM1_FA01|Add1~17_combout\);

-- Location: FF_X28_Y23_N5
\PWM1_FA01|var_Dead_Count2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FA01|Add1~17_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FA01|var_Dead_Count2\(4));

-- Location: LCCOMB_X28_Y23_N6
\PWM1_FA01|Add1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA01|Add1~13_combout\ = (!\PWM1_FA01|comp_out~q\ & \PWM1_FA01|Add1~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FA01|comp_out~q\,
	datac => \PWM1_FA01|Add1~11_combout\,
	combout => \PWM1_FA01|Add1~13_combout\);

-- Location: LCCOMB_X28_Y23_N2
\PWM1_FA01|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA01|Equal1~1_combout\ = (\PWM1_FA01|Add1~13_combout\ & (!\PWM1_FA01|Add1~16_combout\ & (\PWM1_FA01|Add1~8_combout\ & !\PWM1_FA01|Add1~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FA01|Add1~13_combout\,
	datab => \PWM1_FA01|Add1~16_combout\,
	datac => \PWM1_FA01|Add1~8_combout\,
	datad => \PWM1_FA01|Add1~17_combout\,
	combout => \PWM1_FA01|Equal1~1_combout\);

-- Location: LCCOMB_X27_Y24_N18
\PWM1_FA01|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA01|Equal1~0_combout\ = (!\PWM1_FA01|Add1~2_combout\ & (!\PWM1_FA01|comp_out~q\ & (\PWM1_FA01|Add1~0_combout\ & \PWM1_FA01|Add1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FA01|Add1~2_combout\,
	datab => \PWM1_FA01|comp_out~q\,
	datac => \PWM1_FA01|Add1~0_combout\,
	datad => \PWM1_FA01|Add1~4_combout\,
	combout => \PWM1_FA01|Equal1~0_combout\);

-- Location: LCCOMB_X27_Y24_N24
\PWM1_FA01|port_PWM02~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA01|port_PWM02~0_combout\ = (\PWM1_FA01|Equal1~1_combout\ & ((\PWM1_FA01|Equal1~0_combout\) # ((!\PWM1_FA01|comp_out~q\ & \PWM1_FA01|port_PWM02~q\)))) # (!\PWM1_FA01|Equal1~1_combout\ & (!\PWM1_FA01|comp_out~q\ & (\PWM1_FA01|port_PWM02~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FA01|Equal1~1_combout\,
	datab => \PWM1_FA01|comp_out~q\,
	datac => \PWM1_FA01|port_PWM02~q\,
	datad => \PWM1_FA01|Equal1~0_combout\,
	combout => \PWM1_FA01|port_PWM02~0_combout\);

-- Location: FF_X27_Y24_N25
\PWM1_FA01|port_PWM02\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FA01|port_PWM02~0_combout\,
	clrn => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FA01|port_PWM02~q\);

-- Location: LCCOMB_X24_Y22_N26
\PWM1_FA02|Add1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA02|Add1~19_combout\ = (!\PWM1_FA02|comp_out~q\ & \PWM1_FA02|Add1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FA02|comp_out~q\,
	datad => \PWM1_FA02|Add1~2_combout\,
	combout => \PWM1_FA02|Add1~19_combout\);

-- Location: FF_X24_Y22_N27
\PWM1_FA02|var_Dead_Count2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FA02|Add1~19_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FA02|var_Dead_Count2\(1));

-- Location: LCCOMB_X23_Y22_N12
\PWM1_FA02|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA02|Add1~2_combout\ = (\PWM1_FA02|var_Dead_Count2\(1) & (!\PWM1_FA02|Add1~1\)) # (!\PWM1_FA02|var_Dead_Count2\(1) & ((\PWM1_FA02|Add1~1\) # (GND)))
-- \PWM1_FA02|Add1~3\ = CARRY((!\PWM1_FA02|Add1~1\) # (!\PWM1_FA02|var_Dead_Count2\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FA02|var_Dead_Count2\(1),
	datad => VCC,
	cin => \PWM1_FA02|Add1~1\,
	combout => \PWM1_FA02|Add1~2_combout\,
	cout => \PWM1_FA02|Add1~3\);

-- Location: LCCOMB_X23_Y22_N14
\PWM1_FA02|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA02|Add1~4_combout\ = (\PWM1_FA02|var_Dead_Count2\(2) & (\PWM1_FA02|Add1~3\ $ (GND))) # (!\PWM1_FA02|var_Dead_Count2\(2) & (!\PWM1_FA02|Add1~3\ & VCC))
-- \PWM1_FA02|Add1~5\ = CARRY((\PWM1_FA02|var_Dead_Count2\(2) & !\PWM1_FA02|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FA02|var_Dead_Count2\(2),
	datad => VCC,
	cin => \PWM1_FA02|Add1~3\,
	combout => \PWM1_FA02|Add1~4_combout\,
	cout => \PWM1_FA02|Add1~5\);

-- Location: LCCOMB_X23_Y22_N24
\PWM1_FA02|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA02|Add1~20_combout\ = (!\PWM1_FA02|comp_out~q\ & \PWM1_FA02|Add1~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FA02|comp_out~q\,
	datad => \PWM1_FA02|Add1~4_combout\,
	combout => \PWM1_FA02|Add1~20_combout\);

-- Location: FF_X23_Y22_N25
\PWM1_FA02|var_Dead_Count2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FA02|Add1~20_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FA02|var_Dead_Count2\(2));

-- Location: LCCOMB_X23_Y22_N16
\PWM1_FA02|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA02|Add1~6_combout\ = (\PWM1_FA02|var_Dead_Count2\(3) & (!\PWM1_FA02|Add1~5\)) # (!\PWM1_FA02|var_Dead_Count2\(3) & ((\PWM1_FA02|Add1~5\) # (GND)))
-- \PWM1_FA02|Add1~7\ = CARRY((!\PWM1_FA02|Add1~5\) # (!\PWM1_FA02|var_Dead_Count2\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FA02|var_Dead_Count2\(3),
	datad => VCC,
	cin => \PWM1_FA02|Add1~5\,
	combout => \PWM1_FA02|Add1~6_combout\,
	cout => \PWM1_FA02|Add1~7\);

-- Location: LCCOMB_X23_Y22_N6
\PWM1_FA02|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA02|Add1~8_combout\ = (!\PWM1_FA02|comp_out~q\ & \PWM1_FA02|Add1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FA02|comp_out~q\,
	datad => \PWM1_FA02|Add1~6_combout\,
	combout => \PWM1_FA02|Add1~8_combout\);

-- Location: FF_X23_Y22_N7
\PWM1_FA02|var_Dead_Count2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FA02|Add1~8_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FA02|var_Dead_Count2\(3));

-- Location: LCCOMB_X23_Y22_N18
\PWM1_FA02|Add1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA02|Add1~9_combout\ = (\PWM1_FA02|var_Dead_Count2\(4) & (\PWM1_FA02|Add1~7\ $ (GND))) # (!\PWM1_FA02|var_Dead_Count2\(4) & (!\PWM1_FA02|Add1~7\ & VCC))
-- \PWM1_FA02|Add1~10\ = CARRY((\PWM1_FA02|var_Dead_Count2\(4) & !\PWM1_FA02|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FA02|var_Dead_Count2\(4),
	datad => VCC,
	cin => \PWM1_FA02|Add1~7\,
	combout => \PWM1_FA02|Add1~9_combout\,
	cout => \PWM1_FA02|Add1~10\);

-- Location: LCCOMB_X23_Y22_N4
\PWM1_FA02|Add1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA02|Add1~17_combout\ = (!\PWM1_FA02|comp_out~q\ & \PWM1_FA02|Add1~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FA02|comp_out~q\,
	datad => \PWM1_FA02|Add1~9_combout\,
	combout => \PWM1_FA02|Add1~17_combout\);

-- Location: FF_X23_Y22_N5
\PWM1_FA02|var_Dead_Count2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FA02|Add1~17_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FA02|var_Dead_Count2\(4));

-- Location: LCCOMB_X23_Y22_N20
\PWM1_FA02|Add1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA02|Add1~11_combout\ = (\PWM1_FA02|var_Dead_Count2\(5) & (!\PWM1_FA02|Add1~10\)) # (!\PWM1_FA02|var_Dead_Count2\(5) & ((\PWM1_FA02|Add1~10\) # (GND)))
-- \PWM1_FA02|Add1~12\ = CARRY((!\PWM1_FA02|Add1~10\) # (!\PWM1_FA02|var_Dead_Count2\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FA02|var_Dead_Count2\(5),
	datad => VCC,
	cin => \PWM1_FA02|Add1~10\,
	combout => \PWM1_FA02|Add1~11_combout\,
	cout => \PWM1_FA02|Add1~12\);

-- Location: LCCOMB_X23_Y22_N28
\PWM1_FA02|Add1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA02|Add1~13_combout\ = (!\PWM1_FA02|comp_out~q\ & \PWM1_FA02|Add1~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FA02|comp_out~q\,
	datad => \PWM1_FA02|Add1~11_combout\,
	combout => \PWM1_FA02|Add1~13_combout\);

-- Location: FF_X23_Y22_N29
\PWM1_FA02|var_Dead_Count2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FA02|Add1~13_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FA02|var_Dead_Count2\(5));

-- Location: LCCOMB_X23_Y22_N22
\PWM1_FA02|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA02|Add1~14_combout\ = \PWM1_FA02|var_Dead_Count2\(6) $ (!\PWM1_FA02|Add1~12\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FA02|var_Dead_Count2\(6),
	cin => \PWM1_FA02|Add1~12\,
	combout => \PWM1_FA02|Add1~14_combout\);

-- Location: LCCOMB_X23_Y22_N30
\PWM1_FA02|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA02|Add1~16_combout\ = (!\PWM1_FA02|comp_out~q\ & \PWM1_FA02|Add1~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FA02|comp_out~q\,
	datac => \PWM1_FA02|Add1~14_combout\,
	combout => \PWM1_FA02|Add1~16_combout\);

-- Location: FF_X23_Y22_N31
\PWM1_FA02|var_Dead_Count2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FA02|Add1~16_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FA02|var_Dead_Count2\(6));

-- Location: LCCOMB_X23_Y22_N10
\PWM1_FA02|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA02|Add1~0_combout\ = (\PWM1_FA02|LessThan2~1_combout\ & (\PWM1_FA02|var_Dead_Count2\(0) $ (VCC))) # (!\PWM1_FA02|LessThan2~1_combout\ & (\PWM1_FA02|var_Dead_Count2\(0) & VCC))
-- \PWM1_FA02|Add1~1\ = CARRY((\PWM1_FA02|LessThan2~1_combout\ & \PWM1_FA02|var_Dead_Count2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FA02|LessThan2~1_combout\,
	datab => \PWM1_FA02|var_Dead_Count2\(0),
	datad => VCC,
	combout => \PWM1_FA02|Add1~0_combout\,
	cout => \PWM1_FA02|Add1~1\);

-- Location: LCCOMB_X27_Y22_N24
\PWM1_FA02|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA02|Add1~18_combout\ = (\PWM1_FA02|Add1~0_combout\ & !\PWM1_FA02|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FA02|Add1~0_combout\,
	datad => \PWM1_FA02|comp_out~q\,
	combout => \PWM1_FA02|Add1~18_combout\);

-- Location: FF_X27_Y22_N25
\PWM1_FA02|var_Dead_Count2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FA02|Add1~18_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FA02|var_Dead_Count2\(0));

-- Location: LCCOMB_X23_Y22_N26
\PWM1_FA02|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA02|LessThan2~0_combout\ = (((!\PWM1_FA02|var_Dead_Count2\(1) & !\PWM1_FA02|var_Dead_Count2\(0))) # (!\PWM1_FA02|var_Dead_Count2\(3))) # (!\PWM1_FA02|var_Dead_Count2\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FA02|var_Dead_Count2\(2),
	datab => \PWM1_FA02|var_Dead_Count2\(1),
	datac => \PWM1_FA02|var_Dead_Count2\(3),
	datad => \PWM1_FA02|var_Dead_Count2\(0),
	combout => \PWM1_FA02|LessThan2~0_combout\);

-- Location: LCCOMB_X23_Y22_N8
\PWM1_FA02|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA02|LessThan2~1_combout\ = (!\PWM1_FA02|var_Dead_Count2\(6) & (((!\PWM1_FA02|var_Dead_Count2\(4) & \PWM1_FA02|LessThan2~0_combout\)) # (!\PWM1_FA02|var_Dead_Count2\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FA02|var_Dead_Count2\(6),
	datab => \PWM1_FA02|var_Dead_Count2\(4),
	datac => \PWM1_FA02|LessThan2~0_combout\,
	datad => \PWM1_FA02|var_Dead_Count2\(5),
	combout => \PWM1_FA02|LessThan2~1_combout\);

-- Location: LCCOMB_X27_Y22_N26
\PWM1_FA02|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA02|Equal1~0_combout\ = (!\PWM1_FA02|Add1~2_combout\ & (!\PWM1_FA02|comp_out~q\ & (\PWM1_FA02|Add1~0_combout\ & \PWM1_FA02|Add1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FA02|Add1~2_combout\,
	datab => \PWM1_FA02|comp_out~q\,
	datac => \PWM1_FA02|Add1~0_combout\,
	datad => \PWM1_FA02|Add1~4_combout\,
	combout => \PWM1_FA02|Equal1~0_combout\);

-- Location: LCCOMB_X23_Y22_N2
\PWM1_FA02|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA02|Equal1~1_combout\ = (\PWM1_FA02|Add1~8_combout\ & (!\PWM1_FA02|Add1~17_combout\ & (\PWM1_FA02|Add1~13_combout\ & !\PWM1_FA02|Add1~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FA02|Add1~8_combout\,
	datab => \PWM1_FA02|Add1~17_combout\,
	datac => \PWM1_FA02|Add1~13_combout\,
	datad => \PWM1_FA02|Add1~16_combout\,
	combout => \PWM1_FA02|Equal1~1_combout\);

-- Location: LCCOMB_X23_Y22_N0
\PWM1_FA02|port_PWM02~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA02|port_PWM02~0_combout\ = (\PWM1_FA02|Equal1~0_combout\ & ((\PWM1_FA02|Equal1~1_combout\) # ((!\PWM1_FA02|comp_out~q\ & \PWM1_FA02|port_PWM02~q\)))) # (!\PWM1_FA02|Equal1~0_combout\ & (!\PWM1_FA02|comp_out~q\ & (\PWM1_FA02|port_PWM02~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FA02|Equal1~0_combout\,
	datab => \PWM1_FA02|comp_out~q\,
	datac => \PWM1_FA02|port_PWM02~q\,
	datad => \PWM1_FA02|Equal1~1_combout\,
	combout => \PWM1_FA02|port_PWM02~0_combout\);

-- Location: FF_X23_Y22_N1
\PWM1_FA02|port_PWM02\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FA02|port_PWM02~0_combout\,
	clrn => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FA02|port_PWM02~q\);

-- Location: LCCOMB_X27_Y19_N30
\PWM1_FA03|Add1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA03|Add1~19_combout\ = (\PWM1_FA03|Add1~2_combout\ & !\PWM1_FA03|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FA03|Add1~2_combout\,
	datad => \PWM1_FA03|comp_out~q\,
	combout => \PWM1_FA03|Add1~19_combout\);

-- Location: FF_X27_Y19_N31
\PWM1_FA03|var_Dead_Count2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FA03|Add1~19_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FA03|var_Dead_Count2\(1));

-- Location: LCCOMB_X26_Y19_N14
\PWM1_FA03|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA03|Add1~2_combout\ = (\PWM1_FA03|var_Dead_Count2\(1) & (!\PWM1_FA03|Add1~1\)) # (!\PWM1_FA03|var_Dead_Count2\(1) & ((\PWM1_FA03|Add1~1\) # (GND)))
-- \PWM1_FA03|Add1~3\ = CARRY((!\PWM1_FA03|Add1~1\) # (!\PWM1_FA03|var_Dead_Count2\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FA03|var_Dead_Count2\(1),
	datad => VCC,
	cin => \PWM1_FA03|Add1~1\,
	combout => \PWM1_FA03|Add1~2_combout\,
	cout => \PWM1_FA03|Add1~3\);

-- Location: LCCOMB_X26_Y19_N16
\PWM1_FA03|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA03|Add1~4_combout\ = (\PWM1_FA03|var_Dead_Count2\(2) & (\PWM1_FA03|Add1~3\ $ (GND))) # (!\PWM1_FA03|var_Dead_Count2\(2) & (!\PWM1_FA03|Add1~3\ & VCC))
-- \PWM1_FA03|Add1~5\ = CARRY((\PWM1_FA03|var_Dead_Count2\(2) & !\PWM1_FA03|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FA03|var_Dead_Count2\(2),
	datad => VCC,
	cin => \PWM1_FA03|Add1~3\,
	combout => \PWM1_FA03|Add1~4_combout\,
	cout => \PWM1_FA03|Add1~5\);

-- Location: LCCOMB_X26_Y19_N4
\PWM1_FA03|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA03|Add1~20_combout\ = (\PWM1_FA03|Add1~4_combout\ & !\PWM1_FA03|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FA03|Add1~4_combout\,
	datac => \PWM1_FA03|comp_out~q\,
	combout => \PWM1_FA03|Add1~20_combout\);

-- Location: FF_X26_Y19_N5
\PWM1_FA03|var_Dead_Count2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FA03|Add1~20_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FA03|var_Dead_Count2\(2));

-- Location: LCCOMB_X26_Y19_N18
\PWM1_FA03|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA03|Add1~6_combout\ = (\PWM1_FA03|var_Dead_Count2\(3) & (!\PWM1_FA03|Add1~5\)) # (!\PWM1_FA03|var_Dead_Count2\(3) & ((\PWM1_FA03|Add1~5\) # (GND)))
-- \PWM1_FA03|Add1~7\ = CARRY((!\PWM1_FA03|Add1~5\) # (!\PWM1_FA03|var_Dead_Count2\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FA03|var_Dead_Count2\(3),
	datad => VCC,
	cin => \PWM1_FA03|Add1~5\,
	combout => \PWM1_FA03|Add1~6_combout\,
	cout => \PWM1_FA03|Add1~7\);

-- Location: LCCOMB_X26_Y19_N6
\PWM1_FA03|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA03|Add1~8_combout\ = (!\PWM1_FA03|comp_out~q\ & \PWM1_FA03|Add1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FA03|comp_out~q\,
	datad => \PWM1_FA03|Add1~6_combout\,
	combout => \PWM1_FA03|Add1~8_combout\);

-- Location: FF_X26_Y19_N7
\PWM1_FA03|var_Dead_Count2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FA03|Add1~8_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FA03|var_Dead_Count2\(3));

-- Location: LCCOMB_X26_Y19_N20
\PWM1_FA03|Add1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA03|Add1~9_combout\ = (\PWM1_FA03|var_Dead_Count2\(4) & (\PWM1_FA03|Add1~7\ $ (GND))) # (!\PWM1_FA03|var_Dead_Count2\(4) & (!\PWM1_FA03|Add1~7\ & VCC))
-- \PWM1_FA03|Add1~10\ = CARRY((\PWM1_FA03|var_Dead_Count2\(4) & !\PWM1_FA03|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FA03|var_Dead_Count2\(4),
	datad => VCC,
	cin => \PWM1_FA03|Add1~7\,
	combout => \PWM1_FA03|Add1~9_combout\,
	cout => \PWM1_FA03|Add1~10\);

-- Location: LCCOMB_X26_Y19_N8
\PWM1_FA03|Add1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA03|Add1~17_combout\ = (\PWM1_FA03|Add1~9_combout\ & !\PWM1_FA03|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FA03|Add1~9_combout\,
	datac => \PWM1_FA03|comp_out~q\,
	combout => \PWM1_FA03|Add1~17_combout\);

-- Location: FF_X26_Y19_N9
\PWM1_FA03|var_Dead_Count2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FA03|Add1~17_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FA03|var_Dead_Count2\(4));

-- Location: LCCOMB_X26_Y19_N22
\PWM1_FA03|Add1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA03|Add1~11_combout\ = (\PWM1_FA03|var_Dead_Count2\(5) & (!\PWM1_FA03|Add1~10\)) # (!\PWM1_FA03|var_Dead_Count2\(5) & ((\PWM1_FA03|Add1~10\) # (GND)))
-- \PWM1_FA03|Add1~12\ = CARRY((!\PWM1_FA03|Add1~10\) # (!\PWM1_FA03|var_Dead_Count2\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FA03|var_Dead_Count2\(5),
	datad => VCC,
	cin => \PWM1_FA03|Add1~10\,
	combout => \PWM1_FA03|Add1~11_combout\,
	cout => \PWM1_FA03|Add1~12\);

-- Location: LCCOMB_X26_Y19_N10
\PWM1_FA03|Add1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA03|Add1~13_combout\ = (!\PWM1_FA03|comp_out~q\ & \PWM1_FA03|Add1~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FA03|comp_out~q\,
	datac => \PWM1_FA03|Add1~11_combout\,
	combout => \PWM1_FA03|Add1~13_combout\);

-- Location: FF_X26_Y19_N11
\PWM1_FA03|var_Dead_Count2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FA03|Add1~13_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FA03|var_Dead_Count2\(5));

-- Location: LCCOMB_X26_Y19_N24
\PWM1_FA03|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA03|Add1~14_combout\ = \PWM1_FA03|var_Dead_Count2\(6) $ (!\PWM1_FA03|Add1~12\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FA03|var_Dead_Count2\(6),
	cin => \PWM1_FA03|Add1~12\,
	combout => \PWM1_FA03|Add1~14_combout\);

-- Location: LCCOMB_X26_Y19_N26
\PWM1_FA03|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA03|Add1~16_combout\ = (!\PWM1_FA03|comp_out~q\ & \PWM1_FA03|Add1~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FA03|comp_out~q\,
	datad => \PWM1_FA03|Add1~14_combout\,
	combout => \PWM1_FA03|Add1~16_combout\);

-- Location: FF_X26_Y19_N27
\PWM1_FA03|var_Dead_Count2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FA03|Add1~16_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FA03|var_Dead_Count2\(6));

-- Location: LCCOMB_X26_Y19_N12
\PWM1_FA03|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA03|Add1~0_combout\ = (\PWM1_FA03|LessThan2~1_combout\ & (\PWM1_FA03|var_Dead_Count2\(0) $ (VCC))) # (!\PWM1_FA03|LessThan2~1_combout\ & (\PWM1_FA03|var_Dead_Count2\(0) & VCC))
-- \PWM1_FA03|Add1~1\ = CARRY((\PWM1_FA03|LessThan2~1_combout\ & \PWM1_FA03|var_Dead_Count2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FA03|LessThan2~1_combout\,
	datab => \PWM1_FA03|var_Dead_Count2\(0),
	datad => VCC,
	combout => \PWM1_FA03|Add1~0_combout\,
	cout => \PWM1_FA03|Add1~1\);

-- Location: LCCOMB_X27_Y19_N0
\PWM1_FA03|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA03|Add1~18_combout\ = (\PWM1_FA03|Add1~0_combout\ & !\PWM1_FA03|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FA03|Add1~0_combout\,
	datad => \PWM1_FA03|comp_out~q\,
	combout => \PWM1_FA03|Add1~18_combout\);

-- Location: FF_X27_Y19_N1
\PWM1_FA03|var_Dead_Count2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FA03|Add1~18_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FA03|var_Dead_Count2\(0));

-- Location: LCCOMB_X26_Y19_N30
\PWM1_FA03|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA03|LessThan2~0_combout\ = (((!\PWM1_FA03|var_Dead_Count2\(1) & !\PWM1_FA03|var_Dead_Count2\(0))) # (!\PWM1_FA03|var_Dead_Count2\(3))) # (!\PWM1_FA03|var_Dead_Count2\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FA03|var_Dead_Count2\(1),
	datab => \PWM1_FA03|var_Dead_Count2\(2),
	datac => \PWM1_FA03|var_Dead_Count2\(0),
	datad => \PWM1_FA03|var_Dead_Count2\(3),
	combout => \PWM1_FA03|LessThan2~0_combout\);

-- Location: LCCOMB_X26_Y19_N0
\PWM1_FA03|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA03|LessThan2~1_combout\ = (!\PWM1_FA03|var_Dead_Count2\(6) & (((!\PWM1_FA03|var_Dead_Count2\(4) & \PWM1_FA03|LessThan2~0_combout\)) # (!\PWM1_FA03|var_Dead_Count2\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FA03|var_Dead_Count2\(6),
	datab => \PWM1_FA03|var_Dead_Count2\(4),
	datac => \PWM1_FA03|LessThan2~0_combout\,
	datad => \PWM1_FA03|var_Dead_Count2\(5),
	combout => \PWM1_FA03|LessThan2~1_combout\);

-- Location: LCCOMB_X27_Y19_N4
\PWM1_FA03|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA03|Equal1~0_combout\ = (!\PWM1_FA03|Add1~2_combout\ & (\PWM1_FA03|Add1~0_combout\ & (\PWM1_FA03|Add1~4_combout\ & !\PWM1_FA03|comp_out~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FA03|Add1~2_combout\,
	datab => \PWM1_FA03|Add1~0_combout\,
	datac => \PWM1_FA03|Add1~4_combout\,
	datad => \PWM1_FA03|comp_out~q\,
	combout => \PWM1_FA03|Equal1~0_combout\);

-- Location: LCCOMB_X26_Y19_N2
\PWM1_FA03|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA03|Equal1~1_combout\ = (!\PWM1_FA03|Add1~17_combout\ & (\PWM1_FA03|Add1~8_combout\ & (\PWM1_FA03|Add1~13_combout\ & !\PWM1_FA03|Add1~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FA03|Add1~17_combout\,
	datab => \PWM1_FA03|Add1~8_combout\,
	datac => \PWM1_FA03|Add1~13_combout\,
	datad => \PWM1_FA03|Add1~16_combout\,
	combout => \PWM1_FA03|Equal1~1_combout\);

-- Location: LCCOMB_X26_Y19_N28
\PWM1_FA03|port_PWM02~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FA03|port_PWM02~0_combout\ = (\PWM1_FA03|Equal1~0_combout\ & ((\PWM1_FA03|Equal1~1_combout\) # ((!\PWM1_FA03|comp_out~q\ & \PWM1_FA03|port_PWM02~q\)))) # (!\PWM1_FA03|Equal1~0_combout\ & (!\PWM1_FA03|comp_out~q\ & (\PWM1_FA03|port_PWM02~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FA03|Equal1~0_combout\,
	datab => \PWM1_FA03|comp_out~q\,
	datac => \PWM1_FA03|port_PWM02~q\,
	datad => \PWM1_FA03|Equal1~1_combout\,
	combout => \PWM1_FA03|port_PWM02~0_combout\);

-- Location: FF_X26_Y19_N29
\PWM1_FA03|port_PWM02\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FA03|port_PWM02~0_combout\,
	clrn => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FA03|port_PWM02~q\);

-- Location: LCCOMB_X19_Y21_N0
\ucr2|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr2|Add1~0_combout\ = (\ucr2|c_int\(1) & (!\ucr6|c_int\(0) & VCC)) # (!\ucr2|c_int\(1) & (\ucr6|c_int\(0) $ (GND)))
-- \ucr2|Add1~1\ = CARRY((!\ucr2|c_int\(1) & !\ucr6|c_int\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr2|c_int\(1),
	datab => \ucr6|c_int\(0),
	datad => VCC,
	combout => \ucr2|Add1~0_combout\,
	cout => \ucr2|Add1~1\);

-- Location: LCCOMB_X18_Y20_N0
\ucr2|Add2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr2|Add2~1_cout\ = CARRY(!\ucr6|c_int\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr6|c_int\(0),
	datad => VCC,
	cout => \ucr2|Add2~1_cout\);

-- Location: LCCOMB_X18_Y20_N2
\ucr2|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr2|Add2~2_combout\ = (\ucr2|c_int\(1) & (!\ucr2|Add2~1_cout\)) # (!\ucr2|c_int\(1) & (\ucr2|Add2~1_cout\ & VCC))
-- \ucr2|Add2~3\ = CARRY((\ucr2|c_int\(1) & !\ucr2|Add2~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr2|c_int\(1),
	datad => VCC,
	cin => \ucr2|Add2~1_cout\,
	combout => \ucr2|Add2~2_combout\,
	cout => \ucr2|Add2~3\);

-- Location: LCCOMB_X18_Y21_N4
\ucr2|Add2~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr2|Add2~31_combout\ = (\ucr2|c_int[15]~8_combout\ & ((!\ucr2|Add2~2_combout\))) # (!\ucr2|c_int[15]~8_combout\ & (!\ucr2|Add1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ucr2|c_int[15]~8_combout\,
	datac => \ucr2|Add1~0_combout\,
	datad => \ucr2|Add2~2_combout\,
	combout => \ucr2|Add2~31_combout\);

-- Location: FF_X18_Y21_N5
\ucr2|c_int[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr2|Add2~31_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr2|c_int\(1));

-- Location: LCCOMB_X18_Y20_N4
\ucr2|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr2|Add2~4_combout\ = (\ucr2|c_int\(2) & (\ucr2|Add2~3\ $ (GND))) # (!\ucr2|c_int\(2) & ((GND) # (!\ucr2|Add2~3\)))
-- \ucr2|Add2~5\ = CARRY((!\ucr2|Add2~3\) # (!\ucr2|c_int\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ucr2|c_int\(2),
	datad => VCC,
	cin => \ucr2|Add2~3\,
	combout => \ucr2|Add2~4_combout\,
	cout => \ucr2|Add2~5\);

-- Location: LCCOMB_X19_Y21_N2
\ucr2|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr2|Add1~2_combout\ = (\ucr2|c_int\(2) & ((\ucr2|Add1~1\) # (GND))) # (!\ucr2|c_int\(2) & (!\ucr2|Add1~1\))
-- \ucr2|Add1~3\ = CARRY((\ucr2|c_int\(2)) # (!\ucr2|Add1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ucr2|c_int\(2),
	datad => VCC,
	cin => \ucr2|Add1~1\,
	combout => \ucr2|Add1~2_combout\,
	cout => \ucr2|Add1~3\);

-- Location: LCCOMB_X19_Y20_N10
\ucr2|Add2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr2|Add2~30_combout\ = (\ucr2|c_int[15]~8_combout\ & (!\ucr2|Add2~4_combout\)) # (!\ucr2|c_int[15]~8_combout\ & ((!\ucr2|Add1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011100100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr2|c_int[15]~8_combout\,
	datab => \ucr2|Add2~4_combout\,
	datac => \ucr2|Add1~2_combout\,
	combout => \ucr2|Add2~30_combout\);

-- Location: FF_X19_Y20_N11
\ucr2|c_int[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr2|Add2~30_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr2|c_int\(2));

-- Location: LCCOMB_X18_Y20_N6
\ucr2|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr2|Add2~6_combout\ = (\ucr2|c_int\(3) & (\ucr2|Add2~5\ & VCC)) # (!\ucr2|c_int\(3) & (!\ucr2|Add2~5\))
-- \ucr2|Add2~7\ = CARRY((!\ucr2|c_int\(3) & !\ucr2|Add2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ucr2|c_int\(3),
	datad => VCC,
	cin => \ucr2|Add2~5\,
	combout => \ucr2|Add2~6_combout\,
	cout => \ucr2|Add2~7\);

-- Location: LCCOMB_X19_Y21_N4
\ucr2|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr2|Add1~4_combout\ = (\ucr2|c_int\(3) & (\ucr2|Add1~3\ $ (GND))) # (!\ucr2|c_int\(3) & (!\ucr2|Add1~3\ & VCC))
-- \ucr2|Add1~5\ = CARRY((\ucr2|c_int\(3) & !\ucr2|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ucr2|c_int\(3),
	datad => VCC,
	cin => \ucr2|Add1~3\,
	combout => \ucr2|Add1~4_combout\,
	cout => \ucr2|Add1~5\);

-- Location: LCCOMB_X19_Y20_N8
\ucr2|Add2~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr2|Add2~29_combout\ = (\ucr2|c_int[15]~8_combout\ & (\ucr2|Add2~6_combout\)) # (!\ucr2|c_int[15]~8_combout\ & ((\ucr2|Add1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr2|c_int[15]~8_combout\,
	datac => \ucr2|Add2~6_combout\,
	datad => \ucr2|Add1~4_combout\,
	combout => \ucr2|Add2~29_combout\);

-- Location: FF_X19_Y20_N9
\ucr2|c_int[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr2|Add2~29_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr2|c_int\(3));

-- Location: LCCOMB_X18_Y20_N8
\ucr2|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr2|Add2~8_combout\ = (\ucr2|c_int\(4) & (\ucr2|Add2~7\ $ (GND))) # (!\ucr2|c_int\(4) & ((GND) # (!\ucr2|Add2~7\)))
-- \ucr2|Add2~9\ = CARRY((!\ucr2|Add2~7\) # (!\ucr2|c_int\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ucr2|c_int\(4),
	datad => VCC,
	cin => \ucr2|Add2~7\,
	combout => \ucr2|Add2~8_combout\,
	cout => \ucr2|Add2~9\);

-- Location: LCCOMB_X19_Y21_N6
\ucr2|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr2|Add1~6_combout\ = (\ucr2|c_int\(4) & ((\ucr2|Add1~5\) # (GND))) # (!\ucr2|c_int\(4) & (!\ucr2|Add1~5\))
-- \ucr2|Add1~7\ = CARRY((\ucr2|c_int\(4)) # (!\ucr2|Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr2|c_int\(4),
	datad => VCC,
	cin => \ucr2|Add1~5\,
	combout => \ucr2|Add1~6_combout\,
	cout => \ucr2|Add1~7\);

-- Location: LCCOMB_X19_Y20_N22
\ucr2|Add2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr2|Add2~28_combout\ = (\ucr2|c_int[15]~8_combout\ & (!\ucr2|Add2~8_combout\)) # (!\ucr2|c_int[15]~8_combout\ & ((!\ucr2|Add1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr2|Add2~8_combout\,
	datab => \ucr2|Add1~6_combout\,
	datad => \ucr2|c_int[15]~8_combout\,
	combout => \ucr2|Add2~28_combout\);

-- Location: FF_X19_Y20_N23
\ucr2|c_int[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr2|Add2~28_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr2|c_int\(4));

-- Location: LCCOMB_X18_Y20_N10
\ucr2|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr2|Add2~10_combout\ = (\ucr2|c_int\(5) & (!\ucr2|Add2~9\)) # (!\ucr2|c_int\(5) & (\ucr2|Add2~9\ & VCC))
-- \ucr2|Add2~11\ = CARRY((\ucr2|c_int\(5) & !\ucr2|Add2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr2|c_int\(5),
	datad => VCC,
	cin => \ucr2|Add2~9\,
	combout => \ucr2|Add2~10_combout\,
	cout => \ucr2|Add2~11\);

-- Location: LCCOMB_X19_Y21_N8
\ucr2|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr2|Add1~8_combout\ = (\ucr2|c_int\(5) & (!\ucr2|Add1~7\ & VCC)) # (!\ucr2|c_int\(5) & (\ucr2|Add1~7\ $ (GND)))
-- \ucr2|Add1~9\ = CARRY((!\ucr2|c_int\(5) & !\ucr2|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr2|c_int\(5),
	datad => VCC,
	cin => \ucr2|Add1~7\,
	combout => \ucr2|Add1~8_combout\,
	cout => \ucr2|Add1~9\);

-- Location: LCCOMB_X19_Y20_N20
\ucr2|Add2~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr2|Add2~27_combout\ = (\ucr2|c_int[15]~8_combout\ & (!\ucr2|Add2~10_combout\)) # (!\ucr2|c_int[15]~8_combout\ & ((!\ucr2|Add1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr2|Add2~10_combout\,
	datac => \ucr2|Add1~8_combout\,
	datad => \ucr2|c_int[15]~8_combout\,
	combout => \ucr2|Add2~27_combout\);

-- Location: FF_X19_Y20_N21
\ucr2|c_int[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr2|Add2~27_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr2|c_int\(5));

-- Location: LCCOMB_X18_Y20_N12
\ucr2|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr2|Add2~12_combout\ = (\ucr2|c_int\(6) & ((GND) # (!\ucr2|Add2~11\))) # (!\ucr2|c_int\(6) & (\ucr2|Add2~11\ $ (GND)))
-- \ucr2|Add2~13\ = CARRY((\ucr2|c_int\(6)) # (!\ucr2|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr2|c_int\(6),
	datad => VCC,
	cin => \ucr2|Add2~11\,
	combout => \ucr2|Add2~12_combout\,
	cout => \ucr2|Add2~13\);

-- Location: LCCOMB_X19_Y21_N10
\ucr2|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr2|Add1~10_combout\ = (\ucr2|c_int\(6) & (!\ucr2|Add1~9\)) # (!\ucr2|c_int\(6) & ((\ucr2|Add1~9\) # (GND)))
-- \ucr2|Add1~11\ = CARRY((!\ucr2|Add1~9\) # (!\ucr2|c_int\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr2|c_int\(6),
	datad => VCC,
	cin => \ucr2|Add1~9\,
	combout => \ucr2|Add1~10_combout\,
	cout => \ucr2|Add1~11\);

-- Location: LCCOMB_X19_Y20_N30
\ucr2|Add2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr2|Add2~26_combout\ = (\ucr2|c_int[15]~8_combout\ & (\ucr2|Add2~12_combout\)) # (!\ucr2|c_int[15]~8_combout\ & ((\ucr2|Add1~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr2|Add2~12_combout\,
	datac => \ucr2|Add1~10_combout\,
	datad => \ucr2|c_int[15]~8_combout\,
	combout => \ucr2|Add2~26_combout\);

-- Location: FF_X19_Y20_N31
\ucr2|c_int[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr2|Add2~26_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr2|c_int\(6));

-- Location: LCCOMB_X18_Y20_N14
\ucr2|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr2|Add2~14_combout\ = (\ucr2|c_int\(7) & (\ucr2|Add2~13\ & VCC)) # (!\ucr2|c_int\(7) & (!\ucr2|Add2~13\))
-- \ucr2|Add2~15\ = CARRY((!\ucr2|c_int\(7) & !\ucr2|Add2~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ucr2|c_int\(7),
	datad => VCC,
	cin => \ucr2|Add2~13\,
	combout => \ucr2|Add2~14_combout\,
	cout => \ucr2|Add2~15\);

-- Location: LCCOMB_X19_Y21_N12
\ucr2|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr2|Add1~12_combout\ = (\ucr2|c_int\(7) & (\ucr2|Add1~11\ $ (GND))) # (!\ucr2|c_int\(7) & (!\ucr2|Add1~11\ & VCC))
-- \ucr2|Add1~13\ = CARRY((\ucr2|c_int\(7) & !\ucr2|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ucr2|c_int\(7),
	datad => VCC,
	cin => \ucr2|Add1~11\,
	combout => \ucr2|Add1~12_combout\,
	cout => \ucr2|Add1~13\);

-- Location: LCCOMB_X19_Y20_N24
\ucr2|Add2~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr2|Add2~25_combout\ = (\ucr2|c_int[15]~8_combout\ & (\ucr2|Add2~14_combout\)) # (!\ucr2|c_int[15]~8_combout\ & ((\ucr2|Add1~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr2|Add2~14_combout\,
	datac => \ucr2|Add1~12_combout\,
	datad => \ucr2|c_int[15]~8_combout\,
	combout => \ucr2|Add2~25_combout\);

-- Location: FF_X19_Y20_N25
\ucr2|c_int[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr2|Add2~25_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr2|c_int\(7));

-- Location: LCCOMB_X18_Y20_N16
\ucr2|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr2|Add2~16_combout\ = (\ucr2|c_int\(8) & (\ucr2|Add2~15\ $ (GND))) # (!\ucr2|c_int\(8) & ((GND) # (!\ucr2|Add2~15\)))
-- \ucr2|Add2~17\ = CARRY((!\ucr2|Add2~15\) # (!\ucr2|c_int\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ucr2|c_int\(8),
	datad => VCC,
	cin => \ucr2|Add2~15\,
	combout => \ucr2|Add2~16_combout\,
	cout => \ucr2|Add2~17\);

-- Location: LCCOMB_X19_Y21_N14
\ucr2|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr2|Add1~14_combout\ = (\ucr2|c_int\(8) & ((\ucr2|Add1~13\) # (GND))) # (!\ucr2|c_int\(8) & (!\ucr2|Add1~13\))
-- \ucr2|Add1~15\ = CARRY((\ucr2|c_int\(8)) # (!\ucr2|Add1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr2|c_int\(8),
	datad => VCC,
	cin => \ucr2|Add1~13\,
	combout => \ucr2|Add1~14_combout\,
	cout => \ucr2|Add1~15\);

-- Location: LCCOMB_X19_Y21_N30
\ucr2|Add2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr2|Add2~24_combout\ = (\ucr2|c_int[15]~8_combout\ & (!\ucr2|Add2~16_combout\)) # (!\ucr2|c_int[15]~8_combout\ & ((!\ucr2|Add1~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011101000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr2|Add2~16_combout\,
	datab => \ucr2|c_int[15]~8_combout\,
	datac => \ucr2|Add1~14_combout\,
	combout => \ucr2|Add2~24_combout\);

-- Location: FF_X19_Y21_N31
\ucr2|c_int[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr2|Add2~24_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr2|c_int\(8));

-- Location: LCCOMB_X20_Y20_N0
\ucr2|c_int[15]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr2|c_int[15]~6_combout\ = (((\ucr2|c_int\(3)) # (!\ucr2|c_int\(8))) # (!\ucr2|c_int\(4))) # (!\ucr2|c_int\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr2|c_int\(5),
	datab => \ucr2|c_int\(4),
	datac => \ucr2|c_int\(3),
	datad => \ucr2|c_int\(8),
	combout => \ucr2|c_int[15]~6_combout\);

-- Location: LCCOMB_X20_Y20_N28
\ucr2|c_int[15]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr2|c_int[15]~7_combout\ = (((\ucr2|c_int[15]~6_combout\) # (!\ucr6|c_int\(0))) # (!\ucr2|c_int\(2))) # (!\ucr2|c_int\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr2|c_int\(1),
	datab => \ucr2|c_int\(2),
	datac => \ucr6|c_int\(0),
	datad => \ucr2|c_int[15]~6_combout\,
	combout => \ucr2|c_int[15]~7_combout\);

-- Location: LCCOMB_X18_Y20_N18
\ucr2|Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr2|Add2~18_combout\ = (\ucr2|c_int\(9) & (\ucr2|Add2~17\ & VCC)) # (!\ucr2|c_int\(9) & (!\ucr2|Add2~17\))
-- \ucr2|Add2~19\ = CARRY((!\ucr2|c_int\(9) & !\ucr2|Add2~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr2|c_int\(9),
	datad => VCC,
	cin => \ucr2|Add2~17\,
	combout => \ucr2|Add2~18_combout\,
	cout => \ucr2|Add2~19\);

-- Location: LCCOMB_X19_Y21_N16
\ucr2|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr2|Add1~16_combout\ = (\ucr2|c_int\(9) & (\ucr2|Add1~15\ $ (GND))) # (!\ucr2|c_int\(9) & (!\ucr2|Add1~15\ & VCC))
-- \ucr2|Add1~17\ = CARRY((\ucr2|c_int\(9) & !\ucr2|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr2|c_int\(9),
	datad => VCC,
	cin => \ucr2|Add1~15\,
	combout => \ucr2|Add1~16_combout\,
	cout => \ucr2|Add1~17\);

-- Location: LCCOMB_X19_Y20_N6
\ucr2|Add2~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr2|Add2~23_combout\ = (\ucr2|c_int[15]~8_combout\ & (\ucr2|Add2~18_combout\)) # (!\ucr2|c_int[15]~8_combout\ & ((\ucr2|Add1~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr2|c_int[15]~8_combout\,
	datab => \ucr2|Add2~18_combout\,
	datad => \ucr2|Add1~16_combout\,
	combout => \ucr2|Add2~23_combout\);

-- Location: FF_X19_Y20_N7
\ucr2|c_int[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr2|Add2~23_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr2|c_int\(9));

-- Location: LCCOMB_X18_Y20_N20
\ucr2|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr2|Add2~20_combout\ = (\ucr2|c_int\(10) & (\ucr2|Add2~19\ $ (GND))) # (!\ucr2|c_int\(10) & ((GND) # (!\ucr2|Add2~19\)))
-- \ucr2|Add2~21\ = CARRY((!\ucr2|Add2~19\) # (!\ucr2|c_int\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ucr2|c_int\(10),
	datad => VCC,
	cin => \ucr2|Add2~19\,
	combout => \ucr2|Add2~20_combout\,
	cout => \ucr2|Add2~21\);

-- Location: LCCOMB_X19_Y21_N18
\ucr2|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr2|Add1~18_combout\ = (\ucr2|c_int\(10) & ((\ucr2|Add1~17\) # (GND))) # (!\ucr2|c_int\(10) & (!\ucr2|Add1~17\))
-- \ucr2|Add1~19\ = CARRY((\ucr2|c_int\(10)) # (!\ucr2|Add1~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr2|c_int\(10),
	datad => VCC,
	cin => \ucr2|Add1~17\,
	combout => \ucr2|Add1~18_combout\,
	cout => \ucr2|Add1~19\);

-- Location: LCCOMB_X19_Y20_N28
\ucr2|Add2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr2|Add2~22_combout\ = (\ucr2|c_int[15]~8_combout\ & (!\ucr2|Add2~20_combout\)) # (!\ucr2|c_int[15]~8_combout\ & ((!\ucr2|Add1~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ucr2|Add2~20_combout\,
	datac => \ucr2|Add1~18_combout\,
	datad => \ucr2|c_int[15]~8_combout\,
	combout => \ucr2|Add2~22_combout\);

-- Location: FF_X19_Y20_N29
\ucr2|c_int[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr2|Add2~22_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr2|c_int\(10));

-- Location: LCCOMB_X19_Y20_N18
\ucr2|c_int[15]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr2|c_int[15]~5_combout\ = (\ucr2|c_int\(7)) # (((\ucr2|c_int\(6)) # (\ucr2|c_int\(9))) # (!\ucr2|c_int\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr2|c_int\(7),
	datab => \ucr2|c_int\(10),
	datac => \ucr2|c_int\(6),
	datad => \ucr2|c_int\(9),
	combout => \ucr2|c_int[15]~5_combout\);

-- Location: FF_X19_Y20_N13
\ucr2|dir_int\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr2|c_int[15]~8_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr2|dir_int~q\);

-- Location: LCCOMB_X18_Y20_N22
\ucr2|Add2~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr2|Add2~32_combout\ = (\ucr2|c_int\(11) & (\ucr2|Add2~21\ & VCC)) # (!\ucr2|c_int\(11) & (!\ucr2|Add2~21\))
-- \ucr2|Add2~33\ = CARRY((!\ucr2|c_int\(11) & !\ucr2|Add2~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ucr2|c_int\(11),
	datad => VCC,
	cin => \ucr2|Add2~21\,
	combout => \ucr2|Add2~32_combout\,
	cout => \ucr2|Add2~33\);

-- Location: LCCOMB_X19_Y21_N20
\ucr2|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr2|Add1~20_combout\ = (\ucr2|c_int\(11) & (\ucr2|Add1~19\ $ (GND))) # (!\ucr2|c_int\(11) & (!\ucr2|Add1~19\ & VCC))
-- \ucr2|Add1~21\ = CARRY((\ucr2|c_int\(11) & !\ucr2|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ucr2|c_int\(11),
	datad => VCC,
	cin => \ucr2|Add1~19\,
	combout => \ucr2|Add1~20_combout\,
	cout => \ucr2|Add1~21\);

-- Location: LCCOMB_X19_Y20_N16
\ucr2|Add2~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr2|Add2~46_combout\ = (\ucr2|c_int[15]~8_combout\ & (\ucr2|Add2~32_combout\)) # (!\ucr2|c_int[15]~8_combout\ & ((\ucr2|Add1~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ucr2|Add2~32_combout\,
	datac => \ucr2|Add1~20_combout\,
	datad => \ucr2|c_int[15]~8_combout\,
	combout => \ucr2|Add2~46_combout\);

-- Location: FF_X19_Y20_N17
\ucr2|c_int[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr2|Add2~46_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr2|c_int\(11));

-- Location: LCCOMB_X19_Y20_N26
\ucr2|c_int[15]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr2|c_int[15]~0_combout\ = (\ucr2|c_int\(11)) # (((\ucr2|c_int\(9) & !\ucr2|c_int\(10))) # (!\PWM2_FC01|LessThan0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr2|c_int\(9),
	datab => \ucr2|c_int\(10),
	datac => \ucr2|c_int\(11),
	datad => \PWM2_FC01|LessThan0~0_combout\,
	combout => \ucr2|c_int[15]~0_combout\);

-- Location: LCCOMB_X19_Y20_N14
\ucr2|c_int[15]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr2|c_int[15]~2_combout\ = (!\ucr2|c_int\(7) & !\ucr2|c_int\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr2|c_int\(7),
	datac => \ucr2|c_int\(6),
	combout => \ucr2|c_int[15]~2_combout\);

-- Location: LCCOMB_X19_Y20_N4
\ucr2|c_int[15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr2|c_int[15]~1_combout\ = (\ucr2|c_int\(3)) # ((!\ucr2|c_int\(2) & (!\ucr6|c_int\(0) & !\ucr2|c_int\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr2|c_int\(2),
	datab => \ucr2|c_int\(3),
	datac => \ucr6|c_int\(0),
	datad => \ucr2|c_int\(1),
	combout => \ucr2|c_int[15]~1_combout\);

-- Location: LCCOMB_X19_Y20_N0
\ucr2|c_int[15]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr2|c_int[15]~3_combout\ = ((!\ucr2|c_int\(4) & (\ucr2|c_int[15]~1_combout\ & !\ucr2|c_int\(5)))) # (!\ucr2|c_int[15]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr2|c_int\(4),
	datab => \ucr2|c_int[15]~2_combout\,
	datac => \ucr2|c_int[15]~1_combout\,
	datad => \ucr2|c_int\(5),
	combout => \ucr2|c_int[15]~3_combout\);

-- Location: LCCOMB_X19_Y20_N2
\ucr2|c_int[15]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr2|c_int[15]~4_combout\ = (\ucr2|c_int[15]~0_combout\) # ((\ucr2|c_int[15]~3_combout\ & (!\ucr2|c_int\(8) & !\ucr2|c_int\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr2|c_int[15]~0_combout\,
	datab => \ucr2|c_int[15]~3_combout\,
	datac => \ucr2|c_int\(8),
	datad => \ucr2|c_int\(10),
	combout => \ucr2|c_int[15]~4_combout\);

-- Location: LCCOMB_X19_Y20_N12
\ucr2|c_int[15]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr2|c_int[15]~8_combout\ = (\ucr2|c_int[15]~4_combout\) # ((\ucr2|dir_int~q\ & ((\ucr2|c_int[15]~7_combout\) # (\ucr2|c_int[15]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr2|c_int[15]~7_combout\,
	datab => \ucr2|c_int[15]~5_combout\,
	datac => \ucr2|dir_int~q\,
	datad => \ucr2|c_int[15]~4_combout\,
	combout => \ucr2|c_int[15]~8_combout\);

-- Location: LCCOMB_X18_Y20_N24
\ucr2|Add2~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr2|Add2~34_combout\ = (\ucr2|c_int\(12) & ((GND) # (!\ucr2|Add2~33\))) # (!\ucr2|c_int\(12) & (\ucr2|Add2~33\ $ (GND)))
-- \ucr2|Add2~35\ = CARRY((\ucr2|c_int\(12)) # (!\ucr2|Add2~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr2|c_int\(12),
	datad => VCC,
	cin => \ucr2|Add2~33\,
	combout => \ucr2|Add2~34_combout\,
	cout => \ucr2|Add2~35\);

-- Location: LCCOMB_X19_Y21_N22
\ucr2|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr2|Add1~22_combout\ = (\ucr2|c_int\(12) & (!\ucr2|Add1~21\)) # (!\ucr2|c_int\(12) & ((\ucr2|Add1~21\) # (GND)))
-- \ucr2|Add1~23\ = CARRY((!\ucr2|Add1~21\) # (!\ucr2|c_int\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr2|c_int\(12),
	datad => VCC,
	cin => \ucr2|Add1~21\,
	combout => \ucr2|Add1~22_combout\,
	cout => \ucr2|Add1~23\);

-- Location: LCCOMB_X18_Y21_N0
\ucr2|Add2~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr2|Add2~45_combout\ = (\ucr2|c_int[15]~8_combout\ & (\ucr2|Add2~34_combout\)) # (!\ucr2|c_int[15]~8_combout\ & ((\ucr2|Add1~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ucr2|Add2~34_combout\,
	datac => \ucr2|c_int[15]~8_combout\,
	datad => \ucr2|Add1~22_combout\,
	combout => \ucr2|Add2~45_combout\);

-- Location: FF_X18_Y21_N1
\ucr2|c_int[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr2|Add2~45_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr2|c_int\(12));

-- Location: LCCOMB_X18_Y20_N26
\ucr2|Add2~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr2|Add2~36_combout\ = (\ucr2|c_int\(13) & (\ucr2|Add2~35\ & VCC)) # (!\ucr2|c_int\(13) & (!\ucr2|Add2~35\))
-- \ucr2|Add2~37\ = CARRY((!\ucr2|c_int\(13) & !\ucr2|Add2~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ucr2|c_int\(13),
	datad => VCC,
	cin => \ucr2|Add2~35\,
	combout => \ucr2|Add2~36_combout\,
	cout => \ucr2|Add2~37\);

-- Location: LCCOMB_X19_Y21_N24
\ucr2|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr2|Add1~24_combout\ = (\ucr2|c_int\(13) & (\ucr2|Add1~23\ $ (GND))) # (!\ucr2|c_int\(13) & (!\ucr2|Add1~23\ & VCC))
-- \ucr2|Add1~25\ = CARRY((\ucr2|c_int\(13) & !\ucr2|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ucr2|c_int\(13),
	datad => VCC,
	cin => \ucr2|Add1~23\,
	combout => \ucr2|Add1~24_combout\,
	cout => \ucr2|Add1~25\);

-- Location: LCCOMB_X18_Y21_N6
\ucr2|Add2~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr2|Add2~44_combout\ = (\ucr2|c_int[15]~8_combout\ & (\ucr2|Add2~36_combout\)) # (!\ucr2|c_int[15]~8_combout\ & ((\ucr2|Add1~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ucr2|c_int[15]~8_combout\,
	datac => \ucr2|Add2~36_combout\,
	datad => \ucr2|Add1~24_combout\,
	combout => \ucr2|Add2~44_combout\);

-- Location: FF_X18_Y21_N7
\ucr2|c_int[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr2|Add2~44_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr2|c_int\(13));

-- Location: LCCOMB_X18_Y20_N28
\ucr2|Add2~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr2|Add2~38_combout\ = (\ucr2|c_int\(14) & ((GND) # (!\ucr2|Add2~37\))) # (!\ucr2|c_int\(14) & (\ucr2|Add2~37\ $ (GND)))
-- \ucr2|Add2~39\ = CARRY((\ucr2|c_int\(14)) # (!\ucr2|Add2~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr2|c_int\(14),
	datad => VCC,
	cin => \ucr2|Add2~37\,
	combout => \ucr2|Add2~38_combout\,
	cout => \ucr2|Add2~39\);

-- Location: LCCOMB_X19_Y21_N26
\ucr2|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr2|Add1~26_combout\ = (\ucr2|c_int\(14) & (!\ucr2|Add1~25\)) # (!\ucr2|c_int\(14) & ((\ucr2|Add1~25\) # (GND)))
-- \ucr2|Add1~27\ = CARRY((!\ucr2|Add1~25\) # (!\ucr2|c_int\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr2|c_int\(14),
	datad => VCC,
	cin => \ucr2|Add1~25\,
	combout => \ucr2|Add1~26_combout\,
	cout => \ucr2|Add1~27\);

-- Location: LCCOMB_X18_Y21_N8
\ucr2|Add2~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr2|Add2~43_combout\ = (\ucr2|c_int[15]~8_combout\ & (\ucr2|Add2~38_combout\)) # (!\ucr2|c_int[15]~8_combout\ & ((\ucr2|Add1~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ucr2|c_int[15]~8_combout\,
	datac => \ucr2|Add2~38_combout\,
	datad => \ucr2|Add1~26_combout\,
	combout => \ucr2|Add2~43_combout\);

-- Location: FF_X18_Y21_N9
\ucr2|c_int[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr2|Add2~43_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr2|c_int\(14));

-- Location: LCCOMB_X18_Y20_N30
\ucr2|Add2~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr2|Add2~40_combout\ = \ucr2|Add2~39\ $ (!\ucr2|c_int\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \ucr2|c_int\(15),
	cin => \ucr2|Add2~39\,
	combout => \ucr2|Add2~40_combout\);

-- Location: LCCOMB_X19_Y21_N28
\ucr2|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr2|Add1~28_combout\ = \ucr2|Add1~27\ $ (!\ucr2|c_int\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \ucr2|c_int\(15),
	cin => \ucr2|Add1~27\,
	combout => \ucr2|Add1~28_combout\);

-- Location: LCCOMB_X18_Y21_N2
\ucr2|Add2~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr2|Add2~42_combout\ = (\ucr2|c_int[15]~8_combout\ & (\ucr2|Add2~40_combout\)) # (!\ucr2|c_int[15]~8_combout\ & ((\ucr2|Add1~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ucr2|Add2~40_combout\,
	datac => \ucr2|c_int[15]~8_combout\,
	datad => \ucr2|Add1~28_combout\,
	combout => \ucr2|Add2~42_combout\);

-- Location: FF_X18_Y21_N3
\ucr2|c_int[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr2|Add2~42_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr2|c_int\(15));

-- Location: LCCOMB_X18_Y21_N10
\PWM2_FC01|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC01|LessThan0~0_combout\ = (!\ucr2|c_int\(13) & (!\ucr2|c_int\(12) & (!\ucr2|c_int\(14) & !\ucr2|c_int\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr2|c_int\(13),
	datab => \ucr2|c_int\(12),
	datac => \ucr2|c_int\(14),
	datad => \ucr2|c_int\(15),
	combout => \PWM2_FC01|LessThan0~0_combout\);

-- Location: LCCOMB_X21_Y20_N10
\PWM2_FA01|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA01|LessThan0~1_cout\ = CARRY((\ucr6|c_int\(0) & \PWM2_FA03|comp_int\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr6|c_int\(0),
	datab => \PWM2_FA03|comp_int\(0),
	datad => VCC,
	cout => \PWM2_FA01|LessThan0~1_cout\);

-- Location: LCCOMB_X21_Y20_N12
\PWM2_FA01|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA01|LessThan0~3_cout\ = CARRY((\ucr2|c_int\(1) & (!\PWM2_FA03|comp_int\(1) & !\PWM2_FA01|LessThan0~1_cout\)) # (!\ucr2|c_int\(1) & ((!\PWM2_FA01|LessThan0~1_cout\) # (!\PWM2_FA03|comp_int\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr2|c_int\(1),
	datab => \PWM2_FA03|comp_int\(1),
	datad => VCC,
	cin => \PWM2_FA01|LessThan0~1_cout\,
	cout => \PWM2_FA01|LessThan0~3_cout\);

-- Location: LCCOMB_X21_Y20_N14
\PWM2_FA01|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA01|LessThan0~5_cout\ = CARRY((\ucr2|c_int\(2) & ((\PWM2_FA03|comp_int\(2)) # (!\PWM2_FA01|LessThan0~3_cout\))) # (!\ucr2|c_int\(2) & (\PWM2_FA03|comp_int\(2) & !\PWM2_FA01|LessThan0~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr2|c_int\(2),
	datab => \PWM2_FA03|comp_int\(2),
	datad => VCC,
	cin => \PWM2_FA01|LessThan0~3_cout\,
	cout => \PWM2_FA01|LessThan0~5_cout\);

-- Location: LCCOMB_X21_Y20_N16
\PWM2_FA01|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA01|LessThan0~7_cout\ = CARRY((\ucr2|c_int\(3) & ((!\PWM2_FA01|LessThan0~5_cout\) # (!\PWM2_FA03|comp_int\(3)))) # (!\ucr2|c_int\(3) & (!\PWM2_FA03|comp_int\(3) & !\PWM2_FA01|LessThan0~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr2|c_int\(3),
	datab => \PWM2_FA03|comp_int\(3),
	datad => VCC,
	cin => \PWM2_FA01|LessThan0~5_cout\,
	cout => \PWM2_FA01|LessThan0~7_cout\);

-- Location: LCCOMB_X21_Y20_N18
\PWM2_FA01|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA01|LessThan0~9_cout\ = CARRY((\PWM2_FA03|comp_int\(4) & ((\ucr2|c_int\(4)) # (!\PWM2_FA01|LessThan0~7_cout\))) # (!\PWM2_FA03|comp_int\(4) & (\ucr2|c_int\(4) & !\PWM2_FA01|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA03|comp_int\(4),
	datab => \ucr2|c_int\(4),
	datad => VCC,
	cin => \PWM2_FA01|LessThan0~7_cout\,
	cout => \PWM2_FA01|LessThan0~9_cout\);

-- Location: LCCOMB_X21_Y20_N20
\PWM2_FA01|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA01|LessThan0~11_cout\ = CARRY((\ucr2|c_int\(5) & (!\PWM2_FA03|comp_int\(5) & !\PWM2_FA01|LessThan0~9_cout\)) # (!\ucr2|c_int\(5) & ((!\PWM2_FA01|LessThan0~9_cout\) # (!\PWM2_FA03|comp_int\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr2|c_int\(5),
	datab => \PWM2_FA03|comp_int\(5),
	datad => VCC,
	cin => \PWM2_FA01|LessThan0~9_cout\,
	cout => \PWM2_FA01|LessThan0~11_cout\);

-- Location: LCCOMB_X21_Y20_N22
\PWM2_FA01|LessThan0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA01|LessThan0~13_cout\ = CARRY((\ucr2|c_int\(6) & (\PWM2_FA03|comp_int\(6) & !\PWM2_FA01|LessThan0~11_cout\)) # (!\ucr2|c_int\(6) & ((\PWM2_FA03|comp_int\(6)) # (!\PWM2_FA01|LessThan0~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr2|c_int\(6),
	datab => \PWM2_FA03|comp_int\(6),
	datad => VCC,
	cin => \PWM2_FA01|LessThan0~11_cout\,
	cout => \PWM2_FA01|LessThan0~13_cout\);

-- Location: LCCOMB_X21_Y20_N24
\PWM2_FA01|LessThan0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA01|LessThan0~15_cout\ = CARRY((\ucr2|c_int\(7) & ((!\PWM2_FA01|LessThan0~13_cout\) # (!\PWM2_FA03|comp_int\(7)))) # (!\ucr2|c_int\(7) & (!\PWM2_FA03|comp_int\(7) & !\PWM2_FA01|LessThan0~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr2|c_int\(7),
	datab => \PWM2_FA03|comp_int\(7),
	datad => VCC,
	cin => \PWM2_FA01|LessThan0~13_cout\,
	cout => \PWM2_FA01|LessThan0~15_cout\);

-- Location: LCCOMB_X21_Y20_N26
\PWM2_FA01|LessThan0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA01|LessThan0~17_cout\ = CARRY((\ucr2|c_int\(8) & ((\PWM2_FA03|comp_int\(8)) # (!\PWM2_FA01|LessThan0~15_cout\))) # (!\ucr2|c_int\(8) & (\PWM2_FA03|comp_int\(8) & !\PWM2_FA01|LessThan0~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr2|c_int\(8),
	datab => \PWM2_FA03|comp_int\(8),
	datad => VCC,
	cin => \PWM2_FA01|LessThan0~15_cout\,
	cout => \PWM2_FA01|LessThan0~17_cout\);

-- Location: LCCOMB_X21_Y20_N28
\PWM2_FA01|LessThan0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA01|LessThan0~19_cout\ = CARRY((\PWM2_FA03|comp_int\(9) & (\ucr2|c_int\(9) & !\PWM2_FA01|LessThan0~17_cout\)) # (!\PWM2_FA03|comp_int\(9) & ((\ucr2|c_int\(9)) # (!\PWM2_FA01|LessThan0~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA03|comp_int\(9),
	datab => \ucr2|c_int\(9),
	datad => VCC,
	cin => \PWM2_FA01|LessThan0~17_cout\,
	cout => \PWM2_FA01|LessThan0~19_cout\);

-- Location: LCCOMB_X21_Y20_N30
\PWM2_FA01|LessThan0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA01|LessThan0~20_combout\ = (\PWM2_FA03|comp_int\(10) & ((\ucr2|c_int\(10)) # (!\PWM2_FA01|LessThan0~19_cout\))) # (!\PWM2_FA03|comp_int\(10) & (!\PWM2_FA01|LessThan0~19_cout\ & \ucr2|c_int\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FA03|comp_int\(10),
	datad => \ucr2|c_int\(10),
	cin => \PWM2_FA01|LessThan0~19_cout\,
	combout => \PWM2_FA01|LessThan0~20_combout\);

-- Location: LCCOMB_X21_Y20_N8
\PWM2_FA01|LessThan0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA01|LessThan0~22_combout\ = ((\ucr2|c_int\(11)) # (!\PWM2_FA01|LessThan0~20_combout\)) # (!\PWM2_FC01|LessThan0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC01|LessThan0~0_combout\,
	datac => \PWM2_FA01|LessThan0~20_combout\,
	datad => \ucr2|c_int\(11),
	combout => \PWM2_FA01|LessThan0~22_combout\);

-- Location: FF_X21_Y20_N9
\PWM2_FA01|comp_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FA01|LessThan0~22_combout\,
	clrn => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FA01|comp_out~q\);

-- Location: LCCOMB_X18_Y18_N20
\PWM2_FA01|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA01|Add1~20_combout\ = (!\PWM2_FA01|comp_out~q\ & \PWM2_FA01|Add1~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM2_FA01|comp_out~q\,
	datad => \PWM2_FA01|Add1~4_combout\,
	combout => \PWM2_FA01|Add1~20_combout\);

-- Location: FF_X18_Y18_N21
\PWM2_FA01|var_Dead_Count2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FA01|Add1~20_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FA01|var_Dead_Count2\(2));

-- Location: LCCOMB_X18_Y18_N6
\PWM2_FA01|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA01|Add1~4_combout\ = (\PWM2_FA01|var_Dead_Count2\(2) & (\PWM2_FA01|Add1~3\ $ (GND))) # (!\PWM2_FA01|var_Dead_Count2\(2) & (!\PWM2_FA01|Add1~3\ & VCC))
-- \PWM2_FA01|Add1~5\ = CARRY((\PWM2_FA01|var_Dead_Count2\(2) & !\PWM2_FA01|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FA01|var_Dead_Count2\(2),
	datad => VCC,
	cin => \PWM2_FA01|Add1~3\,
	combout => \PWM2_FA01|Add1~4_combout\,
	cout => \PWM2_FA01|Add1~5\);

-- Location: LCCOMB_X18_Y18_N8
\PWM2_FA01|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA01|Add1~6_combout\ = (\PWM2_FA01|var_Dead_Count2\(3) & (!\PWM2_FA01|Add1~5\)) # (!\PWM2_FA01|var_Dead_Count2\(3) & ((\PWM2_FA01|Add1~5\) # (GND)))
-- \PWM2_FA01|Add1~7\ = CARRY((!\PWM2_FA01|Add1~5\) # (!\PWM2_FA01|var_Dead_Count2\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FA01|var_Dead_Count2\(3),
	datad => VCC,
	cin => \PWM2_FA01|Add1~5\,
	combout => \PWM2_FA01|Add1~6_combout\,
	cout => \PWM2_FA01|Add1~7\);

-- Location: LCCOMB_X19_Y18_N26
\PWM2_FA01|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA01|Add1~8_combout\ = (!\PWM2_FA01|comp_out~q\ & \PWM2_FA01|Add1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM2_FA01|comp_out~q\,
	datad => \PWM2_FA01|Add1~6_combout\,
	combout => \PWM2_FA01|Add1~8_combout\);

-- Location: FF_X18_Y18_N19
\PWM2_FA01|var_Dead_Count2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \PWM2_FA01|Add1~8_combout\,
	sload => VCC,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FA01|var_Dead_Count2\(3));

-- Location: LCCOMB_X18_Y18_N10
\PWM2_FA01|Add1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA01|Add1~9_combout\ = (\PWM2_FA01|var_Dead_Count2\(4) & (\PWM2_FA01|Add1~7\ $ (GND))) # (!\PWM2_FA01|var_Dead_Count2\(4) & (!\PWM2_FA01|Add1~7\ & VCC))
-- \PWM2_FA01|Add1~10\ = CARRY((\PWM2_FA01|var_Dead_Count2\(4) & !\PWM2_FA01|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA01|var_Dead_Count2\(4),
	datad => VCC,
	cin => \PWM2_FA01|Add1~7\,
	combout => \PWM2_FA01|Add1~9_combout\,
	cout => \PWM2_FA01|Add1~10\);

-- Location: LCCOMB_X18_Y18_N30
\PWM2_FA01|Add1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA01|Add1~17_combout\ = (!\PWM2_FA01|comp_out~q\ & \PWM2_FA01|Add1~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM2_FA01|comp_out~q\,
	datad => \PWM2_FA01|Add1~9_combout\,
	combout => \PWM2_FA01|Add1~17_combout\);

-- Location: FF_X18_Y18_N31
\PWM2_FA01|var_Dead_Count2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FA01|Add1~17_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FA01|var_Dead_Count2\(4));

-- Location: LCCOMB_X18_Y18_N12
\PWM2_FA01|Add1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA01|Add1~11_combout\ = (\PWM2_FA01|var_Dead_Count2\(5) & (!\PWM2_FA01|Add1~10\)) # (!\PWM2_FA01|var_Dead_Count2\(5) & ((\PWM2_FA01|Add1~10\) # (GND)))
-- \PWM2_FA01|Add1~12\ = CARRY((!\PWM2_FA01|Add1~10\) # (!\PWM2_FA01|var_Dead_Count2\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FA01|var_Dead_Count2\(5),
	datad => VCC,
	cin => \PWM2_FA01|Add1~10\,
	combout => \PWM2_FA01|Add1~11_combout\,
	cout => \PWM2_FA01|Add1~12\);

-- Location: LCCOMB_X18_Y18_N16
\PWM2_FA01|Add1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA01|Add1~13_combout\ = (!\PWM2_FA01|comp_out~q\ & \PWM2_FA01|Add1~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM2_FA01|comp_out~q\,
	datad => \PWM2_FA01|Add1~11_combout\,
	combout => \PWM2_FA01|Add1~13_combout\);

-- Location: FF_X18_Y18_N17
\PWM2_FA01|var_Dead_Count2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FA01|Add1~13_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FA01|var_Dead_Count2\(5));

-- Location: LCCOMB_X18_Y18_N14
\PWM2_FA01|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA01|Add1~14_combout\ = \PWM2_FA01|Add1~12\ $ (!\PWM2_FA01|var_Dead_Count2\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \PWM2_FA01|var_Dead_Count2\(6),
	cin => \PWM2_FA01|Add1~12\,
	combout => \PWM2_FA01|Add1~14_combout\);

-- Location: LCCOMB_X19_Y18_N0
\PWM2_FA01|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA01|Add1~16_combout\ = (!\PWM2_FA01|comp_out~q\ & \PWM2_FA01|Add1~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM2_FA01|comp_out~q\,
	datad => \PWM2_FA01|Add1~14_combout\,
	combout => \PWM2_FA01|Add1~16_combout\);

-- Location: FF_X18_Y18_N27
\PWM2_FA01|var_Dead_Count2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \PWM2_FA01|Add1~16_combout\,
	sload => VCC,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FA01|var_Dead_Count2\(6));

-- Location: LCCOMB_X18_Y18_N2
\PWM2_FA01|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA01|Add1~0_combout\ = (\PWM2_FA01|LessThan2~1_combout\ & (\PWM2_FA01|var_Dead_Count2\(0) $ (VCC))) # (!\PWM2_FA01|LessThan2~1_combout\ & (\PWM2_FA01|var_Dead_Count2\(0) & VCC))
-- \PWM2_FA01|Add1~1\ = CARRY((\PWM2_FA01|LessThan2~1_combout\ & \PWM2_FA01|var_Dead_Count2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA01|LessThan2~1_combout\,
	datab => \PWM2_FA01|var_Dead_Count2\(0),
	datad => VCC,
	combout => \PWM2_FA01|Add1~0_combout\,
	cout => \PWM2_FA01|Add1~1\);

-- Location: LCCOMB_X18_Y18_N24
\PWM2_FA01|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA01|Add1~18_combout\ = (!\PWM2_FA01|comp_out~q\ & \PWM2_FA01|Add1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM2_FA01|comp_out~q\,
	datad => \PWM2_FA01|Add1~0_combout\,
	combout => \PWM2_FA01|Add1~18_combout\);

-- Location: FF_X18_Y18_N25
\PWM2_FA01|var_Dead_Count2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FA01|Add1~18_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FA01|var_Dead_Count2\(0));

-- Location: LCCOMB_X18_Y18_N18
\PWM2_FA01|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA01|LessThan2~0_combout\ = (((!\PWM2_FA01|var_Dead_Count2\(1) & !\PWM2_FA01|var_Dead_Count2\(0))) # (!\PWM2_FA01|var_Dead_Count2\(3))) # (!\PWM2_FA01|var_Dead_Count2\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA01|var_Dead_Count2\(1),
	datab => \PWM2_FA01|var_Dead_Count2\(2),
	datac => \PWM2_FA01|var_Dead_Count2\(3),
	datad => \PWM2_FA01|var_Dead_Count2\(0),
	combout => \PWM2_FA01|LessThan2~0_combout\);

-- Location: LCCOMB_X18_Y18_N28
\PWM2_FA01|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA01|LessThan2~1_combout\ = (!\PWM2_FA01|var_Dead_Count2\(6) & (((!\PWM2_FA01|var_Dead_Count2\(4) & \PWM2_FA01|LessThan2~0_combout\)) # (!\PWM2_FA01|var_Dead_Count2\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA01|var_Dead_Count2\(4),
	datab => \PWM2_FA01|var_Dead_Count2\(6),
	datac => \PWM2_FA01|LessThan2~0_combout\,
	datad => \PWM2_FA01|var_Dead_Count2\(5),
	combout => \PWM2_FA01|LessThan2~1_combout\);

-- Location: LCCOMB_X18_Y18_N4
\PWM2_FA01|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA01|Add1~2_combout\ = (\PWM2_FA01|var_Dead_Count2\(1) & (!\PWM2_FA01|Add1~1\)) # (!\PWM2_FA01|var_Dead_Count2\(1) & ((\PWM2_FA01|Add1~1\) # (GND)))
-- \PWM2_FA01|Add1~3\ = CARRY((!\PWM2_FA01|Add1~1\) # (!\PWM2_FA01|var_Dead_Count2\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA01|var_Dead_Count2\(1),
	datad => VCC,
	cin => \PWM2_FA01|Add1~1\,
	combout => \PWM2_FA01|Add1~2_combout\,
	cout => \PWM2_FA01|Add1~3\);

-- Location: LCCOMB_X18_Y18_N0
\PWM2_FA01|Add1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA01|Add1~19_combout\ = (!\PWM2_FA01|comp_out~q\ & \PWM2_FA01|Add1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA01|comp_out~q\,
	datac => \PWM2_FA01|Add1~2_combout\,
	combout => \PWM2_FA01|Add1~19_combout\);

-- Location: FF_X18_Y18_N1
\PWM2_FA01|var_Dead_Count2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FA01|Add1~19_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FA01|var_Dead_Count2\(1));

-- Location: LCCOMB_X18_Y18_N22
\PWM2_FA01|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA01|Equal1~0_combout\ = (\PWM2_FA01|Add1~4_combout\ & (!\PWM2_FA01|Add1~2_combout\ & (!\PWM2_FA01|comp_out~q\ & \PWM2_FA01|Add1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA01|Add1~4_combout\,
	datab => \PWM2_FA01|Add1~2_combout\,
	datac => \PWM2_FA01|comp_out~q\,
	datad => \PWM2_FA01|Add1~0_combout\,
	combout => \PWM2_FA01|Equal1~0_combout\);

-- Location: LCCOMB_X18_Y18_N26
\PWM2_FA01|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA01|Equal1~1_combout\ = (\PWM2_FA01|Add1~8_combout\ & (\PWM2_FA01|Add1~13_combout\ & (!\PWM2_FA01|Add1~16_combout\ & !\PWM2_FA01|Add1~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA01|Add1~8_combout\,
	datab => \PWM2_FA01|Add1~13_combout\,
	datac => \PWM2_FA01|Add1~16_combout\,
	datad => \PWM2_FA01|Add1~17_combout\,
	combout => \PWM2_FA01|Equal1~1_combout\);

-- Location: LCCOMB_X19_Y18_N8
\PWM2_FA01|port_PWM02~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA01|port_PWM02~0_combout\ = (\PWM2_FA01|comp_out~q\ & (\PWM2_FA01|Equal1~0_combout\ & ((\PWM2_FA01|Equal1~1_combout\)))) # (!\PWM2_FA01|comp_out~q\ & ((\PWM2_FA01|port_PWM02~q\) # ((\PWM2_FA01|Equal1~0_combout\ & \PWM2_FA01|Equal1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA01|comp_out~q\,
	datab => \PWM2_FA01|Equal1~0_combout\,
	datac => \PWM2_FA01|port_PWM02~q\,
	datad => \PWM2_FA01|Equal1~1_combout\,
	combout => \PWM2_FA01|port_PWM02~0_combout\);

-- Location: FF_X19_Y18_N9
\PWM2_FA01|port_PWM02\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FA01|port_PWM02~0_combout\,
	clrn => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FA01|port_PWM02~q\);

-- Location: LCCOMB_X24_Y18_N0
\ucr4|Add2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr4|Add2~1_cout\ = CARRY(\ucr5|c_int\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr5|c_int\(0),
	datad => VCC,
	cout => \ucr4|Add2~1_cout\);

-- Location: LCCOMB_X24_Y18_N2
\ucr4|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr4|Add2~2_combout\ = (\ucr4|c_int\(1) & (!\ucr4|Add2~1_cout\)) # (!\ucr4|c_int\(1) & (\ucr4|Add2~1_cout\ & VCC))
-- \ucr4|Add2~3\ = CARRY((\ucr4|c_int\(1) & !\ucr4|Add2~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr4|c_int\(1),
	datad => VCC,
	cin => \ucr4|Add2~1_cout\,
	combout => \ucr4|Add2~2_combout\,
	cout => \ucr4|Add2~3\);

-- Location: LCCOMB_X24_Y19_N0
\ucr4|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr4|Add1~0_combout\ = (\ucr4|c_int\(1) & (\ucr5|c_int\(0) & VCC)) # (!\ucr4|c_int\(1) & (\ucr5|c_int\(0) $ (VCC)))
-- \ucr4|Add1~1\ = CARRY((!\ucr4|c_int\(1) & \ucr5|c_int\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr4|c_int\(1),
	datab => \ucr5|c_int\(0),
	datad => VCC,
	combout => \ucr4|Add1~0_combout\,
	cout => \ucr4|Add1~1\);

-- Location: LCCOMB_X25_Y19_N12
\ucr4|c_int[13]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr4|c_int[13]~6_combout\ = (((!\ucr4|c_int\(4)) # (!\ucr4|c_int\(3))) # (!\ucr4|c_int\(8))) # (!\ucr4|c_int\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr4|c_int\(5),
	datab => \ucr4|c_int\(8),
	datac => \ucr4|c_int\(3),
	datad => \ucr4|c_int\(4),
	combout => \ucr4|c_int[13]~6_combout\);

-- Location: LCCOMB_X25_Y19_N26
\ucr4|c_int[13]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr4|c_int[13]~7_combout\ = (\ucr4|c_int[13]~6_combout\) # ((\ucr4|c_int\(2)) # ((\ucr5|c_int\(0)) # (!\ucr4|c_int\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr4|c_int[13]~6_combout\,
	datab => \ucr4|c_int\(2),
	datac => \ucr5|c_int\(0),
	datad => \ucr4|c_int\(1),
	combout => \ucr4|c_int[13]~7_combout\);

-- Location: LCCOMB_X25_Y19_N2
\ucr4|c_int[13]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr4|c_int[13]~5_combout\ = ((\ucr4|c_int\(10)) # ((\ucr4|c_int\(7)) # (!\ucr4|c_int\(9)))) # (!\ucr4|c_int\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr4|c_int\(6),
	datab => \ucr4|c_int\(10),
	datac => \ucr4|c_int\(7),
	datad => \ucr4|c_int\(9),
	combout => \ucr4|c_int[13]~5_combout\);

-- Location: FF_X25_Y19_N21
\ucr4|dir_int\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr4|c_int[13]~8_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr4|dir_int~q\);

-- Location: LCCOMB_X25_Y19_N10
\ucr4|c_int[13]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr4|c_int[13]~0_combout\ = ((\ucr4|c_int\(11)) # ((\ucr4|c_int\(10) & !\ucr4|c_int\(9)))) # (!\PWM2_FC02|LessThan0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC02|LessThan0~0_combout\,
	datab => \ucr4|c_int\(10),
	datac => \ucr4|c_int\(11),
	datad => \ucr4|c_int\(9),
	combout => \ucr4|c_int[13]~0_combout\);

-- Location: LCCOMB_X25_Y19_N14
\ucr4|c_int[13]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr4|c_int[13]~2_combout\ = (\ucr4|c_int\(6) & !\ucr4|c_int\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ucr4|c_int\(6),
	datac => \ucr4|c_int\(7),
	combout => \ucr4|c_int[13]~2_combout\);

-- Location: LCCOMB_X25_Y19_N4
\ucr4|c_int[13]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr4|c_int[13]~1_combout\ = ((\ucr4|c_int\(2) & (\ucr5|c_int\(0) & !\ucr4|c_int\(1)))) # (!\ucr4|c_int\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr4|c_int\(3),
	datab => \ucr4|c_int\(2),
	datac => \ucr5|c_int\(0),
	datad => \ucr4|c_int\(1),
	combout => \ucr4|c_int[13]~1_combout\);

-- Location: LCCOMB_X25_Y19_N24
\ucr4|c_int[13]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr4|c_int[13]~3_combout\ = ((!\ucr4|c_int\(5) & (\ucr4|c_int[13]~1_combout\ & !\ucr4|c_int\(4)))) # (!\ucr4|c_int[13]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr4|c_int\(5),
	datab => \ucr4|c_int[13]~2_combout\,
	datac => \ucr4|c_int[13]~1_combout\,
	datad => \ucr4|c_int\(4),
	combout => \ucr4|c_int[13]~3_combout\);

-- Location: LCCOMB_X25_Y19_N6
\ucr4|c_int[13]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr4|c_int[13]~4_combout\ = (\ucr4|c_int[13]~0_combout\) # ((\ucr4|c_int[13]~3_combout\ & (!\ucr4|c_int\(8) & \ucr4|c_int\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr4|c_int[13]~0_combout\,
	datab => \ucr4|c_int[13]~3_combout\,
	datac => \ucr4|c_int\(8),
	datad => \ucr4|c_int\(10),
	combout => \ucr4|c_int[13]~4_combout\);

-- Location: LCCOMB_X25_Y19_N20
\ucr4|c_int[13]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr4|c_int[13]~8_combout\ = (\ucr4|c_int[13]~4_combout\) # ((\ucr4|dir_int~q\ & ((\ucr4|c_int[13]~7_combout\) # (\ucr4|c_int[13]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr4|c_int[13]~7_combout\,
	datab => \ucr4|c_int[13]~5_combout\,
	datac => \ucr4|dir_int~q\,
	datad => \ucr4|c_int[13]~4_combout\,
	combout => \ucr4|c_int[13]~8_combout\);

-- Location: LCCOMB_X25_Y19_N16
\ucr4|Add2~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr4|Add2~31_combout\ = (\ucr4|c_int[13]~8_combout\ & (!\ucr4|Add2~2_combout\)) # (!\ucr4|c_int[13]~8_combout\ & ((!\ucr4|Add1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr4|Add2~2_combout\,
	datac => \ucr4|Add1~0_combout\,
	datad => \ucr4|c_int[13]~8_combout\,
	combout => \ucr4|Add2~31_combout\);

-- Location: FF_X25_Y19_N17
\ucr4|c_int[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr4|Add2~31_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr4|c_int\(1));

-- Location: LCCOMB_X24_Y19_N2
\ucr4|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr4|Add1~2_combout\ = (\ucr4|c_int\(2) & (!\ucr4|Add1~1\)) # (!\ucr4|c_int\(2) & ((\ucr4|Add1~1\) # (GND)))
-- \ucr4|Add1~3\ = CARRY((!\ucr4|Add1~1\) # (!\ucr4|c_int\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ucr4|c_int\(2),
	datad => VCC,
	cin => \ucr4|Add1~1\,
	combout => \ucr4|Add1~2_combout\,
	cout => \ucr4|Add1~3\);

-- Location: LCCOMB_X24_Y18_N4
\ucr4|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr4|Add2~4_combout\ = (\ucr4|c_int\(2) & ((GND) # (!\ucr4|Add2~3\))) # (!\ucr4|c_int\(2) & (\ucr4|Add2~3\ $ (GND)))
-- \ucr4|Add2~5\ = CARRY((\ucr4|c_int\(2)) # (!\ucr4|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ucr4|c_int\(2),
	datad => VCC,
	cin => \ucr4|Add2~3\,
	combout => \ucr4|Add2~4_combout\,
	cout => \ucr4|Add2~5\);

-- Location: LCCOMB_X23_Y18_N26
\ucr4|Add2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr4|Add2~30_combout\ = (\ucr4|c_int[13]~8_combout\ & ((\ucr4|Add2~4_combout\))) # (!\ucr4|c_int[13]~8_combout\ & (\ucr4|Add1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr4|Add1~2_combout\,
	datab => \ucr4|Add2~4_combout\,
	datac => \ucr4|c_int[13]~8_combout\,
	combout => \ucr4|Add2~30_combout\);

-- Location: FF_X24_Y18_N21
\ucr4|c_int[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ucr4|Add2~30_combout\,
	clrn => \rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr4|c_int\(2));

-- Location: LCCOMB_X24_Y18_N6
\ucr4|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr4|Add2~6_combout\ = (\ucr4|c_int\(3) & (!\ucr4|Add2~5\)) # (!\ucr4|c_int\(3) & (\ucr4|Add2~5\ & VCC))
-- \ucr4|Add2~7\ = CARRY((\ucr4|c_int\(3) & !\ucr4|Add2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ucr4|c_int\(3),
	datad => VCC,
	cin => \ucr4|Add2~5\,
	combout => \ucr4|Add2~6_combout\,
	cout => \ucr4|Add2~7\);

-- Location: LCCOMB_X24_Y19_N4
\ucr4|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr4|Add1~4_combout\ = (\ucr4|c_int\(3) & (!\ucr4|Add1~3\ & VCC)) # (!\ucr4|c_int\(3) & (\ucr4|Add1~3\ $ (GND)))
-- \ucr4|Add1~5\ = CARRY((!\ucr4|c_int\(3) & !\ucr4|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr4|c_int\(3),
	datad => VCC,
	cin => \ucr4|Add1~3\,
	combout => \ucr4|Add1~4_combout\,
	cout => \ucr4|Add1~5\);

-- Location: LCCOMB_X25_Y19_N30
\ucr4|Add2~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr4|Add2~29_combout\ = (\ucr4|c_int[13]~8_combout\ & (!\ucr4|Add2~6_combout\)) # (!\ucr4|c_int[13]~8_combout\ & ((!\ucr4|Add1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr4|Add2~6_combout\,
	datac => \ucr4|Add1~4_combout\,
	datad => \ucr4|c_int[13]~8_combout\,
	combout => \ucr4|Add2~29_combout\);

-- Location: FF_X25_Y19_N31
\ucr4|c_int[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr4|Add2~29_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr4|c_int\(3));

-- Location: LCCOMB_X24_Y18_N8
\ucr4|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr4|Add2~8_combout\ = (\ucr4|c_int\(4) & (\ucr4|Add2~7\ $ (GND))) # (!\ucr4|c_int\(4) & ((GND) # (!\ucr4|Add2~7\)))
-- \ucr4|Add2~9\ = CARRY((!\ucr4|Add2~7\) # (!\ucr4|c_int\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ucr4|c_int\(4),
	datad => VCC,
	cin => \ucr4|Add2~7\,
	combout => \ucr4|Add2~8_combout\,
	cout => \ucr4|Add2~9\);

-- Location: LCCOMB_X24_Y19_N6
\ucr4|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr4|Add1~6_combout\ = (\ucr4|c_int\(4) & ((\ucr4|Add1~5\) # (GND))) # (!\ucr4|c_int\(4) & (!\ucr4|Add1~5\))
-- \ucr4|Add1~7\ = CARRY((\ucr4|c_int\(4)) # (!\ucr4|Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ucr4|c_int\(4),
	datad => VCC,
	cin => \ucr4|Add1~5\,
	combout => \ucr4|Add1~6_combout\,
	cout => \ucr4|Add1~7\);

-- Location: LCCOMB_X25_Y19_N0
\ucr4|Add2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr4|Add2~28_combout\ = (\ucr4|c_int[13]~8_combout\ & (!\ucr4|Add2~8_combout\)) # (!\ucr4|c_int[13]~8_combout\ & ((!\ucr4|Add1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ucr4|Add2~8_combout\,
	datac => \ucr4|Add1~6_combout\,
	datad => \ucr4|c_int[13]~8_combout\,
	combout => \ucr4|Add2~28_combout\);

-- Location: FF_X25_Y19_N1
\ucr4|c_int[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr4|Add2~28_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr4|c_int\(4));

-- Location: LCCOMB_X24_Y18_N10
\ucr4|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr4|Add2~10_combout\ = (\ucr4|c_int\(5) & (!\ucr4|Add2~9\)) # (!\ucr4|c_int\(5) & (\ucr4|Add2~9\ & VCC))
-- \ucr4|Add2~11\ = CARRY((\ucr4|c_int\(5) & !\ucr4|Add2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr4|c_int\(5),
	datad => VCC,
	cin => \ucr4|Add2~9\,
	combout => \ucr4|Add2~10_combout\,
	cout => \ucr4|Add2~11\);

-- Location: LCCOMB_X24_Y19_N8
\ucr4|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr4|Add1~8_combout\ = (\ucr4|c_int\(5) & (!\ucr4|Add1~7\ & VCC)) # (!\ucr4|c_int\(5) & (\ucr4|Add1~7\ $ (GND)))
-- \ucr4|Add1~9\ = CARRY((!\ucr4|c_int\(5) & !\ucr4|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ucr4|c_int\(5),
	datad => VCC,
	cin => \ucr4|Add1~7\,
	combout => \ucr4|Add1~8_combout\,
	cout => \ucr4|Add1~9\);

-- Location: LCCOMB_X25_Y19_N22
\ucr4|Add2~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr4|Add2~27_combout\ = (\ucr4|c_int[13]~8_combout\ & (!\ucr4|Add2~10_combout\)) # (!\ucr4|c_int[13]~8_combout\ & ((!\ucr4|Add1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr4|Add2~10_combout\,
	datab => \ucr4|c_int[13]~8_combout\,
	datad => \ucr4|Add1~8_combout\,
	combout => \ucr4|Add2~27_combout\);

-- Location: FF_X25_Y19_N23
\ucr4|c_int[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr4|Add2~27_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr4|c_int\(5));

-- Location: LCCOMB_X24_Y19_N10
\ucr4|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr4|Add1~10_combout\ = (\ucr4|c_int\(6) & ((\ucr4|Add1~9\) # (GND))) # (!\ucr4|c_int\(6) & (!\ucr4|Add1~9\))
-- \ucr4|Add1~11\ = CARRY((\ucr4|c_int\(6)) # (!\ucr4|Add1~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr4|c_int\(6),
	datad => VCC,
	cin => \ucr4|Add1~9\,
	combout => \ucr4|Add1~10_combout\,
	cout => \ucr4|Add1~11\);

-- Location: LCCOMB_X24_Y18_N12
\ucr4|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr4|Add2~12_combout\ = (\ucr4|c_int\(6) & (\ucr4|Add2~11\ $ (GND))) # (!\ucr4|c_int\(6) & ((GND) # (!\ucr4|Add2~11\)))
-- \ucr4|Add2~13\ = CARRY((!\ucr4|Add2~11\) # (!\ucr4|c_int\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ucr4|c_int\(6),
	datad => VCC,
	cin => \ucr4|Add2~11\,
	combout => \ucr4|Add2~12_combout\,
	cout => \ucr4|Add2~13\);

-- Location: LCCOMB_X24_Y19_N30
\ucr4|Add2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr4|Add2~26_combout\ = (\ucr4|c_int[13]~8_combout\ & ((!\ucr4|Add2~12_combout\))) # (!\ucr4|c_int[13]~8_combout\ & (!\ucr4|Add1~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010100110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr4|Add1~10_combout\,
	datab => \ucr4|Add2~12_combout\,
	datac => \ucr4|c_int[13]~8_combout\,
	combout => \ucr4|Add2~26_combout\);

-- Location: FF_X24_Y19_N31
\ucr4|c_int[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr4|Add2~26_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr4|c_int\(6));

-- Location: LCCOMB_X24_Y18_N14
\ucr4|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr4|Add2~14_combout\ = (\ucr4|c_int\(7) & (\ucr4|Add2~13\ & VCC)) # (!\ucr4|c_int\(7) & (!\ucr4|Add2~13\))
-- \ucr4|Add2~15\ = CARRY((!\ucr4|c_int\(7) & !\ucr4|Add2~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ucr4|c_int\(7),
	datad => VCC,
	cin => \ucr4|Add2~13\,
	combout => \ucr4|Add2~14_combout\,
	cout => \ucr4|Add2~15\);

-- Location: LCCOMB_X24_Y19_N12
\ucr4|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr4|Add1~12_combout\ = (\ucr4|c_int\(7) & (\ucr4|Add1~11\ $ (GND))) # (!\ucr4|c_int\(7) & (!\ucr4|Add1~11\ & VCC))
-- \ucr4|Add1~13\ = CARRY((\ucr4|c_int\(7) & !\ucr4|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ucr4|c_int\(7),
	datad => VCC,
	cin => \ucr4|Add1~11\,
	combout => \ucr4|Add1~12_combout\,
	cout => \ucr4|Add1~13\);

-- Location: LCCOMB_X25_Y19_N8
\ucr4|Add2~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr4|Add2~25_combout\ = (\ucr4|c_int[13]~8_combout\ & (\ucr4|Add2~14_combout\)) # (!\ucr4|c_int[13]~8_combout\ & ((\ucr4|Add1~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr4|Add2~14_combout\,
	datab => \ucr4|c_int[13]~8_combout\,
	datad => \ucr4|Add1~12_combout\,
	combout => \ucr4|Add2~25_combout\);

-- Location: FF_X25_Y19_N9
\ucr4|c_int[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr4|Add2~25_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr4|c_int\(7));

-- Location: LCCOMB_X24_Y18_N16
\ucr4|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr4|Add2~16_combout\ = (\ucr4|c_int\(8) & (\ucr4|Add2~15\ $ (GND))) # (!\ucr4|c_int\(8) & ((GND) # (!\ucr4|Add2~15\)))
-- \ucr4|Add2~17\ = CARRY((!\ucr4|Add2~15\) # (!\ucr4|c_int\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr4|c_int\(8),
	datad => VCC,
	cin => \ucr4|Add2~15\,
	combout => \ucr4|Add2~16_combout\,
	cout => \ucr4|Add2~17\);

-- Location: LCCOMB_X24_Y19_N14
\ucr4|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr4|Add1~14_combout\ = (\ucr4|c_int\(8) & ((\ucr4|Add1~13\) # (GND))) # (!\ucr4|c_int\(8) & (!\ucr4|Add1~13\))
-- \ucr4|Add1~15\ = CARRY((\ucr4|c_int\(8)) # (!\ucr4|Add1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr4|c_int\(8),
	datad => VCC,
	cin => \ucr4|Add1~13\,
	combout => \ucr4|Add1~14_combout\,
	cout => \ucr4|Add1~15\);

-- Location: LCCOMB_X23_Y18_N0
\ucr4|Add2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr4|Add2~24_combout\ = (\ucr4|c_int[13]~8_combout\ & (!\ucr4|Add2~16_combout\)) # (!\ucr4|c_int[13]~8_combout\ & ((!\ucr4|Add1~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ucr4|Add2~16_combout\,
	datac => \ucr4|c_int[13]~8_combout\,
	datad => \ucr4|Add1~14_combout\,
	combout => \ucr4|Add2~24_combout\);

-- Location: FF_X24_Y18_N7
\ucr4|c_int[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ucr4|Add2~24_combout\,
	clrn => \rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr4|c_int\(8));

-- Location: LCCOMB_X24_Y18_N18
\ucr4|Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr4|Add2~18_combout\ = (\ucr4|c_int\(9) & (!\ucr4|Add2~17\)) # (!\ucr4|c_int\(9) & (\ucr4|Add2~17\ & VCC))
-- \ucr4|Add2~19\ = CARRY((\ucr4|c_int\(9) & !\ucr4|Add2~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr4|c_int\(9),
	datad => VCC,
	cin => \ucr4|Add2~17\,
	combout => \ucr4|Add2~18_combout\,
	cout => \ucr4|Add2~19\);

-- Location: LCCOMB_X24_Y19_N16
\ucr4|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr4|Add1~16_combout\ = (\ucr4|c_int\(9) & (!\ucr4|Add1~15\ & VCC)) # (!\ucr4|c_int\(9) & (\ucr4|Add1~15\ $ (GND)))
-- \ucr4|Add1~17\ = CARRY((!\ucr4|c_int\(9) & !\ucr4|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ucr4|c_int\(9),
	datad => VCC,
	cin => \ucr4|Add1~15\,
	combout => \ucr4|Add1~16_combout\,
	cout => \ucr4|Add1~17\);

-- Location: LCCOMB_X25_Y19_N18
\ucr4|Add2~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr4|Add2~23_combout\ = (\ucr4|c_int[13]~8_combout\ & (!\ucr4|Add2~18_combout\)) # (!\ucr4|c_int[13]~8_combout\ & ((!\ucr4|Add1~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr4|Add2~18_combout\,
	datac => \ucr4|Add1~16_combout\,
	datad => \ucr4|c_int[13]~8_combout\,
	combout => \ucr4|Add2~23_combout\);

-- Location: FF_X25_Y19_N19
\ucr4|c_int[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr4|Add2~23_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr4|c_int\(9));

-- Location: LCCOMB_X24_Y18_N20
\ucr4|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr4|Add2~20_combout\ = (\ucr4|c_int\(10) & ((GND) # (!\ucr4|Add2~19\))) # (!\ucr4|c_int\(10) & (\ucr4|Add2~19\ $ (GND)))
-- \ucr4|Add2~21\ = CARRY((\ucr4|c_int\(10)) # (!\ucr4|Add2~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ucr4|c_int\(10),
	datad => VCC,
	cin => \ucr4|Add2~19\,
	combout => \ucr4|Add2~20_combout\,
	cout => \ucr4|Add2~21\);

-- Location: LCCOMB_X24_Y19_N18
\ucr4|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr4|Add1~18_combout\ = (\ucr4|c_int\(10) & (!\ucr4|Add1~17\)) # (!\ucr4|c_int\(10) & ((\ucr4|Add1~17\) # (GND)))
-- \ucr4|Add1~19\ = CARRY((!\ucr4|Add1~17\) # (!\ucr4|c_int\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ucr4|c_int\(10),
	datad => VCC,
	cin => \ucr4|Add1~17\,
	combout => \ucr4|Add1~18_combout\,
	cout => \ucr4|Add1~19\);

-- Location: LCCOMB_X25_Y19_N28
\ucr4|Add2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr4|Add2~22_combout\ = (\ucr4|c_int[13]~8_combout\ & (\ucr4|Add2~20_combout\)) # (!\ucr4|c_int[13]~8_combout\ & ((\ucr4|Add1~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr4|Add2~20_combout\,
	datab => \ucr4|Add1~18_combout\,
	datad => \ucr4|c_int[13]~8_combout\,
	combout => \ucr4|Add2~22_combout\);

-- Location: FF_X25_Y19_N29
\ucr4|c_int[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr4|Add2~22_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr4|c_int\(10));

-- Location: LCCOMB_X24_Y19_N20
\ucr4|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr4|Add1~20_combout\ = (\ucr4|c_int\(11) & (\ucr4|Add1~19\ $ (GND))) # (!\ucr4|c_int\(11) & (!\ucr4|Add1~19\ & VCC))
-- \ucr4|Add1~21\ = CARRY((\ucr4|c_int\(11) & !\ucr4|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr4|c_int\(11),
	datad => VCC,
	cin => \ucr4|Add1~19\,
	combout => \ucr4|Add1~20_combout\,
	cout => \ucr4|Add1~21\);

-- Location: LCCOMB_X24_Y18_N22
\ucr4|Add2~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr4|Add2~32_combout\ = (\ucr4|c_int\(11) & (\ucr4|Add2~21\ & VCC)) # (!\ucr4|c_int\(11) & (!\ucr4|Add2~21\))
-- \ucr4|Add2~33\ = CARRY((!\ucr4|c_int\(11) & !\ucr4|Add2~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ucr4|c_int\(11),
	datad => VCC,
	cin => \ucr4|Add2~21\,
	combout => \ucr4|Add2~32_combout\,
	cout => \ucr4|Add2~33\);

-- Location: LCCOMB_X23_Y18_N22
\ucr4|Add2~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr4|Add2~46_combout\ = (\ucr4|c_int[13]~8_combout\ & ((\ucr4|Add2~32_combout\))) # (!\ucr4|c_int[13]~8_combout\ & (\ucr4|Add1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr4|Add1~20_combout\,
	datab => \ucr4|Add2~32_combout\,
	datac => \ucr4|c_int[13]~8_combout\,
	combout => \ucr4|Add2~46_combout\);

-- Location: FF_X24_Y18_N19
\ucr4|c_int[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ucr4|Add2~46_combout\,
	clrn => \rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr4|c_int\(11));

-- Location: LCCOMB_X24_Y19_N22
\ucr4|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr4|Add1~22_combout\ = (\ucr4|c_int\(12) & (!\ucr4|Add1~21\)) # (!\ucr4|c_int\(12) & ((\ucr4|Add1~21\) # (GND)))
-- \ucr4|Add1~23\ = CARRY((!\ucr4|Add1~21\) # (!\ucr4|c_int\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr4|c_int\(12),
	datad => VCC,
	cin => \ucr4|Add1~21\,
	combout => \ucr4|Add1~22_combout\,
	cout => \ucr4|Add1~23\);

-- Location: LCCOMB_X24_Y18_N24
\ucr4|Add2~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr4|Add2~34_combout\ = (\ucr4|c_int\(12) & ((GND) # (!\ucr4|Add2~33\))) # (!\ucr4|c_int\(12) & (\ucr4|Add2~33\ $ (GND)))
-- \ucr4|Add2~35\ = CARRY((\ucr4|c_int\(12)) # (!\ucr4|Add2~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ucr4|c_int\(12),
	datad => VCC,
	cin => \ucr4|Add2~33\,
	combout => \ucr4|Add2~34_combout\,
	cout => \ucr4|Add2~35\);

-- Location: LCCOMB_X23_Y18_N4
\ucr4|Add2~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr4|Add2~45_combout\ = (\ucr4|c_int[13]~8_combout\ & ((\ucr4|Add2~34_combout\))) # (!\ucr4|c_int[13]~8_combout\ & (\ucr4|Add1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr4|Add1~22_combout\,
	datab => \ucr4|Add2~34_combout\,
	datac => \ucr4|c_int[13]~8_combout\,
	combout => \ucr4|Add2~45_combout\);

-- Location: FF_X24_Y18_N15
\ucr4|c_int[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ucr4|Add2~45_combout\,
	clrn => \rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr4|c_int\(12));

-- Location: LCCOMB_X24_Y19_N24
\ucr4|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr4|Add1~24_combout\ = (\ucr4|c_int\(13) & (\ucr4|Add1~23\ $ (GND))) # (!\ucr4|c_int\(13) & (!\ucr4|Add1~23\ & VCC))
-- \ucr4|Add1~25\ = CARRY((\ucr4|c_int\(13) & !\ucr4|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ucr4|c_int\(13),
	datad => VCC,
	cin => \ucr4|Add1~23\,
	combout => \ucr4|Add1~24_combout\,
	cout => \ucr4|Add1~25\);

-- Location: LCCOMB_X24_Y18_N26
\ucr4|Add2~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr4|Add2~36_combout\ = (\ucr4|c_int\(13) & (\ucr4|Add2~35\ & VCC)) # (!\ucr4|c_int\(13) & (!\ucr4|Add2~35\))
-- \ucr4|Add2~37\ = CARRY((!\ucr4|c_int\(13) & !\ucr4|Add2~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr4|c_int\(13),
	datad => VCC,
	cin => \ucr4|Add2~35\,
	combout => \ucr4|Add2~36_combout\,
	cout => \ucr4|Add2~37\);

-- Location: LCCOMB_X23_Y18_N18
\ucr4|Add2~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr4|Add2~44_combout\ = (\ucr4|c_int[13]~8_combout\ & ((\ucr4|Add2~36_combout\))) # (!\ucr4|c_int[13]~8_combout\ & (\ucr4|Add1~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr4|Add1~24_combout\,
	datab => \ucr4|c_int[13]~8_combout\,
	datac => \ucr4|Add2~36_combout\,
	combout => \ucr4|Add2~44_combout\);

-- Location: FF_X24_Y18_N13
\ucr4|c_int[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ucr4|Add2~44_combout\,
	clrn => \rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr4|c_int\(13));

-- Location: LCCOMB_X24_Y19_N26
\ucr4|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr4|Add1~26_combout\ = (\ucr4|c_int\(14) & (!\ucr4|Add1~25\)) # (!\ucr4|c_int\(14) & ((\ucr4|Add1~25\) # (GND)))
-- \ucr4|Add1~27\ = CARRY((!\ucr4|Add1~25\) # (!\ucr4|c_int\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ucr4|c_int\(14),
	datad => VCC,
	cin => \ucr4|Add1~25\,
	combout => \ucr4|Add1~26_combout\,
	cout => \ucr4|Add1~27\);

-- Location: LCCOMB_X24_Y18_N28
\ucr4|Add2~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr4|Add2~38_combout\ = (\ucr4|c_int\(14) & ((GND) # (!\ucr4|Add2~37\))) # (!\ucr4|c_int\(14) & (\ucr4|Add2~37\ $ (GND)))
-- \ucr4|Add2~39\ = CARRY((\ucr4|c_int\(14)) # (!\ucr4|Add2~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr4|c_int\(14),
	datad => VCC,
	cin => \ucr4|Add2~37\,
	combout => \ucr4|Add2~38_combout\,
	cout => \ucr4|Add2~39\);

-- Location: LCCOMB_X23_Y18_N16
\ucr4|Add2~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr4|Add2~43_combout\ = (\ucr4|c_int[13]~8_combout\ & ((\ucr4|Add2~38_combout\))) # (!\ucr4|c_int[13]~8_combout\ & (\ucr4|Add1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr4|Add1~26_combout\,
	datab => \ucr4|Add2~38_combout\,
	datac => \ucr4|c_int[13]~8_combout\,
	combout => \ucr4|Add2~43_combout\);

-- Location: FF_X24_Y18_N11
\ucr4|c_int[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ucr4|Add2~43_combout\,
	clrn => \rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr4|c_int\(14));

-- Location: LCCOMB_X24_Y19_N28
\ucr4|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr4|Add1~28_combout\ = \ucr4|Add1~27\ $ (!\ucr4|c_int\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \ucr4|c_int\(15),
	cin => \ucr4|Add1~27\,
	combout => \ucr4|Add1~28_combout\);

-- Location: LCCOMB_X24_Y18_N30
\ucr4|Add2~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr4|Add2~40_combout\ = \ucr4|Add2~39\ $ (!\ucr4|c_int\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \ucr4|c_int\(15),
	cin => \ucr4|Add2~39\,
	combout => \ucr4|Add2~40_combout\);

-- Location: LCCOMB_X23_Y18_N14
\ucr4|Add2~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr4|Add2~42_combout\ = (\ucr4|c_int[13]~8_combout\ & ((\ucr4|Add2~40_combout\))) # (!\ucr4|c_int[13]~8_combout\ & (\ucr4|Add1~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ucr4|Add1~28_combout\,
	datac => \ucr4|c_int[13]~8_combout\,
	datad => \ucr4|Add2~40_combout\,
	combout => \ucr4|Add2~42_combout\);

-- Location: FF_X23_Y18_N15
\ucr4|c_int[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr4|Add2~42_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr4|c_int\(15));

-- Location: LCCOMB_X23_Y18_N28
\PWM2_FC02|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC02|LessThan0~0_combout\ = (!\ucr4|c_int\(13) & (!\ucr4|c_int\(15) & (!\ucr4|c_int\(14) & !\ucr4|c_int\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr4|c_int\(13),
	datab => \ucr4|c_int\(15),
	datac => \ucr4|c_int\(14),
	datad => \ucr4|c_int\(12),
	combout => \PWM2_FC02|LessThan0~0_combout\);

-- Location: LCCOMB_X24_Y22_N0
\PWM2_FA02|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA02|LessThan0~1_cout\ = CARRY((!\ucr5|c_int\(0) & \PWM2_FA03|comp_int\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr5|c_int\(0),
	datab => \PWM2_FA03|comp_int\(0),
	datad => VCC,
	cout => \PWM2_FA02|LessThan0~1_cout\);

-- Location: LCCOMB_X24_Y22_N2
\PWM2_FA02|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA02|LessThan0~3_cout\ = CARRY((\PWM2_FA03|comp_int\(1) & (!\ucr4|c_int\(1) & !\PWM2_FA02|LessThan0~1_cout\)) # (!\PWM2_FA03|comp_int\(1) & ((!\PWM2_FA02|LessThan0~1_cout\) # (!\ucr4|c_int\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA03|comp_int\(1),
	datab => \ucr4|c_int\(1),
	datad => VCC,
	cin => \PWM2_FA02|LessThan0~1_cout\,
	cout => \PWM2_FA02|LessThan0~3_cout\);

-- Location: LCCOMB_X24_Y22_N4
\PWM2_FA02|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA02|LessThan0~5_cout\ = CARRY((\PWM2_FA03|comp_int\(2) & ((!\PWM2_FA02|LessThan0~3_cout\) # (!\ucr4|c_int\(2)))) # (!\PWM2_FA03|comp_int\(2) & (!\ucr4|c_int\(2) & !\PWM2_FA02|LessThan0~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA03|comp_int\(2),
	datab => \ucr4|c_int\(2),
	datad => VCC,
	cin => \PWM2_FA02|LessThan0~3_cout\,
	cout => \PWM2_FA02|LessThan0~5_cout\);

-- Location: LCCOMB_X24_Y22_N6
\PWM2_FA02|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA02|LessThan0~7_cout\ = CARRY((\ucr4|c_int\(3) & (!\PWM2_FA03|comp_int\(3) & !\PWM2_FA02|LessThan0~5_cout\)) # (!\ucr4|c_int\(3) & ((!\PWM2_FA02|LessThan0~5_cout\) # (!\PWM2_FA03|comp_int\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr4|c_int\(3),
	datab => \PWM2_FA03|comp_int\(3),
	datad => VCC,
	cin => \PWM2_FA02|LessThan0~5_cout\,
	cout => \PWM2_FA02|LessThan0~7_cout\);

-- Location: LCCOMB_X24_Y22_N8
\PWM2_FA02|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA02|LessThan0~9_cout\ = CARRY((\PWM2_FA03|comp_int\(4) & ((\ucr4|c_int\(4)) # (!\PWM2_FA02|LessThan0~7_cout\))) # (!\PWM2_FA03|comp_int\(4) & (\ucr4|c_int\(4) & !\PWM2_FA02|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA03|comp_int\(4),
	datab => \ucr4|c_int\(4),
	datad => VCC,
	cin => \PWM2_FA02|LessThan0~7_cout\,
	cout => \PWM2_FA02|LessThan0~9_cout\);

-- Location: LCCOMB_X24_Y22_N10
\PWM2_FA02|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA02|LessThan0~11_cout\ = CARRY((\PWM2_FA03|comp_int\(5) & (!\ucr4|c_int\(5) & !\PWM2_FA02|LessThan0~9_cout\)) # (!\PWM2_FA03|comp_int\(5) & ((!\PWM2_FA02|LessThan0~9_cout\) # (!\ucr4|c_int\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA03|comp_int\(5),
	datab => \ucr4|c_int\(5),
	datad => VCC,
	cin => \PWM2_FA02|LessThan0~9_cout\,
	cout => \PWM2_FA02|LessThan0~11_cout\);

-- Location: LCCOMB_X24_Y22_N12
\PWM2_FA02|LessThan0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA02|LessThan0~13_cout\ = CARRY((\PWM2_FA03|comp_int\(6) & ((\ucr4|c_int\(6)) # (!\PWM2_FA02|LessThan0~11_cout\))) # (!\PWM2_FA03|comp_int\(6) & (\ucr4|c_int\(6) & !\PWM2_FA02|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA03|comp_int\(6),
	datab => \ucr4|c_int\(6),
	datad => VCC,
	cin => \PWM2_FA02|LessThan0~11_cout\,
	cout => \PWM2_FA02|LessThan0~13_cout\);

-- Location: LCCOMB_X24_Y22_N14
\PWM2_FA02|LessThan0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA02|LessThan0~15_cout\ = CARRY((\PWM2_FA03|comp_int\(7) & (\ucr4|c_int\(7) & !\PWM2_FA02|LessThan0~13_cout\)) # (!\PWM2_FA03|comp_int\(7) & ((\ucr4|c_int\(7)) # (!\PWM2_FA02|LessThan0~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA03|comp_int\(7),
	datab => \ucr4|c_int\(7),
	datad => VCC,
	cin => \PWM2_FA02|LessThan0~13_cout\,
	cout => \PWM2_FA02|LessThan0~15_cout\);

-- Location: LCCOMB_X24_Y22_N16
\PWM2_FA02|LessThan0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA02|LessThan0~17_cout\ = CARRY((\PWM2_FA03|comp_int\(8) & ((\ucr4|c_int\(8)) # (!\PWM2_FA02|LessThan0~15_cout\))) # (!\PWM2_FA03|comp_int\(8) & (\ucr4|c_int\(8) & !\PWM2_FA02|LessThan0~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA03|comp_int\(8),
	datab => \ucr4|c_int\(8),
	datad => VCC,
	cin => \PWM2_FA02|LessThan0~15_cout\,
	cout => \PWM2_FA02|LessThan0~17_cout\);

-- Location: LCCOMB_X24_Y22_N18
\PWM2_FA02|LessThan0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA02|LessThan0~19_cout\ = CARRY((\PWM2_FA03|comp_int\(9) & (!\ucr4|c_int\(9) & !\PWM2_FA02|LessThan0~17_cout\)) # (!\PWM2_FA03|comp_int\(9) & ((!\PWM2_FA02|LessThan0~17_cout\) # (!\ucr4|c_int\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA03|comp_int\(9),
	datab => \ucr4|c_int\(9),
	datad => VCC,
	cin => \PWM2_FA02|LessThan0~17_cout\,
	cout => \PWM2_FA02|LessThan0~19_cout\);

-- Location: LCCOMB_X24_Y22_N20
\PWM2_FA02|LessThan0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA02|LessThan0~20_combout\ = (\PWM2_FA03|comp_int\(10) & ((!\ucr4|c_int\(10)) # (!\PWM2_FA02|LessThan0~19_cout\))) # (!\PWM2_FA03|comp_int\(10) & (!\PWM2_FA02|LessThan0~19_cout\ & !\ucr4|c_int\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA03|comp_int\(10),
	datad => \ucr4|c_int\(10),
	cin => \PWM2_FA02|LessThan0~19_cout\,
	combout => \PWM2_FA02|LessThan0~20_combout\);

-- Location: LCCOMB_X24_Y23_N4
\PWM2_FA02|LessThan0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA02|LessThan0~22_combout\ = ((\ucr4|c_int\(11)) # (!\PWM2_FA02|LessThan0~20_combout\)) # (!\PWM2_FC02|LessThan0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FC02|LessThan0~0_combout\,
	datac => \ucr4|c_int\(11),
	datad => \PWM2_FA02|LessThan0~20_combout\,
	combout => \PWM2_FA02|LessThan0~22_combout\);

-- Location: FF_X24_Y23_N5
\PWM2_FA02|comp_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FA02|LessThan0~22_combout\,
	clrn => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FA02|comp_out~q\);

-- Location: LCCOMB_X24_Y24_N30
\PWM2_FA02|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA02|Add1~20_combout\ = (\PWM2_FA02|Add1~4_combout\ & !\PWM2_FA02|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM2_FA02|Add1~4_combout\,
	datad => \PWM2_FA02|comp_out~q\,
	combout => \PWM2_FA02|Add1~20_combout\);

-- Location: FF_X24_Y24_N31
\PWM2_FA02|var_Dead_Count2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FA02|Add1~20_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FA02|var_Dead_Count2\(2));

-- Location: LCCOMB_X24_Y24_N4
\PWM2_FA02|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA02|Add1~4_combout\ = (\PWM2_FA02|var_Dead_Count2\(2) & (\PWM2_FA02|Add1~3\ $ (GND))) # (!\PWM2_FA02|var_Dead_Count2\(2) & (!\PWM2_FA02|Add1~3\ & VCC))
-- \PWM2_FA02|Add1~5\ = CARRY((\PWM2_FA02|var_Dead_Count2\(2) & !\PWM2_FA02|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA02|var_Dead_Count2\(2),
	datad => VCC,
	cin => \PWM2_FA02|Add1~3\,
	combout => \PWM2_FA02|Add1~4_combout\,
	cout => \PWM2_FA02|Add1~5\);

-- Location: LCCOMB_X24_Y24_N6
\PWM2_FA02|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA02|Add1~6_combout\ = (\PWM2_FA02|var_Dead_Count2\(3) & (!\PWM2_FA02|Add1~5\)) # (!\PWM2_FA02|var_Dead_Count2\(3) & ((\PWM2_FA02|Add1~5\) # (GND)))
-- \PWM2_FA02|Add1~7\ = CARRY((!\PWM2_FA02|Add1~5\) # (!\PWM2_FA02|var_Dead_Count2\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FA02|var_Dead_Count2\(3),
	datad => VCC,
	cin => \PWM2_FA02|Add1~5\,
	combout => \PWM2_FA02|Add1~6_combout\,
	cout => \PWM2_FA02|Add1~7\);

-- Location: LCCOMB_X24_Y24_N28
\PWM2_FA02|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA02|Add1~8_combout\ = (!\PWM2_FA02|comp_out~q\ & \PWM2_FA02|Add1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA02|comp_out~q\,
	datad => \PWM2_FA02|Add1~6_combout\,
	combout => \PWM2_FA02|Add1~8_combout\);

-- Location: FF_X24_Y24_N29
\PWM2_FA02|var_Dead_Count2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FA02|Add1~8_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FA02|var_Dead_Count2\(3));

-- Location: LCCOMB_X24_Y24_N8
\PWM2_FA02|Add1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA02|Add1~9_combout\ = (\PWM2_FA02|var_Dead_Count2\(4) & (\PWM2_FA02|Add1~7\ $ (GND))) # (!\PWM2_FA02|var_Dead_Count2\(4) & (!\PWM2_FA02|Add1~7\ & VCC))
-- \PWM2_FA02|Add1~10\ = CARRY((\PWM2_FA02|var_Dead_Count2\(4) & !\PWM2_FA02|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA02|var_Dead_Count2\(4),
	datad => VCC,
	cin => \PWM2_FA02|Add1~7\,
	combout => \PWM2_FA02|Add1~9_combout\,
	cout => \PWM2_FA02|Add1~10\);

-- Location: LCCOMB_X24_Y24_N14
\PWM2_FA02|Add1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA02|Add1~17_combout\ = (\PWM2_FA02|Add1~9_combout\ & !\PWM2_FA02|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM2_FA02|Add1~9_combout\,
	datad => \PWM2_FA02|comp_out~q\,
	combout => \PWM2_FA02|Add1~17_combout\);

-- Location: FF_X24_Y24_N15
\PWM2_FA02|var_Dead_Count2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FA02|Add1~17_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FA02|var_Dead_Count2\(4));

-- Location: LCCOMB_X24_Y24_N0
\PWM2_FA02|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA02|Add1~0_combout\ = (\PWM2_FA02|LessThan2~1_combout\ & (\PWM2_FA02|var_Dead_Count2\(0) $ (VCC))) # (!\PWM2_FA02|LessThan2~1_combout\ & (\PWM2_FA02|var_Dead_Count2\(0) & VCC))
-- \PWM2_FA02|Add1~1\ = CARRY((\PWM2_FA02|LessThan2~1_combout\ & \PWM2_FA02|var_Dead_Count2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA02|LessThan2~1_combout\,
	datab => \PWM2_FA02|var_Dead_Count2\(0),
	datad => VCC,
	combout => \PWM2_FA02|Add1~0_combout\,
	cout => \PWM2_FA02|Add1~1\);

-- Location: LCCOMB_X25_Y24_N24
\PWM2_FA02|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA02|Add1~18_combout\ = (\PWM2_FA02|Add1~0_combout\ & !\PWM2_FA02|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM2_FA02|Add1~0_combout\,
	datad => \PWM2_FA02|comp_out~q\,
	combout => \PWM2_FA02|Add1~18_combout\);

-- Location: FF_X25_Y24_N25
\PWM2_FA02|var_Dead_Count2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FA02|Add1~18_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FA02|var_Dead_Count2\(0));

-- Location: LCCOMB_X24_Y24_N16
\PWM2_FA02|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA02|LessThan2~0_combout\ = (((!\PWM2_FA02|var_Dead_Count2\(1) & !\PWM2_FA02|var_Dead_Count2\(0))) # (!\PWM2_FA02|var_Dead_Count2\(2))) # (!\PWM2_FA02|var_Dead_Count2\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA02|var_Dead_Count2\(1),
	datab => \PWM2_FA02|var_Dead_Count2\(3),
	datac => \PWM2_FA02|var_Dead_Count2\(2),
	datad => \PWM2_FA02|var_Dead_Count2\(0),
	combout => \PWM2_FA02|LessThan2~0_combout\);

-- Location: LCCOMB_X24_Y24_N10
\PWM2_FA02|Add1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA02|Add1~11_combout\ = (\PWM2_FA02|var_Dead_Count2\(5) & (!\PWM2_FA02|Add1~10\)) # (!\PWM2_FA02|var_Dead_Count2\(5) & ((\PWM2_FA02|Add1~10\) # (GND)))
-- \PWM2_FA02|Add1~12\ = CARRY((!\PWM2_FA02|Add1~10\) # (!\PWM2_FA02|var_Dead_Count2\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FA02|var_Dead_Count2\(5),
	datad => VCC,
	cin => \PWM2_FA02|Add1~10\,
	combout => \PWM2_FA02|Add1~11_combout\,
	cout => \PWM2_FA02|Add1~12\);

-- Location: LCCOMB_X24_Y24_N24
\PWM2_FA02|Add1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA02|Add1~13_combout\ = (!\PWM2_FA02|comp_out~q\ & \PWM2_FA02|Add1~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA02|comp_out~q\,
	datad => \PWM2_FA02|Add1~11_combout\,
	combout => \PWM2_FA02|Add1~13_combout\);

-- Location: FF_X24_Y24_N25
\PWM2_FA02|var_Dead_Count2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FA02|Add1~13_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FA02|var_Dead_Count2\(5));

-- Location: LCCOMB_X24_Y24_N12
\PWM2_FA02|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA02|Add1~14_combout\ = \PWM2_FA02|var_Dead_Count2\(6) $ (!\PWM2_FA02|Add1~12\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA02|var_Dead_Count2\(6),
	cin => \PWM2_FA02|Add1~12\,
	combout => \PWM2_FA02|Add1~14_combout\);

-- Location: LCCOMB_X24_Y24_N22
\PWM2_FA02|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA02|Add1~16_combout\ = (!\PWM2_FA02|comp_out~q\ & \PWM2_FA02|Add1~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA02|comp_out~q\,
	datad => \PWM2_FA02|Add1~14_combout\,
	combout => \PWM2_FA02|Add1~16_combout\);

-- Location: FF_X24_Y24_N23
\PWM2_FA02|var_Dead_Count2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FA02|Add1~16_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FA02|var_Dead_Count2\(6));

-- Location: LCCOMB_X24_Y24_N20
\PWM2_FA02|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA02|LessThan2~1_combout\ = (!\PWM2_FA02|var_Dead_Count2\(6) & (((!\PWM2_FA02|var_Dead_Count2\(4) & \PWM2_FA02|LessThan2~0_combout\)) # (!\PWM2_FA02|var_Dead_Count2\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA02|var_Dead_Count2\(4),
	datab => \PWM2_FA02|LessThan2~0_combout\,
	datac => \PWM2_FA02|var_Dead_Count2\(6),
	datad => \PWM2_FA02|var_Dead_Count2\(5),
	combout => \PWM2_FA02|LessThan2~1_combout\);

-- Location: LCCOMB_X24_Y24_N2
\PWM2_FA02|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA02|Add1~2_combout\ = (\PWM2_FA02|var_Dead_Count2\(1) & (!\PWM2_FA02|Add1~1\)) # (!\PWM2_FA02|var_Dead_Count2\(1) & ((\PWM2_FA02|Add1~1\) # (GND)))
-- \PWM2_FA02|Add1~3\ = CARRY((!\PWM2_FA02|Add1~1\) # (!\PWM2_FA02|var_Dead_Count2\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA02|var_Dead_Count2\(1),
	datad => VCC,
	cin => \PWM2_FA02|Add1~1\,
	combout => \PWM2_FA02|Add1~2_combout\,
	cout => \PWM2_FA02|Add1~3\);

-- Location: LCCOMB_X25_Y24_N2
\PWM2_FA02|Add1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA02|Add1~19_combout\ = (!\PWM2_FA02|comp_out~q\ & \PWM2_FA02|Add1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA02|comp_out~q\,
	datad => \PWM2_FA02|Add1~2_combout\,
	combout => \PWM2_FA02|Add1~19_combout\);

-- Location: FF_X25_Y24_N3
\PWM2_FA02|var_Dead_Count2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FA02|Add1~19_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FA02|var_Dead_Count2\(1));

-- Location: LCCOMB_X25_Y24_N28
\PWM2_FA02|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA02|Equal1~0_combout\ = (!\PWM2_FA02|comp_out~q\ & (\PWM2_FA02|Add1~4_combout\ & (\PWM2_FA02|Add1~0_combout\ & !\PWM2_FA02|Add1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA02|comp_out~q\,
	datab => \PWM2_FA02|Add1~4_combout\,
	datac => \PWM2_FA02|Add1~0_combout\,
	datad => \PWM2_FA02|Add1~2_combout\,
	combout => \PWM2_FA02|Equal1~0_combout\);

-- Location: LCCOMB_X24_Y24_N18
\PWM2_FA02|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA02|Equal1~1_combout\ = (\PWM2_FA02|Add1~13_combout\ & (\PWM2_FA02|Add1~8_combout\ & (!\PWM2_FA02|Add1~17_combout\ & !\PWM2_FA02|Add1~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA02|Add1~13_combout\,
	datab => \PWM2_FA02|Add1~8_combout\,
	datac => \PWM2_FA02|Add1~17_combout\,
	datad => \PWM2_FA02|Add1~16_combout\,
	combout => \PWM2_FA02|Equal1~1_combout\);

-- Location: LCCOMB_X24_Y24_N26
\PWM2_FA02|port_PWM02~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA02|port_PWM02~0_combout\ = (\PWM2_FA02|comp_out~q\ & (\PWM2_FA02|Equal1~0_combout\ & ((\PWM2_FA02|Equal1~1_combout\)))) # (!\PWM2_FA02|comp_out~q\ & ((\PWM2_FA02|port_PWM02~q\) # ((\PWM2_FA02|Equal1~0_combout\ & \PWM2_FA02|Equal1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA02|comp_out~q\,
	datab => \PWM2_FA02|Equal1~0_combout\,
	datac => \PWM2_FA02|port_PWM02~q\,
	datad => \PWM2_FA02|Equal1~1_combout\,
	combout => \PWM2_FA02|port_PWM02~0_combout\);

-- Location: FF_X24_Y24_N27
\PWM2_FA02|port_PWM02\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FA02|port_PWM02~0_combout\,
	clrn => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FA02|port_PWM02~q\);

-- Location: LCCOMB_X29_Y21_N2
\ucr6|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr6|Add2~2_combout\ = (\ucr6|c_int[4]~7_combout\ & ((\ucr6|c_int\(1) & (\ucr6|Add2~1\ & VCC)) # (!\ucr6|c_int\(1) & (!\ucr6|Add2~1\)))) # (!\ucr6|c_int[4]~7_combout\ & ((\ucr6|c_int\(1) & (!\ucr6|Add2~1\)) # (!\ucr6|c_int\(1) & ((\ucr6|Add2~1\) # 
-- (GND)))))
-- \ucr6|Add2~3\ = CARRY((\ucr6|c_int[4]~7_combout\ & (!\ucr6|c_int\(1) & !\ucr6|Add2~1\)) # (!\ucr6|c_int[4]~7_combout\ & ((!\ucr6|Add2~1\) # (!\ucr6|c_int\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr6|c_int[4]~7_combout\,
	datab => \ucr6|c_int\(1),
	datad => VCC,
	cin => \ucr6|Add2~1\,
	combout => \ucr6|Add2~2_combout\,
	cout => \ucr6|Add2~3\);

-- Location: FF_X29_Y21_N3
\ucr6|c_int[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr6|Add2~2_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr6|c_int\(1));

-- Location: LCCOMB_X29_Y21_N4
\ucr6|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr6|Add2~4_combout\ = ((\ucr6|c_int[4]~7_combout\ $ (\ucr6|c_int\(2) $ (\ucr6|Add2~3\)))) # (GND)
-- \ucr6|Add2~5\ = CARRY((\ucr6|c_int[4]~7_combout\ & ((!\ucr6|Add2~3\) # (!\ucr6|c_int\(2)))) # (!\ucr6|c_int[4]~7_combout\ & (!\ucr6|c_int\(2) & !\ucr6|Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr6|c_int[4]~7_combout\,
	datab => \ucr6|c_int\(2),
	datad => VCC,
	cin => \ucr6|Add2~3\,
	combout => \ucr6|Add2~4_combout\,
	cout => \ucr6|Add2~5\);

-- Location: LCCOMB_X30_Y22_N28
\ucr6|c_int[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr6|c_int[2]~14_combout\ = !\ucr6|Add2~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ucr6|Add2~4_combout\,
	combout => \ucr6|c_int[2]~14_combout\);

-- Location: FF_X30_Y22_N29
\ucr6|c_int[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr6|c_int[2]~14_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr6|c_int\(2));

-- Location: LCCOMB_X29_Y21_N6
\ucr6|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr6|Add2~6_combout\ = (\ucr6|c_int[4]~7_combout\ & ((\ucr6|c_int\(3) & (!\ucr6|Add2~5\)) # (!\ucr6|c_int\(3) & (\ucr6|Add2~5\ & VCC)))) # (!\ucr6|c_int[4]~7_combout\ & ((\ucr6|c_int\(3) & ((\ucr6|Add2~5\) # (GND))) # (!\ucr6|c_int\(3) & 
-- (!\ucr6|Add2~5\))))
-- \ucr6|Add2~7\ = CARRY((\ucr6|c_int[4]~7_combout\ & (\ucr6|c_int\(3) & !\ucr6|Add2~5\)) # (!\ucr6|c_int[4]~7_combout\ & ((\ucr6|c_int\(3)) # (!\ucr6|Add2~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr6|c_int[4]~7_combout\,
	datab => \ucr6|c_int\(3),
	datad => VCC,
	cin => \ucr6|Add2~5\,
	combout => \ucr6|Add2~6_combout\,
	cout => \ucr6|Add2~7\);

-- Location: LCCOMB_X30_Y21_N22
\ucr6|c_int[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr6|c_int[3]~13_combout\ = !\ucr6|Add2~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ucr6|Add2~6_combout\,
	combout => \ucr6|c_int[3]~13_combout\);

-- Location: FF_X30_Y21_N23
\ucr6|c_int[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr6|c_int[3]~13_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr6|c_int\(3));

-- Location: LCCOMB_X29_Y21_N8
\ucr6|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr6|Add2~8_combout\ = ((\ucr6|c_int[4]~7_combout\ $ (\ucr6|c_int\(4) $ (\ucr6|Add2~7\)))) # (GND)
-- \ucr6|Add2~9\ = CARRY((\ucr6|c_int[4]~7_combout\ & ((!\ucr6|Add2~7\) # (!\ucr6|c_int\(4)))) # (!\ucr6|c_int[4]~7_combout\ & (!\ucr6|c_int\(4) & !\ucr6|Add2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr6|c_int[4]~7_combout\,
	datab => \ucr6|c_int\(4),
	datad => VCC,
	cin => \ucr6|Add2~7\,
	combout => \ucr6|Add2~8_combout\,
	cout => \ucr6|Add2~9\);

-- Location: LCCOMB_X30_Y20_N0
\ucr6|c_int[4]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr6|c_int[4]~12_combout\ = !\ucr6|Add2~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ucr6|Add2~8_combout\,
	combout => \ucr6|c_int[4]~12_combout\);

-- Location: FF_X30_Y20_N1
\ucr6|c_int[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr6|c_int[4]~12_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr6|c_int\(4));

-- Location: LCCOMB_X29_Y21_N10
\ucr6|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr6|Add2~10_combout\ = (\ucr6|c_int[4]~7_combout\ & ((\ucr6|c_int\(5) & (!\ucr6|Add2~9\)) # (!\ucr6|c_int\(5) & (\ucr6|Add2~9\ & VCC)))) # (!\ucr6|c_int[4]~7_combout\ & ((\ucr6|c_int\(5) & ((\ucr6|Add2~9\) # (GND))) # (!\ucr6|c_int\(5) & 
-- (!\ucr6|Add2~9\))))
-- \ucr6|Add2~11\ = CARRY((\ucr6|c_int[4]~7_combout\ & (\ucr6|c_int\(5) & !\ucr6|Add2~9\)) # (!\ucr6|c_int[4]~7_combout\ & ((\ucr6|c_int\(5)) # (!\ucr6|Add2~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr6|c_int[4]~7_combout\,
	datab => \ucr6|c_int\(5),
	datad => VCC,
	cin => \ucr6|Add2~9\,
	combout => \ucr6|Add2~10_combout\,
	cout => \ucr6|Add2~11\);

-- Location: LCCOMB_X29_Y22_N30
\ucr6|c_int[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr6|c_int[5]~11_combout\ = !\ucr6|Add2~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ucr6|Add2~10_combout\,
	combout => \ucr6|c_int[5]~11_combout\);

-- Location: FF_X29_Y22_N31
\ucr6|c_int[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr6|c_int[5]~11_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr6|c_int\(5));

-- Location: LCCOMB_X29_Y21_N12
\ucr6|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr6|Add2~12_combout\ = ((\ucr6|c_int[4]~7_combout\ $ (\ucr6|c_int\(6) $ (!\ucr6|Add2~11\)))) # (GND)
-- \ucr6|Add2~13\ = CARRY((\ucr6|c_int[4]~7_combout\ & ((\ucr6|c_int\(6)) # (!\ucr6|Add2~11\))) # (!\ucr6|c_int[4]~7_combout\ & (\ucr6|c_int\(6) & !\ucr6|Add2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr6|c_int[4]~7_combout\,
	datab => \ucr6|c_int\(6),
	datad => VCC,
	cin => \ucr6|Add2~11\,
	combout => \ucr6|Add2~12_combout\,
	cout => \ucr6|Add2~13\);

-- Location: FF_X29_Y21_N13
\ucr6|c_int[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr6|Add2~12_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr6|c_int\(6));

-- Location: LCCOMB_X29_Y21_N14
\ucr6|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr6|Add2~14_combout\ = (\ucr6|c_int[4]~7_combout\ & ((\ucr6|c_int\(7) & (!\ucr6|Add2~13\)) # (!\ucr6|c_int\(7) & (\ucr6|Add2~13\ & VCC)))) # (!\ucr6|c_int[4]~7_combout\ & ((\ucr6|c_int\(7) & ((\ucr6|Add2~13\) # (GND))) # (!\ucr6|c_int\(7) & 
-- (!\ucr6|Add2~13\))))
-- \ucr6|Add2~15\ = CARRY((\ucr6|c_int[4]~7_combout\ & (\ucr6|c_int\(7) & !\ucr6|Add2~13\)) # (!\ucr6|c_int[4]~7_combout\ & ((\ucr6|c_int\(7)) # (!\ucr6|Add2~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr6|c_int[4]~7_combout\,
	datab => \ucr6|c_int\(7),
	datad => VCC,
	cin => \ucr6|Add2~13\,
	combout => \ucr6|Add2~14_combout\,
	cout => \ucr6|Add2~15\);

-- Location: LCCOMB_X29_Y22_N24
\ucr6|c_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr6|c_int[7]~10_combout\ = !\ucr6|Add2~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ucr6|Add2~14_combout\,
	combout => \ucr6|c_int[7]~10_combout\);

-- Location: FF_X29_Y22_N25
\ucr6|c_int[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr6|c_int[7]~10_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr6|c_int\(7));

-- Location: LCCOMB_X29_Y21_N16
\ucr6|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr6|Add2~16_combout\ = ((\ucr6|c_int\(8) $ (\ucr6|c_int[4]~7_combout\ $ (\ucr6|Add2~15\)))) # (GND)
-- \ucr6|Add2~17\ = CARRY((\ucr6|c_int\(8) & (\ucr6|c_int[4]~7_combout\ & !\ucr6|Add2~15\)) # (!\ucr6|c_int\(8) & ((\ucr6|c_int[4]~7_combout\) # (!\ucr6|Add2~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr6|c_int\(8),
	datab => \ucr6|c_int[4]~7_combout\,
	datad => VCC,
	cin => \ucr6|Add2~15\,
	combout => \ucr6|Add2~16_combout\,
	cout => \ucr6|Add2~17\);

-- Location: LCCOMB_X27_Y21_N0
\ucr6|c_int[8]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr6|c_int[8]~9_combout\ = !\ucr6|Add2~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ucr6|Add2~16_combout\,
	combout => \ucr6|c_int[8]~9_combout\);

-- Location: FF_X27_Y21_N1
\ucr6|c_int[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr6|c_int[8]~9_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr6|c_int\(8));

-- Location: LCCOMB_X30_Y21_N2
\ucr6|c_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr6|c_int[4]~4_combout\ = (\ucr6|c_int\(0) & (\ucr6|c_int\(8) & (\ucr6|c_int\(2) & !\ucr6|c_int\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr6|c_int\(0),
	datab => \ucr6|c_int\(8),
	datac => \ucr6|c_int\(2),
	datad => \ucr6|c_int\(1),
	combout => \ucr6|c_int[4]~4_combout\);

-- Location: LCCOMB_X30_Y21_N8
\ucr6|c_int[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr6|c_int[4]~5_combout\ = (\ucr6|c_int\(4) & (\ucr6|c_int\(5) & (\ucr6|c_int\(3) & \ucr6|c_int[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr6|c_int\(4),
	datab => \ucr6|c_int\(5),
	datac => \ucr6|c_int\(3),
	datad => \ucr6|c_int[4]~4_combout\,
	combout => \ucr6|c_int[4]~5_combout\);

-- Location: LCCOMB_X29_Y21_N18
\ucr6|Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr6|Add2~18_combout\ = (\ucr6|c_int\(9) & ((\ucr6|c_int[4]~7_combout\ & (\ucr6|Add2~17\ & VCC)) # (!\ucr6|c_int[4]~7_combout\ & (!\ucr6|Add2~17\)))) # (!\ucr6|c_int\(9) & ((\ucr6|c_int[4]~7_combout\ & (!\ucr6|Add2~17\)) # (!\ucr6|c_int[4]~7_combout\ & 
-- ((\ucr6|Add2~17\) # (GND)))))
-- \ucr6|Add2~19\ = CARRY((\ucr6|c_int\(9) & (!\ucr6|c_int[4]~7_combout\ & !\ucr6|Add2~17\)) # (!\ucr6|c_int\(9) & ((!\ucr6|Add2~17\) # (!\ucr6|c_int[4]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr6|c_int\(9),
	datab => \ucr6|c_int[4]~7_combout\,
	datad => VCC,
	cin => \ucr6|Add2~17\,
	combout => \ucr6|Add2~18_combout\,
	cout => \ucr6|Add2~19\);

-- Location: FF_X29_Y21_N19
\ucr6|c_int[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr6|Add2~18_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr6|c_int\(9));

-- Location: FF_X30_Y21_N5
\ucr6|dir_int\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr6|c_int[4]~7_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr6|dir_int~q\);

-- Location: LCCOMB_X29_Y21_N20
\ucr6|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr6|Add2~20_combout\ = ((\ucr6|c_int\(10) $ (\ucr6|c_int[4]~7_combout\ $ (!\ucr6|Add2~19\)))) # (GND)
-- \ucr6|Add2~21\ = CARRY((\ucr6|c_int\(10) & ((\ucr6|c_int[4]~7_combout\) # (!\ucr6|Add2~19\))) # (!\ucr6|c_int\(10) & (\ucr6|c_int[4]~7_combout\ & !\ucr6|Add2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr6|c_int\(10),
	datab => \ucr6|c_int[4]~7_combout\,
	datad => VCC,
	cin => \ucr6|Add2~19\,
	combout => \ucr6|Add2~20_combout\,
	cout => \ucr6|Add2~21\);

-- Location: FF_X29_Y21_N21
\ucr6|c_int[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr6|Add2~20_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr6|c_int\(10));

-- Location: LCCOMB_X30_Y21_N6
\ucr6|c_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr6|c_int[4]~6_combout\ = (\ucr6|c_int\(9) & (((\ucr6|dir_int~q\) # (\ucr6|c_int\(10))))) # (!\ucr6|c_int\(9) & (\ucr6|dir_int~q\ & ((\ucr6|c_int\(10)) # (!\ucr6|c_int[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr6|c_int[4]~5_combout\,
	datab => \ucr6|c_int\(9),
	datac => \ucr6|dir_int~q\,
	datad => \ucr6|c_int\(10),
	combout => \ucr6|c_int[4]~6_combout\);

-- Location: LCCOMB_X30_Y21_N18
\ucr6|c_int[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr6|c_int[4]~0_combout\ = (\ucr6|c_int\(10) & !\ucr6|c_int\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ucr6|c_int\(10),
	datac => \ucr6|c_int\(8),
	combout => \ucr6|c_int[4]~0_combout\);

-- Location: LCCOMB_X30_Y21_N10
\ucr6|c_int[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr6|c_int[4]~2_combout\ = ((!\ucr6|c_int\(0) & (!\ucr6|c_int\(2) & \ucr6|c_int\(1)))) # (!\ucr6|c_int\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr6|c_int\(0),
	datab => \ucr6|c_int\(2),
	datac => \ucr6|c_int\(3),
	datad => \ucr6|c_int\(1),
	combout => \ucr6|c_int[4]~2_combout\);

-- Location: LCCOMB_X30_Y21_N20
\ucr6|c_int[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr6|c_int[4]~3_combout\ = (!\ucr6|c_int\(4) & (\ucr6|c_int[4]~0_combout\ & (!\ucr6|c_int\(5) & \ucr6|c_int[4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr6|c_int\(4),
	datab => \ucr6|c_int[4]~0_combout\,
	datac => \ucr6|c_int\(5),
	datad => \ucr6|c_int[4]~2_combout\,
	combout => \ucr6|c_int[4]~3_combout\);

-- Location: LCCOMB_X29_Y21_N22
\ucr6|Add2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr6|Add2~22_combout\ = (\ucr6|c_int\(11) & ((\ucr6|c_int[4]~7_combout\ & (\ucr6|Add2~21\ & VCC)) # (!\ucr6|c_int[4]~7_combout\ & (!\ucr6|Add2~21\)))) # (!\ucr6|c_int\(11) & ((\ucr6|c_int[4]~7_combout\ & (!\ucr6|Add2~21\)) # (!\ucr6|c_int[4]~7_combout\ & 
-- ((\ucr6|Add2~21\) # (GND)))))
-- \ucr6|Add2~23\ = CARRY((\ucr6|c_int\(11) & (!\ucr6|c_int[4]~7_combout\ & !\ucr6|Add2~21\)) # (!\ucr6|c_int\(11) & ((!\ucr6|Add2~21\) # (!\ucr6|c_int[4]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr6|c_int\(11),
	datab => \ucr6|c_int[4]~7_combout\,
	datad => VCC,
	cin => \ucr6|Add2~21\,
	combout => \ucr6|Add2~22_combout\,
	cout => \ucr6|Add2~23\);

-- Location: LCCOMB_X29_Y21_N24
\ucr6|Add2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr6|Add2~24_combout\ = ((\ucr6|c_int\(12) $ (\ucr6|c_int[4]~7_combout\ $ (!\ucr6|Add2~23\)))) # (GND)
-- \ucr6|Add2~25\ = CARRY((\ucr6|c_int\(12) & ((\ucr6|c_int[4]~7_combout\) # (!\ucr6|Add2~23\))) # (!\ucr6|c_int\(12) & (\ucr6|c_int[4]~7_combout\ & !\ucr6|Add2~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr6|c_int\(12),
	datab => \ucr6|c_int[4]~7_combout\,
	datad => VCC,
	cin => \ucr6|Add2~23\,
	combout => \ucr6|Add2~24_combout\,
	cout => \ucr6|Add2~25\);

-- Location: FF_X29_Y21_N25
\ucr6|c_int[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr6|Add2~24_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr6|c_int\(12));

-- Location: LCCOMB_X29_Y21_N26
\ucr6|Add2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr6|Add2~26_combout\ = (\ucr6|c_int\(13) & ((\ucr6|c_int[4]~7_combout\ & (\ucr6|Add2~25\ & VCC)) # (!\ucr6|c_int[4]~7_combout\ & (!\ucr6|Add2~25\)))) # (!\ucr6|c_int\(13) & ((\ucr6|c_int[4]~7_combout\ & (!\ucr6|Add2~25\)) # (!\ucr6|c_int[4]~7_combout\ & 
-- ((\ucr6|Add2~25\) # (GND)))))
-- \ucr6|Add2~27\ = CARRY((\ucr6|c_int\(13) & (!\ucr6|c_int[4]~7_combout\ & !\ucr6|Add2~25\)) # (!\ucr6|c_int\(13) & ((!\ucr6|Add2~25\) # (!\ucr6|c_int[4]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr6|c_int\(13),
	datab => \ucr6|c_int[4]~7_combout\,
	datad => VCC,
	cin => \ucr6|Add2~25\,
	combout => \ucr6|Add2~26_combout\,
	cout => \ucr6|Add2~27\);

-- Location: FF_X29_Y21_N27
\ucr6|c_int[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr6|Add2~26_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr6|c_int\(13));

-- Location: LCCOMB_X29_Y21_N28
\ucr6|Add2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr6|Add2~28_combout\ = ((\ucr6|c_int\(14) $ (\ucr6|c_int[4]~7_combout\ $ (!\ucr6|Add2~27\)))) # (GND)
-- \ucr6|Add2~29\ = CARRY((\ucr6|c_int\(14) & ((\ucr6|c_int[4]~7_combout\) # (!\ucr6|Add2~27\))) # (!\ucr6|c_int\(14) & (\ucr6|c_int[4]~7_combout\ & !\ucr6|Add2~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr6|c_int\(14),
	datab => \ucr6|c_int[4]~7_combout\,
	datad => VCC,
	cin => \ucr6|Add2~27\,
	combout => \ucr6|Add2~28_combout\,
	cout => \ucr6|Add2~29\);

-- Location: FF_X29_Y21_N29
\ucr6|c_int[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr6|Add2~28_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr6|c_int\(14));

-- Location: LCCOMB_X29_Y21_N30
\ucr6|Add2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr6|Add2~30_combout\ = \ucr6|c_int\(15) $ (\ucr6|Add2~29\ $ (\ucr6|c_int[4]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr6|c_int\(15),
	datad => \ucr6|c_int[4]~7_combout\,
	cin => \ucr6|Add2~29\,
	combout => \ucr6|Add2~30_combout\);

-- Location: FF_X29_Y21_N31
\ucr6|c_int[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr6|Add2~30_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr6|c_int\(15));

-- Location: LCCOMB_X30_Y21_N16
\PWM2_FC03|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC03|LessThan0~2_combout\ = (!\ucr6|c_int\(14) & (!\ucr6|c_int\(15) & (!\ucr6|c_int\(13) & !\ucr6|c_int\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr6|c_int\(14),
	datab => \ucr6|c_int\(15),
	datac => \ucr6|c_int\(13),
	datad => \ucr6|c_int\(12),
	combout => \PWM2_FC03|LessThan0~2_combout\);

-- Location: LCCOMB_X30_Y21_N26
\PWM2_FC03|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC03|LessThan0~3_combout\ = (!\ucr6|c_int\(11) & \PWM2_FC03|LessThan0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ucr6|c_int\(11),
	datad => \PWM2_FC03|LessThan0~2_combout\,
	combout => \PWM2_FC03|LessThan0~3_combout\);

-- Location: LCCOMB_X30_Y21_N28
\ucr6|c_int[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr6|c_int[4]~1_combout\ = (\ucr6|c_int\(6) & ((\ucr6|c_int[4]~0_combout\) # ((\ucr6|dir_int~q\)))) # (!\ucr6|c_int\(6) & (!\ucr6|c_int\(7) & ((\ucr6|c_int[4]~0_combout\) # (\ucr6|dir_int~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr6|c_int\(6),
	datab => \ucr6|c_int[4]~0_combout\,
	datac => \ucr6|dir_int~q\,
	datad => \ucr6|c_int\(7),
	combout => \ucr6|c_int[4]~1_combout\);

-- Location: LCCOMB_X30_Y21_N4
\ucr6|c_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucr6|c_int[4]~7_combout\ = (\ucr6|c_int[4]~6_combout\) # ((\ucr6|c_int[4]~3_combout\) # ((\ucr6|c_int[4]~1_combout\) # (!\PWM2_FC03|LessThan0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr6|c_int[4]~6_combout\,
	datab => \ucr6|c_int[4]~3_combout\,
	datac => \PWM2_FC03|LessThan0~3_combout\,
	datad => \ucr6|c_int[4]~1_combout\,
	combout => \ucr6|c_int[4]~7_combout\);

-- Location: FF_X29_Y21_N23
\ucr6|c_int[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ucr6|Add2~22_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ucr6|c_int\(11));

-- Location: LCCOMB_X27_Y21_N2
\PWM2_FA03|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA03|LessThan0~3_cout\ = CARRY((\PWM2_FA03|comp_int\(0) & \ucr6|c_int\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA03|comp_int\(0),
	datab => \ucr6|c_int\(0),
	datad => VCC,
	cout => \PWM2_FA03|LessThan0~3_cout\);

-- Location: LCCOMB_X27_Y21_N4
\PWM2_FA03|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA03|LessThan0~5_cout\ = CARRY((\PWM2_FA03|comp_int\(1) & (\ucr6|c_int\(1) & !\PWM2_FA03|LessThan0~3_cout\)) # (!\PWM2_FA03|comp_int\(1) & ((\ucr6|c_int\(1)) # (!\PWM2_FA03|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA03|comp_int\(1),
	datab => \ucr6|c_int\(1),
	datad => VCC,
	cin => \PWM2_FA03|LessThan0~3_cout\,
	cout => \PWM2_FA03|LessThan0~5_cout\);

-- Location: LCCOMB_X27_Y21_N6
\PWM2_FA03|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA03|LessThan0~7_cout\ = CARRY((\ucr6|c_int\(2) & ((\PWM2_FA03|comp_int\(2)) # (!\PWM2_FA03|LessThan0~5_cout\))) # (!\ucr6|c_int\(2) & (\PWM2_FA03|comp_int\(2) & !\PWM2_FA03|LessThan0~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr6|c_int\(2),
	datab => \PWM2_FA03|comp_int\(2),
	datad => VCC,
	cin => \PWM2_FA03|LessThan0~5_cout\,
	cout => \PWM2_FA03|LessThan0~7_cout\);

-- Location: LCCOMB_X27_Y21_N8
\PWM2_FA03|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA03|LessThan0~9_cout\ = CARRY((\ucr6|c_int\(3) & (!\PWM2_FA03|comp_int\(3) & !\PWM2_FA03|LessThan0~7_cout\)) # (!\ucr6|c_int\(3) & ((!\PWM2_FA03|LessThan0~7_cout\) # (!\PWM2_FA03|comp_int\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr6|c_int\(3),
	datab => \PWM2_FA03|comp_int\(3),
	datad => VCC,
	cin => \PWM2_FA03|LessThan0~7_cout\,
	cout => \PWM2_FA03|LessThan0~9_cout\);

-- Location: LCCOMB_X27_Y21_N10
\PWM2_FA03|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA03|LessThan0~11_cout\ = CARRY((\ucr6|c_int\(4) & ((\PWM2_FA03|comp_int\(4)) # (!\PWM2_FA03|LessThan0~9_cout\))) # (!\ucr6|c_int\(4) & (\PWM2_FA03|comp_int\(4) & !\PWM2_FA03|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr6|c_int\(4),
	datab => \PWM2_FA03|comp_int\(4),
	datad => VCC,
	cin => \PWM2_FA03|LessThan0~9_cout\,
	cout => \PWM2_FA03|LessThan0~11_cout\);

-- Location: LCCOMB_X27_Y21_N12
\PWM2_FA03|LessThan0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA03|LessThan0~13_cout\ = CARRY((\PWM2_FA03|comp_int\(5) & (!\ucr6|c_int\(5) & !\PWM2_FA03|LessThan0~11_cout\)) # (!\PWM2_FA03|comp_int\(5) & ((!\PWM2_FA03|LessThan0~11_cout\) # (!\ucr6|c_int\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA03|comp_int\(5),
	datab => \ucr6|c_int\(5),
	datad => VCC,
	cin => \PWM2_FA03|LessThan0~11_cout\,
	cout => \PWM2_FA03|LessThan0~13_cout\);

-- Location: LCCOMB_X27_Y21_N14
\PWM2_FA03|LessThan0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA03|LessThan0~15_cout\ = CARRY((\ucr6|c_int\(6) & (\PWM2_FA03|comp_int\(6) & !\PWM2_FA03|LessThan0~13_cout\)) # (!\ucr6|c_int\(6) & ((\PWM2_FA03|comp_int\(6)) # (!\PWM2_FA03|LessThan0~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr6|c_int\(6),
	datab => \PWM2_FA03|comp_int\(6),
	datad => VCC,
	cin => \PWM2_FA03|LessThan0~13_cout\,
	cout => \PWM2_FA03|LessThan0~15_cout\);

-- Location: LCCOMB_X27_Y21_N16
\PWM2_FA03|LessThan0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA03|LessThan0~17_cout\ = CARRY((\ucr6|c_int\(7) & (!\PWM2_FA03|comp_int\(7) & !\PWM2_FA03|LessThan0~15_cout\)) # (!\ucr6|c_int\(7) & ((!\PWM2_FA03|LessThan0~15_cout\) # (!\PWM2_FA03|comp_int\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr6|c_int\(7),
	datab => \PWM2_FA03|comp_int\(7),
	datad => VCC,
	cin => \PWM2_FA03|LessThan0~15_cout\,
	cout => \PWM2_FA03|LessThan0~17_cout\);

-- Location: LCCOMB_X27_Y21_N18
\PWM2_FA03|LessThan0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA03|LessThan0~19_cout\ = CARRY((\PWM2_FA03|comp_int\(8) & ((\ucr6|c_int\(8)) # (!\PWM2_FA03|LessThan0~17_cout\))) # (!\PWM2_FA03|comp_int\(8) & (\ucr6|c_int\(8) & !\PWM2_FA03|LessThan0~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA03|comp_int\(8),
	datab => \ucr6|c_int\(8),
	datad => VCC,
	cin => \PWM2_FA03|LessThan0~17_cout\,
	cout => \PWM2_FA03|LessThan0~19_cout\);

-- Location: LCCOMB_X27_Y21_N20
\PWM2_FA03|LessThan0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA03|LessThan0~21_cout\ = CARRY((\ucr6|c_int\(9) & ((!\PWM2_FA03|LessThan0~19_cout\) # (!\PWM2_FA03|comp_int\(9)))) # (!\ucr6|c_int\(9) & (!\PWM2_FA03|comp_int\(9) & !\PWM2_FA03|LessThan0~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr6|c_int\(9),
	datab => \PWM2_FA03|comp_int\(9),
	datad => VCC,
	cin => \PWM2_FA03|LessThan0~19_cout\,
	cout => \PWM2_FA03|LessThan0~21_cout\);

-- Location: LCCOMB_X27_Y21_N22
\PWM2_FA03|LessThan0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA03|LessThan0~22_combout\ = (\ucr6|c_int\(10) & (!\PWM2_FA03|LessThan0~21_cout\ & \PWM2_FA03|comp_int\(10))) # (!\ucr6|c_int\(10) & ((\PWM2_FA03|comp_int\(10)) # (!\PWM2_FA03|LessThan0~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ucr6|c_int\(10),
	datad => \PWM2_FA03|comp_int\(10),
	cin => \PWM2_FA03|LessThan0~21_cout\,
	combout => \PWM2_FA03|LessThan0~22_combout\);

-- Location: LCCOMB_X26_Y21_N6
\PWM2_FA03|LessThan0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA03|LessThan0~24_combout\ = (\ucr6|c_int\(11)) # ((!\PWM2_FC03|LessThan0~2_combout\) # (!\PWM2_FA03|LessThan0~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr6|c_int\(11),
	datab => \PWM2_FA03|LessThan0~22_combout\,
	datad => \PWM2_FC03|LessThan0~2_combout\,
	combout => \PWM2_FA03|LessThan0~24_combout\);

-- Location: FF_X24_Y21_N1
\PWM2_FA03|comp_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \PWM2_FA03|LessThan0~24_combout\,
	clrn => \ALT_INV_comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FA03|comp_out~q\);

-- Location: LCCOMB_X20_Y26_N18
\PWM2_FA03|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA03|Add1~16_combout\ = (!\PWM2_FA03|comp_out~q\ & \PWM2_FA03|Add1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM2_FA03|comp_out~q\,
	datad => \PWM2_FA03|Add1~2_combout\,
	combout => \PWM2_FA03|Add1~16_combout\);

-- Location: FF_X20_Y26_N19
\PWM2_FA03|var_Dead_Count2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FA03|Add1~16_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FA03|var_Dead_Count2\(1));

-- Location: LCCOMB_X20_Y26_N6
\PWM2_FA03|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA03|Add1~2_combout\ = (\PWM2_FA03|var_Dead_Count2\(1) & (!\PWM2_FA03|Add1~1\)) # (!\PWM2_FA03|var_Dead_Count2\(1) & ((\PWM2_FA03|Add1~1\) # (GND)))
-- \PWM2_FA03|Add1~3\ = CARRY((!\PWM2_FA03|Add1~1\) # (!\PWM2_FA03|var_Dead_Count2\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FA03|var_Dead_Count2\(1),
	datad => VCC,
	cin => \PWM2_FA03|Add1~1\,
	combout => \PWM2_FA03|Add1~2_combout\,
	cout => \PWM2_FA03|Add1~3\);

-- Location: LCCOMB_X20_Y26_N8
\PWM2_FA03|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA03|Add1~4_combout\ = (\PWM2_FA03|var_Dead_Count2\(2) & (\PWM2_FA03|Add1~3\ $ (GND))) # (!\PWM2_FA03|var_Dead_Count2\(2) & (!\PWM2_FA03|Add1~3\ & VCC))
-- \PWM2_FA03|Add1~5\ = CARRY((\PWM2_FA03|var_Dead_Count2\(2) & !\PWM2_FA03|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA03|var_Dead_Count2\(2),
	datad => VCC,
	cin => \PWM2_FA03|Add1~3\,
	combout => \PWM2_FA03|Add1~4_combout\,
	cout => \PWM2_FA03|Add1~5\);

-- Location: LCCOMB_X20_Y26_N22
\PWM2_FA03|Add1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA03|Add1~17_combout\ = (\PWM2_FA03|Add1~4_combout\ & !\PWM2_FA03|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FA03|Add1~4_combout\,
	datac => \PWM2_FA03|comp_out~q\,
	combout => \PWM2_FA03|Add1~17_combout\);

-- Location: FF_X20_Y26_N23
\PWM2_FA03|var_Dead_Count2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FA03|Add1~17_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FA03|var_Dead_Count2\(2));

-- Location: LCCOMB_X20_Y26_N10
\PWM2_FA03|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA03|Add1~6_combout\ = (\PWM2_FA03|var_Dead_Count2\(3) & (!\PWM2_FA03|Add1~5\)) # (!\PWM2_FA03|var_Dead_Count2\(3) & ((\PWM2_FA03|Add1~5\) # (GND)))
-- \PWM2_FA03|Add1~7\ = CARRY((!\PWM2_FA03|Add1~5\) # (!\PWM2_FA03|var_Dead_Count2\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA03|var_Dead_Count2\(3),
	datad => VCC,
	cin => \PWM2_FA03|Add1~5\,
	combout => \PWM2_FA03|Add1~6_combout\,
	cout => \PWM2_FA03|Add1~7\);

-- Location: LCCOMB_X20_Y24_N12
\PWM2_FA03|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA03|Add1~10_combout\ = (!\PWM2_FA03|comp_out~q\ & \PWM2_FA03|Add1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA03|comp_out~q\,
	datac => \PWM2_FA03|Add1~6_combout\,
	combout => \PWM2_FA03|Add1~10_combout\);

-- Location: FF_X20_Y24_N13
\PWM2_FA03|var_Dead_Count2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FA03|Add1~10_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FA03|var_Dead_Count2\(3));

-- Location: LCCOMB_X20_Y26_N4
\PWM2_FA03|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA03|Add1~0_combout\ = (\PWM2_FA03|LessThan2~1_combout\ & (\PWM2_FA03|var_Dead_Count2\(0) $ (VCC))) # (!\PWM2_FA03|LessThan2~1_combout\ & (\PWM2_FA03|var_Dead_Count2\(0) & VCC))
-- \PWM2_FA03|Add1~1\ = CARRY((\PWM2_FA03|LessThan2~1_combout\ & \PWM2_FA03|var_Dead_Count2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA03|LessThan2~1_combout\,
	datab => \PWM2_FA03|var_Dead_Count2\(0),
	datad => VCC,
	combout => \PWM2_FA03|Add1~0_combout\,
	cout => \PWM2_FA03|Add1~1\);

-- Location: LCCOMB_X20_Y26_N20
\PWM2_FA03|Add1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA03|Add1~15_combout\ = (\PWM2_FA03|Add1~0_combout\ & !\PWM2_FA03|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FA03|Add1~0_combout\,
	datac => \PWM2_FA03|comp_out~q\,
	combout => \PWM2_FA03|Add1~15_combout\);

-- Location: FF_X20_Y26_N21
\PWM2_FA03|var_Dead_Count2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FA03|Add1~15_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FA03|var_Dead_Count2\(0));

-- Location: LCCOMB_X20_Y26_N28
\PWM2_FA03|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA03|LessThan2~0_combout\ = (((!\PWM2_FA03|var_Dead_Count2\(1) & !\PWM2_FA03|var_Dead_Count2\(0))) # (!\PWM2_FA03|var_Dead_Count2\(2))) # (!\PWM2_FA03|var_Dead_Count2\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA03|var_Dead_Count2\(3),
	datab => \PWM2_FA03|var_Dead_Count2\(1),
	datac => \PWM2_FA03|var_Dead_Count2\(2),
	datad => \PWM2_FA03|var_Dead_Count2\(0),
	combout => \PWM2_FA03|LessThan2~0_combout\);

-- Location: LCCOMB_X20_Y26_N12
\PWM2_FA03|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA03|Add1~8_combout\ = (\PWM2_FA03|var_Dead_Count2\(4) & (\PWM2_FA03|Add1~7\ $ (GND))) # (!\PWM2_FA03|var_Dead_Count2\(4) & (!\PWM2_FA03|Add1~7\ & VCC))
-- \PWM2_FA03|Add1~9\ = CARRY((\PWM2_FA03|var_Dead_Count2\(4) & !\PWM2_FA03|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FA03|var_Dead_Count2\(4),
	datad => VCC,
	cin => \PWM2_FA03|Add1~7\,
	combout => \PWM2_FA03|Add1~8_combout\,
	cout => \PWM2_FA03|Add1~9\);

-- Location: LCCOMB_X20_Y26_N2
\PWM2_FA03|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA03|Add1~18_combout\ = (!\PWM2_FA03|comp_out~q\ & \PWM2_FA03|Add1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM2_FA03|comp_out~q\,
	datad => \PWM2_FA03|Add1~8_combout\,
	combout => \PWM2_FA03|Add1~18_combout\);

-- Location: FF_X20_Y26_N3
\PWM2_FA03|var_Dead_Count2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FA03|Add1~18_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FA03|var_Dead_Count2\(4));

-- Location: LCCOMB_X20_Y26_N14
\PWM2_FA03|Add1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA03|Add1~11_combout\ = (\PWM2_FA03|var_Dead_Count2\(5) & (!\PWM2_FA03|Add1~9\)) # (!\PWM2_FA03|var_Dead_Count2\(5) & ((\PWM2_FA03|Add1~9\) # (GND)))
-- \PWM2_FA03|Add1~12\ = CARRY((!\PWM2_FA03|Add1~9\) # (!\PWM2_FA03|var_Dead_Count2\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FA03|var_Dead_Count2\(5),
	datad => VCC,
	cin => \PWM2_FA03|Add1~9\,
	combout => \PWM2_FA03|Add1~11_combout\,
	cout => \PWM2_FA03|Add1~12\);

-- Location: LCCOMB_X20_Y26_N24
\PWM2_FA03|Add1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA03|Add1~19_combout\ = (\PWM2_FA03|Add1~11_combout\ & !\PWM2_FA03|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FA03|Add1~11_combout\,
	datac => \PWM2_FA03|comp_out~q\,
	combout => \PWM2_FA03|Add1~19_combout\);

-- Location: FF_X20_Y26_N25
\PWM2_FA03|var_Dead_Count2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FA03|Add1~19_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FA03|var_Dead_Count2\(5));

-- Location: LCCOMB_X20_Y26_N16
\PWM2_FA03|Add1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA03|Add1~13_combout\ = \PWM2_FA03|var_Dead_Count2\(6) $ (!\PWM2_FA03|Add1~12\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA03|var_Dead_Count2\(6),
	cin => \PWM2_FA03|Add1~12\,
	combout => \PWM2_FA03|Add1~13_combout\);

-- Location: LCCOMB_X20_Y26_N30
\PWM2_FA03|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA03|Add1~20_combout\ = (!\PWM2_FA03|comp_out~q\ & \PWM2_FA03|Add1~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM2_FA03|comp_out~q\,
	datad => \PWM2_FA03|Add1~13_combout\,
	combout => \PWM2_FA03|Add1~20_combout\);

-- Location: FF_X20_Y26_N31
\PWM2_FA03|var_Dead_Count2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FA03|Add1~20_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FA03|var_Dead_Count2\(6));

-- Location: LCCOMB_X20_Y26_N0
\PWM2_FA03|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA03|LessThan2~1_combout\ = (!\PWM2_FA03|var_Dead_Count2\(6) & (((\PWM2_FA03|LessThan2~0_combout\ & !\PWM2_FA03|var_Dead_Count2\(4))) # (!\PWM2_FA03|var_Dead_Count2\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA03|LessThan2~0_combout\,
	datab => \PWM2_FA03|var_Dead_Count2\(5),
	datac => \PWM2_FA03|var_Dead_Count2\(6),
	datad => \PWM2_FA03|var_Dead_Count2\(4),
	combout => \PWM2_FA03|LessThan2~1_combout\);

-- Location: LCCOMB_X19_Y26_N10
\PWM2_FA03|port_PWM02~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA03|port_PWM02~0_combout\ = (!\PWM2_FA03|Add1~2_combout\ & (!\PWM2_FA03|comp_out~q\ & (\PWM2_FA03|Add1~4_combout\ & \PWM2_FA03|Add1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA03|Add1~2_combout\,
	datab => \PWM2_FA03|comp_out~q\,
	datac => \PWM2_FA03|Add1~4_combout\,
	datad => \PWM2_FA03|Add1~0_combout\,
	combout => \PWM2_FA03|port_PWM02~0_combout\);

-- Location: LCCOMB_X20_Y26_N26
\PWM2_FA03|port_PWM02~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA03|port_PWM02~1_combout\ = (\PWM2_FA03|Add1~10_combout\ & (!\PWM2_FA03|Add1~13_combout\ & (\PWM2_FA03|Add1~11_combout\ & !\PWM2_FA03|Add1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA03|Add1~10_combout\,
	datab => \PWM2_FA03|Add1~13_combout\,
	datac => \PWM2_FA03|Add1~11_combout\,
	datad => \PWM2_FA03|Add1~8_combout\,
	combout => \PWM2_FA03|port_PWM02~1_combout\);

-- Location: LCCOMB_X19_Y26_N0
\PWM2_FA03|port_PWM02~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA03|port_PWM02~2_combout\ = (\PWM2_FA03|port_PWM02~0_combout\ & ((\PWM2_FA03|port_PWM02~1_combout\) # ((!\PWM2_FA03|comp_out~q\ & \PWM2_FA03|port_PWM02~q\)))) # (!\PWM2_FA03|port_PWM02~0_combout\ & (!\PWM2_FA03|comp_out~q\ & 
-- (\PWM2_FA03|port_PWM02~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA03|port_PWM02~0_combout\,
	datab => \PWM2_FA03|comp_out~q\,
	datac => \PWM2_FA03|port_PWM02~q\,
	datad => \PWM2_FA03|port_PWM02~1_combout\,
	combout => \PWM2_FA03|port_PWM02~2_combout\);

-- Location: FF_X19_Y26_N1
\PWM2_FA03|port_PWM02\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FA03|port_PWM02~2_combout\,
	clrn => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FA03|port_PWM02~q\);

-- Location: LCCOMB_X25_Y13_N24
\PWM2_FA01|Add0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA01|Add0~19_combout\ = (\PWM2_FA01|comp_out~q\ & \PWM2_FA01|Add0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM2_FA01|comp_out~q\,
	datad => \PWM2_FA01|Add0~2_combout\,
	combout => \PWM2_FA01|Add0~19_combout\);

-- Location: FF_X25_Y13_N25
\PWM2_FA01|var_Dead_Count1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FA01|Add0~19_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FA01|var_Dead_Count1\(1));

-- Location: LCCOMB_X25_Y13_N12
\PWM2_FA01|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA01|Add0~2_combout\ = (\PWM2_FA01|var_Dead_Count1\(1) & (!\PWM2_FA01|Add0~1\)) # (!\PWM2_FA01|var_Dead_Count1\(1) & ((\PWM2_FA01|Add0~1\) # (GND)))
-- \PWM2_FA01|Add0~3\ = CARRY((!\PWM2_FA01|Add0~1\) # (!\PWM2_FA01|var_Dead_Count1\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FA01|var_Dead_Count1\(1),
	datad => VCC,
	cin => \PWM2_FA01|Add0~1\,
	combout => \PWM2_FA01|Add0~2_combout\,
	cout => \PWM2_FA01|Add0~3\);

-- Location: LCCOMB_X25_Y13_N14
\PWM2_FA01|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA01|Add0~4_combout\ = (\PWM2_FA01|var_Dead_Count1\(2) & (\PWM2_FA01|Add0~3\ $ (GND))) # (!\PWM2_FA01|var_Dead_Count1\(2) & (!\PWM2_FA01|Add0~3\ & VCC))
-- \PWM2_FA01|Add0~5\ = CARRY((\PWM2_FA01|var_Dead_Count1\(2) & !\PWM2_FA01|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FA01|var_Dead_Count1\(2),
	datad => VCC,
	cin => \PWM2_FA01|Add0~3\,
	combout => \PWM2_FA01|Add0~4_combout\,
	cout => \PWM2_FA01|Add0~5\);

-- Location: LCCOMB_X25_Y13_N8
\PWM2_FA01|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA01|Add0~20_combout\ = (\PWM2_FA01|comp_out~q\ & \PWM2_FA01|Add0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FA01|comp_out~q\,
	datac => \PWM2_FA01|Add0~4_combout\,
	combout => \PWM2_FA01|Add0~20_combout\);

-- Location: FF_X25_Y13_N9
\PWM2_FA01|var_Dead_Count1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FA01|Add0~20_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FA01|var_Dead_Count1\(2));

-- Location: LCCOMB_X25_Y13_N16
\PWM2_FA01|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA01|Add0~6_combout\ = (\PWM2_FA01|var_Dead_Count1\(3) & (!\PWM2_FA01|Add0~5\)) # (!\PWM2_FA01|var_Dead_Count1\(3) & ((\PWM2_FA01|Add0~5\) # (GND)))
-- \PWM2_FA01|Add0~7\ = CARRY((!\PWM2_FA01|Add0~5\) # (!\PWM2_FA01|var_Dead_Count1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FA01|var_Dead_Count1\(3),
	datad => VCC,
	cin => \PWM2_FA01|Add0~5\,
	combout => \PWM2_FA01|Add0~6_combout\,
	cout => \PWM2_FA01|Add0~7\);

-- Location: LCCOMB_X26_Y13_N30
\PWM2_FA01|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA01|Add0~8_combout\ = (\PWM2_FA01|Add0~6_combout\ & \PWM2_FA01|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM2_FA01|Add0~6_combout\,
	datad => \PWM2_FA01|comp_out~q\,
	combout => \PWM2_FA01|Add0~8_combout\);

-- Location: FF_X25_Y13_N3
\PWM2_FA01|var_Dead_Count1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \PWM2_FA01|Add0~8_combout\,
	sload => VCC,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FA01|var_Dead_Count1\(3));

-- Location: LCCOMB_X25_Y13_N10
\PWM2_FA01|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA01|Add0~0_combout\ = (\PWM2_FA01|LessThan1~1_combout\ & (\PWM2_FA01|var_Dead_Count1\(0) $ (VCC))) # (!\PWM2_FA01|LessThan1~1_combout\ & (\PWM2_FA01|var_Dead_Count1\(0) & VCC))
-- \PWM2_FA01|Add0~1\ = CARRY((\PWM2_FA01|LessThan1~1_combout\ & \PWM2_FA01|var_Dead_Count1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA01|LessThan1~1_combout\,
	datab => \PWM2_FA01|var_Dead_Count1\(0),
	datad => VCC,
	combout => \PWM2_FA01|Add0~0_combout\,
	cout => \PWM2_FA01|Add0~1\);

-- Location: LCCOMB_X25_Y14_N4
\PWM2_FA01|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA01|Add0~18_combout\ = (\PWM2_FA01|comp_out~q\ & \PWM2_FA01|Add0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM2_FA01|comp_out~q\,
	datad => \PWM2_FA01|Add0~0_combout\,
	combout => \PWM2_FA01|Add0~18_combout\);

-- Location: FF_X25_Y14_N5
\PWM2_FA01|var_Dead_Count1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FA01|Add0~18_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FA01|var_Dead_Count1\(0));

-- Location: LCCOMB_X25_Y13_N26
\PWM2_FA01|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA01|LessThan1~0_combout\ = (((!\PWM2_FA01|var_Dead_Count1\(1) & !\PWM2_FA01|var_Dead_Count1\(0))) # (!\PWM2_FA01|var_Dead_Count1\(2))) # (!\PWM2_FA01|var_Dead_Count1\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA01|var_Dead_Count1\(3),
	datab => \PWM2_FA01|var_Dead_Count1\(1),
	datac => \PWM2_FA01|var_Dead_Count1\(2),
	datad => \PWM2_FA01|var_Dead_Count1\(0),
	combout => \PWM2_FA01|LessThan1~0_combout\);

-- Location: LCCOMB_X25_Y13_N18
\PWM2_FA01|Add0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA01|Add0~9_combout\ = (\PWM2_FA01|var_Dead_Count1\(4) & (\PWM2_FA01|Add0~7\ $ (GND))) # (!\PWM2_FA01|var_Dead_Count1\(4) & (!\PWM2_FA01|Add0~7\ & VCC))
-- \PWM2_FA01|Add0~10\ = CARRY((\PWM2_FA01|var_Dead_Count1\(4) & !\PWM2_FA01|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FA01|var_Dead_Count1\(4),
	datad => VCC,
	cin => \PWM2_FA01|Add0~7\,
	combout => \PWM2_FA01|Add0~9_combout\,
	cout => \PWM2_FA01|Add0~10\);

-- Location: LCCOMB_X25_Y13_N0
\PWM2_FA01|Add0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA01|Add0~17_combout\ = (\PWM2_FA01|comp_out~q\ & \PWM2_FA01|Add0~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM2_FA01|comp_out~q\,
	datad => \PWM2_FA01|Add0~9_combout\,
	combout => \PWM2_FA01|Add0~17_combout\);

-- Location: FF_X25_Y13_N1
\PWM2_FA01|var_Dead_Count1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FA01|Add0~17_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FA01|var_Dead_Count1\(4));

-- Location: LCCOMB_X25_Y13_N20
\PWM2_FA01|Add0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA01|Add0~11_combout\ = (\PWM2_FA01|var_Dead_Count1\(5) & (!\PWM2_FA01|Add0~10\)) # (!\PWM2_FA01|var_Dead_Count1\(5) & ((\PWM2_FA01|Add0~10\) # (GND)))
-- \PWM2_FA01|Add0~12\ = CARRY((!\PWM2_FA01|Add0~10\) # (!\PWM2_FA01|var_Dead_Count1\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FA01|var_Dead_Count1\(5),
	datad => VCC,
	cin => \PWM2_FA01|Add0~10\,
	combout => \PWM2_FA01|Add0~11_combout\,
	cout => \PWM2_FA01|Add0~12\);

-- Location: LCCOMB_X25_Y13_N4
\PWM2_FA01|Add0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA01|Add0~13_combout\ = (\PWM2_FA01|comp_out~q\ & \PWM2_FA01|Add0~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM2_FA01|comp_out~q\,
	datad => \PWM2_FA01|Add0~11_combout\,
	combout => \PWM2_FA01|Add0~13_combout\);

-- Location: FF_X25_Y13_N5
\PWM2_FA01|var_Dead_Count1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FA01|Add0~13_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FA01|var_Dead_Count1\(5));

-- Location: LCCOMB_X25_Y13_N22
\PWM2_FA01|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA01|Add0~14_combout\ = \PWM2_FA01|Add0~12\ $ (!\PWM2_FA01|var_Dead_Count1\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \PWM2_FA01|var_Dead_Count1\(6),
	cin => \PWM2_FA01|Add0~12\,
	combout => \PWM2_FA01|Add0~14_combout\);

-- Location: LCCOMB_X25_Y13_N30
\PWM2_FA01|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA01|Add0~16_combout\ = (\PWM2_FA01|comp_out~q\ & \PWM2_FA01|Add0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FA01|comp_out~q\,
	datac => \PWM2_FA01|Add0~14_combout\,
	combout => \PWM2_FA01|Add0~16_combout\);

-- Location: FF_X25_Y13_N31
\PWM2_FA01|var_Dead_Count1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FA01|Add0~16_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FA01|var_Dead_Count1\(6));

-- Location: LCCOMB_X25_Y13_N28
\PWM2_FA01|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA01|LessThan1~1_combout\ = (!\PWM2_FA01|var_Dead_Count1\(6) & (((\PWM2_FA01|LessThan1~0_combout\ & !\PWM2_FA01|var_Dead_Count1\(4))) # (!\PWM2_FA01|var_Dead_Count1\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA01|LessThan1~0_combout\,
	datab => \PWM2_FA01|var_Dead_Count1\(4),
	datac => \PWM2_FA01|var_Dead_Count1\(5),
	datad => \PWM2_FA01|var_Dead_Count1\(6),
	combout => \PWM2_FA01|LessThan1~1_combout\);

-- Location: LCCOMB_X25_Y13_N6
\PWM2_FA01|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA01|Equal0~0_combout\ = (!\PWM2_FA01|Add0~2_combout\ & (\PWM2_FA01|comp_out~q\ & (\PWM2_FA01|Add0~4_combout\ & \PWM2_FA01|Add0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA01|Add0~2_combout\,
	datab => \PWM2_FA01|comp_out~q\,
	datac => \PWM2_FA01|Add0~4_combout\,
	datad => \PWM2_FA01|Add0~0_combout\,
	combout => \PWM2_FA01|Equal0~0_combout\);

-- Location: LCCOMB_X25_Y13_N2
\PWM2_FA01|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA01|Equal0~1_combout\ = (!\PWM2_FA01|Add0~16_combout\ & (\PWM2_FA01|Add0~13_combout\ & (\PWM2_FA01|Add0~8_combout\ & !\PWM2_FA01|Add0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA01|Add0~16_combout\,
	datab => \PWM2_FA01|Add0~13_combout\,
	datac => \PWM2_FA01|Add0~8_combout\,
	datad => \PWM2_FA01|Add0~17_combout\,
	combout => \PWM2_FA01|Equal0~1_combout\);

-- Location: LCCOMB_X26_Y13_N20
\PWM2_FA01|port_PWM01~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA01|port_PWM01~0_combout\ = (\PWM2_FA01|comp_out~q\ & ((\PWM2_FA01|port_PWM01~q\) # ((\PWM2_FA01|Equal0~0_combout\ & \PWM2_FA01|Equal0~1_combout\)))) # (!\PWM2_FA01|comp_out~q\ & (\PWM2_FA01|Equal0~0_combout\ & ((\PWM2_FA01|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA01|comp_out~q\,
	datab => \PWM2_FA01|Equal0~0_combout\,
	datac => \PWM2_FA01|port_PWM01~q\,
	datad => \PWM2_FA01|Equal0~1_combout\,
	combout => \PWM2_FA01|port_PWM01~0_combout\);

-- Location: FF_X26_Y13_N21
\PWM2_FA01|port_PWM01\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FA01|port_PWM01~0_combout\,
	clrn => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FA01|port_PWM01~q\);

-- Location: LCCOMB_X18_Y23_N24
\PWM2_FA02|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA02|Add0~18_combout\ = (\PWM2_FA02|Add0~0_combout\ & \PWM2_FA02|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA02|Add0~0_combout\,
	datad => \PWM2_FA02|comp_out~q\,
	combout => \PWM2_FA02|Add0~18_combout\);

-- Location: FF_X18_Y23_N25
\PWM2_FA02|var_Dead_Count1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FA02|Add0~18_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FA02|var_Dead_Count1\(0));

-- Location: LCCOMB_X18_Y23_N10
\PWM2_FA02|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA02|Add0~0_combout\ = (\PWM2_FA02|LessThan1~1_combout\ & (\PWM2_FA02|var_Dead_Count1\(0) $ (VCC))) # (!\PWM2_FA02|LessThan1~1_combout\ & (\PWM2_FA02|var_Dead_Count1\(0) & VCC))
-- \PWM2_FA02|Add0~1\ = CARRY((\PWM2_FA02|LessThan1~1_combout\ & \PWM2_FA02|var_Dead_Count1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA02|LessThan1~1_combout\,
	datab => \PWM2_FA02|var_Dead_Count1\(0),
	datad => VCC,
	combout => \PWM2_FA02|Add0~0_combout\,
	cout => \PWM2_FA02|Add0~1\);

-- Location: LCCOMB_X18_Y23_N12
\PWM2_FA02|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA02|Add0~2_combout\ = (\PWM2_FA02|var_Dead_Count1\(1) & (!\PWM2_FA02|Add0~1\)) # (!\PWM2_FA02|var_Dead_Count1\(1) & ((\PWM2_FA02|Add0~1\) # (GND)))
-- \PWM2_FA02|Add0~3\ = CARRY((!\PWM2_FA02|Add0~1\) # (!\PWM2_FA02|var_Dead_Count1\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA02|var_Dead_Count1\(1),
	datad => VCC,
	cin => \PWM2_FA02|Add0~1\,
	combout => \PWM2_FA02|Add0~2_combout\,
	cout => \PWM2_FA02|Add0~3\);

-- Location: LCCOMB_X18_Y23_N26
\PWM2_FA02|Add0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA02|Add0~19_combout\ = (\PWM2_FA02|Add0~2_combout\ & \PWM2_FA02|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA02|Add0~2_combout\,
	datad => \PWM2_FA02|comp_out~q\,
	combout => \PWM2_FA02|Add0~19_combout\);

-- Location: FF_X18_Y23_N27
\PWM2_FA02|var_Dead_Count1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FA02|Add0~19_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FA02|var_Dead_Count1\(1));

-- Location: LCCOMB_X18_Y23_N14
\PWM2_FA02|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA02|Add0~4_combout\ = (\PWM2_FA02|var_Dead_Count1\(2) & (\PWM2_FA02|Add0~3\ $ (GND))) # (!\PWM2_FA02|var_Dead_Count1\(2) & (!\PWM2_FA02|Add0~3\ & VCC))
-- \PWM2_FA02|Add0~5\ = CARRY((\PWM2_FA02|var_Dead_Count1\(2) & !\PWM2_FA02|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA02|var_Dead_Count1\(2),
	datad => VCC,
	cin => \PWM2_FA02|Add0~3\,
	combout => \PWM2_FA02|Add0~4_combout\,
	cout => \PWM2_FA02|Add0~5\);

-- Location: LCCOMB_X18_Y23_N30
\PWM2_FA02|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA02|Add0~20_combout\ = (\PWM2_FA02|Add0~4_combout\ & \PWM2_FA02|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM2_FA02|Add0~4_combout\,
	datad => \PWM2_FA02|comp_out~q\,
	combout => \PWM2_FA02|Add0~20_combout\);

-- Location: FF_X18_Y23_N31
\PWM2_FA02|var_Dead_Count1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FA02|Add0~20_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FA02|var_Dead_Count1\(2));

-- Location: LCCOMB_X18_Y23_N16
\PWM2_FA02|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA02|Add0~6_combout\ = (\PWM2_FA02|var_Dead_Count1\(3) & (!\PWM2_FA02|Add0~5\)) # (!\PWM2_FA02|var_Dead_Count1\(3) & ((\PWM2_FA02|Add0~5\) # (GND)))
-- \PWM2_FA02|Add0~7\ = CARRY((!\PWM2_FA02|Add0~5\) # (!\PWM2_FA02|var_Dead_Count1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FA02|var_Dead_Count1\(3),
	datad => VCC,
	cin => \PWM2_FA02|Add0~5\,
	combout => \PWM2_FA02|Add0~6_combout\,
	cout => \PWM2_FA02|Add0~7\);

-- Location: LCCOMB_X18_Y23_N0
\PWM2_FA02|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA02|Add0~8_combout\ = (\PWM2_FA02|Add0~6_combout\ & \PWM2_FA02|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM2_FA02|Add0~6_combout\,
	datad => \PWM2_FA02|comp_out~q\,
	combout => \PWM2_FA02|Add0~8_combout\);

-- Location: FF_X18_Y23_N1
\PWM2_FA02|var_Dead_Count1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FA02|Add0~8_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FA02|var_Dead_Count1\(3));

-- Location: LCCOMB_X18_Y23_N8
\PWM2_FA02|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA02|LessThan1~0_combout\ = (((!\PWM2_FA02|var_Dead_Count1\(1) & !\PWM2_FA02|var_Dead_Count1\(0))) # (!\PWM2_FA02|var_Dead_Count1\(3))) # (!\PWM2_FA02|var_Dead_Count1\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA02|var_Dead_Count1\(2),
	datab => \PWM2_FA02|var_Dead_Count1\(3),
	datac => \PWM2_FA02|var_Dead_Count1\(1),
	datad => \PWM2_FA02|var_Dead_Count1\(0),
	combout => \PWM2_FA02|LessThan1~0_combout\);

-- Location: LCCOMB_X18_Y23_N18
\PWM2_FA02|Add0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA02|Add0~9_combout\ = (\PWM2_FA02|var_Dead_Count1\(4) & (\PWM2_FA02|Add0~7\ $ (GND))) # (!\PWM2_FA02|var_Dead_Count1\(4) & (!\PWM2_FA02|Add0~7\ & VCC))
-- \PWM2_FA02|Add0~10\ = CARRY((\PWM2_FA02|var_Dead_Count1\(4) & !\PWM2_FA02|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FA02|var_Dead_Count1\(4),
	datad => VCC,
	cin => \PWM2_FA02|Add0~7\,
	combout => \PWM2_FA02|Add0~9_combout\,
	cout => \PWM2_FA02|Add0~10\);

-- Location: LCCOMB_X18_Y23_N4
\PWM2_FA02|Add0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA02|Add0~17_combout\ = (\PWM2_FA02|Add0~9_combout\ & \PWM2_FA02|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FA02|Add0~9_combout\,
	datad => \PWM2_FA02|comp_out~q\,
	combout => \PWM2_FA02|Add0~17_combout\);

-- Location: FF_X18_Y23_N5
\PWM2_FA02|var_Dead_Count1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FA02|Add0~17_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FA02|var_Dead_Count1\(4));

-- Location: LCCOMB_X18_Y23_N20
\PWM2_FA02|Add0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA02|Add0~11_combout\ = (\PWM2_FA02|var_Dead_Count1\(5) & (!\PWM2_FA02|Add0~10\)) # (!\PWM2_FA02|var_Dead_Count1\(5) & ((\PWM2_FA02|Add0~10\) # (GND)))
-- \PWM2_FA02|Add0~12\ = CARRY((!\PWM2_FA02|Add0~10\) # (!\PWM2_FA02|var_Dead_Count1\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FA02|var_Dead_Count1\(5),
	datad => VCC,
	cin => \PWM2_FA02|Add0~10\,
	combout => \PWM2_FA02|Add0~11_combout\,
	cout => \PWM2_FA02|Add0~12\);

-- Location: LCCOMB_X18_Y23_N2
\PWM2_FA02|Add0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA02|Add0~13_combout\ = (\PWM2_FA02|Add0~11_combout\ & \PWM2_FA02|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FA02|Add0~11_combout\,
	datad => \PWM2_FA02|comp_out~q\,
	combout => \PWM2_FA02|Add0~13_combout\);

-- Location: FF_X18_Y23_N3
\PWM2_FA02|var_Dead_Count1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FA02|Add0~13_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FA02|var_Dead_Count1\(5));

-- Location: LCCOMB_X18_Y23_N22
\PWM2_FA02|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA02|Add0~14_combout\ = \PWM2_FA02|Add0~12\ $ (!\PWM2_FA02|var_Dead_Count1\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \PWM2_FA02|var_Dead_Count1\(6),
	cin => \PWM2_FA02|Add0~12\,
	combout => \PWM2_FA02|Add0~14_combout\);

-- Location: LCCOMB_X17_Y23_N18
\PWM2_FA02|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA02|Add0~16_combout\ = (\PWM2_FA02|Add0~14_combout\ & \PWM2_FA02|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FA02|Add0~14_combout\,
	datac => \PWM2_FA02|comp_out~q\,
	combout => \PWM2_FA02|Add0~16_combout\);

-- Location: FF_X17_Y23_N19
\PWM2_FA02|var_Dead_Count1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FA02|Add0~16_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FA02|var_Dead_Count1\(6));

-- Location: LCCOMB_X18_Y23_N28
\PWM2_FA02|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA02|LessThan1~1_combout\ = (!\PWM2_FA02|var_Dead_Count1\(6) & (((\PWM2_FA02|LessThan1~0_combout\ & !\PWM2_FA02|var_Dead_Count1\(4))) # (!\PWM2_FA02|var_Dead_Count1\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA02|LessThan1~0_combout\,
	datab => \PWM2_FA02|var_Dead_Count1\(5),
	datac => \PWM2_FA02|var_Dead_Count1\(4),
	datad => \PWM2_FA02|var_Dead_Count1\(6),
	combout => \PWM2_FA02|LessThan1~1_combout\);

-- Location: LCCOMB_X18_Y23_N6
\PWM2_FA02|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA02|Equal0~0_combout\ = (\PWM2_FA02|Add0~0_combout\ & (\PWM2_FA02|comp_out~q\ & (\PWM2_FA02|Add0~4_combout\ & !\PWM2_FA02|Add0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA02|Add0~0_combout\,
	datab => \PWM2_FA02|comp_out~q\,
	datac => \PWM2_FA02|Add0~4_combout\,
	datad => \PWM2_FA02|Add0~2_combout\,
	combout => \PWM2_FA02|Equal0~0_combout\);

-- Location: LCCOMB_X17_Y23_N28
\PWM2_FA02|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA02|Equal0~1_combout\ = (\PWM2_FA02|Add0~13_combout\ & (!\PWM2_FA02|Add0~16_combout\ & (\PWM2_FA02|Add0~8_combout\ & !\PWM2_FA02|Add0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA02|Add0~13_combout\,
	datab => \PWM2_FA02|Add0~16_combout\,
	datac => \PWM2_FA02|Add0~8_combout\,
	datad => \PWM2_FA02|Add0~17_combout\,
	combout => \PWM2_FA02|Equal0~1_combout\);

-- Location: LCCOMB_X17_Y23_N8
\PWM2_FA02|port_PWM01~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA02|port_PWM01~0_combout\ = (\PWM2_FA02|Equal0~0_combout\ & ((\PWM2_FA02|Equal0~1_combout\) # ((\PWM2_FA02|comp_out~q\ & \PWM2_FA02|port_PWM01~q\)))) # (!\PWM2_FA02|Equal0~0_combout\ & (\PWM2_FA02|comp_out~q\ & (\PWM2_FA02|port_PWM01~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA02|Equal0~0_combout\,
	datab => \PWM2_FA02|comp_out~q\,
	datac => \PWM2_FA02|port_PWM01~q\,
	datad => \PWM2_FA02|Equal0~1_combout\,
	combout => \PWM2_FA02|port_PWM01~0_combout\);

-- Location: FF_X17_Y23_N9
\PWM2_FA02|port_PWM01\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FA02|port_PWM01~0_combout\,
	clrn => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FA02|port_PWM01~q\);

-- Location: FF_X24_Y21_N15
\PWM2_FA03|var_Dead_Count1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \PWM2_FA03|Add0~16_combout\,
	sload => VCC,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FA03|var_Dead_Count1\(6));

-- Location: LCCOMB_X24_Y21_N2
\PWM2_FA03|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA03|Add0~0_combout\ = (\PWM2_FA03|LessThan1~1_combout\ & (\PWM2_FA03|var_Dead_Count1\(0) $ (VCC))) # (!\PWM2_FA03|LessThan1~1_combout\ & (\PWM2_FA03|var_Dead_Count1\(0) & VCC))
-- \PWM2_FA03|Add0~1\ = CARRY((\PWM2_FA03|LessThan1~1_combout\ & \PWM2_FA03|var_Dead_Count1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA03|LessThan1~1_combout\,
	datab => \PWM2_FA03|var_Dead_Count1\(0),
	datad => VCC,
	combout => \PWM2_FA03|Add0~0_combout\,
	cout => \PWM2_FA03|Add0~1\);

-- Location: LCCOMB_X24_Y21_N28
\PWM2_FA03|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA03|Add0~18_combout\ = (\PWM2_FA03|Add0~0_combout\ & \PWM2_FA03|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FA03|Add0~0_combout\,
	datac => \PWM2_FA03|comp_out~q\,
	combout => \PWM2_FA03|Add0~18_combout\);

-- Location: FF_X24_Y21_N29
\PWM2_FA03|var_Dead_Count1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FA03|Add0~18_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FA03|var_Dead_Count1\(0));

-- Location: LCCOMB_X24_Y21_N16
\PWM2_FA03|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA03|LessThan1~0_combout\ = (((!\PWM2_FA03|var_Dead_Count1\(1) & !\PWM2_FA03|var_Dead_Count1\(0))) # (!\PWM2_FA03|var_Dead_Count1\(3))) # (!\PWM2_FA03|var_Dead_Count1\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA03|var_Dead_Count1\(2),
	datab => \PWM2_FA03|var_Dead_Count1\(1),
	datac => \PWM2_FA03|var_Dead_Count1\(3),
	datad => \PWM2_FA03|var_Dead_Count1\(0),
	combout => \PWM2_FA03|LessThan1~0_combout\);

-- Location: LCCOMB_X24_Y21_N20
\PWM2_FA03|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA03|LessThan1~1_combout\ = (!\PWM2_FA03|var_Dead_Count1\(6) & (((\PWM2_FA03|LessThan1~0_combout\ & !\PWM2_FA03|var_Dead_Count1\(4))) # (!\PWM2_FA03|var_Dead_Count1\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA03|var_Dead_Count1\(6),
	datab => \PWM2_FA03|LessThan1~0_combout\,
	datac => \PWM2_FA03|var_Dead_Count1\(4),
	datad => \PWM2_FA03|var_Dead_Count1\(5),
	combout => \PWM2_FA03|LessThan1~1_combout\);

-- Location: LCCOMB_X24_Y21_N4
\PWM2_FA03|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA03|Add0~2_combout\ = (\PWM2_FA03|var_Dead_Count1\(1) & (!\PWM2_FA03|Add0~1\)) # (!\PWM2_FA03|var_Dead_Count1\(1) & ((\PWM2_FA03|Add0~1\) # (GND)))
-- \PWM2_FA03|Add0~3\ = CARRY((!\PWM2_FA03|Add0~1\) # (!\PWM2_FA03|var_Dead_Count1\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FA03|var_Dead_Count1\(1),
	datad => VCC,
	cin => \PWM2_FA03|Add0~1\,
	combout => \PWM2_FA03|Add0~2_combout\,
	cout => \PWM2_FA03|Add0~3\);

-- Location: LCCOMB_X24_Y21_N18
\PWM2_FA03|Add0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA03|Add0~19_combout\ = (\PWM2_FA03|comp_out~q\ & \PWM2_FA03|Add0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA03|comp_out~q\,
	datac => \PWM2_FA03|Add0~2_combout\,
	combout => \PWM2_FA03|Add0~19_combout\);

-- Location: FF_X24_Y21_N19
\PWM2_FA03|var_Dead_Count1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FA03|Add0~19_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FA03|var_Dead_Count1\(1));

-- Location: LCCOMB_X24_Y21_N6
\PWM2_FA03|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA03|Add0~4_combout\ = (\PWM2_FA03|var_Dead_Count1\(2) & (\PWM2_FA03|Add0~3\ $ (GND))) # (!\PWM2_FA03|var_Dead_Count1\(2) & (!\PWM2_FA03|Add0~3\ & VCC))
-- \PWM2_FA03|Add0~5\ = CARRY((\PWM2_FA03|var_Dead_Count1\(2) & !\PWM2_FA03|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA03|var_Dead_Count1\(2),
	datad => VCC,
	cin => \PWM2_FA03|Add0~3\,
	combout => \PWM2_FA03|Add0~4_combout\,
	cout => \PWM2_FA03|Add0~5\);

-- Location: LCCOMB_X24_Y21_N22
\PWM2_FA03|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA03|Add0~20_combout\ = (\PWM2_FA03|Add0~4_combout\ & \PWM2_FA03|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA03|Add0~4_combout\,
	datac => \PWM2_FA03|comp_out~q\,
	combout => \PWM2_FA03|Add0~20_combout\);

-- Location: FF_X24_Y21_N23
\PWM2_FA03|var_Dead_Count1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FA03|Add0~20_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FA03|var_Dead_Count1\(2));

-- Location: LCCOMB_X24_Y21_N8
\PWM2_FA03|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA03|Add0~6_combout\ = (\PWM2_FA03|var_Dead_Count1\(3) & (!\PWM2_FA03|Add0~5\)) # (!\PWM2_FA03|var_Dead_Count1\(3) & ((\PWM2_FA03|Add0~5\) # (GND)))
-- \PWM2_FA03|Add0~7\ = CARRY((!\PWM2_FA03|Add0~5\) # (!\PWM2_FA03|var_Dead_Count1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA03|var_Dead_Count1\(3),
	datad => VCC,
	cin => \PWM2_FA03|Add0~5\,
	combout => \PWM2_FA03|Add0~6_combout\,
	cout => \PWM2_FA03|Add0~7\);

-- Location: LCCOMB_X24_Y21_N24
\PWM2_FA03|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA03|Add0~8_combout\ = (\PWM2_FA03|comp_out~q\ & \PWM2_FA03|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA03|comp_out~q\,
	datac => \PWM2_FA03|Add0~6_combout\,
	combout => \PWM2_FA03|Add0~8_combout\);

-- Location: FF_X24_Y21_N17
\PWM2_FA03|var_Dead_Count1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \PWM2_FA03|Add0~8_combout\,
	sload => VCC,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FA03|var_Dead_Count1\(3));

-- Location: LCCOMB_X24_Y21_N10
\PWM2_FA03|Add0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA03|Add0~9_combout\ = (\PWM2_FA03|var_Dead_Count1\(4) & (\PWM2_FA03|Add0~7\ $ (GND))) # (!\PWM2_FA03|var_Dead_Count1\(4) & (!\PWM2_FA03|Add0~7\ & VCC))
-- \PWM2_FA03|Add0~10\ = CARRY((\PWM2_FA03|var_Dead_Count1\(4) & !\PWM2_FA03|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FA03|var_Dead_Count1\(4),
	datad => VCC,
	cin => \PWM2_FA03|Add0~7\,
	combout => \PWM2_FA03|Add0~9_combout\,
	cout => \PWM2_FA03|Add0~10\);

-- Location: LCCOMB_X24_Y21_N0
\PWM2_FA03|Add0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA03|Add0~17_combout\ = (\PWM2_FA03|comp_out~q\ & \PWM2_FA03|Add0~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM2_FA03|comp_out~q\,
	datad => \PWM2_FA03|Add0~9_combout\,
	combout => \PWM2_FA03|Add0~17_combout\);

-- Location: FF_X24_Y21_N21
\PWM2_FA03|var_Dead_Count1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \PWM2_FA03|Add0~17_combout\,
	sload => VCC,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FA03|var_Dead_Count1\(4));

-- Location: LCCOMB_X24_Y21_N12
\PWM2_FA03|Add0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA03|Add0~11_combout\ = (\PWM2_FA03|var_Dead_Count1\(5) & (!\PWM2_FA03|Add0~10\)) # (!\PWM2_FA03|var_Dead_Count1\(5) & ((\PWM2_FA03|Add0~10\) # (GND)))
-- \PWM2_FA03|Add0~12\ = CARRY((!\PWM2_FA03|Add0~10\) # (!\PWM2_FA03|var_Dead_Count1\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FA03|var_Dead_Count1\(5),
	datad => VCC,
	cin => \PWM2_FA03|Add0~10\,
	combout => \PWM2_FA03|Add0~11_combout\,
	cout => \PWM2_FA03|Add0~12\);

-- Location: LCCOMB_X25_Y21_N18
\PWM2_FA03|Add0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA03|Add0~13_combout\ = (\PWM2_FA03|comp_out~q\ & \PWM2_FA03|Add0~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM2_FA03|comp_out~q\,
	datad => \PWM2_FA03|Add0~11_combout\,
	combout => \PWM2_FA03|Add0~13_combout\);

-- Location: FF_X25_Y21_N19
\PWM2_FA03|var_Dead_Count1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FA03|Add0~13_combout\,
	ena => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FA03|var_Dead_Count1\(5));

-- Location: LCCOMB_X24_Y21_N14
\PWM2_FA03|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA03|Add0~14_combout\ = \PWM2_FA03|Add0~12\ $ (!\PWM2_FA03|var_Dead_Count1\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \PWM2_FA03|var_Dead_Count1\(6),
	cin => \PWM2_FA03|Add0~12\,
	combout => \PWM2_FA03|Add0~14_combout\);

-- Location: LCCOMB_X24_Y21_N26
\PWM2_FA03|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA03|Add0~16_combout\ = (\PWM2_FA03|comp_out~q\ & \PWM2_FA03|Add0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA03|comp_out~q\,
	datac => \PWM2_FA03|Add0~14_combout\,
	combout => \PWM2_FA03|Add0~16_combout\);

-- Location: LCCOMB_X25_Y21_N12
\PWM2_FA03|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA03|Equal0~1_combout\ = (!\PWM2_FA03|Add0~16_combout\ & (\PWM2_FA03|Add0~8_combout\ & (!\PWM2_FA03|Add0~17_combout\ & \PWM2_FA03|Add0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA03|Add0~16_combout\,
	datab => \PWM2_FA03|Add0~8_combout\,
	datac => \PWM2_FA03|Add0~17_combout\,
	datad => \PWM2_FA03|Add0~13_combout\,
	combout => \PWM2_FA03|Equal0~1_combout\);

-- Location: LCCOMB_X24_Y21_N30
\PWM2_FA03|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA03|Equal0~0_combout\ = (\PWM2_FA03|Add0~4_combout\ & (!\PWM2_FA03|Add0~2_combout\ & (\PWM2_FA03|comp_out~q\ & \PWM2_FA03|Add0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA03|Add0~4_combout\,
	datab => \PWM2_FA03|Add0~2_combout\,
	datac => \PWM2_FA03|comp_out~q\,
	datad => \PWM2_FA03|Add0~0_combout\,
	combout => \PWM2_FA03|Equal0~0_combout\);

-- Location: LCCOMB_X25_Y21_N4
\PWM2_FA03|port_PWM01~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FA03|port_PWM01~0_combout\ = (\PWM2_FA03|Equal0~1_combout\ & ((\PWM2_FA03|Equal0~0_combout\) # ((\PWM2_FA03|port_PWM01~q\ & \PWM2_FA03|comp_out~q\)))) # (!\PWM2_FA03|Equal0~1_combout\ & (((\PWM2_FA03|port_PWM01~q\ & \PWM2_FA03|comp_out~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FA03|Equal0~1_combout\,
	datab => \PWM2_FA03|Equal0~0_combout\,
	datac => \PWM2_FA03|port_PWM01~q\,
	datad => \PWM2_FA03|comp_out~q\,
	combout => \PWM2_FA03|port_PWM01~0_combout\);

-- Location: FF_X25_Y21_N5
\PWM2_FA03|port_PWM01\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FA03|port_PWM01~0_combout\,
	clrn => \ALT_INV_comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FA03|port_PWM01~q\);

-- Location: LCCOMB_X4_Y16_N2
\u6|th_bi[5]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_bi[5]~12_cout\ = CARRY(\u5|out_int\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u5|out_int\(14),
	datad => VCC,
	cout => \u6|th_bi[5]~12_cout\);

-- Location: LCCOMB_X4_Y16_N4
\u6|th_bi[5]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_bi[5]~14_cout\ = CARRY((!\u5|out_int\(15) & !\u6|th_bi[5]~12_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u5|out_int\(15),
	datad => VCC,
	cin => \u6|th_bi[5]~12_cout\,
	cout => \u6|th_bi[5]~14_cout\);

-- Location: LCCOMB_X4_Y16_N6
\u6|th_bi[5]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_bi[5]~16_cout\ = CARRY((\u5|out_int\(16) & !\u6|th_bi[5]~14_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u5|out_int\(16),
	datad => VCC,
	cin => \u6|th_bi[5]~14_cout\,
	cout => \u6|th_bi[5]~16_cout\);

-- Location: LCCOMB_X4_Y16_N8
\u6|th_bi[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_bi[5]~18_cout\ = CARRY((!\u5|out_int\(17) & !\u6|th_bi[5]~16_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u5|out_int\(17),
	datad => VCC,
	cin => \u6|th_bi[5]~16_cout\,
	cout => \u6|th_bi[5]~18_cout\);

-- Location: LCCOMB_X4_Y16_N10
\u6|th_bi[5]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_bi[5]~19_combout\ = (\u5|out_int\(18) & (\u6|th_bi[5]~18_cout\ $ (GND))) # (!\u5|out_int\(18) & (!\u6|th_bi[5]~18_cout\ & VCC))
-- \u6|th_bi[5]~20\ = CARRY((\u5|out_int\(18) & !\u6|th_bi[5]~18_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u5|out_int\(18),
	datad => VCC,
	cin => \u6|th_bi[5]~18_cout\,
	combout => \u6|th_bi[5]~19_combout\,
	cout => \u6|th_bi[5]~20\);

-- Location: FF_X4_Y16_N11
\u6|th_bi[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_bi[5]~19_combout\,
	ena => \rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_bi\(5));

-- Location: LCCOMB_X21_Y13_N20
\u6|th_b[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_b[5]~feeder_combout\ = \u6|th_bi\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|th_bi\(5),
	combout => \u6|th_b[5]~feeder_combout\);

-- Location: FF_X21_Y13_N21
\u6|th_b[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_b[5]~feeder_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_b\(5));

-- Location: LCCOMB_X4_Y16_N12
\u6|th_bi[6]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_bi[6]~21_combout\ = (\u5|out_int\(19) & (\u6|th_bi[5]~20\ & VCC)) # (!\u5|out_int\(19) & (!\u6|th_bi[5]~20\))
-- \u6|th_bi[6]~22\ = CARRY((!\u5|out_int\(19) & !\u6|th_bi[5]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u5|out_int\(19),
	datad => VCC,
	cin => \u6|th_bi[5]~20\,
	combout => \u6|th_bi[6]~21_combout\,
	cout => \u6|th_bi[6]~22\);

-- Location: FF_X4_Y16_N13
\u6|th_bi[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_bi[6]~21_combout\,
	ena => \rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_bi\(6));

-- Location: LCCOMB_X21_Y13_N26
\u6|th_b[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_b[6]~feeder_combout\ = \u6|th_bi\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|th_bi\(6),
	combout => \u6|th_b[6]~feeder_combout\);

-- Location: FF_X21_Y13_N27
\u6|th_b[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_b[6]~feeder_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_b\(6));

-- Location: LCCOMB_X4_Y16_N14
\u6|th_bi[7]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_bi[7]~23_combout\ = (\u5|out_int\(20) & (\u6|th_bi[6]~22\ $ (GND))) # (!\u5|out_int\(20) & (!\u6|th_bi[6]~22\ & VCC))
-- \u6|th_bi[7]~24\ = CARRY((\u5|out_int\(20) & !\u6|th_bi[6]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u5|out_int\(20),
	datad => VCC,
	cin => \u6|th_bi[6]~22\,
	combout => \u6|th_bi[7]~23_combout\,
	cout => \u6|th_bi[7]~24\);

-- Location: FF_X4_Y16_N15
\u6|th_bi[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_bi[7]~23_combout\,
	ena => \rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_bi\(7));

-- Location: LCCOMB_X21_Y13_N4
\u6|th_b[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_b[7]~feeder_combout\ = \u6|th_bi\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|th_bi\(7),
	combout => \u6|th_b[7]~feeder_combout\);

-- Location: FF_X21_Y13_N5
\u6|th_b[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_b[7]~feeder_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_b\(7));

-- Location: LCCOMB_X4_Y16_N16
\u6|th_bi[8]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_bi[8]~25_combout\ = (\u5|out_int\(21) & (\u6|th_bi[7]~24\ & VCC)) # (!\u5|out_int\(21) & (!\u6|th_bi[7]~24\))
-- \u6|th_bi[8]~26\ = CARRY((!\u5|out_int\(21) & !\u6|th_bi[7]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u5|out_int\(21),
	datad => VCC,
	cin => \u6|th_bi[7]~24\,
	combout => \u6|th_bi[8]~25_combout\,
	cout => \u6|th_bi[8]~26\);

-- Location: FF_X4_Y16_N17
\u6|th_bi[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_bi[8]~25_combout\,
	ena => \rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_bi\(8));

-- Location: LCCOMB_X21_Y13_N30
\u6|th_b[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_b[8]~feeder_combout\ = \u6|th_bi\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|th_bi\(8),
	combout => \u6|th_b[8]~feeder_combout\);

-- Location: FF_X21_Y13_N31
\u6|th_b[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_b[8]~feeder_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_b\(8));

-- Location: LCCOMB_X4_Y16_N18
\u6|th_bi[9]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_bi[9]~27_combout\ = (\u5|out_int\(22) & (\u6|th_bi[8]~26\ $ (GND))) # (!\u5|out_int\(22) & (!\u6|th_bi[8]~26\ & VCC))
-- \u6|th_bi[9]~28\ = CARRY((\u5|out_int\(22) & !\u6|th_bi[8]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u5|out_int\(22),
	datad => VCC,
	cin => \u6|th_bi[8]~26\,
	combout => \u6|th_bi[9]~27_combout\,
	cout => \u6|th_bi[9]~28\);

-- Location: FF_X4_Y16_N19
\u6|th_bi[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_bi[9]~27_combout\,
	ena => \rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_bi\(9));

-- Location: LCCOMB_X21_Y13_N8
\u6|th_b[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_b[9]~feeder_combout\ = \u6|th_bi\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|th_bi\(9),
	combout => \u6|th_b[9]~feeder_combout\);

-- Location: FF_X21_Y13_N9
\u6|th_b[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_b[9]~feeder_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_b\(9));

-- Location: LCCOMB_X4_Y16_N20
\u6|th_bi[10]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_bi[10]~29_combout\ = (\u5|out_int\(23) & (\u6|th_bi[9]~28\ & VCC)) # (!\u5|out_int\(23) & (!\u6|th_bi[9]~28\))
-- \u6|th_bi[10]~30\ = CARRY((!\u5|out_int\(23) & !\u6|th_bi[9]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u5|out_int\(23),
	datad => VCC,
	cin => \u6|th_bi[9]~28\,
	combout => \u6|th_bi[10]~29_combout\,
	cout => \u6|th_bi[10]~30\);

-- Location: FF_X4_Y16_N21
\u6|th_bi[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_bi[10]~29_combout\,
	ena => \rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_bi\(10));

-- Location: LCCOMB_X21_Y13_N6
\u6|th_b[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_b[10]~feeder_combout\ = \u6|th_bi\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|th_bi\(10),
	combout => \u6|th_b[10]~feeder_combout\);

-- Location: FF_X21_Y13_N7
\u6|th_b[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_b[10]~feeder_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_b\(10));

-- Location: LCCOMB_X4_Y16_N22
\u6|th_bi[11]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_bi[11]~31_combout\ = (\u5|out_int\(24) & (\u6|th_bi[10]~30\ $ (GND))) # (!\u5|out_int\(24) & (!\u6|th_bi[10]~30\ & VCC))
-- \u6|th_bi[11]~32\ = CARRY((\u5|out_int\(24) & !\u6|th_bi[10]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u5|out_int\(24),
	datad => VCC,
	cin => \u6|th_bi[10]~30\,
	combout => \u6|th_bi[11]~31_combout\,
	cout => \u6|th_bi[11]~32\);

-- Location: FF_X4_Y16_N23
\u6|th_bi[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_bi[11]~31_combout\,
	ena => \rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_bi\(11));

-- Location: LCCOMB_X21_Y13_N0
\u6|th_b[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_b[11]~feeder_combout\ = \u6|th_bi\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|th_bi\(11),
	combout => \u6|th_b[11]~feeder_combout\);

-- Location: FF_X21_Y13_N1
\u6|th_b[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_b[11]~feeder_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_b\(11));

-- Location: LCCOMB_X4_Y16_N24
\u6|th_bi[12]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_bi[12]~33_combout\ = (\u5|out_int\(25) & (\u6|th_bi[11]~32\ & VCC)) # (!\u5|out_int\(25) & (!\u6|th_bi[11]~32\))
-- \u6|th_bi[12]~34\ = CARRY((!\u5|out_int\(25) & !\u6|th_bi[11]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u5|out_int\(25),
	datad => VCC,
	cin => \u6|th_bi[11]~32\,
	combout => \u6|th_bi[12]~33_combout\,
	cout => \u6|th_bi[12]~34\);

-- Location: FF_X4_Y16_N25
\u6|th_bi[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_bi[12]~33_combout\,
	ena => \rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_bi\(12));

-- Location: LCCOMB_X21_Y13_N2
\u6|th_b[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_b[12]~feeder_combout\ = \u6|th_bi\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|th_bi\(12),
	combout => \u6|th_b[12]~feeder_combout\);

-- Location: FF_X21_Y13_N3
\u6|th_b[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_b[12]~feeder_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_b\(12));

-- Location: LCCOMB_X4_Y16_N26
\u6|th_bi[13]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_bi[13]~35_combout\ = (\u5|out_int\(26) & (\u6|th_bi[12]~34\ $ (GND))) # (!\u5|out_int\(26) & (!\u6|th_bi[12]~34\ & VCC))
-- \u6|th_bi[13]~36\ = CARRY((\u5|out_int\(26) & !\u6|th_bi[12]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u5|out_int\(26),
	datad => VCC,
	cin => \u6|th_bi[12]~34\,
	combout => \u6|th_bi[13]~35_combout\,
	cout => \u6|th_bi[13]~36\);

-- Location: FF_X4_Y16_N27
\u6|th_bi[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_bi[13]~35_combout\,
	ena => \rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_bi\(13));

-- Location: LCCOMB_X21_Y13_N28
\u6|th_b[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_b[13]~feeder_combout\ = \u6|th_bi\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|th_bi\(13),
	combout => \u6|th_b[13]~feeder_combout\);

-- Location: FF_X21_Y13_N29
\u6|th_b[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_b[13]~feeder_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_b\(13));

-- Location: LCCOMB_X4_Y16_N28
\u6|th_bi[14]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_bi[14]~37_combout\ = (\u5|out_int\(27) & (\u6|th_bi[13]~36\ & VCC)) # (!\u5|out_int\(27) & (!\u6|th_bi[13]~36\))
-- \u6|th_bi[14]~38\ = CARRY((!\u5|out_int\(27) & !\u6|th_bi[13]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u5|out_int\(27),
	datad => VCC,
	cin => \u6|th_bi[13]~36\,
	combout => \u6|th_bi[14]~37_combout\,
	cout => \u6|th_bi[14]~38\);

-- Location: FF_X4_Y16_N29
\u6|th_bi[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_bi[14]~37_combout\,
	ena => \rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_bi\(14));

-- Location: LCCOMB_X21_Y13_N10
\u6|th_b[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_b[14]~feeder_combout\ = \u6|th_bi\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|th_bi\(14),
	combout => \u6|th_b[14]~feeder_combout\);

-- Location: FF_X21_Y13_N11
\u6|th_b[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_b[14]~feeder_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_b\(14));

-- Location: LCCOMB_X4_Y16_N30
\u6|th_bi[15]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_bi[15]~39_combout\ = \u6|th_bi[14]~38\ $ (\u5|out_int\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u5|out_int\(28),
	cin => \u6|th_bi[14]~38\,
	combout => \u6|th_bi[15]~39_combout\);

-- Location: FF_X4_Y16_N31
\u6|th_bi[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_bi[15]~39_combout\,
	ena => \rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_bi\(15));

-- Location: LCCOMB_X21_Y13_N12
\u6|th_b[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_b[15]~feeder_combout\ = \u6|th_bi\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|th_bi\(15),
	combout => \u6|th_b[15]~feeder_combout\);

-- Location: FF_X21_Y13_N13
\u6|th_b[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_b[15]~feeder_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_b\(15));

-- Location: M9K_X22_Y13_N0
\usin_b|Mux6_rtl_0|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"55555555555554444444444444444444444444444444444444444444444444444444444444443333333333333333333333333333333333333333333333333333333333333333333222222222222222222222222222222222222222222222222222222222222222222222222211111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111112222222222222222222222222222222222222222222222222222222222222222222222222333333333333333333333333333333333333333333333333333333333333333333344444444444444444444444444444444444444444444444444444444444444455555555555555",
	mem_init1 => X"555555555555555555555555555555555555555555555555566666666666666666666666666666666666666666666666666666666666666667777777777777777777777777777777777777777777777777777777777777777777777888888888888888888888888888888888888888888888888888888888888888888888888888888888999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
	mem_init0 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999998888888888888888888888888888888888888888888888888888888888888888888888888888888887777777777777777777777777777777777777777777777777777777777777777777777666666666666666666666666666666666666666666666666666666666666666655555555555555555555555555555555555555555555555555",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "DE0_NANO_PWM.DE0_NANO_PWM1.rtl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "tabela_sin:usin_b|altsyncram:Mux6_rtl_0|altsyncram_ek01:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 11,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portaaddr => \usin_b|Mux6_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \usin_b|Mux6_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: M9K_X22_Y14_N0
\usin_b|Mux6_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"9111188880000FFFF7777EEEE6666DDDD5555CCCC4444BBBB333AAAA22229999111188880000FFFF7777EEEE66666DDDD5555CCCC4444BBBB3333AAAA2222299991111888800000FFFF7777EEEEE6666DDDDD5555CCCCC4444BBBBB3333AAAAA222229999911111888800000FFFFF77777EEEEEE66666DDDDD55555CCCCCC44444BBBBBB333333AAAAA22222299999991111118888880000000FFFFFF7777777EEEEEEEE6666666DDDDDDDD55555555CCCCCCCC444444444BBBBBBBBBB3333333333AAAAAAAAAAA22222222222299999999999999111111111111111188888888888888888888880000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000008888888888888888888888111111111111111199999999999999222222222222AAAAAAAAAAA3333333333BBBBBBBBBB444444444CCCCCCCC55555555DDDDDDDD6666666EEEEEEEE7777777FFFFFF00000008888881111119999999222222AAAAA333333BBBBBB44444CCCCCC55555DDDDD66666EEEEEE77777FFFFF000008888111119999922222AAAAA3333BBBBB4444CCCCC5555DDDDD6666EEEEE7777FFFF0000088881111999922222AAAA3333BBBB4444CCCC5555DDDD66666EEEE7777FFFF00008888111199992222AAAA333BBBB4444CCCC5555DDDD6666EEEE7777FFFF00008888111199",
	mem_init1 => X"92222AAAA3333BBBB4444CCCC5555DDDD6666EEEE7777FFFF0008888111199992222AAAA3333BBBB4444CCCC55555DDDD6666EEEE7777FFFF000088881111199992222AAAA33333BBBB4444CCCCC5555DDDDD6666EEEEE7777FFFFF000088888111119999922222AAAA33333BBBBB44444CCCCCC55555DDDDD66666EEEEEE77777FFFFFF000000888881111119999999222222AAAAAA3333333BBBBBB4444444CCCCCCCC5555555DDDDDDDD66666666EEEEEEEE777777777FFFFFFFFFF000000000088888888888111111111111999999999999992222222222222222AAAAAAAAAAAAAAAAAAAAAA3333333333333333333333333333333333333333333333333",
	mem_init0 => X"333333333333333333333333333333333333333333333333AAAAAAAAAAAAAAAAAAAAAA222222222222222299999999999999111111111111888888888880000000000FFFFFFFFFF777777777EEEEEEEE66666666DDDDDDDD5555555CCCCCCCC4444444BBBBBB3333333AAAAAA222222999999911111188888000000FFFFFF77777EEEEEE66666DDDDD55555CCCCCC44444BBBBB33333AAAA222229999911111888880000FFFFF7777EEEEE6666DDDDD5555CCCCC4444BBBB33333AAAA222299991111188880000FFFF7777EEEE6666DDDD55555CCCC4444BBBB3333AAAA2222999911118888000FFFF7777EEEE6666DDDD5555CCCC4444BBBB3333AAAA222299",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "DE0_NANO_PWM.DE0_NANO_PWM1.rtl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "tabela_sin:usin_b|altsyncram:Mux6_rtl_0|altsyncram_ek01:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 11,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portaaddr => \usin_b|Mux6_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \usin_b|Mux6_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M9K_X22_Y12_N0
\usin_b|Mux6_rtl_0|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"47564756475647564756431203120312031203120312031203647564756475647564756475647564756475647312031203120312031203564756475647312031203564756473120312475647312031647562031247562031647512035647312475120756403164031647312473124731247316403164035620751247316403512473164075124035124735624735624035124075162073562407516247351620735162403516240735162407351624073516240735516240735516240073511624007355166240073351162240077355116224400773355116622440077333551116662244400007773333555511116666622222224444444440000000000000",
	mem_init2 => X"00000000000044444444422222226666611115555333377700004442266611155333770044226611553377004422611553770042261153370042661553700426115370042615537042615537042615370426153704261537042615304261537026153742615704265370261570421530426537426537421530421570461374215304613742157026530461304613742137421374213746130461304657021574213746530215746130265742130265746130213746574213021374657465302130213746574657465302130213021302130213746574657465746574657465746574657465746302130213021302130213021302134657465746574657465741",
	mem_init1 => X"30213021302130213021346574657465746574657465746574130213021302130213021302130213021302130465746574657465746574213021302130465746574213021304657465302130465746130215746530215746130265742130465302657021374613746130465304653046530461374613742157026530461374265304613702653742653042153042153742653702615704215370261530426157042615374261537042615370426153704261537042261537042261537704266153770422611537704426615537700422661553377004422661155337700444226661115533377770004444222266661111155555553333333337777777777777",
	mem_init0 => X"77777777777733333333355555551111166662222444400077773335511166622444007733551166224400773355166224007735516624407735116224077351662407735162240735162240735162407351624073516240735162473516240751624035162073512407516207356247351240351240356247356207316403562473164035620751247316473164035640356403564031647316473120756203564031247562031647512035647512031647564031203564756403120312475647564031203120312475647564756475647564031203120312031203120312031203120312031475647564756475647564756475643120312031203120312031",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "DE0_NANO_PWM.DE0_NANO_PWM1.rtl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "tabela_sin:usin_b|altsyncram:Mux6_rtl_0|altsyncram_ek01:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 11,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portaaddr => \usin_b|Mux6_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \usin_b|Mux6_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LCCOMB_X26_Y23_N0
\PWM1_FB01|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB01|LessThan0~3_cout\ = CARRY((\PWM2_FB03|comp_int\(0) & !\ucr5|c_int\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB03|comp_int\(0),
	datab => \ucr5|c_int\(0),
	datad => VCC,
	cout => \PWM1_FB01|LessThan0~3_cout\);

-- Location: LCCOMB_X26_Y23_N2
\PWM1_FB01|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB01|LessThan0~5_cout\ = CARRY((\PWM2_FB03|comp_int\(1) & (\ucr1|c_int\(1) & !\PWM1_FB01|LessThan0~3_cout\)) # (!\PWM2_FB03|comp_int\(1) & ((\ucr1|c_int\(1)) # (!\PWM1_FB01|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB03|comp_int\(1),
	datab => \ucr1|c_int\(1),
	datad => VCC,
	cin => \PWM1_FB01|LessThan0~3_cout\,
	cout => \PWM1_FB01|LessThan0~5_cout\);

-- Location: LCCOMB_X26_Y23_N4
\PWM1_FB01|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB01|LessThan0~7_cout\ = CARRY((\ucr1|c_int\(2) & (\PWM2_FB03|comp_int\(2) & !\PWM1_FB01|LessThan0~5_cout\)) # (!\ucr1|c_int\(2) & ((\PWM2_FB03|comp_int\(2)) # (!\PWM1_FB01|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr1|c_int\(2),
	datab => \PWM2_FB03|comp_int\(2),
	datad => VCC,
	cin => \PWM1_FB01|LessThan0~5_cout\,
	cout => \PWM1_FB01|LessThan0~7_cout\);

-- Location: LCCOMB_X26_Y23_N6
\PWM1_FB01|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB01|LessThan0~9_cout\ = CARRY((\PWM2_FB03|comp_int\(3) & (\ucr1|c_int\(3) & !\PWM1_FB01|LessThan0~7_cout\)) # (!\PWM2_FB03|comp_int\(3) & ((\ucr1|c_int\(3)) # (!\PWM1_FB01|LessThan0~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB03|comp_int\(3),
	datab => \ucr1|c_int\(3),
	datad => VCC,
	cin => \PWM1_FB01|LessThan0~7_cout\,
	cout => \PWM1_FB01|LessThan0~9_cout\);

-- Location: LCCOMB_X26_Y23_N8
\PWM1_FB01|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB01|LessThan0~11_cout\ = CARRY((\PWM2_FB03|comp_int\(4) & ((!\PWM1_FB01|LessThan0~9_cout\) # (!\ucr1|c_int\(4)))) # (!\PWM2_FB03|comp_int\(4) & (!\ucr1|c_int\(4) & !\PWM1_FB01|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB03|comp_int\(4),
	datab => \ucr1|c_int\(4),
	datad => VCC,
	cin => \PWM1_FB01|LessThan0~9_cout\,
	cout => \PWM1_FB01|LessThan0~11_cout\);

-- Location: LCCOMB_X26_Y23_N10
\PWM1_FB01|LessThan0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB01|LessThan0~13_cout\ = CARRY((\ucr1|c_int\(5) & ((!\PWM1_FB01|LessThan0~11_cout\) # (!\PWM2_FB03|comp_int\(5)))) # (!\ucr1|c_int\(5) & (!\PWM2_FB03|comp_int\(5) & !\PWM1_FB01|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr1|c_int\(5),
	datab => \PWM2_FB03|comp_int\(5),
	datad => VCC,
	cin => \PWM1_FB01|LessThan0~11_cout\,
	cout => \PWM1_FB01|LessThan0~13_cout\);

-- Location: LCCOMB_X26_Y23_N12
\PWM1_FB01|LessThan0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB01|LessThan0~15_cout\ = CARRY((\PWM2_FB03|comp_int\(6) & ((!\PWM1_FB01|LessThan0~13_cout\) # (!\ucr1|c_int\(6)))) # (!\PWM2_FB03|comp_int\(6) & (!\ucr1|c_int\(6) & !\PWM1_FB01|LessThan0~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB03|comp_int\(6),
	datab => \ucr1|c_int\(6),
	datad => VCC,
	cin => \PWM1_FB01|LessThan0~13_cout\,
	cout => \PWM1_FB01|LessThan0~15_cout\);

-- Location: LCCOMB_X26_Y23_N14
\PWM1_FB01|LessThan0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB01|LessThan0~17_cout\ = CARRY((\ucr1|c_int\(7) & ((!\PWM1_FB01|LessThan0~15_cout\) # (!\PWM2_FB03|comp_int\(7)))) # (!\ucr1|c_int\(7) & (!\PWM2_FB03|comp_int\(7) & !\PWM1_FB01|LessThan0~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr1|c_int\(7),
	datab => \PWM2_FB03|comp_int\(7),
	datad => VCC,
	cin => \PWM1_FB01|LessThan0~15_cout\,
	cout => \PWM1_FB01|LessThan0~17_cout\);

-- Location: LCCOMB_X26_Y23_N16
\PWM1_FB01|LessThan0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB01|LessThan0~19_cout\ = CARRY((\PWM2_FB03|comp_int\(8) & ((!\PWM1_FB01|LessThan0~17_cout\) # (!\ucr1|c_int\(8)))) # (!\PWM2_FB03|comp_int\(8) & (!\ucr1|c_int\(8) & !\PWM1_FB01|LessThan0~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB03|comp_int\(8),
	datab => \ucr1|c_int\(8),
	datad => VCC,
	cin => \PWM1_FB01|LessThan0~17_cout\,
	cout => \PWM1_FB01|LessThan0~19_cout\);

-- Location: LCCOMB_X26_Y23_N18
\PWM1_FB01|LessThan0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB01|LessThan0~21_cout\ = CARRY((\ucr1|c_int\(9) & ((!\PWM1_FB01|LessThan0~19_cout\) # (!\PWM2_FB03|comp_int\(9)))) # (!\ucr1|c_int\(9) & (!\PWM2_FB03|comp_int\(9) & !\PWM1_FB01|LessThan0~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr1|c_int\(9),
	datab => \PWM2_FB03|comp_int\(9),
	datad => VCC,
	cin => \PWM1_FB01|LessThan0~19_cout\,
	cout => \PWM1_FB01|LessThan0~21_cout\);

-- Location: LCCOMB_X26_Y23_N20
\PWM1_FB01|LessThan0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB01|LessThan0~22_combout\ = (\PWM2_FB03|comp_int\(10) & ((!\ucr1|c_int\(10)) # (!\PWM1_FB01|LessThan0~21_cout\))) # (!\PWM2_FB03|comp_int\(10) & (!\PWM1_FB01|LessThan0~21_cout\ & !\ucr1|c_int\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FB03|comp_int\(10),
	datad => \ucr1|c_int\(10),
	cin => \PWM1_FB01|LessThan0~21_cout\,
	combout => \PWM1_FB01|LessThan0~22_combout\);

-- Location: LCCOMB_X26_Y23_N22
\PWM1_FB01|LessThan0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB01|LessThan0~24_combout\ = ((\ucr1|c_int\(15)) # (!\PWM1_FA01|LessThan0~24_combout\)) # (!\PWM1_FB01|LessThan0~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FB01|LessThan0~22_combout\,
	datac => \PWM1_FA01|LessThan0~24_combout\,
	datad => \ucr1|c_int\(15),
	combout => \PWM1_FB01|LessThan0~24_combout\);

-- Location: LCCOMB_X28_Y22_N0
\comb~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb~1_combout\ = (\en_PWM~q\) # (!\SW[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SW[1]~input_o\,
	datad => \en_PWM~q\,
	combout => \comb~1_combout\);

-- Location: FF_X26_Y23_N23
\PWM1_FB01|comp_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FB01|LessThan0~24_combout\,
	clrn => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FB01|comp_out~q\);

-- Location: LCCOMB_X23_Y24_N14
\PWM1_FB01|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB01|Add0~20_combout\ = (\PWM1_FB01|comp_out~q\ & \PWM1_FB01|Add0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FB01|comp_out~q\,
	datac => \PWM1_FB01|Add0~4_combout\,
	combout => \PWM1_FB01|Add0~20_combout\);

-- Location: FF_X23_Y24_N15
\PWM1_FB01|var_Dead_Count1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FB01|Add0~20_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FB01|var_Dead_Count1\(2));

-- Location: LCCOMB_X23_Y24_N4
\PWM1_FB01|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB01|Add0~4_combout\ = (\PWM1_FB01|var_Dead_Count1\(2) & (\PWM1_FB01|Add0~3\ $ (GND))) # (!\PWM1_FB01|var_Dead_Count1\(2) & (!\PWM1_FB01|Add0~3\ & VCC))
-- \PWM1_FB01|Add0~5\ = CARRY((\PWM1_FB01|var_Dead_Count1\(2) & !\PWM1_FB01|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FB01|var_Dead_Count1\(2),
	datad => VCC,
	cin => \PWM1_FB01|Add0~3\,
	combout => \PWM1_FB01|Add0~4_combout\,
	cout => \PWM1_FB01|Add0~5\);

-- Location: LCCOMB_X23_Y24_N6
\PWM1_FB01|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB01|Add0~6_combout\ = (\PWM1_FB01|var_Dead_Count1\(3) & (!\PWM1_FB01|Add0~5\)) # (!\PWM1_FB01|var_Dead_Count1\(3) & ((\PWM1_FB01|Add0~5\) # (GND)))
-- \PWM1_FB01|Add0~7\ = CARRY((!\PWM1_FB01|Add0~5\) # (!\PWM1_FB01|var_Dead_Count1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FB01|var_Dead_Count1\(3),
	datad => VCC,
	cin => \PWM1_FB01|Add0~5\,
	combout => \PWM1_FB01|Add0~6_combout\,
	cout => \PWM1_FB01|Add0~7\);

-- Location: LCCOMB_X23_Y24_N20
\PWM1_FB01|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB01|Add0~8_combout\ = (\PWM1_FB01|comp_out~q\ & \PWM1_FB01|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FB01|comp_out~q\,
	datad => \PWM1_FB01|Add0~6_combout\,
	combout => \PWM1_FB01|Add0~8_combout\);

-- Location: FF_X23_Y24_N21
\PWM1_FB01|var_Dead_Count1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FB01|Add0~8_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FB01|var_Dead_Count1\(3));

-- Location: LCCOMB_X23_Y24_N8
\PWM1_FB01|Add0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB01|Add0~9_combout\ = (\PWM1_FB01|var_Dead_Count1\(4) & (\PWM1_FB01|Add0~7\ $ (GND))) # (!\PWM1_FB01|var_Dead_Count1\(4) & (!\PWM1_FB01|Add0~7\ & VCC))
-- \PWM1_FB01|Add0~10\ = CARRY((\PWM1_FB01|var_Dead_Count1\(4) & !\PWM1_FB01|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FB01|var_Dead_Count1\(4),
	datad => VCC,
	cin => \PWM1_FB01|Add0~7\,
	combout => \PWM1_FB01|Add0~9_combout\,
	cout => \PWM1_FB01|Add0~10\);

-- Location: LCCOMB_X23_Y24_N22
\PWM1_FB01|Add0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB01|Add0~17_combout\ = (\PWM1_FB01|comp_out~q\ & \PWM1_FB01|Add0~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FB01|comp_out~q\,
	datad => \PWM1_FB01|Add0~9_combout\,
	combout => \PWM1_FB01|Add0~17_combout\);

-- Location: FF_X23_Y24_N23
\PWM1_FB01|var_Dead_Count1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FB01|Add0~17_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FB01|var_Dead_Count1\(4));

-- Location: LCCOMB_X23_Y24_N10
\PWM1_FB01|Add0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB01|Add0~11_combout\ = (\PWM1_FB01|var_Dead_Count1\(5) & (!\PWM1_FB01|Add0~10\)) # (!\PWM1_FB01|var_Dead_Count1\(5) & ((\PWM1_FB01|Add0~10\) # (GND)))
-- \PWM1_FB01|Add0~12\ = CARRY((!\PWM1_FB01|Add0~10\) # (!\PWM1_FB01|var_Dead_Count1\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FB01|var_Dead_Count1\(5),
	datad => VCC,
	cin => \PWM1_FB01|Add0~10\,
	combout => \PWM1_FB01|Add0~11_combout\,
	cout => \PWM1_FB01|Add0~12\);

-- Location: LCCOMB_X23_Y24_N16
\PWM1_FB01|Add0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB01|Add0~13_combout\ = (\PWM1_FB01|comp_out~q\ & \PWM1_FB01|Add0~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FB01|comp_out~q\,
	datad => \PWM1_FB01|Add0~11_combout\,
	combout => \PWM1_FB01|Add0~13_combout\);

-- Location: FF_X23_Y24_N17
\PWM1_FB01|var_Dead_Count1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FB01|Add0~13_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FB01|var_Dead_Count1\(5));

-- Location: LCCOMB_X23_Y24_N12
\PWM1_FB01|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB01|Add0~14_combout\ = \PWM1_FB01|var_Dead_Count1\(6) $ (!\PWM1_FB01|Add0~12\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FB01|var_Dead_Count1\(6),
	cin => \PWM1_FB01|Add0~12\,
	combout => \PWM1_FB01|Add0~14_combout\);

-- Location: LCCOMB_X23_Y24_N26
\PWM1_FB01|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB01|Add0~16_combout\ = (\PWM1_FB01|comp_out~q\ & \PWM1_FB01|Add0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FB01|comp_out~q\,
	datad => \PWM1_FB01|Add0~14_combout\,
	combout => \PWM1_FB01|Add0~16_combout\);

-- Location: FF_X23_Y24_N27
\PWM1_FB01|var_Dead_Count1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FB01|Add0~16_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FB01|var_Dead_Count1\(6));

-- Location: LCCOMB_X23_Y24_N0
\PWM1_FB01|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB01|Add0~0_combout\ = (\PWM1_FB01|LessThan1~1_combout\ & (\PWM1_FB01|var_Dead_Count1\(0) $ (VCC))) # (!\PWM1_FB01|LessThan1~1_combout\ & (\PWM1_FB01|var_Dead_Count1\(0) & VCC))
-- \PWM1_FB01|Add0~1\ = CARRY((\PWM1_FB01|LessThan1~1_combout\ & \PWM1_FB01|var_Dead_Count1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FB01|LessThan1~1_combout\,
	datab => \PWM1_FB01|var_Dead_Count1\(0),
	datad => VCC,
	combout => \PWM1_FB01|Add0~0_combout\,
	cout => \PWM1_FB01|Add0~1\);

-- Location: LCCOMB_X23_Y24_N18
\PWM1_FB01|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB01|Add0~18_combout\ = (\PWM1_FB01|comp_out~q\ & \PWM1_FB01|Add0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FB01|comp_out~q\,
	datad => \PWM1_FB01|Add0~0_combout\,
	combout => \PWM1_FB01|Add0~18_combout\);

-- Location: FF_X23_Y24_N19
\PWM1_FB01|var_Dead_Count1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FB01|Add0~18_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FB01|var_Dead_Count1\(0));

-- Location: LCCOMB_X23_Y24_N28
\PWM1_FB01|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB01|LessThan1~0_combout\ = (((!\PWM1_FB01|var_Dead_Count1\(1) & !\PWM1_FB01|var_Dead_Count1\(0))) # (!\PWM1_FB01|var_Dead_Count1\(2))) # (!\PWM1_FB01|var_Dead_Count1\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FB01|var_Dead_Count1\(1),
	datab => \PWM1_FB01|var_Dead_Count1\(3),
	datac => \PWM1_FB01|var_Dead_Count1\(2),
	datad => \PWM1_FB01|var_Dead_Count1\(0),
	combout => \PWM1_FB01|LessThan1~0_combout\);

-- Location: LCCOMB_X23_Y24_N24
\PWM1_FB01|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB01|LessThan1~1_combout\ = (!\PWM1_FB01|var_Dead_Count1\(6) & (((\PWM1_FB01|LessThan1~0_combout\ & !\PWM1_FB01|var_Dead_Count1\(4))) # (!\PWM1_FB01|var_Dead_Count1\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FB01|var_Dead_Count1\(6),
	datab => \PWM1_FB01|var_Dead_Count1\(5),
	datac => \PWM1_FB01|LessThan1~0_combout\,
	datad => \PWM1_FB01|var_Dead_Count1\(4),
	combout => \PWM1_FB01|LessThan1~1_combout\);

-- Location: LCCOMB_X23_Y24_N2
\PWM1_FB01|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB01|Add0~2_combout\ = (\PWM1_FB01|var_Dead_Count1\(1) & (!\PWM1_FB01|Add0~1\)) # (!\PWM1_FB01|var_Dead_Count1\(1) & ((\PWM1_FB01|Add0~1\) # (GND)))
-- \PWM1_FB01|Add0~3\ = CARRY((!\PWM1_FB01|Add0~1\) # (!\PWM1_FB01|var_Dead_Count1\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FB01|var_Dead_Count1\(1),
	datad => VCC,
	cin => \PWM1_FB01|Add0~1\,
	combout => \PWM1_FB01|Add0~2_combout\,
	cout => \PWM1_FB01|Add0~3\);

-- Location: LCCOMB_X23_Y26_N6
\PWM1_FB01|Add0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB01|Add0~19_combout\ = (\PWM1_FB01|comp_out~q\ & \PWM1_FB01|Add0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FB01|comp_out~q\,
	datad => \PWM1_FB01|Add0~2_combout\,
	combout => \PWM1_FB01|Add0~19_combout\);

-- Location: FF_X23_Y26_N7
\PWM1_FB01|var_Dead_Count1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FB01|Add0~19_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FB01|var_Dead_Count1\(1));

-- Location: LCCOMB_X23_Y26_N28
\PWM1_FB01|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB01|Equal0~0_combout\ = (\PWM1_FB01|Add0~4_combout\ & (!\PWM1_FB01|Add0~2_combout\ & (\PWM1_FB01|comp_out~q\ & \PWM1_FB01|Add0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FB01|Add0~4_combout\,
	datab => \PWM1_FB01|Add0~2_combout\,
	datac => \PWM1_FB01|comp_out~q\,
	datad => \PWM1_FB01|Add0~0_combout\,
	combout => \PWM1_FB01|Equal0~0_combout\);

-- Location: LCCOMB_X23_Y24_N30
\PWM1_FB01|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB01|Equal0~1_combout\ = (\PWM1_FB01|Add0~8_combout\ & (\PWM1_FB01|Add0~13_combout\ & (!\PWM1_FB01|Add0~17_combout\ & !\PWM1_FB01|Add0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FB01|Add0~8_combout\,
	datab => \PWM1_FB01|Add0~13_combout\,
	datac => \PWM1_FB01|Add0~17_combout\,
	datad => \PWM1_FB01|Add0~16_combout\,
	combout => \PWM1_FB01|Equal0~1_combout\);

-- Location: LCCOMB_X23_Y26_N8
\PWM1_FB01|port_PWM01~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB01|port_PWM01~0_combout\ = (\PWM1_FB01|comp_out~q\ & ((\PWM1_FB01|port_PWM01~q\) # ((\PWM1_FB01|Equal0~0_combout\ & \PWM1_FB01|Equal0~1_combout\)))) # (!\PWM1_FB01|comp_out~q\ & (\PWM1_FB01|Equal0~0_combout\ & ((\PWM1_FB01|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FB01|comp_out~q\,
	datab => \PWM1_FB01|Equal0~0_combout\,
	datac => \PWM1_FB01|port_PWM01~q\,
	datad => \PWM1_FB01|Equal0~1_combout\,
	combout => \PWM1_FB01|port_PWM01~0_combout\);

-- Location: FF_X23_Y26_N9
\PWM1_FB01|port_PWM01\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FB01|port_PWM01~0_combout\,
	clrn => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FB01|port_PWM01~q\);

-- Location: LCCOMB_X29_Y23_N2
\PWM1_FB02|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB02|LessThan0~1_cout\ = CARRY((\PWM2_FB03|comp_int\(0) & \ucr6|c_int\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB03|comp_int\(0),
	datab => \ucr6|c_int\(0),
	datad => VCC,
	cout => \PWM1_FB02|LessThan0~1_cout\);

-- Location: LCCOMB_X29_Y23_N4
\PWM1_FB02|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB02|LessThan0~3_cout\ = CARRY((\PWM2_FB03|comp_int\(1) & (\ucr3|c_int\(1) & !\PWM1_FB02|LessThan0~1_cout\)) # (!\PWM2_FB03|comp_int\(1) & ((\ucr3|c_int\(1)) # (!\PWM1_FB02|LessThan0~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB03|comp_int\(1),
	datab => \ucr3|c_int\(1),
	datad => VCC,
	cin => \PWM1_FB02|LessThan0~1_cout\,
	cout => \PWM1_FB02|LessThan0~3_cout\);

-- Location: LCCOMB_X29_Y23_N6
\PWM1_FB02|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB02|LessThan0~5_cout\ = CARRY((\ucr3|c_int\(2) & ((\PWM2_FB03|comp_int\(2)) # (!\PWM1_FB02|LessThan0~3_cout\))) # (!\ucr3|c_int\(2) & (\PWM2_FB03|comp_int\(2) & !\PWM1_FB02|LessThan0~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr3|c_int\(2),
	datab => \PWM2_FB03|comp_int\(2),
	datad => VCC,
	cin => \PWM1_FB02|LessThan0~3_cout\,
	cout => \PWM1_FB02|LessThan0~5_cout\);

-- Location: LCCOMB_X29_Y23_N8
\PWM1_FB02|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB02|LessThan0~7_cout\ = CARRY((\PWM2_FB03|comp_int\(3) & (!\ucr3|c_int\(3) & !\PWM1_FB02|LessThan0~5_cout\)) # (!\PWM2_FB03|comp_int\(3) & ((!\PWM1_FB02|LessThan0~5_cout\) # (!\ucr3|c_int\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB03|comp_int\(3),
	datab => \ucr3|c_int\(3),
	datad => VCC,
	cin => \PWM1_FB02|LessThan0~5_cout\,
	cout => \PWM1_FB02|LessThan0~7_cout\);

-- Location: LCCOMB_X29_Y23_N10
\PWM1_FB02|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB02|LessThan0~9_cout\ = CARRY((\PWM2_FB03|comp_int\(4) & ((\ucr3|c_int\(4)) # (!\PWM1_FB02|LessThan0~7_cout\))) # (!\PWM2_FB03|comp_int\(4) & (\ucr3|c_int\(4) & !\PWM1_FB02|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB03|comp_int\(4),
	datab => \ucr3|c_int\(4),
	datad => VCC,
	cin => \PWM1_FB02|LessThan0~7_cout\,
	cout => \PWM1_FB02|LessThan0~9_cout\);

-- Location: LCCOMB_X29_Y23_N12
\PWM1_FB02|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB02|LessThan0~11_cout\ = CARRY((\PWM2_FB03|comp_int\(5) & (!\ucr3|c_int\(5) & !\PWM1_FB02|LessThan0~9_cout\)) # (!\PWM2_FB03|comp_int\(5) & ((!\PWM1_FB02|LessThan0~9_cout\) # (!\ucr3|c_int\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB03|comp_int\(5),
	datab => \ucr3|c_int\(5),
	datad => VCC,
	cin => \PWM1_FB02|LessThan0~9_cout\,
	cout => \PWM1_FB02|LessThan0~11_cout\);

-- Location: LCCOMB_X29_Y23_N14
\PWM1_FB02|LessThan0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB02|LessThan0~13_cout\ = CARRY((\PWM2_FB03|comp_int\(6) & ((!\PWM1_FB02|LessThan0~11_cout\) # (!\ucr3|c_int\(6)))) # (!\PWM2_FB03|comp_int\(6) & (!\ucr3|c_int\(6) & !\PWM1_FB02|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB03|comp_int\(6),
	datab => \ucr3|c_int\(6),
	datad => VCC,
	cin => \PWM1_FB02|LessThan0~11_cout\,
	cout => \PWM1_FB02|LessThan0~13_cout\);

-- Location: LCCOMB_X29_Y23_N16
\PWM1_FB02|LessThan0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB02|LessThan0~15_cout\ = CARRY((\PWM2_FB03|comp_int\(7) & (!\ucr3|c_int\(7) & !\PWM1_FB02|LessThan0~13_cout\)) # (!\PWM2_FB03|comp_int\(7) & ((!\PWM1_FB02|LessThan0~13_cout\) # (!\ucr3|c_int\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB03|comp_int\(7),
	datab => \ucr3|c_int\(7),
	datad => VCC,
	cin => \PWM1_FB02|LessThan0~13_cout\,
	cout => \PWM1_FB02|LessThan0~15_cout\);

-- Location: LCCOMB_X29_Y23_N18
\PWM1_FB02|LessThan0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB02|LessThan0~17_cout\ = CARRY((\ucr3|c_int\(8) & ((\PWM2_FB03|comp_int\(8)) # (!\PWM1_FB02|LessThan0~15_cout\))) # (!\ucr3|c_int\(8) & (\PWM2_FB03|comp_int\(8) & !\PWM1_FB02|LessThan0~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr3|c_int\(8),
	datab => \PWM2_FB03|comp_int\(8),
	datad => VCC,
	cin => \PWM1_FB02|LessThan0~15_cout\,
	cout => \PWM1_FB02|LessThan0~17_cout\);

-- Location: LCCOMB_X29_Y23_N20
\PWM1_FB02|LessThan0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB02|LessThan0~19_cout\ = CARRY((\PWM2_FB03|comp_int\(9) & (\ucr3|c_int\(9) & !\PWM1_FB02|LessThan0~17_cout\)) # (!\PWM2_FB03|comp_int\(9) & ((\ucr3|c_int\(9)) # (!\PWM1_FB02|LessThan0~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB03|comp_int\(9),
	datab => \ucr3|c_int\(9),
	datad => VCC,
	cin => \PWM1_FB02|LessThan0~17_cout\,
	cout => \PWM1_FB02|LessThan0~19_cout\);

-- Location: LCCOMB_X29_Y23_N22
\PWM1_FB02|LessThan0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB02|LessThan0~20_combout\ = (\PWM2_FB03|comp_int\(10) & ((!\ucr3|c_int\(10)) # (!\PWM1_FB02|LessThan0~19_cout\))) # (!\PWM2_FB03|comp_int\(10) & (!\PWM1_FB02|LessThan0~19_cout\ & !\ucr3|c_int\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB03|comp_int\(10),
	datad => \ucr3|c_int\(10),
	cin => \PWM1_FB02|LessThan0~19_cout\,
	combout => \PWM1_FB02|LessThan0~20_combout\);

-- Location: LCCOMB_X30_Y23_N24
\PWM1_FB02|LessThan0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB02|LessThan0~22_combout\ = (\ucr3|c_int\(11)) # ((!\PWM1_FB02|LessThan0~20_combout\) # (!\PWM1_FC02|LessThan0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ucr3|c_int\(11),
	datac => \PWM1_FC02|LessThan0~0_combout\,
	datad => \PWM1_FB02|LessThan0~20_combout\,
	combout => \PWM1_FB02|LessThan0~22_combout\);

-- Location: FF_X30_Y23_N25
\PWM1_FB02|comp_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FB02|LessThan0~22_combout\,
	clrn => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FB02|comp_out~q\);

-- Location: FF_X31_Y23_N25
\PWM1_FB02|var_Dead_Count1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FB02|Add0~17_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FB02|var_Dead_Count1\(4));

-- Location: LCCOMB_X31_Y23_N18
\PWM1_FB02|Add0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB02|Add0~9_combout\ = (\PWM1_FB02|var_Dead_Count1\(4) & (\PWM1_FB02|Add0~7\ $ (GND))) # (!\PWM1_FB02|var_Dead_Count1\(4) & (!\PWM1_FB02|Add0~7\ & VCC))
-- \PWM1_FB02|Add0~10\ = CARRY((\PWM1_FB02|var_Dead_Count1\(4) & !\PWM1_FB02|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FB02|var_Dead_Count1\(4),
	datad => VCC,
	cin => \PWM1_FB02|Add0~7\,
	combout => \PWM1_FB02|Add0~9_combout\,
	cout => \PWM1_FB02|Add0~10\);

-- Location: LCCOMB_X31_Y23_N20
\PWM1_FB02|Add0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB02|Add0~11_combout\ = (\PWM1_FB02|var_Dead_Count1\(5) & (!\PWM1_FB02|Add0~10\)) # (!\PWM1_FB02|var_Dead_Count1\(5) & ((\PWM1_FB02|Add0~10\) # (GND)))
-- \PWM1_FB02|Add0~12\ = CARRY((!\PWM1_FB02|Add0~10\) # (!\PWM1_FB02|var_Dead_Count1\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FB02|var_Dead_Count1\(5),
	datad => VCC,
	cin => \PWM1_FB02|Add0~10\,
	combout => \PWM1_FB02|Add0~11_combout\,
	cout => \PWM1_FB02|Add0~12\);

-- Location: LCCOMB_X31_Y23_N28
\PWM1_FB02|Add0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB02|Add0~13_combout\ = (\PWM1_FB02|comp_out~q\ & \PWM1_FB02|Add0~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FB02|comp_out~q\,
	datad => \PWM1_FB02|Add0~11_combout\,
	combout => \PWM1_FB02|Add0~13_combout\);

-- Location: FF_X31_Y23_N29
\PWM1_FB02|var_Dead_Count1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FB02|Add0~13_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FB02|var_Dead_Count1\(5));

-- Location: LCCOMB_X31_Y23_N22
\PWM1_FB02|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB02|Add0~14_combout\ = \PWM1_FB02|var_Dead_Count1\(6) $ (!\PWM1_FB02|Add0~12\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FB02|var_Dead_Count1\(6),
	cin => \PWM1_FB02|Add0~12\,
	combout => \PWM1_FB02|Add0~14_combout\);

-- Location: LCCOMB_X31_Y23_N6
\PWM1_FB02|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB02|Add0~16_combout\ = (\PWM1_FB02|Add0~14_combout\ & \PWM1_FB02|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FB02|Add0~14_combout\,
	datad => \PWM1_FB02|comp_out~q\,
	combout => \PWM1_FB02|Add0~16_combout\);

-- Location: FF_X31_Y23_N31
\PWM1_FB02|var_Dead_Count1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \PWM1_FB02|Add0~16_combout\,
	sload => VCC,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FB02|var_Dead_Count1\(6));

-- Location: LCCOMB_X31_Y23_N2
\PWM1_FB02|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB02|LessThan1~0_combout\ = (((!\PWM1_FB02|var_Dead_Count1\(1) & !\PWM1_FB02|var_Dead_Count1\(0))) # (!\PWM1_FB02|var_Dead_Count1\(2))) # (!\PWM1_FB02|var_Dead_Count1\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FB02|var_Dead_Count1\(3),
	datab => \PWM1_FB02|var_Dead_Count1\(1),
	datac => \PWM1_FB02|var_Dead_Count1\(2),
	datad => \PWM1_FB02|var_Dead_Count1\(0),
	combout => \PWM1_FB02|LessThan1~0_combout\);

-- Location: LCCOMB_X31_Y23_N0
\PWM1_FB02|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB02|LessThan1~1_combout\ = (!\PWM1_FB02|var_Dead_Count1\(6) & (((!\PWM1_FB02|var_Dead_Count1\(4) & \PWM1_FB02|LessThan1~0_combout\)) # (!\PWM1_FB02|var_Dead_Count1\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FB02|var_Dead_Count1\(6),
	datab => \PWM1_FB02|var_Dead_Count1\(4),
	datac => \PWM1_FB02|var_Dead_Count1\(5),
	datad => \PWM1_FB02|LessThan1~0_combout\,
	combout => \PWM1_FB02|LessThan1~1_combout\);

-- Location: LCCOMB_X31_Y23_N10
\PWM1_FB02|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB02|Add0~0_combout\ = (\PWM1_FB02|var_Dead_Count1\(0) & (\PWM1_FB02|LessThan1~1_combout\ $ (VCC))) # (!\PWM1_FB02|var_Dead_Count1\(0) & (\PWM1_FB02|LessThan1~1_combout\ & VCC))
-- \PWM1_FB02|Add0~1\ = CARRY((\PWM1_FB02|var_Dead_Count1\(0) & \PWM1_FB02|LessThan1~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FB02|var_Dead_Count1\(0),
	datab => \PWM1_FB02|LessThan1~1_combout\,
	datad => VCC,
	combout => \PWM1_FB02|Add0~0_combout\,
	cout => \PWM1_FB02|Add0~1\);

-- Location: LCCOMB_X32_Y23_N2
\PWM1_FB02|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB02|Add0~18_combout\ = (\PWM1_FB02|comp_out~q\ & \PWM1_FB02|Add0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FB02|comp_out~q\,
	datad => \PWM1_FB02|Add0~0_combout\,
	combout => \PWM1_FB02|Add0~18_combout\);

-- Location: FF_X32_Y23_N3
\PWM1_FB02|var_Dead_Count1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FB02|Add0~18_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FB02|var_Dead_Count1\(0));

-- Location: LCCOMB_X31_Y23_N12
\PWM1_FB02|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB02|Add0~2_combout\ = (\PWM1_FB02|var_Dead_Count1\(1) & (!\PWM1_FB02|Add0~1\)) # (!\PWM1_FB02|var_Dead_Count1\(1) & ((\PWM1_FB02|Add0~1\) # (GND)))
-- \PWM1_FB02|Add0~3\ = CARRY((!\PWM1_FB02|Add0~1\) # (!\PWM1_FB02|var_Dead_Count1\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FB02|var_Dead_Count1\(1),
	datad => VCC,
	cin => \PWM1_FB02|Add0~1\,
	combout => \PWM1_FB02|Add0~2_combout\,
	cout => \PWM1_FB02|Add0~3\);

-- Location: LCCOMB_X31_Y23_N8
\PWM1_FB02|Add0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB02|Add0~19_combout\ = (\PWM1_FB02|comp_out~q\ & \PWM1_FB02|Add0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FB02|comp_out~q\,
	datac => \PWM1_FB02|Add0~2_combout\,
	combout => \PWM1_FB02|Add0~19_combout\);

-- Location: FF_X31_Y23_N9
\PWM1_FB02|var_Dead_Count1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FB02|Add0~19_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FB02|var_Dead_Count1\(1));

-- Location: LCCOMB_X31_Y23_N14
\PWM1_FB02|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB02|Add0~4_combout\ = (\PWM1_FB02|var_Dead_Count1\(2) & (\PWM1_FB02|Add0~3\ $ (GND))) # (!\PWM1_FB02|var_Dead_Count1\(2) & (!\PWM1_FB02|Add0~3\ & VCC))
-- \PWM1_FB02|Add0~5\ = CARRY((\PWM1_FB02|var_Dead_Count1\(2) & !\PWM1_FB02|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FB02|var_Dead_Count1\(2),
	datad => VCC,
	cin => \PWM1_FB02|Add0~3\,
	combout => \PWM1_FB02|Add0~4_combout\,
	cout => \PWM1_FB02|Add0~5\);

-- Location: LCCOMB_X31_Y23_N4
\PWM1_FB02|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB02|Add0~20_combout\ = (\PWM1_FB02|Add0~4_combout\ & \PWM1_FB02|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FB02|Add0~4_combout\,
	datad => \PWM1_FB02|comp_out~q\,
	combout => \PWM1_FB02|Add0~20_combout\);

-- Location: FF_X31_Y23_N5
\PWM1_FB02|var_Dead_Count1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FB02|Add0~20_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FB02|var_Dead_Count1\(2));

-- Location: LCCOMB_X31_Y23_N16
\PWM1_FB02|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB02|Add0~6_combout\ = (\PWM1_FB02|var_Dead_Count1\(3) & (!\PWM1_FB02|Add0~5\)) # (!\PWM1_FB02|var_Dead_Count1\(3) & ((\PWM1_FB02|Add0~5\) # (GND)))
-- \PWM1_FB02|Add0~7\ = CARRY((!\PWM1_FB02|Add0~5\) # (!\PWM1_FB02|var_Dead_Count1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FB02|var_Dead_Count1\(3),
	datad => VCC,
	cin => \PWM1_FB02|Add0~5\,
	combout => \PWM1_FB02|Add0~6_combout\,
	cout => \PWM1_FB02|Add0~7\);

-- Location: LCCOMB_X31_Y23_N26
\PWM1_FB02|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB02|Add0~8_combout\ = (\PWM1_FB02|comp_out~q\ & \PWM1_FB02|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FB02|comp_out~q\,
	datad => \PWM1_FB02|Add0~6_combout\,
	combout => \PWM1_FB02|Add0~8_combout\);

-- Location: FF_X31_Y23_N27
\PWM1_FB02|var_Dead_Count1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FB02|Add0~8_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FB02|var_Dead_Count1\(3));

-- Location: LCCOMB_X31_Y23_N24
\PWM1_FB02|Add0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB02|Add0~17_combout\ = (\PWM1_FB02|comp_out~q\ & \PWM1_FB02|Add0~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FB02|comp_out~q\,
	datad => \PWM1_FB02|Add0~9_combout\,
	combout => \PWM1_FB02|Add0~17_combout\);

-- Location: LCCOMB_X31_Y23_N30
\PWM1_FB02|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB02|Equal0~1_combout\ = (!\PWM1_FB02|Add0~17_combout\ & (\PWM1_FB02|Add0~13_combout\ & (!\PWM1_FB02|Add0~16_combout\ & \PWM1_FB02|Add0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FB02|Add0~17_combout\,
	datab => \PWM1_FB02|Add0~13_combout\,
	datac => \PWM1_FB02|Add0~16_combout\,
	datad => \PWM1_FB02|Add0~8_combout\,
	combout => \PWM1_FB02|Equal0~1_combout\);

-- Location: LCCOMB_X32_Y23_N28
\PWM1_FB02|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB02|Equal0~0_combout\ = (\PWM1_FB02|Add0~4_combout\ & (\PWM1_FB02|comp_out~q\ & (!\PWM1_FB02|Add0~2_combout\ & \PWM1_FB02|Add0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FB02|Add0~4_combout\,
	datab => \PWM1_FB02|comp_out~q\,
	datac => \PWM1_FB02|Add0~2_combout\,
	datad => \PWM1_FB02|Add0~0_combout\,
	combout => \PWM1_FB02|Equal0~0_combout\);

-- Location: LCCOMB_X32_Y23_N8
\PWM1_FB02|port_PWM01~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB02|port_PWM01~0_combout\ = (\PWM1_FB02|Equal0~1_combout\ & ((\PWM1_FB02|Equal0~0_combout\) # ((\PWM1_FB02|port_PWM01~q\ & \PWM1_FB02|comp_out~q\)))) # (!\PWM1_FB02|Equal0~1_combout\ & (((\PWM1_FB02|port_PWM01~q\ & \PWM1_FB02|comp_out~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FB02|Equal0~1_combout\,
	datab => \PWM1_FB02|Equal0~0_combout\,
	datac => \PWM1_FB02|port_PWM01~q\,
	datad => \PWM1_FB02|comp_out~q\,
	combout => \PWM1_FB02|port_PWM01~0_combout\);

-- Location: FF_X32_Y23_N9
\PWM1_FB02|port_PWM01\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FB02|port_PWM01~0_combout\,
	clrn => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FB02|port_PWM01~q\);

-- Location: LCCOMB_X28_Y20_N6
\PWM1_FB03|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB03|LessThan0~3_cout\ = CARRY((!\ucr5|c_int\(0) & \PWM2_FB03|comp_int\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr5|c_int\(0),
	datab => \PWM2_FB03|comp_int\(0),
	datad => VCC,
	cout => \PWM1_FB03|LessThan0~3_cout\);

-- Location: LCCOMB_X28_Y20_N8
\PWM1_FB03|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB03|LessThan0~5_cout\ = CARRY((\PWM2_FB03|comp_int\(1) & (!\ucr5|c_int\(1) & !\PWM1_FB03|LessThan0~3_cout\)) # (!\PWM2_FB03|comp_int\(1) & ((!\PWM1_FB03|LessThan0~3_cout\) # (!\ucr5|c_int\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB03|comp_int\(1),
	datab => \ucr5|c_int\(1),
	datad => VCC,
	cin => \PWM1_FB03|LessThan0~3_cout\,
	cout => \PWM1_FB03|LessThan0~5_cout\);

-- Location: LCCOMB_X28_Y20_N10
\PWM1_FB03|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB03|LessThan0~7_cout\ = CARRY((\ucr5|c_int\(2) & (\PWM2_FB03|comp_int\(2) & !\PWM1_FB03|LessThan0~5_cout\)) # (!\ucr5|c_int\(2) & ((\PWM2_FB03|comp_int\(2)) # (!\PWM1_FB03|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr5|c_int\(2),
	datab => \PWM2_FB03|comp_int\(2),
	datad => VCC,
	cin => \PWM1_FB03|LessThan0~5_cout\,
	cout => \PWM1_FB03|LessThan0~7_cout\);

-- Location: LCCOMB_X28_Y20_N12
\PWM1_FB03|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB03|LessThan0~9_cout\ = CARRY((\PWM2_FB03|comp_int\(3) & (!\ucr5|c_int\(3) & !\PWM1_FB03|LessThan0~7_cout\)) # (!\PWM2_FB03|comp_int\(3) & ((!\PWM1_FB03|LessThan0~7_cout\) # (!\ucr5|c_int\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB03|comp_int\(3),
	datab => \ucr5|c_int\(3),
	datad => VCC,
	cin => \PWM1_FB03|LessThan0~7_cout\,
	cout => \PWM1_FB03|LessThan0~9_cout\);

-- Location: LCCOMB_X28_Y20_N14
\PWM1_FB03|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB03|LessThan0~11_cout\ = CARRY((\PWM2_FB03|comp_int\(4) & ((\ucr5|c_int\(4)) # (!\PWM1_FB03|LessThan0~9_cout\))) # (!\PWM2_FB03|comp_int\(4) & (\ucr5|c_int\(4) & !\PWM1_FB03|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB03|comp_int\(4),
	datab => \ucr5|c_int\(4),
	datad => VCC,
	cin => \PWM1_FB03|LessThan0~9_cout\,
	cout => \PWM1_FB03|LessThan0~11_cout\);

-- Location: LCCOMB_X28_Y20_N16
\PWM1_FB03|LessThan0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB03|LessThan0~13_cout\ = CARRY((\PWM2_FB03|comp_int\(5) & (!\ucr5|c_int\(5) & !\PWM1_FB03|LessThan0~11_cout\)) # (!\PWM2_FB03|comp_int\(5) & ((!\PWM1_FB03|LessThan0~11_cout\) # (!\ucr5|c_int\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB03|comp_int\(5),
	datab => \ucr5|c_int\(5),
	datad => VCC,
	cin => \PWM1_FB03|LessThan0~11_cout\,
	cout => \PWM1_FB03|LessThan0~13_cout\);

-- Location: LCCOMB_X28_Y20_N18
\PWM1_FB03|LessThan0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB03|LessThan0~15_cout\ = CARRY((\PWM2_FB03|comp_int\(6) & ((\ucr5|c_int\(6)) # (!\PWM1_FB03|LessThan0~13_cout\))) # (!\PWM2_FB03|comp_int\(6) & (\ucr5|c_int\(6) & !\PWM1_FB03|LessThan0~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB03|comp_int\(6),
	datab => \ucr5|c_int\(6),
	datad => VCC,
	cin => \PWM1_FB03|LessThan0~13_cout\,
	cout => \PWM1_FB03|LessThan0~15_cout\);

-- Location: LCCOMB_X28_Y20_N20
\PWM1_FB03|LessThan0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB03|LessThan0~17_cout\ = CARRY((\ucr5|c_int\(7) & ((!\PWM1_FB03|LessThan0~15_cout\) # (!\PWM2_FB03|comp_int\(7)))) # (!\ucr5|c_int\(7) & (!\PWM2_FB03|comp_int\(7) & !\PWM1_FB03|LessThan0~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr5|c_int\(7),
	datab => \PWM2_FB03|comp_int\(7),
	datad => VCC,
	cin => \PWM1_FB03|LessThan0~15_cout\,
	cout => \PWM1_FB03|LessThan0~17_cout\);

-- Location: LCCOMB_X28_Y20_N22
\PWM1_FB03|LessThan0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB03|LessThan0~19_cout\ = CARRY((\PWM2_FB03|comp_int\(8) & ((\ucr5|c_int\(8)) # (!\PWM1_FB03|LessThan0~17_cout\))) # (!\PWM2_FB03|comp_int\(8) & (\ucr5|c_int\(8) & !\PWM1_FB03|LessThan0~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB03|comp_int\(8),
	datab => \ucr5|c_int\(8),
	datad => VCC,
	cin => \PWM1_FB03|LessThan0~17_cout\,
	cout => \PWM1_FB03|LessThan0~19_cout\);

-- Location: LCCOMB_X28_Y20_N24
\PWM1_FB03|LessThan0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB03|LessThan0~21_cout\ = CARRY((\ucr5|c_int\(9) & (!\PWM2_FB03|comp_int\(9) & !\PWM1_FB03|LessThan0~19_cout\)) # (!\ucr5|c_int\(9) & ((!\PWM1_FB03|LessThan0~19_cout\) # (!\PWM2_FB03|comp_int\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr5|c_int\(9),
	datab => \PWM2_FB03|comp_int\(9),
	datad => VCC,
	cin => \PWM1_FB03|LessThan0~19_cout\,
	cout => \PWM1_FB03|LessThan0~21_cout\);

-- Location: LCCOMB_X28_Y20_N26
\PWM1_FB03|LessThan0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB03|LessThan0~22_combout\ = (\PWM2_FB03|comp_int\(10) & ((!\ucr5|c_int\(10)) # (!\PWM1_FB03|LessThan0~21_cout\))) # (!\PWM2_FB03|comp_int\(10) & (!\PWM1_FB03|LessThan0~21_cout\ & !\ucr5|c_int\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB03|comp_int\(10),
	datad => \ucr5|c_int\(10),
	cin => \PWM1_FB03|LessThan0~21_cout\,
	combout => \PWM1_FB03|LessThan0~22_combout\);

-- Location: LCCOMB_X28_Y20_N0
\PWM1_FB03|LessThan0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB03|LessThan0~24_combout\ = (\ucr5|c_int\(11)) # ((!\PWM1_FB03|LessThan0~22_combout\) # (!\PWM1_FC03|LessThan0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr5|c_int\(11),
	datab => \PWM1_FC03|LessThan0~2_combout\,
	datac => \PWM1_FB03|LessThan0~22_combout\,
	combout => \PWM1_FB03|LessThan0~24_combout\);

-- Location: FF_X28_Y20_N1
\PWM1_FB03|comp_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FB03|LessThan0~24_combout\,
	clrn => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FB03|comp_out~q\);

-- Location: LCCOMB_X36_Y20_N30
\PWM1_FB03|Add0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB03|Add0~19_combout\ = (\PWM1_FB03|comp_out~q\ & \PWM1_FB03|Add0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FB03|comp_out~q\,
	datad => \PWM1_FB03|Add0~2_combout\,
	combout => \PWM1_FB03|Add0~19_combout\);

-- Location: FF_X36_Y20_N31
\PWM1_FB03|var_Dead_Count1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FB03|Add0~19_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FB03|var_Dead_Count1\(1));

-- Location: LCCOMB_X36_Y20_N14
\PWM1_FB03|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB03|Add0~2_combout\ = (\PWM1_FB03|var_Dead_Count1\(1) & (!\PWM1_FB03|Add0~1\)) # (!\PWM1_FB03|var_Dead_Count1\(1) & ((\PWM1_FB03|Add0~1\) # (GND)))
-- \PWM1_FB03|Add0~3\ = CARRY((!\PWM1_FB03|Add0~1\) # (!\PWM1_FB03|var_Dead_Count1\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FB03|var_Dead_Count1\(1),
	datad => VCC,
	cin => \PWM1_FB03|Add0~1\,
	combout => \PWM1_FB03|Add0~2_combout\,
	cout => \PWM1_FB03|Add0~3\);

-- Location: LCCOMB_X36_Y20_N16
\PWM1_FB03|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB03|Add0~4_combout\ = (\PWM1_FB03|var_Dead_Count1\(2) & (\PWM1_FB03|Add0~3\ $ (GND))) # (!\PWM1_FB03|var_Dead_Count1\(2) & (!\PWM1_FB03|Add0~3\ & VCC))
-- \PWM1_FB03|Add0~5\ = CARRY((\PWM1_FB03|var_Dead_Count1\(2) & !\PWM1_FB03|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FB03|var_Dead_Count1\(2),
	datad => VCC,
	cin => \PWM1_FB03|Add0~3\,
	combout => \PWM1_FB03|Add0~4_combout\,
	cout => \PWM1_FB03|Add0~5\);

-- Location: LCCOMB_X36_Y20_N6
\PWM1_FB03|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB03|Add0~20_combout\ = (\PWM1_FB03|Add0~4_combout\ & \PWM1_FB03|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FB03|Add0~4_combout\,
	datac => \PWM1_FB03|comp_out~q\,
	combout => \PWM1_FB03|Add0~20_combout\);

-- Location: FF_X36_Y20_N7
\PWM1_FB03|var_Dead_Count1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FB03|Add0~20_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FB03|var_Dead_Count1\(2));

-- Location: LCCOMB_X36_Y20_N18
\PWM1_FB03|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB03|Add0~6_combout\ = (\PWM1_FB03|var_Dead_Count1\(3) & (!\PWM1_FB03|Add0~5\)) # (!\PWM1_FB03|var_Dead_Count1\(3) & ((\PWM1_FB03|Add0~5\) # (GND)))
-- \PWM1_FB03|Add0~7\ = CARRY((!\PWM1_FB03|Add0~5\) # (!\PWM1_FB03|var_Dead_Count1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FB03|var_Dead_Count1\(3),
	datad => VCC,
	cin => \PWM1_FB03|Add0~5\,
	combout => \PWM1_FB03|Add0~6_combout\,
	cout => \PWM1_FB03|Add0~7\);

-- Location: LCCOMB_X36_Y20_N8
\PWM1_FB03|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB03|Add0~8_combout\ = (\PWM1_FB03|comp_out~q\ & \PWM1_FB03|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FB03|comp_out~q\,
	datad => \PWM1_FB03|Add0~6_combout\,
	combout => \PWM1_FB03|Add0~8_combout\);

-- Location: FF_X36_Y20_N9
\PWM1_FB03|var_Dead_Count1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FB03|Add0~8_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FB03|var_Dead_Count1\(3));

-- Location: LCCOMB_X36_Y20_N20
\PWM1_FB03|Add0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB03|Add0~9_combout\ = (\PWM1_FB03|var_Dead_Count1\(4) & (\PWM1_FB03|Add0~7\ $ (GND))) # (!\PWM1_FB03|var_Dead_Count1\(4) & (!\PWM1_FB03|Add0~7\ & VCC))
-- \PWM1_FB03|Add0~10\ = CARRY((\PWM1_FB03|var_Dead_Count1\(4) & !\PWM1_FB03|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FB03|var_Dead_Count1\(4),
	datad => VCC,
	cin => \PWM1_FB03|Add0~7\,
	combout => \PWM1_FB03|Add0~9_combout\,
	cout => \PWM1_FB03|Add0~10\);

-- Location: LCCOMB_X36_Y20_N0
\PWM1_FB03|Add0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB03|Add0~17_combout\ = (\PWM1_FB03|comp_out~q\ & \PWM1_FB03|Add0~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FB03|comp_out~q\,
	datad => \PWM1_FB03|Add0~9_combout\,
	combout => \PWM1_FB03|Add0~17_combout\);

-- Location: FF_X36_Y20_N1
\PWM1_FB03|var_Dead_Count1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FB03|Add0~17_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FB03|var_Dead_Count1\(4));

-- Location: LCCOMB_X36_Y20_N22
\PWM1_FB03|Add0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB03|Add0~11_combout\ = (\PWM1_FB03|var_Dead_Count1\(5) & (!\PWM1_FB03|Add0~10\)) # (!\PWM1_FB03|var_Dead_Count1\(5) & ((\PWM1_FB03|Add0~10\) # (GND)))
-- \PWM1_FB03|Add0~12\ = CARRY((!\PWM1_FB03|Add0~10\) # (!\PWM1_FB03|var_Dead_Count1\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FB03|var_Dead_Count1\(5),
	datad => VCC,
	cin => \PWM1_FB03|Add0~10\,
	combout => \PWM1_FB03|Add0~11_combout\,
	cout => \PWM1_FB03|Add0~12\);

-- Location: LCCOMB_X36_Y20_N26
\PWM1_FB03|Add0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB03|Add0~13_combout\ = (\PWM1_FB03|comp_out~q\ & \PWM1_FB03|Add0~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FB03|comp_out~q\,
	datac => \PWM1_FB03|Add0~11_combout\,
	combout => \PWM1_FB03|Add0~13_combout\);

-- Location: FF_X36_Y20_N27
\PWM1_FB03|var_Dead_Count1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FB03|Add0~13_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FB03|var_Dead_Count1\(5));

-- Location: LCCOMB_X36_Y20_N24
\PWM1_FB03|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB03|Add0~14_combout\ = \PWM1_FB03|Add0~12\ $ (!\PWM1_FB03|var_Dead_Count1\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \PWM1_FB03|var_Dead_Count1\(6),
	cin => \PWM1_FB03|Add0~12\,
	combout => \PWM1_FB03|Add0~14_combout\);

-- Location: LCCOMB_X36_Y20_N10
\PWM1_FB03|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB03|Add0~16_combout\ = (\PWM1_FB03|comp_out~q\ & \PWM1_FB03|Add0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FB03|comp_out~q\,
	datad => \PWM1_FB03|Add0~14_combout\,
	combout => \PWM1_FB03|Add0~16_combout\);

-- Location: FF_X36_Y20_N11
\PWM1_FB03|var_Dead_Count1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FB03|Add0~16_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FB03|var_Dead_Count1\(6));

-- Location: LCCOMB_X36_Y20_N12
\PWM1_FB03|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB03|Add0~0_combout\ = (\PWM1_FB03|LessThan1~1_combout\ & (\PWM1_FB03|var_Dead_Count1\(0) $ (VCC))) # (!\PWM1_FB03|LessThan1~1_combout\ & (\PWM1_FB03|var_Dead_Count1\(0) & VCC))
-- \PWM1_FB03|Add0~1\ = CARRY((\PWM1_FB03|LessThan1~1_combout\ & \PWM1_FB03|var_Dead_Count1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FB03|LessThan1~1_combout\,
	datab => \PWM1_FB03|var_Dead_Count1\(0),
	datad => VCC,
	combout => \PWM1_FB03|Add0~0_combout\,
	cout => \PWM1_FB03|Add0~1\);

-- Location: LCCOMB_X36_Y20_N28
\PWM1_FB03|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB03|Add0~18_combout\ = (\PWM1_FB03|comp_out~q\ & \PWM1_FB03|Add0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FB03|comp_out~q\,
	datad => \PWM1_FB03|Add0~0_combout\,
	combout => \PWM1_FB03|Add0~18_combout\);

-- Location: FF_X36_Y20_N29
\PWM1_FB03|var_Dead_Count1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FB03|Add0~18_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FB03|var_Dead_Count1\(0));

-- Location: LCCOMB_X37_Y20_N24
\PWM1_FB03|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB03|LessThan1~0_combout\ = (((!\PWM1_FB03|var_Dead_Count1\(1) & !\PWM1_FB03|var_Dead_Count1\(0))) # (!\PWM1_FB03|var_Dead_Count1\(2))) # (!\PWM1_FB03|var_Dead_Count1\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FB03|var_Dead_Count1\(3),
	datab => \PWM1_FB03|var_Dead_Count1\(1),
	datac => \PWM1_FB03|var_Dead_Count1\(2),
	datad => \PWM1_FB03|var_Dead_Count1\(0),
	combout => \PWM1_FB03|LessThan1~0_combout\);

-- Location: LCCOMB_X36_Y20_N4
\PWM1_FB03|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB03|LessThan1~1_combout\ = (!\PWM1_FB03|var_Dead_Count1\(6) & (((!\PWM1_FB03|var_Dead_Count1\(4) & \PWM1_FB03|LessThan1~0_combout\)) # (!\PWM1_FB03|var_Dead_Count1\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FB03|var_Dead_Count1\(6),
	datab => \PWM1_FB03|var_Dead_Count1\(4),
	datac => \PWM1_FB03|var_Dead_Count1\(5),
	datad => \PWM1_FB03|LessThan1~0_combout\,
	combout => \PWM1_FB03|LessThan1~1_combout\);

-- Location: LCCOMB_X35_Y20_N18
\PWM1_FB03|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB03|Equal0~0_combout\ = (\PWM1_FB03|comp_out~q\ & (!\PWM1_FB03|Add0~2_combout\ & (\PWM1_FB03|Add0~0_combout\ & \PWM1_FB03|Add0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FB03|comp_out~q\,
	datab => \PWM1_FB03|Add0~2_combout\,
	datac => \PWM1_FB03|Add0~0_combout\,
	datad => \PWM1_FB03|Add0~4_combout\,
	combout => \PWM1_FB03|Equal0~0_combout\);

-- Location: LCCOMB_X36_Y20_N2
\PWM1_FB03|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB03|Equal0~1_combout\ = (!\PWM1_FB03|Add0~17_combout\ & (!\PWM1_FB03|Add0~16_combout\ & (\PWM1_FB03|Add0~8_combout\ & \PWM1_FB03|Add0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FB03|Add0~17_combout\,
	datab => \PWM1_FB03|Add0~16_combout\,
	datac => \PWM1_FB03|Add0~8_combout\,
	datad => \PWM1_FB03|Add0~13_combout\,
	combout => \PWM1_FB03|Equal0~1_combout\);

-- Location: LCCOMB_X35_Y20_N12
\PWM1_FB03|port_PWM01~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB03|port_PWM01~0_combout\ = (\PWM1_FB03|comp_out~q\ & ((\PWM1_FB03|port_PWM01~q\) # ((\PWM1_FB03|Equal0~0_combout\ & \PWM1_FB03|Equal0~1_combout\)))) # (!\PWM1_FB03|comp_out~q\ & (\PWM1_FB03|Equal0~0_combout\ & ((\PWM1_FB03|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FB03|comp_out~q\,
	datab => \PWM1_FB03|Equal0~0_combout\,
	datac => \PWM1_FB03|port_PWM01~q\,
	datad => \PWM1_FB03|Equal0~1_combout\,
	combout => \PWM1_FB03|port_PWM01~0_combout\);

-- Location: FF_X35_Y20_N13
\PWM1_FB03|port_PWM01\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FB03|port_PWM01~0_combout\,
	clrn => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FB03|port_PWM01~q\);

-- Location: LCCOMB_X26_Y23_N26
\PWM1_FB01|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB01|Add1~20_combout\ = (!\PWM1_FB01|comp_out~q\ & \PWM1_FB01|Add1~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FB01|comp_out~q\,
	datad => \PWM1_FB01|Add1~4_combout\,
	combout => \PWM1_FB01|Add1~20_combout\);

-- Location: FF_X26_Y23_N27
\PWM1_FB01|var_Dead_Count2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FB01|Add1~20_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FB01|var_Dead_Count2\(2));

-- Location: LCCOMB_X27_Y23_N6
\PWM1_FB01|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB01|Add1~4_combout\ = (\PWM1_FB01|var_Dead_Count2\(2) & (\PWM1_FB01|Add1~3\ $ (GND))) # (!\PWM1_FB01|var_Dead_Count2\(2) & (!\PWM1_FB01|Add1~3\ & VCC))
-- \PWM1_FB01|Add1~5\ = CARRY((\PWM1_FB01|var_Dead_Count2\(2) & !\PWM1_FB01|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FB01|var_Dead_Count2\(2),
	datad => VCC,
	cin => \PWM1_FB01|Add1~3\,
	combout => \PWM1_FB01|Add1~4_combout\,
	cout => \PWM1_FB01|Add1~5\);

-- Location: LCCOMB_X27_Y23_N8
\PWM1_FB01|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB01|Add1~6_combout\ = (\PWM1_FB01|var_Dead_Count2\(3) & (!\PWM1_FB01|Add1~5\)) # (!\PWM1_FB01|var_Dead_Count2\(3) & ((\PWM1_FB01|Add1~5\) # (GND)))
-- \PWM1_FB01|Add1~7\ = CARRY((!\PWM1_FB01|Add1~5\) # (!\PWM1_FB01|var_Dead_Count2\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FB01|var_Dead_Count2\(3),
	datad => VCC,
	cin => \PWM1_FB01|Add1~5\,
	combout => \PWM1_FB01|Add1~6_combout\,
	cout => \PWM1_FB01|Add1~7\);

-- Location: LCCOMB_X27_Y23_N18
\PWM1_FB01|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB01|Add1~8_combout\ = (!\PWM1_FB01|comp_out~q\ & \PWM1_FB01|Add1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FB01|comp_out~q\,
	datac => \PWM1_FB01|Add1~6_combout\,
	combout => \PWM1_FB01|Add1~8_combout\);

-- Location: FF_X27_Y23_N19
\PWM1_FB01|var_Dead_Count2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FB01|Add1~8_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FB01|var_Dead_Count2\(3));

-- Location: LCCOMB_X27_Y23_N10
\PWM1_FB01|Add1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB01|Add1~9_combout\ = (\PWM1_FB01|var_Dead_Count2\(4) & (\PWM1_FB01|Add1~7\ $ (GND))) # (!\PWM1_FB01|var_Dead_Count2\(4) & (!\PWM1_FB01|Add1~7\ & VCC))
-- \PWM1_FB01|Add1~10\ = CARRY((\PWM1_FB01|var_Dead_Count2\(4) & !\PWM1_FB01|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FB01|var_Dead_Count2\(4),
	datad => VCC,
	cin => \PWM1_FB01|Add1~7\,
	combout => \PWM1_FB01|Add1~9_combout\,
	cout => \PWM1_FB01|Add1~10\);

-- Location: LCCOMB_X27_Y23_N22
\PWM1_FB01|Add1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB01|Add1~17_combout\ = (!\PWM1_FB01|comp_out~q\ & \PWM1_FB01|Add1~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FB01|comp_out~q\,
	datad => \PWM1_FB01|Add1~9_combout\,
	combout => \PWM1_FB01|Add1~17_combout\);

-- Location: FF_X27_Y23_N23
\PWM1_FB01|var_Dead_Count2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FB01|Add1~17_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FB01|var_Dead_Count2\(4));

-- Location: LCCOMB_X27_Y23_N2
\PWM1_FB01|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB01|Add1~0_combout\ = (\PWM1_FB01|LessThan2~1_combout\ & (\PWM1_FB01|var_Dead_Count2\(0) $ (VCC))) # (!\PWM1_FB01|LessThan2~1_combout\ & (\PWM1_FB01|var_Dead_Count2\(0) & VCC))
-- \PWM1_FB01|Add1~1\ = CARRY((\PWM1_FB01|LessThan2~1_combout\ & \PWM1_FB01|var_Dead_Count2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FB01|LessThan2~1_combout\,
	datab => \PWM1_FB01|var_Dead_Count2\(0),
	datad => VCC,
	combout => \PWM1_FB01|Add1~0_combout\,
	cout => \PWM1_FB01|Add1~1\);

-- Location: LCCOMB_X26_Y23_N28
\PWM1_FB01|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB01|Add1~18_combout\ = (\PWM1_FB01|Add1~0_combout\ & !\PWM1_FB01|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FB01|Add1~0_combout\,
	datac => \PWM1_FB01|comp_out~q\,
	combout => \PWM1_FB01|Add1~18_combout\);

-- Location: FF_X26_Y23_N29
\PWM1_FB01|var_Dead_Count2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FB01|Add1~18_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FB01|var_Dead_Count2\(0));

-- Location: LCCOMB_X27_Y23_N0
\PWM1_FB01|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB01|LessThan2~0_combout\ = (((!\PWM1_FB01|var_Dead_Count2\(1) & !\PWM1_FB01|var_Dead_Count2\(0))) # (!\PWM1_FB01|var_Dead_Count2\(2))) # (!\PWM1_FB01|var_Dead_Count2\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FB01|var_Dead_Count2\(3),
	datab => \PWM1_FB01|var_Dead_Count2\(1),
	datac => \PWM1_FB01|var_Dead_Count2\(2),
	datad => \PWM1_FB01|var_Dead_Count2\(0),
	combout => \PWM1_FB01|LessThan2~0_combout\);

-- Location: LCCOMB_X27_Y23_N12
\PWM1_FB01|Add1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB01|Add1~11_combout\ = (\PWM1_FB01|var_Dead_Count2\(5) & (!\PWM1_FB01|Add1~10\)) # (!\PWM1_FB01|var_Dead_Count2\(5) & ((\PWM1_FB01|Add1~10\) # (GND)))
-- \PWM1_FB01|Add1~12\ = CARRY((!\PWM1_FB01|Add1~10\) # (!\PWM1_FB01|var_Dead_Count2\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FB01|var_Dead_Count2\(5),
	datad => VCC,
	cin => \PWM1_FB01|Add1~10\,
	combout => \PWM1_FB01|Add1~11_combout\,
	cout => \PWM1_FB01|Add1~12\);

-- Location: LCCOMB_X27_Y23_N16
\PWM1_FB01|Add1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB01|Add1~13_combout\ = (!\PWM1_FB01|comp_out~q\ & \PWM1_FB01|Add1~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FB01|comp_out~q\,
	datad => \PWM1_FB01|Add1~11_combout\,
	combout => \PWM1_FB01|Add1~13_combout\);

-- Location: FF_X27_Y23_N17
\PWM1_FB01|var_Dead_Count2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FB01|Add1~13_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FB01|var_Dead_Count2\(5));

-- Location: LCCOMB_X27_Y23_N14
\PWM1_FB01|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB01|Add1~14_combout\ = \PWM1_FB01|var_Dead_Count2\(6) $ (!\PWM1_FB01|Add1~12\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FB01|var_Dead_Count2\(6),
	cin => \PWM1_FB01|Add1~12\,
	combout => \PWM1_FB01|Add1~14_combout\);

-- Location: LCCOMB_X27_Y23_N26
\PWM1_FB01|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB01|Add1~16_combout\ = (!\PWM1_FB01|comp_out~q\ & \PWM1_FB01|Add1~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FB01|comp_out~q\,
	datac => \PWM1_FB01|Add1~14_combout\,
	combout => \PWM1_FB01|Add1~16_combout\);

-- Location: FF_X27_Y23_N27
\PWM1_FB01|var_Dead_Count2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FB01|Add1~16_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FB01|var_Dead_Count2\(6));

-- Location: LCCOMB_X27_Y23_N20
\PWM1_FB01|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB01|LessThan2~1_combout\ = (!\PWM1_FB01|var_Dead_Count2\(6) & (((!\PWM1_FB01|var_Dead_Count2\(4) & \PWM1_FB01|LessThan2~0_combout\)) # (!\PWM1_FB01|var_Dead_Count2\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FB01|var_Dead_Count2\(4),
	datab => \PWM1_FB01|LessThan2~0_combout\,
	datac => \PWM1_FB01|var_Dead_Count2\(6),
	datad => \PWM1_FB01|var_Dead_Count2\(5),
	combout => \PWM1_FB01|LessThan2~1_combout\);

-- Location: LCCOMB_X27_Y23_N4
\PWM1_FB01|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB01|Add1~2_combout\ = (\PWM1_FB01|var_Dead_Count2\(1) & (!\PWM1_FB01|Add1~1\)) # (!\PWM1_FB01|var_Dead_Count2\(1) & ((\PWM1_FB01|Add1~1\) # (GND)))
-- \PWM1_FB01|Add1~3\ = CARRY((!\PWM1_FB01|Add1~1\) # (!\PWM1_FB01|var_Dead_Count2\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FB01|var_Dead_Count2\(1),
	datad => VCC,
	cin => \PWM1_FB01|Add1~1\,
	combout => \PWM1_FB01|Add1~2_combout\,
	cout => \PWM1_FB01|Add1~3\);

-- Location: LCCOMB_X27_Y23_N28
\PWM1_FB01|Add1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB01|Add1~19_combout\ = (!\PWM1_FB01|comp_out~q\ & \PWM1_FB01|Add1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FB01|comp_out~q\,
	datac => \PWM1_FB01|Add1~2_combout\,
	combout => \PWM1_FB01|Add1~19_combout\);

-- Location: FF_X27_Y23_N29
\PWM1_FB01|var_Dead_Count2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FB01|Add1~19_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FB01|var_Dead_Count2\(1));

-- Location: LCCOMB_X26_Y23_N24
\PWM1_FB01|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB01|Equal1~0_combout\ = (\PWM1_FB01|Add1~4_combout\ & (!\PWM1_FB01|comp_out~q\ & (\PWM1_FB01|Add1~0_combout\ & !\PWM1_FB01|Add1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FB01|Add1~4_combout\,
	datab => \PWM1_FB01|comp_out~q\,
	datac => \PWM1_FB01|Add1~0_combout\,
	datad => \PWM1_FB01|Add1~2_combout\,
	combout => \PWM1_FB01|Equal1~0_combout\);

-- Location: LCCOMB_X27_Y23_N30
\PWM1_FB01|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB01|Equal1~1_combout\ = (!\PWM1_FB01|Add1~17_combout\ & (\PWM1_FB01|Add1~8_combout\ & (\PWM1_FB01|Add1~13_combout\ & !\PWM1_FB01|Add1~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FB01|Add1~17_combout\,
	datab => \PWM1_FB01|Add1~8_combout\,
	datac => \PWM1_FB01|Add1~13_combout\,
	datad => \PWM1_FB01|Add1~16_combout\,
	combout => \PWM1_FB01|Equal1~1_combout\);

-- Location: LCCOMB_X27_Y23_N24
\PWM1_FB01|port_PWM02~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB01|port_PWM02~0_combout\ = (\PWM1_FB01|comp_out~q\ & (\PWM1_FB01|Equal1~0_combout\ & ((\PWM1_FB01|Equal1~1_combout\)))) # (!\PWM1_FB01|comp_out~q\ & ((\PWM1_FB01|port_PWM02~q\) # ((\PWM1_FB01|Equal1~0_combout\ & \PWM1_FB01|Equal1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FB01|comp_out~q\,
	datab => \PWM1_FB01|Equal1~0_combout\,
	datac => \PWM1_FB01|port_PWM02~q\,
	datad => \PWM1_FB01|Equal1~1_combout\,
	combout => \PWM1_FB01|port_PWM02~0_combout\);

-- Location: FF_X27_Y23_N25
\PWM1_FB01|port_PWM02\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FB01|port_PWM02~0_combout\,
	clrn => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FB01|port_PWM02~q\);

-- Location: LCCOMB_X30_Y23_N30
\PWM1_FB02|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB02|Add1~18_combout\ = (!\PWM1_FB02|comp_out~q\ & \PWM1_FB02|Add1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FB02|comp_out~q\,
	datac => \PWM1_FB02|Add1~0_combout\,
	combout => \PWM1_FB02|Add1~18_combout\);

-- Location: FF_X30_Y23_N31
\PWM1_FB02|var_Dead_Count2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FB02|Add1~18_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FB02|var_Dead_Count2\(0));

-- Location: LCCOMB_X34_Y23_N12
\PWM1_FB02|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB02|Add1~0_combout\ = (\PWM1_FB02|var_Dead_Count2\(0) & (\PWM1_FB02|LessThan2~1_combout\ $ (VCC))) # (!\PWM1_FB02|var_Dead_Count2\(0) & (\PWM1_FB02|LessThan2~1_combout\ & VCC))
-- \PWM1_FB02|Add1~1\ = CARRY((\PWM1_FB02|var_Dead_Count2\(0) & \PWM1_FB02|LessThan2~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FB02|var_Dead_Count2\(0),
	datab => \PWM1_FB02|LessThan2~1_combout\,
	datad => VCC,
	combout => \PWM1_FB02|Add1~0_combout\,
	cout => \PWM1_FB02|Add1~1\);

-- Location: LCCOMB_X34_Y23_N14
\PWM1_FB02|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB02|Add1~2_combout\ = (\PWM1_FB02|var_Dead_Count2\(1) & (!\PWM1_FB02|Add1~1\)) # (!\PWM1_FB02|var_Dead_Count2\(1) & ((\PWM1_FB02|Add1~1\) # (GND)))
-- \PWM1_FB02|Add1~3\ = CARRY((!\PWM1_FB02|Add1~1\) # (!\PWM1_FB02|var_Dead_Count2\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FB02|var_Dead_Count2\(1),
	datad => VCC,
	cin => \PWM1_FB02|Add1~1\,
	combout => \PWM1_FB02|Add1~2_combout\,
	cout => \PWM1_FB02|Add1~3\);

-- Location: LCCOMB_X34_Y23_N6
\PWM1_FB02|Add1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB02|Add1~19_combout\ = (!\PWM1_FB02|comp_out~q\ & \PWM1_FB02|Add1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FB02|comp_out~q\,
	datad => \PWM1_FB02|Add1~2_combout\,
	combout => \PWM1_FB02|Add1~19_combout\);

-- Location: FF_X34_Y23_N7
\PWM1_FB02|var_Dead_Count2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FB02|Add1~19_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FB02|var_Dead_Count2\(1));

-- Location: LCCOMB_X34_Y23_N16
\PWM1_FB02|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB02|Add1~4_combout\ = (\PWM1_FB02|var_Dead_Count2\(2) & (\PWM1_FB02|Add1~3\ $ (GND))) # (!\PWM1_FB02|var_Dead_Count2\(2) & (!\PWM1_FB02|Add1~3\ & VCC))
-- \PWM1_FB02|Add1~5\ = CARRY((\PWM1_FB02|var_Dead_Count2\(2) & !\PWM1_FB02|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FB02|var_Dead_Count2\(2),
	datad => VCC,
	cin => \PWM1_FB02|Add1~3\,
	combout => \PWM1_FB02|Add1~4_combout\,
	cout => \PWM1_FB02|Add1~5\);

-- Location: LCCOMB_X30_Y23_N28
\PWM1_FB02|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB02|Add1~20_combout\ = (!\PWM1_FB02|comp_out~q\ & \PWM1_FB02|Add1~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FB02|comp_out~q\,
	datac => \PWM1_FB02|Add1~4_combout\,
	combout => \PWM1_FB02|Add1~20_combout\);

-- Location: FF_X30_Y23_N29
\PWM1_FB02|var_Dead_Count2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FB02|Add1~20_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FB02|var_Dead_Count2\(2));

-- Location: LCCOMB_X34_Y23_N18
\PWM1_FB02|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB02|Add1~6_combout\ = (\PWM1_FB02|var_Dead_Count2\(3) & (!\PWM1_FB02|Add1~5\)) # (!\PWM1_FB02|var_Dead_Count2\(3) & ((\PWM1_FB02|Add1~5\) # (GND)))
-- \PWM1_FB02|Add1~7\ = CARRY((!\PWM1_FB02|Add1~5\) # (!\PWM1_FB02|var_Dead_Count2\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FB02|var_Dead_Count2\(3),
	datad => VCC,
	cin => \PWM1_FB02|Add1~5\,
	combout => \PWM1_FB02|Add1~6_combout\,
	cout => \PWM1_FB02|Add1~7\);

-- Location: LCCOMB_X34_Y23_N8
\PWM1_FB02|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB02|Add1~8_combout\ = (!\PWM1_FB02|comp_out~q\ & \PWM1_FB02|Add1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FB02|comp_out~q\,
	datad => \PWM1_FB02|Add1~6_combout\,
	combout => \PWM1_FB02|Add1~8_combout\);

-- Location: FF_X34_Y23_N9
\PWM1_FB02|var_Dead_Count2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FB02|Add1~8_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FB02|var_Dead_Count2\(3));

-- Location: LCCOMB_X34_Y23_N20
\PWM1_FB02|Add1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB02|Add1~9_combout\ = (\PWM1_FB02|var_Dead_Count2\(4) & (\PWM1_FB02|Add1~7\ $ (GND))) # (!\PWM1_FB02|var_Dead_Count2\(4) & (!\PWM1_FB02|Add1~7\ & VCC))
-- \PWM1_FB02|Add1~10\ = CARRY((\PWM1_FB02|var_Dead_Count2\(4) & !\PWM1_FB02|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FB02|var_Dead_Count2\(4),
	datad => VCC,
	cin => \PWM1_FB02|Add1~7\,
	combout => \PWM1_FB02|Add1~9_combout\,
	cout => \PWM1_FB02|Add1~10\);

-- Location: LCCOMB_X34_Y23_N0
\PWM1_FB02|Add1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB02|Add1~17_combout\ = (!\PWM1_FB02|comp_out~q\ & \PWM1_FB02|Add1~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FB02|comp_out~q\,
	datad => \PWM1_FB02|Add1~9_combout\,
	combout => \PWM1_FB02|Add1~17_combout\);

-- Location: FF_X34_Y23_N1
\PWM1_FB02|var_Dead_Count2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FB02|Add1~17_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FB02|var_Dead_Count2\(4));

-- Location: LCCOMB_X34_Y23_N22
\PWM1_FB02|Add1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB02|Add1~11_combout\ = (\PWM1_FB02|var_Dead_Count2\(5) & (!\PWM1_FB02|Add1~10\)) # (!\PWM1_FB02|var_Dead_Count2\(5) & ((\PWM1_FB02|Add1~10\) # (GND)))
-- \PWM1_FB02|Add1~12\ = CARRY((!\PWM1_FB02|Add1~10\) # (!\PWM1_FB02|var_Dead_Count2\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FB02|var_Dead_Count2\(5),
	datad => VCC,
	cin => \PWM1_FB02|Add1~10\,
	combout => \PWM1_FB02|Add1~11_combout\,
	cout => \PWM1_FB02|Add1~12\);

-- Location: LCCOMB_X34_Y23_N10
\PWM1_FB02|Add1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB02|Add1~13_combout\ = (\PWM1_FB02|Add1~11_combout\ & !\PWM1_FB02|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FB02|Add1~11_combout\,
	datad => \PWM1_FB02|comp_out~q\,
	combout => \PWM1_FB02|Add1~13_combout\);

-- Location: FF_X34_Y23_N11
\PWM1_FB02|var_Dead_Count2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FB02|Add1~13_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FB02|var_Dead_Count2\(5));

-- Location: LCCOMB_X34_Y23_N24
\PWM1_FB02|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB02|Add1~14_combout\ = \PWM1_FB02|var_Dead_Count2\(6) $ (!\PWM1_FB02|Add1~12\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FB02|var_Dead_Count2\(6),
	cin => \PWM1_FB02|Add1~12\,
	combout => \PWM1_FB02|Add1~14_combout\);

-- Location: LCCOMB_X34_Y23_N26
\PWM1_FB02|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB02|Add1~16_combout\ = (!\PWM1_FB02|comp_out~q\ & \PWM1_FB02|Add1~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FB02|comp_out~q\,
	datad => \PWM1_FB02|Add1~14_combout\,
	combout => \PWM1_FB02|Add1~16_combout\);

-- Location: FF_X34_Y23_N27
\PWM1_FB02|var_Dead_Count2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FB02|Add1~16_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FB02|var_Dead_Count2\(6));

-- Location: LCCOMB_X34_Y23_N30
\PWM1_FB02|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB02|LessThan2~0_combout\ = (((!\PWM1_FB02|var_Dead_Count2\(1) & !\PWM1_FB02|var_Dead_Count2\(0))) # (!\PWM1_FB02|var_Dead_Count2\(2))) # (!\PWM1_FB02|var_Dead_Count2\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FB02|var_Dead_Count2\(1),
	datab => \PWM1_FB02|var_Dead_Count2\(3),
	datac => \PWM1_FB02|var_Dead_Count2\(2),
	datad => \PWM1_FB02|var_Dead_Count2\(0),
	combout => \PWM1_FB02|LessThan2~0_combout\);

-- Location: LCCOMB_X34_Y23_N28
\PWM1_FB02|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB02|LessThan2~1_combout\ = (!\PWM1_FB02|var_Dead_Count2\(6) & (((\PWM1_FB02|LessThan2~0_combout\ & !\PWM1_FB02|var_Dead_Count2\(4))) # (!\PWM1_FB02|var_Dead_Count2\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FB02|var_Dead_Count2\(6),
	datab => \PWM1_FB02|var_Dead_Count2\(5),
	datac => \PWM1_FB02|LessThan2~0_combout\,
	datad => \PWM1_FB02|var_Dead_Count2\(4),
	combout => \PWM1_FB02|LessThan2~1_combout\);

-- Location: LCCOMB_X30_Y23_N0
\PWM1_FB02|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB02|Equal1~0_combout\ = (\PWM1_FB02|Add1~0_combout\ & (!\PWM1_FB02|comp_out~q\ & (\PWM1_FB02|Add1~4_combout\ & !\PWM1_FB02|Add1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FB02|Add1~0_combout\,
	datab => \PWM1_FB02|comp_out~q\,
	datac => \PWM1_FB02|Add1~4_combout\,
	datad => \PWM1_FB02|Add1~2_combout\,
	combout => \PWM1_FB02|Equal1~0_combout\);

-- Location: LCCOMB_X34_Y23_N2
\PWM1_FB02|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB02|Equal1~1_combout\ = (\PWM1_FB02|Add1~13_combout\ & (!\PWM1_FB02|Add1~16_combout\ & (!\PWM1_FB02|Add1~17_combout\ & \PWM1_FB02|Add1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FB02|Add1~13_combout\,
	datab => \PWM1_FB02|Add1~16_combout\,
	datac => \PWM1_FB02|Add1~17_combout\,
	datad => \PWM1_FB02|Add1~8_combout\,
	combout => \PWM1_FB02|Equal1~1_combout\);

-- Location: LCCOMB_X34_Y23_N4
\PWM1_FB02|port_PWM02~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB02|port_PWM02~0_combout\ = (\PWM1_FB02|Equal1~0_combout\ & ((\PWM1_FB02|Equal1~1_combout\) # ((\PWM1_FB02|port_PWM02~q\ & !\PWM1_FB02|comp_out~q\)))) # (!\PWM1_FB02|Equal1~0_combout\ & (((\PWM1_FB02|port_PWM02~q\ & !\PWM1_FB02|comp_out~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FB02|Equal1~0_combout\,
	datab => \PWM1_FB02|Equal1~1_combout\,
	datac => \PWM1_FB02|port_PWM02~q\,
	datad => \PWM1_FB02|comp_out~q\,
	combout => \PWM1_FB02|port_PWM02~0_combout\);

-- Location: FF_X34_Y23_N5
\PWM1_FB02|port_PWM02\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FB02|port_PWM02~0_combout\,
	clrn => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FB02|port_PWM02~q\);

-- Location: FF_X29_Y20_N27
\PWM1_FB03|var_Dead_Count2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FB03|Add1~16_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FB03|var_Dead_Count2\(6));

-- Location: LCCOMB_X29_Y20_N22
\PWM1_FB03|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB03|LessThan2~0_combout\ = (((!\PWM1_FB03|var_Dead_Count2\(0) & !\PWM1_FB03|var_Dead_Count2\(1))) # (!\PWM1_FB03|var_Dead_Count2\(2))) # (!\PWM1_FB03|var_Dead_Count2\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FB03|var_Dead_Count2\(0),
	datab => \PWM1_FB03|var_Dead_Count2\(3),
	datac => \PWM1_FB03|var_Dead_Count2\(2),
	datad => \PWM1_FB03|var_Dead_Count2\(1),
	combout => \PWM1_FB03|LessThan2~0_combout\);

-- Location: LCCOMB_X29_Y20_N28
\PWM1_FB03|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB03|LessThan2~1_combout\ = (!\PWM1_FB03|var_Dead_Count2\(6) & (((\PWM1_FB03|LessThan2~0_combout\ & !\PWM1_FB03|var_Dead_Count2\(4))) # (!\PWM1_FB03|var_Dead_Count2\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FB03|LessThan2~0_combout\,
	datab => \PWM1_FB03|var_Dead_Count2\(6),
	datac => \PWM1_FB03|var_Dead_Count2\(5),
	datad => \PWM1_FB03|var_Dead_Count2\(4),
	combout => \PWM1_FB03|LessThan2~1_combout\);

-- Location: LCCOMB_X29_Y20_N8
\PWM1_FB03|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB03|Add1~0_combout\ = (\PWM1_FB03|var_Dead_Count2\(0) & (\PWM1_FB03|LessThan2~1_combout\ $ (VCC))) # (!\PWM1_FB03|var_Dead_Count2\(0) & (\PWM1_FB03|LessThan2~1_combout\ & VCC))
-- \PWM1_FB03|Add1~1\ = CARRY((\PWM1_FB03|var_Dead_Count2\(0) & \PWM1_FB03|LessThan2~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FB03|var_Dead_Count2\(0),
	datab => \PWM1_FB03|LessThan2~1_combout\,
	datad => VCC,
	combout => \PWM1_FB03|Add1~0_combout\,
	cout => \PWM1_FB03|Add1~1\);

-- Location: LCCOMB_X28_Y20_N2
\PWM1_FB03|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB03|Add1~18_combout\ = (\PWM1_FB03|Add1~0_combout\ & !\PWM1_FB03|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FB03|Add1~0_combout\,
	datad => \PWM1_FB03|comp_out~q\,
	combout => \PWM1_FB03|Add1~18_combout\);

-- Location: FF_X28_Y20_N3
\PWM1_FB03|var_Dead_Count2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FB03|Add1~18_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FB03|var_Dead_Count2\(0));

-- Location: LCCOMB_X29_Y20_N10
\PWM1_FB03|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB03|Add1~2_combout\ = (\PWM1_FB03|var_Dead_Count2\(1) & (!\PWM1_FB03|Add1~1\)) # (!\PWM1_FB03|var_Dead_Count2\(1) & ((\PWM1_FB03|Add1~1\) # (GND)))
-- \PWM1_FB03|Add1~3\ = CARRY((!\PWM1_FB03|Add1~1\) # (!\PWM1_FB03|var_Dead_Count2\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FB03|var_Dead_Count2\(1),
	datad => VCC,
	cin => \PWM1_FB03|Add1~1\,
	combout => \PWM1_FB03|Add1~2_combout\,
	cout => \PWM1_FB03|Add1~3\);

-- Location: LCCOMB_X29_Y20_N6
\PWM1_FB03|Add1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB03|Add1~19_combout\ = (\PWM1_FB03|Add1~2_combout\ & !\PWM1_FB03|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FB03|Add1~2_combout\,
	datac => \PWM1_FB03|comp_out~q\,
	combout => \PWM1_FB03|Add1~19_combout\);

-- Location: FF_X29_Y20_N7
\PWM1_FB03|var_Dead_Count2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FB03|Add1~19_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FB03|var_Dead_Count2\(1));

-- Location: LCCOMB_X29_Y20_N12
\PWM1_FB03|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB03|Add1~4_combout\ = (\PWM1_FB03|var_Dead_Count2\(2) & (\PWM1_FB03|Add1~3\ $ (GND))) # (!\PWM1_FB03|var_Dead_Count2\(2) & (!\PWM1_FB03|Add1~3\ & VCC))
-- \PWM1_FB03|Add1~5\ = CARRY((\PWM1_FB03|var_Dead_Count2\(2) & !\PWM1_FB03|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FB03|var_Dead_Count2\(2),
	datad => VCC,
	cin => \PWM1_FB03|Add1~3\,
	combout => \PWM1_FB03|Add1~4_combout\,
	cout => \PWM1_FB03|Add1~5\);

-- Location: LCCOMB_X28_Y20_N4
\PWM1_FB03|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB03|Add1~20_combout\ = (\PWM1_FB03|Add1~4_combout\ & !\PWM1_FB03|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FB03|Add1~4_combout\,
	datad => \PWM1_FB03|comp_out~q\,
	combout => \PWM1_FB03|Add1~20_combout\);

-- Location: FF_X28_Y20_N5
\PWM1_FB03|var_Dead_Count2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FB03|Add1~20_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FB03|var_Dead_Count2\(2));

-- Location: LCCOMB_X29_Y20_N14
\PWM1_FB03|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB03|Add1~6_combout\ = (\PWM1_FB03|var_Dead_Count2\(3) & (!\PWM1_FB03|Add1~5\)) # (!\PWM1_FB03|var_Dead_Count2\(3) & ((\PWM1_FB03|Add1~5\) # (GND)))
-- \PWM1_FB03|Add1~7\ = CARRY((!\PWM1_FB03|Add1~5\) # (!\PWM1_FB03|var_Dead_Count2\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FB03|var_Dead_Count2\(3),
	datad => VCC,
	cin => \PWM1_FB03|Add1~5\,
	combout => \PWM1_FB03|Add1~6_combout\,
	cout => \PWM1_FB03|Add1~7\);

-- Location: LCCOMB_X29_Y20_N0
\PWM1_FB03|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB03|Add1~8_combout\ = (!\PWM1_FB03|comp_out~q\ & \PWM1_FB03|Add1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FB03|comp_out~q\,
	datac => \PWM1_FB03|Add1~6_combout\,
	combout => \PWM1_FB03|Add1~8_combout\);

-- Location: FF_X29_Y20_N1
\PWM1_FB03|var_Dead_Count2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FB03|Add1~8_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FB03|var_Dead_Count2\(3));

-- Location: LCCOMB_X29_Y20_N16
\PWM1_FB03|Add1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB03|Add1~9_combout\ = (\PWM1_FB03|var_Dead_Count2\(4) & (\PWM1_FB03|Add1~7\ $ (GND))) # (!\PWM1_FB03|var_Dead_Count2\(4) & (!\PWM1_FB03|Add1~7\ & VCC))
-- \PWM1_FB03|Add1~10\ = CARRY((\PWM1_FB03|var_Dead_Count2\(4) & !\PWM1_FB03|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FB03|var_Dead_Count2\(4),
	datad => VCC,
	cin => \PWM1_FB03|Add1~7\,
	combout => \PWM1_FB03|Add1~9_combout\,
	cout => \PWM1_FB03|Add1~10\);

-- Location: LCCOMB_X29_Y20_N2
\PWM1_FB03|Add1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB03|Add1~17_combout\ = (!\PWM1_FB03|comp_out~q\ & \PWM1_FB03|Add1~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FB03|comp_out~q\,
	datad => \PWM1_FB03|Add1~9_combout\,
	combout => \PWM1_FB03|Add1~17_combout\);

-- Location: FF_X29_Y20_N3
\PWM1_FB03|var_Dead_Count2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FB03|Add1~17_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FB03|var_Dead_Count2\(4));

-- Location: LCCOMB_X29_Y20_N18
\PWM1_FB03|Add1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB03|Add1~11_combout\ = (\PWM1_FB03|var_Dead_Count2\(5) & (!\PWM1_FB03|Add1~10\)) # (!\PWM1_FB03|var_Dead_Count2\(5) & ((\PWM1_FB03|Add1~10\) # (GND)))
-- \PWM1_FB03|Add1~12\ = CARRY((!\PWM1_FB03|Add1~10\) # (!\PWM1_FB03|var_Dead_Count2\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FB03|var_Dead_Count2\(5),
	datad => VCC,
	cin => \PWM1_FB03|Add1~10\,
	combout => \PWM1_FB03|Add1~11_combout\,
	cout => \PWM1_FB03|Add1~12\);

-- Location: LCCOMB_X29_Y20_N24
\PWM1_FB03|Add1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB03|Add1~13_combout\ = (!\PWM1_FB03|comp_out~q\ & \PWM1_FB03|Add1~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FB03|comp_out~q\,
	datad => \PWM1_FB03|Add1~11_combout\,
	combout => \PWM1_FB03|Add1~13_combout\);

-- Location: FF_X29_Y20_N25
\PWM1_FB03|var_Dead_Count2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FB03|Add1~13_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FB03|var_Dead_Count2\(5));

-- Location: LCCOMB_X29_Y20_N20
\PWM1_FB03|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB03|Add1~14_combout\ = \PWM1_FB03|Add1~12\ $ (!\PWM1_FB03|var_Dead_Count2\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \PWM1_FB03|var_Dead_Count2\(6),
	cin => \PWM1_FB03|Add1~12\,
	combout => \PWM1_FB03|Add1~14_combout\);

-- Location: LCCOMB_X29_Y20_N26
\PWM1_FB03|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB03|Add1~16_combout\ = (!\PWM1_FB03|comp_out~q\ & \PWM1_FB03|Add1~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FB03|comp_out~q\,
	datad => \PWM1_FB03|Add1~14_combout\,
	combout => \PWM1_FB03|Add1~16_combout\);

-- Location: LCCOMB_X29_Y20_N30
\PWM1_FB03|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB03|Equal1~1_combout\ = (!\PWM1_FB03|Add1~16_combout\ & (\PWM1_FB03|Add1~13_combout\ & (!\PWM1_FB03|Add1~17_combout\ & \PWM1_FB03|Add1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FB03|Add1~16_combout\,
	datab => \PWM1_FB03|Add1~13_combout\,
	datac => \PWM1_FB03|Add1~17_combout\,
	datad => \PWM1_FB03|Add1~8_combout\,
	combout => \PWM1_FB03|Equal1~1_combout\);

-- Location: LCCOMB_X28_Y20_N28
\PWM1_FB03|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB03|Equal1~0_combout\ = (\PWM1_FB03|Add1~4_combout\ & (\PWM1_FB03|Add1~0_combout\ & (!\PWM1_FB03|Add1~2_combout\ & !\PWM1_FB03|comp_out~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FB03|Add1~4_combout\,
	datab => \PWM1_FB03|Add1~0_combout\,
	datac => \PWM1_FB03|Add1~2_combout\,
	datad => \PWM1_FB03|comp_out~q\,
	combout => \PWM1_FB03|Equal1~0_combout\);

-- Location: LCCOMB_X29_Y20_N4
\PWM1_FB03|port_PWM02~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FB03|port_PWM02~0_combout\ = (\PWM1_FB03|Equal1~1_combout\ & ((\PWM1_FB03|Equal1~0_combout\) # ((!\PWM1_FB03|comp_out~q\ & \PWM1_FB03|port_PWM02~q\)))) # (!\PWM1_FB03|Equal1~1_combout\ & (!\PWM1_FB03|comp_out~q\ & (\PWM1_FB03|port_PWM02~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FB03|Equal1~1_combout\,
	datab => \PWM1_FB03|comp_out~q\,
	datac => \PWM1_FB03|port_PWM02~q\,
	datad => \PWM1_FB03|Equal1~0_combout\,
	combout => \PWM1_FB03|port_PWM02~0_combout\);

-- Location: FF_X29_Y20_N5
\PWM1_FB03|port_PWM02\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FB03|port_PWM02~0_combout\,
	clrn => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FB03|port_PWM02~q\);

-- Location: FF_X20_Y22_N31
\PWM2_FB01|var_Dead_Count2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FB01|Add1~8_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FB01|var_Dead_Count2\(3));

-- Location: LCCOMB_X20_Y22_N6
\PWM2_FB01|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB01|Add1~6_combout\ = (\PWM2_FB01|var_Dead_Count2\(3) & (!\PWM2_FB01|Add1~5\)) # (!\PWM2_FB01|var_Dead_Count2\(3) & ((\PWM2_FB01|Add1~5\) # (GND)))
-- \PWM2_FB01|Add1~7\ = CARRY((!\PWM2_FB01|Add1~5\) # (!\PWM2_FB01|var_Dead_Count2\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB01|var_Dead_Count2\(3),
	datad => VCC,
	cin => \PWM2_FB01|Add1~5\,
	combout => \PWM2_FB01|Add1~6_combout\,
	cout => \PWM2_FB01|Add1~7\);

-- Location: LCCOMB_X20_Y22_N8
\PWM2_FB01|Add1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB01|Add1~9_combout\ = (\PWM2_FB01|var_Dead_Count2\(4) & (\PWM2_FB01|Add1~7\ $ (GND))) # (!\PWM2_FB01|var_Dead_Count2\(4) & (!\PWM2_FB01|Add1~7\ & VCC))
-- \PWM2_FB01|Add1~10\ = CARRY((\PWM2_FB01|var_Dead_Count2\(4) & !\PWM2_FB01|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB01|var_Dead_Count2\(4),
	datad => VCC,
	cin => \PWM2_FB01|Add1~7\,
	combout => \PWM2_FB01|Add1~9_combout\,
	cout => \PWM2_FB01|Add1~10\);

-- Location: LCCOMB_X21_Y22_N4
\PWM2_FB01|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB01|LessThan0~1_cout\ = CARRY((\ucr6|c_int\(0) & \PWM2_FB03|comp_int\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr6|c_int\(0),
	datab => \PWM2_FB03|comp_int\(0),
	datad => VCC,
	cout => \PWM2_FB01|LessThan0~1_cout\);

-- Location: LCCOMB_X21_Y22_N6
\PWM2_FB01|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB01|LessThan0~3_cout\ = CARRY((\PWM2_FB03|comp_int\(1) & (!\ucr2|c_int\(1) & !\PWM2_FB01|LessThan0~1_cout\)) # (!\PWM2_FB03|comp_int\(1) & ((!\PWM2_FB01|LessThan0~1_cout\) # (!\ucr2|c_int\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB03|comp_int\(1),
	datab => \ucr2|c_int\(1),
	datad => VCC,
	cin => \PWM2_FB01|LessThan0~1_cout\,
	cout => \PWM2_FB01|LessThan0~3_cout\);

-- Location: LCCOMB_X21_Y22_N8
\PWM2_FB01|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB01|LessThan0~5_cout\ = CARRY((\PWM2_FB03|comp_int\(2) & ((\ucr2|c_int\(2)) # (!\PWM2_FB01|LessThan0~3_cout\))) # (!\PWM2_FB03|comp_int\(2) & (\ucr2|c_int\(2) & !\PWM2_FB01|LessThan0~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB03|comp_int\(2),
	datab => \ucr2|c_int\(2),
	datad => VCC,
	cin => \PWM2_FB01|LessThan0~3_cout\,
	cout => \PWM2_FB01|LessThan0~5_cout\);

-- Location: LCCOMB_X21_Y22_N10
\PWM2_FB01|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB01|LessThan0~7_cout\ = CARRY((\ucr2|c_int\(3) & ((!\PWM2_FB01|LessThan0~5_cout\) # (!\PWM2_FB03|comp_int\(3)))) # (!\ucr2|c_int\(3) & (!\PWM2_FB03|comp_int\(3) & !\PWM2_FB01|LessThan0~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr2|c_int\(3),
	datab => \PWM2_FB03|comp_int\(3),
	datad => VCC,
	cin => \PWM2_FB01|LessThan0~5_cout\,
	cout => \PWM2_FB01|LessThan0~7_cout\);

-- Location: LCCOMB_X21_Y22_N12
\PWM2_FB01|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB01|LessThan0~9_cout\ = CARRY((\ucr2|c_int\(4) & ((\PWM2_FB03|comp_int\(4)) # (!\PWM2_FB01|LessThan0~7_cout\))) # (!\ucr2|c_int\(4) & (\PWM2_FB03|comp_int\(4) & !\PWM2_FB01|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr2|c_int\(4),
	datab => \PWM2_FB03|comp_int\(4),
	datad => VCC,
	cin => \PWM2_FB01|LessThan0~7_cout\,
	cout => \PWM2_FB01|LessThan0~9_cout\);

-- Location: LCCOMB_X21_Y22_N14
\PWM2_FB01|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB01|LessThan0~11_cout\ = CARRY((\ucr2|c_int\(5) & (!\PWM2_FB03|comp_int\(5) & !\PWM2_FB01|LessThan0~9_cout\)) # (!\ucr2|c_int\(5) & ((!\PWM2_FB01|LessThan0~9_cout\) # (!\PWM2_FB03|comp_int\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr2|c_int\(5),
	datab => \PWM2_FB03|comp_int\(5),
	datad => VCC,
	cin => \PWM2_FB01|LessThan0~9_cout\,
	cout => \PWM2_FB01|LessThan0~11_cout\);

-- Location: LCCOMB_X21_Y22_N16
\PWM2_FB01|LessThan0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB01|LessThan0~13_cout\ = CARRY((\ucr2|c_int\(6) & (\PWM2_FB03|comp_int\(6) & !\PWM2_FB01|LessThan0~11_cout\)) # (!\ucr2|c_int\(6) & ((\PWM2_FB03|comp_int\(6)) # (!\PWM2_FB01|LessThan0~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr2|c_int\(6),
	datab => \PWM2_FB03|comp_int\(6),
	datad => VCC,
	cin => \PWM2_FB01|LessThan0~11_cout\,
	cout => \PWM2_FB01|LessThan0~13_cout\);

-- Location: LCCOMB_X21_Y22_N18
\PWM2_FB01|LessThan0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB01|LessThan0~15_cout\ = CARRY((\PWM2_FB03|comp_int\(7) & (\ucr2|c_int\(7) & !\PWM2_FB01|LessThan0~13_cout\)) # (!\PWM2_FB03|comp_int\(7) & ((\ucr2|c_int\(7)) # (!\PWM2_FB01|LessThan0~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB03|comp_int\(7),
	datab => \ucr2|c_int\(7),
	datad => VCC,
	cin => \PWM2_FB01|LessThan0~13_cout\,
	cout => \PWM2_FB01|LessThan0~15_cout\);

-- Location: LCCOMB_X21_Y22_N20
\PWM2_FB01|LessThan0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB01|LessThan0~17_cout\ = CARRY((\ucr2|c_int\(8) & ((\PWM2_FB03|comp_int\(8)) # (!\PWM2_FB01|LessThan0~15_cout\))) # (!\ucr2|c_int\(8) & (\PWM2_FB03|comp_int\(8) & !\PWM2_FB01|LessThan0~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr2|c_int\(8),
	datab => \PWM2_FB03|comp_int\(8),
	datad => VCC,
	cin => \PWM2_FB01|LessThan0~15_cout\,
	cout => \PWM2_FB01|LessThan0~17_cout\);

-- Location: LCCOMB_X21_Y22_N22
\PWM2_FB01|LessThan0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB01|LessThan0~19_cout\ = CARRY((\PWM2_FB03|comp_int\(9) & (\ucr2|c_int\(9) & !\PWM2_FB01|LessThan0~17_cout\)) # (!\PWM2_FB03|comp_int\(9) & ((\ucr2|c_int\(9)) # (!\PWM2_FB01|LessThan0~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB03|comp_int\(9),
	datab => \ucr2|c_int\(9),
	datad => VCC,
	cin => \PWM2_FB01|LessThan0~17_cout\,
	cout => \PWM2_FB01|LessThan0~19_cout\);

-- Location: LCCOMB_X21_Y22_N24
\PWM2_FB01|LessThan0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB01|LessThan0~20_combout\ = (\PWM2_FB03|comp_int\(10) & ((\ucr2|c_int\(10)) # (!\PWM2_FB01|LessThan0~19_cout\))) # (!\PWM2_FB03|comp_int\(10) & (!\PWM2_FB01|LessThan0~19_cout\ & \ucr2|c_int\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB03|comp_int\(10),
	datad => \ucr2|c_int\(10),
	cin => \PWM2_FB01|LessThan0~19_cout\,
	combout => \PWM2_FB01|LessThan0~20_combout\);

-- Location: LCCOMB_X21_Y22_N2
\PWM2_FB01|LessThan0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB01|LessThan0~22_combout\ = (\ucr2|c_int\(11)) # ((!\PWM2_FB01|LessThan0~20_combout\) # (!\PWM2_FC01|LessThan0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr2|c_int\(11),
	datab => \PWM2_FC01|LessThan0~0_combout\,
	datad => \PWM2_FB01|LessThan0~20_combout\,
	combout => \PWM2_FB01|LessThan0~22_combout\);

-- Location: FF_X21_Y22_N3
\PWM2_FB01|comp_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FB01|LessThan0~22_combout\,
	clrn => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FB01|comp_out~q\);

-- Location: LCCOMB_X20_Y22_N18
\PWM2_FB01|Add1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB01|Add1~17_combout\ = (\PWM2_FB01|Add1~9_combout\ & !\PWM2_FB01|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB01|Add1~9_combout\,
	datad => \PWM2_FB01|comp_out~q\,
	combout => \PWM2_FB01|Add1~17_combout\);

-- Location: FF_X20_Y22_N19
\PWM2_FB01|var_Dead_Count2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FB01|Add1~17_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FB01|var_Dead_Count2\(4));

-- Location: LCCOMB_X20_Y22_N10
\PWM2_FB01|Add1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB01|Add1~11_combout\ = (\PWM2_FB01|var_Dead_Count2\(5) & (!\PWM2_FB01|Add1~10\)) # (!\PWM2_FB01|var_Dead_Count2\(5) & ((\PWM2_FB01|Add1~10\) # (GND)))
-- \PWM2_FB01|Add1~12\ = CARRY((!\PWM2_FB01|Add1~10\) # (!\PWM2_FB01|var_Dead_Count2\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB01|var_Dead_Count2\(5),
	datad => VCC,
	cin => \PWM2_FB01|Add1~10\,
	combout => \PWM2_FB01|Add1~11_combout\,
	cout => \PWM2_FB01|Add1~12\);

-- Location: LCCOMB_X20_Y22_N20
\PWM2_FB01|Add1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB01|Add1~13_combout\ = (\PWM2_FB01|Add1~11_combout\ & !\PWM2_FB01|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM2_FB01|Add1~11_combout\,
	datad => \PWM2_FB01|comp_out~q\,
	combout => \PWM2_FB01|Add1~13_combout\);

-- Location: FF_X20_Y22_N21
\PWM2_FB01|var_Dead_Count2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FB01|Add1~13_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FB01|var_Dead_Count2\(5));

-- Location: LCCOMB_X20_Y22_N0
\PWM2_FB01|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB01|Add1~0_combout\ = (\PWM2_FB01|LessThan2~1_combout\ & (\PWM2_FB01|var_Dead_Count2\(0) $ (VCC))) # (!\PWM2_FB01|LessThan2~1_combout\ & (\PWM2_FB01|var_Dead_Count2\(0) & VCC))
-- \PWM2_FB01|Add1~1\ = CARRY((\PWM2_FB01|LessThan2~1_combout\ & \PWM2_FB01|var_Dead_Count2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB01|LessThan2~1_combout\,
	datab => \PWM2_FB01|var_Dead_Count2\(0),
	datad => VCC,
	combout => \PWM2_FB01|Add1~0_combout\,
	cout => \PWM2_FB01|Add1~1\);

-- Location: LCCOMB_X21_Y22_N0
\PWM2_FB01|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB01|Add1~18_combout\ = (\PWM2_FB01|Add1~0_combout\ & !\PWM2_FB01|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM2_FB01|Add1~0_combout\,
	datad => \PWM2_FB01|comp_out~q\,
	combout => \PWM2_FB01|Add1~18_combout\);

-- Location: FF_X21_Y22_N1
\PWM2_FB01|var_Dead_Count2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FB01|Add1~18_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FB01|var_Dead_Count2\(0));

-- Location: LCCOMB_X20_Y22_N24
\PWM2_FB01|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB01|LessThan2~0_combout\ = (((!\PWM2_FB01|var_Dead_Count2\(1) & !\PWM2_FB01|var_Dead_Count2\(0))) # (!\PWM2_FB01|var_Dead_Count2\(2))) # (!\PWM2_FB01|var_Dead_Count2\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB01|var_Dead_Count2\(3),
	datab => \PWM2_FB01|var_Dead_Count2\(1),
	datac => \PWM2_FB01|var_Dead_Count2\(0),
	datad => \PWM2_FB01|var_Dead_Count2\(2),
	combout => \PWM2_FB01|LessThan2~0_combout\);

-- Location: LCCOMB_X20_Y22_N12
\PWM2_FB01|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB01|Add1~14_combout\ = \PWM2_FB01|Add1~12\ $ (!\PWM2_FB01|var_Dead_Count2\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \PWM2_FB01|var_Dead_Count2\(6),
	cin => \PWM2_FB01|Add1~12\,
	combout => \PWM2_FB01|Add1~14_combout\);

-- Location: LCCOMB_X20_Y22_N14
\PWM2_FB01|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB01|Add1~16_combout\ = (\PWM2_FB01|Add1~14_combout\ & !\PWM2_FB01|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB01|Add1~14_combout\,
	datad => \PWM2_FB01|comp_out~q\,
	combout => \PWM2_FB01|Add1~16_combout\);

-- Location: FF_X20_Y22_N15
\PWM2_FB01|var_Dead_Count2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FB01|Add1~16_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FB01|var_Dead_Count2\(6));

-- Location: LCCOMB_X20_Y22_N16
\PWM2_FB01|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB01|LessThan2~1_combout\ = (!\PWM2_FB01|var_Dead_Count2\(6) & (((\PWM2_FB01|LessThan2~0_combout\ & !\PWM2_FB01|var_Dead_Count2\(4))) # (!\PWM2_FB01|var_Dead_Count2\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB01|var_Dead_Count2\(5),
	datab => \PWM2_FB01|LessThan2~0_combout\,
	datac => \PWM2_FB01|var_Dead_Count2\(4),
	datad => \PWM2_FB01|var_Dead_Count2\(6),
	combout => \PWM2_FB01|LessThan2~1_combout\);

-- Location: LCCOMB_X20_Y22_N2
\PWM2_FB01|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB01|Add1~2_combout\ = (\PWM2_FB01|var_Dead_Count2\(1) & (!\PWM2_FB01|Add1~1\)) # (!\PWM2_FB01|var_Dead_Count2\(1) & ((\PWM2_FB01|Add1~1\) # (GND)))
-- \PWM2_FB01|Add1~3\ = CARRY((!\PWM2_FB01|Add1~1\) # (!\PWM2_FB01|var_Dead_Count2\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FB01|var_Dead_Count2\(1),
	datad => VCC,
	cin => \PWM2_FB01|Add1~1\,
	combout => \PWM2_FB01|Add1~2_combout\,
	cout => \PWM2_FB01|Add1~3\);

-- Location: LCCOMB_X20_Y22_N28
\PWM2_FB01|Add1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB01|Add1~19_combout\ = (\PWM2_FB01|Add1~2_combout\ & !\PWM2_FB01|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FB01|Add1~2_combout\,
	datad => \PWM2_FB01|comp_out~q\,
	combout => \PWM2_FB01|Add1~19_combout\);

-- Location: FF_X20_Y22_N29
\PWM2_FB01|var_Dead_Count2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FB01|Add1~19_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FB01|var_Dead_Count2\(1));

-- Location: LCCOMB_X20_Y22_N4
\PWM2_FB01|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB01|Add1~4_combout\ = (\PWM2_FB01|var_Dead_Count2\(2) & (\PWM2_FB01|Add1~3\ $ (GND))) # (!\PWM2_FB01|var_Dead_Count2\(2) & (!\PWM2_FB01|Add1~3\ & VCC))
-- \PWM2_FB01|Add1~5\ = CARRY((\PWM2_FB01|var_Dead_Count2\(2) & !\PWM2_FB01|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FB01|var_Dead_Count2\(2),
	datad => VCC,
	cin => \PWM2_FB01|Add1~3\,
	combout => \PWM2_FB01|Add1~4_combout\,
	cout => \PWM2_FB01|Add1~5\);

-- Location: LCCOMB_X21_Y22_N26
\PWM2_FB01|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB01|Add1~20_combout\ = (\PWM2_FB01|Add1~4_combout\ & !\PWM2_FB01|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM2_FB01|Add1~4_combout\,
	datad => \PWM2_FB01|comp_out~q\,
	combout => \PWM2_FB01|Add1~20_combout\);

-- Location: FF_X21_Y22_N27
\PWM2_FB01|var_Dead_Count2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FB01|Add1~20_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FB01|var_Dead_Count2\(2));

-- Location: LCCOMB_X20_Y22_N30
\PWM2_FB01|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB01|Add1~8_combout\ = (\PWM2_FB01|Add1~6_combout\ & !\PWM2_FB01|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB01|Add1~6_combout\,
	datad => \PWM2_FB01|comp_out~q\,
	combout => \PWM2_FB01|Add1~8_combout\);

-- Location: LCCOMB_X20_Y22_N22
\PWM2_FB01|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB01|Equal1~1_combout\ = (\PWM2_FB01|Add1~8_combout\ & (!\PWM2_FB01|Add1~17_combout\ & (!\PWM2_FB01|Add1~16_combout\ & \PWM2_FB01|Add1~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB01|Add1~8_combout\,
	datab => \PWM2_FB01|Add1~17_combout\,
	datac => \PWM2_FB01|Add1~16_combout\,
	datad => \PWM2_FB01|Add1~13_combout\,
	combout => \PWM2_FB01|Equal1~1_combout\);

-- Location: LCCOMB_X21_Y22_N28
\PWM2_FB01|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB01|Equal1~0_combout\ = (!\PWM2_FB01|Add1~2_combout\ & (\PWM2_FB01|Add1~4_combout\ & (\PWM2_FB01|Add1~0_combout\ & !\PWM2_FB01|comp_out~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB01|Add1~2_combout\,
	datab => \PWM2_FB01|Add1~4_combout\,
	datac => \PWM2_FB01|Add1~0_combout\,
	datad => \PWM2_FB01|comp_out~q\,
	combout => \PWM2_FB01|Equal1~0_combout\);

-- Location: LCCOMB_X20_Y22_N26
\PWM2_FB01|port_PWM02~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB01|port_PWM02~0_combout\ = (\PWM2_FB01|Equal1~1_combout\ & ((\PWM2_FB01|Equal1~0_combout\) # ((\PWM2_FB01|port_PWM02~q\ & !\PWM2_FB01|comp_out~q\)))) # (!\PWM2_FB01|Equal1~1_combout\ & (((\PWM2_FB01|port_PWM02~q\ & !\PWM2_FB01|comp_out~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB01|Equal1~1_combout\,
	datab => \PWM2_FB01|Equal1~0_combout\,
	datac => \PWM2_FB01|port_PWM02~q\,
	datad => \PWM2_FB01|comp_out~q\,
	combout => \PWM2_FB01|port_PWM02~0_combout\);

-- Location: FF_X20_Y22_N27
\PWM2_FB01|port_PWM02\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FB01|port_PWM02~0_combout\,
	clrn => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FB01|port_PWM02~q\);

-- Location: LCCOMB_X25_Y22_N10
\PWM2_FB02|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB02|LessThan0~1_cout\ = CARRY((!\ucr5|c_int\(0) & \PWM2_FB03|comp_int\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr5|c_int\(0),
	datab => \PWM2_FB03|comp_int\(0),
	datad => VCC,
	cout => \PWM2_FB02|LessThan0~1_cout\);

-- Location: LCCOMB_X25_Y22_N12
\PWM2_FB02|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB02|LessThan0~3_cout\ = CARRY((\ucr4|c_int\(1) & (!\PWM2_FB03|comp_int\(1) & !\PWM2_FB02|LessThan0~1_cout\)) # (!\ucr4|c_int\(1) & ((!\PWM2_FB02|LessThan0~1_cout\) # (!\PWM2_FB03|comp_int\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr4|c_int\(1),
	datab => \PWM2_FB03|comp_int\(1),
	datad => VCC,
	cin => \PWM2_FB02|LessThan0~1_cout\,
	cout => \PWM2_FB02|LessThan0~3_cout\);

-- Location: LCCOMB_X25_Y22_N14
\PWM2_FB02|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB02|LessThan0~5_cout\ = CARRY((\ucr4|c_int\(2) & (\PWM2_FB03|comp_int\(2) & !\PWM2_FB02|LessThan0~3_cout\)) # (!\ucr4|c_int\(2) & ((\PWM2_FB03|comp_int\(2)) # (!\PWM2_FB02|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr4|c_int\(2),
	datab => \PWM2_FB03|comp_int\(2),
	datad => VCC,
	cin => \PWM2_FB02|LessThan0~3_cout\,
	cout => \PWM2_FB02|LessThan0~5_cout\);

-- Location: LCCOMB_X25_Y22_N16
\PWM2_FB02|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB02|LessThan0~7_cout\ = CARRY((\PWM2_FB03|comp_int\(3) & (!\ucr4|c_int\(3) & !\PWM2_FB02|LessThan0~5_cout\)) # (!\PWM2_FB03|comp_int\(3) & ((!\PWM2_FB02|LessThan0~5_cout\) # (!\ucr4|c_int\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB03|comp_int\(3),
	datab => \ucr4|c_int\(3),
	datad => VCC,
	cin => \PWM2_FB02|LessThan0~5_cout\,
	cout => \PWM2_FB02|LessThan0~7_cout\);

-- Location: LCCOMB_X25_Y22_N18
\PWM2_FB02|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB02|LessThan0~9_cout\ = CARRY((\ucr4|c_int\(4) & ((\PWM2_FB03|comp_int\(4)) # (!\PWM2_FB02|LessThan0~7_cout\))) # (!\ucr4|c_int\(4) & (\PWM2_FB03|comp_int\(4) & !\PWM2_FB02|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr4|c_int\(4),
	datab => \PWM2_FB03|comp_int\(4),
	datad => VCC,
	cin => \PWM2_FB02|LessThan0~7_cout\,
	cout => \PWM2_FB02|LessThan0~9_cout\);

-- Location: LCCOMB_X25_Y22_N20
\PWM2_FB02|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB02|LessThan0~11_cout\ = CARRY((\ucr4|c_int\(5) & (!\PWM2_FB03|comp_int\(5) & !\PWM2_FB02|LessThan0~9_cout\)) # (!\ucr4|c_int\(5) & ((!\PWM2_FB02|LessThan0~9_cout\) # (!\PWM2_FB03|comp_int\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr4|c_int\(5),
	datab => \PWM2_FB03|comp_int\(5),
	datad => VCC,
	cin => \PWM2_FB02|LessThan0~9_cout\,
	cout => \PWM2_FB02|LessThan0~11_cout\);

-- Location: LCCOMB_X25_Y22_N22
\PWM2_FB02|LessThan0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB02|LessThan0~13_cout\ = CARRY((\PWM2_FB03|comp_int\(6) & ((\ucr4|c_int\(6)) # (!\PWM2_FB02|LessThan0~11_cout\))) # (!\PWM2_FB03|comp_int\(6) & (\ucr4|c_int\(6) & !\PWM2_FB02|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB03|comp_int\(6),
	datab => \ucr4|c_int\(6),
	datad => VCC,
	cin => \PWM2_FB02|LessThan0~11_cout\,
	cout => \PWM2_FB02|LessThan0~13_cout\);

-- Location: LCCOMB_X25_Y22_N24
\PWM2_FB02|LessThan0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB02|LessThan0~15_cout\ = CARRY((\PWM2_FB03|comp_int\(7) & (\ucr4|c_int\(7) & !\PWM2_FB02|LessThan0~13_cout\)) # (!\PWM2_FB03|comp_int\(7) & ((\ucr4|c_int\(7)) # (!\PWM2_FB02|LessThan0~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB03|comp_int\(7),
	datab => \ucr4|c_int\(7),
	datad => VCC,
	cin => \PWM2_FB02|LessThan0~13_cout\,
	cout => \PWM2_FB02|LessThan0~15_cout\);

-- Location: LCCOMB_X25_Y22_N26
\PWM2_FB02|LessThan0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB02|LessThan0~17_cout\ = CARRY((\ucr4|c_int\(8) & ((\PWM2_FB03|comp_int\(8)) # (!\PWM2_FB02|LessThan0~15_cout\))) # (!\ucr4|c_int\(8) & (\PWM2_FB03|comp_int\(8) & !\PWM2_FB02|LessThan0~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr4|c_int\(8),
	datab => \PWM2_FB03|comp_int\(8),
	datad => VCC,
	cin => \PWM2_FB02|LessThan0~15_cout\,
	cout => \PWM2_FB02|LessThan0~17_cout\);

-- Location: LCCOMB_X25_Y22_N28
\PWM2_FB02|LessThan0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB02|LessThan0~19_cout\ = CARRY((\PWM2_FB03|comp_int\(9) & (!\ucr4|c_int\(9) & !\PWM2_FB02|LessThan0~17_cout\)) # (!\PWM2_FB03|comp_int\(9) & ((!\PWM2_FB02|LessThan0~17_cout\) # (!\ucr4|c_int\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB03|comp_int\(9),
	datab => \ucr4|c_int\(9),
	datad => VCC,
	cin => \PWM2_FB02|LessThan0~17_cout\,
	cout => \PWM2_FB02|LessThan0~19_cout\);

-- Location: LCCOMB_X25_Y22_N30
\PWM2_FB02|LessThan0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB02|LessThan0~20_combout\ = (\ucr4|c_int\(10) & (!\PWM2_FB02|LessThan0~19_cout\ & \PWM2_FB03|comp_int\(10))) # (!\ucr4|c_int\(10) & ((\PWM2_FB03|comp_int\(10)) # (!\PWM2_FB02|LessThan0~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr4|c_int\(10),
	datad => \PWM2_FB03|comp_int\(10),
	cin => \PWM2_FB02|LessThan0~19_cout\,
	combout => \PWM2_FB02|LessThan0~20_combout\);

-- Location: LCCOMB_X25_Y22_N6
\PWM2_FB02|LessThan0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB02|LessThan0~22_combout\ = ((\ucr4|c_int\(11)) # (!\PWM2_FB02|LessThan0~20_combout\)) # (!\PWM2_FC02|LessThan0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC02|LessThan0~0_combout\,
	datac => \PWM2_FB02|LessThan0~20_combout\,
	datad => \ucr4|c_int\(11),
	combout => \PWM2_FB02|LessThan0~22_combout\);

-- Location: FF_X25_Y22_N7
\PWM2_FB02|comp_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FB02|LessThan0~22_combout\,
	clrn => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FB02|comp_out~q\);

-- Location: FF_X26_Y22_N31
\PWM2_FB02|var_Dead_Count2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FB02|Add1~16_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FB02|var_Dead_Count2\(6));

-- Location: LCCOMB_X26_Y22_N12
\PWM2_FB02|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB02|Add1~0_combout\ = (\PWM2_FB02|LessThan2~1_combout\ & (\PWM2_FB02|var_Dead_Count2\(0) $ (VCC))) # (!\PWM2_FB02|LessThan2~1_combout\ & (\PWM2_FB02|var_Dead_Count2\(0) & VCC))
-- \PWM2_FB02|Add1~1\ = CARRY((\PWM2_FB02|LessThan2~1_combout\ & \PWM2_FB02|var_Dead_Count2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB02|LessThan2~1_combout\,
	datab => \PWM2_FB02|var_Dead_Count2\(0),
	datad => VCC,
	combout => \PWM2_FB02|Add1~0_combout\,
	cout => \PWM2_FB02|Add1~1\);

-- Location: LCCOMB_X26_Y22_N28
\PWM2_FB02|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB02|Add1~18_combout\ = (!\PWM2_FB02|comp_out~q\ & \PWM2_FB02|Add1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM2_FB02|comp_out~q\,
	datad => \PWM2_FB02|Add1~0_combout\,
	combout => \PWM2_FB02|Add1~18_combout\);

-- Location: FF_X26_Y22_N29
\PWM2_FB02|var_Dead_Count2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FB02|Add1~18_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FB02|var_Dead_Count2\(0));

-- Location: LCCOMB_X26_Y22_N2
\PWM2_FB02|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB02|LessThan2~0_combout\ = (((!\PWM2_FB02|var_Dead_Count2\(1) & !\PWM2_FB02|var_Dead_Count2\(0))) # (!\PWM2_FB02|var_Dead_Count2\(2))) # (!\PWM2_FB02|var_Dead_Count2\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB02|var_Dead_Count2\(3),
	datab => \PWM2_FB02|var_Dead_Count2\(2),
	datac => \PWM2_FB02|var_Dead_Count2\(1),
	datad => \PWM2_FB02|var_Dead_Count2\(0),
	combout => \PWM2_FB02|LessThan2~0_combout\);

-- Location: LCCOMB_X26_Y22_N8
\PWM2_FB02|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB02|LessThan2~1_combout\ = (!\PWM2_FB02|var_Dead_Count2\(6) & (((\PWM2_FB02|LessThan2~0_combout\ & !\PWM2_FB02|var_Dead_Count2\(4))) # (!\PWM2_FB02|var_Dead_Count2\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB02|var_Dead_Count2\(5),
	datab => \PWM2_FB02|var_Dead_Count2\(6),
	datac => \PWM2_FB02|LessThan2~0_combout\,
	datad => \PWM2_FB02|var_Dead_Count2\(4),
	combout => \PWM2_FB02|LessThan2~1_combout\);

-- Location: LCCOMB_X26_Y22_N14
\PWM2_FB02|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB02|Add1~2_combout\ = (\PWM2_FB02|var_Dead_Count2\(1) & (!\PWM2_FB02|Add1~1\)) # (!\PWM2_FB02|var_Dead_Count2\(1) & ((\PWM2_FB02|Add1~1\) # (GND)))
-- \PWM2_FB02|Add1~3\ = CARRY((!\PWM2_FB02|Add1~1\) # (!\PWM2_FB02|var_Dead_Count2\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FB02|var_Dead_Count2\(1),
	datad => VCC,
	cin => \PWM2_FB02|Add1~1\,
	combout => \PWM2_FB02|Add1~2_combout\,
	cout => \PWM2_FB02|Add1~3\);

-- Location: LCCOMB_X25_Y22_N4
\PWM2_FB02|Add1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB02|Add1~19_combout\ = (\PWM2_FB02|Add1~2_combout\ & !\PWM2_FB02|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM2_FB02|Add1~2_combout\,
	datad => \PWM2_FB02|comp_out~q\,
	combout => \PWM2_FB02|Add1~19_combout\);

-- Location: FF_X25_Y22_N5
\PWM2_FB02|var_Dead_Count2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FB02|Add1~19_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FB02|var_Dead_Count2\(1));

-- Location: LCCOMB_X26_Y22_N16
\PWM2_FB02|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB02|Add1~4_combout\ = (\PWM2_FB02|var_Dead_Count2\(2) & (\PWM2_FB02|Add1~3\ $ (GND))) # (!\PWM2_FB02|var_Dead_Count2\(2) & (!\PWM2_FB02|Add1~3\ & VCC))
-- \PWM2_FB02|Add1~5\ = CARRY((\PWM2_FB02|var_Dead_Count2\(2) & !\PWM2_FB02|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FB02|var_Dead_Count2\(2),
	datad => VCC,
	cin => \PWM2_FB02|Add1~3\,
	combout => \PWM2_FB02|Add1~4_combout\,
	cout => \PWM2_FB02|Add1~5\);

-- Location: LCCOMB_X26_Y22_N0
\PWM2_FB02|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB02|Add1~20_combout\ = (!\PWM2_FB02|comp_out~q\ & \PWM2_FB02|Add1~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM2_FB02|comp_out~q\,
	datad => \PWM2_FB02|Add1~4_combout\,
	combout => \PWM2_FB02|Add1~20_combout\);

-- Location: FF_X26_Y22_N1
\PWM2_FB02|var_Dead_Count2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FB02|Add1~20_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FB02|var_Dead_Count2\(2));

-- Location: LCCOMB_X26_Y22_N18
\PWM2_FB02|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB02|Add1~6_combout\ = (\PWM2_FB02|var_Dead_Count2\(3) & (!\PWM2_FB02|Add1~5\)) # (!\PWM2_FB02|var_Dead_Count2\(3) & ((\PWM2_FB02|Add1~5\) # (GND)))
-- \PWM2_FB02|Add1~7\ = CARRY((!\PWM2_FB02|Add1~5\) # (!\PWM2_FB02|var_Dead_Count2\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB02|var_Dead_Count2\(3),
	datad => VCC,
	cin => \PWM2_FB02|Add1~5\,
	combout => \PWM2_FB02|Add1~6_combout\,
	cout => \PWM2_FB02|Add1~7\);

-- Location: LCCOMB_X26_Y22_N6
\PWM2_FB02|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB02|Add1~8_combout\ = (!\PWM2_FB02|comp_out~q\ & \PWM2_FB02|Add1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM2_FB02|comp_out~q\,
	datad => \PWM2_FB02|Add1~6_combout\,
	combout => \PWM2_FB02|Add1~8_combout\);

-- Location: FF_X26_Y22_N7
\PWM2_FB02|var_Dead_Count2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FB02|Add1~8_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FB02|var_Dead_Count2\(3));

-- Location: LCCOMB_X26_Y22_N20
\PWM2_FB02|Add1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB02|Add1~9_combout\ = (\PWM2_FB02|var_Dead_Count2\(4) & (\PWM2_FB02|Add1~7\ $ (GND))) # (!\PWM2_FB02|var_Dead_Count2\(4) & (!\PWM2_FB02|Add1~7\ & VCC))
-- \PWM2_FB02|Add1~10\ = CARRY((\PWM2_FB02|var_Dead_Count2\(4) & !\PWM2_FB02|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB02|var_Dead_Count2\(4),
	datad => VCC,
	cin => \PWM2_FB02|Add1~7\,
	combout => \PWM2_FB02|Add1~9_combout\,
	cout => \PWM2_FB02|Add1~10\);

-- Location: LCCOMB_X26_Y22_N4
\PWM2_FB02|Add1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB02|Add1~17_combout\ = (!\PWM2_FB02|comp_out~q\ & \PWM2_FB02|Add1~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM2_FB02|comp_out~q\,
	datad => \PWM2_FB02|Add1~9_combout\,
	combout => \PWM2_FB02|Add1~17_combout\);

-- Location: FF_X26_Y22_N5
\PWM2_FB02|var_Dead_Count2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FB02|Add1~17_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FB02|var_Dead_Count2\(4));

-- Location: LCCOMB_X26_Y22_N22
\PWM2_FB02|Add1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB02|Add1~11_combout\ = (\PWM2_FB02|var_Dead_Count2\(5) & (!\PWM2_FB02|Add1~10\)) # (!\PWM2_FB02|var_Dead_Count2\(5) & ((\PWM2_FB02|Add1~10\) # (GND)))
-- \PWM2_FB02|Add1~12\ = CARRY((!\PWM2_FB02|Add1~10\) # (!\PWM2_FB02|var_Dead_Count2\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB02|var_Dead_Count2\(5),
	datad => VCC,
	cin => \PWM2_FB02|Add1~10\,
	combout => \PWM2_FB02|Add1~11_combout\,
	cout => \PWM2_FB02|Add1~12\);

-- Location: LCCOMB_X26_Y22_N26
\PWM2_FB02|Add1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB02|Add1~13_combout\ = (!\PWM2_FB02|comp_out~q\ & \PWM2_FB02|Add1~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FB02|comp_out~q\,
	datac => \PWM2_FB02|Add1~11_combout\,
	combout => \PWM2_FB02|Add1~13_combout\);

-- Location: FF_X26_Y22_N27
\PWM2_FB02|var_Dead_Count2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FB02|Add1~13_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FB02|var_Dead_Count2\(5));

-- Location: LCCOMB_X26_Y22_N24
\PWM2_FB02|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB02|Add1~14_combout\ = \PWM2_FB02|Add1~12\ $ (!\PWM2_FB02|var_Dead_Count2\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \PWM2_FB02|var_Dead_Count2\(6),
	cin => \PWM2_FB02|Add1~12\,
	combout => \PWM2_FB02|Add1~14_combout\);

-- Location: LCCOMB_X26_Y22_N30
\PWM2_FB02|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB02|Add1~16_combout\ = (!\PWM2_FB02|comp_out~q\ & \PWM2_FB02|Add1~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM2_FB02|comp_out~q\,
	datad => \PWM2_FB02|Add1~14_combout\,
	combout => \PWM2_FB02|Add1~16_combout\);

-- Location: LCCOMB_X26_Y22_N10
\PWM2_FB02|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB02|Equal1~1_combout\ = (!\PWM2_FB02|Add1~16_combout\ & (\PWM2_FB02|Add1~13_combout\ & (!\PWM2_FB02|Add1~17_combout\ & \PWM2_FB02|Add1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB02|Add1~16_combout\,
	datab => \PWM2_FB02|Add1~13_combout\,
	datac => \PWM2_FB02|Add1~17_combout\,
	datad => \PWM2_FB02|Add1~8_combout\,
	combout => \PWM2_FB02|Equal1~1_combout\);

-- Location: LCCOMB_X25_Y22_N8
\PWM2_FB02|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB02|Equal1~0_combout\ = (!\PWM2_FB02|comp_out~q\ & (!\PWM2_FB02|Add1~2_combout\ & (\PWM2_FB02|Add1~0_combout\ & \PWM2_FB02|Add1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB02|comp_out~q\,
	datab => \PWM2_FB02|Add1~2_combout\,
	datac => \PWM2_FB02|Add1~0_combout\,
	datad => \PWM2_FB02|Add1~4_combout\,
	combout => \PWM2_FB02|Equal1~0_combout\);

-- Location: LCCOMB_X25_Y25_N24
\PWM2_FB02|port_PWM02~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB02|port_PWM02~0_combout\ = (\PWM2_FB02|comp_out~q\ & (\PWM2_FB02|Equal1~1_combout\ & ((\PWM2_FB02|Equal1~0_combout\)))) # (!\PWM2_FB02|comp_out~q\ & ((\PWM2_FB02|port_PWM02~q\) # ((\PWM2_FB02|Equal1~1_combout\ & \PWM2_FB02|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB02|comp_out~q\,
	datab => \PWM2_FB02|Equal1~1_combout\,
	datac => \PWM2_FB02|port_PWM02~q\,
	datad => \PWM2_FB02|Equal1~0_combout\,
	combout => \PWM2_FB02|port_PWM02~0_combout\);

-- Location: FF_X25_Y25_N25
\PWM2_FB02|port_PWM02\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FB02|port_PWM02~0_combout\,
	clrn => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FB02|port_PWM02~q\);

-- Location: LCCOMB_X28_Y21_N0
\PWM2_FB03|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB03|LessThan0~3_cout\ = CARRY((\ucr6|c_int\(0) & \PWM2_FB03|comp_int\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr6|c_int\(0),
	datab => \PWM2_FB03|comp_int\(0),
	datad => VCC,
	cout => \PWM2_FB03|LessThan0~3_cout\);

-- Location: LCCOMB_X28_Y21_N2
\PWM2_FB03|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB03|LessThan0~5_cout\ = CARRY((\ucr6|c_int\(1) & ((!\PWM2_FB03|LessThan0~3_cout\) # (!\PWM2_FB03|comp_int\(1)))) # (!\ucr6|c_int\(1) & (!\PWM2_FB03|comp_int\(1) & !\PWM2_FB03|LessThan0~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr6|c_int\(1),
	datab => \PWM2_FB03|comp_int\(1),
	datad => VCC,
	cin => \PWM2_FB03|LessThan0~3_cout\,
	cout => \PWM2_FB03|LessThan0~5_cout\);

-- Location: LCCOMB_X28_Y21_N4
\PWM2_FB03|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB03|LessThan0~7_cout\ = CARRY((\PWM2_FB03|comp_int\(2) & ((\ucr6|c_int\(2)) # (!\PWM2_FB03|LessThan0~5_cout\))) # (!\PWM2_FB03|comp_int\(2) & (\ucr6|c_int\(2) & !\PWM2_FB03|LessThan0~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB03|comp_int\(2),
	datab => \ucr6|c_int\(2),
	datad => VCC,
	cin => \PWM2_FB03|LessThan0~5_cout\,
	cout => \PWM2_FB03|LessThan0~7_cout\);

-- Location: LCCOMB_X28_Y21_N6
\PWM2_FB03|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB03|LessThan0~9_cout\ = CARRY((\PWM2_FB03|comp_int\(3) & (!\ucr6|c_int\(3) & !\PWM2_FB03|LessThan0~7_cout\)) # (!\PWM2_FB03|comp_int\(3) & ((!\PWM2_FB03|LessThan0~7_cout\) # (!\ucr6|c_int\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB03|comp_int\(3),
	datab => \ucr6|c_int\(3),
	datad => VCC,
	cin => \PWM2_FB03|LessThan0~7_cout\,
	cout => \PWM2_FB03|LessThan0~9_cout\);

-- Location: LCCOMB_X28_Y21_N8
\PWM2_FB03|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB03|LessThan0~11_cout\ = CARRY((\PWM2_FB03|comp_int\(4) & ((\ucr6|c_int\(4)) # (!\PWM2_FB03|LessThan0~9_cout\))) # (!\PWM2_FB03|comp_int\(4) & (\ucr6|c_int\(4) & !\PWM2_FB03|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB03|comp_int\(4),
	datab => \ucr6|c_int\(4),
	datad => VCC,
	cin => \PWM2_FB03|LessThan0~9_cout\,
	cout => \PWM2_FB03|LessThan0~11_cout\);

-- Location: LCCOMB_X28_Y21_N10
\PWM2_FB03|LessThan0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB03|LessThan0~13_cout\ = CARRY((\ucr6|c_int\(5) & (!\PWM2_FB03|comp_int\(5) & !\PWM2_FB03|LessThan0~11_cout\)) # (!\ucr6|c_int\(5) & ((!\PWM2_FB03|LessThan0~11_cout\) # (!\PWM2_FB03|comp_int\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr6|c_int\(5),
	datab => \PWM2_FB03|comp_int\(5),
	datad => VCC,
	cin => \PWM2_FB03|LessThan0~11_cout\,
	cout => \PWM2_FB03|LessThan0~13_cout\);

-- Location: LCCOMB_X28_Y21_N12
\PWM2_FB03|LessThan0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB03|LessThan0~15_cout\ = CARRY((\PWM2_FB03|comp_int\(6) & ((!\PWM2_FB03|LessThan0~13_cout\) # (!\ucr6|c_int\(6)))) # (!\PWM2_FB03|comp_int\(6) & (!\ucr6|c_int\(6) & !\PWM2_FB03|LessThan0~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB03|comp_int\(6),
	datab => \ucr6|c_int\(6),
	datad => VCC,
	cin => \PWM2_FB03|LessThan0~13_cout\,
	cout => \PWM2_FB03|LessThan0~15_cout\);

-- Location: LCCOMB_X28_Y21_N14
\PWM2_FB03|LessThan0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB03|LessThan0~17_cout\ = CARRY((\ucr6|c_int\(7) & (!\PWM2_FB03|comp_int\(7) & !\PWM2_FB03|LessThan0~15_cout\)) # (!\ucr6|c_int\(7) & ((!\PWM2_FB03|LessThan0~15_cout\) # (!\PWM2_FB03|comp_int\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr6|c_int\(7),
	datab => \PWM2_FB03|comp_int\(7),
	datad => VCC,
	cin => \PWM2_FB03|LessThan0~15_cout\,
	cout => \PWM2_FB03|LessThan0~17_cout\);

-- Location: LCCOMB_X28_Y21_N16
\PWM2_FB03|LessThan0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB03|LessThan0~19_cout\ = CARRY((\PWM2_FB03|comp_int\(8) & ((\ucr6|c_int\(8)) # (!\PWM2_FB03|LessThan0~17_cout\))) # (!\PWM2_FB03|comp_int\(8) & (\ucr6|c_int\(8) & !\PWM2_FB03|LessThan0~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB03|comp_int\(8),
	datab => \ucr6|c_int\(8),
	datad => VCC,
	cin => \PWM2_FB03|LessThan0~17_cout\,
	cout => \PWM2_FB03|LessThan0~19_cout\);

-- Location: LCCOMB_X28_Y21_N18
\PWM2_FB03|LessThan0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB03|LessThan0~21_cout\ = CARRY((\PWM2_FB03|comp_int\(9) & (\ucr6|c_int\(9) & !\PWM2_FB03|LessThan0~19_cout\)) # (!\PWM2_FB03|comp_int\(9) & ((\ucr6|c_int\(9)) # (!\PWM2_FB03|LessThan0~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB03|comp_int\(9),
	datab => \ucr6|c_int\(9),
	datad => VCC,
	cin => \PWM2_FB03|LessThan0~19_cout\,
	cout => \PWM2_FB03|LessThan0~21_cout\);

-- Location: LCCOMB_X28_Y21_N20
\PWM2_FB03|LessThan0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB03|LessThan0~22_combout\ = (\PWM2_FB03|comp_int\(10) & ((!\ucr6|c_int\(10)) # (!\PWM2_FB03|LessThan0~21_cout\))) # (!\PWM2_FB03|comp_int\(10) & (!\PWM2_FB03|LessThan0~21_cout\ & !\ucr6|c_int\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FB03|comp_int\(10),
	datad => \ucr6|c_int\(10),
	cin => \PWM2_FB03|LessThan0~21_cout\,
	combout => \PWM2_FB03|LessThan0~22_combout\);

-- Location: LCCOMB_X28_Y21_N30
\PWM2_FB03|LessThan0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB03|LessThan0~24_combout\ = (\ucr6|c_int\(11)) # ((!\PWM2_FB03|LessThan0~22_combout\) # (!\PWM2_FC03|LessThan0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ucr6|c_int\(11),
	datac => \PWM2_FC03|LessThan0~2_combout\,
	datad => \PWM2_FB03|LessThan0~22_combout\,
	combout => \PWM2_FB03|LessThan0~24_combout\);

-- Location: FF_X28_Y21_N31
\PWM2_FB03|comp_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FB03|LessThan0~24_combout\,
	clrn => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FB03|comp_out~q\);

-- Location: LCCOMB_X28_Y21_N26
\PWM2_FB03|Add1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB03|Add1~19_combout\ = (!\PWM2_FB03|comp_out~q\ & \PWM2_FB03|Add1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM2_FB03|comp_out~q\,
	datad => \PWM2_FB03|Add1~2_combout\,
	combout => \PWM2_FB03|Add1~19_combout\);

-- Location: FF_X28_Y21_N27
\PWM2_FB03|var_Dead_Count2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FB03|Add1~19_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FB03|var_Dead_Count2\(1));

-- Location: LCCOMB_X32_Y21_N16
\PWM2_FB03|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB03|Add1~2_combout\ = (\PWM2_FB03|var_Dead_Count2\(1) & (!\PWM2_FB03|Add1~1\)) # (!\PWM2_FB03|var_Dead_Count2\(1) & ((\PWM2_FB03|Add1~1\) # (GND)))
-- \PWM2_FB03|Add1~3\ = CARRY((!\PWM2_FB03|Add1~1\) # (!\PWM2_FB03|var_Dead_Count2\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FB03|var_Dead_Count2\(1),
	datad => VCC,
	cin => \PWM2_FB03|Add1~1\,
	combout => \PWM2_FB03|Add1~2_combout\,
	cout => \PWM2_FB03|Add1~3\);

-- Location: LCCOMB_X32_Y21_N18
\PWM2_FB03|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB03|Add1~4_combout\ = (\PWM2_FB03|var_Dead_Count2\(2) & (\PWM2_FB03|Add1~3\ $ (GND))) # (!\PWM2_FB03|var_Dead_Count2\(2) & (!\PWM2_FB03|Add1~3\ & VCC))
-- \PWM2_FB03|Add1~5\ = CARRY((\PWM2_FB03|var_Dead_Count2\(2) & !\PWM2_FB03|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB03|var_Dead_Count2\(2),
	datad => VCC,
	cin => \PWM2_FB03|Add1~3\,
	combout => \PWM2_FB03|Add1~4_combout\,
	cout => \PWM2_FB03|Add1~5\);

-- Location: LCCOMB_X28_Y21_N28
\PWM2_FB03|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB03|Add1~20_combout\ = (\PWM2_FB03|Add1~4_combout\ & !\PWM2_FB03|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB03|Add1~4_combout\,
	datac => \PWM2_FB03|comp_out~q\,
	combout => \PWM2_FB03|Add1~20_combout\);

-- Location: FF_X28_Y21_N29
\PWM2_FB03|var_Dead_Count2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FB03|Add1~20_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FB03|var_Dead_Count2\(2));

-- Location: LCCOMB_X32_Y21_N20
\PWM2_FB03|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB03|Add1~6_combout\ = (\PWM2_FB03|var_Dead_Count2\(3) & (!\PWM2_FB03|Add1~5\)) # (!\PWM2_FB03|var_Dead_Count2\(3) & ((\PWM2_FB03|Add1~5\) # (GND)))
-- \PWM2_FB03|Add1~7\ = CARRY((!\PWM2_FB03|Add1~5\) # (!\PWM2_FB03|var_Dead_Count2\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB03|var_Dead_Count2\(3),
	datad => VCC,
	cin => \PWM2_FB03|Add1~5\,
	combout => \PWM2_FB03|Add1~6_combout\,
	cout => \PWM2_FB03|Add1~7\);

-- Location: LCCOMB_X32_Y21_N12
\PWM2_FB03|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB03|Add1~8_combout\ = (!\PWM2_FB03|comp_out~q\ & \PWM2_FB03|Add1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM2_FB03|comp_out~q\,
	datad => \PWM2_FB03|Add1~6_combout\,
	combout => \PWM2_FB03|Add1~8_combout\);

-- Location: FF_X32_Y21_N13
\PWM2_FB03|var_Dead_Count2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FB03|Add1~8_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FB03|var_Dead_Count2\(3));

-- Location: LCCOMB_X32_Y21_N22
\PWM2_FB03|Add1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB03|Add1~9_combout\ = (\PWM2_FB03|var_Dead_Count2\(4) & (\PWM2_FB03|Add1~7\ $ (GND))) # (!\PWM2_FB03|var_Dead_Count2\(4) & (!\PWM2_FB03|Add1~7\ & VCC))
-- \PWM2_FB03|Add1~10\ = CARRY((\PWM2_FB03|var_Dead_Count2\(4) & !\PWM2_FB03|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FB03|var_Dead_Count2\(4),
	datad => VCC,
	cin => \PWM2_FB03|Add1~7\,
	combout => \PWM2_FB03|Add1~9_combout\,
	cout => \PWM2_FB03|Add1~10\);

-- Location: LCCOMB_X32_Y21_N4
\PWM2_FB03|Add1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB03|Add1~17_combout\ = (!\PWM2_FB03|comp_out~q\ & \PWM2_FB03|Add1~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB03|comp_out~q\,
	datac => \PWM2_FB03|Add1~9_combout\,
	combout => \PWM2_FB03|Add1~17_combout\);

-- Location: FF_X32_Y21_N5
\PWM2_FB03|var_Dead_Count2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FB03|Add1~17_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FB03|var_Dead_Count2\(4));

-- Location: LCCOMB_X32_Y21_N24
\PWM2_FB03|Add1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB03|Add1~11_combout\ = (\PWM2_FB03|var_Dead_Count2\(5) & (!\PWM2_FB03|Add1~10\)) # (!\PWM2_FB03|var_Dead_Count2\(5) & ((\PWM2_FB03|Add1~10\) # (GND)))
-- \PWM2_FB03|Add1~12\ = CARRY((!\PWM2_FB03|Add1~10\) # (!\PWM2_FB03|var_Dead_Count2\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB03|var_Dead_Count2\(5),
	datad => VCC,
	cin => \PWM2_FB03|Add1~10\,
	combout => \PWM2_FB03|Add1~11_combout\,
	cout => \PWM2_FB03|Add1~12\);

-- Location: LCCOMB_X32_Y21_N30
\PWM2_FB03|Add1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB03|Add1~13_combout\ = (!\PWM2_FB03|comp_out~q\ & \PWM2_FB03|Add1~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM2_FB03|comp_out~q\,
	datad => \PWM2_FB03|Add1~11_combout\,
	combout => \PWM2_FB03|Add1~13_combout\);

-- Location: FF_X32_Y21_N31
\PWM2_FB03|var_Dead_Count2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FB03|Add1~13_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FB03|var_Dead_Count2\(5));

-- Location: LCCOMB_X32_Y21_N26
\PWM2_FB03|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB03|Add1~14_combout\ = \PWM2_FB03|var_Dead_Count2\(6) $ (!\PWM2_FB03|Add1~12\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FB03|var_Dead_Count2\(6),
	cin => \PWM2_FB03|Add1~12\,
	combout => \PWM2_FB03|Add1~14_combout\);

-- Location: LCCOMB_X32_Y21_N8
\PWM2_FB03|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB03|Add1~16_combout\ = (!\PWM2_FB03|comp_out~q\ & \PWM2_FB03|Add1~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB03|comp_out~q\,
	datac => \PWM2_FB03|Add1~14_combout\,
	combout => \PWM2_FB03|Add1~16_combout\);

-- Location: FF_X32_Y21_N9
\PWM2_FB03|var_Dead_Count2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FB03|Add1~16_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FB03|var_Dead_Count2\(6));

-- Location: LCCOMB_X32_Y21_N2
\PWM2_FB03|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB03|LessThan2~0_combout\ = (((!\PWM2_FB03|var_Dead_Count2\(1) & !\PWM2_FB03|var_Dead_Count2\(0))) # (!\PWM2_FB03|var_Dead_Count2\(2))) # (!\PWM2_FB03|var_Dead_Count2\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB03|var_Dead_Count2\(3),
	datab => \PWM2_FB03|var_Dead_Count2\(1),
	datac => \PWM2_FB03|var_Dead_Count2\(2),
	datad => \PWM2_FB03|var_Dead_Count2\(0),
	combout => \PWM2_FB03|LessThan2~0_combout\);

-- Location: LCCOMB_X32_Y21_N28
\PWM2_FB03|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB03|LessThan2~1_combout\ = (!\PWM2_FB03|var_Dead_Count2\(6) & (((!\PWM2_FB03|var_Dead_Count2\(4) & \PWM2_FB03|LessThan2~0_combout\)) # (!\PWM2_FB03|var_Dead_Count2\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB03|var_Dead_Count2\(5),
	datab => \PWM2_FB03|var_Dead_Count2\(6),
	datac => \PWM2_FB03|var_Dead_Count2\(4),
	datad => \PWM2_FB03|LessThan2~0_combout\,
	combout => \PWM2_FB03|LessThan2~1_combout\);

-- Location: LCCOMB_X32_Y21_N14
\PWM2_FB03|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB03|Add1~0_combout\ = (\PWM2_FB03|var_Dead_Count2\(0) & (\PWM2_FB03|LessThan2~1_combout\ $ (VCC))) # (!\PWM2_FB03|var_Dead_Count2\(0) & (\PWM2_FB03|LessThan2~1_combout\ & VCC))
-- \PWM2_FB03|Add1~1\ = CARRY((\PWM2_FB03|var_Dead_Count2\(0) & \PWM2_FB03|LessThan2~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB03|var_Dead_Count2\(0),
	datab => \PWM2_FB03|LessThan2~1_combout\,
	datad => VCC,
	combout => \PWM2_FB03|Add1~0_combout\,
	cout => \PWM2_FB03|Add1~1\);

-- Location: LCCOMB_X32_Y21_N6
\PWM2_FB03|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB03|Add1~18_combout\ = (!\PWM2_FB03|comp_out~q\ & \PWM2_FB03|Add1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB03|comp_out~q\,
	datad => \PWM2_FB03|Add1~0_combout\,
	combout => \PWM2_FB03|Add1~18_combout\);

-- Location: FF_X32_Y21_N7
\PWM2_FB03|var_Dead_Count2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FB03|Add1~18_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FB03|var_Dead_Count2\(0));

-- Location: LCCOMB_X28_Y21_N24
\PWM2_FB03|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB03|Equal1~0_combout\ = (!\PWM2_FB03|Add1~2_combout\ & (!\PWM2_FB03|comp_out~q\ & (\PWM2_FB03|Add1~4_combout\ & \PWM2_FB03|Add1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB03|Add1~2_combout\,
	datab => \PWM2_FB03|comp_out~q\,
	datac => \PWM2_FB03|Add1~4_combout\,
	datad => \PWM2_FB03|Add1~0_combout\,
	combout => \PWM2_FB03|Equal1~0_combout\);

-- Location: LCCOMB_X32_Y21_N10
\PWM2_FB03|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB03|Equal1~1_combout\ = (!\PWM2_FB03|Add1~16_combout\ & (\PWM2_FB03|Add1~8_combout\ & (!\PWM2_FB03|Add1~17_combout\ & \PWM2_FB03|Add1~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB03|Add1~16_combout\,
	datab => \PWM2_FB03|Add1~8_combout\,
	datac => \PWM2_FB03|Add1~17_combout\,
	datad => \PWM2_FB03|Add1~13_combout\,
	combout => \PWM2_FB03|Equal1~1_combout\);

-- Location: LCCOMB_X32_Y21_N0
\PWM2_FB03|port_PWM02~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB03|port_PWM02~0_combout\ = (\PWM2_FB03|comp_out~q\ & (\PWM2_FB03|Equal1~0_combout\ & ((\PWM2_FB03|Equal1~1_combout\)))) # (!\PWM2_FB03|comp_out~q\ & ((\PWM2_FB03|port_PWM02~q\) # ((\PWM2_FB03|Equal1~0_combout\ & \PWM2_FB03|Equal1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB03|comp_out~q\,
	datab => \PWM2_FB03|Equal1~0_combout\,
	datac => \PWM2_FB03|port_PWM02~q\,
	datad => \PWM2_FB03|Equal1~1_combout\,
	combout => \PWM2_FB03|port_PWM02~0_combout\);

-- Location: FF_X32_Y21_N1
\PWM2_FB03|port_PWM02\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FB03|port_PWM02~0_combout\,
	clrn => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FB03|port_PWM02~q\);

-- Location: LCCOMB_X21_Y21_N30
\PWM2_FB01|Add0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB01|Add0~19_combout\ = (\PWM2_FB01|comp_out~q\ & \PWM2_FB01|Add0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FB01|comp_out~q\,
	datad => \PWM2_FB01|Add0~2_combout\,
	combout => \PWM2_FB01|Add0~19_combout\);

-- Location: FF_X21_Y21_N31
\PWM2_FB01|var_Dead_Count1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FB01|Add0~19_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FB01|var_Dead_Count1\(1));

-- Location: LCCOMB_X21_Y21_N10
\PWM2_FB01|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB01|Add0~2_combout\ = (\PWM2_FB01|var_Dead_Count1\(1) & (!\PWM2_FB01|Add0~1\)) # (!\PWM2_FB01|var_Dead_Count1\(1) & ((\PWM2_FB01|Add0~1\) # (GND)))
-- \PWM2_FB01|Add0~3\ = CARRY((!\PWM2_FB01|Add0~1\) # (!\PWM2_FB01|var_Dead_Count1\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB01|var_Dead_Count1\(1),
	datad => VCC,
	cin => \PWM2_FB01|Add0~1\,
	combout => \PWM2_FB01|Add0~2_combout\,
	cout => \PWM2_FB01|Add0~3\);

-- Location: LCCOMB_X21_Y21_N12
\PWM2_FB01|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB01|Add0~4_combout\ = (\PWM2_FB01|var_Dead_Count1\(2) & (\PWM2_FB01|Add0~3\ $ (GND))) # (!\PWM2_FB01|var_Dead_Count1\(2) & (!\PWM2_FB01|Add0~3\ & VCC))
-- \PWM2_FB01|Add0~5\ = CARRY((\PWM2_FB01|var_Dead_Count1\(2) & !\PWM2_FB01|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB01|var_Dead_Count1\(2),
	datad => VCC,
	cin => \PWM2_FB01|Add0~3\,
	combout => \PWM2_FB01|Add0~4_combout\,
	cout => \PWM2_FB01|Add0~5\);

-- Location: LCCOMB_X21_Y21_N26
\PWM2_FB01|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB01|Add0~20_combout\ = (\PWM2_FB01|comp_out~q\ & \PWM2_FB01|Add0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FB01|comp_out~q\,
	datad => \PWM2_FB01|Add0~4_combout\,
	combout => \PWM2_FB01|Add0~20_combout\);

-- Location: FF_X21_Y21_N27
\PWM2_FB01|var_Dead_Count1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FB01|Add0~20_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FB01|var_Dead_Count1\(2));

-- Location: LCCOMB_X21_Y21_N14
\PWM2_FB01|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB01|Add0~6_combout\ = (\PWM2_FB01|var_Dead_Count1\(3) & (!\PWM2_FB01|Add0~5\)) # (!\PWM2_FB01|var_Dead_Count1\(3) & ((\PWM2_FB01|Add0~5\) # (GND)))
-- \PWM2_FB01|Add0~7\ = CARRY((!\PWM2_FB01|Add0~5\) # (!\PWM2_FB01|var_Dead_Count1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FB01|var_Dead_Count1\(3),
	datad => VCC,
	cin => \PWM2_FB01|Add0~5\,
	combout => \PWM2_FB01|Add0~6_combout\,
	cout => \PWM2_FB01|Add0~7\);

-- Location: LCCOMB_X21_Y21_N4
\PWM2_FB01|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB01|Add0~8_combout\ = (\PWM2_FB01|Add0~6_combout\ & \PWM2_FB01|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FB01|Add0~6_combout\,
	datad => \PWM2_FB01|comp_out~q\,
	combout => \PWM2_FB01|Add0~8_combout\);

-- Location: FF_X21_Y21_N5
\PWM2_FB01|var_Dead_Count1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FB01|Add0~8_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FB01|var_Dead_Count1\(3));

-- Location: LCCOMB_X21_Y21_N8
\PWM2_FB01|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB01|Add0~0_combout\ = (\PWM2_FB01|LessThan1~1_combout\ & (\PWM2_FB01|var_Dead_Count1\(0) $ (VCC))) # (!\PWM2_FB01|LessThan1~1_combout\ & (\PWM2_FB01|var_Dead_Count1\(0) & VCC))
-- \PWM2_FB01|Add0~1\ = CARRY((\PWM2_FB01|LessThan1~1_combout\ & \PWM2_FB01|var_Dead_Count1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB01|LessThan1~1_combout\,
	datab => \PWM2_FB01|var_Dead_Count1\(0),
	datad => VCC,
	combout => \PWM2_FB01|Add0~0_combout\,
	cout => \PWM2_FB01|Add0~1\);

-- Location: LCCOMB_X21_Y21_N0
\PWM2_FB01|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB01|Add0~18_combout\ = (\PWM2_FB01|Add0~0_combout\ & \PWM2_FB01|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FB01|Add0~0_combout\,
	datad => \PWM2_FB01|comp_out~q\,
	combout => \PWM2_FB01|Add0~18_combout\);

-- Location: FF_X21_Y21_N1
\PWM2_FB01|var_Dead_Count1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FB01|Add0~18_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FB01|var_Dead_Count1\(0));

-- Location: LCCOMB_X21_Y21_N22
\PWM2_FB01|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB01|LessThan1~0_combout\ = (((!\PWM2_FB01|var_Dead_Count1\(1) & !\PWM2_FB01|var_Dead_Count1\(0))) # (!\PWM2_FB01|var_Dead_Count1\(3))) # (!\PWM2_FB01|var_Dead_Count1\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB01|var_Dead_Count1\(2),
	datab => \PWM2_FB01|var_Dead_Count1\(3),
	datac => \PWM2_FB01|var_Dead_Count1\(1),
	datad => \PWM2_FB01|var_Dead_Count1\(0),
	combout => \PWM2_FB01|LessThan1~0_combout\);

-- Location: LCCOMB_X21_Y21_N16
\PWM2_FB01|Add0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB01|Add0~9_combout\ = (\PWM2_FB01|var_Dead_Count1\(4) & (\PWM2_FB01|Add0~7\ $ (GND))) # (!\PWM2_FB01|var_Dead_Count1\(4) & (!\PWM2_FB01|Add0~7\ & VCC))
-- \PWM2_FB01|Add0~10\ = CARRY((\PWM2_FB01|var_Dead_Count1\(4) & !\PWM2_FB01|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FB01|var_Dead_Count1\(4),
	datad => VCC,
	cin => \PWM2_FB01|Add0~7\,
	combout => \PWM2_FB01|Add0~9_combout\,
	cout => \PWM2_FB01|Add0~10\);

-- Location: LCCOMB_X21_Y21_N28
\PWM2_FB01|Add0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB01|Add0~17_combout\ = (\PWM2_FB01|comp_out~q\ & \PWM2_FB01|Add0~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FB01|comp_out~q\,
	datad => \PWM2_FB01|Add0~9_combout\,
	combout => \PWM2_FB01|Add0~17_combout\);

-- Location: FF_X21_Y21_N29
\PWM2_FB01|var_Dead_Count1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FB01|Add0~17_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FB01|var_Dead_Count1\(4));

-- Location: LCCOMB_X21_Y21_N18
\PWM2_FB01|Add0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB01|Add0~11_combout\ = (\PWM2_FB01|var_Dead_Count1\(5) & (!\PWM2_FB01|Add0~10\)) # (!\PWM2_FB01|var_Dead_Count1\(5) & ((\PWM2_FB01|Add0~10\) # (GND)))
-- \PWM2_FB01|Add0~12\ = CARRY((!\PWM2_FB01|Add0~10\) # (!\PWM2_FB01|var_Dead_Count1\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB01|var_Dead_Count1\(5),
	datad => VCC,
	cin => \PWM2_FB01|Add0~10\,
	combout => \PWM2_FB01|Add0~11_combout\,
	cout => \PWM2_FB01|Add0~12\);

-- Location: LCCOMB_X21_Y21_N6
\PWM2_FB01|Add0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB01|Add0~13_combout\ = (\PWM2_FB01|comp_out~q\ & \PWM2_FB01|Add0~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FB01|comp_out~q\,
	datad => \PWM2_FB01|Add0~11_combout\,
	combout => \PWM2_FB01|Add0~13_combout\);

-- Location: FF_X21_Y21_N7
\PWM2_FB01|var_Dead_Count1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FB01|Add0~13_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FB01|var_Dead_Count1\(5));

-- Location: LCCOMB_X21_Y21_N20
\PWM2_FB01|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB01|Add0~14_combout\ = \PWM2_FB01|var_Dead_Count1\(6) $ (!\PWM2_FB01|Add0~12\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB01|var_Dead_Count1\(6),
	cin => \PWM2_FB01|Add0~12\,
	combout => \PWM2_FB01|Add0~14_combout\);

-- Location: LCCOMB_X21_Y22_N30
\PWM2_FB01|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB01|Add0~16_combout\ = (\PWM2_FB01|Add0~14_combout\ & \PWM2_FB01|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM2_FB01|Add0~14_combout\,
	datad => \PWM2_FB01|comp_out~q\,
	combout => \PWM2_FB01|Add0~16_combout\);

-- Location: FF_X21_Y22_N31
\PWM2_FB01|var_Dead_Count1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FB01|Add0~16_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FB01|var_Dead_Count1\(6));

-- Location: LCCOMB_X21_Y21_N24
\PWM2_FB01|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB01|LessThan1~1_combout\ = (!\PWM2_FB01|var_Dead_Count1\(6) & (((\PWM2_FB01|LessThan1~0_combout\ & !\PWM2_FB01|var_Dead_Count1\(4))) # (!\PWM2_FB01|var_Dead_Count1\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB01|LessThan1~0_combout\,
	datab => \PWM2_FB01|var_Dead_Count1\(4),
	datac => \PWM2_FB01|var_Dead_Count1\(6),
	datad => \PWM2_FB01|var_Dead_Count1\(5),
	combout => \PWM2_FB01|LessThan1~1_combout\);

-- Location: LCCOMB_X21_Y21_N2
\PWM2_FB01|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB01|Equal0~0_combout\ = (!\PWM2_FB01|Add0~2_combout\ & (\PWM2_FB01|comp_out~q\ & (\PWM2_FB01|Add0~0_combout\ & \PWM2_FB01|Add0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB01|Add0~2_combout\,
	datab => \PWM2_FB01|comp_out~q\,
	datac => \PWM2_FB01|Add0~0_combout\,
	datad => \PWM2_FB01|Add0~4_combout\,
	combout => \PWM2_FB01|Equal0~0_combout\);

-- Location: LCCOMB_X20_Y21_N28
\PWM2_FB01|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB01|Equal0~1_combout\ = (\PWM2_FB01|Add0~13_combout\ & (\PWM2_FB01|Add0~8_combout\ & (!\PWM2_FB01|Add0~16_combout\ & !\PWM2_FB01|Add0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB01|Add0~13_combout\,
	datab => \PWM2_FB01|Add0~8_combout\,
	datac => \PWM2_FB01|Add0~16_combout\,
	datad => \PWM2_FB01|Add0~17_combout\,
	combout => \PWM2_FB01|Equal0~1_combout\);

-- Location: LCCOMB_X20_Y21_N4
\PWM2_FB01|port_PWM01~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB01|port_PWM01~0_combout\ = (\PWM2_FB01|Equal0~0_combout\ & ((\PWM2_FB01|Equal0~1_combout\) # ((\PWM2_FB01|port_PWM01~q\ & \PWM2_FB01|comp_out~q\)))) # (!\PWM2_FB01|Equal0~0_combout\ & (((\PWM2_FB01|port_PWM01~q\ & \PWM2_FB01|comp_out~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB01|Equal0~0_combout\,
	datab => \PWM2_FB01|Equal0~1_combout\,
	datac => \PWM2_FB01|port_PWM01~q\,
	datad => \PWM2_FB01|comp_out~q\,
	combout => \PWM2_FB01|port_PWM01~0_combout\);

-- Location: FF_X20_Y21_N5
\PWM2_FB01|port_PWM01\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FB01|port_PWM01~0_combout\,
	clrn => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FB01|port_PWM01~q\);

-- Location: FF_X25_Y23_N11
\PWM2_FB02|var_Dead_Count1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FB02|Add0~8_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FB02|var_Dead_Count1\(3));

-- Location: LCCOMB_X25_Y23_N22
\PWM2_FB02|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB02|Add0~6_combout\ = (\PWM2_FB02|var_Dead_Count1\(3) & (!\PWM2_FB02|Add0~5\)) # (!\PWM2_FB02|var_Dead_Count1\(3) & ((\PWM2_FB02|Add0~5\) # (GND)))
-- \PWM2_FB02|Add0~7\ = CARRY((!\PWM2_FB02|Add0~5\) # (!\PWM2_FB02|var_Dead_Count1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB02|var_Dead_Count1\(3),
	datad => VCC,
	cin => \PWM2_FB02|Add0~5\,
	combout => \PWM2_FB02|Add0~6_combout\,
	cout => \PWM2_FB02|Add0~7\);

-- Location: LCCOMB_X25_Y23_N24
\PWM2_FB02|Add0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB02|Add0~9_combout\ = (\PWM2_FB02|var_Dead_Count1\(4) & (\PWM2_FB02|Add0~7\ $ (GND))) # (!\PWM2_FB02|var_Dead_Count1\(4) & (!\PWM2_FB02|Add0~7\ & VCC))
-- \PWM2_FB02|Add0~10\ = CARRY((\PWM2_FB02|var_Dead_Count1\(4) & !\PWM2_FB02|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB02|var_Dead_Count1\(4),
	datad => VCC,
	cin => \PWM2_FB02|Add0~7\,
	combout => \PWM2_FB02|Add0~9_combout\,
	cout => \PWM2_FB02|Add0~10\);

-- Location: LCCOMB_X25_Y23_N14
\PWM2_FB02|Add0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB02|Add0~17_combout\ = (\PWM2_FB02|comp_out~q\ & \PWM2_FB02|Add0~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FB02|comp_out~q\,
	datad => \PWM2_FB02|Add0~9_combout\,
	combout => \PWM2_FB02|Add0~17_combout\);

-- Location: FF_X25_Y23_N15
\PWM2_FB02|var_Dead_Count1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FB02|Add0~17_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FB02|var_Dead_Count1\(4));

-- Location: LCCOMB_X25_Y23_N26
\PWM2_FB02|Add0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB02|Add0~11_combout\ = (\PWM2_FB02|var_Dead_Count1\(5) & (!\PWM2_FB02|Add0~10\)) # (!\PWM2_FB02|var_Dead_Count1\(5) & ((\PWM2_FB02|Add0~10\) # (GND)))
-- \PWM2_FB02|Add0~12\ = CARRY((!\PWM2_FB02|Add0~10\) # (!\PWM2_FB02|var_Dead_Count1\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FB02|var_Dead_Count1\(5),
	datad => VCC,
	cin => \PWM2_FB02|Add0~10\,
	combout => \PWM2_FB02|Add0~11_combout\,
	cout => \PWM2_FB02|Add0~12\);

-- Location: LCCOMB_X25_Y23_N8
\PWM2_FB02|Add0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB02|Add0~13_combout\ = (\PWM2_FB02|Add0~11_combout\ & \PWM2_FB02|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM2_FB02|Add0~11_combout\,
	datad => \PWM2_FB02|comp_out~q\,
	combout => \PWM2_FB02|Add0~13_combout\);

-- Location: FF_X25_Y23_N9
\PWM2_FB02|var_Dead_Count1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FB02|Add0~13_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FB02|var_Dead_Count1\(5));

-- Location: LCCOMB_X25_Y23_N16
\PWM2_FB02|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB02|Add0~0_combout\ = (\PWM2_FB02|LessThan1~1_combout\ & (\PWM2_FB02|var_Dead_Count1\(0) $ (VCC))) # (!\PWM2_FB02|LessThan1~1_combout\ & (\PWM2_FB02|var_Dead_Count1\(0) & VCC))
-- \PWM2_FB02|Add0~1\ = CARRY((\PWM2_FB02|LessThan1~1_combout\ & \PWM2_FB02|var_Dead_Count1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB02|LessThan1~1_combout\,
	datab => \PWM2_FB02|var_Dead_Count1\(0),
	datad => VCC,
	combout => \PWM2_FB02|Add0~0_combout\,
	cout => \PWM2_FB02|Add0~1\);

-- Location: LCCOMB_X25_Y22_N2
\PWM2_FB02|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB02|Add0~18_combout\ = (\PWM2_FB02|comp_out~q\ & \PWM2_FB02|Add0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB02|comp_out~q\,
	datad => \PWM2_FB02|Add0~0_combout\,
	combout => \PWM2_FB02|Add0~18_combout\);

-- Location: FF_X25_Y22_N3
\PWM2_FB02|var_Dead_Count1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FB02|Add0~18_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FB02|var_Dead_Count1\(0));

-- Location: LCCOMB_X25_Y23_N0
\PWM2_FB02|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB02|LessThan1~0_combout\ = (((!\PWM2_FB02|var_Dead_Count1\(1) & !\PWM2_FB02|var_Dead_Count1\(0))) # (!\PWM2_FB02|var_Dead_Count1\(2))) # (!\PWM2_FB02|var_Dead_Count1\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB02|var_Dead_Count1\(3),
	datab => \PWM2_FB02|var_Dead_Count1\(1),
	datac => \PWM2_FB02|var_Dead_Count1\(2),
	datad => \PWM2_FB02|var_Dead_Count1\(0),
	combout => \PWM2_FB02|LessThan1~0_combout\);

-- Location: LCCOMB_X25_Y23_N28
\PWM2_FB02|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB02|Add0~14_combout\ = \PWM2_FB02|Add0~12\ $ (!\PWM2_FB02|var_Dead_Count1\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \PWM2_FB02|var_Dead_Count1\(6),
	cin => \PWM2_FB02|Add0~12\,
	combout => \PWM2_FB02|Add0~14_combout\);

-- Location: LCCOMB_X25_Y23_N6
\PWM2_FB02|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB02|Add0~16_combout\ = (\PWM2_FB02|comp_out~q\ & \PWM2_FB02|Add0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FB02|comp_out~q\,
	datad => \PWM2_FB02|Add0~14_combout\,
	combout => \PWM2_FB02|Add0~16_combout\);

-- Location: FF_X25_Y23_N7
\PWM2_FB02|var_Dead_Count1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FB02|Add0~16_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FB02|var_Dead_Count1\(6));

-- Location: LCCOMB_X25_Y23_N12
\PWM2_FB02|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB02|LessThan1~1_combout\ = (!\PWM2_FB02|var_Dead_Count1\(6) & (((!\PWM2_FB02|var_Dead_Count1\(4) & \PWM2_FB02|LessThan1~0_combout\)) # (!\PWM2_FB02|var_Dead_Count1\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB02|var_Dead_Count1\(4),
	datab => \PWM2_FB02|var_Dead_Count1\(5),
	datac => \PWM2_FB02|LessThan1~0_combout\,
	datad => \PWM2_FB02|var_Dead_Count1\(6),
	combout => \PWM2_FB02|LessThan1~1_combout\);

-- Location: LCCOMB_X25_Y23_N18
\PWM2_FB02|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB02|Add0~2_combout\ = (\PWM2_FB02|var_Dead_Count1\(1) & (!\PWM2_FB02|Add0~1\)) # (!\PWM2_FB02|var_Dead_Count1\(1) & ((\PWM2_FB02|Add0~1\) # (GND)))
-- \PWM2_FB02|Add0~3\ = CARRY((!\PWM2_FB02|Add0~1\) # (!\PWM2_FB02|var_Dead_Count1\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FB02|var_Dead_Count1\(1),
	datad => VCC,
	cin => \PWM2_FB02|Add0~1\,
	combout => \PWM2_FB02|Add0~2_combout\,
	cout => \PWM2_FB02|Add0~3\);

-- Location: LCCOMB_X25_Y23_N4
\PWM2_FB02|Add0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB02|Add0~19_combout\ = (\PWM2_FB02|comp_out~q\ & \PWM2_FB02|Add0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FB02|comp_out~q\,
	datac => \PWM2_FB02|Add0~2_combout\,
	combout => \PWM2_FB02|Add0~19_combout\);

-- Location: FF_X25_Y23_N5
\PWM2_FB02|var_Dead_Count1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FB02|Add0~19_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FB02|var_Dead_Count1\(1));

-- Location: LCCOMB_X25_Y23_N20
\PWM2_FB02|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB02|Add0~4_combout\ = (\PWM2_FB02|var_Dead_Count1\(2) & (\PWM2_FB02|Add0~3\ $ (GND))) # (!\PWM2_FB02|var_Dead_Count1\(2) & (!\PWM2_FB02|Add0~3\ & VCC))
-- \PWM2_FB02|Add0~5\ = CARRY((\PWM2_FB02|var_Dead_Count1\(2) & !\PWM2_FB02|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB02|var_Dead_Count1\(2),
	datad => VCC,
	cin => \PWM2_FB02|Add0~3\,
	combout => \PWM2_FB02|Add0~4_combout\,
	cout => \PWM2_FB02|Add0~5\);

-- Location: LCCOMB_X25_Y24_N30
\PWM2_FB02|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB02|Add0~20_combout\ = (\PWM2_FB02|comp_out~q\ & \PWM2_FB02|Add0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM2_FB02|comp_out~q\,
	datad => \PWM2_FB02|Add0~4_combout\,
	combout => \PWM2_FB02|Add0~20_combout\);

-- Location: FF_X25_Y24_N31
\PWM2_FB02|var_Dead_Count1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FB02|Add0~20_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FB02|var_Dead_Count1\(2));

-- Location: LCCOMB_X25_Y23_N10
\PWM2_FB02|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB02|Add0~8_combout\ = (\PWM2_FB02|Add0~6_combout\ & \PWM2_FB02|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM2_FB02|Add0~6_combout\,
	datad => \PWM2_FB02|comp_out~q\,
	combout => \PWM2_FB02|Add0~8_combout\);

-- Location: LCCOMB_X25_Y23_N2
\PWM2_FB02|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB02|Equal0~1_combout\ = (\PWM2_FB02|Add0~8_combout\ & (!\PWM2_FB02|Add0~16_combout\ & (!\PWM2_FB02|Add0~17_combout\ & \PWM2_FB02|Add0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB02|Add0~8_combout\,
	datab => \PWM2_FB02|Add0~16_combout\,
	datac => \PWM2_FB02|Add0~17_combout\,
	datad => \PWM2_FB02|Add0~13_combout\,
	combout => \PWM2_FB02|Equal0~1_combout\);

-- Location: LCCOMB_X25_Y23_N30
\PWM2_FB02|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB02|Equal0~0_combout\ = (\PWM2_FB02|Add0~0_combout\ & (\PWM2_FB02|comp_out~q\ & (!\PWM2_FB02|Add0~2_combout\ & \PWM2_FB02|Add0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB02|Add0~0_combout\,
	datab => \PWM2_FB02|comp_out~q\,
	datac => \PWM2_FB02|Add0~2_combout\,
	datad => \PWM2_FB02|Add0~4_combout\,
	combout => \PWM2_FB02|Equal0~0_combout\);

-- Location: LCCOMB_X25_Y25_N30
\PWM2_FB02|port_PWM01~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB02|port_PWM01~0_combout\ = (\PWM2_FB02|comp_out~q\ & ((\PWM2_FB02|port_PWM01~q\) # ((\PWM2_FB02|Equal0~1_combout\ & \PWM2_FB02|Equal0~0_combout\)))) # (!\PWM2_FB02|comp_out~q\ & (\PWM2_FB02|Equal0~1_combout\ & ((\PWM2_FB02|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB02|comp_out~q\,
	datab => \PWM2_FB02|Equal0~1_combout\,
	datac => \PWM2_FB02|port_PWM01~q\,
	datad => \PWM2_FB02|Equal0~0_combout\,
	combout => \PWM2_FB02|port_PWM01~0_combout\);

-- Location: FF_X25_Y25_N31
\PWM2_FB02|port_PWM01\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FB02|port_PWM01~0_combout\,
	clrn => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FB02|port_PWM01~q\);

-- Location: LCCOMB_X34_Y29_N14
\PWM2_FB03|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB03|Add0~20_combout\ = (\PWM2_FB03|comp_out~q\ & \PWM2_FB03|Add0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FB03|comp_out~q\,
	datad => \PWM2_FB03|Add0~4_combout\,
	combout => \PWM2_FB03|Add0~20_combout\);

-- Location: FF_X34_Y29_N15
\PWM2_FB03|var_Dead_Count1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FB03|Add0~20_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FB03|var_Dead_Count1\(2));

-- Location: LCCOMB_X34_Y29_N20
\PWM2_FB03|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB03|Add0~4_combout\ = (\PWM2_FB03|var_Dead_Count1\(2) & (\PWM2_FB03|Add0~3\ $ (GND))) # (!\PWM2_FB03|var_Dead_Count1\(2) & (!\PWM2_FB03|Add0~3\ & VCC))
-- \PWM2_FB03|Add0~5\ = CARRY((\PWM2_FB03|var_Dead_Count1\(2) & !\PWM2_FB03|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FB03|var_Dead_Count1\(2),
	datad => VCC,
	cin => \PWM2_FB03|Add0~3\,
	combout => \PWM2_FB03|Add0~4_combout\,
	cout => \PWM2_FB03|Add0~5\);

-- Location: LCCOMB_X34_Y29_N22
\PWM2_FB03|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB03|Add0~6_combout\ = (\PWM2_FB03|var_Dead_Count1\(3) & (!\PWM2_FB03|Add0~5\)) # (!\PWM2_FB03|var_Dead_Count1\(3) & ((\PWM2_FB03|Add0~5\) # (GND)))
-- \PWM2_FB03|Add0~7\ = CARRY((!\PWM2_FB03|Add0~5\) # (!\PWM2_FB03|var_Dead_Count1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB03|var_Dead_Count1\(3),
	datad => VCC,
	cin => \PWM2_FB03|Add0~5\,
	combout => \PWM2_FB03|Add0~6_combout\,
	cout => \PWM2_FB03|Add0~7\);

-- Location: LCCOMB_X34_Y29_N12
\PWM2_FB03|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB03|Add0~8_combout\ = (\PWM2_FB03|Add0~6_combout\ & \PWM2_FB03|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM2_FB03|Add0~6_combout\,
	datad => \PWM2_FB03|comp_out~q\,
	combout => \PWM2_FB03|Add0~8_combout\);

-- Location: FF_X34_Y29_N13
\PWM2_FB03|var_Dead_Count1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FB03|Add0~8_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FB03|var_Dead_Count1\(3));

-- Location: LCCOMB_X34_Y29_N24
\PWM2_FB03|Add0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB03|Add0~9_combout\ = (\PWM2_FB03|var_Dead_Count1\(4) & (\PWM2_FB03|Add0~7\ $ (GND))) # (!\PWM2_FB03|var_Dead_Count1\(4) & (!\PWM2_FB03|Add0~7\ & VCC))
-- \PWM2_FB03|Add0~10\ = CARRY((\PWM2_FB03|var_Dead_Count1\(4) & !\PWM2_FB03|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FB03|var_Dead_Count1\(4),
	datad => VCC,
	cin => \PWM2_FB03|Add0~7\,
	combout => \PWM2_FB03|Add0~9_combout\,
	cout => \PWM2_FB03|Add0~10\);

-- Location: LCCOMB_X35_Y29_N18
\PWM2_FB03|Add0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB03|Add0~17_combout\ = (\PWM2_FB03|comp_out~q\ & \PWM2_FB03|Add0~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM2_FB03|comp_out~q\,
	datad => \PWM2_FB03|Add0~9_combout\,
	combout => \PWM2_FB03|Add0~17_combout\);

-- Location: FF_X35_Y29_N19
\PWM2_FB03|var_Dead_Count1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FB03|Add0~17_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FB03|var_Dead_Count1\(4));

-- Location: LCCOMB_X34_Y29_N26
\PWM2_FB03|Add0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB03|Add0~11_combout\ = (\PWM2_FB03|var_Dead_Count1\(5) & (!\PWM2_FB03|Add0~10\)) # (!\PWM2_FB03|var_Dead_Count1\(5) & ((\PWM2_FB03|Add0~10\) # (GND)))
-- \PWM2_FB03|Add0~12\ = CARRY((!\PWM2_FB03|Add0~10\) # (!\PWM2_FB03|var_Dead_Count1\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB03|var_Dead_Count1\(5),
	datad => VCC,
	cin => \PWM2_FB03|Add0~10\,
	combout => \PWM2_FB03|Add0~11_combout\,
	cout => \PWM2_FB03|Add0~12\);

-- Location: LCCOMB_X34_Y29_N30
\PWM2_FB03|Add0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB03|Add0~13_combout\ = (\PWM2_FB03|Add0~11_combout\ & \PWM2_FB03|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM2_FB03|Add0~11_combout\,
	datad => \PWM2_FB03|comp_out~q\,
	combout => \PWM2_FB03|Add0~13_combout\);

-- Location: FF_X34_Y29_N31
\PWM2_FB03|var_Dead_Count1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FB03|Add0~13_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FB03|var_Dead_Count1\(5));

-- Location: LCCOMB_X34_Y29_N28
\PWM2_FB03|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB03|Add0~14_combout\ = \PWM2_FB03|Add0~12\ $ (!\PWM2_FB03|var_Dead_Count1\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \PWM2_FB03|var_Dead_Count1\(6),
	cin => \PWM2_FB03|Add0~12\,
	combout => \PWM2_FB03|Add0~14_combout\);

-- Location: LCCOMB_X34_Y29_N0
\PWM2_FB03|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB03|Add0~16_combout\ = (\PWM2_FB03|comp_out~q\ & \PWM2_FB03|Add0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FB03|comp_out~q\,
	datad => \PWM2_FB03|Add0~14_combout\,
	combout => \PWM2_FB03|Add0~16_combout\);

-- Location: FF_X34_Y29_N1
\PWM2_FB03|var_Dead_Count1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FB03|Add0~16_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FB03|var_Dead_Count1\(6));

-- Location: LCCOMB_X34_Y29_N16
\PWM2_FB03|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB03|Add0~0_combout\ = (\PWM2_FB03|LessThan1~1_combout\ & (\PWM2_FB03|var_Dead_Count1\(0) $ (VCC))) # (!\PWM2_FB03|LessThan1~1_combout\ & (\PWM2_FB03|var_Dead_Count1\(0) & VCC))
-- \PWM2_FB03|Add0~1\ = CARRY((\PWM2_FB03|LessThan1~1_combout\ & \PWM2_FB03|var_Dead_Count1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB03|LessThan1~1_combout\,
	datab => \PWM2_FB03|var_Dead_Count1\(0),
	datad => VCC,
	combout => \PWM2_FB03|Add0~0_combout\,
	cout => \PWM2_FB03|Add0~1\);

-- Location: LCCOMB_X34_Y29_N8
\PWM2_FB03|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB03|Add0~18_combout\ = (\PWM2_FB03|comp_out~q\ & \PWM2_FB03|Add0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FB03|comp_out~q\,
	datad => \PWM2_FB03|Add0~0_combout\,
	combout => \PWM2_FB03|Add0~18_combout\);

-- Location: FF_X34_Y29_N9
\PWM2_FB03|var_Dead_Count1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FB03|Add0~18_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FB03|var_Dead_Count1\(0));

-- Location: LCCOMB_X34_Y29_N4
\PWM2_FB03|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB03|LessThan1~0_combout\ = (((!\PWM2_FB03|var_Dead_Count1\(0) & !\PWM2_FB03|var_Dead_Count1\(1))) # (!\PWM2_FB03|var_Dead_Count1\(2))) # (!\PWM2_FB03|var_Dead_Count1\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB03|var_Dead_Count1\(3),
	datab => \PWM2_FB03|var_Dead_Count1\(2),
	datac => \PWM2_FB03|var_Dead_Count1\(0),
	datad => \PWM2_FB03|var_Dead_Count1\(1),
	combout => \PWM2_FB03|LessThan1~0_combout\);

-- Location: LCCOMB_X34_Y29_N10
\PWM2_FB03|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB03|LessThan1~1_combout\ = (!\PWM2_FB03|var_Dead_Count1\(6) & (((\PWM2_FB03|LessThan1~0_combout\ & !\PWM2_FB03|var_Dead_Count1\(4))) # (!\PWM2_FB03|var_Dead_Count1\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB03|var_Dead_Count1\(5),
	datab => \PWM2_FB03|var_Dead_Count1\(6),
	datac => \PWM2_FB03|LessThan1~0_combout\,
	datad => \PWM2_FB03|var_Dead_Count1\(4),
	combout => \PWM2_FB03|LessThan1~1_combout\);

-- Location: LCCOMB_X34_Y29_N18
\PWM2_FB03|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB03|Add0~2_combout\ = (\PWM2_FB03|var_Dead_Count1\(1) & (!\PWM2_FB03|Add0~1\)) # (!\PWM2_FB03|var_Dead_Count1\(1) & ((\PWM2_FB03|Add0~1\) # (GND)))
-- \PWM2_FB03|Add0~3\ = CARRY((!\PWM2_FB03|Add0~1\) # (!\PWM2_FB03|var_Dead_Count1\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FB03|var_Dead_Count1\(1),
	datad => VCC,
	cin => \PWM2_FB03|Add0~1\,
	combout => \PWM2_FB03|Add0~2_combout\,
	cout => \PWM2_FB03|Add0~3\);

-- Location: LCCOMB_X34_Y29_N2
\PWM2_FB03|Add0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB03|Add0~19_combout\ = (\PWM2_FB03|comp_out~q\ & \PWM2_FB03|Add0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FB03|comp_out~q\,
	datac => \PWM2_FB03|Add0~2_combout\,
	combout => \PWM2_FB03|Add0~19_combout\);

-- Location: FF_X34_Y29_N3
\PWM2_FB03|var_Dead_Count1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FB03|Add0~19_combout\,
	ena => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FB03|var_Dead_Count1\(1));

-- Location: LCCOMB_X34_Y29_N6
\PWM2_FB03|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB03|Equal0~0_combout\ = (\PWM2_FB03|comp_out~q\ & (\PWM2_FB03|Add0~4_combout\ & (!\PWM2_FB03|Add0~2_combout\ & \PWM2_FB03|Add0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB03|comp_out~q\,
	datab => \PWM2_FB03|Add0~4_combout\,
	datac => \PWM2_FB03|Add0~2_combout\,
	datad => \PWM2_FB03|Add0~0_combout\,
	combout => \PWM2_FB03|Equal0~0_combout\);

-- Location: LCCOMB_X35_Y29_N28
\PWM2_FB03|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB03|Equal0~1_combout\ = (\PWM2_FB03|Add0~8_combout\ & (\PWM2_FB03|Add0~13_combout\ & (!\PWM2_FB03|Add0~16_combout\ & !\PWM2_FB03|Add0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB03|Add0~8_combout\,
	datab => \PWM2_FB03|Add0~13_combout\,
	datac => \PWM2_FB03|Add0~16_combout\,
	datad => \PWM2_FB03|Add0~17_combout\,
	combout => \PWM2_FB03|Equal0~1_combout\);

-- Location: LCCOMB_X35_Y29_N0
\PWM2_FB03|port_PWM01~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FB03|port_PWM01~0_combout\ = (\PWM2_FB03|comp_out~q\ & ((\PWM2_FB03|port_PWM01~q\) # ((\PWM2_FB03|Equal0~0_combout\ & \PWM2_FB03|Equal0~1_combout\)))) # (!\PWM2_FB03|comp_out~q\ & (\PWM2_FB03|Equal0~0_combout\ & ((\PWM2_FB03|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FB03|comp_out~q\,
	datab => \PWM2_FB03|Equal0~0_combout\,
	datac => \PWM2_FB03|port_PWM01~q\,
	datad => \PWM2_FB03|Equal0~1_combout\,
	combout => \PWM2_FB03|port_PWM01~0_combout\);

-- Location: FF_X35_Y29_N1
\PWM2_FB03|port_PWM01\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FB03|port_PWM01~0_combout\,
	clrn => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FB03|port_PWM01~q\);

-- Location: LCCOMB_X2_Y16_N4
\u6|th_ci[5]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_ci[5]~12_cout\ = CARRY((\u5|out_int\(15) & \u5|out_int\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u5|out_int\(15),
	datab => \u5|out_int\(14),
	datad => VCC,
	cout => \u6|th_ci[5]~12_cout\);

-- Location: LCCOMB_X2_Y16_N6
\u6|th_ci[5]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_ci[5]~14_cout\ = CARRY((!\u5|out_int\(16) & !\u6|th_ci[5]~12_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u5|out_int\(16),
	datad => VCC,
	cin => \u6|th_ci[5]~12_cout\,
	cout => \u6|th_ci[5]~14_cout\);

-- Location: LCCOMB_X2_Y16_N8
\u6|th_ci[5]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_ci[5]~16_cout\ = CARRY((\u5|out_int\(17) & !\u6|th_ci[5]~14_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u5|out_int\(17),
	datad => VCC,
	cin => \u6|th_ci[5]~14_cout\,
	cout => \u6|th_ci[5]~16_cout\);

-- Location: LCCOMB_X2_Y16_N10
\u6|th_ci[5]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_ci[5]~17_combout\ = (\u5|out_int\(18) & (\u6|th_ci[5]~16_cout\ & VCC)) # (!\u5|out_int\(18) & (!\u6|th_ci[5]~16_cout\))
-- \u6|th_ci[5]~18\ = CARRY((!\u5|out_int\(18) & !\u6|th_ci[5]~16_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u5|out_int\(18),
	datad => VCC,
	cin => \u6|th_ci[5]~16_cout\,
	combout => \u6|th_ci[5]~17_combout\,
	cout => \u6|th_ci[5]~18\);

-- Location: FF_X2_Y16_N11
\u6|th_ci[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_ci[5]~17_combout\,
	ena => \rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_ci\(5));

-- Location: LCCOMB_X21_Y9_N20
\u6|th_c[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_c[5]~feeder_combout\ = \u6|th_ci\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|th_ci\(5),
	combout => \u6|th_c[5]~feeder_combout\);

-- Location: FF_X21_Y9_N21
\u6|th_c[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_c[5]~feeder_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_c\(5));

-- Location: LCCOMB_X2_Y16_N12
\u6|th_ci[6]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_ci[6]~19_combout\ = (\u5|out_int\(19) & (\u6|th_ci[5]~18\ $ (GND))) # (!\u5|out_int\(19) & (!\u6|th_ci[5]~18\ & VCC))
-- \u6|th_ci[6]~20\ = CARRY((\u5|out_int\(19) & !\u6|th_ci[5]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u5|out_int\(19),
	datad => VCC,
	cin => \u6|th_ci[5]~18\,
	combout => \u6|th_ci[6]~19_combout\,
	cout => \u6|th_ci[6]~20\);

-- Location: FF_X2_Y16_N13
\u6|th_ci[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_ci[6]~19_combout\,
	ena => \rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_ci\(6));

-- Location: LCCOMB_X21_Y9_N26
\u6|th_c[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_c[6]~feeder_combout\ = \u6|th_ci\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|th_ci\(6),
	combout => \u6|th_c[6]~feeder_combout\);

-- Location: FF_X21_Y9_N27
\u6|th_c[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_c[6]~feeder_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_c\(6));

-- Location: LCCOMB_X2_Y16_N14
\u6|th_ci[7]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_ci[7]~21_combout\ = (\u5|out_int\(20) & (\u6|th_ci[6]~20\ & VCC)) # (!\u5|out_int\(20) & (!\u6|th_ci[6]~20\))
-- \u6|th_ci[7]~22\ = CARRY((!\u5|out_int\(20) & !\u6|th_ci[6]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u5|out_int\(20),
	datad => VCC,
	cin => \u6|th_ci[6]~20\,
	combout => \u6|th_ci[7]~21_combout\,
	cout => \u6|th_ci[7]~22\);

-- Location: FF_X2_Y16_N15
\u6|th_ci[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_ci[7]~21_combout\,
	ena => \rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_ci\(7));

-- Location: LCCOMB_X21_Y9_N12
\u6|th_c[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_c[7]~feeder_combout\ = \u6|th_ci\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|th_ci\(7),
	combout => \u6|th_c[7]~feeder_combout\);

-- Location: FF_X21_Y9_N13
\u6|th_c[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_c[7]~feeder_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_c\(7));

-- Location: LCCOMB_X2_Y16_N16
\u6|th_ci[8]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_ci[8]~23_combout\ = (\u5|out_int\(21) & (\u6|th_ci[7]~22\ $ (GND))) # (!\u5|out_int\(21) & (!\u6|th_ci[7]~22\ & VCC))
-- \u6|th_ci[8]~24\ = CARRY((\u5|out_int\(21) & !\u6|th_ci[7]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u5|out_int\(21),
	datad => VCC,
	cin => \u6|th_ci[7]~22\,
	combout => \u6|th_ci[8]~23_combout\,
	cout => \u6|th_ci[8]~24\);

-- Location: FF_X2_Y16_N17
\u6|th_ci[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_ci[8]~23_combout\,
	ena => \rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_ci\(8));

-- Location: LCCOMB_X21_Y9_N22
\u6|th_c[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_c[8]~feeder_combout\ = \u6|th_ci\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|th_ci\(8),
	combout => \u6|th_c[8]~feeder_combout\);

-- Location: FF_X21_Y9_N23
\u6|th_c[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_c[8]~feeder_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_c\(8));

-- Location: LCCOMB_X2_Y16_N18
\u6|th_ci[9]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_ci[9]~25_combout\ = (\u5|out_int\(22) & (\u6|th_ci[8]~24\ & VCC)) # (!\u5|out_int\(22) & (!\u6|th_ci[8]~24\))
-- \u6|th_ci[9]~26\ = CARRY((!\u5|out_int\(22) & !\u6|th_ci[8]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u5|out_int\(22),
	datad => VCC,
	cin => \u6|th_ci[8]~24\,
	combout => \u6|th_ci[9]~25_combout\,
	cout => \u6|th_ci[9]~26\);

-- Location: FF_X2_Y16_N19
\u6|th_ci[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_ci[9]~25_combout\,
	ena => \rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_ci\(9));

-- Location: LCCOMB_X21_Y9_N28
\u6|th_c[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_c[9]~feeder_combout\ = \u6|th_ci\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|th_ci\(9),
	combout => \u6|th_c[9]~feeder_combout\);

-- Location: FF_X21_Y9_N29
\u6|th_c[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_c[9]~feeder_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_c\(9));

-- Location: LCCOMB_X2_Y16_N20
\u6|th_ci[10]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_ci[10]~27_combout\ = (\u5|out_int\(23) & (\u6|th_ci[9]~26\ $ (GND))) # (!\u5|out_int\(23) & (!\u6|th_ci[9]~26\ & VCC))
-- \u6|th_ci[10]~28\ = CARRY((\u5|out_int\(23) & !\u6|th_ci[9]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u5|out_int\(23),
	datad => VCC,
	cin => \u6|th_ci[9]~26\,
	combout => \u6|th_ci[10]~27_combout\,
	cout => \u6|th_ci[10]~28\);

-- Location: FF_X2_Y16_N21
\u6|th_ci[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_ci[10]~27_combout\,
	ena => \rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_ci\(10));

-- Location: LCCOMB_X21_Y9_N18
\u6|th_c[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_c[10]~feeder_combout\ = \u6|th_ci\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|th_ci\(10),
	combout => \u6|th_c[10]~feeder_combout\);

-- Location: FF_X21_Y9_N19
\u6|th_c[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_c[10]~feeder_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_c\(10));

-- Location: LCCOMB_X2_Y16_N22
\u6|th_ci[11]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_ci[11]~29_combout\ = (\u5|out_int\(24) & (\u6|th_ci[10]~28\ & VCC)) # (!\u5|out_int\(24) & (!\u6|th_ci[10]~28\))
-- \u6|th_ci[11]~30\ = CARRY((!\u5|out_int\(24) & !\u6|th_ci[10]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u5|out_int\(24),
	datad => VCC,
	cin => \u6|th_ci[10]~28\,
	combout => \u6|th_ci[11]~29_combout\,
	cout => \u6|th_ci[11]~30\);

-- Location: FF_X2_Y16_N23
\u6|th_ci[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_ci[11]~29_combout\,
	ena => \rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_ci\(11));

-- Location: LCCOMB_X21_Y9_N24
\u6|th_c[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_c[11]~feeder_combout\ = \u6|th_ci\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|th_ci\(11),
	combout => \u6|th_c[11]~feeder_combout\);

-- Location: FF_X21_Y9_N25
\u6|th_c[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_c[11]~feeder_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_c\(11));

-- Location: LCCOMB_X2_Y16_N24
\u6|th_ci[12]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_ci[12]~31_combout\ = (\u5|out_int\(25) & (\u6|th_ci[11]~30\ $ (GND))) # (!\u5|out_int\(25) & (!\u6|th_ci[11]~30\ & VCC))
-- \u6|th_ci[12]~32\ = CARRY((\u5|out_int\(25) & !\u6|th_ci[11]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u5|out_int\(25),
	datad => VCC,
	cin => \u6|th_ci[11]~30\,
	combout => \u6|th_ci[12]~31_combout\,
	cout => \u6|th_ci[12]~32\);

-- Location: FF_X2_Y16_N25
\u6|th_ci[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_ci[12]~31_combout\,
	ena => \rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_ci\(12));

-- Location: LCCOMB_X21_Y9_N14
\u6|th_c[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_c[12]~feeder_combout\ = \u6|th_ci\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u6|th_ci\(12),
	combout => \u6|th_c[12]~feeder_combout\);

-- Location: FF_X21_Y9_N15
\u6|th_c[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_c[12]~feeder_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_c\(12));

-- Location: LCCOMB_X2_Y16_N26
\u6|th_ci[13]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_ci[13]~33_combout\ = (\u5|out_int\(26) & (\u6|th_ci[12]~32\ & VCC)) # (!\u5|out_int\(26) & (!\u6|th_ci[12]~32\))
-- \u6|th_ci[13]~34\ = CARRY((!\u5|out_int\(26) & !\u6|th_ci[12]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u5|out_int\(26),
	datad => VCC,
	cin => \u6|th_ci[12]~32\,
	combout => \u6|th_ci[13]~33_combout\,
	cout => \u6|th_ci[13]~34\);

-- Location: FF_X2_Y16_N27
\u6|th_ci[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_ci[13]~33_combout\,
	ena => \rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_ci\(13));

-- Location: LCCOMB_X21_Y9_N0
\u6|th_c[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_c[13]~feeder_combout\ = \u6|th_ci\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|th_ci\(13),
	combout => \u6|th_c[13]~feeder_combout\);

-- Location: FF_X21_Y9_N1
\u6|th_c[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_c[13]~feeder_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_c\(13));

-- Location: LCCOMB_X2_Y16_N28
\u6|th_ci[14]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_ci[14]~35_combout\ = (\u5|out_int\(27) & (\u6|th_ci[13]~34\ $ (GND))) # (!\u5|out_int\(27) & (!\u6|th_ci[13]~34\ & VCC))
-- \u6|th_ci[14]~36\ = CARRY((\u5|out_int\(27) & !\u6|th_ci[13]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u5|out_int\(27),
	datad => VCC,
	cin => \u6|th_ci[13]~34\,
	combout => \u6|th_ci[14]~35_combout\,
	cout => \u6|th_ci[14]~36\);

-- Location: FF_X2_Y16_N29
\u6|th_ci[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_ci[14]~35_combout\,
	ena => \rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_ci\(14));

-- Location: LCCOMB_X21_Y9_N30
\u6|th_c[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_c[14]~feeder_combout\ = \u6|th_ci\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|th_ci\(14),
	combout => \u6|th_c[14]~feeder_combout\);

-- Location: FF_X21_Y9_N31
\u6|th_c[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_c[14]~feeder_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_c\(14));

-- Location: LCCOMB_X2_Y16_N30
\u6|th_ci[15]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_ci[15]~37_combout\ = \u6|th_ci[14]~36\ $ (\u5|out_int\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u5|out_int\(28),
	cin => \u6|th_ci[14]~36\,
	combout => \u6|th_ci[15]~37_combout\);

-- Location: FF_X2_Y16_N31
\u6|th_ci[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_ci[15]~37_combout\,
	ena => \rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_ci\(15));

-- Location: LCCOMB_X21_Y9_N8
\u6|th_c[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u6|th_c[15]~feeder_combout\ = \u6|th_ci\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u6|th_ci\(15),
	combout => \u6|th_c[15]~feeder_combout\);

-- Location: FF_X21_Y9_N9
\u6|th_c[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u1|clk_out_bi~clkctrl_outclk\,
	d => \u6|th_c[15]~feeder_combout\,
	clrn => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u6|th_c\(15));

-- Location: M9K_X22_Y10_N0
\usin_c|Mux6_rtl_0|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"55555555555554444444444444444444444444444444444444444444444444444444444444443333333333333333333333333333333333333333333333333333333333333333333222222222222222222222222222222222222222222222222222222222222222222222222211111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111112222222222222222222222222222222222222222222222222222222222222222222222222333333333333333333333333333333333333333333333333333333333333333333344444444444444444444444444444444444444444444444444444444444444455555555555555",
	mem_init1 => X"555555555555555555555555555555555555555555555555566666666666666666666666666666666666666666666666666666666666666667777777777777777777777777777777777777777777777777777777777777777777777888888888888888888888888888888888888888888888888888888888888888888888888888888888999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
	mem_init0 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999998888888888888888888888888888888888888888888888888888888888888888888888888888888887777777777777777777777777777777777777777777777777777777777777777777777666666666666666666666666666666666666666666666666666666666666666655555555555555555555555555555555555555555555555555",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "DE0_NANO_PWM.DE0_NANO_PWM2.rtl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "tabela_sin:usin_c|altsyncram:Mux6_rtl_0|altsyncram_fk01:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 11,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portaaddr => \usin_c|Mux6_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \usin_c|Mux6_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: M9K_X22_Y9_N0
\usin_c|Mux6_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"9111188880000FFFF7777EEEE6666DDDD5555CCCC4444BBBB333AAAA22229999111188880000FFFF7777EEEE66666DDDD5555CCCC4444BBBB3333AAAA2222299991111888800000FFFF7777EEEEE6666DDDDD5555CCCCC4444BBBBB3333AAAAA222229999911111888800000FFFFF77777EEEEEE66666DDDDD55555CCCCCC44444BBBBBB333333AAAAA22222299999991111118888880000000FFFFFF7777777EEEEEEEE6666666DDDDDDDD55555555CCCCCCCC444444444BBBBBBBBBB3333333333AAAAAAAAAAA22222222222299999999999999111111111111111188888888888888888888880000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000008888888888888888888888111111111111111199999999999999222222222222AAAAAAAAAAA3333333333BBBBBBBBBB444444444CCCCCCCC55555555DDDDDDDD6666666EEEEEEEE7777777FFFFFF00000008888881111119999999222222AAAAA333333BBBBBB44444CCCCCC55555DDDDD66666EEEEEE77777FFFFF000008888111119999922222AAAAA3333BBBBB4444CCCCC5555DDDDD6666EEEEE7777FFFF0000088881111999922222AAAA3333BBBB4444CCCC5555DDDD66666EEEE7777FFFF00008888111199992222AAAA333BBBB4444CCCC5555DDDD6666EEEE7777FFFF00008888111199",
	mem_init1 => X"92222AAAA3333BBBB4444CCCC5555DDDD6666EEEE7777FFFF0008888111199992222AAAA3333BBBB4444CCCC55555DDDD6666EEEE7777FFFF000088881111199992222AAAA33333BBBB4444CCCCC5555DDDDD6666EEEEE7777FFFFF000088888111119999922222AAAA33333BBBBB44444CCCCCC55555DDDDD66666EEEEEE77777FFFFFF000000888881111119999999222222AAAAAA3333333BBBBBB4444444CCCCCCCC5555555DDDDDDDD66666666EEEEEEEE777777777FFFFFFFFFF000000000088888888888111111111111999999999999992222222222222222AAAAAAAAAAAAAAAAAAAAAA3333333333333333333333333333333333333333333333333",
	mem_init0 => X"333333333333333333333333333333333333333333333333AAAAAAAAAAAAAAAAAAAAAA222222222222222299999999999999111111111111888888888880000000000FFFFFFFFFF777777777EEEEEEEE66666666DDDDDDDD5555555CCCCCCCC4444444BBBBBB3333333AAAAAA222222999999911111188888000000FFFFFF77777EEEEEE66666DDDDD55555CCCCCC44444BBBBB33333AAAA222229999911111888880000FFFFF7777EEEEE6666DDDDD5555CCCCC4444BBBB33333AAAA222299991111188880000FFFF7777EEEE6666DDDD55555CCCC4444BBBB3333AAAA2222999911118888000FFFF7777EEEE6666DDDD5555CCCC4444BBBB3333AAAA222299",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "DE0_NANO_PWM.DE0_NANO_PWM2.rtl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "tabela_sin:usin_c|altsyncram:Mux6_rtl_0|altsyncram_fk01:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 11,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portaaddr => \usin_c|Mux6_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \usin_c|Mux6_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M9K_X22_Y8_N0
\usin_c|Mux6_rtl_0|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"47564756475647564756431203120312031203120312031203647564756475647564756475647564756475647312031203120312031203564756475647312031203564756473120312475647312031647562031247562031647512035647312475120756403164031647312473124731247316403164035620751247316403512473164075124035124735624735624035124075162073562407516247351620735162403516240735162407351624073516240735516240735516240073511624007355166240073351162240077355116224400773355116622440077333551116662244400007773333555511116666622222224444444440000000000000",
	mem_init2 => X"00000000000044444444422222226666611115555333377700004442266611155333770044226611553377004422611553770042261153370042661553700426115370042615537042615537042615370426153704261537042615304261537026153742615704265370261570421530426537426537421530421570461374215304613742157026530461304613742137421374213746130461304657021574213746530215746130265742130265746130213746574213021374657465302130213746574657465302130213021302130213746574657465746574657465746574657465746302130213021302130213021302134657465746574657465741",
	mem_init1 => X"30213021302130213021346574657465746574657465746574130213021302130213021302130213021302130465746574657465746574213021302130465746574213021304657465302130465746130215746530215746130265742130465302657021374613746130465304653046530461374613742157026530461374265304613702653742653042153042153742653702615704215370261530426157042615374261537042615370426153704261537042261537042261537704266153770422611537704426615537700422661553377004422661155337700444226661115533377770004444222266661111155555553333333337777777777777",
	mem_init0 => X"77777777777733333333355555551111166662222444400077773335511166622444007733551166224400773355166224007735516624407735116224077351662407735162240735162240735162407351624073516240735162473516240751624035162073512407516207356247351240351240356247356207316403562473164035620751247316473164035640356403564031647316473120756203564031247562031647512035647512031647564031203564756403120312475647564031203120312475647564756475647564031203120312031203120312031203120312031475647564756475647564756475643120312031203120312031",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "DE0_NANO_PWM.DE0_NANO_PWM2.rtl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "tabela_sin:usin_c|altsyncram:Mux6_rtl_0|altsyncram_fk01:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 11,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portaaddr => \usin_c|Mux6_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \usin_c|Mux6_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LCCOMB_X27_Y20_N10
\PWM1_FC01|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC01|LessThan0~3_cout\ = CARRY((!\ucr5|c_int\(0) & \PWM2_FC03|comp_int\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr5|c_int\(0),
	datab => \PWM2_FC03|comp_int\(0),
	datad => VCC,
	cout => \PWM1_FC01|LessThan0~3_cout\);

-- Location: LCCOMB_X27_Y20_N12
\PWM1_FC01|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC01|LessThan0~5_cout\ = CARRY((\ucr1|c_int\(1) & ((!\PWM1_FC01|LessThan0~3_cout\) # (!\PWM2_FC03|comp_int\(1)))) # (!\ucr1|c_int\(1) & (!\PWM2_FC03|comp_int\(1) & !\PWM1_FC01|LessThan0~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr1|c_int\(1),
	datab => \PWM2_FC03|comp_int\(1),
	datad => VCC,
	cin => \PWM1_FC01|LessThan0~3_cout\,
	cout => \PWM1_FC01|LessThan0~5_cout\);

-- Location: LCCOMB_X27_Y20_N14
\PWM1_FC01|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC01|LessThan0~7_cout\ = CARRY((\PWM2_FC03|comp_int\(2) & ((!\PWM1_FC01|LessThan0~5_cout\) # (!\ucr1|c_int\(2)))) # (!\PWM2_FC03|comp_int\(2) & (!\ucr1|c_int\(2) & !\PWM1_FC01|LessThan0~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC03|comp_int\(2),
	datab => \ucr1|c_int\(2),
	datad => VCC,
	cin => \PWM1_FC01|LessThan0~5_cout\,
	cout => \PWM1_FC01|LessThan0~7_cout\);

-- Location: LCCOMB_X27_Y20_N16
\PWM1_FC01|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC01|LessThan0~9_cout\ = CARRY((\ucr1|c_int\(3) & ((!\PWM1_FC01|LessThan0~7_cout\) # (!\PWM2_FC03|comp_int\(3)))) # (!\ucr1|c_int\(3) & (!\PWM2_FC03|comp_int\(3) & !\PWM1_FC01|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr1|c_int\(3),
	datab => \PWM2_FC03|comp_int\(3),
	datad => VCC,
	cin => \PWM1_FC01|LessThan0~7_cout\,
	cout => \PWM1_FC01|LessThan0~9_cout\);

-- Location: LCCOMB_X27_Y20_N18
\PWM1_FC01|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC01|LessThan0~11_cout\ = CARRY((\ucr1|c_int\(4) & (\PWM2_FC03|comp_int\(4) & !\PWM1_FC01|LessThan0~9_cout\)) # (!\ucr1|c_int\(4) & ((\PWM2_FC03|comp_int\(4)) # (!\PWM1_FC01|LessThan0~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr1|c_int\(4),
	datab => \PWM2_FC03|comp_int\(4),
	datad => VCC,
	cin => \PWM1_FC01|LessThan0~9_cout\,
	cout => \PWM1_FC01|LessThan0~11_cout\);

-- Location: LCCOMB_X27_Y20_N20
\PWM1_FC01|LessThan0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC01|LessThan0~13_cout\ = CARRY((\ucr1|c_int\(5) & ((!\PWM1_FC01|LessThan0~11_cout\) # (!\PWM2_FC03|comp_int\(5)))) # (!\ucr1|c_int\(5) & (!\PWM2_FC03|comp_int\(5) & !\PWM1_FC01|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr1|c_int\(5),
	datab => \PWM2_FC03|comp_int\(5),
	datad => VCC,
	cin => \PWM1_FC01|LessThan0~11_cout\,
	cout => \PWM1_FC01|LessThan0~13_cout\);

-- Location: LCCOMB_X27_Y20_N22
\PWM1_FC01|LessThan0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC01|LessThan0~15_cout\ = CARRY((\PWM2_FC03|comp_int\(6) & ((!\PWM1_FC01|LessThan0~13_cout\) # (!\ucr1|c_int\(6)))) # (!\PWM2_FC03|comp_int\(6) & (!\ucr1|c_int\(6) & !\PWM1_FC01|LessThan0~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC03|comp_int\(6),
	datab => \ucr1|c_int\(6),
	datad => VCC,
	cin => \PWM1_FC01|LessThan0~13_cout\,
	cout => \PWM1_FC01|LessThan0~15_cout\);

-- Location: LCCOMB_X27_Y20_N24
\PWM1_FC01|LessThan0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC01|LessThan0~17_cout\ = CARRY((\ucr1|c_int\(7) & ((!\PWM1_FC01|LessThan0~15_cout\) # (!\PWM2_FC03|comp_int\(7)))) # (!\ucr1|c_int\(7) & (!\PWM2_FC03|comp_int\(7) & !\PWM1_FC01|LessThan0~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr1|c_int\(7),
	datab => \PWM2_FC03|comp_int\(7),
	datad => VCC,
	cin => \PWM1_FC01|LessThan0~15_cout\,
	cout => \PWM1_FC01|LessThan0~17_cout\);

-- Location: LCCOMB_X27_Y20_N26
\PWM1_FC01|LessThan0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC01|LessThan0~19_cout\ = CARRY((\PWM2_FC03|comp_int\(8) & ((!\PWM1_FC01|LessThan0~17_cout\) # (!\ucr1|c_int\(8)))) # (!\PWM2_FC03|comp_int\(8) & (!\ucr1|c_int\(8) & !\PWM1_FC01|LessThan0~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC03|comp_int\(8),
	datab => \ucr1|c_int\(8),
	datad => VCC,
	cin => \PWM1_FC01|LessThan0~17_cout\,
	cout => \PWM1_FC01|LessThan0~19_cout\);

-- Location: LCCOMB_X27_Y20_N28
\PWM1_FC01|LessThan0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC01|LessThan0~21_cout\ = CARRY((\PWM2_FC03|comp_int\(9) & (\ucr1|c_int\(9) & !\PWM1_FC01|LessThan0~19_cout\)) # (!\PWM2_FC03|comp_int\(9) & ((\ucr1|c_int\(9)) # (!\PWM1_FC01|LessThan0~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC03|comp_int\(9),
	datab => \ucr1|c_int\(9),
	datad => VCC,
	cin => \PWM1_FC01|LessThan0~19_cout\,
	cout => \PWM1_FC01|LessThan0~21_cout\);

-- Location: LCCOMB_X27_Y20_N30
\PWM1_FC01|LessThan0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC01|LessThan0~22_combout\ = (\ucr1|c_int\(10) & (!\PWM1_FC01|LessThan0~21_cout\ & \PWM2_FC03|comp_int\(10))) # (!\ucr1|c_int\(10) & ((\PWM2_FC03|comp_int\(10)) # (!\PWM1_FC01|LessThan0~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr1|c_int\(10),
	datad => \PWM2_FC03|comp_int\(10),
	cin => \PWM1_FC01|LessThan0~21_cout\,
	combout => \PWM1_FC01|LessThan0~22_combout\);

-- Location: LCCOMB_X27_Y20_N6
\PWM1_FC01|LessThan0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC01|LessThan0~24_combout\ = (\ucr1|c_int\(15)) # ((!\PWM1_FA01|LessThan0~24_combout\) # (!\PWM1_FC01|LessThan0~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr1|c_int\(15),
	datac => \PWM1_FC01|LessThan0~22_combout\,
	datad => \PWM1_FA01|LessThan0~24_combout\,
	combout => \PWM1_FC01|LessThan0~24_combout\);

-- Location: LCCOMB_X28_Y22_N30
\comb~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb~2_combout\ = (\en_PWM~q\) # (!\SW[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SW[2]~input_o\,
	datad => \en_PWM~q\,
	combout => \comb~2_combout\);

-- Location: FF_X27_Y20_N7
\PWM1_FC01|comp_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FC01|LessThan0~24_combout\,
	clrn => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FC01|comp_out~q\);

-- Location: LCCOMB_X29_Y18_N16
\PWM1_FC01|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC01|Add0~20_combout\ = (\PWM1_FC01|Add0~4_combout\ & \PWM1_FC01|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FC01|Add0~4_combout\,
	datac => \PWM1_FC01|comp_out~q\,
	combout => \PWM1_FC01|Add0~20_combout\);

-- Location: FF_X29_Y18_N17
\PWM1_FC01|var_Dead_Count1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FC01|Add0~20_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FC01|var_Dead_Count1\(2));

-- Location: LCCOMB_X31_Y18_N4
\PWM1_FC01|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC01|Add0~4_combout\ = (\PWM1_FC01|var_Dead_Count1\(2) & (\PWM1_FC01|Add0~3\ $ (GND))) # (!\PWM1_FC01|var_Dead_Count1\(2) & (!\PWM1_FC01|Add0~3\ & VCC))
-- \PWM1_FC01|Add0~5\ = CARRY((\PWM1_FC01|var_Dead_Count1\(2) & !\PWM1_FC01|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FC01|var_Dead_Count1\(2),
	datad => VCC,
	cin => \PWM1_FC01|Add0~3\,
	combout => \PWM1_FC01|Add0~4_combout\,
	cout => \PWM1_FC01|Add0~5\);

-- Location: LCCOMB_X31_Y18_N6
\PWM1_FC01|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC01|Add0~6_combout\ = (\PWM1_FC01|var_Dead_Count1\(3) & (!\PWM1_FC01|Add0~5\)) # (!\PWM1_FC01|var_Dead_Count1\(3) & ((\PWM1_FC01|Add0~5\) # (GND)))
-- \PWM1_FC01|Add0~7\ = CARRY((!\PWM1_FC01|Add0~5\) # (!\PWM1_FC01|var_Dead_Count1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FC01|var_Dead_Count1\(3),
	datad => VCC,
	cin => \PWM1_FC01|Add0~5\,
	combout => \PWM1_FC01|Add0~6_combout\,
	cout => \PWM1_FC01|Add0~7\);

-- Location: LCCOMB_X31_Y18_N30
\PWM1_FC01|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC01|Add0~8_combout\ = (\PWM1_FC01|comp_out~q\ & \PWM1_FC01|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FC01|comp_out~q\,
	datad => \PWM1_FC01|Add0~6_combout\,
	combout => \PWM1_FC01|Add0~8_combout\);

-- Location: FF_X31_Y18_N31
\PWM1_FC01|var_Dead_Count1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FC01|Add0~8_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FC01|var_Dead_Count1\(3));

-- Location: LCCOMB_X31_Y18_N8
\PWM1_FC01|Add0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC01|Add0~9_combout\ = (\PWM1_FC01|var_Dead_Count1\(4) & (\PWM1_FC01|Add0~7\ $ (GND))) # (!\PWM1_FC01|var_Dead_Count1\(4) & (!\PWM1_FC01|Add0~7\ & VCC))
-- \PWM1_FC01|Add0~10\ = CARRY((\PWM1_FC01|var_Dead_Count1\(4) & !\PWM1_FC01|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FC01|var_Dead_Count1\(4),
	datad => VCC,
	cin => \PWM1_FC01|Add0~7\,
	combout => \PWM1_FC01|Add0~9_combout\,
	cout => \PWM1_FC01|Add0~10\);

-- Location: LCCOMB_X31_Y18_N14
\PWM1_FC01|Add0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC01|Add0~17_combout\ = (\PWM1_FC01|comp_out~q\ & \PWM1_FC01|Add0~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FC01|comp_out~q\,
	datac => \PWM1_FC01|Add0~9_combout\,
	combout => \PWM1_FC01|Add0~17_combout\);

-- Location: FF_X31_Y18_N15
\PWM1_FC01|var_Dead_Count1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FC01|Add0~17_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FC01|var_Dead_Count1\(4));

-- Location: LCCOMB_X31_Y18_N10
\PWM1_FC01|Add0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC01|Add0~11_combout\ = (\PWM1_FC01|var_Dead_Count1\(5) & (!\PWM1_FC01|Add0~10\)) # (!\PWM1_FC01|var_Dead_Count1\(5) & ((\PWM1_FC01|Add0~10\) # (GND)))
-- \PWM1_FC01|Add0~12\ = CARRY((!\PWM1_FC01|Add0~10\) # (!\PWM1_FC01|var_Dead_Count1\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FC01|var_Dead_Count1\(5),
	datad => VCC,
	cin => \PWM1_FC01|Add0~10\,
	combout => \PWM1_FC01|Add0~11_combout\,
	cout => \PWM1_FC01|Add0~12\);

-- Location: LCCOMB_X31_Y18_N20
\PWM1_FC01|Add0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC01|Add0~13_combout\ = (\PWM1_FC01|comp_out~q\ & \PWM1_FC01|Add0~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FC01|comp_out~q\,
	datad => \PWM1_FC01|Add0~11_combout\,
	combout => \PWM1_FC01|Add0~13_combout\);

-- Location: FF_X31_Y18_N21
\PWM1_FC01|var_Dead_Count1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FC01|Add0~13_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FC01|var_Dead_Count1\(5));

-- Location: LCCOMB_X31_Y18_N12
\PWM1_FC01|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC01|Add0~14_combout\ = \PWM1_FC01|var_Dead_Count1\(6) $ (!\PWM1_FC01|Add0~12\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FC01|var_Dead_Count1\(6),
	cin => \PWM1_FC01|Add0~12\,
	combout => \PWM1_FC01|Add0~14_combout\);

-- Location: LCCOMB_X31_Y18_N26
\PWM1_FC01|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC01|Add0~16_combout\ = (\PWM1_FC01|comp_out~q\ & \PWM1_FC01|Add0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FC01|comp_out~q\,
	datad => \PWM1_FC01|Add0~14_combout\,
	combout => \PWM1_FC01|Add0~16_combout\);

-- Location: FF_X31_Y18_N27
\PWM1_FC01|var_Dead_Count1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FC01|Add0~16_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FC01|var_Dead_Count1\(6));

-- Location: LCCOMB_X31_Y18_N0
\PWM1_FC01|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC01|Add0~0_combout\ = (\PWM1_FC01|LessThan1~1_combout\ & (\PWM1_FC01|var_Dead_Count1\(0) $ (VCC))) # (!\PWM1_FC01|LessThan1~1_combout\ & (\PWM1_FC01|var_Dead_Count1\(0) & VCC))
-- \PWM1_FC01|Add0~1\ = CARRY((\PWM1_FC01|LessThan1~1_combout\ & \PWM1_FC01|var_Dead_Count1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FC01|LessThan1~1_combout\,
	datab => \PWM1_FC01|var_Dead_Count1\(0),
	datad => VCC,
	combout => \PWM1_FC01|Add0~0_combout\,
	cout => \PWM1_FC01|Add0~1\);

-- Location: LCCOMB_X31_Y18_N18
\PWM1_FC01|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC01|Add0~18_combout\ = (\PWM1_FC01|comp_out~q\ & \PWM1_FC01|Add0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FC01|comp_out~q\,
	datad => \PWM1_FC01|Add0~0_combout\,
	combout => \PWM1_FC01|Add0~18_combout\);

-- Location: FF_X31_Y18_N19
\PWM1_FC01|var_Dead_Count1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FC01|Add0~18_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FC01|var_Dead_Count1\(0));

-- Location: LCCOMB_X31_Y18_N16
\PWM1_FC01|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC01|LessThan1~0_combout\ = (((!\PWM1_FC01|var_Dead_Count1\(1) & !\PWM1_FC01|var_Dead_Count1\(0))) # (!\PWM1_FC01|var_Dead_Count1\(2))) # (!\PWM1_FC01|var_Dead_Count1\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FC01|var_Dead_Count1\(3),
	datab => \PWM1_FC01|var_Dead_Count1\(1),
	datac => \PWM1_FC01|var_Dead_Count1\(2),
	datad => \PWM1_FC01|var_Dead_Count1\(0),
	combout => \PWM1_FC01|LessThan1~0_combout\);

-- Location: LCCOMB_X31_Y18_N24
\PWM1_FC01|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC01|LessThan1~1_combout\ = (!\PWM1_FC01|var_Dead_Count1\(6) & (((!\PWM1_FC01|var_Dead_Count1\(4) & \PWM1_FC01|LessThan1~0_combout\)) # (!\PWM1_FC01|var_Dead_Count1\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FC01|var_Dead_Count1\(6),
	datab => \PWM1_FC01|var_Dead_Count1\(5),
	datac => \PWM1_FC01|var_Dead_Count1\(4),
	datad => \PWM1_FC01|LessThan1~0_combout\,
	combout => \PWM1_FC01|LessThan1~1_combout\);

-- Location: LCCOMB_X31_Y18_N2
\PWM1_FC01|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC01|Add0~2_combout\ = (\PWM1_FC01|var_Dead_Count1\(1) & (!\PWM1_FC01|Add0~1\)) # (!\PWM1_FC01|var_Dead_Count1\(1) & ((\PWM1_FC01|Add0~1\) # (GND)))
-- \PWM1_FC01|Add0~3\ = CARRY((!\PWM1_FC01|Add0~1\) # (!\PWM1_FC01|var_Dead_Count1\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FC01|var_Dead_Count1\(1),
	datad => VCC,
	cin => \PWM1_FC01|Add0~1\,
	combout => \PWM1_FC01|Add0~2_combout\,
	cout => \PWM1_FC01|Add0~3\);

-- Location: LCCOMB_X31_Y18_N28
\PWM1_FC01|Add0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC01|Add0~19_combout\ = (\PWM1_FC01|comp_out~q\ & \PWM1_FC01|Add0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FC01|comp_out~q\,
	datad => \PWM1_FC01|Add0~2_combout\,
	combout => \PWM1_FC01|Add0~19_combout\);

-- Location: FF_X31_Y18_N29
\PWM1_FC01|var_Dead_Count1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FC01|Add0~19_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FC01|var_Dead_Count1\(1));

-- Location: LCCOMB_X32_Y18_N18
\PWM1_FC01|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC01|Equal0~0_combout\ = (\PWM1_FC01|comp_out~q\ & (\PWM1_FC01|Add0~4_combout\ & (\PWM1_FC01|Add0~0_combout\ & !\PWM1_FC01|Add0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FC01|comp_out~q\,
	datab => \PWM1_FC01|Add0~4_combout\,
	datac => \PWM1_FC01|Add0~0_combout\,
	datad => \PWM1_FC01|Add0~2_combout\,
	combout => \PWM1_FC01|Equal0~0_combout\);

-- Location: LCCOMB_X31_Y18_N22
\PWM1_FC01|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC01|Equal0~1_combout\ = (!\PWM1_FC01|Add0~17_combout\ & (!\PWM1_FC01|Add0~16_combout\ & (\PWM1_FC01|Add0~13_combout\ & \PWM1_FC01|Add0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FC01|Add0~17_combout\,
	datab => \PWM1_FC01|Add0~16_combout\,
	datac => \PWM1_FC01|Add0~13_combout\,
	datad => \PWM1_FC01|Add0~8_combout\,
	combout => \PWM1_FC01|Equal0~1_combout\);

-- Location: LCCOMB_X32_Y18_N24
\PWM1_FC01|port_PWM01~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC01|port_PWM01~0_combout\ = (\PWM1_FC01|comp_out~q\ & ((\PWM1_FC01|port_PWM01~q\) # ((\PWM1_FC01|Equal0~0_combout\ & \PWM1_FC01|Equal0~1_combout\)))) # (!\PWM1_FC01|comp_out~q\ & (\PWM1_FC01|Equal0~0_combout\ & ((\PWM1_FC01|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FC01|comp_out~q\,
	datab => \PWM1_FC01|Equal0~0_combout\,
	datac => \PWM1_FC01|port_PWM01~q\,
	datad => \PWM1_FC01|Equal0~1_combout\,
	combout => \PWM1_FC01|port_PWM01~0_combout\);

-- Location: FF_X32_Y18_N25
\PWM1_FC01|port_PWM01\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FC01|port_PWM01~0_combout\,
	clrn => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FC01|port_PWM01~q\);

-- Location: LCCOMB_X29_Y22_N2
\PWM1_FC02|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC02|LessThan0~2_cout\ = CARRY((\PWM2_FC03|comp_int\(0) & \ucr6|c_int\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC03|comp_int\(0),
	datab => \ucr6|c_int\(0),
	datad => VCC,
	cout => \PWM1_FC02|LessThan0~2_cout\);

-- Location: LCCOMB_X29_Y22_N4
\PWM1_FC02|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC02|LessThan0~4_cout\ = CARRY((\PWM2_FC03|comp_int\(1) & (\ucr3|c_int\(1) & !\PWM1_FC02|LessThan0~2_cout\)) # (!\PWM2_FC03|comp_int\(1) & ((\ucr3|c_int\(1)) # (!\PWM1_FC02|LessThan0~2_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC03|comp_int\(1),
	datab => \ucr3|c_int\(1),
	datad => VCC,
	cin => \PWM1_FC02|LessThan0~2_cout\,
	cout => \PWM1_FC02|LessThan0~4_cout\);

-- Location: LCCOMB_X29_Y22_N6
\PWM1_FC02|LessThan0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC02|LessThan0~6_cout\ = CARRY((\PWM2_FC03|comp_int\(2) & ((\ucr3|c_int\(2)) # (!\PWM1_FC02|LessThan0~4_cout\))) # (!\PWM2_FC03|comp_int\(2) & (\ucr3|c_int\(2) & !\PWM1_FC02|LessThan0~4_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC03|comp_int\(2),
	datab => \ucr3|c_int\(2),
	datad => VCC,
	cin => \PWM1_FC02|LessThan0~4_cout\,
	cout => \PWM1_FC02|LessThan0~6_cout\);

-- Location: LCCOMB_X29_Y22_N8
\PWM1_FC02|LessThan0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC02|LessThan0~8_cout\ = CARRY((\ucr3|c_int\(3) & (!\PWM2_FC03|comp_int\(3) & !\PWM1_FC02|LessThan0~6_cout\)) # (!\ucr3|c_int\(3) & ((!\PWM1_FC02|LessThan0~6_cout\) # (!\PWM2_FC03|comp_int\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr3|c_int\(3),
	datab => \PWM2_FC03|comp_int\(3),
	datad => VCC,
	cin => \PWM1_FC02|LessThan0~6_cout\,
	cout => \PWM1_FC02|LessThan0~8_cout\);

-- Location: LCCOMB_X29_Y22_N10
\PWM1_FC02|LessThan0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC02|LessThan0~10_cout\ = CARRY((\ucr3|c_int\(4) & ((\PWM2_FC03|comp_int\(4)) # (!\PWM1_FC02|LessThan0~8_cout\))) # (!\ucr3|c_int\(4) & (\PWM2_FC03|comp_int\(4) & !\PWM1_FC02|LessThan0~8_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr3|c_int\(4),
	datab => \PWM2_FC03|comp_int\(4),
	datad => VCC,
	cin => \PWM1_FC02|LessThan0~8_cout\,
	cout => \PWM1_FC02|LessThan0~10_cout\);

-- Location: LCCOMB_X29_Y22_N12
\PWM1_FC02|LessThan0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC02|LessThan0~12_cout\ = CARRY((\PWM2_FC03|comp_int\(5) & (!\ucr3|c_int\(5) & !\PWM1_FC02|LessThan0~10_cout\)) # (!\PWM2_FC03|comp_int\(5) & ((!\PWM1_FC02|LessThan0~10_cout\) # (!\ucr3|c_int\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC03|comp_int\(5),
	datab => \ucr3|c_int\(5),
	datad => VCC,
	cin => \PWM1_FC02|LessThan0~10_cout\,
	cout => \PWM1_FC02|LessThan0~12_cout\);

-- Location: LCCOMB_X29_Y22_N14
\PWM1_FC02|LessThan0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC02|LessThan0~14_cout\ = CARRY((\PWM2_FC03|comp_int\(6) & ((!\PWM1_FC02|LessThan0~12_cout\) # (!\ucr3|c_int\(6)))) # (!\PWM2_FC03|comp_int\(6) & (!\ucr3|c_int\(6) & !\PWM1_FC02|LessThan0~12_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC03|comp_int\(6),
	datab => \ucr3|c_int\(6),
	datad => VCC,
	cin => \PWM1_FC02|LessThan0~12_cout\,
	cout => \PWM1_FC02|LessThan0~14_cout\);

-- Location: LCCOMB_X29_Y22_N16
\PWM1_FC02|LessThan0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC02|LessThan0~16_cout\ = CARRY((\ucr3|c_int\(7) & (!\PWM2_FC03|comp_int\(7) & !\PWM1_FC02|LessThan0~14_cout\)) # (!\ucr3|c_int\(7) & ((!\PWM1_FC02|LessThan0~14_cout\) # (!\PWM2_FC03|comp_int\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr3|c_int\(7),
	datab => \PWM2_FC03|comp_int\(7),
	datad => VCC,
	cin => \PWM1_FC02|LessThan0~14_cout\,
	cout => \PWM1_FC02|LessThan0~16_cout\);

-- Location: LCCOMB_X29_Y22_N18
\PWM1_FC02|LessThan0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC02|LessThan0~18_cout\ = CARRY((\PWM2_FC03|comp_int\(8) & ((\ucr3|c_int\(8)) # (!\PWM1_FC02|LessThan0~16_cout\))) # (!\PWM2_FC03|comp_int\(8) & (\ucr3|c_int\(8) & !\PWM1_FC02|LessThan0~16_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC03|comp_int\(8),
	datab => \ucr3|c_int\(8),
	datad => VCC,
	cin => \PWM1_FC02|LessThan0~16_cout\,
	cout => \PWM1_FC02|LessThan0~18_cout\);

-- Location: LCCOMB_X29_Y22_N20
\PWM1_FC02|LessThan0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC02|LessThan0~20_cout\ = CARRY((\ucr3|c_int\(9) & ((!\PWM1_FC02|LessThan0~18_cout\) # (!\PWM2_FC03|comp_int\(9)))) # (!\ucr3|c_int\(9) & (!\PWM2_FC03|comp_int\(9) & !\PWM1_FC02|LessThan0~18_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr3|c_int\(9),
	datab => \PWM2_FC03|comp_int\(9),
	datad => VCC,
	cin => \PWM1_FC02|LessThan0~18_cout\,
	cout => \PWM1_FC02|LessThan0~20_cout\);

-- Location: LCCOMB_X29_Y22_N22
\PWM1_FC02|LessThan0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC02|LessThan0~21_combout\ = (\ucr3|c_int\(10) & (!\PWM1_FC02|LessThan0~20_cout\ & \PWM2_FC03|comp_int\(10))) # (!\ucr3|c_int\(10) & ((\PWM2_FC03|comp_int\(10)) # (!\PWM1_FC02|LessThan0~20_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ucr3|c_int\(10),
	datad => \PWM2_FC03|comp_int\(10),
	cin => \PWM1_FC02|LessThan0~20_cout\,
	combout => \PWM1_FC02|LessThan0~21_combout\);

-- Location: LCCOMB_X30_Y24_N0
\PWM1_FC02|LessThan0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC02|LessThan0~23_combout\ = ((\ucr3|c_int\(11)) # (!\PWM1_FC02|LessThan0~21_combout\)) # (!\PWM1_FC02|LessThan0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FC02|LessThan0~0_combout\,
	datab => \ucr3|c_int\(11),
	datac => \PWM1_FC02|LessThan0~21_combout\,
	combout => \PWM1_FC02|LessThan0~23_combout\);

-- Location: FF_X30_Y24_N1
\PWM1_FC02|comp_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FC02|LessThan0~23_combout\,
	clrn => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FC02|comp_out~q\);

-- Location: LCCOMB_X29_Y25_N6
\PWM1_FC02|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC02|Add0~20_combout\ = (\PWM1_FC02|Add0~4_combout\ & \PWM1_FC02|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FC02|Add0~4_combout\,
	datad => \PWM1_FC02|comp_out~q\,
	combout => \PWM1_FC02|Add0~20_combout\);

-- Location: FF_X29_Y25_N7
\PWM1_FC02|var_Dead_Count1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FC02|Add0~20_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FC02|var_Dead_Count1\(2));

-- Location: LCCOMB_X29_Y25_N14
\PWM1_FC02|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC02|Add0~0_combout\ = (\PWM1_FC02|LessThan1~1_combout\ & (\PWM1_FC02|var_Dead_Count1\(0) $ (VCC))) # (!\PWM1_FC02|LessThan1~1_combout\ & (\PWM1_FC02|var_Dead_Count1\(0) & VCC))
-- \PWM1_FC02|Add0~1\ = CARRY((\PWM1_FC02|LessThan1~1_combout\ & \PWM1_FC02|var_Dead_Count1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FC02|LessThan1~1_combout\,
	datab => \PWM1_FC02|var_Dead_Count1\(0),
	datad => VCC,
	combout => \PWM1_FC02|Add0~0_combout\,
	cout => \PWM1_FC02|Add0~1\);

-- Location: LCCOMB_X29_Y25_N0
\PWM1_FC02|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC02|Add0~18_combout\ = (\PWM1_FC02|Add0~0_combout\ & \PWM1_FC02|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FC02|Add0~0_combout\,
	datad => \PWM1_FC02|comp_out~q\,
	combout => \PWM1_FC02|Add0~18_combout\);

-- Location: FF_X29_Y25_N1
\PWM1_FC02|var_Dead_Count1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FC02|Add0~18_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FC02|var_Dead_Count1\(0));

-- Location: LCCOMB_X29_Y25_N18
\PWM1_FC02|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC02|Add0~4_combout\ = (\PWM1_FC02|var_Dead_Count1\(2) & (\PWM1_FC02|Add0~3\ $ (GND))) # (!\PWM1_FC02|var_Dead_Count1\(2) & (!\PWM1_FC02|Add0~3\ & VCC))
-- \PWM1_FC02|Add0~5\ = CARRY((\PWM1_FC02|var_Dead_Count1\(2) & !\PWM1_FC02|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FC02|var_Dead_Count1\(2),
	datad => VCC,
	cin => \PWM1_FC02|Add0~3\,
	combout => \PWM1_FC02|Add0~4_combout\,
	cout => \PWM1_FC02|Add0~5\);

-- Location: LCCOMB_X29_Y25_N20
\PWM1_FC02|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC02|Add0~6_combout\ = (\PWM1_FC02|var_Dead_Count1\(3) & (!\PWM1_FC02|Add0~5\)) # (!\PWM1_FC02|var_Dead_Count1\(3) & ((\PWM1_FC02|Add0~5\) # (GND)))
-- \PWM1_FC02|Add0~7\ = CARRY((!\PWM1_FC02|Add0~5\) # (!\PWM1_FC02|var_Dead_Count1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FC02|var_Dead_Count1\(3),
	datad => VCC,
	cin => \PWM1_FC02|Add0~5\,
	combout => \PWM1_FC02|Add0~6_combout\,
	cout => \PWM1_FC02|Add0~7\);

-- Location: LCCOMB_X29_Y25_N28
\PWM1_FC02|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC02|Add0~8_combout\ = (\PWM1_FC02|Add0~6_combout\ & \PWM1_FC02|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FC02|Add0~6_combout\,
	datad => \PWM1_FC02|comp_out~q\,
	combout => \PWM1_FC02|Add0~8_combout\);

-- Location: FF_X29_Y25_N29
\PWM1_FC02|var_Dead_Count1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FC02|Add0~8_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FC02|var_Dead_Count1\(3));

-- Location: LCCOMB_X29_Y25_N4
\PWM1_FC02|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC02|LessThan1~0_combout\ = (((!\PWM1_FC02|var_Dead_Count1\(0) & !\PWM1_FC02|var_Dead_Count1\(1))) # (!\PWM1_FC02|var_Dead_Count1\(3))) # (!\PWM1_FC02|var_Dead_Count1\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FC02|var_Dead_Count1\(2),
	datab => \PWM1_FC02|var_Dead_Count1\(0),
	datac => \PWM1_FC02|var_Dead_Count1\(1),
	datad => \PWM1_FC02|var_Dead_Count1\(3),
	combout => \PWM1_FC02|LessThan1~0_combout\);

-- Location: LCCOMB_X29_Y25_N22
\PWM1_FC02|Add0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC02|Add0~9_combout\ = (\PWM1_FC02|var_Dead_Count1\(4) & (\PWM1_FC02|Add0~7\ $ (GND))) # (!\PWM1_FC02|var_Dead_Count1\(4) & (!\PWM1_FC02|Add0~7\ & VCC))
-- \PWM1_FC02|Add0~10\ = CARRY((\PWM1_FC02|var_Dead_Count1\(4) & !\PWM1_FC02|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FC02|var_Dead_Count1\(4),
	datad => VCC,
	cin => \PWM1_FC02|Add0~7\,
	combout => \PWM1_FC02|Add0~9_combout\,
	cout => \PWM1_FC02|Add0~10\);

-- Location: LCCOMB_X29_Y25_N2
\PWM1_FC02|Add0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC02|Add0~17_combout\ = (\PWM1_FC02|Add0~9_combout\ & \PWM1_FC02|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FC02|Add0~9_combout\,
	datad => \PWM1_FC02|comp_out~q\,
	combout => \PWM1_FC02|Add0~17_combout\);

-- Location: FF_X29_Y25_N3
\PWM1_FC02|var_Dead_Count1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FC02|Add0~17_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FC02|var_Dead_Count1\(4));

-- Location: LCCOMB_X29_Y25_N24
\PWM1_FC02|Add0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC02|Add0~11_combout\ = (\PWM1_FC02|var_Dead_Count1\(5) & (!\PWM1_FC02|Add0~10\)) # (!\PWM1_FC02|var_Dead_Count1\(5) & ((\PWM1_FC02|Add0~10\) # (GND)))
-- \PWM1_FC02|Add0~12\ = CARRY((!\PWM1_FC02|Add0~10\) # (!\PWM1_FC02|var_Dead_Count1\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FC02|var_Dead_Count1\(5),
	datad => VCC,
	cin => \PWM1_FC02|Add0~10\,
	combout => \PWM1_FC02|Add0~11_combout\,
	cout => \PWM1_FC02|Add0~12\);

-- Location: LCCOMB_X29_Y25_N12
\PWM1_FC02|Add0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC02|Add0~13_combout\ = (\PWM1_FC02|Add0~11_combout\ & \PWM1_FC02|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FC02|Add0~11_combout\,
	datad => \PWM1_FC02|comp_out~q\,
	combout => \PWM1_FC02|Add0~13_combout\);

-- Location: FF_X29_Y25_N13
\PWM1_FC02|var_Dead_Count1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FC02|Add0~13_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FC02|var_Dead_Count1\(5));

-- Location: LCCOMB_X29_Y25_N26
\PWM1_FC02|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC02|Add0~14_combout\ = \PWM1_FC02|var_Dead_Count1\(6) $ (!\PWM1_FC02|Add0~12\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FC02|var_Dead_Count1\(6),
	cin => \PWM1_FC02|Add0~12\,
	combout => \PWM1_FC02|Add0~14_combout\);

-- Location: LCCOMB_X29_Y25_N8
\PWM1_FC02|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC02|Add0~16_combout\ = (\PWM1_FC02|Add0~14_combout\ & \PWM1_FC02|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FC02|Add0~14_combout\,
	datad => \PWM1_FC02|comp_out~q\,
	combout => \PWM1_FC02|Add0~16_combout\);

-- Location: FF_X29_Y25_N9
\PWM1_FC02|var_Dead_Count1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FC02|Add0~16_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FC02|var_Dead_Count1\(6));

-- Location: LCCOMB_X28_Y25_N16
\PWM1_FC02|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC02|LessThan1~1_combout\ = (!\PWM1_FC02|var_Dead_Count1\(6) & (((\PWM1_FC02|LessThan1~0_combout\ & !\PWM1_FC02|var_Dead_Count1\(4))) # (!\PWM1_FC02|var_Dead_Count1\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FC02|LessThan1~0_combout\,
	datab => \PWM1_FC02|var_Dead_Count1\(6),
	datac => \PWM1_FC02|var_Dead_Count1\(5),
	datad => \PWM1_FC02|var_Dead_Count1\(4),
	combout => \PWM1_FC02|LessThan1~1_combout\);

-- Location: LCCOMB_X29_Y25_N16
\PWM1_FC02|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC02|Add0~2_combout\ = (\PWM1_FC02|var_Dead_Count1\(1) & (!\PWM1_FC02|Add0~1\)) # (!\PWM1_FC02|var_Dead_Count1\(1) & ((\PWM1_FC02|Add0~1\) # (GND)))
-- \PWM1_FC02|Add0~3\ = CARRY((!\PWM1_FC02|Add0~1\) # (!\PWM1_FC02|var_Dead_Count1\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FC02|var_Dead_Count1\(1),
	datad => VCC,
	cin => \PWM1_FC02|Add0~1\,
	combout => \PWM1_FC02|Add0~2_combout\,
	cout => \PWM1_FC02|Add0~3\);

-- Location: LCCOMB_X29_Y25_N30
\PWM1_FC02|Add0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC02|Add0~19_combout\ = (\PWM1_FC02|Add0~2_combout\ & \PWM1_FC02|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FC02|Add0~2_combout\,
	datad => \PWM1_FC02|comp_out~q\,
	combout => \PWM1_FC02|Add0~19_combout\);

-- Location: FF_X29_Y25_N31
\PWM1_FC02|var_Dead_Count1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FC02|Add0~19_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FC02|var_Dead_Count1\(1));

-- Location: LCCOMB_X29_Y25_N10
\PWM1_FC02|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC02|Equal0~0_combout\ = (\PWM1_FC02|comp_out~q\ & (\PWM1_FC02|Add0~4_combout\ & (\PWM1_FC02|Add0~0_combout\ & !\PWM1_FC02|Add0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FC02|comp_out~q\,
	datab => \PWM1_FC02|Add0~4_combout\,
	datac => \PWM1_FC02|Add0~0_combout\,
	datad => \PWM1_FC02|Add0~2_combout\,
	combout => \PWM1_FC02|Equal0~0_combout\);

-- Location: LCCOMB_X28_Y25_N30
\PWM1_FC02|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC02|Equal0~1_combout\ = (\PWM1_FC02|Add0~13_combout\ & (!\PWM1_FC02|Add0~17_combout\ & (!\PWM1_FC02|Add0~16_combout\ & \PWM1_FC02|Add0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FC02|Add0~13_combout\,
	datab => \PWM1_FC02|Add0~17_combout\,
	datac => \PWM1_FC02|Add0~16_combout\,
	datad => \PWM1_FC02|Add0~8_combout\,
	combout => \PWM1_FC02|Equal0~1_combout\);

-- Location: LCCOMB_X30_Y24_N8
\PWM1_FC02|port_PWM01~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC02|port_PWM01~0_combout\ = (\PWM1_FC02|Equal0~0_combout\ & ((\PWM1_FC02|Equal0~1_combout\) # ((\PWM1_FC02|port_PWM01~q\ & \PWM1_FC02|comp_out~q\)))) # (!\PWM1_FC02|Equal0~0_combout\ & (((\PWM1_FC02|port_PWM01~q\ & \PWM1_FC02|comp_out~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FC02|Equal0~0_combout\,
	datab => \PWM1_FC02|Equal0~1_combout\,
	datac => \PWM1_FC02|port_PWM01~q\,
	datad => \PWM1_FC02|comp_out~q\,
	combout => \PWM1_FC02|port_PWM01~0_combout\);

-- Location: FF_X30_Y24_N9
\PWM1_FC02|port_PWM01\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FC02|port_PWM01~0_combout\,
	clrn => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FC02|port_PWM01~q\);

-- Location: LCCOMB_X30_Y19_N2
\PWM1_FC03|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC03|LessThan0~5_cout\ = CARRY((!\ucr5|c_int\(0) & \PWM2_FC03|comp_int\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr5|c_int\(0),
	datab => \PWM2_FC03|comp_int\(0),
	datad => VCC,
	cout => \PWM1_FC03|LessThan0~5_cout\);

-- Location: LCCOMB_X30_Y19_N4
\PWM1_FC03|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC03|LessThan0~7_cout\ = CARRY((\ucr5|c_int\(1) & (!\PWM2_FC03|comp_int\(1) & !\PWM1_FC03|LessThan0~5_cout\)) # (!\ucr5|c_int\(1) & ((!\PWM1_FC03|LessThan0~5_cout\) # (!\PWM2_FC03|comp_int\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr5|c_int\(1),
	datab => \PWM2_FC03|comp_int\(1),
	datad => VCC,
	cin => \PWM1_FC03|LessThan0~5_cout\,
	cout => \PWM1_FC03|LessThan0~7_cout\);

-- Location: LCCOMB_X30_Y19_N6
\PWM1_FC03|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC03|LessThan0~9_cout\ = CARRY((\ucr5|c_int\(2) & (\PWM2_FC03|comp_int\(2) & !\PWM1_FC03|LessThan0~7_cout\)) # (!\ucr5|c_int\(2) & ((\PWM2_FC03|comp_int\(2)) # (!\PWM1_FC03|LessThan0~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr5|c_int\(2),
	datab => \PWM2_FC03|comp_int\(2),
	datad => VCC,
	cin => \PWM1_FC03|LessThan0~7_cout\,
	cout => \PWM1_FC03|LessThan0~9_cout\);

-- Location: LCCOMB_X30_Y19_N8
\PWM1_FC03|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC03|LessThan0~11_cout\ = CARRY((\PWM2_FC03|comp_int\(3) & (!\ucr5|c_int\(3) & !\PWM1_FC03|LessThan0~9_cout\)) # (!\PWM2_FC03|comp_int\(3) & ((!\PWM1_FC03|LessThan0~9_cout\) # (!\ucr5|c_int\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC03|comp_int\(3),
	datab => \ucr5|c_int\(3),
	datad => VCC,
	cin => \PWM1_FC03|LessThan0~9_cout\,
	cout => \PWM1_FC03|LessThan0~11_cout\);

-- Location: LCCOMB_X30_Y19_N10
\PWM1_FC03|LessThan0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC03|LessThan0~13_cout\ = CARRY((\ucr5|c_int\(4) & ((\PWM2_FC03|comp_int\(4)) # (!\PWM1_FC03|LessThan0~11_cout\))) # (!\ucr5|c_int\(4) & (\PWM2_FC03|comp_int\(4) & !\PWM1_FC03|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr5|c_int\(4),
	datab => \PWM2_FC03|comp_int\(4),
	datad => VCC,
	cin => \PWM1_FC03|LessThan0~11_cout\,
	cout => \PWM1_FC03|LessThan0~13_cout\);

-- Location: LCCOMB_X30_Y19_N12
\PWM1_FC03|LessThan0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC03|LessThan0~15_cout\ = CARRY((\ucr5|c_int\(5) & (!\PWM2_FC03|comp_int\(5) & !\PWM1_FC03|LessThan0~13_cout\)) # (!\ucr5|c_int\(5) & ((!\PWM1_FC03|LessThan0~13_cout\) # (!\PWM2_FC03|comp_int\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr5|c_int\(5),
	datab => \PWM2_FC03|comp_int\(5),
	datad => VCC,
	cin => \PWM1_FC03|LessThan0~13_cout\,
	cout => \PWM1_FC03|LessThan0~15_cout\);

-- Location: LCCOMB_X30_Y19_N14
\PWM1_FC03|LessThan0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC03|LessThan0~17_cout\ = CARRY((\ucr5|c_int\(6) & ((\PWM2_FC03|comp_int\(6)) # (!\PWM1_FC03|LessThan0~15_cout\))) # (!\ucr5|c_int\(6) & (\PWM2_FC03|comp_int\(6) & !\PWM1_FC03|LessThan0~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr5|c_int\(6),
	datab => \PWM2_FC03|comp_int\(6),
	datad => VCC,
	cin => \PWM1_FC03|LessThan0~15_cout\,
	cout => \PWM1_FC03|LessThan0~17_cout\);

-- Location: LCCOMB_X30_Y19_N16
\PWM1_FC03|LessThan0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC03|LessThan0~19_cout\ = CARRY((\PWM2_FC03|comp_int\(7) & (\ucr5|c_int\(7) & !\PWM1_FC03|LessThan0~17_cout\)) # (!\PWM2_FC03|comp_int\(7) & ((\ucr5|c_int\(7)) # (!\PWM1_FC03|LessThan0~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC03|comp_int\(7),
	datab => \ucr5|c_int\(7),
	datad => VCC,
	cin => \PWM1_FC03|LessThan0~17_cout\,
	cout => \PWM1_FC03|LessThan0~19_cout\);

-- Location: LCCOMB_X30_Y19_N18
\PWM1_FC03|LessThan0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC03|LessThan0~21_cout\ = CARRY((\PWM2_FC03|comp_int\(8) & ((\ucr5|c_int\(8)) # (!\PWM1_FC03|LessThan0~19_cout\))) # (!\PWM2_FC03|comp_int\(8) & (\ucr5|c_int\(8) & !\PWM1_FC03|LessThan0~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC03|comp_int\(8),
	datab => \ucr5|c_int\(8),
	datad => VCC,
	cin => \PWM1_FC03|LessThan0~19_cout\,
	cout => \PWM1_FC03|LessThan0~21_cout\);

-- Location: LCCOMB_X30_Y19_N20
\PWM1_FC03|LessThan0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC03|LessThan0~23_cout\ = CARRY((\PWM2_FC03|comp_int\(9) & (!\ucr5|c_int\(9) & !\PWM1_FC03|LessThan0~21_cout\)) # (!\PWM2_FC03|comp_int\(9) & ((!\PWM1_FC03|LessThan0~21_cout\) # (!\ucr5|c_int\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC03|comp_int\(9),
	datab => \ucr5|c_int\(9),
	datad => VCC,
	cin => \PWM1_FC03|LessThan0~21_cout\,
	cout => \PWM1_FC03|LessThan0~23_cout\);

-- Location: LCCOMB_X30_Y19_N22
\PWM1_FC03|LessThan0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC03|LessThan0~24_combout\ = (\ucr5|c_int\(10) & (\PWM2_FC03|comp_int\(10) & !\PWM1_FC03|LessThan0~23_cout\)) # (!\ucr5|c_int\(10) & ((\PWM2_FC03|comp_int\(10)) # (!\PWM1_FC03|LessThan0~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr5|c_int\(10),
	datab => \PWM2_FC03|comp_int\(10),
	cin => \PWM1_FC03|LessThan0~23_cout\,
	combout => \PWM1_FC03|LessThan0~24_combout\);

-- Location: LCCOMB_X29_Y19_N24
\PWM1_FC03|LessThan0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC03|LessThan0~26_combout\ = (\ucr5|c_int\(11)) # ((!\PWM1_FC03|LessThan0~24_combout\) # (!\PWM1_FC03|LessThan0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ucr5|c_int\(11),
	datac => \PWM1_FC03|LessThan0~2_combout\,
	datad => \PWM1_FC03|LessThan0~24_combout\,
	combout => \PWM1_FC03|LessThan0~26_combout\);

-- Location: FF_X29_Y19_N25
\PWM1_FC03|comp_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FC03|LessThan0~26_combout\,
	clrn => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FC03|comp_out~q\);

-- Location: LCCOMB_X31_Y17_N26
\PWM1_FC03|Add0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC03|Add0~19_combout\ = (\PWM1_FC03|comp_out~q\ & \PWM1_FC03|Add0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FC03|comp_out~q\,
	datad => \PWM1_FC03|Add0~2_combout\,
	combout => \PWM1_FC03|Add0~19_combout\);

-- Location: FF_X31_Y17_N27
\PWM1_FC03|var_Dead_Count1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FC03|Add0~19_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FC03|var_Dead_Count1\(1));

-- Location: LCCOMB_X31_Y17_N12
\PWM1_FC03|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC03|Add0~2_combout\ = (\PWM1_FC03|var_Dead_Count1\(1) & (!\PWM1_FC03|Add0~1\)) # (!\PWM1_FC03|var_Dead_Count1\(1) & ((\PWM1_FC03|Add0~1\) # (GND)))
-- \PWM1_FC03|Add0~3\ = CARRY((!\PWM1_FC03|Add0~1\) # (!\PWM1_FC03|var_Dead_Count1\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FC03|var_Dead_Count1\(1),
	datad => VCC,
	cin => \PWM1_FC03|Add0~1\,
	combout => \PWM1_FC03|Add0~2_combout\,
	cout => \PWM1_FC03|Add0~3\);

-- Location: LCCOMB_X31_Y17_N14
\PWM1_FC03|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC03|Add0~4_combout\ = (\PWM1_FC03|var_Dead_Count1\(2) & (\PWM1_FC03|Add0~3\ $ (GND))) # (!\PWM1_FC03|var_Dead_Count1\(2) & (!\PWM1_FC03|Add0~3\ & VCC))
-- \PWM1_FC03|Add0~5\ = CARRY((\PWM1_FC03|var_Dead_Count1\(2) & !\PWM1_FC03|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FC03|var_Dead_Count1\(2),
	datad => VCC,
	cin => \PWM1_FC03|Add0~3\,
	combout => \PWM1_FC03|Add0~4_combout\,
	cout => \PWM1_FC03|Add0~5\);

-- Location: LCCOMB_X31_Y17_N28
\PWM1_FC03|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC03|Add0~20_combout\ = (\PWM1_FC03|comp_out~q\ & \PWM1_FC03|Add0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FC03|comp_out~q\,
	datac => \PWM1_FC03|Add0~4_combout\,
	combout => \PWM1_FC03|Add0~20_combout\);

-- Location: FF_X31_Y17_N29
\PWM1_FC03|var_Dead_Count1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FC03|Add0~20_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FC03|var_Dead_Count1\(2));

-- Location: LCCOMB_X31_Y17_N16
\PWM1_FC03|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC03|Add0~6_combout\ = (\PWM1_FC03|var_Dead_Count1\(3) & (!\PWM1_FC03|Add0~5\)) # (!\PWM1_FC03|var_Dead_Count1\(3) & ((\PWM1_FC03|Add0~5\) # (GND)))
-- \PWM1_FC03|Add0~7\ = CARRY((!\PWM1_FC03|Add0~5\) # (!\PWM1_FC03|var_Dead_Count1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FC03|var_Dead_Count1\(3),
	datad => VCC,
	cin => \PWM1_FC03|Add0~5\,
	combout => \PWM1_FC03|Add0~6_combout\,
	cout => \PWM1_FC03|Add0~7\);

-- Location: LCCOMB_X30_Y17_N16
\PWM1_FC03|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC03|Add0~8_combout\ = (\PWM1_FC03|comp_out~q\ & \PWM1_FC03|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FC03|comp_out~q\,
	datad => \PWM1_FC03|Add0~6_combout\,
	combout => \PWM1_FC03|Add0~8_combout\);

-- Location: FF_X30_Y17_N17
\PWM1_FC03|var_Dead_Count1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FC03|Add0~8_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FC03|var_Dead_Count1\(3));

-- Location: LCCOMB_X31_Y17_N10
\PWM1_FC03|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC03|Add0~0_combout\ = (\PWM1_FC03|LessThan1~1_combout\ & (\PWM1_FC03|var_Dead_Count1\(0) $ (VCC))) # (!\PWM1_FC03|LessThan1~1_combout\ & (\PWM1_FC03|var_Dead_Count1\(0) & VCC))
-- \PWM1_FC03|Add0~1\ = CARRY((\PWM1_FC03|LessThan1~1_combout\ & \PWM1_FC03|var_Dead_Count1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FC03|LessThan1~1_combout\,
	datab => \PWM1_FC03|var_Dead_Count1\(0),
	datad => VCC,
	combout => \PWM1_FC03|Add0~0_combout\,
	cout => \PWM1_FC03|Add0~1\);

-- Location: LCCOMB_X31_Y17_N0
\PWM1_FC03|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC03|Add0~18_combout\ = (\PWM1_FC03|comp_out~q\ & \PWM1_FC03|Add0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FC03|comp_out~q\,
	datad => \PWM1_FC03|Add0~0_combout\,
	combout => \PWM1_FC03|Add0~18_combout\);

-- Location: FF_X31_Y17_N1
\PWM1_FC03|var_Dead_Count1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FC03|Add0~18_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FC03|var_Dead_Count1\(0));

-- Location: LCCOMB_X31_Y17_N30
\PWM1_FC03|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC03|LessThan1~0_combout\ = (((!\PWM1_FC03|var_Dead_Count1\(1) & !\PWM1_FC03|var_Dead_Count1\(0))) # (!\PWM1_FC03|var_Dead_Count1\(3))) # (!\PWM1_FC03|var_Dead_Count1\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FC03|var_Dead_Count1\(1),
	datab => \PWM1_FC03|var_Dead_Count1\(2),
	datac => \PWM1_FC03|var_Dead_Count1\(3),
	datad => \PWM1_FC03|var_Dead_Count1\(0),
	combout => \PWM1_FC03|LessThan1~0_combout\);

-- Location: LCCOMB_X31_Y17_N18
\PWM1_FC03|Add0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC03|Add0~9_combout\ = (\PWM1_FC03|var_Dead_Count1\(4) & (\PWM1_FC03|Add0~7\ $ (GND))) # (!\PWM1_FC03|var_Dead_Count1\(4) & (!\PWM1_FC03|Add0~7\ & VCC))
-- \PWM1_FC03|Add0~10\ = CARRY((\PWM1_FC03|var_Dead_Count1\(4) & !\PWM1_FC03|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FC03|var_Dead_Count1\(4),
	datad => VCC,
	cin => \PWM1_FC03|Add0~7\,
	combout => \PWM1_FC03|Add0~9_combout\,
	cout => \PWM1_FC03|Add0~10\);

-- Location: LCCOMB_X31_Y17_N24
\PWM1_FC03|Add0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC03|Add0~17_combout\ = (\PWM1_FC03|comp_out~q\ & \PWM1_FC03|Add0~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FC03|comp_out~q\,
	datad => \PWM1_FC03|Add0~9_combout\,
	combout => \PWM1_FC03|Add0~17_combout\);

-- Location: FF_X31_Y17_N25
\PWM1_FC03|var_Dead_Count1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FC03|Add0~17_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FC03|var_Dead_Count1\(4));

-- Location: LCCOMB_X31_Y17_N20
\PWM1_FC03|Add0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC03|Add0~11_combout\ = (\PWM1_FC03|var_Dead_Count1\(5) & (!\PWM1_FC03|Add0~10\)) # (!\PWM1_FC03|var_Dead_Count1\(5) & ((\PWM1_FC03|Add0~10\) # (GND)))
-- \PWM1_FC03|Add0~12\ = CARRY((!\PWM1_FC03|Add0~10\) # (!\PWM1_FC03|var_Dead_Count1\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FC03|var_Dead_Count1\(5),
	datad => VCC,
	cin => \PWM1_FC03|Add0~10\,
	combout => \PWM1_FC03|Add0~11_combout\,
	cout => \PWM1_FC03|Add0~12\);

-- Location: LCCOMB_X31_Y17_N8
\PWM1_FC03|Add0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC03|Add0~13_combout\ = (\PWM1_FC03|comp_out~q\ & \PWM1_FC03|Add0~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FC03|comp_out~q\,
	datad => \PWM1_FC03|Add0~11_combout\,
	combout => \PWM1_FC03|Add0~13_combout\);

-- Location: FF_X31_Y17_N9
\PWM1_FC03|var_Dead_Count1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FC03|Add0~13_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FC03|var_Dead_Count1\(5));

-- Location: LCCOMB_X31_Y17_N22
\PWM1_FC03|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC03|Add0~14_combout\ = \PWM1_FC03|Add0~12\ $ (!\PWM1_FC03|var_Dead_Count1\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \PWM1_FC03|var_Dead_Count1\(6),
	cin => \PWM1_FC03|Add0~12\,
	combout => \PWM1_FC03|Add0~14_combout\);

-- Location: LCCOMB_X31_Y17_N2
\PWM1_FC03|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC03|Add0~16_combout\ = (\PWM1_FC03|comp_out~q\ & \PWM1_FC03|Add0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FC03|comp_out~q\,
	datac => \PWM1_FC03|Add0~14_combout\,
	combout => \PWM1_FC03|Add0~16_combout\);

-- Location: FF_X31_Y17_N3
\PWM1_FC03|var_Dead_Count1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FC03|Add0~16_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FC03|var_Dead_Count1\(6));

-- Location: LCCOMB_X31_Y17_N4
\PWM1_FC03|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC03|LessThan1~1_combout\ = (!\PWM1_FC03|var_Dead_Count1\(6) & (((\PWM1_FC03|LessThan1~0_combout\ & !\PWM1_FC03|var_Dead_Count1\(4))) # (!\PWM1_FC03|var_Dead_Count1\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FC03|LessThan1~0_combout\,
	datab => \PWM1_FC03|var_Dead_Count1\(6),
	datac => \PWM1_FC03|var_Dead_Count1\(5),
	datad => \PWM1_FC03|var_Dead_Count1\(4),
	combout => \PWM1_FC03|LessThan1~1_combout\);

-- Location: LCCOMB_X31_Y17_N6
\PWM1_FC03|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC03|Equal0~0_combout\ = (!\PWM1_FC03|Add0~2_combout\ & (\PWM1_FC03|comp_out~q\ & (\PWM1_FC03|Add0~4_combout\ & \PWM1_FC03|Add0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FC03|Add0~2_combout\,
	datab => \PWM1_FC03|comp_out~q\,
	datac => \PWM1_FC03|Add0~4_combout\,
	datad => \PWM1_FC03|Add0~0_combout\,
	combout => \PWM1_FC03|Equal0~0_combout\);

-- Location: LCCOMB_X30_Y17_N18
\PWM1_FC03|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC03|Equal0~1_combout\ = (!\PWM1_FC03|Add0~16_combout\ & (\PWM1_FC03|Add0~8_combout\ & (\PWM1_FC03|Add0~13_combout\ & !\PWM1_FC03|Add0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FC03|Add0~16_combout\,
	datab => \PWM1_FC03|Add0~8_combout\,
	datac => \PWM1_FC03|Add0~13_combout\,
	datad => \PWM1_FC03|Add0~17_combout\,
	combout => \PWM1_FC03|Equal0~1_combout\);

-- Location: LCCOMB_X30_Y17_N28
\PWM1_FC03|port_PWM01~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC03|port_PWM01~0_combout\ = (\PWM1_FC03|Equal0~0_combout\ & ((\PWM1_FC03|Equal0~1_combout\) # ((\PWM1_FC03|comp_out~q\ & \PWM1_FC03|port_PWM01~q\)))) # (!\PWM1_FC03|Equal0~0_combout\ & (\PWM1_FC03|comp_out~q\ & (\PWM1_FC03|port_PWM01~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FC03|Equal0~0_combout\,
	datab => \PWM1_FC03|comp_out~q\,
	datac => \PWM1_FC03|port_PWM01~q\,
	datad => \PWM1_FC03|Equal0~1_combout\,
	combout => \PWM1_FC03|port_PWM01~0_combout\);

-- Location: FF_X30_Y17_N29
\PWM1_FC03|port_PWM01\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FC03|port_PWM01~0_combout\,
	clrn => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FC03|port_PWM01~q\);

-- Location: LCCOMB_X27_Y17_N14
\PWM1_FC01|Add1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC01|Add1~19_combout\ = (!\PWM1_FC01|comp_out~q\ & \PWM1_FC01|Add1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FC01|comp_out~q\,
	datad => \PWM1_FC01|Add1~2_combout\,
	combout => \PWM1_FC01|Add1~19_combout\);

-- Location: FF_X27_Y17_N15
\PWM1_FC01|var_Dead_Count2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FC01|Add1~19_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FC01|var_Dead_Count2\(1));

-- Location: LCCOMB_X28_Y17_N4
\PWM1_FC01|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC01|Add1~2_combout\ = (\PWM1_FC01|var_Dead_Count2\(1) & (!\PWM1_FC01|Add1~1\)) # (!\PWM1_FC01|var_Dead_Count2\(1) & ((\PWM1_FC01|Add1~1\) # (GND)))
-- \PWM1_FC01|Add1~3\ = CARRY((!\PWM1_FC01|Add1~1\) # (!\PWM1_FC01|var_Dead_Count2\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FC01|var_Dead_Count2\(1),
	datad => VCC,
	cin => \PWM1_FC01|Add1~1\,
	combout => \PWM1_FC01|Add1~2_combout\,
	cout => \PWM1_FC01|Add1~3\);

-- Location: LCCOMB_X28_Y17_N6
\PWM1_FC01|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC01|Add1~4_combout\ = (\PWM1_FC01|var_Dead_Count2\(2) & (\PWM1_FC01|Add1~3\ $ (GND))) # (!\PWM1_FC01|var_Dead_Count2\(2) & (!\PWM1_FC01|Add1~3\ & VCC))
-- \PWM1_FC01|Add1~5\ = CARRY((\PWM1_FC01|var_Dead_Count2\(2) & !\PWM1_FC01|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FC01|var_Dead_Count2\(2),
	datad => VCC,
	cin => \PWM1_FC01|Add1~3\,
	combout => \PWM1_FC01|Add1~4_combout\,
	cout => \PWM1_FC01|Add1~5\);

-- Location: LCCOMB_X28_Y17_N18
\PWM1_FC01|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC01|Add1~20_combout\ = (!\PWM1_FC01|comp_out~q\ & \PWM1_FC01|Add1~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FC01|comp_out~q\,
	datad => \PWM1_FC01|Add1~4_combout\,
	combout => \PWM1_FC01|Add1~20_combout\);

-- Location: FF_X28_Y17_N19
\PWM1_FC01|var_Dead_Count2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FC01|Add1~20_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FC01|var_Dead_Count2\(2));

-- Location: LCCOMB_X28_Y17_N8
\PWM1_FC01|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC01|Add1~6_combout\ = (\PWM1_FC01|var_Dead_Count2\(3) & (!\PWM1_FC01|Add1~5\)) # (!\PWM1_FC01|var_Dead_Count2\(3) & ((\PWM1_FC01|Add1~5\) # (GND)))
-- \PWM1_FC01|Add1~7\ = CARRY((!\PWM1_FC01|Add1~5\) # (!\PWM1_FC01|var_Dead_Count2\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FC01|var_Dead_Count2\(3),
	datad => VCC,
	cin => \PWM1_FC01|Add1~5\,
	combout => \PWM1_FC01|Add1~6_combout\,
	cout => \PWM1_FC01|Add1~7\);

-- Location: LCCOMB_X28_Y17_N24
\PWM1_FC01|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC01|Add1~8_combout\ = (!\PWM1_FC01|comp_out~q\ & \PWM1_FC01|Add1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FC01|comp_out~q\,
	datad => \PWM1_FC01|Add1~6_combout\,
	combout => \PWM1_FC01|Add1~8_combout\);

-- Location: FF_X28_Y17_N25
\PWM1_FC01|var_Dead_Count2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FC01|Add1~8_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FC01|var_Dead_Count2\(3));

-- Location: LCCOMB_X28_Y17_N10
\PWM1_FC01|Add1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC01|Add1~9_combout\ = (\PWM1_FC01|var_Dead_Count2\(4) & (\PWM1_FC01|Add1~7\ $ (GND))) # (!\PWM1_FC01|var_Dead_Count2\(4) & (!\PWM1_FC01|Add1~7\ & VCC))
-- \PWM1_FC01|Add1~10\ = CARRY((\PWM1_FC01|var_Dead_Count2\(4) & !\PWM1_FC01|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FC01|var_Dead_Count2\(4),
	datad => VCC,
	cin => \PWM1_FC01|Add1~7\,
	combout => \PWM1_FC01|Add1~9_combout\,
	cout => \PWM1_FC01|Add1~10\);

-- Location: LCCOMB_X28_Y17_N22
\PWM1_FC01|Add1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC01|Add1~17_combout\ = (!\PWM1_FC01|comp_out~q\ & \PWM1_FC01|Add1~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FC01|comp_out~q\,
	datad => \PWM1_FC01|Add1~9_combout\,
	combout => \PWM1_FC01|Add1~17_combout\);

-- Location: FF_X28_Y17_N23
\PWM1_FC01|var_Dead_Count2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FC01|Add1~17_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FC01|var_Dead_Count2\(4));

-- Location: LCCOMB_X28_Y17_N12
\PWM1_FC01|Add1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC01|Add1~11_combout\ = (\PWM1_FC01|var_Dead_Count2\(5) & (!\PWM1_FC01|Add1~10\)) # (!\PWM1_FC01|var_Dead_Count2\(5) & ((\PWM1_FC01|Add1~10\) # (GND)))
-- \PWM1_FC01|Add1~12\ = CARRY((!\PWM1_FC01|Add1~10\) # (!\PWM1_FC01|var_Dead_Count2\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FC01|var_Dead_Count2\(5),
	datad => VCC,
	cin => \PWM1_FC01|Add1~10\,
	combout => \PWM1_FC01|Add1~11_combout\,
	cout => \PWM1_FC01|Add1~12\);

-- Location: LCCOMB_X28_Y17_N0
\PWM1_FC01|Add1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC01|Add1~13_combout\ = (!\PWM1_FC01|comp_out~q\ & \PWM1_FC01|Add1~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FC01|comp_out~q\,
	datad => \PWM1_FC01|Add1~11_combout\,
	combout => \PWM1_FC01|Add1~13_combout\);

-- Location: FF_X28_Y17_N1
\PWM1_FC01|var_Dead_Count2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FC01|Add1~13_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FC01|var_Dead_Count2\(5));

-- Location: LCCOMB_X28_Y17_N14
\PWM1_FC01|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC01|Add1~14_combout\ = \PWM1_FC01|var_Dead_Count2\(6) $ (!\PWM1_FC01|Add1~12\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FC01|var_Dead_Count2\(6),
	cin => \PWM1_FC01|Add1~12\,
	combout => \PWM1_FC01|Add1~14_combout\);

-- Location: LCCOMB_X28_Y17_N30
\PWM1_FC01|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC01|Add1~16_combout\ = (!\PWM1_FC01|comp_out~q\ & \PWM1_FC01|Add1~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FC01|comp_out~q\,
	datac => \PWM1_FC01|Add1~14_combout\,
	combout => \PWM1_FC01|Add1~16_combout\);

-- Location: FF_X28_Y17_N31
\PWM1_FC01|var_Dead_Count2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FC01|Add1~16_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FC01|var_Dead_Count2\(6));

-- Location: LCCOMB_X28_Y17_N20
\PWM1_FC01|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC01|LessThan2~0_combout\ = (((!\PWM1_FC01|var_Dead_Count2\(0) & !\PWM1_FC01|var_Dead_Count2\(1))) # (!\PWM1_FC01|var_Dead_Count2\(3))) # (!\PWM1_FC01|var_Dead_Count2\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FC01|var_Dead_Count2\(0),
	datab => \PWM1_FC01|var_Dead_Count2\(2),
	datac => \PWM1_FC01|var_Dead_Count2\(3),
	datad => \PWM1_FC01|var_Dead_Count2\(1),
	combout => \PWM1_FC01|LessThan2~0_combout\);

-- Location: LCCOMB_X28_Y17_N28
\PWM1_FC01|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC01|LessThan2~1_combout\ = (!\PWM1_FC01|var_Dead_Count2\(6) & (((!\PWM1_FC01|var_Dead_Count2\(4) & \PWM1_FC01|LessThan2~0_combout\)) # (!\PWM1_FC01|var_Dead_Count2\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FC01|var_Dead_Count2\(6),
	datab => \PWM1_FC01|var_Dead_Count2\(4),
	datac => \PWM1_FC01|var_Dead_Count2\(5),
	datad => \PWM1_FC01|LessThan2~0_combout\,
	combout => \PWM1_FC01|LessThan2~1_combout\);

-- Location: LCCOMB_X28_Y17_N2
\PWM1_FC01|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC01|Add1~0_combout\ = (\PWM1_FC01|var_Dead_Count2\(0) & (\PWM1_FC01|LessThan2~1_combout\ $ (VCC))) # (!\PWM1_FC01|var_Dead_Count2\(0) & (\PWM1_FC01|LessThan2~1_combout\ & VCC))
-- \PWM1_FC01|Add1~1\ = CARRY((\PWM1_FC01|var_Dead_Count2\(0) & \PWM1_FC01|LessThan2~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FC01|var_Dead_Count2\(0),
	datab => \PWM1_FC01|LessThan2~1_combout\,
	datad => VCC,
	combout => \PWM1_FC01|Add1~0_combout\,
	cout => \PWM1_FC01|Add1~1\);

-- Location: LCCOMB_X27_Y17_N16
\PWM1_FC01|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC01|Add1~18_combout\ = (!\PWM1_FC01|comp_out~q\ & \PWM1_FC01|Add1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FC01|comp_out~q\,
	datad => \PWM1_FC01|Add1~0_combout\,
	combout => \PWM1_FC01|Add1~18_combout\);

-- Location: FF_X27_Y17_N17
\PWM1_FC01|var_Dead_Count2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FC01|Add1~18_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FC01|var_Dead_Count2\(0));

-- Location: LCCOMB_X27_Y17_N8
\PWM1_FC01|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC01|Equal1~0_combout\ = (!\PWM1_FC01|Add1~2_combout\ & (!\PWM1_FC01|comp_out~q\ & (\PWM1_FC01|Add1~4_combout\ & \PWM1_FC01|Add1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FC01|Add1~2_combout\,
	datab => \PWM1_FC01|comp_out~q\,
	datac => \PWM1_FC01|Add1~4_combout\,
	datad => \PWM1_FC01|Add1~0_combout\,
	combout => \PWM1_FC01|Equal1~0_combout\);

-- Location: LCCOMB_X28_Y17_N26
\PWM1_FC01|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC01|Equal1~1_combout\ = (!\PWM1_FC01|Add1~16_combout\ & (\PWM1_FC01|Add1~8_combout\ & (!\PWM1_FC01|Add1~17_combout\ & \PWM1_FC01|Add1~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FC01|Add1~16_combout\,
	datab => \PWM1_FC01|Add1~8_combout\,
	datac => \PWM1_FC01|Add1~17_combout\,
	datad => \PWM1_FC01|Add1~13_combout\,
	combout => \PWM1_FC01|Equal1~1_combout\);

-- Location: LCCOMB_X28_Y17_N16
\PWM1_FC01|port_PWM02~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC01|port_PWM02~0_combout\ = (\PWM1_FC01|Equal1~0_combout\ & ((\PWM1_FC01|Equal1~1_combout\) # ((!\PWM1_FC01|comp_out~q\ & \PWM1_FC01|port_PWM02~q\)))) # (!\PWM1_FC01|Equal1~0_combout\ & (!\PWM1_FC01|comp_out~q\ & (\PWM1_FC01|port_PWM02~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FC01|Equal1~0_combout\,
	datab => \PWM1_FC01|comp_out~q\,
	datac => \PWM1_FC01|port_PWM02~q\,
	datad => \PWM1_FC01|Equal1~1_combout\,
	combout => \PWM1_FC01|port_PWM02~0_combout\);

-- Location: FF_X28_Y17_N17
\PWM1_FC01|port_PWM02\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FC01|port_PWM02~0_combout\,
	clrn => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FC01|port_PWM02~q\);

-- Location: LCCOMB_X29_Y23_N30
\PWM1_FC02|Add1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC02|Add1~19_combout\ = (!\PWM1_FC02|comp_out~q\ & \PWM1_FC02|Add1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FC02|comp_out~q\,
	datac => \PWM1_FC02|Add1~2_combout\,
	combout => \PWM1_FC02|Add1~19_combout\);

-- Location: FF_X29_Y23_N31
\PWM1_FC02|var_Dead_Count2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FC02|Add1~19_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FC02|var_Dead_Count2\(1));

-- Location: LCCOMB_X30_Y23_N8
\PWM1_FC02|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC02|Add1~2_combout\ = (\PWM1_FC02|var_Dead_Count2\(1) & (!\PWM1_FC02|Add1~1\)) # (!\PWM1_FC02|var_Dead_Count2\(1) & ((\PWM1_FC02|Add1~1\) # (GND)))
-- \PWM1_FC02|Add1~3\ = CARRY((!\PWM1_FC02|Add1~1\) # (!\PWM1_FC02|var_Dead_Count2\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FC02|var_Dead_Count2\(1),
	datad => VCC,
	cin => \PWM1_FC02|Add1~1\,
	combout => \PWM1_FC02|Add1~2_combout\,
	cout => \PWM1_FC02|Add1~3\);

-- Location: LCCOMB_X30_Y23_N10
\PWM1_FC02|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC02|Add1~4_combout\ = (\PWM1_FC02|var_Dead_Count2\(2) & (\PWM1_FC02|Add1~3\ $ (GND))) # (!\PWM1_FC02|var_Dead_Count2\(2) & (!\PWM1_FC02|Add1~3\ & VCC))
-- \PWM1_FC02|Add1~5\ = CARRY((\PWM1_FC02|var_Dead_Count2\(2) & !\PWM1_FC02|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FC02|var_Dead_Count2\(2),
	datad => VCC,
	cin => \PWM1_FC02|Add1~3\,
	combout => \PWM1_FC02|Add1~4_combout\,
	cout => \PWM1_FC02|Add1~5\);

-- Location: LCCOMB_X30_Y25_N0
\PWM1_FC02|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC02|Add1~20_combout\ = (\PWM1_FC02|Add1~4_combout\ & !\PWM1_FC02|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FC02|Add1~4_combout\,
	datad => \PWM1_FC02|comp_out~q\,
	combout => \PWM1_FC02|Add1~20_combout\);

-- Location: FF_X30_Y25_N1
\PWM1_FC02|var_Dead_Count2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FC02|Add1~20_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FC02|var_Dead_Count2\(2));

-- Location: LCCOMB_X30_Y23_N12
\PWM1_FC02|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC02|Add1~6_combout\ = (\PWM1_FC02|var_Dead_Count2\(3) & (!\PWM1_FC02|Add1~5\)) # (!\PWM1_FC02|var_Dead_Count2\(3) & ((\PWM1_FC02|Add1~5\) # (GND)))
-- \PWM1_FC02|Add1~7\ = CARRY((!\PWM1_FC02|Add1~5\) # (!\PWM1_FC02|var_Dead_Count2\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FC02|var_Dead_Count2\(3),
	datad => VCC,
	cin => \PWM1_FC02|Add1~5\,
	combout => \PWM1_FC02|Add1~6_combout\,
	cout => \PWM1_FC02|Add1~7\);

-- Location: LCCOMB_X29_Y23_N28
\PWM1_FC02|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC02|Add1~8_combout\ = (!\PWM1_FC02|comp_out~q\ & \PWM1_FC02|Add1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FC02|comp_out~q\,
	datac => \PWM1_FC02|Add1~6_combout\,
	combout => \PWM1_FC02|Add1~8_combout\);

-- Location: FF_X29_Y23_N29
\PWM1_FC02|var_Dead_Count2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FC02|Add1~8_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FC02|var_Dead_Count2\(3));

-- Location: LCCOMB_X30_Y23_N14
\PWM1_FC02|Add1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC02|Add1~9_combout\ = (\PWM1_FC02|var_Dead_Count2\(4) & (\PWM1_FC02|Add1~7\ $ (GND))) # (!\PWM1_FC02|var_Dead_Count2\(4) & (!\PWM1_FC02|Add1~7\ & VCC))
-- \PWM1_FC02|Add1~10\ = CARRY((\PWM1_FC02|var_Dead_Count2\(4) & !\PWM1_FC02|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FC02|var_Dead_Count2\(4),
	datad => VCC,
	cin => \PWM1_FC02|Add1~7\,
	combout => \PWM1_FC02|Add1~9_combout\,
	cout => \PWM1_FC02|Add1~10\);

-- Location: LCCOMB_X30_Y23_N20
\PWM1_FC02|Add1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC02|Add1~17_combout\ = (\PWM1_FC02|Add1~9_combout\ & !\PWM1_FC02|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FC02|Add1~9_combout\,
	datad => \PWM1_FC02|comp_out~q\,
	combout => \PWM1_FC02|Add1~17_combout\);

-- Location: FF_X29_Y23_N27
\PWM1_FC02|var_Dead_Count2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \PWM1_FC02|Add1~17_combout\,
	sload => VCC,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FC02|var_Dead_Count2\(4));

-- Location: LCCOMB_X30_Y23_N16
\PWM1_FC02|Add1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC02|Add1~11_combout\ = (\PWM1_FC02|var_Dead_Count2\(5) & (!\PWM1_FC02|Add1~10\)) # (!\PWM1_FC02|var_Dead_Count2\(5) & ((\PWM1_FC02|Add1~10\) # (GND)))
-- \PWM1_FC02|Add1~12\ = CARRY((!\PWM1_FC02|Add1~10\) # (!\PWM1_FC02|var_Dead_Count2\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FC02|var_Dead_Count2\(5),
	datad => VCC,
	cin => \PWM1_FC02|Add1~10\,
	combout => \PWM1_FC02|Add1~11_combout\,
	cout => \PWM1_FC02|Add1~12\);

-- Location: LCCOMB_X30_Y23_N4
\PWM1_FC02|Add1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC02|Add1~13_combout\ = (\PWM1_FC02|Add1~11_combout\ & !\PWM1_FC02|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FC02|Add1~11_combout\,
	datad => \PWM1_FC02|comp_out~q\,
	combout => \PWM1_FC02|Add1~13_combout\);

-- Location: FF_X29_Y23_N21
\PWM1_FC02|var_Dead_Count2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \PWM1_FC02|Add1~13_combout\,
	sload => VCC,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FC02|var_Dead_Count2\(5));

-- Location: LCCOMB_X30_Y23_N18
\PWM1_FC02|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC02|Add1~14_combout\ = \PWM1_FC02|Add1~12\ $ (!\PWM1_FC02|var_Dead_Count2\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \PWM1_FC02|var_Dead_Count2\(6),
	cin => \PWM1_FC02|Add1~12\,
	combout => \PWM1_FC02|Add1~14_combout\);

-- Location: LCCOMB_X30_Y23_N26
\PWM1_FC02|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC02|Add1~16_combout\ = (\PWM1_FC02|Add1~14_combout\ & !\PWM1_FC02|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FC02|Add1~14_combout\,
	datad => \PWM1_FC02|comp_out~q\,
	combout => \PWM1_FC02|Add1~16_combout\);

-- Location: FF_X29_Y23_N23
\PWM1_FC02|var_Dead_Count2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \PWM1_FC02|Add1~16_combout\,
	sload => VCC,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FC02|var_Dead_Count2\(6));

-- Location: LCCOMB_X30_Y23_N22
\PWM1_FC02|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC02|LessThan2~0_combout\ = (((!\PWM1_FC02|var_Dead_Count2\(1) & !\PWM1_FC02|var_Dead_Count2\(0))) # (!\PWM1_FC02|var_Dead_Count2\(3))) # (!\PWM1_FC02|var_Dead_Count2\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FC02|var_Dead_Count2\(2),
	datab => \PWM1_FC02|var_Dead_Count2\(1),
	datac => \PWM1_FC02|var_Dead_Count2\(3),
	datad => \PWM1_FC02|var_Dead_Count2\(0),
	combout => \PWM1_FC02|LessThan2~0_combout\);

-- Location: LCCOMB_X29_Y23_N26
\PWM1_FC02|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC02|LessThan2~1_combout\ = (!\PWM1_FC02|var_Dead_Count2\(6) & (((!\PWM1_FC02|var_Dead_Count2\(4) & \PWM1_FC02|LessThan2~0_combout\)) # (!\PWM1_FC02|var_Dead_Count2\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FC02|var_Dead_Count2\(6),
	datab => \PWM1_FC02|var_Dead_Count2\(5),
	datac => \PWM1_FC02|var_Dead_Count2\(4),
	datad => \PWM1_FC02|LessThan2~0_combout\,
	combout => \PWM1_FC02|LessThan2~1_combout\);

-- Location: LCCOMB_X30_Y23_N6
\PWM1_FC02|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC02|Add1~0_combout\ = (\PWM1_FC02|var_Dead_Count2\(0) & (\PWM1_FC02|LessThan2~1_combout\ $ (VCC))) # (!\PWM1_FC02|var_Dead_Count2\(0) & (\PWM1_FC02|LessThan2~1_combout\ & VCC))
-- \PWM1_FC02|Add1~1\ = CARRY((\PWM1_FC02|var_Dead_Count2\(0) & \PWM1_FC02|LessThan2~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FC02|var_Dead_Count2\(0),
	datab => \PWM1_FC02|LessThan2~1_combout\,
	datad => VCC,
	combout => \PWM1_FC02|Add1~0_combout\,
	cout => \PWM1_FC02|Add1~1\);

-- Location: LCCOMB_X29_Y23_N0
\PWM1_FC02|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC02|Add1~18_combout\ = (\PWM1_FC02|Add1~0_combout\ & !\PWM1_FC02|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FC02|Add1~0_combout\,
	datac => \PWM1_FC02|comp_out~q\,
	combout => \PWM1_FC02|Add1~18_combout\);

-- Location: FF_X29_Y23_N1
\PWM1_FC02|var_Dead_Count2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FC02|Add1~18_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FC02|var_Dead_Count2\(0));

-- Location: LCCOMB_X30_Y25_N2
\PWM1_FC02|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC02|Equal1~0_combout\ = (!\PWM1_FC02|Add1~2_combout\ & (\PWM1_FC02|Add1~0_combout\ & (\PWM1_FC02|Add1~4_combout\ & !\PWM1_FC02|comp_out~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FC02|Add1~2_combout\,
	datab => \PWM1_FC02|Add1~0_combout\,
	datac => \PWM1_FC02|Add1~4_combout\,
	datad => \PWM1_FC02|comp_out~q\,
	combout => \PWM1_FC02|Equal1~0_combout\);

-- Location: LCCOMB_X30_Y23_N2
\PWM1_FC02|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC02|Equal1~1_combout\ = (!\PWM1_FC02|Add1~16_combout\ & (!\PWM1_FC02|Add1~17_combout\ & (\PWM1_FC02|Add1~13_combout\ & \PWM1_FC02|Add1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FC02|Add1~16_combout\,
	datab => \PWM1_FC02|Add1~17_combout\,
	datac => \PWM1_FC02|Add1~13_combout\,
	datad => \PWM1_FC02|Add1~8_combout\,
	combout => \PWM1_FC02|Equal1~1_combout\);

-- Location: LCCOMB_X30_Y24_N2
\PWM1_FC02|port_PWM02~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC02|port_PWM02~0_combout\ = (\PWM1_FC02|Equal1~0_combout\ & ((\PWM1_FC02|Equal1~1_combout\) # ((!\PWM1_FC02|comp_out~q\ & \PWM1_FC02|port_PWM02~q\)))) # (!\PWM1_FC02|Equal1~0_combout\ & (!\PWM1_FC02|comp_out~q\ & (\PWM1_FC02|port_PWM02~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FC02|Equal1~0_combout\,
	datab => \PWM1_FC02|comp_out~q\,
	datac => \PWM1_FC02|port_PWM02~q\,
	datad => \PWM1_FC02|Equal1~1_combout\,
	combout => \PWM1_FC02|port_PWM02~0_combout\);

-- Location: FF_X30_Y24_N3
\PWM1_FC02|port_PWM02\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FC02|port_PWM02~0_combout\,
	clrn => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FC02|port_PWM02~q\);

-- Location: LCCOMB_X29_Y17_N24
\PWM1_FC03|Add1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC03|Add1~19_combout\ = (!\PWM1_FC03|comp_out~q\ & \PWM1_FC03|Add1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FC03|comp_out~q\,
	datad => \PWM1_FC03|Add1~2_combout\,
	combout => \PWM1_FC03|Add1~19_combout\);

-- Location: FF_X29_Y17_N25
\PWM1_FC03|var_Dead_Count2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FC03|Add1~19_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FC03|var_Dead_Count2\(1));

-- Location: LCCOMB_X29_Y17_N10
\PWM1_FC03|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC03|Add1~2_combout\ = (\PWM1_FC03|var_Dead_Count2\(1) & (!\PWM1_FC03|Add1~1\)) # (!\PWM1_FC03|var_Dead_Count2\(1) & ((\PWM1_FC03|Add1~1\) # (GND)))
-- \PWM1_FC03|Add1~3\ = CARRY((!\PWM1_FC03|Add1~1\) # (!\PWM1_FC03|var_Dead_Count2\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FC03|var_Dead_Count2\(1),
	datad => VCC,
	cin => \PWM1_FC03|Add1~1\,
	combout => \PWM1_FC03|Add1~2_combout\,
	cout => \PWM1_FC03|Add1~3\);

-- Location: LCCOMB_X29_Y17_N12
\PWM1_FC03|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC03|Add1~4_combout\ = (\PWM1_FC03|var_Dead_Count2\(2) & (\PWM1_FC03|Add1~3\ $ (GND))) # (!\PWM1_FC03|var_Dead_Count2\(2) & (!\PWM1_FC03|Add1~3\ & VCC))
-- \PWM1_FC03|Add1~5\ = CARRY((\PWM1_FC03|var_Dead_Count2\(2) & !\PWM1_FC03|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FC03|var_Dead_Count2\(2),
	datad => VCC,
	cin => \PWM1_FC03|Add1~3\,
	combout => \PWM1_FC03|Add1~4_combout\,
	cout => \PWM1_FC03|Add1~5\);

-- Location: LCCOMB_X29_Y17_N4
\PWM1_FC03|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC03|Add1~20_combout\ = (!\PWM1_FC03|comp_out~q\ & \PWM1_FC03|Add1~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FC03|comp_out~q\,
	datad => \PWM1_FC03|Add1~4_combout\,
	combout => \PWM1_FC03|Add1~20_combout\);

-- Location: FF_X29_Y17_N5
\PWM1_FC03|var_Dead_Count2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FC03|Add1~20_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FC03|var_Dead_Count2\(2));

-- Location: LCCOMB_X29_Y17_N14
\PWM1_FC03|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC03|Add1~6_combout\ = (\PWM1_FC03|var_Dead_Count2\(3) & (!\PWM1_FC03|Add1~5\)) # (!\PWM1_FC03|var_Dead_Count2\(3) & ((\PWM1_FC03|Add1~5\) # (GND)))
-- \PWM1_FC03|Add1~7\ = CARRY((!\PWM1_FC03|Add1~5\) # (!\PWM1_FC03|var_Dead_Count2\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FC03|var_Dead_Count2\(3),
	datad => VCC,
	cin => \PWM1_FC03|Add1~5\,
	combout => \PWM1_FC03|Add1~6_combout\,
	cout => \PWM1_FC03|Add1~7\);

-- Location: LCCOMB_X29_Y17_N30
\PWM1_FC03|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC03|Add1~8_combout\ = (\PWM1_FC03|Add1~6_combout\ & !\PWM1_FC03|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1_FC03|Add1~6_combout\,
	datad => \PWM1_FC03|comp_out~q\,
	combout => \PWM1_FC03|Add1~8_combout\);

-- Location: FF_X29_Y17_N31
\PWM1_FC03|var_Dead_Count2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FC03|Add1~8_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FC03|var_Dead_Count2\(3));

-- Location: LCCOMB_X29_Y17_N16
\PWM1_FC03|Add1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC03|Add1~9_combout\ = (\PWM1_FC03|var_Dead_Count2\(4) & (\PWM1_FC03|Add1~7\ $ (GND))) # (!\PWM1_FC03|var_Dead_Count2\(4) & (!\PWM1_FC03|Add1~7\ & VCC))
-- \PWM1_FC03|Add1~10\ = CARRY((\PWM1_FC03|var_Dead_Count2\(4) & !\PWM1_FC03|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FC03|var_Dead_Count2\(4),
	datad => VCC,
	cin => \PWM1_FC03|Add1~7\,
	combout => \PWM1_FC03|Add1~9_combout\,
	cout => \PWM1_FC03|Add1~10\);

-- Location: LCCOMB_X29_Y17_N26
\PWM1_FC03|Add1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC03|Add1~17_combout\ = (\PWM1_FC03|Add1~9_combout\ & !\PWM1_FC03|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FC03|Add1~9_combout\,
	datad => \PWM1_FC03|comp_out~q\,
	combout => \PWM1_FC03|Add1~17_combout\);

-- Location: FF_X29_Y17_N27
\PWM1_FC03|var_Dead_Count2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FC03|Add1~17_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FC03|var_Dead_Count2\(4));

-- Location: LCCOMB_X29_Y17_N18
\PWM1_FC03|Add1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC03|Add1~11_combout\ = (\PWM1_FC03|var_Dead_Count2\(5) & (!\PWM1_FC03|Add1~10\)) # (!\PWM1_FC03|var_Dead_Count2\(5) & ((\PWM1_FC03|Add1~10\) # (GND)))
-- \PWM1_FC03|Add1~12\ = CARRY((!\PWM1_FC03|Add1~10\) # (!\PWM1_FC03|var_Dead_Count2\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM1_FC03|var_Dead_Count2\(5),
	datad => VCC,
	cin => \PWM1_FC03|Add1~10\,
	combout => \PWM1_FC03|Add1~11_combout\,
	cout => \PWM1_FC03|Add1~12\);

-- Location: LCCOMB_X29_Y17_N0
\PWM1_FC03|Add1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC03|Add1~13_combout\ = (!\PWM1_FC03|comp_out~q\ & \PWM1_FC03|Add1~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FC03|comp_out~q\,
	datad => \PWM1_FC03|Add1~11_combout\,
	combout => \PWM1_FC03|Add1~13_combout\);

-- Location: FF_X29_Y17_N1
\PWM1_FC03|var_Dead_Count2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FC03|Add1~13_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FC03|var_Dead_Count2\(5));

-- Location: LCCOMB_X29_Y17_N20
\PWM1_FC03|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC03|Add1~14_combout\ = \PWM1_FC03|Add1~12\ $ (!\PWM1_FC03|var_Dead_Count2\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \PWM1_FC03|var_Dead_Count2\(6),
	cin => \PWM1_FC03|Add1~12\,
	combout => \PWM1_FC03|Add1~14_combout\);

-- Location: LCCOMB_X29_Y17_N6
\PWM1_FC03|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC03|Add1~16_combout\ = (!\PWM1_FC03|comp_out~q\ & \PWM1_FC03|Add1~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FC03|comp_out~q\,
	datad => \PWM1_FC03|Add1~14_combout\,
	combout => \PWM1_FC03|Add1~16_combout\);

-- Location: FF_X29_Y17_N7
\PWM1_FC03|var_Dead_Count2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FC03|Add1~16_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FC03|var_Dead_Count2\(6));

-- Location: LCCOMB_X29_Y17_N8
\PWM1_FC03|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC03|Add1~0_combout\ = (\PWM1_FC03|LessThan2~1_combout\ & (\PWM1_FC03|var_Dead_Count2\(0) $ (VCC))) # (!\PWM1_FC03|LessThan2~1_combout\ & (\PWM1_FC03|var_Dead_Count2\(0) & VCC))
-- \PWM1_FC03|Add1~1\ = CARRY((\PWM1_FC03|LessThan2~1_combout\ & \PWM1_FC03|var_Dead_Count2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FC03|LessThan2~1_combout\,
	datab => \PWM1_FC03|var_Dead_Count2\(0),
	datad => VCC,
	combout => \PWM1_FC03|Add1~0_combout\,
	cout => \PWM1_FC03|Add1~1\);

-- Location: LCCOMB_X30_Y17_N24
\PWM1_FC03|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC03|Add1~18_combout\ = (\PWM1_FC03|Add1~0_combout\ & !\PWM1_FC03|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FC03|Add1~0_combout\,
	datac => \PWM1_FC03|comp_out~q\,
	combout => \PWM1_FC03|Add1~18_combout\);

-- Location: FF_X30_Y17_N25
\PWM1_FC03|var_Dead_Count2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FC03|Add1~18_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FC03|var_Dead_Count2\(0));

-- Location: LCCOMB_X29_Y17_N2
\PWM1_FC03|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC03|LessThan2~0_combout\ = (((!\PWM1_FC03|var_Dead_Count2\(1) & !\PWM1_FC03|var_Dead_Count2\(0))) # (!\PWM1_FC03|var_Dead_Count2\(2))) # (!\PWM1_FC03|var_Dead_Count2\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FC03|var_Dead_Count2\(3),
	datab => \PWM1_FC03|var_Dead_Count2\(1),
	datac => \PWM1_FC03|var_Dead_Count2\(2),
	datad => \PWM1_FC03|var_Dead_Count2\(0),
	combout => \PWM1_FC03|LessThan2~0_combout\);

-- Location: LCCOMB_X29_Y17_N28
\PWM1_FC03|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC03|LessThan2~1_combout\ = (!\PWM1_FC03|var_Dead_Count2\(6) & (((\PWM1_FC03|LessThan2~0_combout\ & !\PWM1_FC03|var_Dead_Count2\(4))) # (!\PWM1_FC03|var_Dead_Count2\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FC03|var_Dead_Count2\(6),
	datab => \PWM1_FC03|var_Dead_Count2\(5),
	datac => \PWM1_FC03|LessThan2~0_combout\,
	datad => \PWM1_FC03|var_Dead_Count2\(4),
	combout => \PWM1_FC03|LessThan2~1_combout\);

-- Location: LCCOMB_X30_Y17_N10
\PWM1_FC03|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC03|Equal1~0_combout\ = (!\PWM1_FC03|Add1~2_combout\ & (!\PWM1_FC03|comp_out~q\ & (\PWM1_FC03|Add1~4_combout\ & \PWM1_FC03|Add1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FC03|Add1~2_combout\,
	datab => \PWM1_FC03|comp_out~q\,
	datac => \PWM1_FC03|Add1~4_combout\,
	datad => \PWM1_FC03|Add1~0_combout\,
	combout => \PWM1_FC03|Equal1~0_combout\);

-- Location: LCCOMB_X29_Y17_N22
\PWM1_FC03|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC03|Equal1~1_combout\ = (\PWM1_FC03|Add1~13_combout\ & (\PWM1_FC03|Add1~8_combout\ & (!\PWM1_FC03|Add1~17_combout\ & !\PWM1_FC03|Add1~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FC03|Add1~13_combout\,
	datab => \PWM1_FC03|Add1~8_combout\,
	datac => \PWM1_FC03|Add1~17_combout\,
	datad => \PWM1_FC03|Add1~16_combout\,
	combout => \PWM1_FC03|Equal1~1_combout\);

-- Location: LCCOMB_X30_Y17_N26
\PWM1_FC03|port_PWM02~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1_FC03|port_PWM02~0_combout\ = (\PWM1_FC03|Equal1~0_combout\ & ((\PWM1_FC03|Equal1~1_combout\) # ((!\PWM1_FC03|comp_out~q\ & \PWM1_FC03|port_PWM02~q\)))) # (!\PWM1_FC03|Equal1~0_combout\ & (!\PWM1_FC03|comp_out~q\ & (\PWM1_FC03|port_PWM02~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1_FC03|Equal1~0_combout\,
	datab => \PWM1_FC03|comp_out~q\,
	datac => \PWM1_FC03|port_PWM02~q\,
	datad => \PWM1_FC03|Equal1~1_combout\,
	combout => \PWM1_FC03|port_PWM02~0_combout\);

-- Location: FF_X30_Y17_N27
\PWM1_FC03|port_PWM02\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1_FC03|port_PWM02~0_combout\,
	clrn => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1_FC03|port_PWM02~q\);

-- Location: LCCOMB_X20_Y20_N6
\PWM2_FC01|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC01|LessThan0~2_cout\ = CARRY((\PWM2_FC03|comp_int\(0) & \ucr6|c_int\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC03|comp_int\(0),
	datab => \ucr6|c_int\(0),
	datad => VCC,
	cout => \PWM2_FC01|LessThan0~2_cout\);

-- Location: LCCOMB_X20_Y20_N8
\PWM2_FC01|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC01|LessThan0~4_cout\ = CARRY((\ucr2|c_int\(1) & (!\PWM2_FC03|comp_int\(1) & !\PWM2_FC01|LessThan0~2_cout\)) # (!\ucr2|c_int\(1) & ((!\PWM2_FC01|LessThan0~2_cout\) # (!\PWM2_FC03|comp_int\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr2|c_int\(1),
	datab => \PWM2_FC03|comp_int\(1),
	datad => VCC,
	cin => \PWM2_FC01|LessThan0~2_cout\,
	cout => \PWM2_FC01|LessThan0~4_cout\);

-- Location: LCCOMB_X20_Y20_N10
\PWM2_FC01|LessThan0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC01|LessThan0~6_cout\ = CARRY((\PWM2_FC03|comp_int\(2) & ((\ucr2|c_int\(2)) # (!\PWM2_FC01|LessThan0~4_cout\))) # (!\PWM2_FC03|comp_int\(2) & (\ucr2|c_int\(2) & !\PWM2_FC01|LessThan0~4_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC03|comp_int\(2),
	datab => \ucr2|c_int\(2),
	datad => VCC,
	cin => \PWM2_FC01|LessThan0~4_cout\,
	cout => \PWM2_FC01|LessThan0~6_cout\);

-- Location: LCCOMB_X20_Y20_N12
\PWM2_FC01|LessThan0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC01|LessThan0~8_cout\ = CARRY((\ucr2|c_int\(3) & ((!\PWM2_FC01|LessThan0~6_cout\) # (!\PWM2_FC03|comp_int\(3)))) # (!\ucr2|c_int\(3) & (!\PWM2_FC03|comp_int\(3) & !\PWM2_FC01|LessThan0~6_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr2|c_int\(3),
	datab => \PWM2_FC03|comp_int\(3),
	datad => VCC,
	cin => \PWM2_FC01|LessThan0~6_cout\,
	cout => \PWM2_FC01|LessThan0~8_cout\);

-- Location: LCCOMB_X20_Y20_N14
\PWM2_FC01|LessThan0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC01|LessThan0~10_cout\ = CARRY((\PWM2_FC03|comp_int\(4) & ((\ucr2|c_int\(4)) # (!\PWM2_FC01|LessThan0~8_cout\))) # (!\PWM2_FC03|comp_int\(4) & (\ucr2|c_int\(4) & !\PWM2_FC01|LessThan0~8_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC03|comp_int\(4),
	datab => \ucr2|c_int\(4),
	datad => VCC,
	cin => \PWM2_FC01|LessThan0~8_cout\,
	cout => \PWM2_FC01|LessThan0~10_cout\);

-- Location: LCCOMB_X20_Y20_N16
\PWM2_FC01|LessThan0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC01|LessThan0~12_cout\ = CARRY((\ucr2|c_int\(5) & (!\PWM2_FC03|comp_int\(5) & !\PWM2_FC01|LessThan0~10_cout\)) # (!\ucr2|c_int\(5) & ((!\PWM2_FC01|LessThan0~10_cout\) # (!\PWM2_FC03|comp_int\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr2|c_int\(5),
	datab => \PWM2_FC03|comp_int\(5),
	datad => VCC,
	cin => \PWM2_FC01|LessThan0~10_cout\,
	cout => \PWM2_FC01|LessThan0~12_cout\);

-- Location: LCCOMB_X20_Y20_N18
\PWM2_FC01|LessThan0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC01|LessThan0~14_cout\ = CARRY((\PWM2_FC03|comp_int\(6) & ((!\PWM2_FC01|LessThan0~12_cout\) # (!\ucr2|c_int\(6)))) # (!\PWM2_FC03|comp_int\(6) & (!\ucr2|c_int\(6) & !\PWM2_FC01|LessThan0~12_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC03|comp_int\(6),
	datab => \ucr2|c_int\(6),
	datad => VCC,
	cin => \PWM2_FC01|LessThan0~12_cout\,
	cout => \PWM2_FC01|LessThan0~14_cout\);

-- Location: LCCOMB_X20_Y20_N20
\PWM2_FC01|LessThan0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC01|LessThan0~16_cout\ = CARRY((\ucr2|c_int\(7) & ((!\PWM2_FC01|LessThan0~14_cout\) # (!\PWM2_FC03|comp_int\(7)))) # (!\ucr2|c_int\(7) & (!\PWM2_FC03|comp_int\(7) & !\PWM2_FC01|LessThan0~14_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr2|c_int\(7),
	datab => \PWM2_FC03|comp_int\(7),
	datad => VCC,
	cin => \PWM2_FC01|LessThan0~14_cout\,
	cout => \PWM2_FC01|LessThan0~16_cout\);

-- Location: LCCOMB_X20_Y20_N22
\PWM2_FC01|LessThan0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC01|LessThan0~18_cout\ = CARRY((\PWM2_FC03|comp_int\(8) & ((\ucr2|c_int\(8)) # (!\PWM2_FC01|LessThan0~16_cout\))) # (!\PWM2_FC03|comp_int\(8) & (\ucr2|c_int\(8) & !\PWM2_FC01|LessThan0~16_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC03|comp_int\(8),
	datab => \ucr2|c_int\(8),
	datad => VCC,
	cin => \PWM2_FC01|LessThan0~16_cout\,
	cout => \PWM2_FC01|LessThan0~18_cout\);

-- Location: LCCOMB_X20_Y20_N24
\PWM2_FC01|LessThan0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC01|LessThan0~20_cout\ = CARRY((\ucr2|c_int\(9) & ((!\PWM2_FC01|LessThan0~18_cout\) # (!\PWM2_FC03|comp_int\(9)))) # (!\ucr2|c_int\(9) & (!\PWM2_FC03|comp_int\(9) & !\PWM2_FC01|LessThan0~18_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr2|c_int\(9),
	datab => \PWM2_FC03|comp_int\(9),
	datad => VCC,
	cin => \PWM2_FC01|LessThan0~18_cout\,
	cout => \PWM2_FC01|LessThan0~20_cout\);

-- Location: LCCOMB_X20_Y20_N26
\PWM2_FC01|LessThan0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC01|LessThan0~21_combout\ = (\PWM2_FC03|comp_int\(10) & ((\ucr2|c_int\(10)) # (!\PWM2_FC01|LessThan0~20_cout\))) # (!\PWM2_FC03|comp_int\(10) & (!\PWM2_FC01|LessThan0~20_cout\ & \ucr2|c_int\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC03|comp_int\(10),
	datad => \ucr2|c_int\(10),
	cin => \PWM2_FC01|LessThan0~20_cout\,
	combout => \PWM2_FC01|LessThan0~21_combout\);

-- Location: LCCOMB_X20_Y20_N4
\PWM2_FC01|LessThan0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC01|LessThan0~23_combout\ = ((\ucr2|c_int\(11)) # (!\PWM2_FC01|LessThan0~21_combout\)) # (!\PWM2_FC01|LessThan0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC01|LessThan0~0_combout\,
	datac => \PWM2_FC01|LessThan0~21_combout\,
	datad => \ucr2|c_int\(11),
	combout => \PWM2_FC01|LessThan0~23_combout\);

-- Location: FF_X20_Y20_N5
\PWM2_FC01|comp_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FC01|LessThan0~23_combout\,
	clrn => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FC01|comp_out~q\);

-- Location: FF_X23_Y20_N31
\PWM2_FC01|var_Dead_Count2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FC01|Add1~13_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FC01|var_Dead_Count2\(5));

-- Location: LCCOMB_X23_Y20_N10
\PWM2_FC01|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC01|LessThan2~0_combout\ = (((!\PWM2_FC01|var_Dead_Count2\(1) & !\PWM2_FC01|var_Dead_Count2\(0))) # (!\PWM2_FC01|var_Dead_Count2\(2))) # (!\PWM2_FC01|var_Dead_Count2\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC01|var_Dead_Count2\(1),
	datab => \PWM2_FC01|var_Dead_Count2\(3),
	datac => \PWM2_FC01|var_Dead_Count2\(2),
	datad => \PWM2_FC01|var_Dead_Count2\(0),
	combout => \PWM2_FC01|LessThan2~0_combout\);

-- Location: LCCOMB_X23_Y20_N24
\PWM2_FC01|Add1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC01|Add1~11_combout\ = (\PWM2_FC01|var_Dead_Count2\(5) & (!\PWM2_FC01|Add1~10\)) # (!\PWM2_FC01|var_Dead_Count2\(5) & ((\PWM2_FC01|Add1~10\) # (GND)))
-- \PWM2_FC01|Add1~12\ = CARRY((!\PWM2_FC01|Add1~10\) # (!\PWM2_FC01|var_Dead_Count2\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FC01|var_Dead_Count2\(5),
	datad => VCC,
	cin => \PWM2_FC01|Add1~10\,
	combout => \PWM2_FC01|Add1~11_combout\,
	cout => \PWM2_FC01|Add1~12\);

-- Location: LCCOMB_X23_Y20_N26
\PWM2_FC01|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC01|Add1~14_combout\ = \PWM2_FC01|Add1~12\ $ (!\PWM2_FC01|var_Dead_Count2\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \PWM2_FC01|var_Dead_Count2\(6),
	cin => \PWM2_FC01|Add1~12\,
	combout => \PWM2_FC01|Add1~14_combout\);

-- Location: LCCOMB_X23_Y20_N0
\PWM2_FC01|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC01|Add1~16_combout\ = (\PWM2_FC01|Add1~14_combout\ & !\PWM2_FC01|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM2_FC01|Add1~14_combout\,
	datad => \PWM2_FC01|comp_out~q\,
	combout => \PWM2_FC01|Add1~16_combout\);

-- Location: FF_X23_Y20_N1
\PWM2_FC01|var_Dead_Count2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FC01|Add1~16_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FC01|var_Dead_Count2\(6));

-- Location: LCCOMB_X23_Y20_N28
\PWM2_FC01|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC01|LessThan2~1_combout\ = (!\PWM2_FC01|var_Dead_Count2\(6) & (((\PWM2_FC01|LessThan2~0_combout\ & !\PWM2_FC01|var_Dead_Count2\(4))) # (!\PWM2_FC01|var_Dead_Count2\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC01|LessThan2~0_combout\,
	datab => \PWM2_FC01|var_Dead_Count2\(6),
	datac => \PWM2_FC01|var_Dead_Count2\(4),
	datad => \PWM2_FC01|var_Dead_Count2\(5),
	combout => \PWM2_FC01|LessThan2~1_combout\);

-- Location: LCCOMB_X23_Y20_N14
\PWM2_FC01|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC01|Add1~0_combout\ = (\PWM2_FC01|var_Dead_Count2\(0) & (\PWM2_FC01|LessThan2~1_combout\ $ (VCC))) # (!\PWM2_FC01|var_Dead_Count2\(0) & (\PWM2_FC01|LessThan2~1_combout\ & VCC))
-- \PWM2_FC01|Add1~1\ = CARRY((\PWM2_FC01|var_Dead_Count2\(0) & \PWM2_FC01|LessThan2~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC01|var_Dead_Count2\(0),
	datab => \PWM2_FC01|LessThan2~1_combout\,
	datad => VCC,
	combout => \PWM2_FC01|Add1~0_combout\,
	cout => \PWM2_FC01|Add1~1\);

-- Location: LCCOMB_X24_Y20_N2
\PWM2_FC01|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC01|Add1~18_combout\ = (!\PWM2_FC01|comp_out~q\ & \PWM2_FC01|Add1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM2_FC01|comp_out~q\,
	datad => \PWM2_FC01|Add1~0_combout\,
	combout => \PWM2_FC01|Add1~18_combout\);

-- Location: FF_X24_Y20_N3
\PWM2_FC01|var_Dead_Count2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FC01|Add1~18_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FC01|var_Dead_Count2\(0));

-- Location: LCCOMB_X23_Y20_N16
\PWM2_FC01|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC01|Add1~2_combout\ = (\PWM2_FC01|var_Dead_Count2\(1) & (!\PWM2_FC01|Add1~1\)) # (!\PWM2_FC01|var_Dead_Count2\(1) & ((\PWM2_FC01|Add1~1\) # (GND)))
-- \PWM2_FC01|Add1~3\ = CARRY((!\PWM2_FC01|Add1~1\) # (!\PWM2_FC01|var_Dead_Count2\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC01|var_Dead_Count2\(1),
	datad => VCC,
	cin => \PWM2_FC01|Add1~1\,
	combout => \PWM2_FC01|Add1~2_combout\,
	cout => \PWM2_FC01|Add1~3\);

-- Location: LCCOMB_X23_Y20_N12
\PWM2_FC01|Add1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC01|Add1~19_combout\ = (!\PWM2_FC01|comp_out~q\ & \PWM2_FC01|Add1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC01|comp_out~q\,
	datad => \PWM2_FC01|Add1~2_combout\,
	combout => \PWM2_FC01|Add1~19_combout\);

-- Location: FF_X23_Y20_N13
\PWM2_FC01|var_Dead_Count2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FC01|Add1~19_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FC01|var_Dead_Count2\(1));

-- Location: LCCOMB_X23_Y20_N18
\PWM2_FC01|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC01|Add1~4_combout\ = (\PWM2_FC01|var_Dead_Count2\(2) & (\PWM2_FC01|Add1~3\ $ (GND))) # (!\PWM2_FC01|var_Dead_Count2\(2) & (!\PWM2_FC01|Add1~3\ & VCC))
-- \PWM2_FC01|Add1~5\ = CARRY((\PWM2_FC01|var_Dead_Count2\(2) & !\PWM2_FC01|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FC01|var_Dead_Count2\(2),
	datad => VCC,
	cin => \PWM2_FC01|Add1~3\,
	combout => \PWM2_FC01|Add1~4_combout\,
	cout => \PWM2_FC01|Add1~5\);

-- Location: LCCOMB_X23_Y20_N8
\PWM2_FC01|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC01|Add1~20_combout\ = (!\PWM2_FC01|comp_out~q\ & \PWM2_FC01|Add1~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC01|comp_out~q\,
	datac => \PWM2_FC01|Add1~4_combout\,
	combout => \PWM2_FC01|Add1~20_combout\);

-- Location: FF_X23_Y20_N9
\PWM2_FC01|var_Dead_Count2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FC01|Add1~20_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FC01|var_Dead_Count2\(2));

-- Location: LCCOMB_X23_Y20_N20
\PWM2_FC01|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC01|Add1~6_combout\ = (\PWM2_FC01|var_Dead_Count2\(3) & (!\PWM2_FC01|Add1~5\)) # (!\PWM2_FC01|var_Dead_Count2\(3) & ((\PWM2_FC01|Add1~5\) # (GND)))
-- \PWM2_FC01|Add1~7\ = CARRY((!\PWM2_FC01|Add1~5\) # (!\PWM2_FC01|var_Dead_Count2\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FC01|var_Dead_Count2\(3),
	datad => VCC,
	cin => \PWM2_FC01|Add1~5\,
	combout => \PWM2_FC01|Add1~6_combout\,
	cout => \PWM2_FC01|Add1~7\);

-- Location: LCCOMB_X23_Y20_N6
\PWM2_FC01|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC01|Add1~8_combout\ = (!\PWM2_FC01|comp_out~q\ & \PWM2_FC01|Add1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC01|comp_out~q\,
	datad => \PWM2_FC01|Add1~6_combout\,
	combout => \PWM2_FC01|Add1~8_combout\);

-- Location: FF_X23_Y20_N7
\PWM2_FC01|var_Dead_Count2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FC01|Add1~8_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FC01|var_Dead_Count2\(3));

-- Location: LCCOMB_X23_Y20_N22
\PWM2_FC01|Add1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC01|Add1~9_combout\ = (\PWM2_FC01|var_Dead_Count2\(4) & (\PWM2_FC01|Add1~7\ $ (GND))) # (!\PWM2_FC01|var_Dead_Count2\(4) & (!\PWM2_FC01|Add1~7\ & VCC))
-- \PWM2_FC01|Add1~10\ = CARRY((\PWM2_FC01|var_Dead_Count2\(4) & !\PWM2_FC01|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FC01|var_Dead_Count2\(4),
	datad => VCC,
	cin => \PWM2_FC01|Add1~7\,
	combout => \PWM2_FC01|Add1~9_combout\,
	cout => \PWM2_FC01|Add1~10\);

-- Location: LCCOMB_X23_Y20_N4
\PWM2_FC01|Add1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC01|Add1~17_combout\ = (\PWM2_FC01|Add1~9_combout\ & !\PWM2_FC01|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM2_FC01|Add1~9_combout\,
	datad => \PWM2_FC01|comp_out~q\,
	combout => \PWM2_FC01|Add1~17_combout\);

-- Location: FF_X23_Y20_N5
\PWM2_FC01|var_Dead_Count2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FC01|Add1~17_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FC01|var_Dead_Count2\(4));

-- Location: LCCOMB_X23_Y20_N30
\PWM2_FC01|Add1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC01|Add1~13_combout\ = (!\PWM2_FC01|comp_out~q\ & \PWM2_FC01|Add1~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC01|comp_out~q\,
	datad => \PWM2_FC01|Add1~11_combout\,
	combout => \PWM2_FC01|Add1~13_combout\);

-- Location: LCCOMB_X23_Y20_N2
\PWM2_FC01|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC01|Equal1~1_combout\ = (\PWM2_FC01|Add1~13_combout\ & (!\PWM2_FC01|Add1~17_combout\ & (!\PWM2_FC01|Add1~16_combout\ & \PWM2_FC01|Add1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC01|Add1~13_combout\,
	datab => \PWM2_FC01|Add1~17_combout\,
	datac => \PWM2_FC01|Add1~16_combout\,
	datad => \PWM2_FC01|Add1~8_combout\,
	combout => \PWM2_FC01|Equal1~1_combout\);

-- Location: LCCOMB_X24_Y20_N28
\PWM2_FC01|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC01|Equal1~0_combout\ = (\PWM2_FC01|Add1~0_combout\ & (!\PWM2_FC01|comp_out~q\ & (!\PWM2_FC01|Add1~2_combout\ & \PWM2_FC01|Add1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC01|Add1~0_combout\,
	datab => \PWM2_FC01|comp_out~q\,
	datac => \PWM2_FC01|Add1~2_combout\,
	datad => \PWM2_FC01|Add1~4_combout\,
	combout => \PWM2_FC01|Equal1~0_combout\);

-- Location: LCCOMB_X24_Y20_N16
\PWM2_FC01|port_PWM02~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC01|port_PWM02~0_combout\ = (\PWM2_FC01|Equal1~1_combout\ & ((\PWM2_FC01|Equal1~0_combout\) # ((!\PWM2_FC01|comp_out~q\ & \PWM2_FC01|port_PWM02~q\)))) # (!\PWM2_FC01|Equal1~1_combout\ & (!\PWM2_FC01|comp_out~q\ & (\PWM2_FC01|port_PWM02~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC01|Equal1~1_combout\,
	datab => \PWM2_FC01|comp_out~q\,
	datac => \PWM2_FC01|port_PWM02~q\,
	datad => \PWM2_FC01|Equal1~0_combout\,
	combout => \PWM2_FC01|port_PWM02~0_combout\);

-- Location: FF_X24_Y20_N17
\PWM2_FC01|port_PWM02\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FC01|port_PWM02~0_combout\,
	clrn => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FC01|port_PWM02~q\);

-- Location: LCCOMB_X25_Y18_N2
\PWM2_FC02|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC02|LessThan0~2_cout\ = CARRY((\PWM2_FC03|comp_int\(0) & !\ucr5|c_int\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC03|comp_int\(0),
	datab => \ucr5|c_int\(0),
	datad => VCC,
	cout => \PWM2_FC02|LessThan0~2_cout\);

-- Location: LCCOMB_X25_Y18_N4
\PWM2_FC02|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC02|LessThan0~4_cout\ = CARRY((\ucr4|c_int\(1) & (!\PWM2_FC03|comp_int\(1) & !\PWM2_FC02|LessThan0~2_cout\)) # (!\ucr4|c_int\(1) & ((!\PWM2_FC02|LessThan0~2_cout\) # (!\PWM2_FC03|comp_int\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr4|c_int\(1),
	datab => \PWM2_FC03|comp_int\(1),
	datad => VCC,
	cin => \PWM2_FC02|LessThan0~2_cout\,
	cout => \PWM2_FC02|LessThan0~4_cout\);

-- Location: LCCOMB_X25_Y18_N6
\PWM2_FC02|LessThan0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC02|LessThan0~6_cout\ = CARRY((\PWM2_FC03|comp_int\(2) & ((!\PWM2_FC02|LessThan0~4_cout\) # (!\ucr4|c_int\(2)))) # (!\PWM2_FC03|comp_int\(2) & (!\ucr4|c_int\(2) & !\PWM2_FC02|LessThan0~4_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC03|comp_int\(2),
	datab => \ucr4|c_int\(2),
	datad => VCC,
	cin => \PWM2_FC02|LessThan0~4_cout\,
	cout => \PWM2_FC02|LessThan0~6_cout\);

-- Location: LCCOMB_X25_Y18_N8
\PWM2_FC02|LessThan0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC02|LessThan0~8_cout\ = CARRY((\PWM2_FC03|comp_int\(3) & (!\ucr4|c_int\(3) & !\PWM2_FC02|LessThan0~6_cout\)) # (!\PWM2_FC03|comp_int\(3) & ((!\PWM2_FC02|LessThan0~6_cout\) # (!\ucr4|c_int\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC03|comp_int\(3),
	datab => \ucr4|c_int\(3),
	datad => VCC,
	cin => \PWM2_FC02|LessThan0~6_cout\,
	cout => \PWM2_FC02|LessThan0~8_cout\);

-- Location: LCCOMB_X25_Y18_N10
\PWM2_FC02|LessThan0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC02|LessThan0~10_cout\ = CARRY((\ucr4|c_int\(4) & ((\PWM2_FC03|comp_int\(4)) # (!\PWM2_FC02|LessThan0~8_cout\))) # (!\ucr4|c_int\(4) & (\PWM2_FC03|comp_int\(4) & !\PWM2_FC02|LessThan0~8_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr4|c_int\(4),
	datab => \PWM2_FC03|comp_int\(4),
	datad => VCC,
	cin => \PWM2_FC02|LessThan0~8_cout\,
	cout => \PWM2_FC02|LessThan0~10_cout\);

-- Location: LCCOMB_X25_Y18_N12
\PWM2_FC02|LessThan0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC02|LessThan0~12_cout\ = CARRY((\PWM2_FC03|comp_int\(5) & (!\ucr4|c_int\(5) & !\PWM2_FC02|LessThan0~10_cout\)) # (!\PWM2_FC03|comp_int\(5) & ((!\PWM2_FC02|LessThan0~10_cout\) # (!\ucr4|c_int\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC03|comp_int\(5),
	datab => \ucr4|c_int\(5),
	datad => VCC,
	cin => \PWM2_FC02|LessThan0~10_cout\,
	cout => \PWM2_FC02|LessThan0~12_cout\);

-- Location: LCCOMB_X25_Y18_N14
\PWM2_FC02|LessThan0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC02|LessThan0~14_cout\ = CARRY((\ucr4|c_int\(6) & ((\PWM2_FC03|comp_int\(6)) # (!\PWM2_FC02|LessThan0~12_cout\))) # (!\ucr4|c_int\(6) & (\PWM2_FC03|comp_int\(6) & !\PWM2_FC02|LessThan0~12_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr4|c_int\(6),
	datab => \PWM2_FC03|comp_int\(6),
	datad => VCC,
	cin => \PWM2_FC02|LessThan0~12_cout\,
	cout => \PWM2_FC02|LessThan0~14_cout\);

-- Location: LCCOMB_X25_Y18_N16
\PWM2_FC02|LessThan0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC02|LessThan0~16_cout\ = CARRY((\ucr4|c_int\(7) & ((!\PWM2_FC02|LessThan0~14_cout\) # (!\PWM2_FC03|comp_int\(7)))) # (!\ucr4|c_int\(7) & (!\PWM2_FC03|comp_int\(7) & !\PWM2_FC02|LessThan0~14_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr4|c_int\(7),
	datab => \PWM2_FC03|comp_int\(7),
	datad => VCC,
	cin => \PWM2_FC02|LessThan0~14_cout\,
	cout => \PWM2_FC02|LessThan0~16_cout\);

-- Location: LCCOMB_X25_Y18_N18
\PWM2_FC02|LessThan0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC02|LessThan0~18_cout\ = CARRY((\PWM2_FC03|comp_int\(8) & ((\ucr4|c_int\(8)) # (!\PWM2_FC02|LessThan0~16_cout\))) # (!\PWM2_FC03|comp_int\(8) & (\ucr4|c_int\(8) & !\PWM2_FC02|LessThan0~16_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC03|comp_int\(8),
	datab => \ucr4|c_int\(8),
	datad => VCC,
	cin => \PWM2_FC02|LessThan0~16_cout\,
	cout => \PWM2_FC02|LessThan0~18_cout\);

-- Location: LCCOMB_X25_Y18_N20
\PWM2_FC02|LessThan0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC02|LessThan0~20_cout\ = CARRY((\PWM2_FC03|comp_int\(9) & (!\ucr4|c_int\(9) & !\PWM2_FC02|LessThan0~18_cout\)) # (!\PWM2_FC03|comp_int\(9) & ((!\PWM2_FC02|LessThan0~18_cout\) # (!\ucr4|c_int\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC03|comp_int\(9),
	datab => \ucr4|c_int\(9),
	datad => VCC,
	cin => \PWM2_FC02|LessThan0~18_cout\,
	cout => \PWM2_FC02|LessThan0~20_cout\);

-- Location: LCCOMB_X25_Y18_N22
\PWM2_FC02|LessThan0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC02|LessThan0~21_combout\ = (\ucr4|c_int\(10) & (!\PWM2_FC02|LessThan0~20_cout\ & \PWM2_FC03|comp_int\(10))) # (!\ucr4|c_int\(10) & ((\PWM2_FC03|comp_int\(10)) # (!\PWM2_FC02|LessThan0~20_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr4|c_int\(10),
	datad => \PWM2_FC03|comp_int\(10),
	cin => \PWM2_FC02|LessThan0~20_cout\,
	combout => \PWM2_FC02|LessThan0~21_combout\);

-- Location: LCCOMB_X25_Y18_N30
\PWM2_FC02|LessThan0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC02|LessThan0~23_combout\ = ((\ucr4|c_int\(11)) # (!\PWM2_FC02|LessThan0~0_combout\)) # (!\PWM2_FC02|LessThan0~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC02|LessThan0~21_combout\,
	datac => \ucr4|c_int\(11),
	datad => \PWM2_FC02|LessThan0~0_combout\,
	combout => \PWM2_FC02|LessThan0~23_combout\);

-- Location: FF_X25_Y18_N31
\PWM2_FC02|comp_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FC02|LessThan0~23_combout\,
	clrn => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FC02|comp_out~q\);

-- Location: LCCOMB_X24_Y17_N28
\PWM2_FC02|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC02|Add1~20_combout\ = (!\PWM2_FC02|comp_out~q\ & \PWM2_FC02|Add1~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM2_FC02|comp_out~q\,
	datad => \PWM2_FC02|Add1~4_combout\,
	combout => \PWM2_FC02|Add1~20_combout\);

-- Location: FF_X24_Y17_N29
\PWM2_FC02|var_Dead_Count2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FC02|Add1~20_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FC02|var_Dead_Count2\(2));

-- Location: LCCOMB_X24_Y17_N12
\PWM2_FC02|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC02|Add1~4_combout\ = (\PWM2_FC02|var_Dead_Count2\(2) & (\PWM2_FC02|Add1~3\ $ (GND))) # (!\PWM2_FC02|var_Dead_Count2\(2) & (!\PWM2_FC02|Add1~3\ & VCC))
-- \PWM2_FC02|Add1~5\ = CARRY((\PWM2_FC02|var_Dead_Count2\(2) & !\PWM2_FC02|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FC02|var_Dead_Count2\(2),
	datad => VCC,
	cin => \PWM2_FC02|Add1~3\,
	combout => \PWM2_FC02|Add1~4_combout\,
	cout => \PWM2_FC02|Add1~5\);

-- Location: LCCOMB_X24_Y17_N14
\PWM2_FC02|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC02|Add1~6_combout\ = (\PWM2_FC02|var_Dead_Count2\(3) & (!\PWM2_FC02|Add1~5\)) # (!\PWM2_FC02|var_Dead_Count2\(3) & ((\PWM2_FC02|Add1~5\) # (GND)))
-- \PWM2_FC02|Add1~7\ = CARRY((!\PWM2_FC02|Add1~5\) # (!\PWM2_FC02|var_Dead_Count2\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC02|var_Dead_Count2\(3),
	datad => VCC,
	cin => \PWM2_FC02|Add1~5\,
	combout => \PWM2_FC02|Add1~6_combout\,
	cout => \PWM2_FC02|Add1~7\);

-- Location: LCCOMB_X24_Y17_N6
\PWM2_FC02|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC02|Add1~8_combout\ = (!\PWM2_FC02|comp_out~q\ & \PWM2_FC02|Add1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FC02|comp_out~q\,
	datac => \PWM2_FC02|Add1~6_combout\,
	combout => \PWM2_FC02|Add1~8_combout\);

-- Location: FF_X24_Y17_N7
\PWM2_FC02|var_Dead_Count2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FC02|Add1~8_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FC02|var_Dead_Count2\(3));

-- Location: LCCOMB_X24_Y17_N16
\PWM2_FC02|Add1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC02|Add1~9_combout\ = (\PWM2_FC02|var_Dead_Count2\(4) & (\PWM2_FC02|Add1~7\ $ (GND))) # (!\PWM2_FC02|var_Dead_Count2\(4) & (!\PWM2_FC02|Add1~7\ & VCC))
-- \PWM2_FC02|Add1~10\ = CARRY((\PWM2_FC02|var_Dead_Count2\(4) & !\PWM2_FC02|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FC02|var_Dead_Count2\(4),
	datad => VCC,
	cin => \PWM2_FC02|Add1~7\,
	combout => \PWM2_FC02|Add1~9_combout\,
	cout => \PWM2_FC02|Add1~10\);

-- Location: LCCOMB_X24_Y17_N2
\PWM2_FC02|Add1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC02|Add1~17_combout\ = (!\PWM2_FC02|comp_out~q\ & \PWM2_FC02|Add1~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM2_FC02|comp_out~q\,
	datad => \PWM2_FC02|Add1~9_combout\,
	combout => \PWM2_FC02|Add1~17_combout\);

-- Location: FF_X24_Y17_N3
\PWM2_FC02|var_Dead_Count2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FC02|Add1~17_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FC02|var_Dead_Count2\(4));

-- Location: LCCOMB_X24_Y17_N18
\PWM2_FC02|Add1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC02|Add1~11_combout\ = (\PWM2_FC02|var_Dead_Count2\(5) & (!\PWM2_FC02|Add1~10\)) # (!\PWM2_FC02|var_Dead_Count2\(5) & ((\PWM2_FC02|Add1~10\) # (GND)))
-- \PWM2_FC02|Add1~12\ = CARRY((!\PWM2_FC02|Add1~10\) # (!\PWM2_FC02|var_Dead_Count2\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FC02|var_Dead_Count2\(5),
	datad => VCC,
	cin => \PWM2_FC02|Add1~10\,
	combout => \PWM2_FC02|Add1~11_combout\,
	cout => \PWM2_FC02|Add1~12\);

-- Location: LCCOMB_X24_Y17_N0
\PWM2_FC02|Add1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC02|Add1~13_combout\ = (\PWM2_FC02|Add1~11_combout\ & !\PWM2_FC02|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC02|Add1~11_combout\,
	datac => \PWM2_FC02|comp_out~q\,
	combout => \PWM2_FC02|Add1~13_combout\);

-- Location: FF_X24_Y17_N1
\PWM2_FC02|var_Dead_Count2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FC02|Add1~13_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FC02|var_Dead_Count2\(5));

-- Location: LCCOMB_X24_Y17_N20
\PWM2_FC02|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC02|Add1~14_combout\ = \PWM2_FC02|var_Dead_Count2\(6) $ (!\PWM2_FC02|Add1~12\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC02|var_Dead_Count2\(6),
	cin => \PWM2_FC02|Add1~12\,
	combout => \PWM2_FC02|Add1~14_combout\);

-- Location: LCCOMB_X24_Y17_N22
\PWM2_FC02|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC02|Add1~16_combout\ = (!\PWM2_FC02|comp_out~q\ & \PWM2_FC02|Add1~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM2_FC02|comp_out~q\,
	datad => \PWM2_FC02|Add1~14_combout\,
	combout => \PWM2_FC02|Add1~16_combout\);

-- Location: FF_X24_Y17_N23
\PWM2_FC02|var_Dead_Count2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FC02|Add1~16_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FC02|var_Dead_Count2\(6));

-- Location: LCCOMB_X24_Y17_N8
\PWM2_FC02|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC02|Add1~0_combout\ = (\PWM2_FC02|LessThan2~1_combout\ & (\PWM2_FC02|var_Dead_Count2\(0) $ (VCC))) # (!\PWM2_FC02|LessThan2~1_combout\ & (\PWM2_FC02|var_Dead_Count2\(0) & VCC))
-- \PWM2_FC02|Add1~1\ = CARRY((\PWM2_FC02|LessThan2~1_combout\ & \PWM2_FC02|var_Dead_Count2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC02|LessThan2~1_combout\,
	datab => \PWM2_FC02|var_Dead_Count2\(0),
	datad => VCC,
	combout => \PWM2_FC02|Add1~0_combout\,
	cout => \PWM2_FC02|Add1~1\);

-- Location: LCCOMB_X24_Y17_N4
\PWM2_FC02|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC02|Add1~18_combout\ = (!\PWM2_FC02|comp_out~q\ & \PWM2_FC02|Add1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FC02|comp_out~q\,
	datac => \PWM2_FC02|Add1~0_combout\,
	combout => \PWM2_FC02|Add1~18_combout\);

-- Location: FF_X24_Y17_N5
\PWM2_FC02|var_Dead_Count2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FC02|Add1~18_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FC02|var_Dead_Count2\(0));

-- Location: LCCOMB_X24_Y17_N26
\PWM2_FC02|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC02|LessThan2~0_combout\ = (((!\PWM2_FC02|var_Dead_Count2\(0) & !\PWM2_FC02|var_Dead_Count2\(1))) # (!\PWM2_FC02|var_Dead_Count2\(2))) # (!\PWM2_FC02|var_Dead_Count2\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC02|var_Dead_Count2\(3),
	datab => \PWM2_FC02|var_Dead_Count2\(0),
	datac => \PWM2_FC02|var_Dead_Count2\(1),
	datad => \PWM2_FC02|var_Dead_Count2\(2),
	combout => \PWM2_FC02|LessThan2~0_combout\);

-- Location: LCCOMB_X24_Y17_N24
\PWM2_FC02|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC02|LessThan2~1_combout\ = (!\PWM2_FC02|var_Dead_Count2\(6) & (((\PWM2_FC02|LessThan2~0_combout\ & !\PWM2_FC02|var_Dead_Count2\(4))) # (!\PWM2_FC02|var_Dead_Count2\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC02|var_Dead_Count2\(6),
	datab => \PWM2_FC02|var_Dead_Count2\(5),
	datac => \PWM2_FC02|LessThan2~0_combout\,
	datad => \PWM2_FC02|var_Dead_Count2\(4),
	combout => \PWM2_FC02|LessThan2~1_combout\);

-- Location: LCCOMB_X24_Y17_N10
\PWM2_FC02|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC02|Add1~2_combout\ = (\PWM2_FC02|var_Dead_Count2\(1) & (!\PWM2_FC02|Add1~1\)) # (!\PWM2_FC02|var_Dead_Count2\(1) & ((\PWM2_FC02|Add1~1\) # (GND)))
-- \PWM2_FC02|Add1~3\ = CARRY((!\PWM2_FC02|Add1~1\) # (!\PWM2_FC02|var_Dead_Count2\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC02|var_Dead_Count2\(1),
	datad => VCC,
	cin => \PWM2_FC02|Add1~1\,
	combout => \PWM2_FC02|Add1~2_combout\,
	cout => \PWM2_FC02|Add1~3\);

-- Location: LCCOMB_X23_Y17_N16
\PWM2_FC02|Add1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC02|Add1~19_combout\ = (!\PWM2_FC02|comp_out~q\ & \PWM2_FC02|Add1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC02|comp_out~q\,
	datac => \PWM2_FC02|Add1~2_combout\,
	combout => \PWM2_FC02|Add1~19_combout\);

-- Location: FF_X23_Y17_N17
\PWM2_FC02|var_Dead_Count2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FC02|Add1~19_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FC02|var_Dead_Count2\(1));

-- Location: LCCOMB_X24_Y17_N30
\PWM2_FC02|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC02|Equal1~0_combout\ = (\PWM2_FC02|Add1~4_combout\ & (!\PWM2_FC02|comp_out~q\ & (\PWM2_FC02|Add1~0_combout\ & !\PWM2_FC02|Add1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC02|Add1~4_combout\,
	datab => \PWM2_FC02|comp_out~q\,
	datac => \PWM2_FC02|Add1~0_combout\,
	datad => \PWM2_FC02|Add1~2_combout\,
	combout => \PWM2_FC02|Equal1~0_combout\);

-- Location: LCCOMB_X25_Y17_N22
\PWM2_FC02|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC02|Equal1~1_combout\ = (!\PWM2_FC02|Add1~17_combout\ & (\PWM2_FC02|Add1~8_combout\ & (\PWM2_FC02|Add1~13_combout\ & !\PWM2_FC02|Add1~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC02|Add1~17_combout\,
	datab => \PWM2_FC02|Add1~8_combout\,
	datac => \PWM2_FC02|Add1~13_combout\,
	datad => \PWM2_FC02|Add1~16_combout\,
	combout => \PWM2_FC02|Equal1~1_combout\);

-- Location: LCCOMB_X25_Y18_N24
\PWM2_FC02|port_PWM02~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC02|port_PWM02~0_combout\ = (\PWM2_FC02|comp_out~q\ & (\PWM2_FC02|Equal1~0_combout\ & ((\PWM2_FC02|Equal1~1_combout\)))) # (!\PWM2_FC02|comp_out~q\ & ((\PWM2_FC02|port_PWM02~q\) # ((\PWM2_FC02|Equal1~0_combout\ & \PWM2_FC02|Equal1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC02|comp_out~q\,
	datab => \PWM2_FC02|Equal1~0_combout\,
	datac => \PWM2_FC02|port_PWM02~q\,
	datad => \PWM2_FC02|Equal1~1_combout\,
	combout => \PWM2_FC02|port_PWM02~0_combout\);

-- Location: FF_X25_Y18_N25
\PWM2_FC02|port_PWM02\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FC02|port_PWM02~0_combout\,
	clrn => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FC02|port_PWM02~q\);

-- Location: LCCOMB_X30_Y22_N4
\PWM2_FC03|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC03|LessThan0~5_cout\ = CARRY((\ucr6|c_int\(0) & \PWM2_FC03|comp_int\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr6|c_int\(0),
	datab => \PWM2_FC03|comp_int\(0),
	datad => VCC,
	cout => \PWM2_FC03|LessThan0~5_cout\);

-- Location: LCCOMB_X30_Y22_N6
\PWM2_FC03|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC03|LessThan0~7_cout\ = CARRY((\PWM2_FC03|comp_int\(1) & (\ucr6|c_int\(1) & !\PWM2_FC03|LessThan0~5_cout\)) # (!\PWM2_FC03|comp_int\(1) & ((\ucr6|c_int\(1)) # (!\PWM2_FC03|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC03|comp_int\(1),
	datab => \ucr6|c_int\(1),
	datad => VCC,
	cin => \PWM2_FC03|LessThan0~5_cout\,
	cout => \PWM2_FC03|LessThan0~7_cout\);

-- Location: LCCOMB_X30_Y22_N8
\PWM2_FC03|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC03|LessThan0~9_cout\ = CARRY((\PWM2_FC03|comp_int\(2) & ((\ucr6|c_int\(2)) # (!\PWM2_FC03|LessThan0~7_cout\))) # (!\PWM2_FC03|comp_int\(2) & (\ucr6|c_int\(2) & !\PWM2_FC03|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC03|comp_int\(2),
	datab => \ucr6|c_int\(2),
	datad => VCC,
	cin => \PWM2_FC03|LessThan0~7_cout\,
	cout => \PWM2_FC03|LessThan0~9_cout\);

-- Location: LCCOMB_X30_Y22_N10
\PWM2_FC03|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC03|LessThan0~11_cout\ = CARRY((\ucr6|c_int\(3) & (!\PWM2_FC03|comp_int\(3) & !\PWM2_FC03|LessThan0~9_cout\)) # (!\ucr6|c_int\(3) & ((!\PWM2_FC03|LessThan0~9_cout\) # (!\PWM2_FC03|comp_int\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr6|c_int\(3),
	datab => \PWM2_FC03|comp_int\(3),
	datad => VCC,
	cin => \PWM2_FC03|LessThan0~9_cout\,
	cout => \PWM2_FC03|LessThan0~11_cout\);

-- Location: LCCOMB_X30_Y22_N12
\PWM2_FC03|LessThan0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC03|LessThan0~13_cout\ = CARRY((\PWM2_FC03|comp_int\(4) & ((\ucr6|c_int\(4)) # (!\PWM2_FC03|LessThan0~11_cout\))) # (!\PWM2_FC03|comp_int\(4) & (\ucr6|c_int\(4) & !\PWM2_FC03|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC03|comp_int\(4),
	datab => \ucr6|c_int\(4),
	datad => VCC,
	cin => \PWM2_FC03|LessThan0~11_cout\,
	cout => \PWM2_FC03|LessThan0~13_cout\);

-- Location: LCCOMB_X30_Y22_N14
\PWM2_FC03|LessThan0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC03|LessThan0~15_cout\ = CARRY((\PWM2_FC03|comp_int\(5) & (!\ucr6|c_int\(5) & !\PWM2_FC03|LessThan0~13_cout\)) # (!\PWM2_FC03|comp_int\(5) & ((!\PWM2_FC03|LessThan0~13_cout\) # (!\ucr6|c_int\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC03|comp_int\(5),
	datab => \ucr6|c_int\(5),
	datad => VCC,
	cin => \PWM2_FC03|LessThan0~13_cout\,
	cout => \PWM2_FC03|LessThan0~15_cout\);

-- Location: LCCOMB_X30_Y22_N16
\PWM2_FC03|LessThan0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC03|LessThan0~17_cout\ = CARRY((\ucr6|c_int\(6) & (\PWM2_FC03|comp_int\(6) & !\PWM2_FC03|LessThan0~15_cout\)) # (!\ucr6|c_int\(6) & ((\PWM2_FC03|comp_int\(6)) # (!\PWM2_FC03|LessThan0~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr6|c_int\(6),
	datab => \PWM2_FC03|comp_int\(6),
	datad => VCC,
	cin => \PWM2_FC03|LessThan0~15_cout\,
	cout => \PWM2_FC03|LessThan0~17_cout\);

-- Location: LCCOMB_X30_Y22_N18
\PWM2_FC03|LessThan0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC03|LessThan0~19_cout\ = CARRY((\PWM2_FC03|comp_int\(7) & (!\ucr6|c_int\(7) & !\PWM2_FC03|LessThan0~17_cout\)) # (!\PWM2_FC03|comp_int\(7) & ((!\PWM2_FC03|LessThan0~17_cout\) # (!\ucr6|c_int\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC03|comp_int\(7),
	datab => \ucr6|c_int\(7),
	datad => VCC,
	cin => \PWM2_FC03|LessThan0~17_cout\,
	cout => \PWM2_FC03|LessThan0~19_cout\);

-- Location: LCCOMB_X30_Y22_N20
\PWM2_FC03|LessThan0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC03|LessThan0~21_cout\ = CARRY((\ucr6|c_int\(8) & ((\PWM2_FC03|comp_int\(8)) # (!\PWM2_FC03|LessThan0~19_cout\))) # (!\ucr6|c_int\(8) & (\PWM2_FC03|comp_int\(8) & !\PWM2_FC03|LessThan0~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr6|c_int\(8),
	datab => \PWM2_FC03|comp_int\(8),
	datad => VCC,
	cin => \PWM2_FC03|LessThan0~19_cout\,
	cout => \PWM2_FC03|LessThan0~21_cout\);

-- Location: LCCOMB_X30_Y22_N22
\PWM2_FC03|LessThan0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC03|LessThan0~23_cout\ = CARRY((\ucr6|c_int\(9) & ((!\PWM2_FC03|LessThan0~21_cout\) # (!\PWM2_FC03|comp_int\(9)))) # (!\ucr6|c_int\(9) & (!\PWM2_FC03|comp_int\(9) & !\PWM2_FC03|LessThan0~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr6|c_int\(9),
	datab => \PWM2_FC03|comp_int\(9),
	datad => VCC,
	cin => \PWM2_FC03|LessThan0~21_cout\,
	cout => \PWM2_FC03|LessThan0~23_cout\);

-- Location: LCCOMB_X30_Y22_N24
\PWM2_FC03|LessThan0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC03|LessThan0~24_combout\ = (\ucr6|c_int\(10) & (!\PWM2_FC03|LessThan0~23_cout\ & \PWM2_FC03|comp_int\(10))) # (!\ucr6|c_int\(10) & ((\PWM2_FC03|comp_int\(10)) # (!\PWM2_FC03|LessThan0~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ucr6|c_int\(10),
	datad => \PWM2_FC03|comp_int\(10),
	cin => \PWM2_FC03|LessThan0~23_cout\,
	combout => \PWM2_FC03|LessThan0~24_combout\);

-- Location: LCCOMB_X30_Y21_N24
\PWM2_FC03|LessThan0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC03|LessThan0~26_combout\ = (\ucr6|c_int\(11)) # ((!\PWM2_FC03|LessThan0~2_combout\) # (!\PWM2_FC03|LessThan0~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucr6|c_int\(11),
	datac => \PWM2_FC03|LessThan0~24_combout\,
	datad => \PWM2_FC03|LessThan0~2_combout\,
	combout => \PWM2_FC03|LessThan0~26_combout\);

-- Location: FF_X30_Y21_N25
\PWM2_FC03|comp_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FC03|LessThan0~26_combout\,
	clrn => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FC03|comp_out~q\);

-- Location: FF_X31_Y21_N21
\PWM2_FC03|var_Dead_Count2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FC03|Add1~13_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FC03|var_Dead_Count2\(5));

-- Location: LCCOMB_X31_Y21_N0
\PWM2_FC03|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC03|Add1~0_combout\ = (\PWM2_FC03|LessThan2~1_combout\ & (\PWM2_FC03|var_Dead_Count2\(0) $ (VCC))) # (!\PWM2_FC03|LessThan2~1_combout\ & (\PWM2_FC03|var_Dead_Count2\(0) & VCC))
-- \PWM2_FC03|Add1~1\ = CARRY((\PWM2_FC03|LessThan2~1_combout\ & \PWM2_FC03|var_Dead_Count2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC03|LessThan2~1_combout\,
	datab => \PWM2_FC03|var_Dead_Count2\(0),
	datad => VCC,
	combout => \PWM2_FC03|Add1~0_combout\,
	cout => \PWM2_FC03|Add1~1\);

-- Location: LCCOMB_X31_Y20_N0
\PWM2_FC03|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC03|Add1~18_combout\ = (!\PWM2_FC03|comp_out~q\ & \PWM2_FC03|Add1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FC03|comp_out~q\,
	datad => \PWM2_FC03|Add1~0_combout\,
	combout => \PWM2_FC03|Add1~18_combout\);

-- Location: FF_X31_Y20_N1
\PWM2_FC03|var_Dead_Count2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FC03|Add1~18_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FC03|var_Dead_Count2\(0));

-- Location: LCCOMB_X31_Y21_N16
\PWM2_FC03|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC03|LessThan2~0_combout\ = (((!\PWM2_FC03|var_Dead_Count2\(0) & !\PWM2_FC03|var_Dead_Count2\(1))) # (!\PWM2_FC03|var_Dead_Count2\(2))) # (!\PWM2_FC03|var_Dead_Count2\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC03|var_Dead_Count2\(0),
	datab => \PWM2_FC03|var_Dead_Count2\(3),
	datac => \PWM2_FC03|var_Dead_Count2\(2),
	datad => \PWM2_FC03|var_Dead_Count2\(1),
	combout => \PWM2_FC03|LessThan2~0_combout\);

-- Location: LCCOMB_X31_Y21_N10
\PWM2_FC03|Add1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC03|Add1~11_combout\ = (\PWM2_FC03|var_Dead_Count2\(5) & (!\PWM2_FC03|Add1~10\)) # (!\PWM2_FC03|var_Dead_Count2\(5) & ((\PWM2_FC03|Add1~10\) # (GND)))
-- \PWM2_FC03|Add1~12\ = CARRY((!\PWM2_FC03|Add1~10\) # (!\PWM2_FC03|var_Dead_Count2\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FC03|var_Dead_Count2\(5),
	datad => VCC,
	cin => \PWM2_FC03|Add1~10\,
	combout => \PWM2_FC03|Add1~11_combout\,
	cout => \PWM2_FC03|Add1~12\);

-- Location: LCCOMB_X31_Y21_N12
\PWM2_FC03|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC03|Add1~14_combout\ = \PWM2_FC03|var_Dead_Count2\(6) $ (!\PWM2_FC03|Add1~12\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FC03|var_Dead_Count2\(6),
	cin => \PWM2_FC03|Add1~12\,
	combout => \PWM2_FC03|Add1~14_combout\);

-- Location: LCCOMB_X31_Y21_N14
\PWM2_FC03|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC03|Add1~16_combout\ = (!\PWM2_FC03|comp_out~q\ & \PWM2_FC03|Add1~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FC03|comp_out~q\,
	datad => \PWM2_FC03|Add1~14_combout\,
	combout => \PWM2_FC03|Add1~16_combout\);

-- Location: FF_X31_Y21_N15
\PWM2_FC03|var_Dead_Count2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FC03|Add1~16_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FC03|var_Dead_Count2\(6));

-- Location: LCCOMB_X31_Y21_N24
\PWM2_FC03|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC03|LessThan2~1_combout\ = (!\PWM2_FC03|var_Dead_Count2\(6) & (((!\PWM2_FC03|var_Dead_Count2\(4) & \PWM2_FC03|LessThan2~0_combout\)) # (!\PWM2_FC03|var_Dead_Count2\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC03|var_Dead_Count2\(4),
	datab => \PWM2_FC03|LessThan2~0_combout\,
	datac => \PWM2_FC03|var_Dead_Count2\(6),
	datad => \PWM2_FC03|var_Dead_Count2\(5),
	combout => \PWM2_FC03|LessThan2~1_combout\);

-- Location: LCCOMB_X31_Y21_N2
\PWM2_FC03|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC03|Add1~2_combout\ = (\PWM2_FC03|var_Dead_Count2\(1) & (!\PWM2_FC03|Add1~1\)) # (!\PWM2_FC03|var_Dead_Count2\(1) & ((\PWM2_FC03|Add1~1\) # (GND)))
-- \PWM2_FC03|Add1~3\ = CARRY((!\PWM2_FC03|Add1~1\) # (!\PWM2_FC03|var_Dead_Count2\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FC03|var_Dead_Count2\(1),
	datad => VCC,
	cin => \PWM2_FC03|Add1~1\,
	combout => \PWM2_FC03|Add1~2_combout\,
	cout => \PWM2_FC03|Add1~3\);

-- Location: LCCOMB_X31_Y21_N18
\PWM2_FC03|Add1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC03|Add1~19_combout\ = (!\PWM2_FC03|comp_out~q\ & \PWM2_FC03|Add1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FC03|comp_out~q\,
	datad => \PWM2_FC03|Add1~2_combout\,
	combout => \PWM2_FC03|Add1~19_combout\);

-- Location: FF_X31_Y21_N19
\PWM2_FC03|var_Dead_Count2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FC03|Add1~19_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FC03|var_Dead_Count2\(1));

-- Location: LCCOMB_X31_Y21_N4
\PWM2_FC03|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC03|Add1~4_combout\ = (\PWM2_FC03|var_Dead_Count2\(2) & (\PWM2_FC03|Add1~3\ $ (GND))) # (!\PWM2_FC03|var_Dead_Count2\(2) & (!\PWM2_FC03|Add1~3\ & VCC))
-- \PWM2_FC03|Add1~5\ = CARRY((\PWM2_FC03|var_Dead_Count2\(2) & !\PWM2_FC03|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC03|var_Dead_Count2\(2),
	datad => VCC,
	cin => \PWM2_FC03|Add1~3\,
	combout => \PWM2_FC03|Add1~4_combout\,
	cout => \PWM2_FC03|Add1~5\);

-- Location: LCCOMB_X31_Y21_N30
\PWM2_FC03|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC03|Add1~20_combout\ = (\PWM2_FC03|Add1~4_combout\ & !\PWM2_FC03|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM2_FC03|Add1~4_combout\,
	datad => \PWM2_FC03|comp_out~q\,
	combout => \PWM2_FC03|Add1~20_combout\);

-- Location: FF_X31_Y21_N31
\PWM2_FC03|var_Dead_Count2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FC03|Add1~20_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FC03|var_Dead_Count2\(2));

-- Location: LCCOMB_X31_Y21_N6
\PWM2_FC03|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC03|Add1~6_combout\ = (\PWM2_FC03|var_Dead_Count2\(3) & (!\PWM2_FC03|Add1~5\)) # (!\PWM2_FC03|var_Dead_Count2\(3) & ((\PWM2_FC03|Add1~5\) # (GND)))
-- \PWM2_FC03|Add1~7\ = CARRY((!\PWM2_FC03|Add1~5\) # (!\PWM2_FC03|var_Dead_Count2\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FC03|var_Dead_Count2\(3),
	datad => VCC,
	cin => \PWM2_FC03|Add1~5\,
	combout => \PWM2_FC03|Add1~6_combout\,
	cout => \PWM2_FC03|Add1~7\);

-- Location: LCCOMB_X31_Y21_N28
\PWM2_FC03|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC03|Add1~8_combout\ = (!\PWM2_FC03|comp_out~q\ & \PWM2_FC03|Add1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FC03|comp_out~q\,
	datac => \PWM2_FC03|Add1~6_combout\,
	combout => \PWM2_FC03|Add1~8_combout\);

-- Location: FF_X31_Y21_N29
\PWM2_FC03|var_Dead_Count2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FC03|Add1~8_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FC03|var_Dead_Count2\(3));

-- Location: LCCOMB_X31_Y21_N8
\PWM2_FC03|Add1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC03|Add1~9_combout\ = (\PWM2_FC03|var_Dead_Count2\(4) & (\PWM2_FC03|Add1~7\ $ (GND))) # (!\PWM2_FC03|var_Dead_Count2\(4) & (!\PWM2_FC03|Add1~7\ & VCC))
-- \PWM2_FC03|Add1~10\ = CARRY((\PWM2_FC03|var_Dead_Count2\(4) & !\PWM2_FC03|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC03|var_Dead_Count2\(4),
	datad => VCC,
	cin => \PWM2_FC03|Add1~7\,
	combout => \PWM2_FC03|Add1~9_combout\,
	cout => \PWM2_FC03|Add1~10\);

-- Location: LCCOMB_X31_Y21_N22
\PWM2_FC03|Add1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC03|Add1~17_combout\ = (\PWM2_FC03|Add1~9_combout\ & !\PWM2_FC03|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM2_FC03|Add1~9_combout\,
	datad => \PWM2_FC03|comp_out~q\,
	combout => \PWM2_FC03|Add1~17_combout\);

-- Location: FF_X31_Y21_N23
\PWM2_FC03|var_Dead_Count2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FC03|Add1~17_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FC03|var_Dead_Count2\(4));

-- Location: LCCOMB_X31_Y21_N20
\PWM2_FC03|Add1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC03|Add1~13_combout\ = (!\PWM2_FC03|comp_out~q\ & \PWM2_FC03|Add1~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FC03|comp_out~q\,
	datad => \PWM2_FC03|Add1~11_combout\,
	combout => \PWM2_FC03|Add1~13_combout\);

-- Location: LCCOMB_X30_Y21_N30
\PWM2_FC03|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC03|Equal1~1_combout\ = (\PWM2_FC03|Add1~13_combout\ & (!\PWM2_FC03|Add1~17_combout\ & (!\PWM2_FC03|Add1~16_combout\ & \PWM2_FC03|Add1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC03|Add1~13_combout\,
	datab => \PWM2_FC03|Add1~17_combout\,
	datac => \PWM2_FC03|Add1~16_combout\,
	datad => \PWM2_FC03|Add1~8_combout\,
	combout => \PWM2_FC03|Equal1~1_combout\);

-- Location: LCCOMB_X31_Y21_N26
\PWM2_FC03|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC03|Equal1~0_combout\ = (\PWM2_FC03|Add1~0_combout\ & (!\PWM2_FC03|comp_out~q\ & (\PWM2_FC03|Add1~4_combout\ & !\PWM2_FC03|Add1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC03|Add1~0_combout\,
	datab => \PWM2_FC03|comp_out~q\,
	datac => \PWM2_FC03|Add1~4_combout\,
	datad => \PWM2_FC03|Add1~2_combout\,
	combout => \PWM2_FC03|Equal1~0_combout\);

-- Location: LCCOMB_X30_Y21_N0
\PWM2_FC03|port_PWM02~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC03|port_PWM02~0_combout\ = (\PWM2_FC03|Equal1~1_combout\ & ((\PWM2_FC03|Equal1~0_combout\) # ((!\PWM2_FC03|comp_out~q\ & \PWM2_FC03|port_PWM02~q\)))) # (!\PWM2_FC03|Equal1~1_combout\ & (!\PWM2_FC03|comp_out~q\ & (\PWM2_FC03|port_PWM02~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC03|Equal1~1_combout\,
	datab => \PWM2_FC03|comp_out~q\,
	datac => \PWM2_FC03|port_PWM02~q\,
	datad => \PWM2_FC03|Equal1~0_combout\,
	combout => \PWM2_FC03|port_PWM02~0_combout\);

-- Location: FF_X30_Y21_N1
\PWM2_FC03|port_PWM02\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FC03|port_PWM02~0_combout\,
	clrn => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FC03|port_PWM02~q\);

-- Location: LCCOMB_X20_Y19_N20
\PWM2_FC01|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC01|Add0~20_combout\ = (\PWM2_FC01|Add0~4_combout\ & \PWM2_FC01|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC01|Add0~4_combout\,
	datad => \PWM2_FC01|comp_out~q\,
	combout => \PWM2_FC01|Add0~20_combout\);

-- Location: FF_X20_Y19_N21
\PWM2_FC01|var_Dead_Count1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FC01|Add0~20_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FC01|var_Dead_Count1\(2));

-- Location: LCCOMB_X20_Y19_N10
\PWM2_FC01|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC01|Add0~4_combout\ = (\PWM2_FC01|var_Dead_Count1\(2) & (\PWM2_FC01|Add0~3\ $ (GND))) # (!\PWM2_FC01|var_Dead_Count1\(2) & (!\PWM2_FC01|Add0~3\ & VCC))
-- \PWM2_FC01|Add0~5\ = CARRY((\PWM2_FC01|var_Dead_Count1\(2) & !\PWM2_FC01|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FC01|var_Dead_Count1\(2),
	datad => VCC,
	cin => \PWM2_FC01|Add0~3\,
	combout => \PWM2_FC01|Add0~4_combout\,
	cout => \PWM2_FC01|Add0~5\);

-- Location: LCCOMB_X20_Y19_N12
\PWM2_FC01|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC01|Add0~6_combout\ = (\PWM2_FC01|var_Dead_Count1\(3) & (!\PWM2_FC01|Add0~5\)) # (!\PWM2_FC01|var_Dead_Count1\(3) & ((\PWM2_FC01|Add0~5\) # (GND)))
-- \PWM2_FC01|Add0~7\ = CARRY((!\PWM2_FC01|Add0~5\) # (!\PWM2_FC01|var_Dead_Count1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FC01|var_Dead_Count1\(3),
	datad => VCC,
	cin => \PWM2_FC01|Add0~5\,
	combout => \PWM2_FC01|Add0~6_combout\,
	cout => \PWM2_FC01|Add0~7\);

-- Location: LCCOMB_X20_Y19_N0
\PWM2_FC01|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC01|Add0~8_combout\ = (\PWM2_FC01|Add0~6_combout\ & \PWM2_FC01|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC01|Add0~6_combout\,
	datad => \PWM2_FC01|comp_out~q\,
	combout => \PWM2_FC01|Add0~8_combout\);

-- Location: FF_X20_Y19_N1
\PWM2_FC01|var_Dead_Count1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FC01|Add0~8_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FC01|var_Dead_Count1\(3));

-- Location: LCCOMB_X20_Y19_N14
\PWM2_FC01|Add0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC01|Add0~9_combout\ = (\PWM2_FC01|var_Dead_Count1\(4) & (\PWM2_FC01|Add0~7\ $ (GND))) # (!\PWM2_FC01|var_Dead_Count1\(4) & (!\PWM2_FC01|Add0~7\ & VCC))
-- \PWM2_FC01|Add0~10\ = CARRY((\PWM2_FC01|var_Dead_Count1\(4) & !\PWM2_FC01|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FC01|var_Dead_Count1\(4),
	datad => VCC,
	cin => \PWM2_FC01|Add0~7\,
	combout => \PWM2_FC01|Add0~9_combout\,
	cout => \PWM2_FC01|Add0~10\);

-- Location: LCCOMB_X20_Y19_N24
\PWM2_FC01|Add0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC01|Add0~17_combout\ = (\PWM2_FC01|Add0~9_combout\ & \PWM2_FC01|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM2_FC01|Add0~9_combout\,
	datad => \PWM2_FC01|comp_out~q\,
	combout => \PWM2_FC01|Add0~17_combout\);

-- Location: FF_X20_Y19_N25
\PWM2_FC01|var_Dead_Count1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FC01|Add0~17_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FC01|var_Dead_Count1\(4));

-- Location: LCCOMB_X20_Y19_N16
\PWM2_FC01|Add0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC01|Add0~11_combout\ = (\PWM2_FC01|var_Dead_Count1\(5) & (!\PWM2_FC01|Add0~10\)) # (!\PWM2_FC01|var_Dead_Count1\(5) & ((\PWM2_FC01|Add0~10\) # (GND)))
-- \PWM2_FC01|Add0~12\ = CARRY((!\PWM2_FC01|Add0~10\) # (!\PWM2_FC01|var_Dead_Count1\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC01|var_Dead_Count1\(5),
	datad => VCC,
	cin => \PWM2_FC01|Add0~10\,
	combout => \PWM2_FC01|Add0~11_combout\,
	cout => \PWM2_FC01|Add0~12\);

-- Location: LCCOMB_X20_Y19_N22
\PWM2_FC01|Add0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC01|Add0~13_combout\ = (\PWM2_FC01|Add0~11_combout\ & \PWM2_FC01|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FC01|Add0~11_combout\,
	datad => \PWM2_FC01|comp_out~q\,
	combout => \PWM2_FC01|Add0~13_combout\);

-- Location: FF_X20_Y19_N23
\PWM2_FC01|var_Dead_Count1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FC01|Add0~13_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FC01|var_Dead_Count1\(5));

-- Location: LCCOMB_X20_Y19_N18
\PWM2_FC01|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC01|Add0~14_combout\ = \PWM2_FC01|var_Dead_Count1\(6) $ (!\PWM2_FC01|Add0~12\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC01|var_Dead_Count1\(6),
	cin => \PWM2_FC01|Add0~12\,
	combout => \PWM2_FC01|Add0~14_combout\);

-- Location: LCCOMB_X20_Y20_N30
\PWM2_FC01|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC01|Add0~16_combout\ = (\PWM2_FC01|comp_out~q\ & \PWM2_FC01|Add0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FC01|comp_out~q\,
	datac => \PWM2_FC01|Add0~14_combout\,
	combout => \PWM2_FC01|Add0~16_combout\);

-- Location: FF_X20_Y20_N31
\PWM2_FC01|var_Dead_Count1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FC01|Add0~16_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FC01|var_Dead_Count1\(6));

-- Location: LCCOMB_X20_Y19_N6
\PWM2_FC01|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC01|Add0~0_combout\ = (\PWM2_FC01|LessThan1~1_combout\ & (\PWM2_FC01|var_Dead_Count1\(0) $ (VCC))) # (!\PWM2_FC01|LessThan1~1_combout\ & (\PWM2_FC01|var_Dead_Count1\(0) & VCC))
-- \PWM2_FC01|Add0~1\ = CARRY((\PWM2_FC01|LessThan1~1_combout\ & \PWM2_FC01|var_Dead_Count1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC01|LessThan1~1_combout\,
	datab => \PWM2_FC01|var_Dead_Count1\(0),
	datad => VCC,
	combout => \PWM2_FC01|Add0~0_combout\,
	cout => \PWM2_FC01|Add0~1\);

-- Location: LCCOMB_X20_Y19_N28
\PWM2_FC01|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC01|Add0~18_combout\ = (\PWM2_FC01|Add0~0_combout\ & \PWM2_FC01|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC01|Add0~0_combout\,
	datad => \PWM2_FC01|comp_out~q\,
	combout => \PWM2_FC01|Add0~18_combout\);

-- Location: FF_X20_Y19_N29
\PWM2_FC01|var_Dead_Count1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FC01|Add0~18_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FC01|var_Dead_Count1\(0));

-- Location: LCCOMB_X20_Y19_N2
\PWM2_FC01|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC01|LessThan1~0_combout\ = (((!\PWM2_FC01|var_Dead_Count1\(1) & !\PWM2_FC01|var_Dead_Count1\(0))) # (!\PWM2_FC01|var_Dead_Count1\(3))) # (!\PWM2_FC01|var_Dead_Count1\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC01|var_Dead_Count1\(2),
	datab => \PWM2_FC01|var_Dead_Count1\(3),
	datac => \PWM2_FC01|var_Dead_Count1\(1),
	datad => \PWM2_FC01|var_Dead_Count1\(0),
	combout => \PWM2_FC01|LessThan1~0_combout\);

-- Location: LCCOMB_X20_Y19_N4
\PWM2_FC01|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC01|LessThan1~1_combout\ = (!\PWM2_FC01|var_Dead_Count1\(6) & (((!\PWM2_FC01|var_Dead_Count1\(4) & \PWM2_FC01|LessThan1~0_combout\)) # (!\PWM2_FC01|var_Dead_Count1\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC01|var_Dead_Count1\(5),
	datab => \PWM2_FC01|var_Dead_Count1\(4),
	datac => \PWM2_FC01|var_Dead_Count1\(6),
	datad => \PWM2_FC01|LessThan1~0_combout\,
	combout => \PWM2_FC01|LessThan1~1_combout\);

-- Location: LCCOMB_X20_Y19_N8
\PWM2_FC01|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC01|Add0~2_combout\ = (\PWM2_FC01|var_Dead_Count1\(1) & (!\PWM2_FC01|Add0~1\)) # (!\PWM2_FC01|var_Dead_Count1\(1) & ((\PWM2_FC01|Add0~1\) # (GND)))
-- \PWM2_FC01|Add0~3\ = CARRY((!\PWM2_FC01|Add0~1\) # (!\PWM2_FC01|var_Dead_Count1\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC01|var_Dead_Count1\(1),
	datad => VCC,
	cin => \PWM2_FC01|Add0~1\,
	combout => \PWM2_FC01|Add0~2_combout\,
	cout => \PWM2_FC01|Add0~3\);

-- Location: LCCOMB_X20_Y19_N26
\PWM2_FC01|Add0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC01|Add0~19_combout\ = (\PWM2_FC01|Add0~2_combout\ & \PWM2_FC01|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM2_FC01|Add0~2_combout\,
	datad => \PWM2_FC01|comp_out~q\,
	combout => \PWM2_FC01|Add0~19_combout\);

-- Location: FF_X20_Y19_N27
\PWM2_FC01|var_Dead_Count1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FC01|Add0~19_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FC01|var_Dead_Count1\(1));

-- Location: LCCOMB_X20_Y19_N30
\PWM2_FC01|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC01|Equal0~0_combout\ = (\PWM2_FC01|Add0~4_combout\ & (\PWM2_FC01|comp_out~q\ & (!\PWM2_FC01|Add0~2_combout\ & \PWM2_FC01|Add0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC01|Add0~4_combout\,
	datab => \PWM2_FC01|comp_out~q\,
	datac => \PWM2_FC01|Add0~2_combout\,
	datad => \PWM2_FC01|Add0~0_combout\,
	combout => \PWM2_FC01|Equal0~0_combout\);

-- Location: LCCOMB_X20_Y21_N18
\PWM2_FC01|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC01|Equal0~1_combout\ = (!\PWM2_FC01|Add0~17_combout\ & (\PWM2_FC01|Add0~8_combout\ & (!\PWM2_FC01|Add0~16_combout\ & \PWM2_FC01|Add0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC01|Add0~17_combout\,
	datab => \PWM2_FC01|Add0~8_combout\,
	datac => \PWM2_FC01|Add0~16_combout\,
	datad => \PWM2_FC01|Add0~13_combout\,
	combout => \PWM2_FC01|Equal0~1_combout\);

-- Location: LCCOMB_X20_Y21_N14
\PWM2_FC01|port_PWM01~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC01|port_PWM01~0_combout\ = (\PWM2_FC01|Equal0~0_combout\ & ((\PWM2_FC01|Equal0~1_combout\) # ((\PWM2_FC01|port_PWM01~q\ & \PWM2_FC01|comp_out~q\)))) # (!\PWM2_FC01|Equal0~0_combout\ & (((\PWM2_FC01|port_PWM01~q\ & \PWM2_FC01|comp_out~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC01|Equal0~0_combout\,
	datab => \PWM2_FC01|Equal0~1_combout\,
	datac => \PWM2_FC01|port_PWM01~q\,
	datad => \PWM2_FC01|comp_out~q\,
	combout => \PWM2_FC01|port_PWM01~0_combout\);

-- Location: FF_X20_Y21_N15
\PWM2_FC01|port_PWM01\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FC01|port_PWM01~0_combout\,
	clrn => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FC01|port_PWM01~q\);

-- Location: FF_X26_Y18_N31
\PWM2_FC02|var_Dead_Count1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FC02|Add0~16_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FC02|var_Dead_Count1\(6));

-- Location: LCCOMB_X26_Y18_N6
\PWM2_FC02|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC02|LessThan1~0_combout\ = (((!\PWM2_FC02|var_Dead_Count1\(1) & !\PWM2_FC02|var_Dead_Count1\(0))) # (!\PWM2_FC02|var_Dead_Count1\(2))) # (!\PWM2_FC02|var_Dead_Count1\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC02|var_Dead_Count1\(3),
	datab => \PWM2_FC02|var_Dead_Count1\(2),
	datac => \PWM2_FC02|var_Dead_Count1\(1),
	datad => \PWM2_FC02|var_Dead_Count1\(0),
	combout => \PWM2_FC02|LessThan1~0_combout\);

-- Location: LCCOMB_X26_Y18_N28
\PWM2_FC02|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC02|LessThan1~1_combout\ = (!\PWM2_FC02|var_Dead_Count1\(6) & (((!\PWM2_FC02|var_Dead_Count1\(4) & \PWM2_FC02|LessThan1~0_combout\)) # (!\PWM2_FC02|var_Dead_Count1\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC02|var_Dead_Count1\(6),
	datab => \PWM2_FC02|var_Dead_Count1\(4),
	datac => \PWM2_FC02|LessThan1~0_combout\,
	datad => \PWM2_FC02|var_Dead_Count1\(5),
	combout => \PWM2_FC02|LessThan1~1_combout\);

-- Location: LCCOMB_X26_Y18_N8
\PWM2_FC02|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC02|Add0~0_combout\ = (\PWM2_FC02|var_Dead_Count1\(0) & (\PWM2_FC02|LessThan1~1_combout\ $ (VCC))) # (!\PWM2_FC02|var_Dead_Count1\(0) & (\PWM2_FC02|LessThan1~1_combout\ & VCC))
-- \PWM2_FC02|Add0~1\ = CARRY((\PWM2_FC02|var_Dead_Count1\(0) & \PWM2_FC02|LessThan1~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC02|var_Dead_Count1\(0),
	datab => \PWM2_FC02|LessThan1~1_combout\,
	datad => VCC,
	combout => \PWM2_FC02|Add0~0_combout\,
	cout => \PWM2_FC02|Add0~1\);

-- Location: LCCOMB_X26_Y18_N0
\PWM2_FC02|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC02|Add0~18_combout\ = (\PWM2_FC02|Add0~0_combout\ & \PWM2_FC02|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC02|Add0~0_combout\,
	datad => \PWM2_FC02|comp_out~q\,
	combout => \PWM2_FC02|Add0~18_combout\);

-- Location: FF_X26_Y18_N1
\PWM2_FC02|var_Dead_Count1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FC02|Add0~18_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FC02|var_Dead_Count1\(0));

-- Location: LCCOMB_X26_Y18_N10
\PWM2_FC02|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC02|Add0~2_combout\ = (\PWM2_FC02|var_Dead_Count1\(1) & (!\PWM2_FC02|Add0~1\)) # (!\PWM2_FC02|var_Dead_Count1\(1) & ((\PWM2_FC02|Add0~1\) # (GND)))
-- \PWM2_FC02|Add0~3\ = CARRY((!\PWM2_FC02|Add0~1\) # (!\PWM2_FC02|var_Dead_Count1\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FC02|var_Dead_Count1\(1),
	datad => VCC,
	cin => \PWM2_FC02|Add0~1\,
	combout => \PWM2_FC02|Add0~2_combout\,
	cout => \PWM2_FC02|Add0~3\);

-- Location: LCCOMB_X23_Y18_N30
\PWM2_FC02|Add0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC02|Add0~19_combout\ = (\PWM2_FC02|Add0~2_combout\ & \PWM2_FC02|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FC02|Add0~2_combout\,
	datac => \PWM2_FC02|comp_out~q\,
	combout => \PWM2_FC02|Add0~19_combout\);

-- Location: FF_X24_Y18_N3
\PWM2_FC02|var_Dead_Count1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \PWM2_FC02|Add0~19_combout\,
	sload => VCC,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FC02|var_Dead_Count1\(1));

-- Location: LCCOMB_X26_Y18_N12
\PWM2_FC02|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC02|Add0~4_combout\ = (\PWM2_FC02|var_Dead_Count1\(2) & (\PWM2_FC02|Add0~3\ $ (GND))) # (!\PWM2_FC02|var_Dead_Count1\(2) & (!\PWM2_FC02|Add0~3\ & VCC))
-- \PWM2_FC02|Add0~5\ = CARRY((\PWM2_FC02|var_Dead_Count1\(2) & !\PWM2_FC02|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FC02|var_Dead_Count1\(2),
	datad => VCC,
	cin => \PWM2_FC02|Add0~3\,
	combout => \PWM2_FC02|Add0~4_combout\,
	cout => \PWM2_FC02|Add0~5\);

-- Location: LCCOMB_X26_Y18_N24
\PWM2_FC02|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC02|Add0~20_combout\ = (\PWM2_FC02|comp_out~q\ & \PWM2_FC02|Add0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FC02|comp_out~q\,
	datac => \PWM2_FC02|Add0~4_combout\,
	combout => \PWM2_FC02|Add0~20_combout\);

-- Location: FF_X26_Y18_N25
\PWM2_FC02|var_Dead_Count1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FC02|Add0~20_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FC02|var_Dead_Count1\(2));

-- Location: LCCOMB_X26_Y18_N14
\PWM2_FC02|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC02|Add0~6_combout\ = (\PWM2_FC02|var_Dead_Count1\(3) & (!\PWM2_FC02|Add0~5\)) # (!\PWM2_FC02|var_Dead_Count1\(3) & ((\PWM2_FC02|Add0~5\) # (GND)))
-- \PWM2_FC02|Add0~7\ = CARRY((!\PWM2_FC02|Add0~5\) # (!\PWM2_FC02|var_Dead_Count1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC02|var_Dead_Count1\(3),
	datad => VCC,
	cin => \PWM2_FC02|Add0~5\,
	combout => \PWM2_FC02|Add0~6_combout\,
	cout => \PWM2_FC02|Add0~7\);

-- Location: LCCOMB_X26_Y18_N26
\PWM2_FC02|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC02|Add0~8_combout\ = (\PWM2_FC02|Add0~6_combout\ & \PWM2_FC02|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC02|Add0~6_combout\,
	datad => \PWM2_FC02|comp_out~q\,
	combout => \PWM2_FC02|Add0~8_combout\);

-- Location: FF_X26_Y18_N27
\PWM2_FC02|var_Dead_Count1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FC02|Add0~8_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FC02|var_Dead_Count1\(3));

-- Location: LCCOMB_X26_Y18_N16
\PWM2_FC02|Add0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC02|Add0~9_combout\ = (\PWM2_FC02|var_Dead_Count1\(4) & (\PWM2_FC02|Add0~7\ $ (GND))) # (!\PWM2_FC02|var_Dead_Count1\(4) & (!\PWM2_FC02|Add0~7\ & VCC))
-- \PWM2_FC02|Add0~10\ = CARRY((\PWM2_FC02|var_Dead_Count1\(4) & !\PWM2_FC02|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FC02|var_Dead_Count1\(4),
	datad => VCC,
	cin => \PWM2_FC02|Add0~7\,
	combout => \PWM2_FC02|Add0~9_combout\,
	cout => \PWM2_FC02|Add0~10\);

-- Location: LCCOMB_X26_Y18_N2
\PWM2_FC02|Add0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC02|Add0~17_combout\ = (\PWM2_FC02|comp_out~q\ & \PWM2_FC02|Add0~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FC02|comp_out~q\,
	datad => \PWM2_FC02|Add0~9_combout\,
	combout => \PWM2_FC02|Add0~17_combout\);

-- Location: FF_X26_Y18_N3
\PWM2_FC02|var_Dead_Count1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FC02|Add0~17_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FC02|var_Dead_Count1\(4));

-- Location: LCCOMB_X26_Y18_N18
\PWM2_FC02|Add0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC02|Add0~11_combout\ = (\PWM2_FC02|var_Dead_Count1\(5) & (!\PWM2_FC02|Add0~10\)) # (!\PWM2_FC02|var_Dead_Count1\(5) & ((\PWM2_FC02|Add0~10\) # (GND)))
-- \PWM2_FC02|Add0~12\ = CARRY((!\PWM2_FC02|Add0~10\) # (!\PWM2_FC02|var_Dead_Count1\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC02|var_Dead_Count1\(5),
	datad => VCC,
	cin => \PWM2_FC02|Add0~10\,
	combout => \PWM2_FC02|Add0~11_combout\,
	cout => \PWM2_FC02|Add0~12\);

-- Location: LCCOMB_X26_Y18_N4
\PWM2_FC02|Add0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC02|Add0~13_combout\ = (\PWM2_FC02|comp_out~q\ & \PWM2_FC02|Add0~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FC02|comp_out~q\,
	datac => \PWM2_FC02|Add0~11_combout\,
	combout => \PWM2_FC02|Add0~13_combout\);

-- Location: FF_X26_Y18_N5
\PWM2_FC02|var_Dead_Count1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FC02|Add0~13_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FC02|var_Dead_Count1\(5));

-- Location: LCCOMB_X26_Y18_N20
\PWM2_FC02|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC02|Add0~14_combout\ = \PWM2_FC02|var_Dead_Count1\(6) $ (!\PWM2_FC02|Add0~12\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC02|var_Dead_Count1\(6),
	cin => \PWM2_FC02|Add0~12\,
	combout => \PWM2_FC02|Add0~14_combout\);

-- Location: LCCOMB_X26_Y18_N30
\PWM2_FC02|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC02|Add0~16_combout\ = (\PWM2_FC02|comp_out~q\ & \PWM2_FC02|Add0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FC02|comp_out~q\,
	datac => \PWM2_FC02|Add0~14_combout\,
	combout => \PWM2_FC02|Add0~16_combout\);

-- Location: LCCOMB_X26_Y18_N22
\PWM2_FC02|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC02|Equal0~1_combout\ = (!\PWM2_FC02|Add0~16_combout\ & (\PWM2_FC02|Add0~13_combout\ & (!\PWM2_FC02|Add0~17_combout\ & \PWM2_FC02|Add0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC02|Add0~16_combout\,
	datab => \PWM2_FC02|Add0~13_combout\,
	datac => \PWM2_FC02|Add0~17_combout\,
	datad => \PWM2_FC02|Add0~8_combout\,
	combout => \PWM2_FC02|Equal0~1_combout\);

-- Location: LCCOMB_X23_Y18_N12
\PWM2_FC02|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC02|Equal0~0_combout\ = (\PWM2_FC02|Add0~4_combout\ & (!\PWM2_FC02|Add0~2_combout\ & (\PWM2_FC02|comp_out~q\ & \PWM2_FC02|Add0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC02|Add0~4_combout\,
	datab => \PWM2_FC02|Add0~2_combout\,
	datac => \PWM2_FC02|comp_out~q\,
	datad => \PWM2_FC02|Add0~0_combout\,
	combout => \PWM2_FC02|Equal0~0_combout\);

-- Location: LCCOMB_X25_Y18_N28
\PWM2_FC02|port_PWM01~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC02|port_PWM01~0_combout\ = (\PWM2_FC02|comp_out~q\ & ((\PWM2_FC02|port_PWM01~q\) # ((\PWM2_FC02|Equal0~1_combout\ & \PWM2_FC02|Equal0~0_combout\)))) # (!\PWM2_FC02|comp_out~q\ & (\PWM2_FC02|Equal0~1_combout\ & ((\PWM2_FC02|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC02|comp_out~q\,
	datab => \PWM2_FC02|Equal0~1_combout\,
	datac => \PWM2_FC02|port_PWM01~q\,
	datad => \PWM2_FC02|Equal0~0_combout\,
	combout => \PWM2_FC02|port_PWM01~0_combout\);

-- Location: FF_X25_Y18_N29
\PWM2_FC02|port_PWM01\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FC02|port_PWM01~0_combout\,
	clrn => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FC02|port_PWM01~q\);

-- Location: LCCOMB_X34_Y21_N22
\PWM2_FC03|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC03|Add0~20_combout\ = (\PWM2_FC03|comp_out~q\ & \PWM2_FC03|Add0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FC03|comp_out~q\,
	datad => \PWM2_FC03|Add0~4_combout\,
	combout => \PWM2_FC03|Add0~20_combout\);

-- Location: FF_X34_Y21_N23
\PWM2_FC03|var_Dead_Count1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FC03|Add0~20_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FC03|var_Dead_Count1\(2));

-- Location: LCCOMB_X34_Y21_N6
\PWM2_FC03|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC03|Add0~4_combout\ = (\PWM2_FC03|var_Dead_Count1\(2) & (\PWM2_FC03|Add0~3\ $ (GND))) # (!\PWM2_FC03|var_Dead_Count1\(2) & (!\PWM2_FC03|Add0~3\ & VCC))
-- \PWM2_FC03|Add0~5\ = CARRY((\PWM2_FC03|var_Dead_Count1\(2) & !\PWM2_FC03|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC03|var_Dead_Count1\(2),
	datad => VCC,
	cin => \PWM2_FC03|Add0~3\,
	combout => \PWM2_FC03|Add0~4_combout\,
	cout => \PWM2_FC03|Add0~5\);

-- Location: LCCOMB_X34_Y21_N8
\PWM2_FC03|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC03|Add0~6_combout\ = (\PWM2_FC03|var_Dead_Count1\(3) & (!\PWM2_FC03|Add0~5\)) # (!\PWM2_FC03|var_Dead_Count1\(3) & ((\PWM2_FC03|Add0~5\) # (GND)))
-- \PWM2_FC03|Add0~7\ = CARRY((!\PWM2_FC03|Add0~5\) # (!\PWM2_FC03|var_Dead_Count1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FC03|var_Dead_Count1\(3),
	datad => VCC,
	cin => \PWM2_FC03|Add0~5\,
	combout => \PWM2_FC03|Add0~6_combout\,
	cout => \PWM2_FC03|Add0~7\);

-- Location: LCCOMB_X34_Y21_N0
\PWM2_FC03|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC03|Add0~8_combout\ = (\PWM2_FC03|Add0~6_combout\ & \PWM2_FC03|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM2_FC03|Add0~6_combout\,
	datad => \PWM2_FC03|comp_out~q\,
	combout => \PWM2_FC03|Add0~8_combout\);

-- Location: FF_X34_Y21_N1
\PWM2_FC03|var_Dead_Count1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FC03|Add0~8_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FC03|var_Dead_Count1\(3));

-- Location: LCCOMB_X34_Y21_N10
\PWM2_FC03|Add0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC03|Add0~9_combout\ = (\PWM2_FC03|var_Dead_Count1\(4) & (\PWM2_FC03|Add0~7\ $ (GND))) # (!\PWM2_FC03|var_Dead_Count1\(4) & (!\PWM2_FC03|Add0~7\ & VCC))
-- \PWM2_FC03|Add0~10\ = CARRY((\PWM2_FC03|var_Dead_Count1\(4) & !\PWM2_FC03|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC03|var_Dead_Count1\(4),
	datad => VCC,
	cin => \PWM2_FC03|Add0~7\,
	combout => \PWM2_FC03|Add0~9_combout\,
	cout => \PWM2_FC03|Add0~10\);

-- Location: LCCOMB_X34_Y21_N30
\PWM2_FC03|Add0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC03|Add0~17_combout\ = (\PWM2_FC03|comp_out~q\ & \PWM2_FC03|Add0~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FC03|comp_out~q\,
	datad => \PWM2_FC03|Add0~9_combout\,
	combout => \PWM2_FC03|Add0~17_combout\);

-- Location: FF_X34_Y21_N31
\PWM2_FC03|var_Dead_Count1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FC03|Add0~17_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FC03|var_Dead_Count1\(4));

-- Location: LCCOMB_X34_Y21_N2
\PWM2_FC03|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC03|Add0~0_combout\ = (\PWM2_FC03|LessThan1~1_combout\ & (\PWM2_FC03|var_Dead_Count1\(0) $ (VCC))) # (!\PWM2_FC03|LessThan1~1_combout\ & (\PWM2_FC03|var_Dead_Count1\(0) & VCC))
-- \PWM2_FC03|Add0~1\ = CARRY((\PWM2_FC03|LessThan1~1_combout\ & \PWM2_FC03|var_Dead_Count1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC03|LessThan1~1_combout\,
	datab => \PWM2_FC03|var_Dead_Count1\(0),
	datad => VCC,
	combout => \PWM2_FC03|Add0~0_combout\,
	cout => \PWM2_FC03|Add0~1\);

-- Location: LCCOMB_X34_Y21_N24
\PWM2_FC03|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC03|Add0~18_combout\ = (\PWM2_FC03|comp_out~q\ & \PWM2_FC03|Add0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FC03|comp_out~q\,
	datac => \PWM2_FC03|Add0~0_combout\,
	combout => \PWM2_FC03|Add0~18_combout\);

-- Location: FF_X34_Y21_N25
\PWM2_FC03|var_Dead_Count1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FC03|Add0~18_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FC03|var_Dead_Count1\(0));

-- Location: LCCOMB_X34_Y21_N28
\PWM2_FC03|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC03|LessThan1~0_combout\ = (((!\PWM2_FC03|var_Dead_Count1\(0) & !\PWM2_FC03|var_Dead_Count1\(1))) # (!\PWM2_FC03|var_Dead_Count1\(3))) # (!\PWM2_FC03|var_Dead_Count1\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC03|var_Dead_Count1\(2),
	datab => \PWM2_FC03|var_Dead_Count1\(0),
	datac => \PWM2_FC03|var_Dead_Count1\(1),
	datad => \PWM2_FC03|var_Dead_Count1\(3),
	combout => \PWM2_FC03|LessThan1~0_combout\);

-- Location: LCCOMB_X34_Y21_N12
\PWM2_FC03|Add0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC03|Add0~11_combout\ = (\PWM2_FC03|var_Dead_Count1\(5) & (!\PWM2_FC03|Add0~10\)) # (!\PWM2_FC03|var_Dead_Count1\(5) & ((\PWM2_FC03|Add0~10\) # (GND)))
-- \PWM2_FC03|Add0~12\ = CARRY((!\PWM2_FC03|Add0~10\) # (!\PWM2_FC03|var_Dead_Count1\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FC03|var_Dead_Count1\(5),
	datad => VCC,
	cin => \PWM2_FC03|Add0~10\,
	combout => \PWM2_FC03|Add0~11_combout\,
	cout => \PWM2_FC03|Add0~12\);

-- Location: LCCOMB_X34_Y21_N16
\PWM2_FC03|Add0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC03|Add0~13_combout\ = (\PWM2_FC03|comp_out~q\ & \PWM2_FC03|Add0~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FC03|comp_out~q\,
	datac => \PWM2_FC03|Add0~11_combout\,
	combout => \PWM2_FC03|Add0~13_combout\);

-- Location: FF_X34_Y21_N17
\PWM2_FC03|var_Dead_Count1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FC03|Add0~13_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FC03|var_Dead_Count1\(5));

-- Location: LCCOMB_X34_Y21_N14
\PWM2_FC03|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC03|Add0~14_combout\ = \PWM2_FC03|var_Dead_Count1\(6) $ (!\PWM2_FC03|Add0~12\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC03|var_Dead_Count1\(6),
	cin => \PWM2_FC03|Add0~12\,
	combout => \PWM2_FC03|Add0~14_combout\);

-- Location: LCCOMB_X34_Y21_N26
\PWM2_FC03|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC03|Add0~16_combout\ = (\PWM2_FC03|Add0~14_combout\ & \PWM2_FC03|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM2_FC03|Add0~14_combout\,
	datad => \PWM2_FC03|comp_out~q\,
	combout => \PWM2_FC03|Add0~16_combout\);

-- Location: FF_X34_Y21_N27
\PWM2_FC03|var_Dead_Count1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FC03|Add0~16_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FC03|var_Dead_Count1\(6));

-- Location: LCCOMB_X34_Y21_N20
\PWM2_FC03|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC03|LessThan1~1_combout\ = (!\PWM2_FC03|var_Dead_Count1\(6) & (((!\PWM2_FC03|var_Dead_Count1\(4) & \PWM2_FC03|LessThan1~0_combout\)) # (!\PWM2_FC03|var_Dead_Count1\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC03|var_Dead_Count1\(4),
	datab => \PWM2_FC03|LessThan1~0_combout\,
	datac => \PWM2_FC03|var_Dead_Count1\(6),
	datad => \PWM2_FC03|var_Dead_Count1\(5),
	combout => \PWM2_FC03|LessThan1~1_combout\);

-- Location: LCCOMB_X34_Y21_N4
\PWM2_FC03|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC03|Add0~2_combout\ = (\PWM2_FC03|var_Dead_Count1\(1) & (!\PWM2_FC03|Add0~1\)) # (!\PWM2_FC03|var_Dead_Count1\(1) & ((\PWM2_FC03|Add0~1\) # (GND)))
-- \PWM2_FC03|Add0~3\ = CARRY((!\PWM2_FC03|Add0~1\) # (!\PWM2_FC03|var_Dead_Count1\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FC03|var_Dead_Count1\(1),
	datad => VCC,
	cin => \PWM2_FC03|Add0~1\,
	combout => \PWM2_FC03|Add0~2_combout\,
	cout => \PWM2_FC03|Add0~3\);

-- Location: LCCOMB_X32_Y20_N0
\PWM2_FC03|Add0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC03|Add0~19_combout\ = (\PWM2_FC03|Add0~2_combout\ & \PWM2_FC03|comp_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM2_FC03|Add0~2_combout\,
	datac => \PWM2_FC03|comp_out~q\,
	combout => \PWM2_FC03|Add0~19_combout\);

-- Location: FF_X32_Y20_N1
\PWM2_FC03|var_Dead_Count1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FC03|Add0~19_combout\,
	ena => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FC03|var_Dead_Count1\(1));

-- Location: LCCOMB_X30_Y21_N12
\PWM2_FC03|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC03|Equal0~0_combout\ = (\PWM2_FC03|Add0~4_combout\ & (\PWM2_FC03|comp_out~q\ & (!\PWM2_FC03|Add0~2_combout\ & \PWM2_FC03|Add0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC03|Add0~4_combout\,
	datab => \PWM2_FC03|comp_out~q\,
	datac => \PWM2_FC03|Add0~2_combout\,
	datad => \PWM2_FC03|Add0~0_combout\,
	combout => \PWM2_FC03|Equal0~0_combout\);

-- Location: LCCOMB_X34_Y21_N18
\PWM2_FC03|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC03|Equal0~1_combout\ = (\PWM2_FC03|Add0~8_combout\ & (!\PWM2_FC03|Add0~17_combout\ & (\PWM2_FC03|Add0~13_combout\ & !\PWM2_FC03|Add0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC03|Add0~8_combout\,
	datab => \PWM2_FC03|Add0~17_combout\,
	datac => \PWM2_FC03|Add0~13_combout\,
	datad => \PWM2_FC03|Add0~16_combout\,
	combout => \PWM2_FC03|Equal0~1_combout\);

-- Location: LCCOMB_X30_Y21_N14
\PWM2_FC03|port_PWM01~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM2_FC03|port_PWM01~0_combout\ = (\PWM2_FC03|Equal0~0_combout\ & ((\PWM2_FC03|Equal0~1_combout\) # ((\PWM2_FC03|comp_out~q\ & \PWM2_FC03|port_PWM01~q\)))) # (!\PWM2_FC03|Equal0~0_combout\ & (\PWM2_FC03|comp_out~q\ & (\PWM2_FC03|port_PWM01~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM2_FC03|Equal0~0_combout\,
	datab => \PWM2_FC03|comp_out~q\,
	datac => \PWM2_FC03|port_PWM01~q\,
	datad => \PWM2_FC03|Equal0~1_combout\,
	combout => \PWM2_FC03|port_PWM01~0_combout\);

-- Location: FF_X30_Y21_N15
\PWM2_FC03|port_PWM01\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \upll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM2_FC03|port_PWM01~0_combout\,
	clrn => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM2_FC03|port_PWM01~q\);

-- Location: IOIBUF_X53_Y17_N15
\SW[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

-- Location: IOIBUF_X0_Y16_N8
\KEY[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);
END structure;


