Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Nov  1 15:07:17 2024
| Host         : LAPTOP-8E795V2D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Full_adder_timing_summary_routed.rpt -pb Full_adder_timing_summary_routed.pb -rpx Full_adder_timing_summary_routed.rpx -warn_on_violation
| Design       : Full_adder
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (3)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (3)
------------------------------------
 There are 3 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.038        0.000                      0                    2          inf        0.000                      0                    2           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        ----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**       input port clock                          0.038        0.000                      0                    2                                                                        


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  input port clock
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (required time - arrival time)
  Source:                 i_a
                            (input port)
  Destination:            o_sum
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            9.000ns  (MaxDelay Path 9.000ns)
  Data Path Delay:        8.962ns  (logic 5.108ns (56.993%)  route 3.854ns (43.007%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 9.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  i_a (IN)
                         net (fo=0)                   0.000     0.000    i_a
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  i_a_IBUF_inst/O
                         net (fo=2, routed)           1.943     3.395    i_a_IBUF
    SLICE_X42Y43         LUT3 (Prop_lut3_I1_O)        0.124     3.519 r  o_sum_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.911     5.430    o_sum_OBUF
    M14                  OBUF (Prop_obuf_I_O)         3.531     8.962 r  o_sum_OBUF_inst/O
                         net (fo=0)                   0.000     8.962    o_sum
    M14                                                               r  o_sum (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    9.000     9.000    
                         clock pessimism              0.000     9.000    
                         output delay                -0.000     9.000    
  -------------------------------------------------------------------
                         required time                          9.000    
                         arrival time                          -8.962    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 i_b
                            (input port)
  Destination:            o_cout
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            9.000ns  (MaxDelay Path 9.000ns)
  Data Path Delay:        8.725ns  (logic 5.114ns (58.614%)  route 3.611ns (41.386%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 9.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  i_b (IN)
                         net (fo=0)                   0.000     0.000    i_b
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_b_IBUF_inst/O
                         net (fo=2, routed)           2.085     3.536    i_b_IBUF
    SLICE_X43Y53         LUT3 (Prop_lut3_I1_O)        0.124     3.660 r  o_cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.525     5.185    o_cout_OBUF
    M15                  OBUF (Prop_obuf_I_O)         3.539     8.725 r  o_cout_OBUF_inst/O
                         net (fo=0)                   0.000     8.725    o_cout
    M15                                                               r  o_cout (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    9.000     9.000    
                         clock pessimism              0.000     9.000    
                         output delay                -0.000     9.000    
  -------------------------------------------------------------------
                         required time                          9.000    
                         arrival time                          -8.725    
  -------------------------------------------------------------------
                         slack                                  0.275    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             0 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_a
                            (input port)
  Destination:            o_cout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.268ns  (logic 1.505ns (66.373%)  route 0.763ns (33.627%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  i_a (IN)
                         net (fo=0)                   0.000     0.000    i_a
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  i_a_IBUF_inst/O
                         net (fo=2, routed)           0.482     0.703    i_a_IBUF
    SLICE_X43Y53         LUT3 (Prop_lut3_I2_O)        0.045     0.748 r  o_cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.280     1.028    o_cout_OBUF
    M15                  OBUF (Prop_obuf_I_O)         1.240     2.268 r  o_cout_OBUF_inst/O
                         net (fo=0)                   0.000     2.268    o_cout
    M15                                                               r  o_cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_cin
                            (input port)
  Destination:            o_sum
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.405ns  (logic 1.583ns (65.834%)  route 0.822ns (34.166%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  i_cin (IN)
                         net (fo=0)                   0.000     0.000    i_cin
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  i_cin_IBUF_inst/O
                         net (fo=2, routed)           0.379     0.686    i_cin_IBUF
    SLICE_X42Y43         LUT3 (Prop_lut3_I0_O)        0.045     0.731 r  o_sum_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.442     1.173    o_sum_OBUF
    M14                  OBUF (Prop_obuf_I_O)         1.232     2.405 r  o_sum_OBUF_inst/O
                         net (fo=0)                   0.000     2.405    o_sum
    M14                                                               r  o_sum (OUT)
  -------------------------------------------------------------------    -------------------





