
Selected circuits
===================
 - **Circuit**: 7-bit unsigned multiplier
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and mse parameters
 - **References**: 
   - V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, "Design of power-efficient approximate multipliers for approximate artificial neural networks," 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: [10.1145/2966986.2967021](https://dx.doi.org/10.1145/2966986.2967021)


Parameters of selected circuits
----------------------------

| Circuit name | MAE<sub>%</sub> | WCE<sub>%</sub> | EP<sub>%</sub> | MRE<sub>%</sub> | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| mul7u_pwr_0_277_mse_00_0000 | 0.00 | 0 | 0.00 | 0.00 | 0 |  [[Verilog<sub>generic</sub>](mul7u_pwr_0_277_mse_00_0000_gen.v)] [[Verilog<sub>PDK45</sub>](mul7u_pwr_0_277_mse_00_0000_pdk45.v)]  [[C](mul7u_pwr_0_277_mse_00_0000.c)] |
| mul7u_pwr_0_252_mse_39_5273 | 0.03 | 0.092 | 82.61 | 0.98 | 40 |  [[Verilog<sub>generic</sub>](mul7u_pwr_0_252_mse_39_5273_gen.v)] [[Verilog<sub>PDK45</sub>](mul7u_pwr_0_252_mse_39_5273_pdk45.v)]  [[C](mul7u_pwr_0_252_mse_39_5273.c)] |
| mul7u_pwr_0_235_mse_115_4105 | 0.051 | 0.19 | 87.35 | 1.44 | 115 |  [[Verilog<sub>generic</sub>](mul7u_pwr_0_235_mse_115_4105_gen.v)] [[Verilog<sub>PDK45</sub>](mul7u_pwr_0_235_mse_115_4105_pdk45.v)]  [[C](mul7u_pwr_0_235_mse_115_4105.c)] |
| mul7u_pwr_0_193_mse_817_1328 | 0.14 | 0.48 | 94.74 | 4.12 | 817 |  [[Verilog<sub>generic</sub>](mul7u_pwr_0_193_mse_817_1328_gen.v)] [[Verilog<sub>PDK45</sub>](mul7u_pwr_0_193_mse_817_1328_pdk45.v)]  [[C](mul7u_pwr_0_193_mse_817_1328.c)] |
| mul7u_pwr_0_161_mse_2487_3457 | 0.24 | 0.99 | 95.40 | 5.32 | 2487 |  [[Verilog<sub>generic</sub>](mul7u_pwr_0_161_mse_2487_3457_gen.v)] [[Verilog<sub>PDK45</sub>](mul7u_pwr_0_161_mse_2487_3457_pdk45.v)]  [[C](mul7u_pwr_0_161_mse_2487_3457.c)] |
| mul7u_pwr_0_123_mse_8789_1719 | 0.46 | 1.9 | 97.53 | 10.12 | 8789 |  [[Verilog<sub>generic</sub>](mul7u_pwr_0_123_mse_8789_1719_gen.v)] [[Verilog<sub>PDK45</sub>](mul7u_pwr_0_123_mse_8789_1719_pdk45.v)]  [[C](mul7u_pwr_0_123_mse_8789_1719.c)] |
| mul7u_pwr_0_065_mse_54026_6641 | 1.13 | 5.0 | 98.23 | 17.68 | 54027 |  [[Verilog<sub>generic</sub>](mul7u_pwr_0_065_mse_54026_6641_gen.v)] [[Verilog<sub>PDK45</sub>](mul7u_pwr_0_065_mse_54026_6641_pdk45.v)]  [[C](mul7u_pwr_0_065_mse_54026_6641.c)] |
| mul7u_pwr_0_034_mse_215095_4219 | 2.27 | 9.9 | 98.31 | 28.23 | 215095 |  [[Verilog<sub>generic</sub>](mul7u_pwr_0_034_mse_215095_4219_gen.v)] [[Verilog<sub>PDK45</sub>](mul7u_pwr_0_034_mse_215095_4219_pdk45.v)]  [[C](mul7u_pwr_0_034_mse_215095_4219.c)] |
| mul7u_pwr_0_007_mse_1110711_7500 | 5.09 | 19 | 98.41 | 46.83 | 1110712 |  [[Verilog<sub>generic</sub>](mul7u_pwr_0_007_mse_1110711_7500_gen.v)] [[Verilog<sub>PDK45</sub>](mul7u_pwr_0_007_mse_1110711_7500_pdk45.v)]  [[C](mul7u_pwr_0_007_mse_1110711_7500.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)
             