#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Oct 19 15:42:54 2018
# Process ID: 10180
# Current directory: F:/VHDL/VivadoProjects/DDVHD_Lab3B_v2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8160 F:\VHDL\VivadoProjects\DDVHD_Lab3B_v2\DDVHD_Lab3B_v2.xpr
# Log file: F:/VHDL/VivadoProjects/DDVHD_Lab3B_v2/vivado.log
# Journal file: F:/VHDL/VivadoProjects/DDVHD_Lab3B_v2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/VHDL/VivadoProjects/DDVHD_Lab3B_v2/DDVHD_Lab3B_v2.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config F:/VHDL/VivadoProjects/DDVHD_Lab3B_v2/Fibonacci_tb_behav.wcfg
source Fibonacci_tb.tcl
run 10 us
close_sim
launch_simulation
open_wave_config F:/VHDL/VivadoProjects/DDVHD_Lab3B_v2/Fibonacci_tb_behav.wcfg
source Fibonacci_tb.tcl
save_wave_config {F:/VHDL/VivadoProjects/DDVHD_Lab3B_v2/Fibonacci_tb_behav.wcfg}
run 10 us
restart
run 10 us
save_wave_config {F:/VHDL/VivadoProjects/DDVHD_Lab3B_v2/Fibonacci_tb_behav.wcfg}
relaunch_sim
run 10 us
run 10 us
run 10 us
relaunch_sim
run 10 us
relaunch_sim
restart
run 10 us
synth_design -rtl -name rtl_1
relaunch_sim
run 10 us
restart
run 10 us
relaunch_sim
save_wave_config {F:/VHDL/VivadoProjects/DDVHD_Lab3B_v2/Fibonacci_tb_behav.wcfg}
run 10 us
close_sim
launch_simulation
open_wave_config F:/VHDL/VivadoProjects/DDVHD_Lab3B_v2/Fibonacci_tb_behav.wcfg
source Fibonacci_tb.tcl
run 10 us
relaunch_sim
run 10 us
run 10 us
relaunch_sim
run 10 us
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open F:/VHDL/VivadoProjects/DDVHD_Lab3B_v2/DDVHD_Lab3B_v2.srcs/sim_1/new/counter_tb.vhd w ]
add_files -fileset sim_1 F:/VHDL/VivadoProjects/DDVHD_Lab3B_v2/DDVHD_Lab3B_v2.srcs/sim_1/new/counter_tb.vhd
update_compile_order -fileset sim_1
close_sim
launch_simulation
open_wave_config F:/VHDL/VivadoProjects/DDVHD_Lab3B_v2/Fibonacci_tb_behav.wcfg
source Fibonacci_tb.tcl
close_sim
launch_simulation
open_wave_config F:/VHDL/VivadoProjects/DDVHD_Lab3B_v2/Fibonacci_tb_behav.wcfg
source Fibonacci_tb.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top counter_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
open_wave_config F:/VHDL/VivadoProjects/DDVHD_Lab3B_v2/Fibonacci_tb_behav.wcfg
source counter_tb.tcl
restart
run 10 us
relaunch_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Fibonacci_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
current_sim simulation_5
close_sim
launch_simulation
open_wave_config F:/VHDL/VivadoProjects/DDVHD_Lab3B_v2/Fibonacci_tb_behav.wcfg
source Fibonacci_tb.tcl
run 10 us
relaunch_sim
run 10 us
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
relaunch_sim
run 10 us
save_wave_config {F:/VHDL/VivadoProjects/DDVHD_Lab3B_v2/Fibonacci_tb_behav.wcfg}
close_sim
save_wave_config {F:/VHDL/VivadoProjects/DDVHD_Lab3B_v2/Fibonacci_tb_behav.wcfg}
close_sim
