// Seed: 1560013345
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  inout wire id_19;
  inout wire id_18;
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_20 = ~(1);
  wire id_21;
endmodule
module module_1 (
    output tri id_0
    , id_15,
    input wand id_1,
    input wire id_2,
    output uwire id_3,
    output uwire id_4,
    output tri1 id_5,
    input wor id_6,
    input tri0 id_7,
    input uwire id_8,
    input uwire id_9,
    output wand id_10,
    input supply1 id_11,
    output supply1 id_12,
    output tri id_13
);
  wire id_16;
  xor primCall (id_13, id_1, id_2, id_16, id_6, id_9, id_15, id_11, id_7);
  module_0 modCall_1 (
      id_16,
      id_15,
      id_15,
      id_16,
      id_15,
      id_16,
      id_15,
      id_16,
      id_15,
      id_16,
      id_16,
      id_15,
      id_16,
      id_16,
      id_16,
      id_15,
      id_16,
      id_15,
      id_16
  );
endmodule
