==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../../Users/lin/Desktop/swater/swater_4/swater.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 954.883 ; gain = 861.070
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 954.883 ; gain = 861.070
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'calculate_diagonal' into 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:139).
INFO: [XFORM 203-603] Inlining function 'update_database' into 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:140).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 954.883 ; gain = 861.070
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-11] ../../Users/lin/Desktop/swater/swater_4/swater.cpp:130: Constant 'null' has an unsynthesizable type '[0 x %struct.ap_uint.2.6.9]*' (possible cause(s): structure variable cannot be decomposed due to (1) unsupported type conversion; (2) memory copy operation; (3) function pointer used in struct; (4) unsupported pointer comparison).
WARNING: [SYNCHK 200-23] ../../Users/lin/Desktop/swater/swater_4/swater.cpp:38: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 1 error(s), 1 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../../Users/lin/Desktop/swater/swater_4/swater.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 955.629 ; gain = 862.035
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 955.629 ; gain = 862.035
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'calculate_diagonal' into 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:139).
INFO: [XFORM 203-603] Inlining function 'update_database' into 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:140).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 955.629 ; gain = 862.035
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-11] ../../Users/lin/Desktop/swater/swater_4/swater.cpp:130: Constant 'null' has an unsynthesizable type '[0 x %struct.ap_uint.2.6.9]*' (possible cause(s): structure variable cannot be decomposed due to (1) unsupported type conversion; (2) memory copy operation; (3) function pointer used in struct; (4) unsupported pointer comparison).
WARNING: [SYNCHK 200-77] The top function 'to_uint64' (C:/Xilinx/Vivado/2020.1/common/technology/autopilot\ap_int_ref.h:680) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 1 error(s), 1 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../../Users/lin/Desktop/swater/swater_4/swater.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 954.684 ; gain = 861.230
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 954.684 ; gain = 861.230
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'calculate_diagonal' into 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:147).
INFO: [XFORM 203-603] Inlining function 'update_database' into 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:149).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 954.684 ; gain = 861.230
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-11] ../../Users/lin/Desktop/swater/swater_4/swater.cpp:138: Constant 'null' has an unsynthesizable type '[0 x %struct.ap_uint.2.6.9]*' (possible cause(s): structure variable cannot be decomposed due to (1) unsupported type conversion; (2) memory copy operation; (3) function pointer used in struct; (4) unsupported pointer comparison).
WARNING: [SYNCHK 200-77] The top function 'to_uint64' (C:/Xilinx/Vivado/2020.1/common/technology/autopilot\ap_int_ref.h:680) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 1 error(s), 1 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../../Users/lin/Desktop/swater/swater_4/swater.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 954.727 ; gain = 861.195
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 954.727 ; gain = 861.195
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'calculate_diagonal' into 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:147).
INFO: [XFORM 203-603] Inlining function 'update_database' into 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:149).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 954.727 ; gain = 861.195
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-11] ../../Users/lin/Desktop/swater/swater_4/swater.cpp:138: Constant 'null' has an unsynthesizable type '[0 x %struct.ap_uint.2.6.9]*' (possible cause(s): structure variable cannot be decomposed due to (1) unsupported type conversion; (2) memory copy operation; (3) function pointer used in struct; (4) unsupported pointer comparison).
WARNING: [SYNCHK 200-77] The top function 'to_uint64' (C:/Xilinx/Vivado/2020.1/common/technology/autopilot\ap_int_ref.h:680) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 1 error(s), 1 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../../Users/lin/Desktop/swater/swater_4/swater.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 954.832 ; gain = 861.016
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 954.832 ; gain = 861.016
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'calculate_diagonal' into 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:147).
INFO: [XFORM 203-603] Inlining function 'update_database' into 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:149).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 954.832 ; gain = 861.016
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-11] ../../Users/lin/Desktop/swater/swater_4/swater.cpp:138: Constant 'null' has an unsynthesizable type '[0 x %struct.ap_uint.2.6.9]*' (possible cause(s): structure variable cannot be decomposed due to (1) unsupported type conversion; (2) memory copy operation; (3) function pointer used in struct; (4) unsupported pointer comparison).
WARNING: [SYNCHK 200-77] The top function 'to_uint64' (C:/Xilinx/Vivado/2020.1/common/technology/autopilot\ap_int_ref.h:680) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 1 error(s), 1 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../../Users/lin/Desktop/swater/swater_4/swater.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 954.773 ; gain = 860.113
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 954.773 ; gain = 860.113
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'calculate_diagonal' into 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:147).
INFO: [XFORM 203-603] Inlining function 'update_database' into 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:149).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 954.773 ; gain = 860.113
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'to_uint64' (C:/Xilinx/Vivado/2020.1/common/technology/autopilot\ap_int_ref.h:680) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 954.773 ; gain = 860.113
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:111) in function 'compute_matrices'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:91).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'memcpy.string2.V.addr.string2_g.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:112) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'init_db' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:136) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'memcpy.string1.V.addr.string1_g.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:111) in function 'compute_matrices' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'memcpy.string2.V.addr.string2_g.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:112) in function 'compute_matrices' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'init_db' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:136) in function 'compute_matrices' completely with a factor of 0.
INFO: [XFORM 203-102] Partitioning array 'string1.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:103) automatically.
INFO: [XFORM 203-101] Partitioning array 'north'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'west'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'northwest'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 954.773 ; gain = 860.113
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 954.773 ; gain = 860.113
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_matrices'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.244 seconds; current allocated memory: 185.251 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 185.335 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string1_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string2_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_matrices' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'string1_g_V', 'string2_g_V' and 'direction_matrix_g_V' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_matrices'.
INFO: [HLS 200-111]  Elapsed time: 1.373 seconds; current allocated memory: 185.804 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 1000.00 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 954.773 ; gain = 860.113
INFO: [VHDL 208-304] Generating VHDL RTL for compute_matrices.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_matrices.
INFO: [HLS 200-112] Total elapsed time: 26.184 seconds; peak allocated memory: 185.804 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../../Users/lin/Desktop/swater/swater_4/swater.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 955.070 ; gain = 861.473
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 955.070 ; gain = 861.473
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'calculate_diagonal' into 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:147).
INFO: [XFORM 203-603] Inlining function 'update_database' into 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:149).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 955.070 ; gain = 861.473
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'to_uint64' (C:/Xilinx/Vivado/2020.1/common/technology/autopilot\ap_int_ref.h:680) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 955.070 ; gain = 861.473
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:111) in function 'compute_matrices'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:91).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'memcpy.string2.V.addr.string2_g.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:112) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'init_db' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:136) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'memcpy.string1.V.addr.string1_g.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:111) in function 'compute_matrices' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'memcpy.string2.V.addr.string2_g.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:112) in function 'compute_matrices' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'init_db' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:136) in function 'compute_matrices' completely with a factor of 0.
INFO: [XFORM 203-102] Partitioning array 'string1.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:103) automatically.
INFO: [XFORM 203-101] Partitioning array 'north'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'west'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'northwest'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 955.070 ; gain = 861.473
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 955.070 ; gain = 861.473
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_matrices'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.22 seconds; current allocated memory: 185.189 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 185.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string1_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string2_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_matrices' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'string1_g_V', 'string2_g_V' and 'direction_matrix_g_V' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_matrices'.
INFO: [HLS 200-111]  Elapsed time: 1.337 seconds; current allocated memory: 185.789 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 1000.00 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 955.070 ; gain = 861.473
INFO: [VHDL 208-304] Generating VHDL RTL for compute_matrices.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_matrices.
INFO: [HLS 200-112] Total elapsed time: 25.954 seconds; peak allocated memory: 185.789 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../../Users/lin/Desktop/swater/swater_4/swater.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 954.781 ; gain = 860.910
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 954.781 ; gain = 860.910
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'calculate_diagonal' into 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:149).
INFO: [XFORM 203-603] Inlining function 'update_database' into 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:151).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 954.781 ; gain = 860.910
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'to_uint64' (C:/Xilinx/Vivado/2020.1/common/technology/autopilot\ap_int_ref.h:680) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 954.781 ; gain = 860.910
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:111) in function 'compute_matrices'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:91).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'memcpy.string2.V.addr.string2_g.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:112) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'init_db' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:136) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'memcpy.string1.V.addr.string1_g.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:111) in function 'compute_matrices' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'memcpy.string2.V.addr.string2_g.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:112) in function 'compute_matrices' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'init_db' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:136) in function 'compute_matrices' completely with a factor of 0.
INFO: [XFORM 203-102] Partitioning array 'string1.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:103) automatically.
INFO: [XFORM 203-101] Partitioning array 'north'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'west'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'northwest'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 954.781 ; gain = 860.910
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 954.781 ; gain = 860.910
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_matrices'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.887 seconds; current allocated memory: 185.173 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 185.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string1_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string2_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_matrices' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'string1_g_V', 'string2_g_V' and 'direction_matrix_g_V' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_matrices'.
INFO: [HLS 200-111]  Elapsed time: 1.727 seconds; current allocated memory: 185.788 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 1000.00 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 954.781 ; gain = 860.910
INFO: [VHDL 208-304] Generating VHDL RTL for compute_matrices.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_matrices.
INFO: [HLS 200-112] Total elapsed time: 27.2 seconds; peak allocated memory: 185.788 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../../Users/lin/Desktop/swater/swater_4/swater.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 955.750 ; gain = 861.984
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 955.750 ; gain = 861.984
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'calculate_diagonal' into 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:149).
INFO: [XFORM 203-603] Inlining function 'update_database' into 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:151).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 955.750 ; gain = 861.984
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-22] ../../Users/lin/Desktop/swater/swater_4/swater.cpp:141: memory copy is not supported unless used on bus interface possible cause(s): non-static/non-constant local array with initialization).
WARNING: [SYNCHK 200-77] The top function 'to_uint64' (C:/Xilinx/Vivado/2020.1/common/technology/autopilot\ap_int_ref.h:680) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 1 error(s), 1 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../../Users/lin/Desktop/swater/swater_4/swater.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 955.352 ; gain = 862.215
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 955.352 ; gain = 862.215
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'calculate_diagonal' into 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:151).
INFO: [XFORM 203-603] Inlining function 'update_database' into 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:153).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 955.352 ; gain = 862.215
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ../../Users/lin/Desktop/swater/swater_4/swater.cpp:39: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 955.352 ; gain = 862.215
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:111) in function 'compute_matrices'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:84) in function 'compute_matrices'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'memcpy.string1.V.addr.string1_g.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:111) in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'num_diag_for' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:147) in function 'compute_matrices' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'update_database' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:16) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'memcpy.string1.V.addr.string1_g.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:111) in function 'compute_matrices' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'calculate_diagonal_for' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:37) in function 'compute_matrices' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'memcpy.direction_matrix_g.V.compressed_diag.V.addr' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:84) in function 'compute_matrices' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'update_database' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:16) in function 'compute_matrices' completely with a factor of 63.
INFO: [XFORM 203-102] Partitioning array 'string1.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:103) automatically.
INFO: [XFORM 203-102] Partitioning array 'compressed_diag.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:127) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'string2.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:105) completely based on array size.
WARNING: [XFORM 203-104] Completely partitioning array 'north' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:115) accessed through non-constant indices on dimension 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:132:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'north' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:115) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'west' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:117) accessed through non-constant indices on dimension 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:133:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'west' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:117) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'northwest' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:119) accessed through non-constant indices on dimension 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:134:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'northwest' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:119) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:105) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../Users/lin/Desktop/swater/swater_4/swater.cpp:147:90) to (../../Users/lin/Desktop/swater/swater_4/swater.cpp:147:73) in function 'compute_matrices'... converting 447 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 955.352 ; gain = 862.215
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 3 on port 'gmem0' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:112:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 575 on port 'gmem1' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:84:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 955.352 ; gain = 862.215
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.string2.V.addr.string2_g.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'num_diag_for'.
WARNING: [SCHED 204-68] The II Violation in module 'compute_matrices' (Loop: num_diag_for): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'and' operation ('__Result__', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:22->../../Users/lin/Desktop/swater/swater_4/swater.cpp:153) and 'lshr' operation ('lshr_ln647', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:22->../../Users/lin/Desktop/swater/swater_4/swater.cpp:153).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 31.099 seconds; current allocated memory: 166.874 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.218 seconds; current allocated memory: 200.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string1_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string2_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_matrices' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'string1_g_V', 'string2_g_V' and 'direction_matrix_g_V' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'compute_matrices_mux_1287_32_1_1' to 'compute_matrices_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_matrices_mux_32_512_1_1' to 'compute_matrices_cud' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'compute_matrices' is 6605 from HDL expression: ((1'b0 == ap_block_state14_io) & (1'b1 == ap_CS_fsm_state14) & (icmp_ln131_fu_4861_p2 == 1'd1))
INFO: [RTGEN 206-100] Generating core module 'compute_matrices_bkb': 126 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_matrices_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_matrices'.
INFO: [HLS 200-111]  Elapsed time: 7.162 seconds; current allocated memory: 272.369 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:40 ; elapsed = 00:00:54 . Memory (MB): peak = 955.352 ; gain = 862.215
INFO: [VHDL 208-304] Generating VHDL RTL for compute_matrices.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_matrices.
INFO: [HLS 200-112] Total elapsed time: 54.3 seconds; peak allocated memory: 272.369 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../../Users/lin/Desktop/swater/swater_4/swater.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 954.965 ; gain = 861.359
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 954.965 ; gain = 861.359
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'calculate_diagonal' into 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:152).
INFO: [XFORM 203-603] Inlining function 'update_database' into 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:154).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 954.965 ; gain = 861.359
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ../../Users/lin/Desktop/swater/swater_4/swater.cpp:39: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 954.965 ; gain = 861.359
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:111) in function 'compute_matrices'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:84) in function 'compute_matrices'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'memcpy.string1.V.addr.string1_g.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:111) in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'num_diag_for' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:148) in function 'compute_matrices' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'update_database' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:16) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'memcpy.string1.V.addr.string1_g.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:111) in function 'compute_matrices' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'calculate_diagonal_for' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:37) in function 'compute_matrices' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'memcpy.direction_matrix_g.V.compressed_diag.V.addr' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:84) in function 'compute_matrices' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'update_database' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:16) in function 'compute_matrices' completely with a factor of 63.
INFO: [XFORM 203-102] Partitioning array 'string1.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:103) automatically.
INFO: [XFORM 203-102] Partitioning array 'compressed_diag.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:127) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'string2.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:105) completely based on array size.
WARNING: [XFORM 203-104] Completely partitioning array 'north' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:115) accessed through non-constant indices on dimension 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:132:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'north' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:115) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'west' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:117) accessed through non-constant indices on dimension 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:133:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'west' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:117) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'northwest' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:119) accessed through non-constant indices on dimension 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:134:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'northwest' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:119) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:105) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../Users/lin/Desktop/swater/swater_4/swater.cpp:148:90) to (../../Users/lin/Desktop/swater/swater_4/swater.cpp:148:73) in function 'compute_matrices'... converting 447 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 954.965 ; gain = 861.359
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 2 on port 'gmem0' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:112:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 319 on port 'gmem1' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:84:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 954.965 ; gain = 861.359
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.string2.V.addr.string2_g.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'num_diag_for'.
WARNING: [SCHED 204-68] The II Violation in module 'compute_matrices' (Loop: num_diag_for): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'and' operation ('__Result__', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:22->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154) and 'lshr' operation ('lshr_ln647', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:22->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.179 seconds; current allocated memory: 166.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.309 seconds; current allocated memory: 199.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string1_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string2_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_matrices' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'string1_g_V', 'string2_g_V' and 'direction_matrix_g_V' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'compute_matrices_mux_1287_32_1_1' to 'compute_matrices_bkb' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'compute_matrices' is 6604 from HDL expression: ((1'b0 == ap_block_state14_io) & (1'b1 == ap_CS_fsm_state14) & (icmp_ln131_fu_4865_p2 == 1'd1))
INFO: [RTGEN 206-100] Generating core module 'compute_matrices_bkb': 126 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_matrices'.
INFO: [HLS 200-111]  Elapsed time: 7.336 seconds; current allocated memory: 271.743 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:40 ; elapsed = 00:01:00 . Memory (MB): peak = 954.965 ; gain = 861.359
INFO: [VHDL 208-304] Generating VHDL RTL for compute_matrices.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_matrices.
INFO: [HLS 200-112] Total elapsed time: 60.342 seconds; peak allocated memory: 271.743 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../../Users/lin/Desktop/swater/swater_4/swater.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 955.945 ; gain = 861.918
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 955.945 ; gain = 861.918
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'calculate_diagonal' into 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:152).
INFO: [XFORM 203-603] Inlining function 'update_database' into 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:154).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 955.945 ; gain = 861.918
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-11] ../../Users/lin/Desktop/swater/swater_4/swater.cpp:139: Constant 'null' has an unsynthesizable type '[0 x %struct.ap_uint.2.6.9]*' (possible cause(s): structure variable cannot be decomposed due to (1) unsupported type conversion; (2) memory copy operation; (3) function pointer used in struct; (4) unsupported pointer comparison).
WARNING: [SYNCHK 200-77] The top function 'to_uint64' (C:/Xilinx/Vivado/2020.1/common/technology/autopilot\ap_int_ref.h:680) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 1 error(s), 1 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../../Users/lin/Desktop/swater/swater_4/swater.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 955.258 ; gain = 861.582
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 955.258 ; gain = 861.582
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'calculate_diagonal' into 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:152).
INFO: [XFORM 203-603] Inlining function 'update_database' into 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:154).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 955.258 ; gain = 861.582
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'to_uint64' (C:/Xilinx/Vivado/2020.1/common/technology/autopilot\ap_int_ref.h:680) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 955.258 ; gain = 861.582
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:111) in function 'compute_matrices'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:91).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'memcpy.string2.V.addr.string2_g.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:112) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'memcpy.string1.V.addr.string1_g.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:111) in function 'compute_matrices' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'memcpy.string2.V.addr.string2_g.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:112) in function 'compute_matrices' completely with a factor of 2.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 955.258 ; gain = 861.582
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 955.258 ; gain = 861.582
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.455 seconds; current allocated memory: 106.658 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 106.752 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string1_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string2_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_matrices' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'string1_g_V', 'string2_g_V' and 'direction_matrix_g_V' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_matrices'.
INFO: [HLS 200-111]  Elapsed time: 1.497 seconds; current allocated memory: 107.266 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 1000.00 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 955.258 ; gain = 861.582
INFO: [VHDL 208-304] Generating VHDL RTL for compute_matrices.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_matrices.
INFO: [HLS 200-112] Total elapsed time: 20.397 seconds; peak allocated memory: 107.266 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../../Users/lin/Desktop/swater/swater_4/swater.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 955.559 ; gain = 861.094
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 955.559 ; gain = 861.094
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'calculate_diagonal' into 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:152).
INFO: [XFORM 203-603] Inlining function 'update_database' into 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:154).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 955.559 ; gain = 861.094
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-11] ../../Users/lin/Desktop/swater/swater_4/swater.cpp:139: Constant 'null' has an unsynthesizable type '[0 x %struct.ap_uint.2.6.9]*' (possible cause(s): structure variable cannot be decomposed due to (1) unsupported type conversion; (2) memory copy operation; (3) function pointer used in struct; (4) unsupported pointer comparison).
WARNING: [SYNCHK 200-77] The top function 'to_uint64' (C:/Xilinx/Vivado/2020.1/common/technology/autopilot\ap_int_ref.h:680) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 1 error(s), 1 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../../Users/lin/Desktop/swater/swater_4/swater.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from ../../Users/lin/Desktop/swater/swater_4/swater.cpp:1:
../../Users/lin/Desktop/swater/swater_4/swater.cpp:139:16: error: expected ']'
 shift_db[i*256:(i+1)*256] = string2[i*256:(i+1)*256];
               ^
../../Users/lin/Desktop/swater/swater_4/swater.cpp:139:10: note: to match this '['
 shift_db[i*256:(i+1)*256] = string2[i*256:(i+1)*256];
         ^
../../Users/lin/Desktop/swater/swater_4/swater.cpp:139:43: error: expected ']'
 shift_db[i*256:(i+1)*256] = string2[i*256:(i+1)*256];
                                          ^
../../Users/lin/Desktop/swater/swater_4/swater.cpp:139:37: note: to match this '['
 shift_db[i*256:(i+1)*256] = string2[i*256:(i+1)*256];
                                    ^
2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../../Users/lin/Desktop/swater/swater_4/swater.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 954.840 ; gain = 860.352
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 954.840 ; gain = 860.352
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'calculate_diagonal' into 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:152).
INFO: [XFORM 203-603] Inlining function 'update_database' into 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:154).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 954.840 ; gain = 860.352
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'to_uint64' (C:/Xilinx/Vivado/2020.1/common/technology/autopilot\ap_int_ref.h:680) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 954.840 ; gain = 860.352
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:111) in function 'compute_matrices'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:91).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'memcpy.string2.V.addr.string2_g.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:112) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'memcpy.string1.V.addr.string1_g.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:111) in function 'compute_matrices' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'memcpy.string2.V.addr.string2_g.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:112) in function 'compute_matrices' completely with a factor of 2.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 954.840 ; gain = 860.352
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 954.840 ; gain = 860.352
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.905 seconds; current allocated memory: 106.638 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.064 seconds; current allocated memory: 106.731 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string1_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string2_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_matrices' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'string1_g_V', 'string2_g_V' and 'direction_matrix_g_V' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem0_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem1_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem1_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_matrices'.
INFO: [HLS 200-111]  Elapsed time: 1.315 seconds; current allocated memory: 107.245 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 1000.00 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 954.840 ; gain = 860.352
INFO: [VHDL 208-304] Generating VHDL RTL for compute_matrices.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_matrices.
INFO: [HLS 200-112] Total elapsed time: 19.773 seconds; peak allocated memory: 107.245 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../../Users/lin/Desktop/swater/swater_4/swater.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 956.098 ; gain = 862.375
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 956.098 ; gain = 862.375
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'calculate_diagonal' into 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:154).
INFO: [XFORM 203-603] Inlining function 'update_database' into 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:156).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 956.098 ; gain = 862.375
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-11] ../../Users/lin/Desktop/swater/swater_4/swater.cpp:140: Constant 'null' has an unsynthesizable type '[0 x %struct.ap_uint.2.6.9]*' (possible cause(s): structure variable cannot be decomposed due to (1) unsupported type conversion; (2) memory copy operation; (3) function pointer used in struct; (4) unsupported pointer comparison).
WARNING: [SYNCHK 200-77] The top function 'to_uint64' (C:/Xilinx/Vivado/2020.1/common/technology/autopilot\ap_int_ref.h:680) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 1 error(s), 1 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../../Users/lin/Desktop/swater/swater_4/swater.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 954.770 ; gain = 861.184
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 954.770 ; gain = 861.184
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'calculate_diagonal' into 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:153).
INFO: [XFORM 203-603] Inlining function 'update_database' into 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:155).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 954.770 ; gain = 861.184
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ../../Users/lin/Desktop/swater/swater_4/swater.cpp:39: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 954.770 ; gain = 861.184
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:84) in function 'compute_matrices'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'init_db' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:139) in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'num_diag_for' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:149) in function 'compute_matrices' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'update_database' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:16) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'init_db' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:139) in function 'compute_matrices' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'calculate_diagonal_for' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:37) in function 'compute_matrices' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'memcpy.direction_matrix_g.V.compressed_diag.V.addr' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:84) in function 'compute_matrices' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'update_database' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:16) in function 'compute_matrices' completely with a factor of 255.
INFO: [XFORM 203-102] Partitioning array 'compressed_diag.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:127) automatically.
INFO: [XFORM 203-102] Partitioning array 'shift_db.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:129) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'string1.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:103) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'string2.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:105) completely based on array size.
WARNING: [XFORM 203-104] Completely partitioning array 'north' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:115) accessed through non-constant indices on dimension 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:132:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'north' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:115) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'west' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:117) accessed through non-constant indices on dimension 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:133:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'west' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:117) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'northwest' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:119) accessed through non-constant indices on dimension 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:134:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'northwest' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:119) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:103) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:105) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../Users/lin/Desktop/swater/swater_4/swater.cpp:149:91) to (../../Users/lin/Desktop/swater/swater_4/swater.cpp:149:74) in function 'compute_matrices'... converting 1791 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:09:06 ; elapsed = 00:09:22 . Memory (MB): peak = 1034.379 ; gain = 940.793
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 2 on port 'gmem0' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:111:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 3 on port 'gmem0' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:112:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 511 on port 'gmem1' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:84:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:10:21 ; elapsed = 00:10:38 . Memory (MB): peak = 1034.379 ; gain = 940.793
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.string1.V.addr.string1_g.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.string2.V.addr.string2_g.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'num_diag_for'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 654.509 seconds; current allocated memory: 323.467 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 33.542 seconds; current allocated memory: 388.994 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string1_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string2_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_matrices' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'string1_g_V', 'string2_g_V' and 'direction_matrix_g_V' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'compute_matrices' is 25036 from HDL expression: ((icmp_ln131_fu_17762_p2 == 1'd1) & (1'b0 == ap_block_state22_io) & (1'b1 == ap_CS_fsm_state22))
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_matrices'.
INFO: [HLS 200-111]  Elapsed time: 34.334 seconds; current allocated memory: 490.471 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:12:47 ; elapsed = 00:13:22 . Memory (MB): peak = 1034.379 ; gain = 940.793
INFO: [VHDL 208-304] Generating VHDL RTL for compute_matrices.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_matrices.
INFO: [HLS 200-112] Total elapsed time: 802.639 seconds; peak allocated memory: 490.471 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../../Users/lin/Desktop/swater/swater_4/swater.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 954.918 ; gain = 861.293
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 954.918 ; gain = 861.293
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'calculate_diagonal' into 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:153).
INFO: [XFORM 203-603] Inlining function 'update_database' into 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:155).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 954.918 ; gain = 861.293
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ../../Users/lin/Desktop/swater/swater_4/swater.cpp:39: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 954.918 ; gain = 861.293
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:84) in function 'compute_matrices'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'init_db' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:139) in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'num_diag_for' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:149) in function 'compute_matrices' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'update_database' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:16) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'init_db' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:139) in function 'compute_matrices' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'calculate_diagonal_for' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:37) in function 'compute_matrices' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'memcpy.direction_matrix_g.V.compressed_diag.V.addr' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:84) in function 'compute_matrices' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'update_database' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:16) in function 'compute_matrices' completely with a factor of 127.
INFO: [XFORM 203-102] Partitioning array 'compressed_diag.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:127) automatically.
INFO: [XFORM 203-102] Partitioning array 'shift_db.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:129) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'string1.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:103) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'string2.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:105) completely based on array size.
WARNING: [XFORM 203-104] Completely partitioning array 'north' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:115) accessed through non-constant indices on dimension 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:132:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'north' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:115) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'west' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:117) accessed through non-constant indices on dimension 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:133:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'west' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:117) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'northwest' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:119) accessed through non-constant indices on dimension 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:134:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'northwest' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:119) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:103) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:105) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../Users/lin/Desktop/swater/swater_4/swater.cpp:149:91) to (../../Users/lin/Desktop/swater/swater_4/swater.cpp:149:74) in function 'compute_matrices'... converting 895 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 954.918 ; gain = 861.293
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 2 on port 'gmem0' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:111:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 3 on port 'gmem0' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:112:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 255 on port 'gmem1' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:84:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:00 ; elapsed = 00:01:18 . Memory (MB): peak = 954.918 ; gain = 861.293
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.string1.V.addr.string1_g.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.string2.V.addr.string2_g.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'num_diag_for'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 84.045 seconds; current allocated memory: 277.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 11.338 seconds; current allocated memory: 361.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string1_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string2_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_matrices' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'string1_g_V', 'string2_g_V' and 'direction_matrix_g_V' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'compute_matrices_mux_2568_32_1_1' to 'compute_matrices_bkb' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'compute_matrices' is 12491 from HDL expression: ((icmp_ln131_fu_9053_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22) & (1'b0 == ap_block_state22_io))
INFO: [RTGEN 206-100] Generating core module 'compute_matrices_bkb': 254 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_matrices'.
INFO: [HLS 200-111]  Elapsed time: 21.606 seconds; current allocated memory: 605.346 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:00 ; elapsed = 00:02:26 . Memory (MB): peak = 1025.121 ; gain = 931.496
INFO: [VHDL 208-304] Generating VHDL RTL for compute_matrices.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_matrices.
INFO: [HLS 200-112] Total elapsed time: 147.013 seconds; peak allocated memory: 605.346 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../../Users/lin/Desktop/swater/swater_4/swater.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 955.547 ; gain = 861.891
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 955.547 ; gain = 861.891
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'calculate_diagonal' into 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:153).
INFO: [XFORM 203-603] Inlining function 'update_database' into 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:155).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 955.547 ; gain = 861.891
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ../../Users/lin/Desktop/swater/swater_4/swater.cpp:39: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 955.547 ; gain = 861.891
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:84) in function 'compute_matrices'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'init_db' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:139) in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'num_diag_for' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:149) in function 'compute_matrices' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'update_database' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:16) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'init_db' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:139) in function 'compute_matrices' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'calculate_diagonal_for' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:37) in function 'compute_matrices' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'memcpy.direction_matrix_g.V.compressed_diag.V.addr' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:84) in function 'compute_matrices' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'update_database' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:16) in function 'compute_matrices' completely with a factor of 63.
INFO: [XFORM 203-102] Partitioning array 'compressed_diag.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:127) automatically.
INFO: [XFORM 203-102] Partitioning array 'shift_db.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:129) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'string1.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:103) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'string2.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:105) completely based on array size.
WARNING: [XFORM 203-104] Completely partitioning array 'north' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:115) accessed through non-constant indices on dimension 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:132:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'north' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:115) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'west' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:117) accessed through non-constant indices on dimension 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:133:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'west' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:117) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'northwest' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:119) accessed through non-constant indices on dimension 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:134:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'northwest' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:119) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:103) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:105) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../Users/lin/Desktop/swater/swater_4/swater.cpp:149:90) to (../../Users/lin/Desktop/swater/swater_4/swater.cpp:149:73) in function 'compute_matrices'... converting 447 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 955.547 ; gain = 861.891
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 2 on port 'gmem0' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:111:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 4 on port 'gmem0' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:112:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 191 on port 'gmem1' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:84:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:35 . Memory (MB): peak = 955.547 ; gain = 861.891
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.string1.V.addr.string1_g.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.string2.V.addr.string2_g.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'num_diag_for'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 37.18 seconds; current allocated memory: 167.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.373 seconds; current allocated memory: 200.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string1_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string2_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_matrices' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'string1_g_V', 'string2_g_V' and 'direction_matrix_g_V' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'compute_matrices_mux_1287_32_1_1' to 'compute_matrices_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_matrices_mux_42_128_1_1' to 'compute_matrices_cud' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'compute_matrices' is 6219 from HDL expression: ((1'b0 == ap_block_state22_io) & (icmp_ln131_fu_4841_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))
INFO: [RTGEN 206-100] Generating core module 'compute_matrices_bkb': 126 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_matrices_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_matrices'.
INFO: [HLS 200-111]  Elapsed time: 7.07 seconds; current allocated memory: 272.408 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:38 ; elapsed = 00:01:01 . Memory (MB): peak = 955.547 ; gain = 861.891
INFO: [VHDL 208-304] Generating VHDL RTL for compute_matrices.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_matrices.
INFO: [HLS 200-112] Total elapsed time: 60.935 seconds; peak allocated memory: 272.408 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../../Users/lin/Desktop/swater/swater_4/swater.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 955.738 ; gain = 862.164
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 955.738 ; gain = 862.164
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'calculate_diagonal' into 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:153).
INFO: [XFORM 203-603] Inlining function 'update_database' into 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:155).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 955.738 ; gain = 862.164
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ../../Users/lin/Desktop/swater/swater_4/swater.cpp:39: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 955.738 ; gain = 862.164
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:84) in function 'compute_matrices'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'init_db' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:139) in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'num_diag_for' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:149) in function 'compute_matrices' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'update_database' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:16) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'init_db' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:139) in function 'compute_matrices' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'calculate_diagonal_for' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:37) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'memcpy.direction_matrix_g.V.compressed_diag.V.addr' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:84) in function 'compute_matrices' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'update_database' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:16) in function 'compute_matrices' completely with a factor of 31.
INFO: [XFORM 203-102] Partitioning array 'compressed_diag.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:127) automatically.
INFO: [XFORM 203-102] Partitioning array 'shift_db.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:129) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'string1.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:103) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'string2.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:105) completely based on array size.
WARNING: [XFORM 203-104] Completely partitioning array 'north' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:115) accessed through non-constant indices on dimension 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:132:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'north' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:115) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'west' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:117) accessed through non-constant indices on dimension 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:133:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'west' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:117) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'northwest' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:119) accessed through non-constant indices on dimension 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:134:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'northwest' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:119) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:103) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:105) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../Users/lin/Desktop/swater/swater_4/swater.cpp:149:89) to (../../Users/lin/Desktop/swater/swater_4/swater.cpp:149:72) in function 'compute_matrices'... converting 223 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 955.738 ; gain = 862.164
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 2 on port 'gmem0' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:111:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 4 on port 'gmem0' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:112:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 95 on port 'gmem1' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:84:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 955.738 ; gain = 862.164
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.string1.V.addr.string1_g.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.string2.V.addr.string2_g.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'num_diag_for'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.894 seconds; current allocated memory: 130.946 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.29 seconds; current allocated memory: 149.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string1_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string2_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_matrices' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'string1_g_V', 'string2_g_V' and 'direction_matrix_g_V' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'compute_matrices_mux_646_32_1_1' to 'compute_matrices_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_matrices_mux_42_64_1_1' to 'compute_matrices_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compute_matrices_bkb': 62 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_matrices_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_matrices'.
INFO: [HLS 200-111]  Elapsed time: 2.862 seconds; current allocated memory: 172.904 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:35 . Memory (MB): peak = 955.738 ; gain = 862.164
INFO: [VHDL 208-304] Generating VHDL RTL for compute_matrices.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_matrices.
INFO: [HLS 200-112] Total elapsed time: 35.375 seconds; peak allocated memory: 172.904 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../../Users/lin/Desktop/swater/swater_4/swater.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 955.555 ; gain = 861.547
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 955.555 ; gain = 861.547
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'calculate_diagonal' into 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:153).
INFO: [XFORM 203-603] Inlining function 'update_database' into 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:155).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 955.555 ; gain = 861.547
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ../../Users/lin/Desktop/swater/swater_4/swater.cpp:39: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 955.555 ; gain = 861.547
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:84) in function 'compute_matrices'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'init_db' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:139) in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'num_diag_for' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:149) in function 'compute_matrices' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'update_database' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:16) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'init_db' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:139) in function 'compute_matrices' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'calculate_diagonal_for' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:37) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'memcpy.direction_matrix_g.V.compressed_diag.V.addr' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:84) in function 'compute_matrices' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'update_database' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:16) in function 'compute_matrices' completely with a factor of 31.
INFO: [XFORM 203-102] Partitioning array 'compressed_diag.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:127) automatically.
INFO: [XFORM 203-102] Partitioning array 'shift_db.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:129) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'string1.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:103) completely based on array size.
WARNING: [XFORM 203-104] Completely partitioning array 'north' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:115) accessed through non-constant indices on dimension 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:132:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'north' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:115) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'west' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:117) accessed through non-constant indices on dimension 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:133:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'west' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:117) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'northwest' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:119) accessed through non-constant indices on dimension 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:134:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'northwest' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:119) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:103) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../Users/lin/Desktop/swater/swater_4/swater.cpp:149:90) to (../../Users/lin/Desktop/swater/swater_4/swater.cpp:149:73) in function 'compute_matrices'... converting 223 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 955.555 ; gain = 861.547
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 2 on port 'gmem0' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:111:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'gmem0' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:112:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 159 on port 'gmem1' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:84:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'string2.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:112:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 955.555 ; gain = 861.547
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.string1.V.addr.string1_g.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.string2.V.addr.string2_g.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'num_diag_for'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.391 seconds; current allocated memory: 130.374 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.233 seconds; current allocated memory: 147.857 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string1_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string2_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_matrices' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'string1_g_V', 'string2_g_V' and 'direction_matrix_g_V' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'compute_matrices_string2_V' to 'compute_matrices_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_matrices_mux_646_32_1_1' to 'compute_matrices_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compute_matrices_cud': 62 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_matrices'.
INFO: [HLS 200-111]  Elapsed time: 2.655 seconds; current allocated memory: 171.319 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO: [RTMG 210-278] Implementing memory 'compute_matrices_bkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:33 . Memory (MB): peak = 955.555 ; gain = 861.547
INFO: [VHDL 208-304] Generating VHDL RTL for compute_matrices.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_matrices.
INFO: [HLS 200-112] Total elapsed time: 33.392 seconds; peak allocated memory: 171.319 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../../Users/lin/Desktop/swater/swater_4/swater.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 955.578 ; gain = 862.211
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 955.578 ; gain = 862.211
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'calculate_diagonal' into 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:154).
INFO: [XFORM 203-603] Inlining function 'update_database' into 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:156).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 955.578 ; gain = 862.211
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ../../Users/lin/Desktop/swater/swater_4/swater.cpp:40: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 955.578 ; gain = 862.211
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:85) in function 'compute_matrices'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'init_db' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:140) in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'num_diag_for' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:150) in function 'compute_matrices' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'update_database' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:16) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'init_db' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:140) in function 'compute_matrices' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'calculate_diagonal_for' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:37) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'memcpy.direction_matrix_g.V.compressed_diag.V.addr' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:85) in function 'compute_matrices' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'update_database' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:16) in function 'compute_matrices' completely with a factor of 31.
INFO: [XFORM 203-102] Partitioning array 'compressed_diag.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:128) automatically.
INFO: [XFORM 203-102] Partitioning array 'shift_db.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:130) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'string1.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:104) completely based on array size.
WARNING: [XFORM 203-104] Completely partitioning array 'north' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:116) accessed through non-constant indices on dimension 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:133:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'north' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:116) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'west' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:118) accessed through non-constant indices on dimension 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:134:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'west' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:118) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'northwest' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:120) accessed through non-constant indices on dimension 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:135:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'northwest' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:120) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:104) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../Users/lin/Desktop/swater/swater_4/swater.cpp:150:90) to (../../Users/lin/Desktop/swater/swater_4/swater.cpp:150:73) in function 'compute_matrices'... converting 223 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 955.578 ; gain = 862.211
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 2 on port 'gmem0' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:112:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'gmem0' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:113:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 159 on port 'gmem1' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:85:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'string2.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:113:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 955.578 ; gain = 862.211
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.string1.V.addr.string1_g.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.string2.V.addr.string2_g.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'num_diag_for'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.152 seconds; current allocated memory: 130.374 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.266 seconds; current allocated memory: 147.857 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string1_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string2_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_matrices' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'string1_g_V', 'string2_g_V' and 'direction_matrix_g_V' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'compute_matrices_string2_V' to 'compute_matrices_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_matrices_mux_646_32_1_1' to 'compute_matrices_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compute_matrices_cud': 62 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_matrices'.
INFO: [HLS 200-111]  Elapsed time: 2.726 seconds; current allocated memory: 171.319 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO: [RTMG 210-278] Implementing memory 'compute_matrices_bkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 955.578 ; gain = 862.211
INFO: [VHDL 208-304] Generating VHDL RTL for compute_matrices.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_matrices.
INFO: [HLS 200-112] Total elapsed time: 34.367 seconds; peak allocated memory: 171.319 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../../Users/lin/Desktop/swater/swater_4/swater.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 905.582 ; gain = 812.570
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 905.582 ; gain = 812.570
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'calculate_diagonal' into 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:154).
INFO: [XFORM 203-603] Inlining function 'update_database' into 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:156).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 905.582 ; gain = 812.570
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ../../Users/lin/Desktop/swater/swater_4/swater.cpp:40: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 905.582 ; gain = 812.570
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:85) in function 'compute_matrices'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'init_db' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:140) in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'num_diag_for' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:150) in function 'compute_matrices' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'calculate_diagonal_for' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:37) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'update_database' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:16) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'init_db' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:140) in function 'compute_matrices' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'calculate_diagonal_for' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:37) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'memcpy.direction_matrix_g.V.compressed_diag.V.addr' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:85) in function 'compute_matrices' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'update_database' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:16) in function 'compute_matrices' completely with a factor of 31.
INFO: [XFORM 203-102] Partitioning array 'compressed_diag.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:128) automatically.
INFO: [XFORM 203-102] Partitioning array 'shift_db.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:130) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'string1.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:104) completely based on array size.
WARNING: [XFORM 203-104] Completely partitioning array 'north' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:116) accessed through non-constant indices on dimension 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:133:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'north' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:116) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'west' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:118) accessed through non-constant indices on dimension 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:134:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'west' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:118) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'northwest' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:120) accessed through non-constant indices on dimension 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:135:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'northwest' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:120) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:104) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../Users/lin/Desktop/swater/swater_4/swater.cpp:150:90) to (../../Users/lin/Desktop/swater/swater_4/swater.cpp:150:73) in function 'compute_matrices'... converting 223 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 905.582 ; gain = 812.570
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 2 on port 'gmem0' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:112:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'gmem0' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:113:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 159 on port 'gmem1' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:85:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'string2.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:113:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 905.582 ; gain = 812.570
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.string1.V.addr.string1_g.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.string2.V.addr.string2_g.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'num_diag_for'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.026 seconds; current allocated memory: 130.376 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.247 seconds; current allocated memory: 147.843 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string1_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string2_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_matrices' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'string1_g_V', 'string2_g_V' and 'direction_matrix_g_V' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'compute_matrices_string2_V' to 'compute_matrices_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_matrices_mux_646_32_1_1' to 'compute_matrices_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compute_matrices_cud': 62 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_matrices'.
INFO: [HLS 200-111]  Elapsed time: 2.671 seconds; current allocated memory: 171.336 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO: [RTMG 210-278] Implementing memory 'compute_matrices_bkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 905.582 ; gain = 812.570
INFO: [VHDL 208-304] Generating VHDL RTL for compute_matrices.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_matrices.
INFO: [HLS 200-112] Total elapsed time: 33.986 seconds; peak allocated memory: 171.336 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../../Users/lin/Desktop/swater/swater_4/swater.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 905.426 ; gain = 811.496
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 905.426 ; gain = 811.496
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'calculate_diagonal' into 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:155).
INFO: [XFORM 203-603] Inlining function 'update_database' into 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:157).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 905.426 ; gain = 811.496
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ../../Users/lin/Desktop/swater/swater_4/swater.cpp:40: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 905.426 ; gain = 811.496
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:85) in function 'compute_matrices'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'init_db' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:141) in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'num_diag_for' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:151) in function 'compute_matrices' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'update_database' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:16) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'init_db' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:141) in function 'compute_matrices' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'calculate_diagonal_for' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:37) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'memcpy.direction_matrix_g.V.compressed_diag.V.addr' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:85) in function 'compute_matrices' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'update_database' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:16) in function 'compute_matrices' completely with a factor of 31.
INFO: [XFORM 203-102] Partitioning array 'compressed_diag.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:128) automatically.
INFO: [XFORM 203-102] Partitioning array 'shift_db.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:130) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'string1.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:104) completely based on array size.
WARNING: [XFORM 203-104] Completely partitioning array 'north' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:116) accessed through non-constant indices on dimension 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:134:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'north' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:116) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'west' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:118) accessed through non-constant indices on dimension 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:135:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'west' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:118) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'northwest' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:120) accessed through non-constant indices on dimension 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:136:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'northwest' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:120) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:104) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../Users/lin/Desktop/swater/swater_4/swater.cpp:151:90) to (../../Users/lin/Desktop/swater/swater_4/swater.cpp:151:73) in function 'compute_matrices'... converting 223 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 905.426 ; gain = 811.496
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 2 on port 'gmem0' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:112:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'gmem0' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:113:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 159 on port 'gmem1' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:85:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'string2.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:113:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 905.426 ; gain = 811.496
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.string1.V.addr.string1_g.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.string2.V.addr.string2_g.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'init_dep_for'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'num_diag_for'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.1 seconds; current allocated memory: 130.481 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.262 seconds; current allocated memory: 147.610 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string1_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string2_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_matrices' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'string1_g_V', 'string2_g_V' and 'direction_matrix_g_V' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'compute_matrices_string2_V' to 'compute_matrices_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_matrices_mux_646_32_1_1' to 'compute_matrices_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compute_matrices_cud': 62 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_matrices'.
INFO: [HLS 200-111]  Elapsed time: 2.71 seconds; current allocated memory: 171.201 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO: [RTMG 210-278] Implementing memory 'compute_matrices_bkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:36 . Memory (MB): peak = 905.426 ; gain = 811.496
INFO: [VHDL 208-304] Generating VHDL RTL for compute_matrices.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_matrices.
INFO: [HLS 200-112] Total elapsed time: 36.144 seconds; peak allocated memory: 171.201 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../../Users/lin/Desktop/swater/swater_4/swater.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 955.770 ; gain = 862.688
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 955.770 ; gain = 862.688
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'calculate_diagonal' into 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:154).
INFO: [XFORM 203-603] Inlining function 'update_database' into 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:156).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 955.770 ; gain = 862.688
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ../../Users/lin/Desktop/swater/swater_4/swater.cpp:40: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 955.770 ; gain = 862.688
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:85) in function 'compute_matrices'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'init_db' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:141) in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'memcpy.direction_matrix_g.V.compressed_diag.V.addr' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:85) in function 'compute_matrices' automatically.
INFO: [HLS 200-489] Unrolling loop 'init_db' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:141) in function 'compute_matrices' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'memcpy.direction_matrix_g.V.compressed_diag.V.addr' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:85) in function 'compute_matrices' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'compressed_diag.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:128) automatically.
INFO: [XFORM 203-102] Partitioning array 'shift_db.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:130) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'string1.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:104) completely based on array size.
WARNING: [XFORM 203-104] Completely partitioning array 'north' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:116) accessed through non-constant indices on dimension 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:48:42), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'north' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:116) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'west' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:118) accessed through non-constant indices on dimension 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:76:4), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'west' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:118) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'northwest' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:120) accessed through non-constant indices on dimension 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:67:4), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'northwest' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:120) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:104) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../Users/lin/Desktop/swater/swater_4/swater.cpp:37:72) to (../../Users/lin/Desktop/swater/swater_4/swater.cpp:51:3) in function 'compute_matrices'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 955.770 ; gain = 862.688
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'num_diag_for' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:151:90) in function 'compute_matrices' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 2 on port 'gmem0' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:112:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'gmem0' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:113:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 159 on port 'gmem1' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:85:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'string2.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:113:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 955.770 ; gain = 862.688
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.string1.V.addr.string1_g.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.string2.V.addr.string2_g.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'init_dep_for'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'update_database'.
WARNING: [SCHED 204-68] The II Violation in module 'compute_matrices' (Loop: update_database): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'shl' operation ('shl_ln414', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:18->../../Users/lin/Desktop/swater/swater_4/swater.cpp:156) and 'lshr' operation ('lshr_ln647_2', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:18->../../Users/lin/Desktop/swater/swater_4/swater.cpp:156).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (10.6ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'compute_matrices' consists of the following:
	'load' operation ('west_31_32_load', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:49->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154) on local variable 'west[31]' [646]  (0 ns)
	'mux' operation ('phi_ln1', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:49->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154) [729]  (3.14 ns)
	'add' operation ('val3', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:49->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154) [731]  (2.08 ns)
	'icmp' operation ('icmp_ln58_1', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:58->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154) [1050]  (2.43 ns)
	'or' operation ('or_ln58', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:58->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154) [1051]  (0.978 ns)
	blocking operation 1.98 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 37.706 seconds; current allocated memory: 150.053 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.141 seconds; current allocated memory: 181.907 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string1_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string2_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_matrices' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'string1_g_V', 'string2_g_V' and 'direction_matrix_g_V' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'compute_matrices_string2_V' to 'compute_matrices_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_matrices_mux_646_32_1_1' to 'compute_matrices_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compute_matrices_cud': 96 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_matrices'.
INFO: [HLS 200-111]  Elapsed time: 5.099 seconds; current allocated memory: 217.865 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 94.34 MHz
INFO: [RTMG 210-278] Implementing memory 'compute_matrices_bkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:34 ; elapsed = 00:00:51 . Memory (MB): peak = 955.770 ; gain = 862.688
INFO: [VHDL 208-304] Generating VHDL RTL for compute_matrices.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_matrices.
INFO: [HLS 200-112] Total elapsed time: 51.118 seconds; peak allocated memory: 217.865 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../../Users/lin/Desktop/swater/swater_4/swater.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 955.668 ; gain = 862.336
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 955.668 ; gain = 862.336
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 955.668 ; gain = 862.336
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'update_database' into 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:157) automatically.
WARNING: [SYNCHK 200-23] ../../Users/lin/Desktop/swater/swater_4/swater.cpp:18: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 955.668 ; gain = 862.336
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:85) in function 'calculate_diagonal'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'init_db' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:141) in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'update_database' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:14).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'update_database' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:16) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_diagonal' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:30).
INFO: [HLS 200-489] Unrolling loop 'init_db' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:141) in function 'compute_matrices' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'update_database' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:16) in function 'update_database' completely with a factor of 31.
INFO: [HLS 200-489] Unrolling loop 'calculate_diagonal_for' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:37) in function 'calculate_diagonal' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'memcpy.direction_matrix_g.V.gep27' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:85) in function 'calculate_diagonal' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'compressed_diag.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:128) automatically.
INFO: [XFORM 203-102] Partitioning array 'shift_db.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:130) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'string1.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:104) completely based on array size.
WARNING: [XFORM 203-104] Completely partitioning array 'north' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:116) accessed through non-constant indices on dimension 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:134:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'north' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:116) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'west' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:118) accessed through non-constant indices on dimension 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:135:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'west' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:118) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'northwest' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:120) accessed through non-constant indices on dimension 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:136:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'northwest' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:120) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:104) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'update_database' into 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:157) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'calculate_diagonal'... converting 223 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 955.668 ; gain = 862.336
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 2 on port 'gmem0' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:112:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'gmem0' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:113:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'string2.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:113:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 955.668 ; gain = 862.336
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_diagonal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_diagonal'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.961 seconds; current allocated memory: 144.749 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.931 seconds; current allocated memory: 149.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.string1.V.addr.string1_g.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.string2.V.addr.string2_g.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'init_dep_for'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'num_diag_for'.
WARNING: [SCHED 204-68] The II Violation in module 'compute_matrices' (Loop: num_diag_for): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'extractvalue' operation ('northwest[28]', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:155) and 'call' operation ('tmp_2', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:155) to 'calculate_diagonal'.
WARNING: [SCHED 204-68] The II Violation in module 'compute_matrices' (Loop: num_diag_for): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'extractvalue' operation ('northwest[28]', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:155) and 'call' operation ('tmp_2', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:155) to 'calculate_diagonal'.
WARNING: [SCHED 204-68] The II Violation in module 'compute_matrices' (Loop: num_diag_for): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'extractvalue' operation ('northwest[28]', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:155) and 'call' operation ('tmp_2', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:155) to 'calculate_diagonal'.
WARNING: [SCHED 204-68] The II Violation in module 'compute_matrices' (Loop: num_diag_for): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'extractvalue' operation ('northwest[28]', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:155) and 'call' operation ('tmp_2', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:155) to 'calculate_diagonal'.
WARNING: [SCHED 204-68] The II Violation in module 'compute_matrices' (Loop: num_diag_for): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0)
   between 'extractvalue' operation ('northwest[28]', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:155) and 'call' operation ('tmp_2', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:155) to 'calculate_diagonal'.
WARNING: [SCHED 204-68] The II Violation in module 'compute_matrices' (Loop: num_diag_for): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0)
   between 'extractvalue' operation ('northwest[28]', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:155) and 'call' operation ('tmp_2', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:155) to 'calculate_diagonal'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.237 seconds; current allocated memory: 152.063 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.677 seconds; current allocated memory: 157.964 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_diagonal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'calculate_diagonal' is 7520 from HDL expression: ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_diagonal'.
INFO: [HLS 200-111]  Elapsed time: 2.607 seconds; current allocated memory: 186.276 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string1_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string2_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_matrices' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'string2_g_V' and 'direction_matrix_g_V' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'compute_matrices_string2_V' to 'compute_matrices_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_matrices_mux_646_32_1_1' to 'compute_matrices_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compute_matrices_cud': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_matrices'.
INFO: [HLS 200-111]  Elapsed time: 6.404 seconds; current allocated memory: 233.312 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO: [RTMG 210-278] Implementing memory 'compute_matrices_bkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:25 ; elapsed = 00:00:45 . Memory (MB): peak = 955.668 ; gain = 862.336
INFO: [VHDL 208-304] Generating VHDL RTL for compute_matrices.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_matrices.
INFO: [HLS 200-112] Total elapsed time: 45.392 seconds; peak allocated memory: 233.312 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../../Users/lin/Desktop/swater/swater_4/swater.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 904.996 ; gain = 811.984
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 904.996 ; gain = 811.984
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'calculate_diagonal' into 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:154).
INFO: [XFORM 203-603] Inlining function 'update_database' into 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:156).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 904.996 ; gain = 811.984
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ../../Users/lin/Desktop/swater/swater_4/swater.cpp:39: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 904.996 ; gain = 811.984
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:84) in function 'compute_matrices'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'init_db' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:140) in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'memcpy.direction_matrix_g.V.compressed_diag.V.addr' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:84) in function 'compute_matrices' automatically.
INFO: [HLS 200-489] Unrolling loop 'init_db' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:140) in function 'compute_matrices' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'memcpy.direction_matrix_g.V.compressed_diag.V.addr' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:84) in function 'compute_matrices' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'compressed_diag.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:127) automatically.
INFO: [XFORM 203-102] Partitioning array 'shift_db.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:129) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'string1.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:103) completely based on array size.
WARNING: [XFORM 203-104] Completely partitioning array 'north' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:115) accessed through non-constant indices on dimension 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:47:42), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'north' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:115) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'west' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:117) accessed through non-constant indices on dimension 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:75:4), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'west' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:117) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'northwest' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:119) accessed through non-constant indices on dimension 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:66:4), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'northwest' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:119) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:103) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../Users/lin/Desktop/swater/swater_4/swater.cpp:36:72) to (../../Users/lin/Desktop/swater/swater_4/swater.cpp:50:3) in function 'compute_matrices'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 904.996 ; gain = 811.984
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 2 on port 'gmem0' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:111:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'gmem0' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:112:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 159 on port 'gmem1' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:84:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'string2.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:112:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 904.996 ; gain = 811.984
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.string1.V.addr.string1_g.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.string2.V.addr.string2_g.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'init_dep_for'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
WARNING: [SCHED 204-21] Estimated clock period (10.6ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'compute_matrices' consists of the following:
	'load' operation ('west_31_32_load', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154) on local variable 'west[31]' [646]  (0 ns)
	'mux' operation ('phi_ln1', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154) [729]  (3.14 ns)
	'add' operation ('val3', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154) [731]  (2.08 ns)
	'icmp' operation ('icmp_ln57_1', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154) [1050]  (2.43 ns)
	'or' operation ('or_ln57', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154) [1051]  (0.978 ns)
	blocking operation 1.98 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.1 seconds; current allocated memory: 150.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.088 seconds; current allocated memory: 181.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string1_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string2_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_matrices' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'string1_g_V', 'string2_g_V' and 'direction_matrix_g_V' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'compute_matrices_string2_V' to 'compute_matrices_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_matrices_mux_646_32_1_1' to 'compute_matrices_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compute_matrices_cud': 96 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_matrices'.
INFO: [HLS 200-111]  Elapsed time: 5.395 seconds; current allocated memory: 215.841 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 94.34 MHz
INFO: [RTMG 210-278] Implementing memory 'compute_matrices_bkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:42 ; elapsed = 00:00:59 . Memory (MB): peak = 904.996 ; gain = 811.984
INFO: [VHDL 208-304] Generating VHDL RTL for compute_matrices.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_matrices.
INFO: [HLS 200-112] Total elapsed time: 58.788 seconds; peak allocated memory: 215.841 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../../Users/lin/Desktop/swater/swater_4/swater.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 955.207 ; gain = 861.480
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 955.207 ; gain = 861.480
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'calculate_diagonal' into 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:154).
INFO: [XFORM 203-603] Inlining function 'update_database' into 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:156).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 955.207 ; gain = 861.480
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ../../Users/lin/Desktop/swater/swater_4/swater.cpp:39: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 955.207 ; gain = 861.480
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:84) in function 'compute_matrices'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'init_db' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:140) in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'num_diag_for' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:150) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'init_db' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:140) in function 'compute_matrices' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'calculate_diagonal_for' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:36) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'memcpy.direction_matrix_g.V.compressed_diag.V.addr' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:84) in function 'compute_matrices' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'update_database' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:16) in function 'compute_matrices' completely with a factor of 31.
INFO: [XFORM 203-102] Partitioning array 'compressed_diag.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:127) automatically.
INFO: [XFORM 203-102] Partitioning array 'shift_db.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:129) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'string1.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:103) completely based on array size.
WARNING: [XFORM 203-104] Completely partitioning array 'north' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:115) accessed through non-constant indices on dimension 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:133:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'north' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:115) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'west' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:117) accessed through non-constant indices on dimension 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:134:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'west' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:117) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'northwest' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:119) accessed through non-constant indices on dimension 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:135:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'northwest' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:119) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:103) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../Users/lin/Desktop/swater/swater_4/swater.cpp:150:90) to (../../Users/lin/Desktop/swater/swater_4/swater.cpp:150:73) in function 'compute_matrices'... converting 223 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 955.207 ; gain = 861.480
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 2 on port 'gmem0' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:111:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'gmem0' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:112:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 159 on port 'gmem1' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:84:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'string2.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:112:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 955.207 ; gain = 861.480
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.string1.V.addr.string1_g.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.string2.V.addr.string2_g.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'init_dep_for'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'num_diag_for'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.132 seconds; current allocated memory: 130.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.291 seconds; current allocated memory: 147.640 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string1_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string2_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_matrices' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'string1_g_V', 'string2_g_V' and 'direction_matrix_g_V' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'compute_matrices_string2_V' to 'compute_matrices_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_matrices_mux_646_32_1_1' to 'compute_matrices_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compute_matrices_cud': 62 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_matrices'.
INFO: [HLS 200-111]  Elapsed time: 2.87 seconds; current allocated memory: 171.184 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO: [RTMG 210-278] Implementing memory 'compute_matrices_bkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:00:36 . Memory (MB): peak = 955.207 ; gain = 861.480
INFO: [VHDL 208-304] Generating VHDL RTL for compute_matrices.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_matrices.
INFO: [HLS 200-112] Total elapsed time: 36.417 seconds; peak allocated memory: 171.184 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../../Users/lin/Desktop/swater/swater_4/swater.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 904.926 ; gain = 810.301
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 904.926 ; gain = 810.301
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'calculate_diagonal' into 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:154).
INFO: [XFORM 203-603] Inlining function 'update_database' into 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:156).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 904.926 ; gain = 810.301
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ../../Users/lin/Desktop/swater/swater_4/swater.cpp:39: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 904.926 ; gain = 810.301
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:84) in function 'compute_matrices'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'init_db' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:140) in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'num_diag_for' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:150) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'init_db' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:140) in function 'compute_matrices' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'calculate_diagonal_for' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:36) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'memcpy.direction_matrix_g.V.compressed_diag.V.addr' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:84) in function 'compute_matrices' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'update_database' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:16) in function 'compute_matrices' completely with a factor of 31.
INFO: [XFORM 203-102] Partitioning array 'compressed_diag.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:127) automatically.
INFO: [XFORM 203-102] Partitioning array 'shift_db.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:129) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'string1.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:103) completely based on array size.
WARNING: [XFORM 203-104] Completely partitioning array 'north' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:115) accessed through non-constant indices on dimension 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:133:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'north' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:115) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'west' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:117) accessed through non-constant indices on dimension 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:134:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'west' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:117) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'northwest' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:119) accessed through non-constant indices on dimension 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:135:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'northwest' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:119) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:103) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../Users/lin/Desktop/swater/swater_4/swater.cpp:150:90) to (../../Users/lin/Desktop/swater/swater_4/swater.cpp:150:73) in function 'compute_matrices'... converting 223 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 904.926 ; gain = 810.301
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 2 on port 'gmem0' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:111:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'gmem0' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:112:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 159 on port 'gmem1' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:84:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'string2.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:112:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 904.926 ; gain = 810.301
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.string1.V.addr.string1_g.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.string2.V.addr.string2_g.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'init_dep_for'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'num_diag_for'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.324 seconds; current allocated memory: 130.495 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.235 seconds; current allocated memory: 147.640 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string1_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string2_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_matrices' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'string1_g_V', 'string2_g_V' and 'direction_matrix_g_V' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'compute_matrices_string2_V' to 'compute_matrices_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_matrices_mux_646_32_1_1' to 'compute_matrices_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compute_matrices_cud': 62 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_matrices'.
INFO: [HLS 200-111]  Elapsed time: 2.641 seconds; current allocated memory: 171.183 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO: [RTMG 210-278] Implementing memory 'compute_matrices_bkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 904.926 ; gain = 810.301
INFO: [VHDL 208-304] Generating VHDL RTL for compute_matrices.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_matrices.
INFO: [HLS 200-112] Total elapsed time: 32.251 seconds; peak allocated memory: 171.183 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
WARNING: [COSIM 212-369] AXI_master port 'string1_g.V' has a depth of '1'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'string2_g.V' has a depth of '1'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-368] AXI_master port 'gmem1' has a default depth of 1. Insufficient depth may cause simulation mismatch or freeze. Please specify the depth in 'set_directive_interface' using the option '-depth'.
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
ERROR: [COSIM 212-303] Aborting co-simulation: RTL simulation failed.  
ERROR: [COSIM 212-344] Rtl simulation failed.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../../Users/lin/Desktop/swater/swater_4/swater.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 954.980 ; gain = 861.734
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 954.980 ; gain = 861.734
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'calculate_diagonal' into 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:154).
INFO: [XFORM 203-603] Inlining function 'update_database' into 'compute_matrices' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:156).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 954.980 ; gain = 861.734
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ../../Users/lin/Desktop/swater/swater_4/swater.cpp:39: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 954.980 ; gain = 861.734
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:84) in function 'compute_matrices'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'init_db' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:140) in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'num_diag_for' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:150) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'init_db' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:140) in function 'compute_matrices' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'calculate_diagonal_for' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:36) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'memcpy.direction_matrix_g.V.compressed_diag.V.addr' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:84) in function 'compute_matrices' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'update_database' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:16) in function 'compute_matrices' completely with a factor of 31.
INFO: [XFORM 203-102] Partitioning array 'compressed_diag.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:127) automatically.
INFO: [XFORM 203-102] Partitioning array 'shift_db.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:129) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'string1.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:103) completely based on array size.
WARNING: [XFORM 203-104] Completely partitioning array 'north' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:115) accessed through non-constant indices on dimension 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:133:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'north' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:115) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'west' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:117) accessed through non-constant indices on dimension 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:134:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'west' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:117) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'northwest' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:119) accessed through non-constant indices on dimension 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:135:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'northwest' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:119) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:103) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../Users/lin/Desktop/swater/swater_4/swater.cpp:150:90) to (../../Users/lin/Desktop/swater/swater_4/swater.cpp:150:73) in function 'compute_matrices'... converting 223 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 954.980 ; gain = 861.734
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 2 on port 'gmem0' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:111:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'gmem0' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:112:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 159 on port 'gmem1' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:84:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'string2.V' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:112:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 954.980 ; gain = 861.734
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.string1.V.addr.string1_g.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.string2.V.addr.string2_g.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'init_dep_for'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'num_diag_for'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.181 seconds; current allocated memory: 130.481 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.251 seconds; current allocated memory: 147.626 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string1_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string2_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_g_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_matrices' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'string1_g_V', 'string2_g_V' and 'direction_matrix_g_V' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'compute_matrices_string2_V' to 'compute_matrices_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_matrices_mux_646_32_1_1' to 'compute_matrices_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compute_matrices_cud': 62 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_matrices'.
INFO: [HLS 200-111]  Elapsed time: 2.662 seconds; current allocated memory: 171.185 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO: [RTMG 210-278] Implementing memory 'compute_matrices_bkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:35 . Memory (MB): peak = 954.980 ; gain = 861.734
INFO: [VHDL 208-304] Generating VHDL RTL for compute_matrices.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_matrices.
INFO: [HLS 200-112] Total elapsed time: 35.135 seconds; peak allocated memory: 171.185 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
WARNING: [COSIM 212-369] AXI_master port 'string1_g.V' has a depth of '32'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'string2_g.V' has a depth of '32'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'gmem1' has a depth of '160'. Insufficient depth may result in simulation mismatch or freeze.
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
