Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date             : Mon May 11 17:18:19 2015
| Host             : hirangren-Parallels-Virtual-Platform running 64-bit Ubuntu 14.04.2 LTS
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb
| Design           : design_1_wrapper
| Device           : xc7z020clg484-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.733 |
| Dynamic (W)              | 1.572 |
| Device Static (W)        | 0.161 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 65.0  |
| Junction Temperature (C) | 45.0  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.016 |        3 |       --- |             --- |
| Slice Logic              |     0.006 |    10192 |       --- |             --- |
|   LUT as Logic           |     0.006 |     3097 |     53200 |            5.82 |
|   CARRY4                 |    <0.001 |      211 |     13300 |            1.58 |
|   Register               |    <0.001 |     4815 |    106400 |            4.52 |
|   LUT as Shift Register  |    <0.001 |      333 |     17400 |            1.91 |
|   F7/F8 Muxes            |    <0.001 |        6 |     53200 |            0.01 |
|   Others                 |     0.000 |      763 |       --- |             --- |
|   LUT as Distributed RAM |     0.000 |        8 |     17400 |            0.04 |
| Signals                  |     0.008 |     6672 |       --- |             --- |
| Block RAM                |     0.005 |      2.5 |       140 |            1.78 |
| DSPs                     |     0.007 |        6 |       220 |            2.72 |
| I/O                      |    <0.001 |       16 |       200 |            8.00 |
| PS7                      |     1.529 |        1 |       --- |             --- |
| Static Power             |     0.161 |          |           |                 |
| Total                    |     1.733 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.057 |       0.042 |      0.015 |
| Vccaux    |       1.800 |     0.021 |       0.000 |      0.021 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.001 |       0.000 |      0.001 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.749 |       0.718 |      0.031 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-------------------------------------------------------------+-----------------+
| Clock      | Domain                                                      | Constraint (ns) |
+------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                                                                                                                                                     | Power (W) |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                                                                                                                                                                         |     1.572 |
|   design_1_i                                                                                                                                                                                                                             |     1.572 |
|     axi_dma_0                                                                                                                                                                                                                            |     0.012 |
|       U0                                                                                                                                                                                                                                 |     0.012 |
|         GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5 |    <0.001 |
|         GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_6_9 |    <0.001 |
|         I_AXI_DMA_REG_MODULE                                                                                                                                                                                                             |     0.001 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                                                                                                                                                                  |    <0.001 |
|           GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                                                                                                                                                                         |    <0.001 |
|           GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                                                                                                                                                                         |    <0.001 |
|         I_MM2S_DMA_MNGR                                                                                                                                                                                                                  |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM                                                                                                                                                                        |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                                                                                                                                                                             |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                                                                                                                                                                           |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                                                                                                                                                                |     0.011 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                                                                                                                                                              |     0.006 |
|             ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                                                                                                                                                                             |    <0.001 |
|             GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64                                                                                                                                                                                          |    <0.001 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                                                                                                                                                                                  |     0.004 |
|               INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO                                                                                                                                                                                           |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                                                 |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                                                                                                                       |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                                              |    <0.001 |
|                     DYNSHREG_F_I                                                                                                                                                                                                         |    <0.001 |
|               I_DATA_FIFO                                                                                                                                                                                                                |     0.004 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                                                                                                                                              |     0.004 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                                                                                                                                                      |     0.004 |
|                     inst_fifo_gen                                                                                                                                                                                                        |     0.004 |
|                       gconvfifo.rf                                                                                                                                                                                                       |     0.004 |
|                         grf.rf                                                                                                                                                                                                           |     0.004 |
|                           gntv_or_sync_fifo.gl0.rd                                                                                                                                                                                       |    <0.001 |
|                             gr1.rfwft                                                                                                                                                                                                    |    <0.001 |
|                             grss.gdc.dc                                                                                                                                                                                                  |    <0.001 |
|                               gsym_dc.dc                                                                                                                                                                                                 |    <0.001 |
|                             grss.rsts                                                                                                                                                                                                    |    <0.001 |
|                             rpntr                                                                                                                                                                                                        |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                                                                                                                                       |    <0.001 |
|                             gwss.wsts                                                                                                                                                                                                    |    <0.001 |
|                             wpntr                                                                                                                                                                                                        |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                                                                                                                                          |     0.004 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                                                                                                                                                                                     |     0.004 |
|                               inst_blk_mem_gen                                                                                                                                                                                           |     0.004 |
|                                 gnativebmg.native_blk_mem_gen                                                                                                                                                                            |     0.004 |
|                                   valid.cstr                                                                                                                                                                                             |     0.004 |
|                                     ramloop[0].ram.r                                                                                                                                                                                     |     0.001 |
|                                       prim_noinit.ram                                                                                                                                                                                    |     0.001 |
|                                     ramloop[1].ram.r                                                                                                                                                                                     |     0.003 |
|                                       prim_noinit.ram                                                                                                                                                                                    |     0.003 |
|             I_ADDR_CNTL                                                                                                                                                                                                                  |    <0.001 |
|             I_CMD_STATUS                                                                                                                                                                                                                 |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                                                                                                                                         |    <0.001 |
|               I_CMD_FIFO                                                                                                                                                                                                                 |    <0.001 |
|             I_MSTR_PCC                                                                                                                                                                                                                   |    <0.001 |
|             I_RD_DATA_CNTL                                                                                                                                                                                                               |    <0.001 |
|             I_RD_STATUS_CNTLR                                                                                                                                                                                                            |    <0.001 |
|             I_RESET                                                                                                                                                                                                                      |    <0.001 |
|           GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                                                                                                                                                              |     0.005 |
|             ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                                                                                                                                                                        |    <0.001 |
|             GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                                                                                                                                                          |     0.001 |
|               ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                                                                                                                                                                      |    <0.001 |
|               I_DATA_FIFO                                                                                                                                                                                                                |     0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                                                                                                                                              |     0.001 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                                                                                                                                                      |     0.001 |
|                     inst_fifo_gen                                                                                                                                                                                                        |     0.001 |
|                       gconvfifo.rf                                                                                                                                                                                                       |     0.001 |
|                         grf.rf                                                                                                                                                                                                           |     0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                                                                                                                                                       |    <0.001 |
|                             gr1.rfwft                                                                                                                                                                                                    |    <0.001 |
|                             grss.rsts                                                                                                                                                                                                    |    <0.001 |
|                             rpntr                                                                                                                                                                                                        |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                                                                                                                                       |    <0.001 |
|                             gwss.wsts                                                                                                                                                                                                    |    <0.001 |
|                             wpntr                                                                                                                                                                                                        |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                                                                                                                                          |    <0.001 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                                                                                                                                                                                     |    <0.001 |
|                               inst_blk_mem_gen                                                                                                                                                                                           |    <0.001 |
|                                 gnativebmg.native_blk_mem_gen                                                                                                                                                                            |    <0.001 |
|                                   valid.cstr                                                                                                                                                                                             |    <0.001 |
|                                     ramloop[1].ram.r                                                                                                                                                                                     |    <0.001 |
|                                       prim_noinit.ram                                                                                                                                                                                    |    <0.001 |
|               I_XD_FIFO                                                                                                                                                                                                                  |    <0.001 |
|                 NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                                                                                                                                          |    <0.001 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                                                                                                                                                      |    <0.001 |
|                     inst_fifo_gen                                                                                                                                                                                                        |    <0.001 |
|                       gconvfifo.rf                                                                                                                                                                                                       |    <0.001 |
|                         grf.rf                                                                                                                                                                                                           |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                                                                                                                                                       |    <0.001 |
|                             grhf.rhf                                                                                                                                                                                                     |    <0.001 |
|                             grss.gdc.dc                                                                                                                                                                                                  |    <0.001 |
|                               gsym_dc.dc                                                                                                                                                                                                 |    <0.001 |
|                             grss.rsts                                                                                                                                                                                                    |    <0.001 |
|                             rpntr                                                                                                                                                                                                        |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                                                                                                                                       |    <0.001 |
|                             gwss.wsts                                                                                                                                                                                                    |    <0.001 |
|                             wpntr                                                                                                                                                                                                        |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                                                                                                                                          |    <0.001 |
|                             gdm.dm                                                                                                                                                                                                       |    <0.001 |
|             GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                                                                                                                                                        |    <0.001 |
|             GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                                                                                                                                                       |     0.001 |
|               GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK                                                                                                                                                                                           |    <0.001 |
|               GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                                                                                                                                                         |    <0.001 |
|                 I_MSSAI_SKID_BUF                                                                                                                                                                                                         |    <0.001 |
|                 I_TSTRB_FIFO                                                                                                                                                                                                             |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                                               |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                                                                                                                     |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                                            |    <0.001 |
|                       DYNSHREG_F_I                                                                                                                                                                                                       |    <0.001 |
|                 SLICE_INSERTION                                                                                                                                                                                                          |    <0.001 |
|               I_DRE_CNTL_FIFO                                                                                                                                                                                                            |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                                                 |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                                                                                                                       |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                                              |    <0.001 |
|                     DYNSHREG_F_I                                                                                                                                                                                                         |    <0.001 |
|             I_ADDR_CNTL                                                                                                                                                                                                                  |    <0.001 |
|             I_CMD_STATUS                                                                                                                                                                                                                 |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                                                                                                                                         |    <0.001 |
|               I_CMD_FIFO                                                                                                                                                                                                                 |    <0.001 |
|             I_RESET                                                                                                                                                                                                                      |    <0.001 |
|             I_S2MM_MMAP_SKID_BUF                                                                                                                                                                                                         |    <0.001 |
|             I_WR_DATA_CNTL                                                                                                                                                                                                               |    <0.001 |
|             I_WR_STATUS_CNTLR                                                                                                                                                                                                            |    <0.001 |
|               GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                                                                                                                                                            |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                                                 |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                                                                                                                       |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                                              |    <0.001 |
|                     DYNSHREG_F_I                                                                                                                                                                                                         |    <0.001 |
|               I_WRESP_STATUS_FIFO                                                                                                                                                                                                        |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                                                 |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                                                                                                                       |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                                              |    <0.001 |
|                     DYNSHREG_F_I                                                                                                                                                                                                         |    <0.001 |
|         I_RST_MODULE                                                                                                                                                                                                                     |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                                                                                                                                                                                     |    <0.001 |
|           GEN_RESET_FOR_S2MM.RESET_I                                                                                                                                                                                                     |    <0.001 |
|           REG_HRD_RST                                                                                                                                                                                                                    |    <0.001 |
|           REG_HRD_RST_OUT                                                                                                                                                                                                                |    <0.001 |
|         I_S2MM_DMA_MNGR                                                                                                                                                                                                                  |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM                                                                                                                                                                        |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                                                                                                                                                                             |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                                                                                                                                                                           |    <0.001 |
|     axi_gpio_0                                                                                                                                                                                                                           |    <0.001 |
|       U0                                                                                                                                                                                                                                 |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                                                                                                                                                  |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                                                                                                                                             |    <0.001 |
|             I_DECODER                                                                                                                                                                                                                    |    <0.001 |
|         gpio_core_1                                                                                                                                                                                                                      |    <0.001 |
|     axi_gpio_1                                                                                                                                                                                                                           |    <0.001 |
|       U0                                                                                                                                                                                                                                 |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                                                                                                                                                  |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                                                                                                                                             |    <0.001 |
|             I_DECODER                                                                                                                                                                                                                    |    <0.001 |
|         gpio_core_1                                                                                                                                                                                                                      |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                                                                                                                                                                                    |    <0.001 |
|     axi_timer_0                                                                                                                                                                                                                          |     0.002 |
|       U0                                                                                                                                                                                                                                 |     0.002 |
|         AXI4_LITE_I                                                                                                                                                                                                                      |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                                                                                                                                             |    <0.001 |
|             I_DECODER                                                                                                                                                                                                                    |    <0.001 |
|         TC_CORE_I                                                                                                                                                                                                                        |     0.002 |
|           COUNTER_0_I                                                                                                                                                                                                                    |     0.001 |
|             COUNTER_I                                                                                                                                                                                                                    |    <0.001 |
|           GEN_SECOND_TIMER.COUNTER_1_I                                                                                                                                                                                                   |    <0.001 |
|             COUNTER_I                                                                                                                                                                                                                    |    <0.001 |
|           READ_MUX_I                                                                                                                                                                                                                     |     0.000 |
|           TIMER_CONTROL_I                                                                                                                                                                                                                |    <0.001 |
|             INPUT_DOUBLE_REGS3                                                                                                                                                                                                           |    <0.001 |
|     proc_sys_reset_0                                                                                                                                                                                                                     |    <0.001 |
|       U0                                                                                                                                                                                                                                 |    <0.001 |
|         EXT_LPF                                                                                                                                                                                                                          |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                                                                                                                                                      |    <0.001 |
|         SEQ                                                                                                                                                                                                                              |    <0.001 |
|           SEQ_COUNTER                                                                                                                                                                                                                    |    <0.001 |
|     processing_system7_0                                                                                                                                                                                                                 |     1.530 |
|       inst                                                                                                                                                                                                                               |     1.530 |
|     processing_system7_0_axi_periph                                                                                                                                                                                                      |     0.006 |
|       s00_couplers                                                                                                                                                                                                                       |     0.005 |
|         auto_pc                                                                                                                                                                                                                          |     0.005 |
|           inst                                                                                                                                                                                                                           |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                                                                                                                                                         |     0.005 |
|               RD.ar_channel_0                                                                                                                                                                                                            |    <0.001 |
|                 ar_cmd_fsm_0                                                                                                                                                                                                             |    <0.001 |
|                 cmd_translator_0                                                                                                                                                                                                         |    <0.001 |
|                   incr_cmd_0                                                                                                                                                                                                             |    <0.001 |
|                   wrap_cmd_0                                                                                                                                                                                                             |    <0.001 |
|               RD.r_channel_0                                                                                                                                                                                                             |     0.002 |
|                 rd_data_fifo_0                                                                                                                                                                                                           |     0.001 |
|                 transaction_fifo_0                                                                                                                                                                                                       |    <0.001 |
|               SI_REG                                                                                                                                                                                                                     |     0.001 |
|                 ar_pipe                                                                                                                                                                                                                  |    <0.001 |
|                 aw_pipe                                                                                                                                                                                                                  |    <0.001 |
|                 b_pipe                                                                                                                                                                                                                   |    <0.001 |
|                 r_pipe                                                                                                                                                                                                                   |    <0.001 |
|               WR.aw_channel_0                                                                                                                                                                                                            |    <0.001 |
|                 aw_cmd_fsm_0                                                                                                                                                                                                             |    <0.001 |
|                 cmd_translator_0                                                                                                                                                                                                         |    <0.001 |
|                   incr_cmd_0                                                                                                                                                                                                             |    <0.001 |
|                   wrap_cmd_0                                                                                                                                                                                                             |    <0.001 |
|               WR.b_channel_0                                                                                                                                                                                                             |    <0.001 |
|                 bid_fifo_0                                                                                                                                                                                                               |    <0.001 |
|                 bresp_fifo_0                                                                                                                                                                                                             |    <0.001 |
|       xbar                                                                                                                                                                                                                               |     0.001 |
|         inst                                                                                                                                                                                                                             |     0.001 |
|           gen_sasd.crossbar_sasd_0                                                                                                                                                                                                       |     0.001 |
|             addr_arbiter_inst                                                                                                                                                                                                            |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                                                                                                                                                                 |    <0.001 |
|             reg_slice_r                                                                                                                                                                                                                  |    <0.001 |
|             splitter_ar                                                                                                                                                                                                                  |    <0.001 |
|             splitter_aw                                                                                                                                                                                                                  |    <0.001 |
|     xfft_0                                                                                                                                                                                                                               |     0.020 |
|       U0                                                                                                                                                                                                                                 |     0.020 |
|         i_synth                                                                                                                                                                                                                          |     0.020 |
|           axi_wrapper                                                                                                                                                                                                                    |     0.002 |
|             config_channel_fifo                                                                                                                                                                                                          |    <0.001 |
|               gen_non_real_time.data_in_fifo_pt1                                                                                                                                                                                         |    <0.001 |
|                 fifo0                                                                                                                                                                                                                    |    <0.001 |
|             data_in_channel_fifo                                                                                                                                                                                                         |    <0.001 |
|               gen_non_real_time.data_in_fifo_pt1                                                                                                                                                                                         |    <0.001 |
|                 fifo0                                                                                                                                                                                                                    |    <0.001 |
|             data_out_channel                                                                                                                                                                                                             |    <0.001 |
|               gen_non_real_time.fifo                                                                                                                                                                                                     |    <0.001 |
|                 fifo0                                                                                                                                                                                                                    |    <0.001 |
|           xfft_inst                                                                                                                                                                                                                      |     0.019 |
|             non_floating_point.arch_d.xfft_inst                                                                                                                                                                                          |     0.019 |
|               DOUT_CNT_CTRL_0                                                                                                                                                                                                            |    <0.001 |
|                 cnt                                                                                                                                                                                                                      |    <0.001 |
|                   cnt_addsub                                                                                                                                                                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                                                                                                                                                         |    <0.001 |
|                       no_pipelining.the_addsub                                                                                                                                                                                           |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                                                                                                                                                             |    <0.001 |
|                           i_q.i_simple.qreg                                                                                                                                                                                              |    <0.001 |
|                   i_tc_compare_new                                                                                                                                                                                                       |    <0.001 |
|               FLOW                                                                                                                                                                                                                       |    <0.001 |
|                 proc0_counter                                                                                                                                                                                                            |    <0.001 |
|                   cnt_addsub                                                                                                                                                                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                                                                                                                                                         |    <0.001 |
|                       no_pipelining.the_addsub                                                                                                                                                                                           |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                                                                                                                                                             |    <0.001 |
|                           i_q.i_simple.qreg                                                                                                                                                                                              |    <0.001 |
|                   i_tc_compare_new                                                                                                                                                                                                       |    <0.001 |
|                 proc_cnt_start                                                                                                                                                                                                           |    <0.001 |
|                 start_reg_delay                                                                                                                                                                                                          |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                                                               |    <0.001 |
|                     i_bb_inst                                                                                                                                                                                                            |    <0.001 |
|               input_delay_im                                                                                                                                                                                                             |    <0.001 |
|               input_delay_re                                                                                                                                                                                                             |    <0.001 |
|               no_bit_reverse.DV_delay                                                                                                                                                                                                    |    <0.001 |
|               no_bit_reverse.EDONE_delay                                                                                                                                                                                                 |    <0.001 |
|               no_bit_reverse.pe_rev_out_im_srl                                                                                                                                                                                           |    <0.001 |
|               no_bit_reverse.pe_rev_out_re_srl                                                                                                                                                                                           |    <0.001 |
|               pe0_bf1_addr_gen                                                                                                                                                                                                           |    <0.001 |
|               pe0_bf2_start_gen                                                                                                                                                                                                          |    <0.001 |
|               pe_gen[0].natural_order_input.PE                                                                                                                                                                                           |     0.008 |
|                 FW_1.BF_1                                                                                                                                                                                                                |    <0.001 |
|                   add_subs.add_i                                                                                                                                                                                                         |    <0.001 |
|                     adder                                                                                                                                                                                                                |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                                                                                                                                       |    <0.001 |
|                         no_pipelining.the_addsub                                                                                                                                                                                         |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                                                                                                                                                           |    <0.001 |
|                             i_q.i_simple.qreg                                                                                                                                                                                            |    <0.001 |
|                   add_subs.add_r                                                                                                                                                                                                         |    <0.001 |
|                     adder                                                                                                                                                                                                                |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                                                                                                                                       |    <0.001 |
|                         no_pipelining.the_addsub                                                                                                                                                                                         |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                                                                                                                                                           |    <0.001 |
|                             i_q.i_simple.qreg                                                                                                                                                                                            |    <0.001 |
|                   in_commutator_A                                                                                                                                                                                                        |    <0.001 |
|                   in_commutator_B                                                                                                                                                                                                        |    <0.001 |
|                   mux_in_A                                                                                                                                                                                                               |    <0.001 |
|                   mux_in_B                                                                                                                                                                                                               |    <0.001 |
|                   mux_out_A                                                                                                                                                                                                              |    <0.001 |
|                   mux_out_B                                                                                                                                                                                                              |    <0.001 |
|                   out_comm_ctr_del_1_fde_and_srl.out_comm_ctr_del_1                                                                                                                                                                      |    <0.001 |
|                   out_comm_ctr_del_2                                                                                                                                                                                                     |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                                                             |    <0.001 |
|                       i_bb_inst                                                                                                                                                                                                          |    <0.001 |
|                   out_commutator_A                                                                                                                                                                                                       |    <0.001 |
|                   out_commutator_B                                                                                                                                                                                                       |    <0.001 |
|                 delay_addr_bf2                                                                                                                                                                                                           |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                                                               |    <0.001 |
|                     i_bb_inst                                                                                                                                                                                                            |    <0.001 |
|                 has_TW_mult.MULT                                                                                                                                                                                                         |     0.005 |
|                   i_cmpy                                                                                                                                                                                                                 |     0.005 |
|                     three_mult_structure.use_dsp.i_dsp48                                                                                                                                                                                 |     0.005 |
|                       dsp_preadder_1.reg_mult1_preadd_d                                                                                                                                                                                  |    <0.001 |
|                       mult1_preadder_d_plus_a.mult1                                                                                                                                                                                      |     0.002 |
|                         mult                                                                                                                                                                                                             |     0.002 |
|                           use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay                                                                                                                                                             |    <0.001 |
|                           use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                                                                                                                                                            |    <0.001 |
|                       mult2_preadder_d_plus_a.mult2                                                                                                                                                                                      |     0.001 |
|                         mult                                                                                                                                                                                                             |     0.001 |
|                       mult3_preadder_d_minus_a.mult3                                                                                                                                                                                     |     0.001 |
|                         mult                                                                                                                                                                                                             |     0.001 |
|                           use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                                                                                                                                                            |    <0.001 |
|                       optionally_negate_inputs                                                                                                                                                                                           |    <0.001 |
|                 has_TW_mult.TW                                                                                                                                                                                                           |    <0.001 |
|                   ADD0                                                                                                                                                                                                                   |    <0.001 |
|                     adder                                                                                                                                                                                                                |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                                                                                                                                       |    <0.001 |
|                         no_pipelining.the_addsub                                                                                                                                                                                         |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                                                                                                                                                           |    <0.001 |
|                             i_q.i_simple.qreg                                                                                                                                                                                            |    <0.001 |
|                   MUX0                                                                                                                                                                                                                   |    <0.001 |
|                   delay_tw_addr_msb                                                                                                                                                                                                      |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                                                             |    <0.001 |
|                       i_bb_inst                                                                                                                                                                                                          |    <0.001 |
|                   twiddle_generator                                                                                                                                                                                                      |    <0.001 |
|                     tw2.twgen2                                                                                                                                                                                                           |    <0.001 |
|                 has_TW_mult.delay_fwd_inv                                                                                                                                                                                                |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                                                               |    <0.001 |
|                     i_bb_inst                                                                                                                                                                                                            |    <0.001 |
|                 has_TW_mult.sync_tw_addr                                                                                                                                                                                                 |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                                                               |    <0.001 |
|                     i_bb_inst                                                                                                                                                                                                            |    <0.001 |
|                 has_addr_gen.bf2_addr_gen                                                                                                                                                                                                |    <0.001 |
|                   cnt                                                                                                                                                                                                                    |    <0.001 |
|                     cnt_addsub                                                                                                                                                                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                                                                                                                                       |    <0.001 |
|                         no_pipelining.the_addsub                                                                                                                                                                                         |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                                                                                                                                                           |    <0.001 |
|                             i_q.i_simple.qreg                                                                                                                                                                                            |    <0.001 |
|                     i_tc_compare_new                                                                                                                                                                                                     |    <0.001 |
|                   output_cnt.next_start_int_equ                                                                                                                                                                                          |    <0.001 |
|                 has_addr_gen.next_bf1_addr_delay                                                                                                                                                                                         |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                                                               |    <0.001 |
|                     i_bb_inst                                                                                                                                                                                                            |    <0.001 |
|                 has_addr_gen.next_bf2_start_delay                                                                                                                                                                                        |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram                                                                                                                                                    |    <0.001 |
|                     i_bb_inst                                                                                                                                                                                                            |    <0.001 |
|                 has_addr_gen.tw_addr_gen                                                                                                                                                                                                 |    <0.001 |
|                   cnt                                                                                                                                                                                                                    |    <0.001 |
|                     cnt_addsub                                                                                                                                                                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                                                                                                                                       |    <0.001 |
|                         no_pipelining.the_addsub                                                                                                                                                                                         |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                                                                                                                                                           |    <0.001 |
|                             i_q.i_simple.qreg                                                                                                                                                                                            |    <0.001 |
|                     i_tc_compare_new                                                                                                                                                                                                     |    <0.001 |
|                   output_cnt.next_start_int_equ                                                                                                                                                                                          |    <0.001 |
|                 has_bf2_fwd_inv.bf2_fwd_inv_delay                                                                                                                                                                                        |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                                                               |    <0.001 |
|                     i_bb_inst                                                                                                                                                                                                            |    <0.001 |
|                 has_scale_pipelining.has_scale_out_gen.scale_out_delay                                                                                                                                                                   |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                                                               |    <0.001 |
|                     i_bb_inst                                                                                                                                                                                                            |    <0.001 |
|                 has_scale_pipelining.pe_scale_delay                                                                                                                                                                                      |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                                                               |    <0.001 |
|                     i_bb_inst                                                                                                                                                                                                            |    <0.001 |
|                 has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                                                                                                                                                                 |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                                                               |    <0.001 |
|                     i_bb_inst                                                                                                                                                                                                            |    <0.001 |
|                 hasbf2.FW_2.BF_2                                                                                                                                                                                                         |     0.001 |
|                   add_subs.add_i                                                                                                                                                                                                         |    <0.001 |
|                     adder                                                                                                                                                                                                                |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                                                                                                                                       |    <0.001 |
|                         no_pipelining.the_addsub                                                                                                                                                                                         |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                                                                                                                                                           |    <0.001 |
|                             i_q.i_simple.qreg                                                                                                                                                                                            |    <0.001 |
|                   add_subs.add_r                                                                                                                                                                                                         |    <0.001 |
|                     adder                                                                                                                                                                                                                |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                                                                                                                                       |    <0.001 |
|                         no_pipelining.the_addsub                                                                                                                                                                                         |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                                                                                                                                                           |    <0.001 |
|                             i_q.i_simple.qreg                                                                                                                                                                                            |    <0.001 |
|                   in_comm_ctr_del                                                                                                                                                                                                        |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                                                             |    <0.001 |
|                       i_bb_inst                                                                                                                                                                                                          |    <0.001 |
|                   in_commutator_A                                                                                                                                                                                                        |    <0.001 |
|                   in_commutator_B                                                                                                                                                                                                        |    <0.001 |
|                   logic_twoscomp.im_cmp                                                                                                                                                                                                  |    <0.001 |
|                   logic_twoscomp.re_cmp                                                                                                                                                                                                  |    <0.001 |
|                   mux_in_A                                                                                                                                                                                                               |    <0.001 |
|                   mux_in_B                                                                                                                                                                                                               |    <0.001 |
|                   mux_out_A                                                                                                                                                                                                              |    <0.001 |
|                   mux_out_B                                                                                                                                                                                                              |    <0.001 |
|                   out_comm_ctr_del_1_srl_only.out_comm_ctr_del_1                                                                                                                                                                         |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                                                             |    <0.001 |
|                       i_bb_inst                                                                                                                                                                                                          |    <0.001 |
|                   out_comm_ctr_del_2                                                                                                                                                                                                     |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                                                             |    <0.001 |
|                       i_bb_inst                                                                                                                                                                                                          |    <0.001 |
|                   out_commutator_A                                                                                                                                                                                                       |    <0.001 |
|                   out_commutator_B                                                                                                                                                                                                       |    <0.001 |
|                   sign_sel_gen.fwd_inv_reg                                                                                                                                                                                               |    <0.001 |
|                 scaling2bits.scaler_im                                                                                                                                                                                                   |    <0.001 |
|                   scale_mux                                                                                                                                                                                                              |    <0.001 |
|                 scaling2bits.scaler_re                                                                                                                                                                                                   |    <0.001 |
|                   scale_mux                                                                                                                                                                                                              |    <0.001 |
|               pe_gen[1].natural_order_input.PE                                                                                                                                                                                           |     0.008 |
|                 FW_1.BF_1                                                                                                                                                                                                                |     0.001 |
|                   add_subs.add_i                                                                                                                                                                                                         |    <0.001 |
|                     adder                                                                                                                                                                                                                |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                                                                                                                                       |    <0.001 |
|                         no_pipelining.the_addsub                                                                                                                                                                                         |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                                                                                                                                                           |    <0.001 |
|                             i_q.i_simple.qreg                                                                                                                                                                                            |    <0.001 |
|                   add_subs.add_r                                                                                                                                                                                                         |    <0.001 |
|                     adder                                                                                                                                                                                                                |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                                                                                                                                       |    <0.001 |
|                         no_pipelining.the_addsub                                                                                                                                                                                         |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                                                                                                                                                           |    <0.001 |
|                             i_q.i_simple.qreg                                                                                                                                                                                            |    <0.001 |
|                   in_commutator_A                                                                                                                                                                                                        |    <0.001 |
|                   in_commutator_B                                                                                                                                                                                                        |    <0.001 |
|                   mux_in_A                                                                                                                                                                                                               |    <0.001 |
|                   mux_in_B                                                                                                                                                                                                               |    <0.001 |
|                   mux_out_A                                                                                                                                                                                                              |    <0.001 |
|                   mux_out_B                                                                                                                                                                                                              |    <0.001 |
|                   out_comm_ctr_del_1_fde_and_srl.out_comm_ctr_del_1                                                                                                                                                                      |    <0.001 |
|                   out_comm_ctr_del_2                                                                                                                                                                                                     |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                                                             |    <0.001 |
|                       i_bb_inst                                                                                                                                                                                                          |    <0.001 |
|                   out_commutator_A                                                                                                                                                                                                       |    <0.001 |
|                   out_commutator_B                                                                                                                                                                                                       |    <0.001 |
|                 delay_addr_bf2                                                                                                                                                                                                           |    <0.001 |
|                 has_TW_mult.MULT                                                                                                                                                                                                         |     0.005 |
|                   i_cmpy                                                                                                                                                                                                                 |     0.005 |
|                     three_mult_structure.use_dsp.i_dsp48                                                                                                                                                                                 |     0.005 |
|                       dsp_preadder_1.reg_mult1_preadd_d                                                                                                                                                                                  |    <0.001 |
|                       mult1_preadder_d_plus_a.mult1                                                                                                                                                                                      |     0.002 |
|                         mult                                                                                                                                                                                                             |     0.002 |
|                           use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay                                                                                                                                                             |    <0.001 |
|                           use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                                                                                                                                                            |    <0.001 |
|                       mult2_preadder_d_plus_a.mult2                                                                                                                                                                                      |     0.001 |
|                         mult                                                                                                                                                                                                             |     0.001 |
|                       mult3_preadder_d_minus_a.mult3                                                                                                                                                                                     |     0.001 |
|                         mult                                                                                                                                                                                                             |     0.001 |
|                           use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                                                                                                                                                            |    <0.001 |
|                       optionally_negate_inputs                                                                                                                                                                                           |    <0.001 |
|                 has_TW_mult.TW                                                                                                                                                                                                           |    <0.001 |
|                   ADD0                                                                                                                                                                                                                   |    <0.001 |
|                     adder                                                                                                                                                                                                                |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                                                                                                                                       |    <0.001 |
|                         no_pipelining.the_addsub                                                                                                                                                                                         |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                                                                                                                                                           |    <0.001 |
|                             i_q.i_simple.qreg                                                                                                                                                                                            |    <0.001 |
|                   MUX0                                                                                                                                                                                                                   |    <0.001 |
|                   delay_tw_addr_msb                                                                                                                                                                                                      |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                                                             |    <0.001 |
|                       i_bb_inst                                                                                                                                                                                                          |    <0.001 |
|                   twiddle_generator                                                                                                                                                                                                      |    <0.001 |
|                     tw2.twgen2                                                                                                                                                                                                           |    <0.001 |
|                 has_TW_mult.delay_fwd_inv                                                                                                                                                                                                |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                                                               |    <0.001 |
|                     i_bb_inst                                                                                                                                                                                                            |    <0.001 |
|                 has_TW_mult.sync_tw_addr                                                                                                                                                                                                 |    <0.001 |
|                 has_addr_gen.bf2_addr_gen                                                                                                                                                                                                |    <0.001 |
|                   cnt                                                                                                                                                                                                                    |    <0.001 |
|                     cnt_addsub                                                                                                                                                                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                                                                                                                                       |    <0.001 |
|                         no_pipelining.the_addsub                                                                                                                                                                                         |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                                                                                                                                                           |    <0.001 |
|                             i_q.i_simple.qreg                                                                                                                                                                                            |    <0.001 |
|                     i_tc_compare_new                                                                                                                                                                                                     |    <0.001 |
|                   output_cnt.next_start_int_equ                                                                                                                                                                                          |    <0.001 |
|                 has_addr_gen.next_bf1_addr_delay                                                                                                                                                                                         |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                                                               |    <0.001 |
|                     i_bb_inst                                                                                                                                                                                                            |    <0.001 |
|                 has_addr_gen.next_bf2_start_delay                                                                                                                                                                                        |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram                                                                                                                                                    |    <0.001 |
|                     i_bb_inst                                                                                                                                                                                                            |    <0.001 |
|                 has_addr_gen.tw_addr_gen                                                                                                                                                                                                 |    <0.001 |
|                   cnt                                                                                                                                                                                                                    |    <0.001 |
|                     cnt_addsub                                                                                                                                                                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                                                                                                                                       |    <0.001 |
|                         no_pipelining.the_addsub                                                                                                                                                                                         |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                                                                                                                                                           |    <0.001 |
|                             i_q.i_simple.qreg                                                                                                                                                                                            |    <0.001 |
|                     i_tc_compare_new                                                                                                                                                                                                     |    <0.001 |
|                   output_cnt.next_start_int_equ                                                                                                                                                                                          |    <0.001 |
|                 has_bf2_fwd_inv.bf2_fwd_inv_delay                                                                                                                                                                                        |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                                                               |    <0.001 |
|                     i_bb_inst                                                                                                                                                                                                            |    <0.001 |
|                 has_scale_pipelining.has_scale_out_gen.scale_out_delay                                                                                                                                                                   |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                                                               |    <0.001 |
|                     i_bb_inst                                                                                                                                                                                                            |    <0.001 |
|                 has_scale_pipelining.pe_scale_delay                                                                                                                                                                                      |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                                                               |    <0.001 |
|                     i_bb_inst                                                                                                                                                                                                            |    <0.001 |
|                 hasbf2.FW_2.BF_2                                                                                                                                                                                                         |     0.001 |
|                   add_subs.add_i                                                                                                                                                                                                         |    <0.001 |
|                     adder                                                                                                                                                                                                                |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                                                                                                                                       |    <0.001 |
|                         no_pipelining.the_addsub                                                                                                                                                                                         |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                                                                                                                                                           |    <0.001 |
|                             i_q.i_simple.qreg                                                                                                                                                                                            |    <0.001 |
|                   add_subs.add_r                                                                                                                                                                                                         |    <0.001 |
|                     adder                                                                                                                                                                                                                |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                                                                                                                                       |    <0.001 |
|                         no_pipelining.the_addsub                                                                                                                                                                                         |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                                                                                                                                                           |    <0.001 |
|                             i_q.i_simple.qreg                                                                                                                                                                                            |    <0.001 |
|                   in_comm_ctr_del                                                                                                                                                                                                        |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                                                             |    <0.001 |
|                       i_bb_inst                                                                                                                                                                                                          |    <0.001 |
|                   in_commutator_A                                                                                                                                                                                                        |    <0.001 |
|                   in_commutator_B                                                                                                                                                                                                        |    <0.001 |
|                   logic_twoscomp.im_cmp                                                                                                                                                                                                  |    <0.001 |
|                   logic_twoscomp.re_cmp                                                                                                                                                                                                  |    <0.001 |
|                   mux_in_A                                                                                                                                                                                                               |    <0.001 |
|                   mux_in_B                                                                                                                                                                                                               |    <0.001 |
|                   mux_out_A                                                                                                                                                                                                              |    <0.001 |
|                   mux_out_B                                                                                                                                                                                                              |    <0.001 |
|                   out_comm_ctr_del_1_srl_only.out_comm_ctr_del_1                                                                                                                                                                         |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                                                             |    <0.001 |
|                       i_bb_inst                                                                                                                                                                                                          |    <0.001 |
|                   out_comm_ctr_del_2                                                                                                                                                                                                     |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                                                             |    <0.001 |
|                       i_bb_inst                                                                                                                                                                                                          |    <0.001 |
|                   out_commutator_A                                                                                                                                                                                                       |    <0.001 |
|                   out_commutator_B                                                                                                                                                                                                       |    <0.001 |
|                   sign_sel_gen.fwd_inv_reg                                                                                                                                                                                               |    <0.001 |
|                 scaling2bits.scaler_im                                                                                                                                                                                                   |    <0.001 |
|                   scale_mux                                                                                                                                                                                                              |    <0.001 |
|                 scaling2bits.scaler_re                                                                                                                                                                                                   |    <0.001 |
|                   scale_mux                                                                                                                                                                                                              |    <0.001 |
|               pe_gen[2].natural_order_input.PE                                                                                                                                                                                           |     0.001 |
|                 FW_1.BF_1                                                                                                                                                                                                                |     0.001 |
|                   add_subs.add_i                                                                                                                                                                                                         |    <0.001 |
|                     adder                                                                                                                                                                                                                |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                                                                                                                                       |    <0.001 |
|                         no_pipelining.the_addsub                                                                                                                                                                                         |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                                                                                                                                                           |    <0.001 |
|                             i_q.i_simple.qreg                                                                                                                                                                                            |    <0.001 |
|                   add_subs.add_r                                                                                                                                                                                                         |    <0.001 |
|                     adder                                                                                                                                                                                                                |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                                                                                                                                       |    <0.001 |
|                         no_pipelining.the_addsub                                                                                                                                                                                         |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                                                                                                                                                           |    <0.001 |
|                             i_q.i_simple.qreg                                                                                                                                                                                            |    <0.001 |
|                   in_commutator_A                                                                                                                                                                                                        |    <0.001 |
|                   in_commutator_B                                                                                                                                                                                                        |    <0.001 |
|                   mux_in_A                                                                                                                                                                                                               |    <0.001 |
|                   mux_in_B                                                                                                                                                                                                               |    <0.001 |
|                   mux_out_A                                                                                                                                                                                                              |    <0.001 |
|                   mux_out_B                                                                                                                                                                                                              |    <0.001 |
|                   out_comm_ctr_del_1_fde_and_srl.out_comm_ctr_del_1                                                                                                                                                                      |    <0.001 |
|                   out_comm_ctr_del_2                                                                                                                                                                                                     |    <0.001 |
|                   out_commutator_A                                                                                                                                                                                                       |    <0.001 |
|                   out_commutator_B                                                                                                                                                                                                       |    <0.001 |
|                 has_scale_pipelining.has_tw_scale_delay.fixed_tw_scale_delay.tw_scale_delay                                                                                                                                              |    <0.001 |
|                 has_scale_pipelining.pe_scale_delay                                                                                                                                                                                      |    <0.001 |
|                 no_addr_gen.final_next_bf2_start_delay                                                                                                                                                                                   |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram                                                                                                                                                    |    <0.001 |
|                     i_bb_inst                                                                                                                                                                                                            |    <0.001 |
|                 no_addr_gen.fixed_bf2_start_delay.bf2_start_delay                                                                                                                                                                        |    <0.001 |
|                 scaling1bit.scaler_im                                                                                                                                                                                                    |    <0.001 |
|                   scale_mux                                                                                                                                                                                                              |    <0.001 |
|                 scaling1bit.scaler_re                                                                                                                                                                                                    |    <0.001 |
|                   scale_mux                                                                                                                                                                                                              |    <0.001 |
|     xlconcat_0                                                                                                                                                                                                                           |     0.000 |
|     xlconstant_0                                                                                                                                                                                                                         |     0.000 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+


