IP Upgrade report for Qsys_LED
Sat Jun 30 08:48:20 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. IP Upgrade Summary
  3. Successfully Upgraded IP Components
  4. IP Upgrade Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------+
; IP Upgrade Summary                                                             ;
+------------------------------+-------------------------------------------------+
; IP Components Upgrade Status ; Passed - Sat Jun 30 08:48:20 2018               ;
; Quartus Prime Version        ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                ; Qsys_LED                                        ;
; Top-level Entity Name        ; LED                                             ;
; Family                       ; Cyclone V                                       ;
+------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Successfully Upgraded IP Components                                                                                                         ;
+-------------+----------------+---------+---------------------------------+----------------------+---------------------------------+---------+
; Entity Name ; Component Name ; Version ; Original Source File            ; Generation File Path ; New Source File                 ; Message ;
+-------------+----------------+---------+---------------------------------+----------------------+---------------------------------+---------+
; Qsys_LED    ; Qsys           ; 17.0    ; Qsys_LED/synthesis/Qsys_LED.qip ; Qsys_LED.qsys        ; Qsys_LED/synthesis/Qsys_LED.qip ;         ;
+-------------+----------------+---------+---------------------------------+----------------------+---------------------------------+---------+


+---------------------+
; IP Upgrade Messages ;
+---------------------+
Info (11902): Backing up file "Qsys_LED.qsys" to "Qsys_LED.BAK.qsys"
Info (11902): Backing up file "Qsys_LED/synthesis/Qsys_LED.v" to "Qsys_LED.BAK.v"
Info (11837): Started upgrading IP component Qsys with file "Qsys_LED.qsys"
Info: 2018.06.30.08:46:26 Info: Starting to upgrade the IP cores in the Platform Designer system
Info: 2018.06.30.08:46:26 Info: Finished upgrading the ip cores
Info: 2018.06.30.08:46:37 Info: Saving generation log to E:/DE1-SoC/FPGA_Qsys/Qsys_LED/Qsys_LED
Info: 2018.06.30.08:46:37 Info: Starting: Create simulation model
Info: 2018.06.30.08:46:37 Info: qsys-generate E:\DE1-SoC\FPGA_Qsys\Qsys_LED\Qsys_LED.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=E:\DE1-SoC\FPGA_Qsys\Qsys_LED\Qsys_LED\simulation --family="Cyclone V" --part=5CSEMA5F31C6
Info: 2018.06.30.08:46:37 Info: Loading Qsys_LED
Info: 2018.06.30.08:46:38 Info: Reading input file
Info: 2018.06.30.08:46:38 Info: Adding JTAG [altera_avalon_jtag_uart 18.0]
Info: 2018.06.30.08:46:38 Info: Parameterizing module JTAG
Info: 2018.06.30.08:46:38 Info: Adding LED [altera_avalon_pio 18.0]
Info: 2018.06.30.08:46:38 Info: Parameterizing module LED
Info: 2018.06.30.08:46:38 Info: Adding RAM [altera_avalon_onchip_memory2 18.0]
Info: 2018.06.30.08:46:38 Info: Parameterizing module RAM
Info: 2018.06.30.08:46:38 Info: Adding ROM [altera_avalon_onchip_memory2 18.0]
Info: 2018.06.30.08:46:38 Info: Parameterizing module ROM
Info: 2018.06.30.08:46:38 Info: Adding SystemID [altera_avalon_sysid_qsys 18.0]
Info: 2018.06.30.08:46:38 Info: Parameterizing module SystemID
Info: 2018.06.30.08:46:38 Info: Adding clk [clock_source 18.0]
Info: 2018.06.30.08:46:38 Info: Parameterizing module clk
Info: 2018.06.30.08:46:38 Info: Adding key [altera_avalon_pio 18.0]
Info: 2018.06.30.08:46:38 Info: Parameterizing module key
Info: 2018.06.30.08:46:38 Info: Adding nios2 [altera_nios2_gen2 18.0]
Info: 2018.06.30.08:46:38 Info: Parameterizing module nios2
Info: 2018.06.30.08:46:38 Info: Building connections
Info: 2018.06.30.08:46:38 Info: Parameterizing connections
Info: 2018.06.30.08:46:38 Info: Validating
Info: 2018.06.30.08:46:38 Info: Done reading input file
Info: 2018.06.30.08:46:39 Info: Qsys_LED.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2018.06.30.08:46:39 Info: Qsys_LED.SystemID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2018.06.30.08:46:39 Info: Qsys_LED.SystemID: Time stamp will be automatically updated when this component is generated.
Info: 2018.06.30.08:46:39 Info: Qsys_LED.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2018.06.30.08:46:39 Info: Qsys_LED: Generating Qsys_LED "Qsys_LED" for SIM_VERILOG
Info: 2018.06.30.08:46:48 Info: JTAG: Starting RTL generation for module 'Qsys_LED_JTAG'
Info: 2018.06.30.08:46:48 Info: JTAG:   Generation command is [exec D:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.0/quartus/bin64/perl/lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Qsys_LED_JTAG --dir=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0002_JTAG_gen/ --quartus_dir=D:/intelfpga/18.0/quartus --verilog --config=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0002_JTAG_gen//Qsys_LED_JTAG_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0002_JTAG_gen
Info: 2018.06.30.08:46:50 Info: JTAG: Done RTL generation for module 'Qsys_LED_JTAG'
Info: 2018.06.30.08:46:50 Info: JTAG: "Qsys_LED" instantiated altera_avalon_jtag_uart "JTAG"
Info: 2018.06.30.08:46:50 Info: LED: Starting RTL generation for module 'Qsys_LED_LED'
Info: 2018.06.30.08:46:50 Info: LED:   Generation command is [exec D:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.0/quartus/bin64/perl/lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_LED_LED --dir=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0003_LED_gen/ --quartus_dir=D:/intelfpga/18.0/quartus --verilog --config=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0003_LED_gen//Qsys_LED_LED_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0003_LED_gen
Info: 2018.06.30.08:46:50 Info: LED: Done RTL generation for module 'Qsys_LED_LED'
Info: 2018.06.30.08:46:50 Info: LED: "Qsys_LED" instantiated altera_avalon_pio "LED"
Info: 2018.06.30.08:46:50 Info: RAM: Starting RTL generation for module 'Qsys_LED_RAM'
Info: 2018.06.30.08:46:50 Info: RAM:   Generation command is [exec D:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.0/quartus/bin64/perl/lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Qsys_LED_RAM --dir=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0004_RAM_gen/ --quartus_dir=D:/intelfpga/18.0/quartus --verilog --config=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0004_RAM_gen//Qsys_LED_RAM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0004_RAM_gen
Info: 2018.06.30.08:46:51 Info: RAM: Done RTL generation for module 'Qsys_LED_RAM'
Info: 2018.06.30.08:46:51 Info: RAM: "Qsys_LED" instantiated altera_avalon_onchip_memory2 "RAM"
Info: 2018.06.30.08:46:51 Info: ROM: Starting RTL generation for module 'Qsys_LED_ROM'
Info: 2018.06.30.08:46:51 Info: ROM:   Generation command is [exec D:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.0/quartus/bin64/perl/lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Qsys_LED_ROM --dir=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0005_ROM_gen/ --quartus_dir=D:/intelfpga/18.0/quartus --verilog --config=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0005_ROM_gen//Qsys_LED_ROM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0005_ROM_gen
Info: 2018.06.30.08:46:51 Info: ROM: Done RTL generation for module 'Qsys_LED_ROM'
Info: 2018.06.30.08:46:51 Info: ROM: "Qsys_LED" instantiated altera_avalon_onchip_memory2 "ROM"
Info: 2018.06.30.08:46:51 Info: SystemID: "Qsys_LED" instantiated altera_avalon_sysid_qsys "SystemID"
Info: 2018.06.30.08:46:51 Info: key: Starting RTL generation for module 'Qsys_LED_key'
Info: 2018.06.30.08:46:51 Info: key:   Generation command is [exec D:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.0/quartus/bin64/perl/lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_LED_key --dir=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0007_key_gen/ --quartus_dir=D:/intelfpga/18.0/quartus --verilog --config=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0007_key_gen//Qsys_LED_key_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0007_key_gen
Info: 2018.06.30.08:46:52 Info: key: Done RTL generation for module 'Qsys_LED_key'
Info: 2018.06.30.08:46:52 Info: key: "Qsys_LED" instantiated altera_avalon_pio "key"
Info: 2018.06.30.08:46:52 Info: nios2: "Qsys_LED" instantiated altera_nios2_gen2 "nios2"
Info: 2018.06.30.08:46:55 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2018.06.30.08:46:55 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2018.06.30.08:46:55 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2018.06.30.08:46:56 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2018.06.30.08:46:56 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2018.06.30.08:46:56 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: 2018.06.30.08:46:56 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: 2018.06.30.08:46:58 Info: mm_interconnect_0: "Qsys_LED" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2018.06.30.08:46:58 Info: irq_mapper: "Qsys_LED" instantiated altera_irq_mapper "irq_mapper"
Info: 2018.06.30.08:46:58 Info: rst_controller: "Qsys_LED" instantiated altera_reset_controller "rst_controller"
Info: 2018.06.30.08:46:58 Info: cpu: Starting RTL generation for module 'Qsys_LED_nios2_cpu'
Info: 2018.06.30.08:46:58 Info: cpu:   Generation command is [exec D:/intelFPGA/18.0/quartus/bin64//eperlcmd.exe -I D:/intelFPGA/18.0/quartus/bin64//perl/lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin -I D:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Qsys_LED_nios2_cpu --dir=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0010_cpu_gen/ --quartus_bindir=D:/intelFPGA/18.0/quartus/bin64/ --verilog --config=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0010_cpu_gen//Qsys_LED_nios2_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0010_cpu_gen
Info: 2018.06.30.08:47:50 Info: cpu: # 2018.06.30 08:47:00 (*) Starting Nios II generation
Info: 2018.06.30.08:47:50 Info: cpu: # 2018.06.30 08:47:00 (*)   Checking for plaintext license.
Info: 2018.06.30.08:47:50 Info: cpu: # 2018.06.30 08:47:01 (*)   Plaintext license not found.
Info: 2018.06.30.08:47:50 Info: cpu: # 2018.06.30 08:47:01 (*)   Checking for encrypted license (non-evaluation).
Info: 2018.06.30.08:47:50 Info: cpu: # 2018.06.30 08:47:02 (*)   Encrypted license found.  SOF will not be time-limited.
Info: 2018.06.30.08:47:50 Info: cpu: # 2018.06.30 08:47:02 (*)   Elaborating CPU configuration settings
Info: 2018.06.30.08:47:50 Info: cpu: # 2018.06.30 08:47:02 (*)   Creating all objects for CPU
Info: 2018.06.30.08:47:50 Info: cpu: # 2018.06.30 08:47:02 (*)     Testbench
Info: 2018.06.30.08:47:50 Info: cpu: # 2018.06.30 08:47:02 (*)     Instruction decoding
Info: 2018.06.30.08:47:50 Info: cpu: # 2018.06.30 08:47:02 (*)       Instruction fields
Info: 2018.06.30.08:47:50 Info: cpu: # 2018.06.30 08:47:02 (*)       Instruction decodes
Info: 2018.06.30.08:47:50 Info: cpu: # 2018.06.30 08:47:03 (*)       Signals for RTL simulation waveforms
Info: 2018.06.30.08:47:50 Info: cpu: # 2018.06.30 08:47:03 (*)       Instruction controls
Info: 2018.06.30.08:47:50 Info: cpu: # 2018.06.30 08:47:03 (*)     Pipeline frontend
Info: 2018.06.30.08:47:50 Info: cpu: # 2018.06.30 08:47:03 (*)     Pipeline backend
Info: 2018.06.30.08:47:50 Info: cpu: # 2018.06.30 08:47:06 (*)   Creating 'C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0010_cpu_gen/
Info: 2018.06.30.08:47:50 Info: cpu: # 2018.06.30 08:47:06 (*)   Generating RTL from CPU objects
Info: 2018.06.30.08:47:50 Info: cpu: # 2018.06.30 08:47:07 (*)   Creating encrypted RTL
Info: 2018.06.30.08:47:50 Info: cpu: # 2018.06.30 08:47:07 (*)   Creating IP functional simulation model
Info: 2018.06.30.08:47:50 Info: cpu: # 2018.06.30 08:47:49 (*) Done Nios II generation
Info: 2018.06.30.08:47:50 Info: cpu: Done RTL generation for module 'Qsys_LED_nios2_cpu'
Info: 2018.06.30.08:47:50 Info: cpu: "nios2" instantiated altera_nios2_gen2_unit "cpu"
Info: 2018.06.30.08:47:50 Info: nios2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_data_master_translator"
Info: 2018.06.30.08:47:50 Info: JTAG_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "JTAG_avalon_jtag_slave_translator"
Info: 2018.06.30.08:47:50 Info: nios2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_data_master_agent"
Info: 2018.06.30.08:47:50 Info: JTAG_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "JTAG_avalon_jtag_slave_agent"
Info: 2018.06.30.08:47:50 Info: JTAG_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "JTAG_avalon_jtag_slave_agent_rsp_fifo"
Info: 2018.06.30.08:47:50 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: 2018.06.30.08:47:50 Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: 2018.06.30.08:47:50 Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: 2018.06.30.08:47:50 Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: 2018.06.30.08:47:50 Info: nios2_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_data_master_limiter"
Info: 2018.06.30.08:47:50 Info: Reusing file E:/DE1-SoC/FPGA_Qsys/Qsys_LED/Qsys_LED/simulation/submodules
Info: 2018.06.30.08:47:50 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2018.06.30.08:47:50 Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: 2018.06.30.08:47:50 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2018.06.30.08:47:50 Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: 2018.06.30.08:47:50 Info: Reusing file E:/DE1-SoC/FPGA_Qsys/Qsys_LED/Qsys_LED/simulation/submodules
Info: 2018.06.30.08:47:50 Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2018.06.30.08:47:50 Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: 2018.06.30.08:47:50 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2018.06.30.08:47:50 Info: Reusing file E:/DE1-SoC/FPGA_Qsys/Qsys_LED/Qsys_LED/simulation/submodules
Info: 2018.06.30.08:47:50 Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: 2018.06.30.08:47:50 Info: Reusing file E:/DE1-SoC/FPGA_Qsys/Qsys_LED/Qsys_LED/simulation/submodules
Info: 2018.06.30.08:47:50 Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2018.06.30.08:47:50 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2018.06.30.08:47:50 Info: Qsys_LED: Done "Qsys_LED" with 32 modules, 65 files
Info: 2018.06.30.08:47:50 Info: qsys-generate succeeded.
Info: 2018.06.30.08:47:50 Info: Finished: Create simulation model
Info: 2018.06.30.08:47:50 Info: Starting: Create Modelsim Project.
Info: 2018.06.30.08:47:50 Info: sim-script-gen --spd=E:\DE1-SoC\FPGA_Qsys\Qsys_LED\Qsys_LED\Qsys_LED.spd --output-directory=E:/DE1-SoC/FPGA_Qsys/Qsys_LED/Qsys_LED/simulation
Info: 2018.06.30.08:47:50 Info: Doing: ip-make-simscript --spd=E:\DE1-SoC\FPGA_Qsys\Qsys_LED\Qsys_LED\Qsys_LED.spd --output-directory=E:/DE1-SoC/FPGA_Qsys/Qsys_LED/Qsys_LED/simulation
Info: 2018.06.30.08:47:52 Info: Generating the following file(s) for MODELSIM simulator in E:/DE1-SoC/FPGA_Qsys/Qsys_LED/Qsys_LED/simulation
Info: 2018.06.30.08:47:52 Info:     mentor
Info: 2018.06.30.08:47:52 Info: Generating the following file(s) for VCS simulator in E:/DE1-SoC/FPGA_Qsys/Qsys_LED/Qsys_LED/simulation
Info: 2018.06.30.08:47:52 Info:     synopsys/vcs
Info: 2018.06.30.08:47:52 Info: Generating the following file(s) for VCSMX simulator in E:/DE1-SoC/FPGA_Qsys/Qsys_LED/Qsys_LED/simulation
Info: 2018.06.30.08:47:52 Info:     synopsys/vcsmx
Info: 2018.06.30.08:47:52 Info:     synopsys/vcsmx
Info: 2018.06.30.08:47:52 Info: Generating the following file(s) for NCSIM simulator in E:/DE1-SoC/FPGA_Qsys/Qsys_LED/Qsys_LED/simulation
Info: 2018.06.30.08:47:52 Info:     cadence
Info: 2018.06.30.08:47:52 Info:     cadence
Info: 2018.06.30.08:47:52 Info:     cadence
Info: 2018.06.30.08:47:52 Info:     31 .cds.lib files in cadence/cds_libs
Info: 2018.06.30.08:47:52 Info: Generating the following file(s) for RIVIERA simulator in E:/DE1-SoC/FPGA_Qsys/Qsys_LED/Qsys_LED/simulation
Info: 2018.06.30.08:47:52 Info:     aldec
Info: 2018.06.30.08:47:52 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under E:/DE1-SoC/FPGA_Qsys/Qsys_LED/Qsys_LED/simulation
Info: 2018.06.30.08:47:52 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: 2018.06.30.08:47:52 Info: Finished: Create Modelsim Project.
Info: 2018.06.30.08:47:52 Info: Starting: Create block symbol file (.bsf)
Info: 2018.06.30.08:47:52 Info: qsys-generate E:\DE1-SoC\FPGA_Qsys\Qsys_LED\Qsys_LED.qsys --block-symbol-file --output-directory=E:\DE1-SoC\FPGA_Qsys\Qsys_LED\Qsys_LED --family="Cyclone V" --part=5CSEMA5F31C6
Info: 2018.06.30.08:47:52 Info: Loading Qsys_LED
Info: 2018.06.30.08:47:53 Info: Reading input file
Info: 2018.06.30.08:47:53 Info: Adding JTAG [altera_avalon_jtag_uart 18.0]
Info: 2018.06.30.08:47:53 Info: Parameterizing module JTAG
Info: 2018.06.30.08:47:53 Info: Adding LED [altera_avalon_pio 18.0]
Info: 2018.06.30.08:47:53 Info: Parameterizing module LED
Info: 2018.06.30.08:47:53 Info: Adding RAM [altera_avalon_onchip_memory2 18.0]
Info: 2018.06.30.08:47:53 Info: Parameterizing module RAM
Info: 2018.06.30.08:47:53 Info: Adding ROM [altera_avalon_onchip_memory2 18.0]
Info: 2018.06.30.08:47:53 Info: Parameterizing module ROM
Info: 2018.06.30.08:47:53 Info: Adding SystemID [altera_avalon_sysid_qsys 18.0]
Info: 2018.06.30.08:47:53 Info: Parameterizing module SystemID
Info: 2018.06.30.08:47:53 Info: Adding clk [clock_source 18.0]
Info: 2018.06.30.08:47:53 Info: Parameterizing module clk
Info: 2018.06.30.08:47:53 Info: Adding key [altera_avalon_pio 18.0]
Info: 2018.06.30.08:47:53 Info: Parameterizing module key
Info: 2018.06.30.08:47:53 Info: Adding nios2 [altera_nios2_gen2 18.0]
Info: 2018.06.30.08:47:53 Info: Parameterizing module nios2
Info: 2018.06.30.08:47:53 Info: Building connections
Info: 2018.06.30.08:47:53 Info: Parameterizing connections
Info: 2018.06.30.08:47:53 Info: Validating
Info: 2018.06.30.08:47:53 Info: Done reading input file
Info: 2018.06.30.08:47:53 Info: Qsys_LED.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2018.06.30.08:47:53 Info: Qsys_LED.SystemID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2018.06.30.08:47:53 Info: Qsys_LED.SystemID: Time stamp will be automatically updated when this component is generated.
Info: 2018.06.30.08:47:53 Info: Qsys_LED.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2018.06.30.08:47:55 Info: qsys-generate succeeded.
Info: 2018.06.30.08:47:55 Info: Finished: Create block symbol file (.bsf)
Info: 2018.06.30.08:47:55 Info:
Info: 2018.06.30.08:47:55 Info: Starting: Create HDL design files for synthesis
Info: 2018.06.30.08:47:55 Info: qsys-generate E:\DE1-SoC\FPGA_Qsys\Qsys_LED\Qsys_LED.qsys --synthesis=VERILOG --output-directory=E:\DE1-SoC\FPGA_Qsys\Qsys_LED\Qsys_LED\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Info: 2018.06.30.08:47:55 Info: Loading Qsys_LED
Info: 2018.06.30.08:47:55 Info: Reading input file
Info: 2018.06.30.08:47:55 Info: Adding JTAG [altera_avalon_jtag_uart 18.0]
Info: 2018.06.30.08:47:55 Info: Parameterizing module JTAG
Info: 2018.06.30.08:47:55 Info: Adding LED [altera_avalon_pio 18.0]
Info: 2018.06.30.08:47:55 Info: Parameterizing module LED
Info: 2018.06.30.08:47:55 Info: Adding RAM [altera_avalon_onchip_memory2 18.0]
Info: 2018.06.30.08:47:55 Info: Parameterizing module RAM
Info: 2018.06.30.08:47:55 Info: Adding ROM [altera_avalon_onchip_memory2 18.0]
Info: 2018.06.30.08:47:55 Info: Parameterizing module ROM
Info: 2018.06.30.08:47:55 Info: Adding SystemID [altera_avalon_sysid_qsys 18.0]
Info: 2018.06.30.08:47:55 Info: Parameterizing module SystemID
Info: 2018.06.30.08:47:55 Info: Adding clk [clock_source 18.0]
Info: 2018.06.30.08:47:55 Info: Parameterizing module clk
Info: 2018.06.30.08:47:55 Info: Adding key [altera_avalon_pio 18.0]
Info: 2018.06.30.08:47:55 Info: Parameterizing module key
Info: 2018.06.30.08:47:55 Info: Adding nios2 [altera_nios2_gen2 18.0]
Info: 2018.06.30.08:47:55 Info: Parameterizing module nios2
Info: 2018.06.30.08:47:55 Info: Building connections
Info: 2018.06.30.08:47:55 Info: Parameterizing connections
Info: 2018.06.30.08:47:55 Info: Validating
Info: 2018.06.30.08:47:55 Info: Done reading input file
Info: 2018.06.30.08:47:56 Info: Qsys_LED.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2018.06.30.08:47:56 Info: Qsys_LED.SystemID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2018.06.30.08:47:56 Info: Qsys_LED.SystemID: Time stamp will be automatically updated when this component is generated.
Info: 2018.06.30.08:47:56 Info: Qsys_LED.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2018.06.30.08:47:57 Info: Qsys_LED: Generating Qsys_LED "Qsys_LED" for QUARTUS_SYNTH
Info: 2018.06.30.08:48:01 Info: JTAG: Starting RTL generation for module 'Qsys_LED_JTAG'
Info: 2018.06.30.08:48:01 Info: JTAG:   Generation command is [exec D:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.0/quartus/bin64/perl/lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Qsys_LED_JTAG --dir=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0031_JTAG_gen/ --quartus_dir=D:/intelfpga/18.0/quartus --verilog --config=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0031_JTAG_gen/
Info: 2018.06.30.08:48:01 Info: JTAG: Done RTL generation for module 'Qsys_LED_JTAG'
Info: 2018.06.30.08:48:01 Info: JTAG: "Qsys_LED" instantiated altera_avalon_jtag_uart "JTAG"
Info: 2018.06.30.08:48:02 Info: LED: Starting RTL generation for module 'Qsys_LED_LED'
Info: 2018.06.30.08:48:02 Info: LED:   Generation command is [exec D:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.0/quartus/bin64/perl/lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_LED_LED --dir=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0032_LED_gen/ --quartus_dir=D:/intelfpga/18.0/quartus --verilog --config=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0032_LED_gen/
Info: 2018.06.30.08:48:02 Info: LED: Done RTL generation for module 'Qsys_LED_LED'
Info: 2018.06.30.08:48:02 Info: LED: "Qsys_LED" instantiated altera_avalon_pio "LED"
Info: 2018.06.30.08:48:02 Info: RAM: Starting RTL generation for module 'Qsys_LED_RAM'
Info: 2018.06.30.08:48:02 Info: RAM:   Generation command is [exec D:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.0/quartus/bin64/perl/lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Qsys_LED_RAM --dir=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0033_RAM_gen/ --quartus_dir=D:/intelfpga/18.0/quartus --verilog --config=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0033_RAM_gen/
Info: 2018.06.30.08:48:03 Info: RAM: Done RTL generation for module 'Qsys_LED_RAM'
Info: 2018.06.30.08:48:03 Info: RAM: "Qsys_LED" instantiated altera_avalon_onchip_memory2 "RAM"
Info: 2018.06.30.08:48:03 Info: ROM: Starting RTL generation for module 'Qsys_LED_ROM'
Info: 2018.06.30.08:48:03 Info: ROM:   Generation command is [exec D:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.0/quartus/bin64/perl/lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Qsys_LED_ROM --dir=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0034_ROM_gen/ --quartus_dir=D:/intelfpga/18.0/quartus --verilog --config=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0034_ROM_gen/
Info: 2018.06.30.08:48:03 Info: ROM: Done RTL generation for module 'Qsys_LED_ROM'
Info: 2018.06.30.08:48:03 Info: ROM: "Qsys_LED" instantiated altera_avalon_onchip_memory2 "ROM"
Info: 2018.06.30.08:48:03 Info: SystemID: "Qsys_LED" instantiated altera_avalon_sysid_qsys "SystemID"
Info: 2018.06.30.08:48:03 Info: key: Starting RTL generation for module 'Qsys_LED_key'
Info: 2018.06.30.08:48:03 Info: key:   Generation command is [exec D:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.0/quartus/bin64/perl/lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_LED_key --dir=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0036_key_gen/ --quartus_dir=D:/intelfpga/18.0/quartus --verilog --config=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0036_key_gen/
Info: 2018.06.30.08:48:04 Info: key: Done RTL generation for module 'Qsys_LED_key'
Info: 2018.06.30.08:48:04 Info: key: "Qsys_LED" instantiated altera_avalon_pio "key"
Info: 2018.06.30.08:48:04 Info: nios2: "Qsys_LED" instantiated altera_nios2_gen2 "nios2"
Info: 2018.06.30.08:48:06 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2018.06.30.08:48:07 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2018.06.30.08:48:07 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2018.06.30.08:48:07 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2018.06.30.08:48:07 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2018.06.30.08:48:07 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: 2018.06.30.08:48:08 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: 2018.06.30.08:48:10 Info: mm_interconnect_0: "Qsys_LED" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2018.06.30.08:48:10 Info: irq_mapper: "Qsys_LED" instantiated altera_irq_mapper "irq_mapper"
Info: 2018.06.30.08:48:10 Info: rst_controller: "Qsys_LED" instantiated altera_reset_controller "rst_controller"
Info: 2018.06.30.08:48:10 Info: cpu: Starting RTL generation for module 'Qsys_LED_nios2_cpu'
Info: 2018.06.30.08:48:10 Info: cpu:   Generation command is [exec D:/intelFPGA/18.0/quartus/bin64//eperlcmd.exe -I D:/intelFPGA/18.0/quartus/bin64//perl/lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.0/quartus/sopc_builder/bin -I D:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Qsys_LED_nios2_cpu --dir=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0039_cpu_gen/ --quartus_bindir=D:/intelFPGA/18.0/quartus/bin64/ --verilog --config=C:/Users/jiafe/AppData/Local/Temp/alt7712_7515972828005220209.dir/0039_cpu_gen/
Info: 2018.06.30.08:48:18 Info: cpu: # 2018.06.30 08:48:10 (*) Starting Nios II generation
Info: 2018.06.30.08:48:18 Info: cpu: # 2018.06.30 08:48:10 (*)   Checking for plaintext license.
Info: 2018.06.30.08:48:18 Info: cpu: # 2018.06.30 08:48:11 (*)   Plaintext license not found.
Info: 2018.06.30.08:48:18 Info: cpu: # 2018.06.30 08:48:11 (*)   Checking for encrypted license (non-evaluation).
Info: 2018.06.30.08:48:18 Info: cpu: # 2018.06.30 08:48:12 (*)   Encrypted license found.  SOF will not be time-limited.
Info: 2018.06.30.08:48:18 Info: cpu: # 2018.06.30 08:48:12 (*)   Elaborating CPU configuration settings
Info: 2018.06.30.08:48:18 Info: cpu: # 2018.06.30 08:48:12 (*)   Creating all objects for CPU
Info: 2018.06.30.08:48:18 Info: cpu: # 2018.06.30 08:48:12 (*)     Testbench
Info: 2018.06.30.08:48:18 Info: cpu: # 2018.06.30 08:48:12 (*)     Instruction decoding
Info: 2018.06.30.08:48:18 Info: cpu: # 2018.06.30 08:48:12 (*)       Instruction fields
Info: 2018.06.30.08:48:18 Info: cpu: # 2018.06.30 08:48:12 (*)       Instruction decodes
Info: 2018.06.30.08:48:18 Info: cpu: # 2018.06.30 08:48:13 (*)       Signals for RTL simulation waveforms
Info: 2018.06.30.08:48:18 Info: cpu: # 2018.06.30 08:48:13 (*)       Instruction controls
Info: 2018.06.30.08:48:18 Info: cpu: # 2018.06.30 08:48:13 (*)     Pipeline frontend
Info: 2018.06.30.08:48:18 Info: cpu: # 2018.06.30 08:48:13 (*)     Pipeline backend
Info: 2018.06.30.08:48:18 Info: cpu: # 2018.06.30 08:48:15 (*)   Generating RTL from CPU objects
Info: 2018.06.30.08:48:18 Info: cpu: # 2018.06.30 08:48:17 (*)   Creating encrypted RTL
Info: 2018.06.30.08:48:18 Info: cpu: # 2018.06.30 08:48:18 (*) Done Nios II generation
Info: 2018.06.30.08:48:18 Info: cpu: Done RTL generation for module 'Qsys_LED_nios2_cpu'
Info: 2018.06.30.08:48:18 Info: cpu: "nios2" instantiated altera_nios2_gen2_unit "cpu"
Info: 2018.06.30.08:48:18 Info: nios2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_data_master_translator"
Info: 2018.06.30.08:48:18 Info: JTAG_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "JTAG_avalon_jtag_slave_translator"
Info: 2018.06.30.08:48:18 Info: nios2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_data_master_agent"
Info: 2018.06.30.08:48:18 Info: JTAG_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "JTAG_avalon_jtag_slave_agent"
Info: 2018.06.30.08:48:18 Info: JTAG_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "JTAG_avalon_jtag_slave_agent_rsp_fifo"
Info: 2018.06.30.08:48:18 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: 2018.06.30.08:48:18 Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: 2018.06.30.08:48:18 Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: 2018.06.30.08:48:18 Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: 2018.06.30.08:48:18 Info: nios2_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_data_master_limiter"
Info: 2018.06.30.08:48:18 Info: Reusing file E:/DE1-SoC/FPGA_Qsys/Qsys_LED/Qsys_LED/synthesis/submodules
Info: 2018.06.30.08:48:18 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2018.06.30.08:48:18 Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: 2018.06.30.08:48:18 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2018.06.30.08:48:18 Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: 2018.06.30.08:48:18 Info: Reusing file E:/DE1-SoC/FPGA_Qsys/Qsys_LED/Qsys_LED/synthesis/submodules
Info: 2018.06.30.08:48:18 Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2018.06.30.08:48:18 Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: 2018.06.30.08:48:18 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2018.06.30.08:48:18 Info: Reusing file E:/DE1-SoC/FPGA_Qsys/Qsys_LED/Qsys_LED/synthesis/submodules
Info: 2018.06.30.08:48:18 Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: 2018.06.30.08:48:18 Info: Reusing file E:/DE1-SoC/FPGA_Qsys/Qsys_LED/Qsys_LED/synthesis/submodules
Info: 2018.06.30.08:48:18 Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2018.06.30.08:48:18 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2018.06.30.08:48:18 Info: Qsys_LED: Done "Qsys_LED" with 32 modules, 53 files
Info: 2018.06.30.08:48:19 Info: qsys-generate succeeded.
Info: 2018.06.30.08:48:19 Info: Finished: Create HDL design files for synthesis
Info (11131): Completed upgrading IP component Qsys with file "Qsys_LED.qsys"
Info (23030): Evaluation of Tcl script d:/intelfpga/18.0/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4904 megabytes
    Info: Processing ended: Sat Jun 30 08:48:20 2018
    Info: Elapsed time: 00:02:37
    Info: Total CPU time (on all processors): 00:03:11


