INFO: [VRFC 10-163] Analyzing VHDL file "D:/gayka/Documents/Semester 2/Computer Organization and Digital Design/Vivado/Labs/Lab 4/Lab 4.srcs/sources_1/new/Mux_8_to_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_8_to_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/gayka/Documents/Semester 2/Computer Organization and Digital Design/Vivado/Labs/Lab 4/Lab 4.srcs/sim_1/new/TB_Mux_8_to_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Mux_8_to_1
