make: Entering directory '/workspace/syn/icebreaker'
rm -rf build
mkdir -p build
yosys -p "read_verilog -sv ../../rtl/sobel/sobel.sv ../../rtl/sobel/../conv2d/conv2d.sv ../../rtl/sobel/../ramdelaybuffer/ramdelaybuffer.sv ../../rtl/sobel/../sync_ram_block/sync_ram_block.sv ../../rtl/sobel/../counter/counter.sv ../../rtl/sobel/../fifo_sync/fifo_sync.sv ../../rtl/sobel/../rgb2gray/rgb2gray.sv ../../rtl/sobel/../magnitude/magnitude.sv ../../rtl/sobel/../../submodules/imports/elastic.sv ../../rtl/sobel/../../submodules/imports/sync2.sv ../../rtl/sobel/../../submodules/imports/SB_MAC16.sv ../../rtl/sobel/../../submodules/imports/axis_adapter.v ../../rtl/sobel/../../submodules/imports/uart.v ../../rtl/sobel/../../submodules/imports/uart_rx.v ../../rtl/sobel/../../submodules/imports/uart_tx.v ../../rtl/sobel/../../submodules/imports/SB_PLL40_PAD.sv; synth_ice40 -top sobel -json build/sobel.json"

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_verilog -sv ../../rtl/sobel/sobel.sv ../../rtl/sobel/../conv2d/conv2d.sv ../../rtl/sobel/../ramdelaybuffer/ramdelaybuffer.sv ../../rtl/sobel/../sync_ram_block/sync_ram_block.sv ../../rtl/sobel/../counter/counter.sv ../../rtl/sobel/../fifo_sync/fifo_sync.sv ../../rtl/sobel/../rgb2gray/rgb2gray.sv ../../rtl/sobel/../magnitude/magnitude.sv ../../rtl/sobel/../../submodules/imports/elastic.sv ../../rtl/sobel/../../submodules/imports/sync2.sv ../../rtl/sobel/../../submodules/imports/SB_MAC16.sv ../../rtl/sobel/../../submodules/imports/axis_adapter.v ../../rtl/sobel/../../submodules/imports/uart.v ../../rtl/sobel/../../submodules/imports/uart_rx.v ../../rtl/sobel/../../submodules/imports/uart_tx.v ../../rtl/sobel/../../submodules/imports/SB_PLL40_PAD.sv; synth_ice40 -top sobel -json build/sobel.json' --

1. Executing Verilog-2005 frontend: ../../rtl/sobel/sobel.sv
Parsing SystemVerilog input from `../../rtl/sobel/sobel.sv' to AST representation.
Generating RTLIL representation for module `\sobel'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../rtl/sobel/../conv2d/conv2d.sv
Parsing SystemVerilog input from `../../rtl/sobel/../conv2d/conv2d.sv' to AST representation.
Generating RTLIL representation for module `\conv2d'.
Warning: Replacing memory \conv_window with list of registers. See ../../rtl/sobel/../conv2d/conv2d.sv:52
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../rtl/sobel/../ramdelaybuffer/ramdelaybuffer.sv
Parsing SystemVerilog input from `../../rtl/sobel/../ramdelaybuffer/ramdelaybuffer.sv' to AST representation.
Generating RTLIL representation for module `\ramdelaybuffer'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../../rtl/sobel/../sync_ram_block/sync_ram_block.sv
Parsing SystemVerilog input from `../../rtl/sobel/../sync_ram_block/sync_ram_block.sv' to AST representation.
Generating RTLIL representation for module `\sync_ram_block'.
sync_ram_block: depth_p is 128, width_p is 32
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../../rtl/sobel/../counter/counter.sv
Parsing SystemVerilog input from `../../rtl/sobel/../counter/counter.sv' to AST representation.
Generating RTLIL representation for module `\counter'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../../rtl/sobel/../fifo_sync/fifo_sync.sv
Parsing SystemVerilog input from `../../rtl/sobel/../fifo_sync/fifo_sync.sv' to AST representation.
Generating RTLIL representation for module `\fifo_sync'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../../rtl/sobel/../rgb2gray/rgb2gray.sv
Parsing SystemVerilog input from `../../rtl/sobel/../rgb2gray/rgb2gray.sv' to AST representation.
Generating RTLIL representation for module `\rgb2gray'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ../../rtl/sobel/../magnitude/magnitude.sv
Parsing SystemVerilog input from `../../rtl/sobel/../magnitude/magnitude.sv' to AST representation.
Generating RTLIL representation for module `\magnitude'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/elastic.sv
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/elastic.sv' to AST representation.
Generating RTLIL representation for module `\elastic'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/sync2.sv
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/sync2.sv' to AST representation.
Generating RTLIL representation for module `\sync2'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/SB_MAC16.sv
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/SB_MAC16.sv' to AST representation.
Generating RTLIL representation for module `\SB_MAC16'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/axis_adapter.v
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/axis_adapter.v' to AST representation.
Generating RTLIL representation for module `\axis_adapter'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/uart.v
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/uart.v' to AST representation.
Generating RTLIL representation for module `\uart'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/uart_rx.v
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/uart_rx.v' to AST representation.
Generating RTLIL representation for module `\uart_rx'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/uart_tx.v
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/uart_tx.v' to AST representation.
Generating RTLIL representation for module `\uart_tx'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/SB_PLL40_PAD.sv
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/SB_PLL40_PAD.sv' to AST representation.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Successfully finished Verilog frontend.

17. Executing SYNTH_ICE40 pass.

17.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Replacing existing blackbox module `\SB_PLL40_PAD' at /usr/bin/../share/yosys/ice40/cells_sim.v:749.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Replacing existing blackbox module `\SB_MAC16' at /usr/bin/../share/yosys/ice40/cells_sim.v:1263.
Generating RTLIL representation for module `\SB_MAC16'.
Successfully finished Verilog frontend.

17.2. Executing HIERARCHY pass (managing design hierarchy).

17.2.1. Analyzing design hierarchy..
Top module:  \sobel
Used module:     \axis_adapter
Used module:     \elastic
Used module:     \magnitude
Used module:     \conv2d
Used module:         \ramdelaybuffer
Used module:             \sync_ram_block
Used module:             \counter
Used module:     \rgb2gray
Used module:     \fifo_sync
Used module:     \uart
Used module:         \uart_rx
Used module:         \uart_tx
Used module:     \sync2

17.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\axis_adapter'.
Parameter \S_DATA_WIDTH = 24
Parameter \M_DATA_WIDTH = 8
Parameter \ID_ENABLE = 0
Parameter \DEST_ENABLE = 0
Parameter \USER_ENABLE = 0
Generating RTLIL representation for module `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter'.

17.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 24
Generating RTLIL representation for module `$paramod\elastic\WIDTH_P=24'.

17.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\magnitude'.
Parameter \WIDTH_P = 8
Generating RTLIL representation for module `$paramod\magnitude\WIDTH_P=8'.

17.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 16
Generating RTLIL representation for module `$paramod\elastic\WIDTH_P=16'.

17.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\conv2d'.
Parameter \WIDTH_P = 8
Parameter \DEPTH_P = 640
Generating RTLIL representation for module `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640'.
Warning: Replacing memory \conv_window with list of registers. See ../../rtl/sobel/../conv2d/conv2d.sv:52

17.2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 8
Generating RTLIL representation for module `$paramod\elastic\WIDTH_P=8'.

17.2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\rgb2gray'.
Parameter \WIDTH_P = 8
Generating RTLIL representation for module `$paramod\rgb2gray\WIDTH_P=8'.

17.2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\axis_adapter'.
Parameter \S_DATA_WIDTH = 8
Parameter \M_DATA_WIDTH = 24
Parameter \ID_ENABLE = 0
Parameter \DEST_ENABLE = 0
Parameter \USER_ENABLE = 0
Generating RTLIL representation for module `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter'.

17.2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\fifo_sync'.
Parameter \WIDTH_P = 8
Parameter \DEPTH_P = 256
Generating RTLIL representation for module `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=256'.

17.2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\uart'.
Parameter \DATA_WIDTH = 8
Generating RTLIL representation for module `$paramod\uart\DATA_WIDTH=8'.

17.2.12. Executing AST frontend in derive mode using pre-parsed AST for module `\sync2'.
Parameter \WIDTH_P = 1
Generating RTLIL representation for module `$paramod\sync2\WIDTH_P=1'.

17.2.13. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_rx'.
Parameter \DATA_WIDTH = 8
Generating RTLIL representation for module `$paramod\uart_rx\DATA_WIDTH=8'.

17.2.14. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_tx'.
Parameter \DATA_WIDTH = 8
Generating RTLIL representation for module `$paramod\uart_tx\DATA_WIDTH=8'.

17.2.15. Executing AST frontend in derive mode using pre-parsed AST for module `\sync_ram_block'.
Parameter \WIDTH_P = 8
Parameter \DEPTH_P = 16
Generating RTLIL representation for module `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=16'.
$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=16: depth_p is 16, width_p is 8

17.2.16. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 24
Found cached RTLIL representation for module `$paramod\elastic\WIDTH_P=24'.

17.2.17. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 32
Generating RTLIL representation for module `$paramod\elastic\WIDTH_P=32'.

17.2.18. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 128
Generating RTLIL representation for module `$paramod\elastic\WIDTH_P=128'.

17.2.19. Executing AST frontend in derive mode using pre-parsed AST for module `\ramdelaybuffer'.
Parameter \WIDTH_P = 8
Parameter \DELAY_P = 31
Parameter \DELAY_A_P = 31
Parameter \DELAY_B_P = 15
Generating RTLIL representation for module `$paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=31\DELAY_A_P=31\DELAY_B_P=15'.

17.2.20. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 16
Found cached RTLIL representation for module `$paramod\elastic\WIDTH_P=16'.

17.2.21. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 8
Found cached RTLIL representation for module `$paramod\elastic\WIDTH_P=8'.

17.2.22. Executing AST frontend in derive mode using pre-parsed AST for module `\sync_ram_block'.
Parameter \WIDTH_P = 8
Parameter \DEPTH_P = 13
Generating RTLIL representation for module `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=13'.
$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=13: depth_p is 13, width_p is 8

17.2.23. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 4
Parameter \MAX_VAL_P = 12
Generating RTLIL representation for module `$paramod\counter\WIDTH_P=4\MAX_VAL_P=12'.

17.2.24. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 4
Parameter \MAX_VAL_P = 12
Found cached RTLIL representation for module `$paramod\counter\WIDTH_P=4\MAX_VAL_P=12'.

17.2.25. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 4
Parameter \MAX_VAL_P = 12
Found cached RTLIL representation for module `$paramod\counter\WIDTH_P=4\MAX_VAL_P=12'.

17.2.26. Analyzing design hierarchy..
Top module:  \sobel
Used module:     $paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter
Used module:     $paramod\elastic\WIDTH_P=24
Used module:     $paramod\magnitude\WIDTH_P=8
Used module:         \elastic
Used module:     $paramod\elastic\WIDTH_P=16
Used module:     $paramod\conv2d\WIDTH_P=8\DEPTH_P=640
Used module:         \ramdelaybuffer
Used module:             $paramod\elastic\WIDTH_P=8
Used module:             $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=13
Used module:             $paramod\counter\WIDTH_P=4\MAX_VAL_P=12
Used module:     $paramod\rgb2gray\WIDTH_P=8
Used module:     $paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter
Used module:     $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=256
Used module:         \sync_ram_block
Used module:     $paramod\uart\DATA_WIDTH=8
Used module:         \uart_rx
Used module:         \uart_tx
Used module:     $paramod\sync2\WIDTH_P=1

17.2.27. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 16
Found cached RTLIL representation for module `$paramod\elastic\WIDTH_P=16'.

17.2.28. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 32
Found cached RTLIL representation for module `$paramod\elastic\WIDTH_P=32'.

17.2.29. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 128
Found cached RTLIL representation for module `$paramod\elastic\WIDTH_P=128'.

17.2.30. Executing AST frontend in derive mode using pre-parsed AST for module `\ramdelaybuffer'.
Parameter \WIDTH_P = 8
Parameter \DELAY_P = 1279
Parameter \DELAY_A_P = 1279
Parameter \DELAY_B_P = 639
Generating RTLIL representation for module `$paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639'.

17.2.31. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 24
Found cached RTLIL representation for module `$paramod\elastic\WIDTH_P=24'.

17.2.32. Executing AST frontend in derive mode using pre-parsed AST for module `\sync_ram_block'.
Parameter \WIDTH_P = 8
Parameter \DEPTH_P = 256
Generating RTLIL representation for module `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=256'.
$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=256: depth_p is 256, width_p is 8

17.2.33. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_rx'.
Parameter \DATA_WIDTH = 8
Found cached RTLIL representation for module `$paramod\uart_rx\DATA_WIDTH=8'.

17.2.34. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_tx'.
Parameter \DATA_WIDTH = 8
Found cached RTLIL representation for module `$paramod\uart_tx\DATA_WIDTH=8'.

17.2.35. Analyzing design hierarchy..
Top module:  \sobel
Used module:     $paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter
Used module:     $paramod\elastic\WIDTH_P=24
Used module:     $paramod\magnitude\WIDTH_P=8
Used module:         $paramod\elastic\WIDTH_P=16
Used module:     $paramod\conv2d\WIDTH_P=8\DEPTH_P=640
Used module:         $paramod\elastic\WIDTH_P=32
Used module:         $paramod\elastic\WIDTH_P=128
Used module:         $paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639
Used module:             \elastic
Used module:             \sync_ram_block
Used module:             \counter
Used module:     $paramod\elastic\WIDTH_P=8
Used module:     $paramod\rgb2gray\WIDTH_P=8
Used module:     $paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter
Used module:     $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=256
Used module:         $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=256
Used module:     $paramod\uart\DATA_WIDTH=8
Used module:         $paramod\uart_rx\DATA_WIDTH=8
Used module:         $paramod\uart_tx\DATA_WIDTH=8
Used module:     $paramod\sync2\WIDTH_P=1

17.2.36. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 8
Found cached RTLIL representation for module `$paramod\elastic\WIDTH_P=8'.

17.2.37. Executing AST frontend in derive mode using pre-parsed AST for module `\sync_ram_block'.
Parameter \WIDTH_P = 8
Parameter \DEPTH_P = 1280
Generating RTLIL representation for module `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280'.
$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280: depth_p is 1280, width_p is 8

17.2.38. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 11
Parameter \MAX_VAL_P = 1279
Generating RTLIL representation for module `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279'.

17.2.39. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 11
Parameter \MAX_VAL_P = 1279
Found cached RTLIL representation for module `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279'.

17.2.40. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 11
Parameter \MAX_VAL_P = 1279
Found cached RTLIL representation for module `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279'.

17.2.41. Analyzing design hierarchy..
Top module:  \sobel
Used module:     $paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter
Used module:     $paramod\elastic\WIDTH_P=24
Used module:     $paramod\magnitude\WIDTH_P=8
Used module:         $paramod\elastic\WIDTH_P=16
Used module:     $paramod\conv2d\WIDTH_P=8\DEPTH_P=640
Used module:         $paramod\elastic\WIDTH_P=32
Used module:         $paramod\elastic\WIDTH_P=128
Used module:         $paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639
Used module:             $paramod\elastic\WIDTH_P=8
Used module:             $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280
Used module:             $paramod\counter\WIDTH_P=11\MAX_VAL_P=1279
Used module:     $paramod\rgb2gray\WIDTH_P=8
Used module:     $paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter
Used module:     $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=256
Used module:         $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=256
Used module:     $paramod\uart\DATA_WIDTH=8
Used module:         $paramod\uart_rx\DATA_WIDTH=8
Used module:         $paramod\uart_tx\DATA_WIDTH=8
Used module:     $paramod\sync2\WIDTH_P=1

17.2.42. Analyzing design hierarchy..
Top module:  \sobel
Used module:     $paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter
Used module:     $paramod\elastic\WIDTH_P=24
Used module:     $paramod\magnitude\WIDTH_P=8
Used module:         $paramod\elastic\WIDTH_P=16
Used module:     $paramod\conv2d\WIDTH_P=8\DEPTH_P=640
Used module:         $paramod\elastic\WIDTH_P=32
Used module:         $paramod\elastic\WIDTH_P=128
Used module:         $paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639
Used module:             $paramod\elastic\WIDTH_P=8
Used module:             $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280
Used module:             $paramod\counter\WIDTH_P=11\MAX_VAL_P=1279
Used module:     $paramod\rgb2gray\WIDTH_P=8
Used module:     $paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter
Used module:     $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=256
Used module:         $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=256
Used module:     $paramod\uart\DATA_WIDTH=8
Used module:         $paramod\uart_rx\DATA_WIDTH=8
Used module:         $paramod\uart_tx\DATA_WIDTH=8
Used module:     $paramod\sync2\WIDTH_P=1
Removing unused module `$paramod\counter\WIDTH_P=4\MAX_VAL_P=12'.
Removing unused module `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=13'.
Removing unused module `$paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=31\DELAY_A_P=31\DELAY_B_P=15'.
Removing unused module `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=16'.
Removing unused module `\uart_tx'.
Removing unused module `\uart_rx'.
Removing unused module `\uart'.
Removing unused module `\axis_adapter'.
Removing unused module `\sync2'.
Removing unused module `\elastic'.
Removing unused module `\magnitude'.
Removing unused module `\rgb2gray'.
Removing unused module `\fifo_sync'.
Removing unused module `\counter'.
Removing unused module `\sync_ram_block'.
Removing unused module `\ramdelaybuffer'.
Removing unused module `\conv2d'.
Removed 17 unused modules.

17.3. Executing PROC pass (convert processes to netlists).

17.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 3 empty switches in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:101$407'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:101$407'.
Found and cleaned up 1 empty switch in `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:24$731'.
Removing empty process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:24$731'.
Found and cleaned up 1 empty switch in `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=256.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:24$718'.
Removing empty process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=256.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:24$718'.
Found and cleaned up 2 empty switches in `$paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639.$proc$../../rtl/sobel/../ramdelaybuffer/ramdelaybuffer.sv:20$705'.
Removing empty process `$paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639.$proc$../../rtl/sobel/../ramdelaybuffer/ramdelaybuffer.sv:20$705'.
Found and cleaned up 3 empty switches in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:101$531'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:101$531'.
Cleaned up 10 empty switches.

17.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$472 in module $paramod\elastic\WIDTH_P=8.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$470 in module $paramod\elastic\WIDTH_P=8.
Marked 2 switch rules as full_case in process $proc$../../rtl/sobel/../conv2d/conv2d.sv:48$453 in module $paramod\conv2d\WIDTH_P=8\DEPTH_P=640.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$433 in module $paramod\elastic\WIDTH_P=16.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$431 in module $paramod\elastic\WIDTH_P=16.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$424 in module $paramod\elastic\WIDTH_P=24.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$422 in module $paramod\elastic\WIDTH_P=24.
Marked 3 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$386 in module $paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.
Marked 4 switch rules as full_case in process $proc$../../rtl/sobel/../counter/counter.sv:41$733 in module $paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:45$726 in module $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:37$724 in module $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:45$713 in module $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=256.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:37$711 in module $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=256.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$642 in module $paramod\elastic\WIDTH_P=128.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$640 in module $paramod\elastic\WIDTH_P=128.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$635 in module $paramod\elastic\WIDTH_P=32.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$633 in module $paramod\elastic\WIDTH_P=32.
Marked 4 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$600 in module $paramod\uart_tx\DATA_WIDTH=8.
Marked 7 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$572 in module $paramod\uart_rx\DATA_WIDTH=8.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/sync2.sv:11$570 in module $paramod\sync2\WIDTH_P=1.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:55$565 in module $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=256.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:47$561 in module $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=256.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:39$557 in module $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=256.
Marked 2 switch rules as full_case in process $proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:28$553 in module $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=256.
Marked 5 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$490 in module $paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.
Removed a total of 0 dead cases.

17.3.3. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:249$420'.
  Set init value: \downsize.m_axis_tdest_reg = 8'00000000
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:248$419'.
  Set init value: \downsize.m_axis_tid_reg = 8'00000000
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:247$418'.
  Set init value: \downsize.m_axis_tlast_reg = 1'0
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:246$417'.
  Set init value: \downsize.m_axis_tvalid_reg = 1'0
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:245$416'.
  Set init value: \downsize.m_axis_tkeep_reg = 1'0
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:244$415'.
  Set init value: \downsize.m_axis_tdata_reg = 8'00000000
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:242$414'.
  Set init value: \downsize.s_axis_tuser_reg = 1'0
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:241$413'.
  Set init value: \downsize.s_axis_tdest_reg = 8'00000000
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:240$412'.
  Set init value: \downsize.s_axis_tid_reg = 8'00000000
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:239$411'.
  Set init value: \downsize.s_axis_tlast_reg = 1'0
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:238$410'.
  Set init value: \downsize.s_axis_tvalid_reg = 1'0
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:237$409'.
  Set init value: \downsize.s_axis_tkeep_reg = 3'000
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:236$408'.
  Set init value: \downsize.s_axis_tdata_reg = 24'000000000000000000000000
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:250$421'.
  Set init value: \downsize.m_axis_tuser_reg = 1'0
Found init rule in `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:71$619'.
  Set init value: \bit_cnt = 4'0000
Found init rule in `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:70$618'.
  Set init value: \prescale_reg = 19'0000000000000000000
Found init rule in `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:69$617'.
  Set init value: \data_reg = 9'000000000
Found init rule in `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:67$616'.
  Set init value: \busy_reg = 1'0
Found init rule in `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:65$615'.
  Set init value: \txd_reg = 1'1
Found init rule in `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:63$614'.
  Set init value: \s_axis_tready_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:77$599'.
  Set init value: \bit_cnt = 4'0000
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:76$598'.
  Set init value: \prescale_reg = 19'0000000000000000000
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:75$597'.
  Set init value: \data_reg = 8'00000000
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:73$596'.
  Set init value: \frame_error_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:72$595'.
  Set init value: \overrun_error_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:71$594'.
  Set init value: \busy_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:69$593'.
  Set init value: \rxd_reg = 1'1
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:67$592'.
  Set init value: \m_axis_tvalid_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:66$591'.
  Set init value: \m_axis_tdata_reg = 8'00000000
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:159$545'.
  Set init value: \upsize.m_axis_tdest_reg = 8'00000000
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:158$544'.
  Set init value: \upsize.m_axis_tid_reg = 8'00000000
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:157$543'.
  Set init value: \upsize.m_axis_tlast_reg = 1'0
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:156$542'.
  Set init value: \upsize.m_axis_tvalid_reg = 1'0
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:155$541'.
  Set init value: \upsize.m_axis_tkeep_reg = 3'000
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:154$540'.
  Set init value: \upsize.m_axis_tdata_reg = 24'000000000000000000000000
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:152$539'.
  Set init value: \upsize.s_axis_tuser_reg = 1'0
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:151$538'.
  Set init value: \upsize.s_axis_tdest_reg = 8'00000000
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:150$537'.
  Set init value: \upsize.s_axis_tid_reg = 8'00000000
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:149$536'.
  Set init value: \upsize.s_axis_tlast_reg = 1'0
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:148$535'.
  Set init value: \upsize.s_axis_tvalid_reg = 1'0
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:147$534'.
  Set init value: \upsize.s_axis_tkeep_reg = 1'0
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:146$533'.
  Set init value: \upsize.s_axis_tdata_reg = 8'00000000
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:144$532'.
  Set init value: \upsize.seg_reg = 2'00
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:160$546'.
  Set init value: \upsize.m_axis_tuser_reg = 1'0

17.3.4. Executing PROC_ARST pass (detect async resets in processes).

17.3.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$472'.
     1/1: $0\valid_o_reg[0:0]
Creating decoders for process `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$470'.
     1/1: $0\data_o_reg[7:0]
Creating decoders for process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:48$453'.
     1/14: $2\r[31:0]
     2/14: $1\r[31:0]
     3/14: $1\c[31:0]
     4/14: $0\c[31:0]
     5/14: $0\r[31:0]
     6/14: $0\conv_window[8][7:0]
     7/14: $0\conv_window[7][7:0]
     8/14: $0\conv_window[6][7:0]
     9/14: $0\conv_window[5][7:0]
    10/14: $0\conv_window[4][7:0]
    11/14: $0\conv_window[3][7:0]
    12/14: $0\conv_window[2][7:0]
    13/14: $0\conv_window[1][7:0]
    14/14: $0\conv_window[0][7:0]
Creating decoders for process `$paramod\elastic\WIDTH_P=16.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$433'.
     1/1: $0\valid_o_reg[0:0]
Creating decoders for process `$paramod\elastic\WIDTH_P=16.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$431'.
     1/1: $0\data_o_reg[15:0]
Creating decoders for process `$paramod\elastic\WIDTH_P=24.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$424'.
     1/1: $0\valid_o_reg[0:0]
Creating decoders for process `$paramod\elastic\WIDTH_P=24.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$422'.
     1/1: $0\data_o_reg[23:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:249$420'.
     1/1: $1\downsize.m_axis_tdest_reg[7:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:248$419'.
     1/1: $1\downsize.m_axis_tid_reg[7:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:247$418'.
     1/1: $1\downsize.m_axis_tlast_reg[0:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:246$417'.
     1/1: $1\downsize.m_axis_tvalid_reg[0:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:245$416'.
     1/1: $1\downsize.m_axis_tkeep_reg[0:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:244$415'.
     1/1: $1\downsize.m_axis_tdata_reg[7:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:242$414'.
     1/1: $1\downsize.s_axis_tuser_reg[0:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:241$413'.
     1/1: $1\downsize.s_axis_tdest_reg[7:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:240$412'.
     1/1: $1\downsize.s_axis_tid_reg[7:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:239$411'.
     1/1: $1\downsize.s_axis_tlast_reg[0:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:238$410'.
     1/1: $1\downsize.s_axis_tvalid_reg[0:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:237$409'.
     1/1: $1\downsize.s_axis_tkeep_reg[2:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:236$408'.
     1/1: $1\downsize.s_axis_tdata_reg[23:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:250$421'.
     1/1: $1\downsize.m_axis_tuser_reg[0:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$386'.
     1/14: $0\downsize.m_axis_tvalid_reg[0:0]
     2/14: $0\downsize.m_axis_tuser_reg[0:0]
     3/14: $0\downsize.m_axis_tdest_reg[7:0]
     4/14: $0\downsize.m_axis_tid_reg[7:0]
     5/14: $0\downsize.m_axis_tlast_reg[0:0]
     6/14: $0\downsize.s_axis_tid_reg[7:0]
     7/14: $0\downsize.s_axis_tkeep_reg[2:0]
     8/14: $0\downsize.m_axis_tkeep_reg[0:0]
     9/14: $0\downsize.m_axis_tdata_reg[7:0]
    10/14: $0\downsize.s_axis_tuser_reg[0:0]
    11/14: $0\downsize.s_axis_tdest_reg[7:0]
    12/14: $0\downsize.s_axis_tlast_reg[0:0]
    13/14: $0\downsize.s_axis_tvalid_reg[0:0]
    14/14: $0\downsize.s_axis_tdata_reg[23:0]
Creating decoders for process `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.$proc$../../rtl/sobel/../counter/counter.sv:41$733'.
     1/1: $0\count_l[10:0]
Creating decoders for process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:45$726'.
     1/1: $0\rd_addr_b_r[10:0]
Creating decoders for process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:37$724'.
     1/1: $0\rd_addr_a_r[10:0]
Creating decoders for process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:31$720'.
     1/3: $0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$719_EN[7:0]$723
     2/3: $0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$719_DATA[7:0]$722
     3/3: $0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$719_ADDR[10:0]$721
Creating decoders for process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=256.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:45$713'.
     1/1: $0\rd_addr_b_r[7:0]
Creating decoders for process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=256.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:37$711'.
     1/1: $0\rd_addr_a_r[7:0]
Creating decoders for process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=256.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:31$707'.
     1/3: $0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$706_EN[7:0]$708
     2/3: $0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$706_DATA[7:0]$710
     3/3: $0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$706_ADDR[7:0]$709
Creating decoders for process `$paramod\elastic\WIDTH_P=128.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$642'.
     1/1: $0\valid_o_reg[0:0]
Creating decoders for process `$paramod\elastic\WIDTH_P=128.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$640'.
     1/1: $0\data_o_reg[127:0]
Creating decoders for process `$paramod\elastic\WIDTH_P=32.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$635'.
     1/1: $0\valid_o_reg[0:0]
Creating decoders for process `$paramod\elastic\WIDTH_P=32.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$633'.
     1/1: $0\data_o_reg[31:0]
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:71$619'.
     1/1: $1\bit_cnt[3:0]
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:70$618'.
     1/1: $1\prescale_reg[18:0]
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:69$617'.
     1/1: $1\data_reg[8:0]
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:67$616'.
     1/1: $1\busy_reg[0:0]
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:65$615'.
     1/1: $1\txd_reg[0:0]
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:63$614'.
     1/1: $1\s_axis_tready_reg[0:0]
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$600'.
     1/6: $0\data_reg[8:0]
     2/6: $0\s_axis_tready_reg[0:0]
     3/6: $0\busy_reg[0:0]
     4/6: $0\bit_cnt[3:0]
     5/6: $0\prescale_reg[18:0]
     6/6: $0\txd_reg[0:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:77$599'.
     1/1: $1\bit_cnt[3:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:76$598'.
     1/1: $1\prescale_reg[18:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:75$597'.
     1/1: $1\data_reg[7:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:73$596'.
     1/1: $1\frame_error_reg[0:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:72$595'.
     1/1: $1\overrun_error_reg[0:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:71$594'.
     1/1: $1\busy_reg[0:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:69$593'.
     1/1: $1\rxd_reg[0:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:67$592'.
     1/1: $1\m_axis_tvalid_reg[0:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:66$591'.
     1/1: $1\m_axis_tdata_reg[7:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$572'.
     1/9: $0\overrun_error_reg[0:0]
     2/9: $0\busy_reg[0:0]
     3/9: $0\rxd_reg[0:0]
     4/9: $0\m_axis_tvalid_reg[0:0]
     5/9: $0\m_axis_tdata_reg[7:0]
     6/9: $0\bit_cnt[3:0]
     7/9: $0\prescale_reg[18:0]
     8/9: $0\frame_error_reg[0:0]
     9/9: $0\data_reg[7:0]
Creating decoders for process `$paramod\sync2\WIDTH_P=1.$proc$../../rtl/sobel/../../submodules/imports/sync2.sv:11$570'.
     1/2: $0\sync_m[0:0]
     2/2: $0\sync_o[0:0]
Creating decoders for process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=256.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:55$565'.
     1/1: $0\data_o_bypass_l[7:0]
Creating decoders for process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=256.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:47$561'.
     1/1: $0\rd_ptr_l[8:0]
Creating decoders for process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=256.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:39$557'.
     1/1: $0\wr_ptr_l[8:0]
Creating decoders for process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=256.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:28$553'.
     1/3: $2\rd_ptr_next_w[8:0]
     2/3: $1\rd_ptr_next_w[8:0]
     3/3: $0\rd_ptr_next_w[8:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:159$545'.
     1/1: $1\upsize.m_axis_tdest_reg[7:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:158$544'.
     1/1: $1\upsize.m_axis_tid_reg[7:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:157$543'.
     1/1: $1\upsize.m_axis_tlast_reg[0:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:156$542'.
     1/1: $1\upsize.m_axis_tvalid_reg[0:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:155$541'.
     1/1: $1\upsize.m_axis_tkeep_reg[2:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:154$540'.
     1/1: $1\upsize.m_axis_tdata_reg[23:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:152$539'.
     1/1: $1\upsize.s_axis_tuser_reg[0:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:151$538'.
     1/1: $1\upsize.s_axis_tdest_reg[7:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:150$537'.
     1/1: $1\upsize.s_axis_tid_reg[7:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:149$536'.
     1/1: $1\upsize.s_axis_tlast_reg[0:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:148$535'.
     1/1: $1\upsize.s_axis_tvalid_reg[0:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:147$534'.
     1/1: $1\upsize.s_axis_tkeep_reg[0:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:146$533'.
     1/1: $1\upsize.s_axis_tdata_reg[7:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:144$532'.
     1/1: $1\upsize.seg_reg[1:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:160$546'.
     1/1: $1\upsize.m_axis_tuser_reg[0:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$490'.
     1/40: $0\upsize.m_axis_tkeep_reg[2:0] [2]
     2/40: $0\upsize.m_axis_tkeep_reg[2:0] [1]
     3/40: $0\upsize.m_axis_tkeep_reg[2:0] [0]
     4/40: $0\upsize.m_axis_tdata_reg[23:0] [18]
     5/40: $0\upsize.m_axis_tdata_reg[23:0] [15]
     6/40: $0\upsize.m_axis_tdata_reg[23:0] [13]
     7/40: $0\upsize.m_axis_tdata_reg[23:0] [20]
     8/40: $0\upsize.m_axis_tdata_reg[23:0] [16]
     9/40: $0\upsize.m_axis_tdata_reg[23:0] [14]
    10/40: $0\upsize.m_axis_tdata_reg[23:0] [12]
    11/40: $0\upsize.m_axis_tdata_reg[23:0] [11]
    12/40: $0\upsize.m_axis_tdata_reg[23:0] [10]
    13/40: $0\upsize.m_axis_tdata_reg[23:0] [19]
    14/40: $0\upsize.m_axis_tdata_reg[23:0] [9]
    15/40: $0\upsize.m_axis_tdata_reg[23:0] [2]
    16/40: $0\upsize.m_axis_tdata_reg[23:0] [8]
    17/40: $0\upsize.m_axis_tdata_reg[23:0] [17]
    18/40: $0\upsize.m_axis_tdata_reg[23:0] [7]
    19/40: $0\upsize.m_axis_tdata_reg[23:0] [1]
    20/40: $0\upsize.m_axis_tdata_reg[23:0] [6]
    21/40: $0\upsize.m_axis_tdata_reg[23:0] [21]
    22/40: $0\upsize.m_axis_tdata_reg[23:0] [4]
    23/40: $0\upsize.m_axis_tdata_reg[23:0] [0]
    24/40: $0\upsize.m_axis_tdata_reg[23:0] [5]
    25/40: $0\upsize.m_axis_tdata_reg[23:0] [22]
    26/40: $0\upsize.m_axis_tdata_reg[23:0] [3]
    27/40: $0\upsize.m_axis_tuser_reg[0:0]
    28/40: $0\upsize.m_axis_tdest_reg[7:0]
    29/40: $0\upsize.m_axis_tid_reg[7:0]
    30/40: $0\upsize.m_axis_tlast_reg[0:0]
    31/40: $0\upsize.m_axis_tdata_reg[23:0] [23]
    32/40: $0\upsize.s_axis_tlast_reg[0:0]
    33/40: $0\upsize.s_axis_tvalid_reg[0:0]
    34/40: $0\upsize.s_axis_tkeep_reg[0:0]
    35/40: $0\upsize.s_axis_tdata_reg[7:0]
    36/40: $0\upsize.seg_reg[1:0]
    37/40: $0\upsize.s_axis_tuser_reg[0:0]
    38/40: $0\upsize.s_axis_tdest_reg[7:0]
    39/40: $0\upsize.s_axis_tid_reg[7:0]
    40/40: $0\upsize.m_axis_tvalid_reg[0:0]

17.3.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=256.\rd_ptr_next_w' from process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=256.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:28$553'.

17.3.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\elastic\WIDTH_P=8.\valid_o_reg' using process `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$472'.
  created $dff cell `$procdff$2208' with positive edge clock.
Creating register for signal `$paramod\elastic\WIDTH_P=8.\data_o_reg' using process `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$470'.
  created $dff cell `$procdff$2209' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\r' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:48$453'.
  created $dff cell `$procdff$2210' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\c' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:48$453'.
  created $dff cell `$procdff$2211' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[0]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:48$453'.
  created $dff cell `$procdff$2212' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[1]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:48$453'.
  created $dff cell `$procdff$2213' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[2]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:48$453'.
  created $dff cell `$procdff$2214' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[3]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:48$453'.
  created $dff cell `$procdff$2215' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[4]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:48$453'.
  created $dff cell `$procdff$2216' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[5]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:48$453'.
  created $dff cell `$procdff$2217' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[6]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:48$453'.
  created $dff cell `$procdff$2218' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[7]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:48$453'.
  created $dff cell `$procdff$2219' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[8]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:48$453'.
  created $dff cell `$procdff$2220' with positive edge clock.
Creating register for signal `$paramod\elastic\WIDTH_P=16.\valid_o_reg' using process `$paramod\elastic\WIDTH_P=16.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$433'.
  created $dff cell `$procdff$2221' with positive edge clock.
Creating register for signal `$paramod\elastic\WIDTH_P=16.\data_o_reg' using process `$paramod\elastic\WIDTH_P=16.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$431'.
  created $dff cell `$procdff$2222' with positive edge clock.
Creating register for signal `$paramod\elastic\WIDTH_P=24.\valid_o_reg' using process `$paramod\elastic\WIDTH_P=24.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$424'.
  created $dff cell `$procdff$2223' with positive edge clock.
Creating register for signal `$paramod\elastic\WIDTH_P=24.\data_o_reg' using process `$paramod\elastic\WIDTH_P=24.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$422'.
  created $dff cell `$procdff$2224' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.s_axis_tdata_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$386'.
  created $dff cell `$procdff$2225' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.s_axis_tvalid_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$386'.
  created $dff cell `$procdff$2226' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.s_axis_tlast_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$386'.
  created $dff cell `$procdff$2227' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.s_axis_tdest_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$386'.
  created $dff cell `$procdff$2228' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.s_axis_tuser_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$386'.
  created $dff cell `$procdff$2229' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.m_axis_tdata_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$386'.
  created $dff cell `$procdff$2230' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.m_axis_tkeep_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$386'.
  created $dff cell `$procdff$2231' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.s_axis_tkeep_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$386'.
  created $dff cell `$procdff$2232' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.s_axis_tid_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$386'.
  created $dff cell `$procdff$2233' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.m_axis_tvalid_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$386'.
  created $dff cell `$procdff$2234' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.m_axis_tlast_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$386'.
  created $dff cell `$procdff$2235' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.m_axis_tid_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$386'.
  created $dff cell `$procdff$2236' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.m_axis_tdest_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$386'.
  created $dff cell `$procdff$2237' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.m_axis_tuser_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$386'.
  created $dff cell `$procdff$2238' with positive edge clock.
Creating register for signal `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.\count_l' using process `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.$proc$../../rtl/sobel/../counter/counter.sv:41$733'.
  created $dff cell `$procdff$2239' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.\rd_addr_b_r' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:45$726'.
  created $dff cell `$procdff$2240' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.\rd_addr_a_r' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:37$724'.
  created $dff cell `$procdff$2241' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$719_ADDR' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:31$720'.
  created $dff cell `$procdff$2242' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$719_DATA' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:31$720'.
  created $dff cell `$procdff$2243' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$719_EN' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:31$720'.
  created $dff cell `$procdff$2244' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=256.\rd_addr_b_r' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=256.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:45$713'.
  created $dff cell `$procdff$2245' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=256.\rd_addr_a_r' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=256.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:37$711'.
  created $dff cell `$procdff$2246' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=256.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$706_EN' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=256.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:31$707'.
  created $dff cell `$procdff$2247' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=256.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$706_ADDR' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=256.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:31$707'.
  created $dff cell `$procdff$2248' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=256.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$706_DATA' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=256.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:31$707'.
  created $dff cell `$procdff$2249' with positive edge clock.
Creating register for signal `$paramod\elastic\WIDTH_P=128.\valid_o_reg' using process `$paramod\elastic\WIDTH_P=128.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$642'.
  created $dff cell `$procdff$2250' with positive edge clock.
Creating register for signal `$paramod\elastic\WIDTH_P=128.\data_o_reg' using process `$paramod\elastic\WIDTH_P=128.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$640'.
  created $dff cell `$procdff$2251' with positive edge clock.
Creating register for signal `$paramod\elastic\WIDTH_P=32.\valid_o_reg' using process `$paramod\elastic\WIDTH_P=32.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$635'.
  created $dff cell `$procdff$2252' with positive edge clock.
Creating register for signal `$paramod\elastic\WIDTH_P=32.\data_o_reg' using process `$paramod\elastic\WIDTH_P=32.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$633'.
  created $dff cell `$procdff$2253' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=8.\data_reg' using process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$600'.
  created $dff cell `$procdff$2254' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=8.\prescale_reg' using process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$600'.
  created $dff cell `$procdff$2255' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=8.\bit_cnt' using process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$600'.
  created $dff cell `$procdff$2256' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=8.\busy_reg' using process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$600'.
  created $dff cell `$procdff$2257' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=8.\s_axis_tready_reg' using process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$600'.
  created $dff cell `$procdff$2258' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=8.\txd_reg' using process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$600'.
  created $dff cell `$procdff$2259' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\data_reg' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$572'.
  created $dff cell `$procdff$2260' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\frame_error_reg' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$572'.
  created $dff cell `$procdff$2261' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\prescale_reg' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$572'.
  created $dff cell `$procdff$2262' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\bit_cnt' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$572'.
  created $dff cell `$procdff$2263' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\m_axis_tdata_reg' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$572'.
  created $dff cell `$procdff$2264' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\m_axis_tvalid_reg' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$572'.
  created $dff cell `$procdff$2265' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\rxd_reg' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$572'.
  created $dff cell `$procdff$2266' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\busy_reg' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$572'.
  created $dff cell `$procdff$2267' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\overrun_error_reg' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$572'.
  created $dff cell `$procdff$2268' with positive edge clock.
Creating register for signal `$paramod\sync2\WIDTH_P=1.\sync_o' using process `$paramod\sync2\WIDTH_P=1.$proc$../../rtl/sobel/../../submodules/imports/sync2.sv:11$570'.
  created $dff cell `$procdff$2269' with positive edge clock.
Creating register for signal `$paramod\sync2\WIDTH_P=1.\sync_m' using process `$paramod\sync2\WIDTH_P=1.$proc$../../rtl/sobel/../../submodules/imports/sync2.sv:11$570'.
  created $dff cell `$procdff$2270' with positive edge clock.
Creating register for signal `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=256.\data_o_bypass_l' using process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=256.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:55$565'.
  created $dff cell `$procdff$2271' with positive edge clock.
Creating register for signal `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=256.\rd_ptr_l' using process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=256.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:47$561'.
  created $dff cell `$procdff$2272' with positive edge clock.
Creating register for signal `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=256.\wr_ptr_l' using process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=256.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:39$557'.
  created $dff cell `$procdff$2273' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.m_axis_tdata_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$490'.
  created $dff cell `$procdff$2274' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.s_axis_tid_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$490'.
  created $dff cell `$procdff$2275' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.s_axis_tdest_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$490'.
  created $dff cell `$procdff$2276' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.s_axis_tuser_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$490'.
  created $dff cell `$procdff$2277' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.seg_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$490'.
  created $dff cell `$procdff$2278' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.s_axis_tdata_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$490'.
  created $dff cell `$procdff$2279' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.s_axis_tkeep_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$490'.
  created $dff cell `$procdff$2280' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.s_axis_tvalid_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$490'.
  created $dff cell `$procdff$2281' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.s_axis_tlast_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$490'.
  created $dff cell `$procdff$2282' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.m_axis_tkeep_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$490'.
  created $dff cell `$procdff$2283' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.m_axis_tvalid_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$490'.
  created $dff cell `$procdff$2284' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.m_axis_tlast_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$490'.
  created $dff cell `$procdff$2285' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.m_axis_tid_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$490'.
  created $dff cell `$procdff$2286' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.m_axis_tdest_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$490'.
  created $dff cell `$procdff$2287' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.m_axis_tuser_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$490'.
  created $dff cell `$procdff$2288' with positive edge clock.

17.3.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$472'.
Removing empty process `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$472'.
Found and cleaned up 2 empty switches in `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$470'.
Removing empty process `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$470'.
Found and cleaned up 2 empty switches in `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:48$453'.
Removing empty process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:48$453'.
Found and cleaned up 2 empty switches in `$paramod\elastic\WIDTH_P=16.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$433'.
Removing empty process `$paramod\elastic\WIDTH_P=16.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$433'.
Found and cleaned up 2 empty switches in `$paramod\elastic\WIDTH_P=16.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$431'.
Removing empty process `$paramod\elastic\WIDTH_P=16.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$431'.
Found and cleaned up 2 empty switches in `$paramod\elastic\WIDTH_P=24.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$424'.
Removing empty process `$paramod\elastic\WIDTH_P=24.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$424'.
Found and cleaned up 2 empty switches in `$paramod\elastic\WIDTH_P=24.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$422'.
Removing empty process `$paramod\elastic\WIDTH_P=24.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$422'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:249$420'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:248$419'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:247$418'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:246$417'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:245$416'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:244$415'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:242$414'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:241$413'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:240$412'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:239$411'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:238$410'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:237$409'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:236$408'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:250$421'.
Found and cleaned up 7 empty switches in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$386'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$386'.
Found and cleaned up 6 empty switches in `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.$proc$../../rtl/sobel/../counter/counter.sv:41$733'.
Removing empty process `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.$proc$../../rtl/sobel/../counter/counter.sv:41$733'.
Found and cleaned up 2 empty switches in `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:45$726'.
Removing empty process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:45$726'.
Found and cleaned up 2 empty switches in `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:37$724'.
Removing empty process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:37$724'.
Found and cleaned up 1 empty switch in `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:31$720'.
Removing empty process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:31$720'.
Found and cleaned up 2 empty switches in `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=256.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:45$713'.
Removing empty process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=256.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:45$713'.
Found and cleaned up 2 empty switches in `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=256.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:37$711'.
Removing empty process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=256.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:37$711'.
Found and cleaned up 1 empty switch in `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=256.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:31$707'.
Removing empty process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=256.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:31$707'.
Found and cleaned up 2 empty switches in `$paramod\elastic\WIDTH_P=128.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$642'.
Removing empty process `$paramod\elastic\WIDTH_P=128.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$642'.
Found and cleaned up 2 empty switches in `$paramod\elastic\WIDTH_P=128.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$640'.
Removing empty process `$paramod\elastic\WIDTH_P=128.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$640'.
Found and cleaned up 2 empty switches in `$paramod\elastic\WIDTH_P=32.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$635'.
Removing empty process `$paramod\elastic\WIDTH_P=32.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$635'.
Found and cleaned up 2 empty switches in `$paramod\elastic\WIDTH_P=32.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$633'.
Removing empty process `$paramod\elastic\WIDTH_P=32.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$633'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:71$619'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:70$618'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:69$617'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:67$616'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:65$615'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:63$614'.
Found and cleaned up 6 empty switches in `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$600'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$600'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:77$599'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:76$598'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:75$597'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:73$596'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:72$595'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:71$594'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:69$593'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:67$592'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:66$591'.
Found and cleaned up 10 empty switches in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$572'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$572'.
Found and cleaned up 1 empty switch in `$paramod\sync2\WIDTH_P=1.$proc$../../rtl/sobel/../../submodules/imports/sync2.sv:11$570'.
Removing empty process `$paramod\sync2\WIDTH_P=1.$proc$../../rtl/sobel/../../submodules/imports/sync2.sv:11$570'.
Found and cleaned up 2 empty switches in `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=256.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:55$565'.
Removing empty process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=256.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:55$565'.
Found and cleaned up 2 empty switches in `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=256.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:47$561'.
Removing empty process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=256.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:47$561'.
Found and cleaned up 2 empty switches in `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=256.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:39$557'.
Removing empty process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=256.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:39$557'.
Found and cleaned up 2 empty switches in `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=256.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:28$553'.
Removing empty process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=256.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:28$553'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:159$545'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:158$544'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:157$543'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:156$542'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:155$541'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:154$540'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:152$539'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:151$538'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:150$537'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:149$536'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:148$535'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:147$534'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:146$533'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:144$532'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:160$546'.
Found and cleaned up 11 empty switches in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$490'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$490'.
Cleaned up 81 empty switches.

17.4. Executing FLATTEN pass (flatten design).
Using template $paramod\sync2\WIDTH_P=1 for cells of type $paramod\sync2\WIDTH_P=1.
Using template $paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter for cells of type $paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.
Using template $paramod\elastic\WIDTH_P=24 for cells of type $paramod\elastic\WIDTH_P=24.
Using template $paramod\magnitude\WIDTH_P=8 for cells of type $paramod\magnitude\WIDTH_P=8.
Using template $paramod\elastic\WIDTH_P=16 for cells of type $paramod\elastic\WIDTH_P=16.
Using template $paramod\conv2d\WIDTH_P=8\DEPTH_P=640 for cells of type $paramod\conv2d\WIDTH_P=8\DEPTH_P=640.
Using template $paramod\elastic\WIDTH_P=8 for cells of type $paramod\elastic\WIDTH_P=8.
Using template $paramod\rgb2gray\WIDTH_P=8 for cells of type $paramod\rgb2gray\WIDTH_P=8.
Using template $paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter for cells of type $paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.
Using template $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=256 for cells of type $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=256.
Using template $paramod\uart\DATA_WIDTH=8 for cells of type $paramod\uart\DATA_WIDTH=8.
Using template $paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639 for cells of type $paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639.
Using template $paramod\elastic\WIDTH_P=128 for cells of type $paramod\elastic\WIDTH_P=128.
Using template $paramod\elastic\WIDTH_P=32 for cells of type $paramod\elastic\WIDTH_P=32.
Using template $paramod\uart_rx\DATA_WIDTH=8 for cells of type $paramod\uart_rx\DATA_WIDTH=8.
Using template $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=256 for cells of type $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=256.
Using template $paramod\uart_tx\DATA_WIDTH=8 for cells of type $paramod\uart_tx\DATA_WIDTH=8.
Using template $paramod\counter\WIDTH_P=11\MAX_VAL_P=1279 for cells of type $paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.
Using template $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280 for cells of type $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.
<suppressed ~24 debug messages>
No more expansions possible.
Deleting now unused module $paramod\elastic\WIDTH_P=8.
Deleting now unused module $paramod\conv2d\WIDTH_P=8\DEPTH_P=640.
Deleting now unused module $paramod\elastic\WIDTH_P=16.
Deleting now unused module $paramod\magnitude\WIDTH_P=8.
Deleting now unused module $paramod\elastic\WIDTH_P=24.
Deleting now unused module $paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.
Deleting now unused module $paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.
Deleting now unused module $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.
Deleting now unused module $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=256.
Deleting now unused module $paramod\elastic\WIDTH_P=128.
Deleting now unused module $paramod\elastic\WIDTH_P=32.
Deleting now unused module $paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639.
Deleting now unused module $paramod\uart_tx\DATA_WIDTH=8.
Deleting now unused module $paramod\uart_rx\DATA_WIDTH=8.
Deleting now unused module $paramod\sync2\WIDTH_P=1.
Deleting now unused module $paramod\uart\DATA_WIDTH=8.
Deleting now unused module $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=256.
Deleting now unused module $paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.
Deleting now unused module $paramod\rgb2gray\WIDTH_P=8.

17.5. Executing TRIBUF pass.

17.6. Executing DEMINOUT pass (demote inout ports to input or output).

17.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
<suppressed ~188 debug messages>

17.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 214 unused cells and 867 unused wires.
<suppressed ~230 debug messages>

17.9. Executing CHECK pass (checking for obvious problems).
checking module sobel..
Warning: multiple conflicting drivers for sobel.\abs_pipe.data_o_reg [15]:
    port Q[15] of cell $techmap\abs_pipe.$procdff$2222 ($dff)
    port Y[7] of cell $ternary$../../rtl/sobel/sobel.sv:189$4 ($mux)
Warning: multiple conflicting drivers for sobel.\abs_pipe.data_o_reg [14]:
    port Q[14] of cell $techmap\abs_pipe.$procdff$2222 ($dff)
    port Y[6] of cell $ternary$../../rtl/sobel/sobel.sv:189$4 ($mux)
Warning: multiple conflicting drivers for sobel.\abs_pipe.data_o_reg [13]:
    port Q[13] of cell $techmap\abs_pipe.$procdff$2222 ($dff)
    port Y[5] of cell $ternary$../../rtl/sobel/sobel.sv:189$4 ($mux)
Warning: multiple conflicting drivers for sobel.\abs_pipe.data_o_reg [12]:
    port Q[12] of cell $techmap\abs_pipe.$procdff$2222 ($dff)
    port Y[4] of cell $ternary$../../rtl/sobel/sobel.sv:189$4 ($mux)
Warning: multiple conflicting drivers for sobel.\abs_pipe.data_o_reg [11]:
    port Q[11] of cell $techmap\abs_pipe.$procdff$2222 ($dff)
    port Y[3] of cell $ternary$../../rtl/sobel/sobel.sv:189$4 ($mux)
Warning: multiple conflicting drivers for sobel.\abs_pipe.data_o_reg [10]:
    port Q[10] of cell $techmap\abs_pipe.$procdff$2222 ($dff)
    port Y[2] of cell $ternary$../../rtl/sobel/sobel.sv:189$4 ($mux)
Warning: multiple conflicting drivers for sobel.\abs_pipe.data_o_reg [9]:
    port Q[9] of cell $techmap\abs_pipe.$procdff$2222 ($dff)
    port Y[1] of cell $ternary$../../rtl/sobel/sobel.sv:189$4 ($mux)
Warning: multiple conflicting drivers for sobel.\abs_pipe.data_o_reg [8]:
    port Q[8] of cell $techmap\abs_pipe.$procdff$2222 ($dff)
    port Y[0] of cell $ternary$../../rtl/sobel/sobel.sv:189$4 ($mux)
Warning: multiple conflicting drivers for sobel.\abs_pipe.data_o_reg [7]:
    port Q[7] of cell $techmap\abs_pipe.$procdff$2222 ($dff)
    port Y[7] of cell $ternary$../../rtl/sobel/sobel.sv:190$6 ($mux)
Warning: multiple conflicting drivers for sobel.\abs_pipe.data_o_reg [6]:
    port Q[6] of cell $techmap\abs_pipe.$procdff$2222 ($dff)
    port Y[6] of cell $ternary$../../rtl/sobel/sobel.sv:190$6 ($mux)
Warning: multiple conflicting drivers for sobel.\abs_pipe.data_o_reg [5]:
    port Q[5] of cell $techmap\abs_pipe.$procdff$2222 ($dff)
    port Y[5] of cell $ternary$../../rtl/sobel/sobel.sv:190$6 ($mux)
Warning: multiple conflicting drivers for sobel.\abs_pipe.data_o_reg [4]:
    port Q[4] of cell $techmap\abs_pipe.$procdff$2222 ($dff)
    port Y[4] of cell $ternary$../../rtl/sobel/sobel.sv:190$6 ($mux)
Warning: multiple conflicting drivers for sobel.\abs_pipe.data_o_reg [3]:
    port Q[3] of cell $techmap\abs_pipe.$procdff$2222 ($dff)
    port Y[3] of cell $ternary$../../rtl/sobel/sobel.sv:190$6 ($mux)
Warning: multiple conflicting drivers for sobel.\abs_pipe.data_o_reg [2]:
    port Q[2] of cell $techmap\abs_pipe.$procdff$2222 ($dff)
    port Y[2] of cell $ternary$../../rtl/sobel/sobel.sv:190$6 ($mux)
Warning: multiple conflicting drivers for sobel.\abs_pipe.data_o_reg [1]:
    port Q[1] of cell $techmap\abs_pipe.$procdff$2222 ($dff)
    port Y[1] of cell $ternary$../../rtl/sobel/sobel.sv:190$6 ($mux)
Warning: multiple conflicting drivers for sobel.\abs_pipe.data_o_reg [0]:
    port Q[0] of cell $techmap\abs_pipe.$procdff$2222 ($dff)
    port Y[0] of cell $ternary$../../rtl/sobel/sobel.sv:190$6 ($mux)
found and reported 16 problems.

17.10. Executing OPT pass (performing simple optimizations).

17.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
<suppressed ~224 debug messages>

17.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
<suppressed ~192 debug messages>
Removed a total of 64 cells.

17.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sobel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $techmap\rgb_pack.$procmux$2145: \rgb_pack.upsize.s_axis_tvalid_reg -> 1'0
      Replacing known input bits on port A of cell $techmap\rgb_unpack.$procmux$1006: \rgb_unpack.downsize.s_axis_tvalid_reg -> 1'1
      Replacing known input bits on port A of cell $techmap\rgb_unpack.$procmux$1003: \rgb_unpack.downsize.s_axis_tvalid_reg -> 1'0
      Replacing known input bits on port A of cell $ternary$../../rtl/sobel/sobel.sv:189$4: \sobel_conv2d.gxy_pipe.data_o_reg [31:16] -> { 1'0 \sobel_conv2d.gxy_pipe.data_o_reg [30:16] }
      Replacing known input bits on port A of cell $ternary$../../rtl/sobel/sobel.sv:190$6: \sobel_conv2d.gxy_pipe.data_o_reg [15:0] -> { 1'0 \sobel_conv2d.gxy_pipe.data_o_reg [14:0] }
  Analyzing evaluation results.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1605.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1605.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1605.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1605.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1605.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1605.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1605.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1570.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1570.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1570.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1570.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1570.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1570.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1570.
    dead port 2/7 on $pmux $techmap\rgb_pack.$procmux$1397.
    dead port 3/7 on $pmux $techmap\rgb_pack.$procmux$1397.
    dead port 4/7 on $pmux $techmap\rgb_pack.$procmux$1397.
    dead port 5/7 on $pmux $techmap\rgb_pack.$procmux$1397.
    dead port 6/7 on $pmux $techmap\rgb_pack.$procmux$1397.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1759.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1759.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1759.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1759.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1759.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1759.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1759.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1438.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1438.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1438.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1438.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1438.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1438.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1438.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1551.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1551.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1551.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1551.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1551.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1551.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1551.
    dead port 2/6 on $pmux $techmap\rgb_pack.$procmux$1642.
    dead port 3/6 on $pmux $techmap\rgb_pack.$procmux$1642.
    dead port 4/6 on $pmux $techmap\rgb_pack.$procmux$1642.
    dead port 5/6 on $pmux $techmap\rgb_pack.$procmux$1642.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1621.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1621.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1621.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1621.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1621.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1621.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1621.
    dead port 2/7 on $pmux $techmap\rgb_pack.$procmux$1389.
    dead port 3/7 on $pmux $techmap\rgb_pack.$procmux$1389.
    dead port 4/7 on $pmux $techmap\rgb_pack.$procmux$1389.
    dead port 5/7 on $pmux $techmap\rgb_pack.$procmux$1389.
    dead port 6/7 on $pmux $techmap\rgb_pack.$procmux$1389.
    dead port 2/8 on $pmux $techmap\rgb_pack.$procmux$1773.
    dead port 3/8 on $pmux $techmap\rgb_pack.$procmux$1773.
    dead port 4/8 on $pmux $techmap\rgb_pack.$procmux$1773.
    dead port 5/8 on $pmux $techmap\rgb_pack.$procmux$1773.
    dead port 6/8 on $pmux $techmap\rgb_pack.$procmux$1773.
    dead port 7/8 on $pmux $techmap\rgb_pack.$procmux$1773.
    dead port 2/8 on $pmux $techmap\rgb_pack.$procmux$1782.
    dead port 3/8 on $pmux $techmap\rgb_pack.$procmux$1782.
    dead port 4/8 on $pmux $techmap\rgb_pack.$procmux$1782.
    dead port 5/8 on $pmux $techmap\rgb_pack.$procmux$1782.
    dead port 6/8 on $pmux $techmap\rgb_pack.$procmux$1782.
    dead port 7/8 on $pmux $techmap\rgb_pack.$procmux$1782.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1804.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1804.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1804.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1804.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1804.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1804.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1804.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1660.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1660.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1660.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1660.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1660.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1660.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1660.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1823.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1823.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1823.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1823.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1823.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1823.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1823.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1451.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1451.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1451.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1451.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1451.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1451.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1451.
    dead port 1/3 on $pmux $techmap\rgb_pack.$procmux$1852.
    dead port 1/3 on $pmux $techmap\rgb_pack.$procmux$1871.
    dead port 1/8 on $pmux $techmap\rgb_pack.$procmux$1889.
    dead port 2/8 on $pmux $techmap\rgb_pack.$procmux$1889.
    dead port 3/8 on $pmux $techmap\rgb_pack.$procmux$1889.
    dead port 4/8 on $pmux $techmap\rgb_pack.$procmux$1889.
    dead port 5/8 on $pmux $techmap\rgb_pack.$procmux$1889.
    dead port 6/8 on $pmux $techmap\rgb_pack.$procmux$1889.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1519.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1519.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1519.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1519.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1519.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1519.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1519.
    dead port 1/8 on $pmux $techmap\rgb_pack.$procmux$1908.
    dead port 2/8 on $pmux $techmap\rgb_pack.$procmux$1908.
    dead port 3/8 on $pmux $techmap\rgb_pack.$procmux$1908.
    dead port 4/8 on $pmux $techmap\rgb_pack.$procmux$1908.
    dead port 5/8 on $pmux $techmap\rgb_pack.$procmux$1908.
    dead port 6/8 on $pmux $techmap\rgb_pack.$procmux$1908.
    dead port 2/4 on $pmux $techmap\rgb_pack.$procmux$1921.
    dead port 3/4 on $pmux $techmap\rgb_pack.$procmux$1921.
    dead port 2/4 on $pmux $techmap\rgb_pack.$procmux$1926.
    dead port 3/4 on $pmux $techmap\rgb_pack.$procmux$1926.
    dead port 2/5 on $pmux $techmap\rgb_pack.$procmux$1471.
    dead port 3/5 on $pmux $techmap\rgb_pack.$procmux$1471.
    dead port 4/5 on $pmux $techmap\rgb_pack.$procmux$1471.
    dead port 1/6 on $pmux $techmap\rgb_pack.$procmux$1947.
    dead port 2/6 on $pmux $techmap\rgb_pack.$procmux$1947.
    dead port 3/6 on $pmux $techmap\rgb_pack.$procmux$1947.
    dead port 4/6 on $pmux $techmap\rgb_pack.$procmux$1947.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1421.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1421.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1421.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1421.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1421.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1421.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1421.
    dead port 1/6 on $pmux $techmap\rgb_pack.$procmux$1966.
    dead port 2/6 on $pmux $techmap\rgb_pack.$procmux$1966.
    dead port 3/6 on $pmux $techmap\rgb_pack.$procmux$1966.
    dead port 4/6 on $pmux $techmap\rgb_pack.$procmux$1966.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1677.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1677.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1677.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1677.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1677.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1677.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1677.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1481.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1481.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1481.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1481.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1481.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1481.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1481.
    dead port 1/7 on $pmux $techmap\rgb_pack.$procmux$2030.
    dead port 2/7 on $pmux $techmap\rgb_pack.$procmux$2030.
    dead port 3/7 on $pmux $techmap\rgb_pack.$procmux$2030.
    dead port 4/7 on $pmux $techmap\rgb_pack.$procmux$2030.
    dead port 5/7 on $pmux $techmap\rgb_pack.$procmux$2030.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1585.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1585.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1585.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1585.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1585.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1585.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1585.
    dead port 1/7 on $pmux $techmap\rgb_pack.$procmux$2049.
    dead port 2/7 on $pmux $techmap\rgb_pack.$procmux$2049.
    dead port 3/7 on $pmux $techmap\rgb_pack.$procmux$2049.
    dead port 4/7 on $pmux $techmap\rgb_pack.$procmux$2049.
    dead port 5/7 on $pmux $techmap\rgb_pack.$procmux$2049.
    dead port 2/3 on $pmux $techmap\rgb_pack.$procmux$2061.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1491.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1491.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1491.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1491.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1491.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1491.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1491.
    dead port 2/3 on $pmux $techmap\rgb_pack.$procmux$2065.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1507.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1507.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1507.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1507.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1507.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1507.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1507.
    dead port 1/5 on $pmux $techmap\rgb_pack.$procmux$2086.
    dead port 2/5 on $pmux $techmap\rgb_pack.$procmux$2086.
    dead port 3/5 on $pmux $techmap\rgb_pack.$procmux$2086.
    dead port 1/5 on $pmux $techmap\rgb_pack.$procmux$2105.
    dead port 2/5 on $pmux $techmap\rgb_pack.$procmux$2105.
    dead port 3/5 on $pmux $techmap\rgb_pack.$procmux$2105.
    dead port 2/6 on $pmux $techmap\rgb_pack.$procmux$1635.
    dead port 3/6 on $pmux $techmap\rgb_pack.$procmux$1635.
    dead port 4/6 on $pmux $techmap\rgb_pack.$procmux$1635.
    dead port 5/6 on $pmux $techmap\rgb_pack.$procmux$1635.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$499.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$499.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$500.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$500.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$501.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$501.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$502.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$502.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$503.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$503.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$504.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$504.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$505.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$505.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$507.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$507.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$508.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$508.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$509.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$509.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$510.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$510.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$511.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$511.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$512.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$512.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$513.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$513.
    dead port 1/4 on $pmux $techmap\rgb_pack.$procmux$1705.
    dead port 2/4 on $pmux $techmap\rgb_pack.$procmux$1705.
    dead port 2/5 on $pmux $techmap\rgb_pack.$procmux$1465.
    dead port 3/5 on $pmux $techmap\rgb_pack.$procmux$1465.
    dead port 4/5 on $pmux $techmap\rgb_pack.$procmux$1465.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1410.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1410.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1410.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1410.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1410.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1410.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1410.
    dead port 1/4 on $pmux $techmap\rgb_pack.$procmux$1724.
    dead port 2/4 on $pmux $techmap\rgb_pack.$procmux$1724.
    dead port 2/2 on $mux $techmap\rx_fifo.$procmux$1356.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1537.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1537.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1537.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1537.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1537.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1537.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1537.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1741.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1741.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1741.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1741.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1741.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1741.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1741.
    dead port 2/2 on $mux $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$ternary$../../rtl/sobel/../counter/counter.sv:29$742.
    dead port 2/2 on $mux $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$ternary$../../rtl/sobel/../counter/counter.sv:29$742.
    dead port 2/2 on $mux $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$ternary$../../rtl/sobel/../counter/counter.sv:29$742.
Removed 256 multiplexer ports.
<suppressed ~136 debug messages>

17.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sobel.
    New ctrl vector for $mux cell $techmap\rgb_pack.$procmux$2145: { }
    Consolidated identical input bits for $mux cell $techmap\rx_fifo.sync_fifo_ram.$procmux$1066:
      Old ports: A=8'00000000, B=8'11111111, Y=$techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$706_EN[7:0]$708
      New ports: A=1'0, B=1'1, Y=$techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$706_EN[7:0]$708 [0]
      New connections: $techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$706_EN[7:0]$708 [7:1] = { $techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$706_EN[7:0]$708 [0] $techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$706_EN[7:0]$708 [0] $techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$706_EN[7:0]$708 [0] $techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$706_EN[7:0]$708 [0] $techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$706_EN[7:0]$708 [0] $techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$706_EN[7:0]$708 [0] $techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$706_EN[7:0]$708 [0] }
    Consolidated identical input bits for $mux cell $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$1050:
      Old ports: A=8'00000000, B=8'11111111, Y=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$719_EN[7:0]$723
      New ports: A=1'0, B=1'1, Y=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$719_EN[7:0]$723 [0]
      New connections: $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$719_EN[7:0]$723 [7:1] = { $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$719_EN[7:0]$723 [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$719_EN[7:0]$723 [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$719_EN[7:0]$723 [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$719_EN[7:0]$723 [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$719_EN[7:0]$723 [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$719_EN[7:0]$723 [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$719_EN[7:0]$723 [0] }
  Optimizing cells in module \sobel.
Performed a total of 3 changes.

17.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

17.10.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $techmap\abs_pipe.$procdff$2222 ($dff) from module sobel.
Promoting init spec \rgb_unpack.downsize.m_axis_tuser_reg = 1'0 to constant driver in module sobel.
Promoting init spec \rgb_unpack.downsize.m_axis_tdest_reg = 8'00000000 to constant driver in module sobel.
Promoting init spec \rgb_unpack.downsize.m_axis_tid_reg = 8'00000000 to constant driver in module sobel.
Promoting init spec \rgb_unpack.downsize.m_axis_tlast_reg = 1'0 to constant driver in module sobel.
Promoting init spec \rgb_unpack.downsize.m_axis_tkeep_reg = 1'0 to constant driver in module sobel.
Promoting init spec \rgb_unpack.downsize.s_axis_tuser_reg = 1'0 to constant driver in module sobel.
Promoting init spec \rgb_unpack.downsize.s_axis_tdest_reg = 8'00000000 to constant driver in module sobel.
Promoting init spec \rgb_unpack.downsize.s_axis_tid_reg = 8'00000000 to constant driver in module sobel.
Promoting init spec \rgb_unpack.downsize.s_axis_tlast_reg = 1'0 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.m_axis_tuser_reg = 1'0 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.m_axis_tdest_reg = 8'00000000 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.m_axis_tid_reg = 8'00000000 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.m_axis_tlast_reg = 1'0 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.m_axis_tkeep_reg = 3'000 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.s_axis_tuser_reg = 1'0 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.s_axis_tdest_reg = 8'00000000 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.s_axis_tid_reg = 8'00000000 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.s_axis_tkeep_reg = 1'0 to constant driver in module sobel.
Promoting init spec \uart_inst.uart_rx_inst.frame_error_reg = 1'0 to constant driver in module sobel.
Promoting init spec \uart_inst.uart_rx_inst.overrun_error_reg = 1'0 to constant driver in module sobel.
Promoting init spec \uart_inst.uart_rx_inst.busy_reg = 1'0 to constant driver in module sobel.
Promoting init spec \uart_inst.uart_tx_inst.busy_reg = 1'0 to constant driver in module sobel.
Promoted 22 init specs to constant drivers.
Replaced 1 DFF cells.

17.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Warning: Driver-driver conflict for \abs_pipe.data_o_reg [7] between cell $ternary$../../rtl/sobel/sobel.sv:190$6.Y and constant 1'0 in sobel: Resolved using constant.
Warning: Driver-driver conflict for \abs_pipe.data_o_reg [6] between cell $ternary$../../rtl/sobel/sobel.sv:190$6.Y and constant 1'0 in sobel: Resolved using constant.
Warning: Driver-driver conflict for \abs_pipe.data_o_reg [5] between cell $ternary$../../rtl/sobel/sobel.sv:190$6.Y and constant 1'0 in sobel: Resolved using constant.
Warning: Driver-driver conflict for \abs_pipe.data_o_reg [4] between cell $ternary$../../rtl/sobel/sobel.sv:190$6.Y and constant 1'0 in sobel: Resolved using constant.
Warning: Driver-driver conflict for \abs_pipe.data_o_reg [3] between cell $ternary$../../rtl/sobel/sobel.sv:190$6.Y and constant 1'0 in sobel: Resolved using constant.
Warning: Driver-driver conflict for \abs_pipe.data_o_reg [2] between cell $ternary$../../rtl/sobel/sobel.sv:190$6.Y and constant 1'0 in sobel: Resolved using constant.
Warning: Driver-driver conflict for \abs_pipe.data_o_reg [1] between cell $ternary$../../rtl/sobel/sobel.sv:190$6.Y and constant 1'0 in sobel: Resolved using constant.
Warning: Driver-driver conflict for \abs_pipe.data_o_reg [0] between cell $ternary$../../rtl/sobel/sobel.sv:190$6.Y and constant 1'0 in sobel: Resolved using constant.
Warning: Driver-driver conflict for \abs_pipe.data_o_reg [15] between cell $ternary$../../rtl/sobel/sobel.sv:189$4.Y and constant 1'0 in sobel: Resolved using constant.
Warning: Driver-driver conflict for \abs_pipe.data_o_reg [14] between cell $ternary$../../rtl/sobel/sobel.sv:189$4.Y and constant 1'0 in sobel: Resolved using constant.
Warning: Driver-driver conflict for \abs_pipe.data_o_reg [13] between cell $ternary$../../rtl/sobel/sobel.sv:189$4.Y and constant 1'0 in sobel: Resolved using constant.
Warning: Driver-driver conflict for \abs_pipe.data_o_reg [12] between cell $ternary$../../rtl/sobel/sobel.sv:189$4.Y and constant 1'0 in sobel: Resolved using constant.
Warning: Driver-driver conflict for \abs_pipe.data_o_reg [11] between cell $ternary$../../rtl/sobel/sobel.sv:189$4.Y and constant 1'0 in sobel: Resolved using constant.
Warning: Driver-driver conflict for \abs_pipe.data_o_reg [10] between cell $ternary$../../rtl/sobel/sobel.sv:189$4.Y and constant 1'0 in sobel: Resolved using constant.
Warning: Driver-driver conflict for \abs_pipe.data_o_reg [9] between cell $ternary$../../rtl/sobel/sobel.sv:189$4.Y and constant 1'0 in sobel: Resolved using constant.
Warning: Driver-driver conflict for \abs_pipe.data_o_reg [8] between cell $ternary$../../rtl/sobel/sobel.sv:189$4.Y and constant 1'0 in sobel: Resolved using constant.
Removed 148 unused cells and 445 unused wires.
<suppressed ~205 debug messages>

17.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
<suppressed ~2 debug messages>

17.10.9. Rerunning OPT passes. (Maybe there is more to do..)

17.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sobel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~81 debug messages>

17.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sobel.
Performed a total of 0 changes.

17.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.10.13. Executing OPT_RMDFF pass (remove dff with constant values).

17.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..

17.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.

17.10.16. Finished OPT passes. (There is nothing left to do.)

17.11. Executing WREDUCE pass (reducing word size of cells).
Removed top 16 bits (of 24) from mux cell sobel.$techmap\rgb_unpack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:268$391 ($mux).
Removed top 1 bits (of 8) from port A of cell sobel.$techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:38$482 ($add).
Removed top 4 bits (of 8) from port B of cell sobel.$techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:38$482 ($add).
Removed top 4 bits (of 8) from port A of cell sobel.$techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:39$485 ($add).
Removed top 5 bits (of 8) from port B of cell sobel.$techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:39$485 ($add).
Removed top 3 bits (of 8) from port Y of cell sobel.$techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:39$485 ($add).
Removed top 2 bits (of 8) from port A of cell sobel.$techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:37$479 ($add).
Removed top 5 bits (of 8) from port B of cell sobel.$techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:37$479 ($add).
Removed top 1 bits (of 8) from port Y of cell sobel.$techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:37$479 ($add).
Removed top 1 bits (of 2) from port B of cell sobel.$techmap\rgb_pack.$procmux$1556_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\rgb_pack.$add$../../rtl/sobel/../../submodules/imports/axis_adapter.v:206$529 ($add).
Removed top 30 bits (of 32) from port Y of cell sobel.$techmap\rgb_pack.$add$../../rtl/sobel/../../submodules/imports/axis_adapter.v:206$529 ($add).
Removed top 11 bits (of 19) from mux cell sobel.$techmap\uart_inst.uart_rx_inst.$procmux$1282 ($mux).
Removed top 3 bits (of 4) from port B of cell sobel.$techmap\uart_inst.uart_rx_inst.$eq$../../rtl/sobel/../../submodules/imports/uart_rx.v:120$586 ($eq).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_rx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_rx.v:116$582 ($gt).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:110$579 ($sub).
Removed top 28 bits (of 32) from port Y of cell sobel.$techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:110$579 ($sub).
Removed top 28 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_rx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_rx.v:108$577 ($gt).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_rx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_rx.v:107$576 ($gt).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:106$575 ($sub).
Removed top 13 bits (of 32) from port Y of cell sobel.$techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:106$575 ($sub).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_rx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_rx.v:105$574 ($gt).
Removed top 7 bits (of 8) from FF cell sobel.$techmap\rx_fifo.sync_fifo_ram.$procdff$2247 ($dff).
Removed cell sobel.$techmap\rx_fifo.sync_fifo_ram.$procmux$1070 ($mux).
Removed cell sobel.$techmap\rx_fifo.sync_fifo_ram.$procmux$1068 ($mux).
Removed top 3 bits (of 4) from port B of cell sobel.$techmap\uart_inst.uart_tx_inst.$eq$../../rtl/sobel/../../submodules/imports/uart_tx.v:106$611 ($eq).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:103$608 ($sub).
Removed top 28 bits (of 32) from port Y of cell sobel.$techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:103$608 ($sub).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_tx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_tx.v:102$607 ($gt).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:88$602 ($sub).
Removed top 13 bits (of 32) from port Y of cell sobel.$techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:88$602 ($sub).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_tx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_tx.v:86$601 ($gt).
Removed top 7 bits (of 8) from FF cell sobel.$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procdff$2244 ($dff).
Removed cell sobel.$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$1054 ($mux).
Removed cell sobel.$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$1052 ($mux).
Removed top 30 bits (of 32) from wire sobel.$techmap\rgb_pack.$add$../../rtl/sobel/../../submodules/imports/axis_adapter.v:198$526_Y.
Removed top 16 bits (of 24) from wire sobel.$techmap\rgb_unpack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:268$391_Y.
Removed top 11 bits (of 19) from wire sobel.$techmap\uart_inst.uart_rx_inst.$procmux$1282_Y.
Removed top 1 bits (of 19) from wire sobel.$techmap\uart_inst.uart_rx_inst.$procmux$1284_Y.
Removed top 5 bits (of 19) from wire sobel.$techmap\uart_inst.uart_rx_inst.$procmux$1286_Y.
Removed top 1 bits (of 19) from wire sobel.$techmap\uart_inst.uart_rx_inst.$procmux$1289_Y.
Removed top 6 bits (of 8) from wire sobel.$techmap\uart_inst.uart_rx_inst.$procmux$1314_Y.
Removed top 13 bits (of 32) from wire sobel.$techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:106$575_Y.
Removed top 28 bits (of 32) from wire sobel.$techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:110$579_Y.
Removed top 28 bits (of 32) from wire sobel.$techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:103$608_Y.
Removed top 13 bits (of 32) from wire sobel.$techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:88$602_Y.
Removed top 3 bits (of 8) from wire sobel.rgb2gray_inst.blue_term.
Removed top 1 bits (of 8) from wire sobel.rgb2gray_inst.red_term.
Removed top 8 bits (of 24) from wire sobel.rgb2gray_inst.terms_data.
Removed top 8 bits (of 24) from wire sobel.rgb2gray_inst.terms_elastic.data_i.

17.12. Executing PEEPOPT pass (run peephole optimizers).

17.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 0 unused cells and 19 unused wires.
<suppressed ~1 debug messages>

17.14. Executing SHARE pass (SAT-based resource sharing).

17.15. Executing TECHMAP pass (map to technology primitives).

17.15.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

17.15.2. Continuing TECHMAP pass.
Using template $paramod$6816abac91a51b405c3de5bceb2855c03dd44485\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$99e5b0ecd4c7f9fb6cd3a733593eba894c42613f\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$947b4e84b41c8268c0b3f732cf601a46e109cf2f\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$639f3c0210fcc5e1c908bc2f2b15fa79a0f7d8b3\_90_lut_cmp_ for cells of type $gt.
Using template $paramod$ffabd3b4cbee1be9226030f264c01b1383874a52\_90_lut_cmp_ for cells of type $gt.
Using template $paramod$d544eb687a002b556032f6fb24d754f43a4207cb\_90_lut_cmp_ for cells of type $gt.
No more expansions possible.
<suppressed ~226 debug messages>

17.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.

17.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 0 unused cells and 24 unused wires.
<suppressed ~1 debug messages>

17.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module sobel:
  creating $macc model for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:37$479 ($add).
  creating $macc model for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:38$482 ($add).
  creating $macc model for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:39$485 ($add).
  creating $macc model for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:55$486 ($add).
  creating $macc model for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:55$487 ($add).
  creating $macc model for $techmap\rgb_pack.$add$../../rtl/sobel/../../submodules/imports/axis_adapter.v:206$529 ($add).
  creating $macc model for $techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:32$556 ($add).
  creating $macc model for $techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$560 ($add).
  creating $macc model for $techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:106$575 ($sub).
  creating $macc model for $techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:110$579 ($sub).
  creating $macc model for $techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:103$608 ($sub).
  creating $macc model for $techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:88$602 ($sub).
  merging $macc model for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:55$486 into $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:55$487.
  creating $alu model for $macc $techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:103$608.
  creating $alu model for $macc $techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:110$579.
  creating $alu model for $macc $techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:106$575.
  creating $alu model for $macc $techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$560.
  creating $alu model for $macc $techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:32$556.
  creating $alu model for $macc $techmap\rgb_pack.$add$../../rtl/sobel/../../submodules/imports/axis_adapter.v:206$529.
  creating $alu model for $macc $techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:88$602.
  creating $alu model for $macc $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:39$485.
  creating $alu model for $macc $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:38$482.
  creating $alu model for $macc $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:37$479.
  creating $macc cell for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:55$487: $auto$alumacc.cc:354:replace_macc$2318
  creating $alu model for $techmap\uart_inst.uart_rx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_rx.v:105$574 ($gt): new $alu
  creating $alu model for $techmap\uart_inst.uart_tx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_tx.v:86$601 ($gt): new $alu
  creating $alu cell for $techmap\uart_inst.uart_tx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_tx.v:86$601: $auto$alumacc.cc:474:replace_alu$2321
  creating $alu cell for $techmap\uart_inst.uart_rx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_rx.v:105$574: $auto$alumacc.cc:474:replace_alu$2326
  creating $alu cell for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:37$479: $auto$alumacc.cc:474:replace_alu$2331
  creating $alu cell for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:38$482: $auto$alumacc.cc:474:replace_alu$2334
  creating $alu cell for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:39$485: $auto$alumacc.cc:474:replace_alu$2337
  creating $alu cell for $techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:88$602: $auto$alumacc.cc:474:replace_alu$2340
  creating $alu cell for $techmap\rgb_pack.$add$../../rtl/sobel/../../submodules/imports/axis_adapter.v:206$529: $auto$alumacc.cc:474:replace_alu$2343
  creating $alu cell for $techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:32$556: $auto$alumacc.cc:474:replace_alu$2346
  creating $alu cell for $techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$560: $auto$alumacc.cc:474:replace_alu$2349
  creating $alu cell for $techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:106$575: $auto$alumacc.cc:474:replace_alu$2352
  creating $alu cell for $techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:110$579: $auto$alumacc.cc:474:replace_alu$2355
  creating $alu cell for $techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:103$608: $auto$alumacc.cc:474:replace_alu$2358
  created 12 $alu and 1 $macc cells.

17.19. Executing OPT pass (performing simple optimizations).

17.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
<suppressed ~10 debug messages>

17.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sobel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~77 debug messages>

17.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sobel.
Performed a total of 0 changes.

17.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.19.6. Executing OPT_RMDFF pass (remove dff with constant values).

17.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 3 unused cells and 5 unused wires.
<suppressed ~4 debug messages>

17.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.

17.19.9. Rerunning OPT passes. (Maybe there is more to do..)

17.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sobel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~77 debug messages>

17.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sobel.
Performed a total of 0 changes.

17.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.19.13. Executing OPT_RMDFF pass (remove dff with constant values).

17.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..

17.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.

17.19.16. Finished OPT passes. (There is nothing left to do.)

17.20. Executing FSM pass (extract and optimize FSM).

17.20.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking sobel.magnitude_inst.mag_elastic.data_o_reg as FSM state register:
    Users of register don't seem to benefit from recoding.

17.20.2. Executing FSM_EXTRACT pass (extracting FSM from design).

17.20.3. Executing FSM_OPT pass (simple optimizations of FSMs).

17.20.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..

17.20.5. Executing FSM_OPT pass (simple optimizations of FSMs).

17.20.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

17.20.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

17.20.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

17.21. Executing OPT pass (performing simple optimizations).

17.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.

17.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.21.3. Executing OPT_RMDFF pass (remove dff with constant values).

17.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..

17.21.5. Finished fast OPT passes.

17.22. Executing MEMORY pass.

17.22.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$techmap\rx_fifo.sync_fifo_ram.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$717' in module `\sobel': merged $dff to cell.
Checking cell `$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$730' in module `\sobel': merged $dff to cell.
Checking cell `$techmap\rx_fifo.sync_fifo_ram.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:53$715' in module `\sobel': merged address $dff to cell.

17.22.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 9 unused cells and 9 unused wires.
<suppressed ~11 debug messages>

17.22.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

17.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..

17.22.5. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\rx_fifo.sync_fifo_ram.mem_array' in module `\sobel':
  $techmap\rx_fifo.sync_fifo_ram.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$717 ($memwr)
  $techmap\rx_fifo.sync_fifo_ram.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:53$715 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\sobel_conv2d.line_buffer.sync_ram_delay.mem_array' in module `\sobel':
  $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$730 ($memwr)

17.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 185 unused cells and 158 unused wires.
<suppressed ~213 debug messages>

17.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).

17.25. Executing TECHMAP pass (map to technology primitives).

17.25.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

17.25.2. Continuing TECHMAP pass.
No more expansions possible.

17.26. Executing ICE40_BRAMINIT pass.

17.27. Executing OPT pass (performing simple optimizations).

17.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
<suppressed ~151 debug messages>

17.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.27.3. Executing OPT_RMDFF pass (remove dff with constant values).

17.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

17.27.5. Finished fast OPT passes.

17.28. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

17.29. Executing OPT pass (performing simple optimizations).

17.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.

17.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sobel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~31 debug messages>

17.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sobel.
    Consolidated identical input bits for $mux cell $techmap\uart_inst.uart_rx_inst.$procmux$1282:
      Old ports: A=8'11001111, B=8'00000000, Y=$auto$wreduce.cc:455:run$2291 [7:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:455:run$2291 [0]
      New connections: $auto$wreduce.cc:455:run$2291 [7:1] = { $auto$wreduce.cc:455:run$2291 [0] $auto$wreduce.cc:455:run$2291 [0] 2'00 $auto$wreduce.cc:455:run$2291 [0] $auto$wreduce.cc:455:run$2291 [0] $auto$wreduce.cc:455:run$2291 [0] }
  Optimizing cells in module \sobel.
Performed a total of 1 changes.

17.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.29.6. Executing OPT_RMDFF pass (remove dff with constant values).

17.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..

17.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.

17.29.9. Rerunning OPT passes. (Maybe there is more to do..)

17.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sobel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~31 debug messages>

17.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sobel.
Performed a total of 0 changes.

17.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.29.13. Executing OPT_RMDFF pass (remove dff with constant values).

17.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..

17.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.

17.29.16. Finished OPT passes. (There is nothing left to do.)

17.30. Executing TECHMAP pass (map to technology primitives).

17.30.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

17.30.2. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

17.30.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $dff.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=9\Y_WIDTH=9 for cells of type $alu.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $lut.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=19\Y_WIDTH=19 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=2\Y_WIDTH=2 for cells of type $alu.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $eq.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=19\B_WIDTH=1\Y_WIDTH=19 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=1\Y_WIDTH=4 for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=2 for cells of type $lcu.
No more expansions possible.
<suppressed ~431 debug messages>

17.31. Executing ICE40_OPT pass (performing simple optimizations).

17.31.1. Running ICE40 specific optimizations.

17.31.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
<suppressed ~328 debug messages>

17.31.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
<suppressed ~66 debug messages>
Removed a total of 22 cells.

17.31.4. Executing OPT_RMDFF pass (remove dff with constant values).

17.31.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 138 unused cells and 192 unused wires.
<suppressed ~139 debug messages>

17.31.6. Rerunning OPT passes. (Removed registers in this run.)

17.31.7. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2321.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$2321.BB [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2326.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$2326.BB [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2340.slice[0].carry: CO=\uart_inst.uart_tx_inst.prescale_reg [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2346.slice[0].carry: CO=\rx_fifo.rd_ptr_l [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2349.slice[0].carry: CO=\rx_fifo.wr_ptr_l [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2352.slice[0].carry: CO=\uart_inst.uart_rx_inst.prescale_reg [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2355.slice[0].carry: CO=\uart_inst.uart_rx_inst.bit_cnt [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2358.slice[0].carry: CO=\uart_inst.uart_tx_inst.bit_cnt [0]
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2340.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2346.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2349.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2352.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2355.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2358.slice[1].adder back to logic.

17.31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
<suppressed ~84 debug messages>

17.31.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

17.31.10. Executing OPT_RMDFF pass (remove dff with constant values).

17.31.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 0 unused cells and 14 unused wires.
<suppressed ~1 debug messages>

17.31.12. Rerunning OPT passes. (Removed registers in this run.)

17.31.13. Running ICE40 specific optimizations.

17.31.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.

17.31.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.31.16. Executing OPT_RMDFF pass (remove dff with constant values).

17.31.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..

17.31.18. Finished OPT passes. (There is nothing left to do.)

17.32. Executing DFFSR2DFF pass (mapping DFFSR cells to simpler FFs).

17.33. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
  $_DFF_PP1_ -> $__DFFE_PP1
  $_DFF_PP0_ -> $__DFFE_PP0
  $_DFF_PN1_ -> $__DFFE_PN1
  $_DFF_PN0_ -> $__DFFE_PN0
  $_DFF_NP1_ -> $__DFFE_NP1
  $_DFF_NP0_ -> $__DFFE_NP0
  $_DFF_NN1_ -> $__DFFE_NN1
  $_DFF_NN0_ -> $__DFFE_NN0
  $_DFF_N_ -> $_DFFE_NP_
  $_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module sobel:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2426 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tkeep_reg[2:0] [2] -> \rgb_unpack.downsize.s_axis_tkeep_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2427 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.m_axis_tdata_reg[7:0] [0] -> \rgb_unpack.downsize.m_axis_tdata_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2428 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.m_axis_tdata_reg[7:0] [1] -> \rgb_unpack.downsize.m_axis_tdata_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2429 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.m_axis_tdata_reg[7:0] [2] -> \rgb_unpack.downsize.m_axis_tdata_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2430 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.m_axis_tdata_reg[7:0] [3] -> \rgb_unpack.downsize.m_axis_tdata_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2431 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.m_axis_tdata_reg[7:0] [4] -> \rgb_unpack.downsize.m_axis_tdata_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2432 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.m_axis_tdata_reg[7:0] [5] -> \rgb_unpack.downsize.m_axis_tdata_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2433 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.m_axis_tdata_reg[7:0] [6] -> \rgb_unpack.downsize.m_axis_tdata_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2434 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.m_axis_tdata_reg[7:0] [7] -> \rgb_unpack.downsize.m_axis_tdata_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2435 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tvalid_reg[0:0] -> \rgb_unpack.downsize.s_axis_tvalid_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2436 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [0] -> \rgb_unpack.downsize.s_axis_tdata_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2437 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [1] -> \rgb_unpack.downsize.s_axis_tdata_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2438 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [2] -> \rgb_unpack.downsize.s_axis_tdata_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2439 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [3] -> \rgb_unpack.downsize.s_axis_tdata_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2440 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [4] -> \rgb_unpack.downsize.s_axis_tdata_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2441 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [5] -> \rgb_unpack.downsize.s_axis_tdata_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2442 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [6] -> \rgb_unpack.downsize.s_axis_tdata_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2443 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [7] -> \rgb_unpack.downsize.s_axis_tdata_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2444 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [8] -> \rgb_unpack.downsize.s_axis_tdata_reg [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2445 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [9] -> \rgb_unpack.downsize.s_axis_tdata_reg [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2446 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [10] -> \rgb_unpack.downsize.s_axis_tdata_reg [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2447 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [11] -> \rgb_unpack.downsize.s_axis_tdata_reg [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2448 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [12] -> \rgb_unpack.downsize.s_axis_tdata_reg [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2449 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [13] -> \rgb_unpack.downsize.s_axis_tdata_reg [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2450 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [14] -> \rgb_unpack.downsize.s_axis_tdata_reg [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2451 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [15] -> \rgb_unpack.downsize.s_axis_tdata_reg [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2452 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [16] -> \rgb_unpack.downsize.s_axis_tdata_reg [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2453 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [17] -> \rgb_unpack.downsize.s_axis_tdata_reg [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2454 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [18] -> \rgb_unpack.downsize.s_axis_tdata_reg [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2455 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [19] -> \rgb_unpack.downsize.s_axis_tdata_reg [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2456 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [20] -> \rgb_unpack.downsize.s_axis_tdata_reg [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2457 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [21] -> \rgb_unpack.downsize.s_axis_tdata_reg [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2458 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [22] -> \rgb_unpack.downsize.s_axis_tdata_reg [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2459 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [23] -> \rgb_unpack.downsize.s_axis_tdata_reg [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2602 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [0] -> \mag_pipe.data_o_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2603 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [1] -> \mag_pipe.data_o_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2604 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [2] -> \mag_pipe.data_o_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2605 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [3] -> \mag_pipe.data_o_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2606 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [4] -> \mag_pipe.data_o_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2607 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [5] -> \mag_pipe.data_o_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2608 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [6] -> \mag_pipe.data_o_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2609 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [7] -> \mag_pipe.data_o_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2610 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [8] -> \mag_pipe.data_o_reg [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2611 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [9] -> \mag_pipe.data_o_reg [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2612 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [10] -> \mag_pipe.data_o_reg [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2613 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [11] -> \mag_pipe.data_o_reg [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2614 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [12] -> \mag_pipe.data_o_reg [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2615 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [13] -> \mag_pipe.data_o_reg [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2616 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [14] -> \mag_pipe.data_o_reg [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2617 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [15] -> \mag_pipe.data_o_reg [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2618 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [16] -> \mag_pipe.data_o_reg [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2619 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [17] -> \mag_pipe.data_o_reg [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2620 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [18] -> \mag_pipe.data_o_reg [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2621 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [19] -> \mag_pipe.data_o_reg [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2622 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [20] -> \mag_pipe.data_o_reg [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2623 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [21] -> \mag_pipe.data_o_reg [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2624 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [22] -> \mag_pipe.data_o_reg [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2625 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [23] -> \mag_pipe.data_o_reg [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2626 to $_DFFE_PP_ for $techmap\mag_pipe.$0\valid_o_reg[0:0] -> \mag_pipe.valid_o_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2699 to $_DFFE_PP_ for $techmap\abs_pipe.$0\valid_o_reg[0:0] -> \abs_pipe.valid_o_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2709 to $_DFFE_PP_ for $techmap\gray_pipe.$0\valid_o_reg[0:0] -> \gray_pipe.valid_o_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2789 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.s_axis_tlast_reg[0:0] -> \rgb_pack.upsize.s_axis_tlast_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2790 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.s_axis_tvalid_reg[0:0] -> \rgb_pack.upsize.s_axis_tvalid_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2791 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.seg_reg[1:0] [0] -> \rgb_pack.upsize.seg_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2792 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.seg_reg[1:0] [1] -> \rgb_pack.upsize.seg_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2823 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[8:0] [0] -> \rx_fifo.wr_ptr_l [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2824 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[8:0] [1] -> \rx_fifo.wr_ptr_l [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2825 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[8:0] [2] -> \rx_fifo.wr_ptr_l [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2826 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[8:0] [3] -> \rx_fifo.wr_ptr_l [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2827 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[8:0] [4] -> \rx_fifo.wr_ptr_l [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2828 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[8:0] [5] -> \rx_fifo.wr_ptr_l [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2829 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[8:0] [6] -> \rx_fifo.wr_ptr_l [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2830 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[8:0] [7] -> \rx_fifo.wr_ptr_l [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2831 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[8:0] [8] -> \rx_fifo.wr_ptr_l [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2832 to $_DFFE_PP_ for \rx_fifo.rd_ptr_next_w [0] -> \rx_fifo.rd_ptr_l [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2833 to $_DFFE_PP_ for \rx_fifo.rd_ptr_next_w [1] -> \rx_fifo.rd_ptr_l [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2834 to $_DFFE_PP_ for \rx_fifo.rd_ptr_next_w [2] -> \rx_fifo.rd_ptr_l [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2835 to $_DFFE_PP_ for \rx_fifo.rd_ptr_next_w [3] -> \rx_fifo.rd_ptr_l [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2836 to $_DFFE_PP_ for \rx_fifo.rd_ptr_next_w [4] -> \rx_fifo.rd_ptr_l [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2837 to $_DFFE_PP_ for \rx_fifo.rd_ptr_next_w [5] -> \rx_fifo.rd_ptr_l [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2838 to $_DFFE_PP_ for \rx_fifo.rd_ptr_next_w [6] -> \rx_fifo.rd_ptr_l [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2839 to $_DFFE_PP_ for \rx_fifo.rd_ptr_next_w [7] -> \rx_fifo.rd_ptr_l [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2840 to $_DFFE_PP_ for \rx_fifo.rd_ptr_next_w [8] -> \rx_fifo.rd_ptr_l [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2925 to $_DFFE_PP_ for $techmap\magnitude_inst.mag_elastic.$0\data_o_reg[15:0] [0] -> \magnitude_inst.mag_elastic.data_o_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2926 to $_DFFE_PP_ for $techmap\magnitude_inst.mag_elastic.$0\data_o_reg[15:0] [1] -> \magnitude_inst.mag_elastic.data_o_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2927 to $_DFFE_PP_ for $techmap\magnitude_inst.mag_elastic.$0\data_o_reg[15:0] [2] -> \magnitude_inst.mag_elastic.data_o_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2928 to $_DFFE_PP_ for $techmap\magnitude_inst.mag_elastic.$0\data_o_reg[15:0] [3] -> \magnitude_inst.mag_elastic.data_o_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2929 to $_DFFE_PP_ for $techmap\magnitude_inst.mag_elastic.$0\data_o_reg[15:0] [4] -> \magnitude_inst.mag_elastic.data_o_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2930 to $_DFFE_PP_ for $techmap\magnitude_inst.mag_elastic.$0\data_o_reg[15:0] [5] -> \magnitude_inst.mag_elastic.data_o_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2931 to $_DFFE_PP_ for $techmap\magnitude_inst.mag_elastic.$0\data_o_reg[15:0] [6] -> \magnitude_inst.mag_elastic.data_o_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2932 to $_DFFE_PP_ for $techmap\magnitude_inst.mag_elastic.$0\data_o_reg[15:0] [7] -> \magnitude_inst.mag_elastic.data_o_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2941 to $_DFFE_PP_ for $techmap\magnitude_inst.mag_elastic.$0\valid_o_reg[0:0] -> \magnitude_inst.mag_elastic.valid_o_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2980 to $_DFFE_PP_ for $techmap\sobel_conv2d.p_pipe.$0\valid_o_reg[0:0] -> \sobel_conv2d.p_pipe.valid_o_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2986 to $_DFFE_PP_ for $techmap\sobel_conv2d.gxy_pipe.$0\valid_o_reg[0:0] -> \sobel_conv2d.gxy_pipe.valid_o_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2992 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\valid_o_reg[0:0] -> \rgb2gray_inst.terms_elastic.valid_o_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3020 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\bit_cnt[3:0] [0] -> \uart_inst.uart_rx_inst.bit_cnt [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3021 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\bit_cnt[3:0] [1] -> \uart_inst.uart_rx_inst.bit_cnt [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3022 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\bit_cnt[3:0] [2] -> \uart_inst.uart_rx_inst.bit_cnt [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3023 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\bit_cnt[3:0] [3] -> \uart_inst.uart_rx_inst.bit_cnt [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3024 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [0] -> \uart_inst.uart_rx_inst.prescale_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3025 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [1] -> \uart_inst.uart_rx_inst.prescale_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3026 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [2] -> \uart_inst.uart_rx_inst.prescale_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3027 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [3] -> \uart_inst.uart_rx_inst.prescale_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3028 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [4] -> \uart_inst.uart_rx_inst.prescale_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3029 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [5] -> \uart_inst.uart_rx_inst.prescale_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3030 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [6] -> \uart_inst.uart_rx_inst.prescale_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3031 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [7] -> \uart_inst.uart_rx_inst.prescale_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3032 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [8] -> \uart_inst.uart_rx_inst.prescale_reg [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3033 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [9] -> \uart_inst.uart_rx_inst.prescale_reg [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3034 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [10] -> \uart_inst.uart_rx_inst.prescale_reg [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3035 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [11] -> \uart_inst.uart_rx_inst.prescale_reg [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3036 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [12] -> \uart_inst.uart_rx_inst.prescale_reg [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3037 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [13] -> \uart_inst.uart_rx_inst.prescale_reg [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3038 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [14] -> \uart_inst.uart_rx_inst.prescale_reg [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3039 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [15] -> \uart_inst.uart_rx_inst.prescale_reg [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3040 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [16] -> \uart_inst.uart_rx_inst.prescale_reg [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3041 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [17] -> \uart_inst.uart_rx_inst.prescale_reg [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3042 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [18] -> \uart_inst.uart_rx_inst.prescale_reg [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3200 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [0] -> \uart_inst.uart_tx_inst.prescale_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3201 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [1] -> \uart_inst.uart_tx_inst.prescale_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3202 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [2] -> \uart_inst.uart_tx_inst.prescale_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3203 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [3] -> \uart_inst.uart_tx_inst.prescale_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3204 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [4] -> \uart_inst.uart_tx_inst.prescale_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3205 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [5] -> \uart_inst.uart_tx_inst.prescale_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3206 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [6] -> \uart_inst.uart_tx_inst.prescale_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3207 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [7] -> \uart_inst.uart_tx_inst.prescale_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3208 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [8] -> \uart_inst.uart_tx_inst.prescale_reg [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3209 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [9] -> \uart_inst.uart_tx_inst.prescale_reg [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3210 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [10] -> \uart_inst.uart_tx_inst.prescale_reg [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3211 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [11] -> \uart_inst.uart_tx_inst.prescale_reg [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3212 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [12] -> \uart_inst.uart_tx_inst.prescale_reg [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3213 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [13] -> \uart_inst.uart_tx_inst.prescale_reg [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3214 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [14] -> \uart_inst.uart_tx_inst.prescale_reg [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3215 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [15] -> \uart_inst.uart_tx_inst.prescale_reg [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3216 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [16] -> \uart_inst.uart_tx_inst.prescale_reg [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3217 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [17] -> \uart_inst.uart_tx_inst.prescale_reg [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3218 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [18] -> \uart_inst.uart_tx_inst.prescale_reg [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3222 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\txd_reg[0:0] -> \uart_inst.uart_tx_inst.txd_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3223 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\s_axis_tready_reg[0:0] -> \uart_inst.uart_tx_inst.s_axis_tready_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3224 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\bit_cnt[3:0] [0] -> \uart_inst.uart_tx_inst.bit_cnt [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3225 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\bit_cnt[3:0] [1] -> \uart_inst.uart_tx_inst.bit_cnt [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3226 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\bit_cnt[3:0] [2] -> \uart_inst.uart_tx_inst.bit_cnt [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3227 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\bit_cnt[3:0] [3] -> \uart_inst.uart_tx_inst.bit_cnt [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3228 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [0] -> \uart_inst.uart_tx_inst.data_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3229 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [1] -> \uart_inst.uart_tx_inst.data_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3230 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [2] -> \uart_inst.uart_tx_inst.data_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3231 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [3] -> \uart_inst.uart_tx_inst.data_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3232 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [4] -> \uart_inst.uart_tx_inst.data_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3233 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [5] -> \uart_inst.uart_tx_inst.data_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3234 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [6] -> \uart_inst.uart_tx_inst.data_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3235 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [7] -> \uart_inst.uart_tx_inst.data_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3236 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [8] -> \uart_inst.uart_tx_inst.data_reg [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3436 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.stream_pipe.$0\valid_o_reg[0:0] -> \sobel_conv2d.line_buffer.stream_pipe.valid_o_reg.

17.34. Executing TECHMAP pass (map to technology primitives).

17.34.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

17.34.2. Continuing TECHMAP pass.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
No more expansions possible.
<suppressed ~160 debug messages>

17.35. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
<suppressed ~755 debug messages>

17.36. Executing SIMPLEMAP pass (map simple cells to gate primitives).

17.37. Executing ICE40_FFINIT pass (implement FF init values).
Handling FF init values in sobel.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2432 (SB_DFFE): \rgb_unpack.downsize.m_axis_tdata_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2430 (SB_DFFE): \rgb_unpack.downsize.m_axis_tdata_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2425 (SB_DFF): \rgb_unpack.downsize.s_axis_tkeep_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2423 (SB_DFF): \rgb_unpack.downsize.m_axis_tvalid_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2426 (SB_DFFE): \rgb_unpack.downsize.s_axis_tkeep_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2428 (SB_DFFE): \rgb_unpack.downsize.m_axis_tdata_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2429 (SB_DFFE): \rgb_unpack.downsize.m_axis_tdata_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3206 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2435 (SB_DFFE): \rgb_unpack.downsize.s_axis_tvalid_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2437 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2443 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2438 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2439 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2440 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2441 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2442 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2444 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2427 (SB_DFFE): \rgb_unpack.downsize.m_axis_tdata_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2445 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2446 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2447 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2448 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2449 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3024 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3020 (SB_DFFE): \uart_inst.uart_rx_inst.bit_cnt [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2452 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2453 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2454 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2455 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2459 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2436 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3200 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3228 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2433 (SB_DFFE): \rgb_unpack.downsize.m_axis_tdata_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2458 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3236 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3019 (SB_DFF): \uart_inst.uart_rx_inst.m_axis_tvalid_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2792 (SB_DFFE): \rgb_pack.upsize.seg_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2789 (SB_DFFE): \rgb_pack.upsize.s_axis_tlast_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2790 (SB_DFFE): \rgb_pack.upsize.s_axis_tvalid_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2788 (SB_DFF): \rgb_pack.upsize.m_axis_tvalid_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2457 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2431 (SB_DFFE): \rgb_unpack.downsize.m_axis_tdata_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2456 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2991 (SB_DFF): \uart_inst.uart_rx_inst.rxd_reg = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3021 (SB_DFFE): \uart_inst.uart_rx_inst.bit_cnt [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3027 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3022 (SB_DFFE): \uart_inst.uart_rx_inst.bit_cnt [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3023 (SB_DFFE): \uart_inst.uart_rx_inst.bit_cnt [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3025 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2450 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3026 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3028 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2451 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3029 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3030 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3031 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3032 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3033 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3034 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3035 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3036 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3037 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3038 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3039 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3040 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3041 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3042 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2791 (SB_DFFE): \rgb_pack.upsize.seg_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3201 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3202 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3203 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3204 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2434 (SB_DFFE): \rgb_unpack.downsize.m_axis_tdata_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3205 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3207 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3208 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3209 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3210 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3211 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3212 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3213 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3214 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3215 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3216 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3217 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3230 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3232 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3223 (SB_DFFE): \uart_inst.uart_tx_inst.s_axis_tready_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3222 (SB_DFFE): \uart_inst.uart_tx_inst.txd_reg = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3225 (SB_DFFE): \uart_inst.uart_tx_inst.bit_cnt [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3226 (SB_DFFE): \uart_inst.uart_tx_inst.bit_cnt [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3224 (SB_DFFE): \uart_inst.uart_tx_inst.bit_cnt [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3227 (SB_DFFE): \uart_inst.uart_tx_inst.bit_cnt [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3218 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3229 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3231 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3233 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3234 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3235 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [7] = 0

17.38. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).
Merging set/reset $_MUX_ cells into SB_FFs in sobel.
  Merging $auto$simplemap.cc:277:simplemap_mux$2628 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2603 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2581 (A=1'0, B=$techmap\rgb_unpack.$procmux$915_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2423 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3249 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1155_Y [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3206 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2556 (A=1'0, B=$techmap\rgb_unpack.$procmux$1010_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2435 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3043 (A=1'0, B=$auto$wreduce.cc:455:run$2294 [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3024 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3158 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1266_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3020 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2476 (A=\mag_pipe.data_o_reg [16], B=1'0, S=$techmap\rgb_unpack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:265$390_Y) into $auto$simplemap.cc:420:simplemap_dff$2452 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2477 (A=\mag_pipe.data_o_reg [17], B=1'0, S=$techmap\rgb_unpack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:265$390_Y) into $auto$simplemap.cc:420:simplemap_dff$2453 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2478 (A=\mag_pipe.data_o_reg [18], B=1'0, S=$techmap\rgb_unpack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:265$390_Y) into $auto$simplemap.cc:420:simplemap_dff$2454 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2479 (A=\mag_pipe.data_o_reg [19], B=1'0, S=$techmap\rgb_unpack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:265$390_Y) into $auto$simplemap.cc:420:simplemap_dff$2455 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2993 (A=1'0, B=$techmap\rgb2gray_inst.terms_elastic.$and$../../rtl/sobel/../../submodules/imports/elastic.sv:36$426_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2992 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2648 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2623 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2483 (A=\mag_pipe.data_o_reg [23], B=1'0, S=$techmap\rgb_unpack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:265$390_Y) into $auto$simplemap.cc:420:simplemap_dff$2459 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2787 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:32$556_Y [8], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2840 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2630 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2605 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2629 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2604 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2643 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2618 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2633 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2608 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2634 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2609 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2635 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2610 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3243 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1155_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3200 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2710 (A=1'0, B=$techmap\gray_pipe.$and$../../rtl/sobel/../../submodules/imports/elastic.sv:36$474_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2709 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2632 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2607 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2700 (A=1'0, B=$techmap\abs_pipe.$and$../../rtl/sobel/../../submodules/imports/elastic.sv:36$435_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2699 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2650 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2625 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2639 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2614 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2646 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2621 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3437 (A=1'0, B=\sobel_conv2d.line_buffer.wr_ptr_counter.up_i, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3436 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2645 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2620 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2482 (A=\mag_pipe.data_o_reg [22], B=1'0, S=$techmap\rgb_unpack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:265$390_Y) into $auto$simplemap.cc:420:simplemap_dff$2458 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2647 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2622 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2636 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2611 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2640 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2615 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2675 (A=1'0, B=$techmap\mag_pipe.$and$../../rtl/sobel/../../submodules/imports/elastic.sv:36$426_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2626 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3190 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1227_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3019 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$2800 (A=1'0, B=$techmap\rgb_pack.$procmux$2171_Y [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2792 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2641 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2616 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2811 (A=1'0, B=$techmap\rgb_pack.$procmux$2147_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2790 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2627 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2602 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2847 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$560_Y [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2829 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2783 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:32$556_Y [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2836 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2844 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$560_Y [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2826 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2845 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$560_Y [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2827 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2846 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$560_Y [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2828 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2848 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$560_Y [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2830 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2649 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2624 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2849 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$560_Y [8], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2831 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2779 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:32$556_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2832 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2780 (A=1'0, B=$auto$simplemap.cc:309:simplemap_lut$3828 [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2833 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2781 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:32$556_Y [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2834 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2782 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:32$556_Y [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2835 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2638 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2613 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2784 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:32$556_Y [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2837 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2785 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:32$556_Y [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2838 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2786 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:32$556_Y [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2839 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2843 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$560_Y [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2825 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2841 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$560_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2823 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2793 (A=1'0, B=$techmap\rgb_pack.$procmux$2204_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2788 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$2631 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2606 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2481 (A=\mag_pipe.data_o_reg [21], B=1'0, S=$techmap\rgb_unpack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:265$390_Y) into $auto$simplemap.cc:420:simplemap_dff$2457 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2974 (A=1'0, B=$techmap\magnitude_inst.mag_elastic.$and$../../rtl/sobel/../../submodules/imports/elastic.sv:36$435_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2941 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2842 (A=1'0, B=$auto$simplemap.cc:309:simplemap_lut$3847 [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2824 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2480 (A=\mag_pipe.data_o_reg [20], B=1'0, S=$techmap\rgb_unpack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:265$390_Y) into $auto$simplemap.cc:420:simplemap_dff$2456 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2981 (A=1'0, B=$techmap\sobel_conv2d.p_pipe.$and$../../rtl/sobel/../../submodules/imports/elastic.sv:36$644_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2980 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2987 (A=1'0, B=$techmap\sobel_conv2d.gxy_pipe.$and$../../rtl/sobel/../../submodules/imports/elastic.sv:36$637_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2986 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3159 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1266_Y [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3021 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3046 (A=1'0, B=$auto$wreduce.cc:455:run$2294 [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3027 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3160 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1266_Y [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3022 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3161 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1266_Y [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3023 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3044 (A=1'0, B=$auto$wreduce.cc:455:run$2294 [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3025 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3045 (A=1'0, B=$auto$wreduce.cc:455:run$2294 [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3026 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3047 (A=1'0, B=$auto$wreduce.cc:455:run$2294 [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3028 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3048 (A=1'0, B=$auto$wreduce.cc:455:run$2294 [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3029 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3049 (A=1'0, B=$auto$wreduce.cc:455:run$2294 [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3030 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3050 (A=1'0, B=$auto$wreduce.cc:455:run$2294 [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3031 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3051 (A=1'0, B=$auto$wreduce.cc:455:run$2294 [8], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3032 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3052 (A=1'0, B=$auto$wreduce.cc:455:run$2294 [9], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3033 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3053 (A=1'0, B=$auto$wreduce.cc:455:run$2294 [10], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3034 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3054 (A=1'0, B=$auto$wreduce.cc:455:run$2294 [11], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3035 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3055 (A=1'0, B=$auto$wreduce.cc:455:run$2294 [12], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3036 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3056 (A=1'0, B=$auto$wreduce.cc:455:run$2294 [13], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3037 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3057 (A=1'0, B=$auto$wreduce.cc:455:run$2294 [14], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3038 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3058 (A=1'0, B=$auto$wreduce.cc:455:run$2294 [15], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3039 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3059 (A=1'0, B=$auto$wreduce.cc:455:run$2294 [16], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3040 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3060 (A=1'0, B=$auto$wreduce.cc:455:run$2294 [17], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3041 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3061 (A=1'0, B=$auto$wreduce.cc:455:run$2294 [18], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3042 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2642 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2617 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2799 (A=1'0, B=$techmap\rgb_pack.$procmux$2171_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2791 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3244 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1155_Y [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3201 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3245 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1155_Y [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3202 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3246 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1155_Y [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3203 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3247 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1155_Y [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3204 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3248 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1155_Y [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3205 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3250 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1155_Y [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3207 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3251 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1155_Y [8], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3208 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3252 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1155_Y [9], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3209 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3253 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1155_Y [10], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3210 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3254 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1155_Y [11], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3211 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3255 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1155_Y [12], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3212 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3256 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1155_Y [13], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3213 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3257 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1155_Y [14], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3214 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3258 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1155_Y [15], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3215 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3259 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1155_Y [16], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3216 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3260 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1155_Y [17], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3217 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3381 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1112_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3223 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3358 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1136_Y [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3225 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3359 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1136_Y [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3226 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3357 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1136_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3224 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3360 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1136_Y [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3227 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3261 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1155_Y [18], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3218 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2637 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2612 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2644 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2619 (SB_DFFE).

17.39. Executing ICE40_OPT pass (performing simple optimizations).

17.39.1. Running ICE40 specific optimizations.

17.39.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
<suppressed ~129 debug messages>

17.39.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
<suppressed ~3465 debug messages>
Removed a total of 1155 cells.

17.39.4. Executing OPT_RMDFF pass (remove dff with constant values).

17.39.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 96 unused cells and 1915 unused wires.
<suppressed ~99 debug messages>

17.39.6. Rerunning OPT passes. (Removed registers in this run.)

17.39.7. Running ICE40 specific optimizations.

17.39.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
<suppressed ~9 debug messages>

17.39.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.39.10. Executing OPT_RMDFF pass (remove dff with constant values).

17.39.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..

17.39.12. Rerunning OPT passes. (Removed registers in this run.)

17.39.13. Running ICE40 specific optimizations.

17.39.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.

17.39.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.39.16. Executing OPT_RMDFF pass (remove dff with constant values).

17.39.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..

17.39.18. Finished OPT passes. (There is nothing left to do.)

17.40. Executing TECHMAP pass (map to technology primitives).

17.40.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

17.40.2. Continuing TECHMAP pass.
No more expansions possible.

17.41. Executing ABC pass (technology mapping using ABC).

17.41.1. Extracting gate netlist of module `\sobel' to `<abc-temp-dir>/input.blif'..
Extracted 349 gates and 547 wires to a netlist network with 196 inputs and 167 outputs.

17.41.1.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =     197.
ABC: Participating nodes from both networks       =     424.
ABC: Participating nodes from the first network   =     197. (  95.63 % of nodes)
ABC: Participating nodes from the second network  =     227. ( 110.19 % of nodes)
ABC: Node pairs (any polarity)                    =     197. (  95.63 % of names can be moved)
ABC: Node pairs (same polarity)                   =     173. (  83.98 % of names can be moved)
ABC: Total runtime =     0.01 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

17.41.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      410
ABC RESULTS:        internal signals:      184
ABC RESULTS:           input signals:      196
ABC RESULTS:          output signals:      167
Removing temp directory.
Removed 0 unused cells and 378 unused wires.

17.42. Executing TECHMAP pass (map to technology primitives).

17.42.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

17.42.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000001001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111101000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010111111111111 for cells of type $lut.
No more expansions possible.
<suppressed ~755 debug messages>
Removed 0 unused cells and 410 unused wires.

17.43. Executing HIERARCHY pass (managing design hierarchy).

17.43.1. Analyzing design hierarchy..
Top module:  \sobel

17.43.2. Analyzing design hierarchy..
Top module:  \sobel
Removed 0 unused modules.

17.44. Printing statistics.

=== sobel ===

   Number of wires:                519
   Number of wire bits:           1884
   Number of public wires:         260
   Number of public wire bits:    1515
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                512
     SB_CARRY                       88
     SB_DFF                          4
     SB_DFFE                        44
     SB_DFFESR                     109
     SB_DFFSR                        3
     SB_LUT4                       263
     SB_PLL40_PAD                    1

17.45. Executing CHECK pass (checking for obvious problems).
checking module sobel..
found and reported 0 problems.

17.46. Executing JSON backend.

Warnings: 33 unique messages, 34 total
End of script. Logfile hash: bad52a3bdf
CPU: user 0.70s system 0.01s, MEM: 28.47 MB total, 22.73 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 22% 22x opt_clean (0 sec), 19% 21x opt_expr (0 sec), ...
nextpnr-ice40 --up5k --package sg48 --json build/sobel.json --pcf icebreaker.pcf --asc build/sobel.asc
Info: constrained 'mclk_i' to bel 'X12/Y31/io1'
Info: constraining clock net 'mclk_i' to 12.00 MHz
Info: constrained 'rstn_i' to bel 'X16/Y0/io0'
Info: constrained 'uart_rxd_i' to bel 'X13/Y0/io1'
Info: constrained 'uart_txd_o' to bel 'X15/Y0/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:      149 LCs used as LUT4 only
Info:      114 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:       46 LCs used as DFF only
Info: Packing carries..
Info:       42 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info:   constrained PLL 'core_pll' to X12/Y31/pll_3
Info: Packing special functions..
Info: Packing PLLs..
Info:     Input frequency of PLL 'core_pll' is constrained to 12.0 MHz
Info:     VCO frequency of PLL 'core_pll' is constrained to 768.0 MHz
Info:     Derived frequency constraint of 24.0 MHz for net core_clk
Info: Promoting globals..
Info: promoting core_clk (fanout 160)
Info: promoting $abc$7864$auto$rtlil.cc:1969:NotGate$7654 [reset] (fanout 104)
Info: promoting $abc$7864$auto$dff2dffe.cc:175:make_patterns_logic$3930 [cen] (fanout 25)
Info: promoting $abc$7864$auto$dff2dffe.cc:158:make_patterns_logic$4594 [cen] (fanout 25)
Info: promoting $abc$7864$auto$dff2dffe.cc:175:make_patterns_logic$5447 [cen] (fanout 18)
Info: promoting $abc$7864$auto$dff2dffe.cc:175:make_patterns_logic$6126 [cen] (fanout 18)
Info: Constraining chains...
Info:       10 LCs used to legalise carry chains.
Info: Checksum: 0x5d5d8640

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x4de210fb

Info: Device utilisation:
Info: 	         ICESTORM_LC:   363/ 5280     6%
Info: 	        ICESTORM_RAM:     0/   30     0%
Info: 	               SB_IO:     4/   96     4%
Info: 	               SB_GB:     6/    8    75%
Info: 	        ICESTORM_PLL:     1/    1   100%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	        ICESTORM_DSP:     0/    8     0%
Info: 	      ICESTORM_HFOSC:     0/    1     0%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     0/    1     0%
Info: 	      ICESTORM_SPRAM:     0/    4     0%

Info: Placed 5 cells based on constraints.
Info: Creating initial analytic placement for 271 cells, random placement wirelen = 7410.
Info:     at initial placer iter 0, wirelen = 172
Info:     at initial placer iter 1, wirelen = 179
Info:     at initial placer iter 2, wirelen = 175
Info:     at initial placer iter 3, wirelen = 174
Info: Running main analytical placer.
Info:     at iteration #1, type ICESTORM_LC: wirelen solved = 177, spread = 887, legal = 1186; time = 0.00s
Info:     at iteration #1, type SB_GB: wirelen solved = 1157, spread = 1207, legal = 1266; time = 0.00s
Info:     at iteration #1, type ALL: wirelen solved = 175, spread = 882, legal = 1302; time = 0.00s
Info:     at iteration #2, type ICESTORM_LC: wirelen solved = 229, spread = 772, legal = 1267; time = 0.00s
Info:     at iteration #2, type SB_GB: wirelen solved = 1197, spread = 1247, legal = 1267; time = 0.00s
Info:     at iteration #2, type ALL: wirelen solved = 189, spread = 694, legal = 1252; time = 0.00s
Info:     at iteration #3, type ICESTORM_LC: wirelen solved = 252, spread = 746, legal = 1125; time = 0.00s
Info:     at iteration #3, type SB_GB: wirelen solved = 1059, spread = 1102, legal = 1135; time = 0.00s
Info:     at iteration #3, type ALL: wirelen solved = 179, spread = 702, legal = 1179; time = 0.00s
Info:     at iteration #4, type ICESTORM_LC: wirelen solved = 289, spread = 704, legal = 1134; time = 0.00s
Info:     at iteration #4, type SB_GB: wirelen solved = 1067, spread = 1118, legal = 1147; time = 0.00s
Info:     at iteration #4, type ALL: wirelen solved = 197, spread = 678, legal = 1167; time = 0.00s
Info:     at iteration #5, type ICESTORM_LC: wirelen solved = 275, spread = 806, legal = 1183; time = 0.00s
Info:     at iteration #5, type SB_GB: wirelen solved = 1116, spread = 1168, legal = 1190; time = 0.00s
Info:     at iteration #5, type ALL: wirelen solved = 195, spread = 743, legal = 1101; time = 0.00s
Info:     at iteration #6, type ICESTORM_LC: wirelen solved = 306, spread = 733, legal = 1202; time = 0.00s
Info:     at iteration #6, type SB_GB: wirelen solved = 1131, spread = 1181, legal = 1214; time = 0.00s
Info:     at iteration #6, type ALL: wirelen solved = 203, spread = 639, legal = 1170; time = 0.00s
Info:     at iteration #7, type ICESTORM_LC: wirelen solved = 311, spread = 728, legal = 1197; time = 0.00s
Info:     at iteration #7, type SB_GB: wirelen solved = 1124, spread = 1170, legal = 1205; time = 0.00s
Info:     at iteration #7, type ALL: wirelen solved = 249, spread = 713, legal = 1266; time = 0.00s
Info:     at iteration #8, type ICESTORM_LC: wirelen solved = 327, spread = 711, legal = 1077; time = 0.00s
Info:     at iteration #8, type SB_GB: wirelen solved = 1004, spread = 1054, legal = 1076; time = 0.00s
Info:     at iteration #8, type ALL: wirelen solved = 223, spread = 725, legal = 1297; time = 0.00s
Info:     at iteration #9, type ICESTORM_LC: wirelen solved = 358, spread = 855, legal = 1165; time = 0.00s
Info:     at iteration #9, type SB_GB: wirelen solved = 1085, spread = 1136, legal = 1164; time = 0.00s
Info:     at iteration #9, type ALL: wirelen solved = 265, spread = 706, legal = 1241; time = 0.00s
Info:     at iteration #10, type ICESTORM_LC: wirelen solved = 401, spread = 875, legal = 1186; time = 0.00s
Info:     at iteration #10, type SB_GB: wirelen solved = 1101, spread = 1152, legal = 1185; time = 0.00s
Info:     at iteration #10, type ALL: wirelen solved = 358, spread = 784, legal = 1318; time = 0.00s
Info: HeAP Placer Time: 0.08s
Info:   of which solving equations: 0.05s
Info:   of which spreading cells: 0.00s
Info:   of which strict legalisation: 0.02s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 127, wirelen = 1101
Info:   at iteration #5: temp = 0.000000, timing cost = 101, wirelen = 816
Info:   at iteration #10: temp = 0.000000, timing cost = 87, wirelen = 752
Info:   at iteration #15: temp = 0.000000, timing cost = 111, wirelen = 725
Info:   at iteration #20: temp = 0.000000, timing cost = 65, wirelen = 690
Info:   at iteration #20: temp = 0.000000, timing cost = 62, wirelen = 691 
Info: SA placement time 0.05s

Info: Max frequency for clock 'core_clk_$glb_clk': 46.24 MHz (PASS at 24.00 MHz)

Info: Max delay <async>                   -> posedge core_clk_$glb_clk: 5.06 ns
Info: Max delay posedge core_clk_$glb_clk -> <async>                  : 8.36 ns

Info: Slack histogram:
Info:  legend: * represents 2 endpoint(s)
Info:          + represents [1,2) endpoint(s)
Info: [ 20036,  22783) |*******************+
Info: [ 22783,  25530) |************************************************** 
Info: [ 25530,  28277) |***********+
Info: [ 28277,  31024) |************************************************************ 
Info: [ 31024,  33771) |*********************************** 
Info: [ 33771,  36518) |*********************************** 
Info: [ 36518,  39265) |****************************************+
Info: [ 39265,  42012) | 
Info: [ 42012,  44759) | 
Info: [ 44759,  47506) | 
Info: [ 47506,  50253) | 
Info: [ 50253,  53000) | 
Info: [ 53000,  55747) | 
Info: [ 55747,  58494) | 
Info: [ 58494,  61241) | 
Info: [ 61241,  63988) | 
Info: [ 63988,  66735) | 
Info: [ 66735,  69482) | 
Info: [ 69482,  72229) | 
Info: [ 72229,  74976) |+
Info: Checksum: 0xae2c55a1

Info: Routing..
Info: Setting up routing queue.
Info: Routing 1061 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       26        893 |   26   893 |        96|       0.06       0.06|
Info:       1128 |       57        991 |   31    98 |         0|       0.01       0.07|
Info: Routing complete.
Info: Router1 time 0.07s
Info: Checksum: 0xf89a63d0

Info: Critical path report for clock 'core_clk_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source $abc$7864$auto$blifparse.cc:492:parse_blif$7987_LC.O
Info:  1.8  3.2    Net uart_inst.uart_tx_inst.prescale_reg[0] budget 0.000000 ns (13,1) -> (12,1)
Info:                Sink $abc$7864$auto$blifparse.cc:492:parse_blif$8052_LC.I0
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:59
Info:                  ../../rtl/sobel/../../submodules/imports/uart.v:75
Info:                  ../../rtl/sobel/../../submodules/imports/uart_tx.v:70
Info:  1.3  4.4  Source $abc$7864$auto$blifparse.cc:492:parse_blif$8052_LC.O
Info:  1.8  6.2    Net $auto$alumacc.cc:474:replace_alu$2321.C[1] budget 0.000000 ns (12,1) -> (11,1)
Info:                Sink $nextpnr_ICESTORM_LC_0.I1
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:59
Info:                  ../../rtl/sobel/../../submodules/imports/uart.v:75
Info:                  ../../rtl/sobel/../../submodules/imports/uart_tx.v:86
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.7  6.9  Source $nextpnr_ICESTORM_LC_0.COUT
Info:  0.0  6.9    Net $nextpnr_ICESTORM_LC_0$O budget 0.000000 ns (11,1) -> (11,1)
Info:                Sink $auto$alumacc.cc:474:replace_alu$2321.slice[1].carry$CARRY.CIN
Info:  0.3  7.1  Source $auto$alumacc.cc:474:replace_alu$2321.slice[1].carry$CARRY.COUT
Info:  0.0  7.1    Net $auto$alumacc.cc:474:replace_alu$2321.C[2] budget 0.000000 ns (11,1) -> (11,1)
Info:                Sink $auto$alumacc.cc:474:replace_alu$2321.slice[2].carry$CARRY.CIN
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:59
Info:                  ../../rtl/sobel/../../submodules/imports/uart.v:75
Info:                  ../../rtl/sobel/../../submodules/imports/uart_tx.v:86
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.3  7.4  Source $auto$alumacc.cc:474:replace_alu$2321.slice[2].carry$CARRY.COUT
Info:  0.0  7.4    Net $auto$alumacc.cc:474:replace_alu$2321.C[3] budget 0.000000 ns (11,1) -> (11,1)
Info:                Sink $auto$alumacc.cc:474:replace_alu$2321.slice[3].carry$CARRY.CIN
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:59
Info:                  ../../rtl/sobel/../../submodules/imports/uart.v:75
Info:                  ../../rtl/sobel/../../submodules/imports/uart_tx.v:86
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.3  7.7  Source $auto$alumacc.cc:474:replace_alu$2321.slice[3].carry$CARRY.COUT
Info:  0.0  7.7    Net $auto$alumacc.cc:474:replace_alu$2321.C[4] budget 0.000000 ns (11,1) -> (11,1)
Info:                Sink $auto$alumacc.cc:474:replace_alu$2321.slice[4].carry$CARRY.CIN
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:59
Info:                  ../../rtl/sobel/../../submodules/imports/uart.v:75
Info:                  ../../rtl/sobel/../../submodules/imports/uart_tx.v:86
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.3  8.0  Source $auto$alumacc.cc:474:replace_alu$2321.slice[4].carry$CARRY.COUT
Info:  0.0  8.0    Net $auto$alumacc.cc:474:replace_alu$2321.C[5] budget 0.000000 ns (11,1) -> (11,1)
Info:                Sink $auto$alumacc.cc:474:replace_alu$2321.slice[5].carry$CARRY.CIN
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:59
Info:                  ../../rtl/sobel/../../submodules/imports/uart.v:75
Info:                  ../../rtl/sobel/../../submodules/imports/uart_tx.v:86
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.3  8.3  Source $auto$alumacc.cc:474:replace_alu$2321.slice[5].carry$CARRY.COUT
Info:  0.0  8.3    Net $auto$alumacc.cc:474:replace_alu$2321.C[6] budget 0.000000 ns (11,1) -> (11,1)
Info:                Sink $auto$alumacc.cc:474:replace_alu$2321.slice[6].carry$CARRY.CIN
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:59
Info:                  ../../rtl/sobel/../../submodules/imports/uart.v:75
Info:                  ../../rtl/sobel/../../submodules/imports/uart_tx.v:86
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.3  8.5  Source $auto$alumacc.cc:474:replace_alu$2321.slice[6].carry$CARRY.COUT
Info:  0.0  8.5    Net $auto$alumacc.cc:474:replace_alu$2321.C[7] budget 0.000000 ns (11,1) -> (11,1)
Info:                Sink $auto$alumacc.cc:474:replace_alu$2321.slice[7].carry$CARRY.CIN
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:59
Info:                  ../../rtl/sobel/../../submodules/imports/uart.v:75
Info:                  ../../rtl/sobel/../../submodules/imports/uart_tx.v:86
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.3  8.8  Source $auto$alumacc.cc:474:replace_alu$2321.slice[7].carry$CARRY.COUT
Info:  0.6  9.4    Net $auto$alumacc.cc:474:replace_alu$2321.C[8] budget 0.560000 ns (11,1) -> (11,2)
Info:                Sink $auto$alumacc.cc:474:replace_alu$2321.slice[8].carry$CARRY.CIN
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:59
Info:                  ../../rtl/sobel/../../submodules/imports/uart.v:75
Info:                  ../../rtl/sobel/../../submodules/imports/uart_tx.v:86
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.3  9.7  Source $auto$alumacc.cc:474:replace_alu$2321.slice[8].carry$CARRY.COUT
Info:  0.0  9.7    Net $auto$alumacc.cc:474:replace_alu$2321.C[9] budget 0.000000 ns (11,2) -> (11,2)
Info:                Sink $auto$alumacc.cc:474:replace_alu$2321.slice[9].carry$CARRY.CIN
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:59
Info:                  ../../rtl/sobel/../../submodules/imports/uart.v:75
Info:                  ../../rtl/sobel/../../submodules/imports/uart_tx.v:86
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.3  9.9  Source $auto$alumacc.cc:474:replace_alu$2321.slice[9].carry$CARRY.COUT
Info:  0.0  9.9    Net $auto$alumacc.cc:474:replace_alu$2321.C[10] budget 0.000000 ns (11,2) -> (11,2)
Info:                Sink $auto$alumacc.cc:474:replace_alu$2321.slice[10].carry$CARRY.CIN
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:59
Info:                  ../../rtl/sobel/../../submodules/imports/uart.v:75
Info:                  ../../rtl/sobel/../../submodules/imports/uart_tx.v:86
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.3 10.2  Source $auto$alumacc.cc:474:replace_alu$2321.slice[10].carry$CARRY.COUT
Info:  0.0 10.2    Net $auto$alumacc.cc:474:replace_alu$2321.C[11] budget 0.000000 ns (11,2) -> (11,2)
Info:                Sink $auto$alumacc.cc:474:replace_alu$2321.slice[11].carry$CARRY.CIN
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:59
Info:                  ../../rtl/sobel/../../submodules/imports/uart.v:75
Info:                  ../../rtl/sobel/../../submodules/imports/uart_tx.v:86
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.3 10.5  Source $auto$alumacc.cc:474:replace_alu$2321.slice[11].carry$CARRY.COUT
Info:  0.0 10.5    Net $auto$alumacc.cc:474:replace_alu$2321.C[12] budget 0.000000 ns (11,2) -> (11,2)
Info:                Sink $auto$alumacc.cc:474:replace_alu$2321.slice[12].carry$CARRY.CIN
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:59
Info:                  ../../rtl/sobel/../../submodules/imports/uart.v:75
Info:                  ../../rtl/sobel/../../submodules/imports/uart_tx.v:86
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.3 10.8  Source $auto$alumacc.cc:474:replace_alu$2321.slice[12].carry$CARRY.COUT
Info:  0.0 10.8    Net $auto$alumacc.cc:474:replace_alu$2321.C[13] budget 0.000000 ns (11,2) -> (11,2)
Info:                Sink $auto$alumacc.cc:474:replace_alu$2321.slice[13].carry$CARRY.CIN
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:59
Info:                  ../../rtl/sobel/../../submodules/imports/uart.v:75
Info:                  ../../rtl/sobel/../../submodules/imports/uart_tx.v:86
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.3 11.0  Source $auto$alumacc.cc:474:replace_alu$2321.slice[13].carry$CARRY.COUT
Info:  0.0 11.0    Net $auto$alumacc.cc:474:replace_alu$2321.C[14] budget 0.000000 ns (11,2) -> (11,2)
Info:                Sink $auto$alumacc.cc:474:replace_alu$2321.slice[14].carry$CARRY.CIN
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:59
Info:                  ../../rtl/sobel/../../submodules/imports/uart.v:75
Info:                  ../../rtl/sobel/../../submodules/imports/uart_tx.v:86
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.3 11.3  Source $auto$alumacc.cc:474:replace_alu$2321.slice[14].carry$CARRY.COUT
Info:  0.0 11.3    Net $auto$alumacc.cc:474:replace_alu$2321.C[15] budget 0.000000 ns (11,2) -> (11,2)
Info:                Sink $auto$alumacc.cc:474:replace_alu$2321.slice[15].carry$CARRY.CIN
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:59
Info:                  ../../rtl/sobel/../../submodules/imports/uart.v:75
Info:                  ../../rtl/sobel/../../submodules/imports/uart_tx.v:86
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.3 11.6  Source $auto$alumacc.cc:474:replace_alu$2321.slice[15].carry$CARRY.COUT
Info:  0.6 12.2    Net $auto$alumacc.cc:474:replace_alu$2321.C[16] budget 0.560000 ns (11,2) -> (11,3)
Info:                Sink $auto$alumacc.cc:474:replace_alu$2321.slice[16].carry$CARRY.CIN
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:59
Info:                  ../../rtl/sobel/../../submodules/imports/uart.v:75
Info:                  ../../rtl/sobel/../../submodules/imports/uart_tx.v:86
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.3 12.4  Source $auto$alumacc.cc:474:replace_alu$2321.slice[16].carry$CARRY.COUT
Info:  0.0 12.4    Net $auto$alumacc.cc:474:replace_alu$2321.C[17] budget 0.000000 ns (11,3) -> (11,3)
Info:                Sink $auto$alumacc.cc:474:replace_alu$2321.slice[17].carry$CARRY.CIN
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:59
Info:                  ../../rtl/sobel/../../submodules/imports/uart.v:75
Info:                  ../../rtl/sobel/../../submodules/imports/uart_tx.v:86
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.3 12.7  Source $auto$alumacc.cc:474:replace_alu$2321.slice[17].carry$CARRY.COUT
Info:  0.0 12.7    Net $auto$alumacc.cc:474:replace_alu$2321.C[18] budget 0.000000 ns (11,3) -> (11,3)
Info:                Sink $auto$alumacc.cc:474:replace_alu$2321.slice[18].carry$CARRY.CIN
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:59
Info:                  ../../rtl/sobel/../../submodules/imports/uart.v:75
Info:                  ../../rtl/sobel/../../submodules/imports/uart_tx.v:86
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.3 13.0  Source $auto$alumacc.cc:474:replace_alu$2321.slice[18].carry$CARRY.COUT
Info:  0.7 13.6    Net $nextpnr_ICESTORM_LC_1$I3 budget 0.660000 ns (11,3) -> (11,3)
Info:                Sink $nextpnr_ICESTORM_LC_1.I3
Info:  0.9 14.5  Source $nextpnr_ICESTORM_LC_1.O
Info:  1.8 16.3    Net $abc$7864$auto$alumacc.cc:491:replace_alu$2323[18] budget 17.957001 ns (11,3) -> (11,4)
Info:                Sink $abc$7864$auto$blifparse.cc:492:parse_blif$7904_LC.I2
Info:  1.2 17.5  Source $abc$7864$auto$blifparse.cc:492:parse_blif$7904_LC.O
Info:  1.8 19.2    Net $abc$7864$auto$dff2dffe.cc:175:make_patterns_logic$6814 budget 5.985000 ns (11,4) -> (12,3)
Info:                Sink $abc$7864$auto$blifparse.cc:492:parse_blif$7903_LC.I2
Info:  1.2 20.5  Source $abc$7864$auto$blifparse.cc:492:parse_blif$7903_LC.O
Info:  2.4 22.9    Net $abc$7864$auto$dff2dffe.cc:175:make_patterns_logic$6173 budget 5.985000 ns (12,3) -> (12,3)
Info:                Sink $abc$7864$auto$blifparse.cc:492:parse_blif$7988_LC.CEN
Info:  0.1 23.0  Setup $abc$7864$auto$blifparse.cc:492:parse_blif$7988_LC.CEN
Info: 11.7 ns logic, 11.3 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge core_clk_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source rstn_i$sb_io.D_IN_0
Info:  4.3  4.3    Net rstn_i$SB_IO_IN budget 40.430000 ns (16,0) -> (10,5)
Info:                Sink $auto$simplemap.cc:420:simplemap_dff$2417_DFFLC.I0
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:42
Info:                  ../../rtl/sobel/../../submodules/imports/sync2.sv:6
Info:  1.2  5.6  Setup $auto$simplemap.cc:420:simplemap_dff$2417_DFFLC.I0
Info: 1.2 ns logic, 4.3 ns routing

Info: Critical path report for cross-domain path 'posedge core_clk_$glb_clk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source $abc$7864$auto$blifparse.cc:492:parse_blif$7866_LC.O
Info:  3.0  4.3    Net $abc$7864$auto$ice40_ffinit.cc:141:execute$7650 budget 40.330002 ns (11,3) -> (15,2)
Info:                Sink $abc$7864$auto$blifparse.cc:492:parse_blif$8027_LC.I0
Info:  1.3  5.6  Source $abc$7864$auto$blifparse.cc:492:parse_blif$8027_LC.O
Info:  2.4  8.0    Net uart_txd_o$SB_IO_OUT budget 40.328999 ns (15,2) -> (15,0)
Info:                Sink uart_txd_o$sb_io.D_OUT_0
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:13
Info: 2.7 ns logic, 5.4 ns routing

Info: Max frequency for clock 'core_clk_$glb_clk': 43.47 MHz (PASS at 24.00 MHz)

Info: Max delay <async>                   -> posedge core_clk_$glb_clk: 5.57 ns
Info: Max delay posedge core_clk_$glb_clk -> <async>                  : 8.03 ns

Info: Slack histogram:
Info:  legend: * represents 2 endpoint(s)
Info:          + represents [1,2) endpoint(s)
Info: [ 18661,  21493) |*****+
Info: [ 21493,  24325) |******************+
Info: [ 24325,  27157) |**********************+
Info: [ 27157,  29989) |*******************************+
Info: [ 29989,  32821) |************************************************************ 
Info: [ 32821,  35653) |*************************+
Info: [ 35653,  38485) |************************************************************ 
Info: [ 38485,  41317) | 
Info: [ 41317,  44149) | 
Info: [ 44149,  46981) | 
Info: [ 46981,  49813) | 
Info: [ 49813,  52645) | 
Info: [ 52645,  55477) | 
Info: [ 55477,  58309) | 
Info: [ 58309,  61141) | 
Info: [ 61141,  63973) | 
Info: [ 63973,  66805) | 
Info: [ 66805,  69637) | 
Info: [ 69637,  72469) | 
Info: [ 72469,  75301) |+

Info: Program finished normally.
icepack build/sobel.asc build/sobel.bin
make: Leaving directory '/workspace/syn/icebreaker'
