Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (win64) Build 1215546 Mon Apr 27 19:22:08 MDT 2015
| Date         : Sun Jul 26 19:15:42 2015
| Host         : Thi3fLaptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   437 |
| Minimum Number of register sites lost to control set restrictions |  1110 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1850 |          562 |
| No           | No                    | Yes                    |             254 |           97 |
| No           | Yes                   | No                     |            1993 |          797 |
| Yes          | No                    | No                     |            1696 |          614 |
| Yes          | No                    | Yes                    |             196 |           44 |
| Yes          | Yes                   | No                     |            1669 |          610 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|               Clock Signal               |                                                                                                                            Enable Signal                                                                                                                           |                                                                                                          Set/Reset Signal                                                                                                          | Slice Load Count | Bel Load Count |
+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                |                                                                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/axi_ethernetlite_0/U0/C      |                                                                                                                                                                                                                                                                    | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                           |                1 |              1 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/R                                                                                                                                                                 |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_reg_n_0                                                                                                     |                1 |              1 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                           |                1 |              1 |
|  dbg_hub/inst/UPDATE_temp                |                                                                                                                                                                                                                                                                    | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/AR[0]                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/axi_ethernetlite_0/U0/C0_out |                                                                                                                                                                                                                                                                    | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                           |                1 |              1 |
| ~design_1_i/mdm_1/U0/Ext_JTAG_DRCK       | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CE                                                                                                                                                                                                                  | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/D                                                                                                                                                                                   |                1 |              1 |
|  dbg_hub/inst/idrck                      |                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                    |                1 |              1 |
| ~design_1_i/mdm_1/U0/Ext_JTAG_UPDATE     |                                                                                                                                                                                                                                                                    | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay_i_1_n_0                                                                                                                                                  |                1 |              1 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                         | design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                |                1 |              1 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_13_out                                                                                                                                                                           |                1 |              1 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_14_out                                                                                                                                                                           |                1 |              1 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                     |                1 |              1 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_44                                                                                                                                              |                                                                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                               |                1 |              1 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                 |                1 |              1 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                         | design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                |                1 |              1 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                |                                                                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_cmd_i_reg_n_0                                                                                                      |                1 |              1 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                    |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                     |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i_reg_n_0                                                                                                     |                1 |              1 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld[1]                                                                                                                                                                                      |                                                                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                    |                1 |              1 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                           | design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                |                1 |              1 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                           |                1 |              1 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_rep[0].fifoaddr_reg[0]                                                                              |                                                                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                                                                                                   |                1 |              1 |
|  dbg_hub/inst/idrck                      |                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                    |                1 |              1 |
|  design_1_i/axi_ethernetlite_0/U0/C      |                                                                                                                                                                                                                                                                    | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                |                1 |              2 |
|  design_1_i/axi_ethernetlite_0/U0/C      |                                                                                                                                                                                                                                                                    | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0          |                1 |              2 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                |                1 |              2 |
|  design_1_i/axi_ethernetlite_0/U0/C0_out |                                                                                                                                                                                                                                                                    | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/Rst0                                                                                                                                                      |                1 |              2 |
|  design_1_i/axi_ethernetlite_0/U0/C0_out |                                                                                                                                                                                                                                                                    | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                  |                1 |              2 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0       |                1 |              2 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/psram_ip_0/U0/psram_ip_v1_0_S00_AXI_inst/axi_arlen[7]_i_1_n_0                                                                                                                                                                                           | design_1_i/psram_ip_0/U0/psram_ip_v1_0_S00_AXI_inst/AsyncPSRAMinst/SR[0]                                                                                                                                                           |                1 |              2 |
|  dbg_hub/inst/idrck                      | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[1]                                                                                                                                                                                                            |                                                                                                                                                                                                                                    |                1 |              2 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0                                |                1 |              2 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/CDC_FIFO_RST/scndry_out                                                                                                                                         |                1 |              2 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                   |                1 |              2 |
|  dbg_hub/inst/idrck                      |                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                   |                1 |              2 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                           |                2 |              2 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                             |                1 |              2 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/p_1_in                                                                                                                                                        |                                                                                                                                                                                                                                    |                2 |              2 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state[3]_i_1__0_n_0                                                                                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SR[0]                                                                                              |                2 |              3 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state[3]_i_1__1_n_0                                                                                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SR[0]                                                                                              |                2 |              3 |
|  design_1_i/axi_ethernetlite_0/U0/C0_out |                                                                                                                                                                                                                                                                    | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0       |                2 |              3 |
|  dbg_hub/inst/idrck                      | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_en_reg_1                                                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                    |                1 |              3 |
|  dbg_hub/inst/idrck                      | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_en_reg_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                    |                1 |              3 |
|  dbg_hub/inst/idrck                      |                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0                                |                1 |              3 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                  |                1 |              3 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0          |                3 |              3 |
|  dbg_hub/inst/idrck                      | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_en_reg_1                                                                                                                                                                                                                 |                                                                                                                                                                                                                                    |                1 |              3 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld[1]                                                                                                                                                                                           |                                                                                                                                                                                                                                    |                2 |              3 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE     |                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                    |                2 |              3 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_1_n_0                                                                                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                  |                2 |              3 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/clear                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/clear                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/clear                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                                                           |                1 |              4 |
|  dbg_hub/inst/idrck                      |                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/clear                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                                                                           |                1 |              4 |
|  dbg_hub/inst/idrck                      |                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[3][0]                                                                                                                                                                      |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/clear                                                                                                                                                           |                1 |              4 |
|  dbg_hub/inst/idrck                      |                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                                                      |                2 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/clear                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/DATA_INB[0]                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/addr_Tag_Bits_reg[7][0]                                                                                                    |                2 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/clear                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/clear                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/clear                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/clear                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/psram_ip_0/U0/psram_ip_v1_0_S00_AXI_inst/AsyncPSRAMinst/mem_oen_i_i_1_n_0                                                                                                                                                                               | design_1_i/psram_ip_0/U0/psram_ip_v1_0_S00_AXI_inst/AsyncPSRAMinst/SR[0]                                                                                                                                                           |                2 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/clear                                                                                                                                                           |                1 |              4 |
| ~design_1_i/mdm_1/U0/Ext_JTAG_UPDATE     |                                                                                                                                                                                                                                                                    | design_1_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/clear                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/clear                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/clear                                                                                                                                                           |                1 |              4 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK       | design_1_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                                                                                       | design_1_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/clear                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/clear                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/clear                                                                                                                                                           |                1 |              4 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE     | design_1_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                            | design_1_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/clear                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/clear                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/clear                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/clear                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/clear                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/p_3_out                                                                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                     |                2 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1_n_0                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                     |                2 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/E[0]                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                     |                3 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/clear                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out3        | design_1_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[0].MUXCY_L_I_i_2_n_0                                                                                                                                                              |                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out3        | design_1_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/D[0]                                                                                                                                                                                            | design_1_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[3].FDRE_I_0                                                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_FDSE/Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[3] | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_FDSE/SR[0]                |                2 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/clear                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/flush_pipe                                                                                                                                                                  |                3 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld[1]                                                                                                                                                                                           |                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/rdDestAddrNib_D_t_q_reg[0]_0[0] |                2 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                       |                2 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/curr_read_block_reg[3]_0[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/SR[0]                           |                2 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/clear                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                             |                2 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                                                      |                2 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/clear                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/clear                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/clear                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_FDSE/E[0]                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                     |                2 |              4 |
|  dbg_hub/inst/idrck                      | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_en_reg                                                                                                                                                                                                                   |                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                             | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1_n_0                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/CE042_out                                                                                                                                                                                       | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[0]_0                                                                                                                        |                2 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/mac_addr_ram_we                                                                                                                                                                           |                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/status_reg_reg[0]                                                                                                                                                                         | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/status_reg_reg[5]                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/CE                                                                                                                                                                                        | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/txComboBusFifoWrCntRst                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/CE_1                                                                                                                                                                                      | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/SS[0]                                                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/MDIO_GEN.MDIO_IF_I/FSM_sequential_mdio_state[3]_i_1_n_0                                                                                                                                                                   | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/SS[0]                                                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot[1]_i_1_n_0                                                                                                                                                    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/clear                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                               |                                                                                                                                                                                                                                    |                2 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/E[0]                                                                                                                                                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                         |                2 |              5 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/RX_FIFO_Reset                                                                                                       |                2 |              5 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                   |                3 |              5 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/TX_FIFO_Reset                                                                                                       |                2 |              5 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_i_reg[30][0]                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                     |                4 |              5 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[4]_i_1__0_n_0                                                                                                      | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                 |                2 |              5 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                |                2 |              5 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                |                                                                                                                                                                                                                                    |                5 |              5 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_rep[0].fifoaddr[4]_i_1_n_0                                                                                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/count[0]_i_1_n_0                                                                                                                                                            | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/SS[0]                                                                                                                                       |                2 |              5 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL/inst_deferral_state/count_reg[0][0]                                                                                                                                                       | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/SS[0]                                                                                                                                       |                1 |              5 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL/inst_deferral_state/E[0]                                                                                                                                                                  | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/SS[0]                                                                                                                                       |                1 |              5 |
|  design_1_i/axi_ethernetlite_0/U0/C0_out |                                                                                                                                                                                                                                                                    | design_1_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/scndry_out                                                                                                                                                                 |                2 |              5 |
|  design_1_i/axi_ethernetlite_0/U0/C0_out | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                      | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                  |                1 |              5 |
|  design_1_i/clk_wiz_1/U0/clk_out3        | design_1_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/Q[0]                                                                                                                                                                                                                   | design_1_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[3].FDRE_I_0                                                                                                                                       |                3 |              5 |
|  design_1_i/clk_wiz_1/U0/clk_out3        | design_1_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/tx_in_reg_en                                                                                                                                                                                                           | design_1_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[3].FDRE_I_0                                                                                                                                       |                3 |              5 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write[4]_i_1_n_0                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                     |                2 |              5 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[0]_0                                                                                                                        |                3 |              5 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                  |                2 |              6 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[5]_i_1_n_0                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                 |                2 |              6 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/psram_ip_0/U0/psram_ip_v1_0_S00_AXI_inst/AsyncPSRAMinst/MEM_UBN_i_1_n_0                                                                                                                                                                                 | design_1_i/psram_ip_0/U0/psram_ip_v1_0_S00_AXI_inst/AsyncPSRAMinst/SR[0]                                                                                                                                                           |                2 |              6 |
|  dbg_hub/inst/idrck                      |                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                           |                2 |              6 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK       | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count[0]__0_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                    |                2 |              6 |
|  dbg_hub/inst/idrck                      |                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT_reg[5][0]                                                                                                                                                                            |                1 |              6 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK       | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1[15]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                    |                2 |              6 |
|  design_1_i/axi_ethernetlite_0/U0/C      |                                                                                                                                                                                                                                                                    | design_1_i/axi_ethernetlite_0/U0/BUS_RST_RX_SYNC_CORE_I/scndry_out                                                                                                                                                                 |                2 |              6 |
|  design_1_i/axi_ethernetlite_0/U0/C      |                                                                                                                                                                                                                                                                    | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/CDC_FIFO_RST/scndry_out                                                                                                                                         |                2 |              6 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                       |                2 |              6 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/E[0]                                                                                                                                                                                              | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                  |                2 |              6 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[9]_i_1_n_0                                                                                                                                                        |                2 |              6 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/MDIO_GEN.MDIO_IF_I/clk_cnt[5]_i_1_n_0                                                                                                                                                                                     | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/SS[0]                                                                                                                                       |                3 |              6 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                                       |                3 |              6 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                             |                2 |              6 |
|  dbg_hub/inst/idrck                      |                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                          |                2 |              7 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                    | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                         |                2 |              7 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performace_Debug_Control.dbg_hit_reg[2]                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                     |                4 |              7 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/psram_ip_0/U0/psram_ip_v1_0_S00_AXI_inst/AsyncPSRAMinst/SR[0]                                                                                                                                                           |                5 |              7 |
|  design_1_i/clk_wiz_1/U0/clk_out3        |                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                    |                3 |              7 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/Rst0                                                                                                                                                      |                4 |              7 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/psram_ip_0/U0/psram_ip_v1_0_S00_AXI_inst/AsyncPSRAMinst/waitcount[6]_i_2_n_0                                                                                                                                                                            | design_1_i/psram_ip_0/U0/psram_ip_v1_0_S00_AXI_inst/AsyncPSRAMinst/waitcount[6]_i_1_n_0                                                                                                                                            |                3 |              7 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                  |                3 |              7 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                       |                2 |              7 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                    | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                       |                1 |              7 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/pkt_length_cnt[6]_i_1_n_0                                                                                                                                         |                4 |              7 |
|  dbg_hub/inst/idrck                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                           |                2 |              8 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[2].address_hit_I/Compare[0].SRLC16E_I/Performace_Debug_Control.ex_dbg_hit_reg[2]_0                                           |                                                                                                                                                                                                                                    |                7 |              8 |
|  design_1_i/axi_ethernetlite_0/U0/C0_out | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1_reg[3][0]                                    | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                  |                2 |              8 |
|  design_1_i/axi_ethernetlite_0/U0/C      | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                      |                                                                                                                                                                                                                                    |                1 |              8 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[7]_i_1_n_0                                                                                                                                                                           | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                |                3 |              8 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                  |                                                                                                                                                                                                                                    |                1 |              8 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[8].LOAD_REG_I                                                                                                                                                                                     | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[0]_0                                                                                                                        |                3 |              8 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[24].LOAD_REG_I                                                                                                                                                                                    | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[0]_0                                                                                                                        |                4 |              8 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[16].LOAD_REG_I_0                                                                                                                                                                                  | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[0]_0                                                                                                                        |                2 |              8 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK       | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                        |                                                                                                                                                                                                                                    |                3 |              8 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE     | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1[0]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                    |                2 |              8 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[0].SRLC16E_I/SRL16_En                                                                               |                                                                                                                                                                                                                                    |                7 |              8 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].address_hit_I/Compare[0].SRLC16E_I/Performace_Debug_Control.ex_dbg_hit_reg[1]_0                                           |                                                                                                                                                                                                                                    |                7 |              8 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/psram_ip_0/U0/psram_ip_v1_0_S00_AXI_inst/axi_awaddr1                                                                                                                                                                                                    | design_1_i/psram_ip_0/U0/psram_ip_v1_0_S00_AXI_inst/axi_awlen_cntr[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/gic0.gc0.count_reg[3][0]                                                                                                                                                                  |                                                                                                                                                                                                                                    |                1 |              8 |
|  dbg_hub/inst/idrck                      |                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/gc0.count_reg[3][0]                                                                                                                                                                               | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                  |                2 |              8 |
| ~design_1_i/mdm_1/U0/Ext_JTAG_UPDATE     | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                    |                2 |              8 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/CE028_out                                                                                                                                                                                       | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[0]_0                                                                                                                        |                4 |              8 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/axi_mem_intercon/xbar/inst/gen_master_slots[1].reg_slice_mi/reset                                                                                                                                                       |                2 |              8 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/psram_ip_0/U0/psram_ip_v1_0_S00_AXI_inst/axi_araddr1                                                                                                                                                                                                    | design_1_i/psram_ip_0/U0/psram_ip_v1_0_S00_AXI_inst/axi_arlen_cntr[7]_i_1_n_0                                                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[0].LOAD_REG_I                                                                                                                                                                                     | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[0]_0                                                                                                                        |                3 |              8 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gc0.count_reg[3][0]                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                       |                5 |              8 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                        |                                                                                                                                                                                                                                    |                1 |              8 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/CE                                                                                                                                                                                              | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[0]_0                                                                                                                        |                4 |              9 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/psram_ip_0/U0/psram_ip_v1_0_S00_AXI_inst/AsyncPSRAMinst/ce_cycle_counter[8]_i_2_n_0                                                                                                                                                                     | design_1_i/psram_ip_0/U0/psram_ip_v1_0_S00_AXI_inst/AsyncPSRAMinst/ce_cycle_counter0                                                                                                                                               |                4 |              9 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                     | design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                  |                2 |             10 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                     | design_1_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                            |                2 |             10 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/read_addr_reg[9]_0[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                    |                4 |             10 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/E[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                    |                2 |             10 |
|  dbg_hub/inst/idrck                      | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET_reg[15][0]                                                                                                                                                                                                             | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/AR[0]                                                                                                                                                                                          |                4 |             10 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                               | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                   |                3 |             10 |
|  design_1_i/axi_ethernetlite_0/U0/C      |                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                    |                3 |             10 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.bus2ip_addr_i[12]_i_1_n_0                                                                                                                                                                      | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/SS[0]                                                                                                                                       |                3 |             11 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/MDIO_GEN.mdio_reg_addr_reg[4][0]                                                                                                                                                                                | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/SS[0]                                                                                                                                       |                2 |             11 |
|  dbg_hub/inst/idrck                      |                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                    |                8 |             11 |
|  design_1_i/axi_ethernetlite_0/U0/C      | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                      | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][1]                              |                3 |             12 |
|  dbg_hub/inst/idrck                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][1]                                                       |                2 |             12 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/gic0.gc0.count_reg[3][0]                                                                                                                                                                  | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                           |                2 |             12 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/rx_addr_en                                                 | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/rxbuffer_addr_reg[11]                                                                                                                                             |                3 |             12 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                                                    |                2 |             12 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/CE_0                                                                                                                                                                                      | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/txComboNibbleCntRst                                                                                                                                       |                3 |             12 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/E[0]                                                                                                                                                                                      | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/SS[0]                                                                                                                                       |                4 |             12 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/tx_addr_en                                                                                                                                                                                | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/txbuffer_addr_reg[11]                                                                                                                                     |                3 |             12 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                               |                6 |             12 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                      |                5 |             12 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/current_state[0]                                                                                                                                                |                4 |             15 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/current_state[0]                                                                                                                                                |                4 |             15 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/current_state[0]                                                                                                                                                |                5 |             15 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state[0]                                                                                                                                                 |                5 |             15 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/current_state[0]                                                                                                                                                |                7 |             15 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/current_state[0]                                                                                                                                                |                5 |             15 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state[0]                                                                                                                                                 |                4 |             15 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/current_state[0]                                                                                                                                                 |                4 |             15 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/current_state[0]                                                                                                                                                |                6 |             15 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/current_state[0]                                                                                                                                                 |                4 |             15 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/current_state[0]                                                                                                                                                |                5 |             15 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/current_state[0]                                                                                                                                                 |                5 |             15 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/current_state[0]                                                                                                                                                |                5 |             15 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/current_state[0]                                                                                                                                                          |                5 |             15 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/current_state[0]                                                                                                                                                |                5 |             15 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/current_state[0]                                                                                                                                                 |                6 |             15 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/current_state[0]                                                                                                                                                |                5 |             15 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/current_state[0]                                                                                                                                                |                4 |             15 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/current_state[0]                                                                                                                                                |                4 |             15 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/current_state[0]                                                                                                                                                 |                5 |             15 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/current_state[0]                                                                                                                                                |                6 |             15 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/current_state[0]                                                                                                                                                |                5 |             15 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/current_state[0]                                                                                                                                                |                6 |             15 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state[0]                                                                                                                                                 |                5 |             15 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/current_state[0]                                                                                                                                                |                5 |             15 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/current_state[0]                                                                                                                                                |                6 |             15 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/current_state[0]                                                                                                                                                |                5 |             15 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/current_state[0]                                                                                                                                                |                4 |             15 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/current_state[0]                                                                                                                                                |                5 |             15 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/current_state[0]                                                                                                                                                |                4 |             15 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/current_state[0]                                                                                                                                                |                5 |             15 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/current_state[0]                                                                                                                                                |                6 |             15 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/current_state[0]                                                                                                                                                |                5 |             15 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/current_state[0]                                                                                                                                                |                5 |             15 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/current_state[0]                                                                                                                                                 |                5 |             15 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state[0]                                                                                                                                                |                5 |             15 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/current_state[0]                                                                                                                                                 |                5 |             15 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state[0]                                                                                                                                                |                5 |             15 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state[0]                                                                                                                                                |                5 |             15 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/current_state[0]                                                                                                                                                |                5 |             15 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/current_state[0]                                                                                                                                                |                4 |             15 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/current_state[0]                                                                                                                                                |                5 |             15 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state[0]                                                                                                                                                 |                4 |             15 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/current_state[0]                                                                                                                                                |                4 |             15 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/current_state[0]                                                                                                                                                |                6 |             15 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/current_state[0]                                                                                                                                                |                6 |             15 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state[0]                                                                                                                                                |                6 |             15 |
|  design_1_i/axi_ethernetlite_0/U0/C      |                                                                                                                                                                                                                                                                    | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][0]                              |                4 |             16 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                             |                                                                                                                                                                                                                                    |                4 |             16 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                    |                6 |             16 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/imm_reg_reg[15]_0[0]                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                     |                9 |             16 |
|  design_1_i/axi_ethernetlite_0/U0/C0_out |                                                                                                                                                                                                                                                                    | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                  |                3 |             16 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                          |                7 |             16 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/psram_ip_0/U0/psram_ip_v1_0_S00_AXI_inst/AsyncPSRAMinst/mem_data_wr_reg[0][0]                                                                                                                                                                           | design_1_i/psram_ip_0/U0/psram_ip_v1_0_S00_AXI_inst/AsyncPSRAMinst/SR[0]                                                                                                                                                           |                8 |             16 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/E[0]                                                                                                                                                                                                            | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/SS[0]                                                                                                                                       |                3 |             16 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/MDIO_GEN.mdio_data_out_reg[15][0]                                                                                                                                                                               |                                                                                                                                                                                                                                    |                7 |             16 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/MDIO_GEN.mdio_wr_data_reg_reg[15][0]                                                                                                                                                                            | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/SS[0]                                                                                                                                       |                5 |             16 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/ping_pkt_lenth_reg[15][0]                                                                                                                                                                                       | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/SS[0]                                                                                                                                       |                6 |             16 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                |                                                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                           |                5 |             16 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/psram_ip_0/U0/psram_ip_v1_0_S00_AXI_inst/AsyncPSRAMinst/mem_data_rd_i[15]_i_1_n_0                                                                                                                                                                       | design_1_i/psram_ip_0/U0/psram_ip_v1_0_S00_AXI_inst/AsyncPSRAMinst/SR[0]                                                                                                                                                           |                8 |             16 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                    |                8 |             16 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                    |                8 |             16 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                    |               10 |             16 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                    |               10 |             16 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                    |                6 |             16 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                    |                6 |             16 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                    |               10 |             16 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                    |                8 |             16 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                    |               12 |             16 |
|  dbg_hub/inst/idrck                      |                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                           |                4 |             16 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                    |                7 |             16 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                    |                7 |             16 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                    |                8 |             16 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                           |                4 |             16 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                  |                5 |             16 |
|  dbg_hub/inst/idrck                      | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/E[0]                                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                                                      |                2 |             16 |
|  dbg_hub/inst/idrck                      | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15]_0[0]                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                                                      |                3 |             16 |
|  dbg_hub/inst/idrck                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[15]                                                                |                                                                                                                                                                                                                                    |                3 |             16 |
|  dbg_hub/inst/idrck                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[0][0]                                                          |                                                                                                                                                                                                                                    |                5 |             16 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                    |                7 |             16 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                      | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                         |                4 |             17 |
|  dbg_hub/inst/idrck                      |                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][0]                                                       |                5 |             17 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                    |                5 |             17 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                    |                5 |             17 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                                                    |                7 |             18 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                    |                4 |             18 |
|  dbg_hub/inst/idrck                      | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                    |                3 |             18 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/psram_ip_0/U0/psram_ip_v1_0_S00_AXI_inst/AsyncPSRAMinst/last_page_read[18]_i_1_n_0                                                                                                                                                                      | design_1_i/psram_ip_0/U0/psram_ip_v1_0_S00_AXI_inst/AsyncPSRAMinst/SR[0]                                                                                                                                                           |                4 |             19 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/addr_Tag_Bits_reg[7][0]                                                                                                                                    |                                                                                                                                                                                                                                    |               11 |             20 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB36_I1/E[0]                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                     |               11 |             20 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Read_Req_Granted                                                                                       |                                                                                                                                                                                                                                    |                6 |             20 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Read_Req_Granted                                                                                                                                           |                                                                                                                                                                                                                                    |                5 |             20 |
|  design_1_i/axi_ethernetlite_0/U0/C0_out |                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                    |                6 |             21 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_FDSE/SR[0]                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                     |                8 |             21 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_Latch_AS_Logic_1.AND2B1L_I1/E[0]                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                     |                8 |             21 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/psram_ip_0/U0/psram_ip_v1_0_S00_AXI_inst/axi_awaddr[23]_i_1_n_0                                                                                                                                                                                         | design_1_i/psram_ip_0/U0/psram_ip_v1_0_S00_AXI_inst/AsyncPSRAMinst/SR[0]                                                                                                                                                           |               10 |             22 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/psram_ip_0/U0/psram_ip_v1_0_S00_AXI_inst/AsyncPSRAMinst/mem_addr_out_i[22]_i_2_n_0                                                                                                                                                                      | design_1_i/psram_ip_0/U0/psram_ip_v1_0_S00_AXI_inst/AsyncPSRAMinst/SR[0]                                                                                                                                                           |                6 |             23 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/psram_ip_0/U0/psram_ip_v1_0_S00_AXI_inst/AsyncPSRAMinst/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                    |                7 |             23 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/psram_ip_0/U0/psram_ip_v1_0_S00_AXI_inst/axi_araddr[23]_i_1_n_0                                                                                                                                                                                         | design_1_i/psram_ip_0/U0/psram_ip_v1_0_S00_AXI_inst/AsyncPSRAMinst/SR[0]                                                                                                                                                           |                9 |             23 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                              |                7 |             23 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK       |                                                                                                                                                                                                                                                                    | design_1_i/mdm_1/U0/MDM_Core_I1/shift_n_reset                                                                                                                                                                                      |                6 |             23 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                    |                3 |             24 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_36                                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                     |               15 |             24 |
|  dbg_hub/inst/idrck                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               |                                                                                                                                                                                                                                    |                3 |             24 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                    |                7 |             25 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                    |                8 |             25 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                    |                9 |             25 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                    |                7 |             25 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                    |                8 |             25 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                    |                8 |             25 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                    |                8 |             25 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                    |                7 |             25 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                    |                9 |             25 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                    |                6 |             25 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                    |                8 |             25 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                    |                7 |             25 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                    |                7 |             25 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                    |                7 |             25 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                    |                9 |             25 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                    |                7 |             25 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                    |                7 |             25 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                    |                7 |             25 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                    |                7 |             25 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                    |                8 |             25 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                    |                7 |             25 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                    |                7 |             25 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                    |                7 |             25 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                    |                8 |             25 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                    |                7 |             25 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                    |                7 |             25 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                    |                9 |             25 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                    |                8 |             25 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                    |                7 |             25 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                    |                7 |             25 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                    |                8 |             25 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                    |                8 |             25 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                   |                9 |             25 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                    |                9 |             25 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                    |                7 |             25 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                    |               10 |             25 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                    |                8 |             25 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                    |                8 |             25 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                    |                8 |             25 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                    |                8 |             25 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                    |                7 |             25 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                    |                6 |             25 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                    |               12 |             27 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                 | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                      |                8 |             27 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                    |                6 |             28 |
|  dbg_hub/inst/idrck                      | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[27]                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                    |                4 |             28 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/MUXCY_I/valid_addr_strobe_q_reg                                                                                                         |                                                                                                                                                                                                                                    |               14 |             30 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB36_I1/Read_Req                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                     |                7 |             31 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB36_I1/Using_AXI.M_AXI_ARLEN_reg[0]                                                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                     |               13 |             31 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                     |                9 |             32 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                             |                                                                                                                                                                                                                                    |               25 |             32 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Use_DLMB.wb_dlmb_valid_read_data_reg[31][0]                                                                                                                                 |               24 |             32 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_44                                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                           |               13 |             32 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                  |                                                                                                                                                                                                                                    |               12 |             32 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/arready_i1                                                                                                                                                                                                      | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/SS[0]                                                                                                                                       |               16 |             32 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_36                                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/SR[0]                                                                                                                                                                       |               13 |             32 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/if_pc_reg[0][0]                                                                                                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                     |               11 |             32 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/E[0]                                                                                                                                                                                        | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[0]_0                                                                                                                        |                6 |             32 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]_0[0]                                                                                                                                                         | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[0]_0                                                                                                                        |                7 |             32 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/E[0]                                                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                     |               27 |             32 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                                 | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                       |               32 |             32 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/LOAD_REG_GEN[16].LOAD_REG_I[0]                                                                                                                                                                  | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[0]_0                                                                                                                        |               11 |             32 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/nibData_reg[0][0]                                                                                                                                                                         | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/nibData_reg[0]_0[0]                                                                                                                                       |                7 |             32 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/rxCrcEn_d1                                                                                                                                                                                                      | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/crc_local_reg[31][0]                                                                                                                                              |               10 |             32 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                                                                                |                                                                                                                                                                                                                                    |                9 |             32 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                   | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                         |               14 |             32 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/mem_pc_i_reg[0][0]                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                     |                7 |             32 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_FDSE/Write_Data_Valid                                     |                                                                                                                                                                                                                                    |                4 |             32 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                        |                                                                                                                                                                                                                                    |                8 |             33 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                    |                7 |             33 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                 |                8 |             33 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_36                                                                                                                                              |                                                                                                                                                                                                                                    |               11 |             34 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                                                                                                          |                                                                                                                                                                                                                                    |                9 |             34 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/p_1_in                                                                                                                                                        |                                                                                                                                                                                                                                    |                9 |             34 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                 |               16 |             38 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                 |               10 |             40 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                    |                9 |             41 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                    |               10 |             41 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/Q[1]                                                                                                                                                                            |               25 |             47 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                    |               13 |             49 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                    |               13 |             49 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK       | design_1_i/mdm_1/U0/Dbg_Capture_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                    |               22 |             61 |
|  design_1_i/clk_wiz_1/U0/clk_out3        |                                                                                                                                                                                                                                                                    | design_1_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[3].FDRE_I_0                                                                                                                                       |               29 |             63 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Doutb_reg[0]                                                                                                                                                                      |                                                                                                                                                                                                                                    |                8 |             64 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_FDSE/Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[3] |                                                                                                                                                                                                                                    |                8 |             64 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                    |               14 |             65 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                            |               51 |             69 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native_0                                                                                                                |                                                                                                                                                                                                                                    |               11 |             75 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_44                                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                     |               43 |             97 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                                |                                                                                                                                                                                                                                    |               26 |             99 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Write_Req_Granted                                                                                      |                                                                                                                                                                                                                                    |               21 |            116 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK       |                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                    |               51 |            117 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/D[30]                                                                                                                                                                                       |                                                                                                                                                                                                                                    |               16 |            128 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/SS[0]                                                                                                                                       |               65 |            146 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/use_probe_debug_circuit                                                                                                                                     |               64 |            184 |
|  design_1_i/clk_wiz_1/U0/clk_out1        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/use_Reg_Neg_S_reg                                                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                     |               70 |            226 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                     |              134 |            265 |
|  design_1_i/clk_wiz_1/U0/clk_out1        |                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                    |              522 |           1906 |
+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


