\B{for $C,C++$}

\B{for $Verilog$} is same as C/C++, except the parent`\(' and parend`\)' are by `begin' and `end'.

\B{for $Python$}

\begin{lstlisting}[language=Python]
	if(a == 0): print(a)
	if a != 0 : print(a)
	if a == 1 :
	print("One")
	elif a == 2:
	print("Two")
	else:
	print("Else")
\end{lstlisting}

\B{for $MATLAB$}
\begin{lstlisting}[language=MATLAB]
	if a_condition
		% ...
	elseif % optional
		% ...
	else % optional
		% ...
	end
\end{lstlisting}


