// Seed: 3826182161
module module_0 (
    output tri0  id_0,
    input  tri   id_1,
    input  tri0  id_2,
    output logic id_3
    , id_8,
    input  wor   id_4,
    output wand  id_5,
    input  tri0  id_6
);
  always @(posedge id_6) id_3 = 1;
  assign module_1.id_14 = 0;
endmodule
module module_1 (
    input uwire id_0,
    output wire id_1,
    input wand id_2,
    input wire id_3,
    input wor id_4,
    input uwire id_5,
    input wire id_6,
    output tri1 id_7,
    input supply0 id_8,
    input supply1 id_9
    , id_22,
    input tri id_10,
    input tri id_11,
    input supply1 id_12,
    input tri0 id_13,
    output wor id_14,
    input tri1 id_15,
    output uwire id_16,
    input tri1 id_17,
    output tri1 id_18
    , id_23, id_24,
    input tri id_19,
    output logic id_20
);
  wire id_25;
  module_0 modCall_1 (
      id_18,
      id_9,
      id_3,
      id_20,
      id_10,
      id_18,
      id_2
  );
  logic id_26 = 1;
  initial id_20 <= -1'h0;
endmodule
