-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity hard_tanh_1 is
port (
    ap_ready : OUT STD_LOGIC;
    data_0_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_1_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_2_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_3_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_4_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_5_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_6_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_7_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_8_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_9_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_10_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_11_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_12_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_13_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_14_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_15_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_16_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_17_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_18_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_19_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_20_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_21_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_22_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_23_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_24_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_25_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_26_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_27_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_28_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_29_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_30_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_31_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_12 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_13 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_14 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_15 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_16 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_17 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_18 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_19 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_20 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_21 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_22 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_23 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_24 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_25 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_26 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_27 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_28 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_29 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_30 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_31 : OUT STD_LOGIC_VECTOR (11 downto 0) );
end;


architecture behav of hard_tanh_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv16_400 : STD_LOGIC_VECTOR (15 downto 0) := "0000010000000000";
    constant ap_const_lv16_FC00 : STD_LOGIC_VECTOR (15 downto 0) := "1111110000000000";
    constant ap_const_lv12_400 : STD_LOGIC_VECTOR (11 downto 0) := "010000000000";
    constant ap_const_lv12_C00 : STD_LOGIC_VECTOR (11 downto 0) := "110000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal icmp_ln1494_fu_284_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1495_fu_290_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_fu_308_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1494_fu_300_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln347_fu_296_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln1494_1_fu_322_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1495_1_fu_328_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_1_fu_346_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1494_2_fu_338_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln347_1_fu_334_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln1494_2_fu_360_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1495_2_fu_366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_2_fu_384_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1494_4_fu_376_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln347_2_fu_372_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln1494_3_fu_398_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1495_3_fu_404_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_3_fu_422_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1494_6_fu_414_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln347_3_fu_410_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln1494_4_fu_436_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1495_4_fu_442_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_4_fu_460_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1494_8_fu_452_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln347_4_fu_448_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln1494_5_fu_474_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1495_5_fu_480_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_5_fu_498_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1494_10_fu_490_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln347_5_fu_486_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln1494_6_fu_512_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1495_6_fu_518_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_6_fu_536_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1494_12_fu_528_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln347_6_fu_524_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln1494_7_fu_550_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1495_7_fu_556_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_7_fu_574_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1494_14_fu_566_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln347_7_fu_562_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln1494_8_fu_588_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1495_8_fu_594_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_8_fu_612_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1494_16_fu_604_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln347_8_fu_600_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln1494_9_fu_626_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1495_9_fu_632_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_9_fu_650_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1494_18_fu_642_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln347_9_fu_638_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln1494_10_fu_664_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1495_10_fu_670_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_10_fu_688_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1494_20_fu_680_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln347_10_fu_676_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln1494_11_fu_702_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1495_11_fu_708_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_11_fu_726_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1494_22_fu_718_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln347_11_fu_714_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln1494_12_fu_740_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1495_12_fu_746_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_12_fu_764_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1494_24_fu_756_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln347_12_fu_752_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln1494_13_fu_778_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1495_13_fu_784_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_13_fu_802_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1494_26_fu_794_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln347_13_fu_790_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln1494_14_fu_816_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1495_14_fu_822_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_14_fu_840_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1494_28_fu_832_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln347_14_fu_828_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln1494_15_fu_854_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1495_15_fu_860_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_15_fu_878_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1494_30_fu_870_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln347_15_fu_866_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln1494_16_fu_892_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1495_16_fu_898_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_16_fu_916_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1494_32_fu_908_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln347_16_fu_904_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln1494_17_fu_930_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1495_17_fu_936_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_17_fu_954_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1494_34_fu_946_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln347_17_fu_942_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln1494_18_fu_968_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1495_18_fu_974_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_18_fu_992_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1494_36_fu_984_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln347_18_fu_980_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln1494_19_fu_1006_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1495_19_fu_1012_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_19_fu_1030_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1494_38_fu_1022_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln347_19_fu_1018_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln1494_20_fu_1044_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1495_20_fu_1050_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_20_fu_1068_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1494_40_fu_1060_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln347_20_fu_1056_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln1494_21_fu_1082_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1495_21_fu_1088_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_21_fu_1106_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1494_42_fu_1098_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln347_21_fu_1094_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln1494_22_fu_1120_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1495_22_fu_1126_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_22_fu_1144_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1494_44_fu_1136_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln347_22_fu_1132_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln1494_23_fu_1158_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1495_23_fu_1164_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_23_fu_1182_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1494_46_fu_1174_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln347_23_fu_1170_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln1494_24_fu_1196_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1495_24_fu_1202_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_24_fu_1220_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1494_48_fu_1212_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln347_24_fu_1208_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln1494_25_fu_1234_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1495_25_fu_1240_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_25_fu_1258_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1494_50_fu_1250_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln347_25_fu_1246_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln1494_26_fu_1272_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1495_26_fu_1278_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_26_fu_1296_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1494_52_fu_1288_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln347_26_fu_1284_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln1494_27_fu_1310_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1495_27_fu_1316_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_27_fu_1334_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1494_54_fu_1326_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln347_27_fu_1322_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln1494_28_fu_1348_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1495_28_fu_1354_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_28_fu_1372_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1494_56_fu_1364_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln347_28_fu_1360_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln1494_29_fu_1386_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1495_29_fu_1392_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_29_fu_1410_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1494_58_fu_1402_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln347_29_fu_1398_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln1494_30_fu_1424_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1495_30_fu_1430_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_30_fu_1448_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1494_60_fu_1440_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln347_30_fu_1436_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln1494_31_fu_1462_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1495_31_fu_1468_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_31_fu_1486_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1494_62_fu_1478_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln347_31_fu_1474_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1494_1_fu_314_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1494_3_fu_352_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1494_5_fu_390_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1494_7_fu_428_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1494_9_fu_466_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1494_11_fu_504_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1494_13_fu_542_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1494_15_fu_580_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1494_17_fu_618_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1494_19_fu_656_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1494_21_fu_694_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1494_23_fu_732_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1494_25_fu_770_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1494_27_fu_808_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1494_29_fu_846_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1494_31_fu_884_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1494_33_fu_922_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1494_35_fu_960_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1494_37_fu_998_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1494_39_fu_1036_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1494_41_fu_1074_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1494_43_fu_1112_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1494_45_fu_1150_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1494_47_fu_1188_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1494_49_fu_1226_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1494_51_fu_1264_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1494_53_fu_1302_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1494_55_fu_1340_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1494_57_fu_1378_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1494_59_fu_1416_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1494_61_fu_1454_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1494_63_fu_1492_p3 : STD_LOGIC_VECTOR (11 downto 0);


begin



    ap_ready <= ap_const_logic_1;
    ap_return_0 <= select_ln1494_1_fu_314_p3;
    ap_return_1 <= select_ln1494_3_fu_352_p3;
    ap_return_10 <= select_ln1494_21_fu_694_p3;
    ap_return_11 <= select_ln1494_23_fu_732_p3;
    ap_return_12 <= select_ln1494_25_fu_770_p3;
    ap_return_13 <= select_ln1494_27_fu_808_p3;
    ap_return_14 <= select_ln1494_29_fu_846_p3;
    ap_return_15 <= select_ln1494_31_fu_884_p3;
    ap_return_16 <= select_ln1494_33_fu_922_p3;
    ap_return_17 <= select_ln1494_35_fu_960_p3;
    ap_return_18 <= select_ln1494_37_fu_998_p3;
    ap_return_19 <= select_ln1494_39_fu_1036_p3;
    ap_return_2 <= select_ln1494_5_fu_390_p3;
    ap_return_20 <= select_ln1494_41_fu_1074_p3;
    ap_return_21 <= select_ln1494_43_fu_1112_p3;
    ap_return_22 <= select_ln1494_45_fu_1150_p3;
    ap_return_23 <= select_ln1494_47_fu_1188_p3;
    ap_return_24 <= select_ln1494_49_fu_1226_p3;
    ap_return_25 <= select_ln1494_51_fu_1264_p3;
    ap_return_26 <= select_ln1494_53_fu_1302_p3;
    ap_return_27 <= select_ln1494_55_fu_1340_p3;
    ap_return_28 <= select_ln1494_57_fu_1378_p3;
    ap_return_29 <= select_ln1494_59_fu_1416_p3;
    ap_return_3 <= select_ln1494_7_fu_428_p3;
    ap_return_30 <= select_ln1494_61_fu_1454_p3;
    ap_return_31 <= select_ln1494_63_fu_1492_p3;
    ap_return_4 <= select_ln1494_9_fu_466_p3;
    ap_return_5 <= select_ln1494_11_fu_504_p3;
    ap_return_6 <= select_ln1494_13_fu_542_p3;
    ap_return_7 <= select_ln1494_15_fu_580_p3;
    ap_return_8 <= select_ln1494_17_fu_618_p3;
    ap_return_9 <= select_ln1494_19_fu_656_p3;
    icmp_ln1494_10_fu_664_p2 <= "1" when (signed(data_10_V_read) > signed(ap_const_lv16_400)) else "0";
    icmp_ln1494_11_fu_702_p2 <= "1" when (signed(data_11_V_read) > signed(ap_const_lv16_400)) else "0";
    icmp_ln1494_12_fu_740_p2 <= "1" when (signed(data_12_V_read) > signed(ap_const_lv16_400)) else "0";
    icmp_ln1494_13_fu_778_p2 <= "1" when (signed(data_13_V_read) > signed(ap_const_lv16_400)) else "0";
    icmp_ln1494_14_fu_816_p2 <= "1" when (signed(data_14_V_read) > signed(ap_const_lv16_400)) else "0";
    icmp_ln1494_15_fu_854_p2 <= "1" when (signed(data_15_V_read) > signed(ap_const_lv16_400)) else "0";
    icmp_ln1494_16_fu_892_p2 <= "1" when (signed(data_16_V_read) > signed(ap_const_lv16_400)) else "0";
    icmp_ln1494_17_fu_930_p2 <= "1" when (signed(data_17_V_read) > signed(ap_const_lv16_400)) else "0";
    icmp_ln1494_18_fu_968_p2 <= "1" when (signed(data_18_V_read) > signed(ap_const_lv16_400)) else "0";
    icmp_ln1494_19_fu_1006_p2 <= "1" when (signed(data_19_V_read) > signed(ap_const_lv16_400)) else "0";
    icmp_ln1494_1_fu_322_p2 <= "1" when (signed(data_1_V_read) > signed(ap_const_lv16_400)) else "0";
    icmp_ln1494_20_fu_1044_p2 <= "1" when (signed(data_20_V_read) > signed(ap_const_lv16_400)) else "0";
    icmp_ln1494_21_fu_1082_p2 <= "1" when (signed(data_21_V_read) > signed(ap_const_lv16_400)) else "0";
    icmp_ln1494_22_fu_1120_p2 <= "1" when (signed(data_22_V_read) > signed(ap_const_lv16_400)) else "0";
    icmp_ln1494_23_fu_1158_p2 <= "1" when (signed(data_23_V_read) > signed(ap_const_lv16_400)) else "0";
    icmp_ln1494_24_fu_1196_p2 <= "1" when (signed(data_24_V_read) > signed(ap_const_lv16_400)) else "0";
    icmp_ln1494_25_fu_1234_p2 <= "1" when (signed(data_25_V_read) > signed(ap_const_lv16_400)) else "0";
    icmp_ln1494_26_fu_1272_p2 <= "1" when (signed(data_26_V_read) > signed(ap_const_lv16_400)) else "0";
    icmp_ln1494_27_fu_1310_p2 <= "1" when (signed(data_27_V_read) > signed(ap_const_lv16_400)) else "0";
    icmp_ln1494_28_fu_1348_p2 <= "1" when (signed(data_28_V_read) > signed(ap_const_lv16_400)) else "0";
    icmp_ln1494_29_fu_1386_p2 <= "1" when (signed(data_29_V_read) > signed(ap_const_lv16_400)) else "0";
    icmp_ln1494_2_fu_360_p2 <= "1" when (signed(data_2_V_read) > signed(ap_const_lv16_400)) else "0";
    icmp_ln1494_30_fu_1424_p2 <= "1" when (signed(data_30_V_read) > signed(ap_const_lv16_400)) else "0";
    icmp_ln1494_31_fu_1462_p2 <= "1" when (signed(data_31_V_read) > signed(ap_const_lv16_400)) else "0";
    icmp_ln1494_3_fu_398_p2 <= "1" when (signed(data_3_V_read) > signed(ap_const_lv16_400)) else "0";
    icmp_ln1494_4_fu_436_p2 <= "1" when (signed(data_4_V_read) > signed(ap_const_lv16_400)) else "0";
    icmp_ln1494_5_fu_474_p2 <= "1" when (signed(data_5_V_read) > signed(ap_const_lv16_400)) else "0";
    icmp_ln1494_6_fu_512_p2 <= "1" when (signed(data_6_V_read) > signed(ap_const_lv16_400)) else "0";
    icmp_ln1494_7_fu_550_p2 <= "1" when (signed(data_7_V_read) > signed(ap_const_lv16_400)) else "0";
    icmp_ln1494_8_fu_588_p2 <= "1" when (signed(data_8_V_read) > signed(ap_const_lv16_400)) else "0";
    icmp_ln1494_9_fu_626_p2 <= "1" when (signed(data_9_V_read) > signed(ap_const_lv16_400)) else "0";
    icmp_ln1494_fu_284_p2 <= "1" when (signed(data_0_V_read) > signed(ap_const_lv16_400)) else "0";
    icmp_ln1495_10_fu_670_p2 <= "1" when (signed(data_10_V_read) < signed(ap_const_lv16_FC00)) else "0";
    icmp_ln1495_11_fu_708_p2 <= "1" when (signed(data_11_V_read) < signed(ap_const_lv16_FC00)) else "0";
    icmp_ln1495_12_fu_746_p2 <= "1" when (signed(data_12_V_read) < signed(ap_const_lv16_FC00)) else "0";
    icmp_ln1495_13_fu_784_p2 <= "1" when (signed(data_13_V_read) < signed(ap_const_lv16_FC00)) else "0";
    icmp_ln1495_14_fu_822_p2 <= "1" when (signed(data_14_V_read) < signed(ap_const_lv16_FC00)) else "0";
    icmp_ln1495_15_fu_860_p2 <= "1" when (signed(data_15_V_read) < signed(ap_const_lv16_FC00)) else "0";
    icmp_ln1495_16_fu_898_p2 <= "1" when (signed(data_16_V_read) < signed(ap_const_lv16_FC00)) else "0";
    icmp_ln1495_17_fu_936_p2 <= "1" when (signed(data_17_V_read) < signed(ap_const_lv16_FC00)) else "0";
    icmp_ln1495_18_fu_974_p2 <= "1" when (signed(data_18_V_read) < signed(ap_const_lv16_FC00)) else "0";
    icmp_ln1495_19_fu_1012_p2 <= "1" when (signed(data_19_V_read) < signed(ap_const_lv16_FC00)) else "0";
    icmp_ln1495_1_fu_328_p2 <= "1" when (signed(data_1_V_read) < signed(ap_const_lv16_FC00)) else "0";
    icmp_ln1495_20_fu_1050_p2 <= "1" when (signed(data_20_V_read) < signed(ap_const_lv16_FC00)) else "0";
    icmp_ln1495_21_fu_1088_p2 <= "1" when (signed(data_21_V_read) < signed(ap_const_lv16_FC00)) else "0";
    icmp_ln1495_22_fu_1126_p2 <= "1" when (signed(data_22_V_read) < signed(ap_const_lv16_FC00)) else "0";
    icmp_ln1495_23_fu_1164_p2 <= "1" when (signed(data_23_V_read) < signed(ap_const_lv16_FC00)) else "0";
    icmp_ln1495_24_fu_1202_p2 <= "1" when (signed(data_24_V_read) < signed(ap_const_lv16_FC00)) else "0";
    icmp_ln1495_25_fu_1240_p2 <= "1" when (signed(data_25_V_read) < signed(ap_const_lv16_FC00)) else "0";
    icmp_ln1495_26_fu_1278_p2 <= "1" when (signed(data_26_V_read) < signed(ap_const_lv16_FC00)) else "0";
    icmp_ln1495_27_fu_1316_p2 <= "1" when (signed(data_27_V_read) < signed(ap_const_lv16_FC00)) else "0";
    icmp_ln1495_28_fu_1354_p2 <= "1" when (signed(data_28_V_read) < signed(ap_const_lv16_FC00)) else "0";
    icmp_ln1495_29_fu_1392_p2 <= "1" when (signed(data_29_V_read) < signed(ap_const_lv16_FC00)) else "0";
    icmp_ln1495_2_fu_366_p2 <= "1" when (signed(data_2_V_read) < signed(ap_const_lv16_FC00)) else "0";
    icmp_ln1495_30_fu_1430_p2 <= "1" when (signed(data_30_V_read) < signed(ap_const_lv16_FC00)) else "0";
    icmp_ln1495_31_fu_1468_p2 <= "1" when (signed(data_31_V_read) < signed(ap_const_lv16_FC00)) else "0";
    icmp_ln1495_3_fu_404_p2 <= "1" when (signed(data_3_V_read) < signed(ap_const_lv16_FC00)) else "0";
    icmp_ln1495_4_fu_442_p2 <= "1" when (signed(data_4_V_read) < signed(ap_const_lv16_FC00)) else "0";
    icmp_ln1495_5_fu_480_p2 <= "1" when (signed(data_5_V_read) < signed(ap_const_lv16_FC00)) else "0";
    icmp_ln1495_6_fu_518_p2 <= "1" when (signed(data_6_V_read) < signed(ap_const_lv16_FC00)) else "0";
    icmp_ln1495_7_fu_556_p2 <= "1" when (signed(data_7_V_read) < signed(ap_const_lv16_FC00)) else "0";
    icmp_ln1495_8_fu_594_p2 <= "1" when (signed(data_8_V_read) < signed(ap_const_lv16_FC00)) else "0";
    icmp_ln1495_9_fu_632_p2 <= "1" when (signed(data_9_V_read) < signed(ap_const_lv16_FC00)) else "0";
    icmp_ln1495_fu_290_p2 <= "1" when (signed(data_0_V_read) < signed(ap_const_lv16_FC00)) else "0";
    or_ln1494_10_fu_688_p2 <= (icmp_ln1495_10_fu_670_p2 or icmp_ln1494_10_fu_664_p2);
    or_ln1494_11_fu_726_p2 <= (icmp_ln1495_11_fu_708_p2 or icmp_ln1494_11_fu_702_p2);
    or_ln1494_12_fu_764_p2 <= (icmp_ln1495_12_fu_746_p2 or icmp_ln1494_12_fu_740_p2);
    or_ln1494_13_fu_802_p2 <= (icmp_ln1495_13_fu_784_p2 or icmp_ln1494_13_fu_778_p2);
    or_ln1494_14_fu_840_p2 <= (icmp_ln1495_14_fu_822_p2 or icmp_ln1494_14_fu_816_p2);
    or_ln1494_15_fu_878_p2 <= (icmp_ln1495_15_fu_860_p2 or icmp_ln1494_15_fu_854_p2);
    or_ln1494_16_fu_916_p2 <= (icmp_ln1495_16_fu_898_p2 or icmp_ln1494_16_fu_892_p2);
    or_ln1494_17_fu_954_p2 <= (icmp_ln1495_17_fu_936_p2 or icmp_ln1494_17_fu_930_p2);
    or_ln1494_18_fu_992_p2 <= (icmp_ln1495_18_fu_974_p2 or icmp_ln1494_18_fu_968_p2);
    or_ln1494_19_fu_1030_p2 <= (icmp_ln1495_19_fu_1012_p2 or icmp_ln1494_19_fu_1006_p2);
    or_ln1494_1_fu_346_p2 <= (icmp_ln1495_1_fu_328_p2 or icmp_ln1494_1_fu_322_p2);
    or_ln1494_20_fu_1068_p2 <= (icmp_ln1495_20_fu_1050_p2 or icmp_ln1494_20_fu_1044_p2);
    or_ln1494_21_fu_1106_p2 <= (icmp_ln1495_21_fu_1088_p2 or icmp_ln1494_21_fu_1082_p2);
    or_ln1494_22_fu_1144_p2 <= (icmp_ln1495_22_fu_1126_p2 or icmp_ln1494_22_fu_1120_p2);
    or_ln1494_23_fu_1182_p2 <= (icmp_ln1495_23_fu_1164_p2 or icmp_ln1494_23_fu_1158_p2);
    or_ln1494_24_fu_1220_p2 <= (icmp_ln1495_24_fu_1202_p2 or icmp_ln1494_24_fu_1196_p2);
    or_ln1494_25_fu_1258_p2 <= (icmp_ln1495_25_fu_1240_p2 or icmp_ln1494_25_fu_1234_p2);
    or_ln1494_26_fu_1296_p2 <= (icmp_ln1495_26_fu_1278_p2 or icmp_ln1494_26_fu_1272_p2);
    or_ln1494_27_fu_1334_p2 <= (icmp_ln1495_27_fu_1316_p2 or icmp_ln1494_27_fu_1310_p2);
    or_ln1494_28_fu_1372_p2 <= (icmp_ln1495_28_fu_1354_p2 or icmp_ln1494_28_fu_1348_p2);
    or_ln1494_29_fu_1410_p2 <= (icmp_ln1495_29_fu_1392_p2 or icmp_ln1494_29_fu_1386_p2);
    or_ln1494_2_fu_384_p2 <= (icmp_ln1495_2_fu_366_p2 or icmp_ln1494_2_fu_360_p2);
    or_ln1494_30_fu_1448_p2 <= (icmp_ln1495_30_fu_1430_p2 or icmp_ln1494_30_fu_1424_p2);
    or_ln1494_31_fu_1486_p2 <= (icmp_ln1495_31_fu_1468_p2 or icmp_ln1494_31_fu_1462_p2);
    or_ln1494_3_fu_422_p2 <= (icmp_ln1495_3_fu_404_p2 or icmp_ln1494_3_fu_398_p2);
    or_ln1494_4_fu_460_p2 <= (icmp_ln1495_4_fu_442_p2 or icmp_ln1494_4_fu_436_p2);
    or_ln1494_5_fu_498_p2 <= (icmp_ln1495_5_fu_480_p2 or icmp_ln1494_5_fu_474_p2);
    or_ln1494_6_fu_536_p2 <= (icmp_ln1495_6_fu_518_p2 or icmp_ln1494_6_fu_512_p2);
    or_ln1494_7_fu_574_p2 <= (icmp_ln1495_7_fu_556_p2 or icmp_ln1494_7_fu_550_p2);
    or_ln1494_8_fu_612_p2 <= (icmp_ln1495_8_fu_594_p2 or icmp_ln1494_8_fu_588_p2);
    or_ln1494_9_fu_650_p2 <= (icmp_ln1495_9_fu_632_p2 or icmp_ln1494_9_fu_626_p2);
    or_ln1494_fu_308_p2 <= (icmp_ln1495_fu_290_p2 or icmp_ln1494_fu_284_p2);
    select_ln1494_10_fu_490_p3 <= 
        ap_const_lv12_400 when (icmp_ln1494_5_fu_474_p2(0) = '1') else 
        ap_const_lv12_C00;
    select_ln1494_11_fu_504_p3 <= 
        select_ln1494_10_fu_490_p3 when (or_ln1494_5_fu_498_p2(0) = '1') else 
        trunc_ln347_5_fu_486_p1;
    select_ln1494_12_fu_528_p3 <= 
        ap_const_lv12_400 when (icmp_ln1494_6_fu_512_p2(0) = '1') else 
        ap_const_lv12_C00;
    select_ln1494_13_fu_542_p3 <= 
        select_ln1494_12_fu_528_p3 when (or_ln1494_6_fu_536_p2(0) = '1') else 
        trunc_ln347_6_fu_524_p1;
    select_ln1494_14_fu_566_p3 <= 
        ap_const_lv12_400 when (icmp_ln1494_7_fu_550_p2(0) = '1') else 
        ap_const_lv12_C00;
    select_ln1494_15_fu_580_p3 <= 
        select_ln1494_14_fu_566_p3 when (or_ln1494_7_fu_574_p2(0) = '1') else 
        trunc_ln347_7_fu_562_p1;
    select_ln1494_16_fu_604_p3 <= 
        ap_const_lv12_400 when (icmp_ln1494_8_fu_588_p2(0) = '1') else 
        ap_const_lv12_C00;
    select_ln1494_17_fu_618_p3 <= 
        select_ln1494_16_fu_604_p3 when (or_ln1494_8_fu_612_p2(0) = '1') else 
        trunc_ln347_8_fu_600_p1;
    select_ln1494_18_fu_642_p3 <= 
        ap_const_lv12_400 when (icmp_ln1494_9_fu_626_p2(0) = '1') else 
        ap_const_lv12_C00;
    select_ln1494_19_fu_656_p3 <= 
        select_ln1494_18_fu_642_p3 when (or_ln1494_9_fu_650_p2(0) = '1') else 
        trunc_ln347_9_fu_638_p1;
    select_ln1494_1_fu_314_p3 <= 
        select_ln1494_fu_300_p3 when (or_ln1494_fu_308_p2(0) = '1') else 
        trunc_ln347_fu_296_p1;
    select_ln1494_20_fu_680_p3 <= 
        ap_const_lv12_400 when (icmp_ln1494_10_fu_664_p2(0) = '1') else 
        ap_const_lv12_C00;
    select_ln1494_21_fu_694_p3 <= 
        select_ln1494_20_fu_680_p3 when (or_ln1494_10_fu_688_p2(0) = '1') else 
        trunc_ln347_10_fu_676_p1;
    select_ln1494_22_fu_718_p3 <= 
        ap_const_lv12_400 when (icmp_ln1494_11_fu_702_p2(0) = '1') else 
        ap_const_lv12_C00;
    select_ln1494_23_fu_732_p3 <= 
        select_ln1494_22_fu_718_p3 when (or_ln1494_11_fu_726_p2(0) = '1') else 
        trunc_ln347_11_fu_714_p1;
    select_ln1494_24_fu_756_p3 <= 
        ap_const_lv12_400 when (icmp_ln1494_12_fu_740_p2(0) = '1') else 
        ap_const_lv12_C00;
    select_ln1494_25_fu_770_p3 <= 
        select_ln1494_24_fu_756_p3 when (or_ln1494_12_fu_764_p2(0) = '1') else 
        trunc_ln347_12_fu_752_p1;
    select_ln1494_26_fu_794_p3 <= 
        ap_const_lv12_400 when (icmp_ln1494_13_fu_778_p2(0) = '1') else 
        ap_const_lv12_C00;
    select_ln1494_27_fu_808_p3 <= 
        select_ln1494_26_fu_794_p3 when (or_ln1494_13_fu_802_p2(0) = '1') else 
        trunc_ln347_13_fu_790_p1;
    select_ln1494_28_fu_832_p3 <= 
        ap_const_lv12_400 when (icmp_ln1494_14_fu_816_p2(0) = '1') else 
        ap_const_lv12_C00;
    select_ln1494_29_fu_846_p3 <= 
        select_ln1494_28_fu_832_p3 when (or_ln1494_14_fu_840_p2(0) = '1') else 
        trunc_ln347_14_fu_828_p1;
    select_ln1494_2_fu_338_p3 <= 
        ap_const_lv12_400 when (icmp_ln1494_1_fu_322_p2(0) = '1') else 
        ap_const_lv12_C00;
    select_ln1494_30_fu_870_p3 <= 
        ap_const_lv12_400 when (icmp_ln1494_15_fu_854_p2(0) = '1') else 
        ap_const_lv12_C00;
    select_ln1494_31_fu_884_p3 <= 
        select_ln1494_30_fu_870_p3 when (or_ln1494_15_fu_878_p2(0) = '1') else 
        trunc_ln347_15_fu_866_p1;
    select_ln1494_32_fu_908_p3 <= 
        ap_const_lv12_400 when (icmp_ln1494_16_fu_892_p2(0) = '1') else 
        ap_const_lv12_C00;
    select_ln1494_33_fu_922_p3 <= 
        select_ln1494_32_fu_908_p3 when (or_ln1494_16_fu_916_p2(0) = '1') else 
        trunc_ln347_16_fu_904_p1;
    select_ln1494_34_fu_946_p3 <= 
        ap_const_lv12_400 when (icmp_ln1494_17_fu_930_p2(0) = '1') else 
        ap_const_lv12_C00;
    select_ln1494_35_fu_960_p3 <= 
        select_ln1494_34_fu_946_p3 when (or_ln1494_17_fu_954_p2(0) = '1') else 
        trunc_ln347_17_fu_942_p1;
    select_ln1494_36_fu_984_p3 <= 
        ap_const_lv12_400 when (icmp_ln1494_18_fu_968_p2(0) = '1') else 
        ap_const_lv12_C00;
    select_ln1494_37_fu_998_p3 <= 
        select_ln1494_36_fu_984_p3 when (or_ln1494_18_fu_992_p2(0) = '1') else 
        trunc_ln347_18_fu_980_p1;
    select_ln1494_38_fu_1022_p3 <= 
        ap_const_lv12_400 when (icmp_ln1494_19_fu_1006_p2(0) = '1') else 
        ap_const_lv12_C00;
    select_ln1494_39_fu_1036_p3 <= 
        select_ln1494_38_fu_1022_p3 when (or_ln1494_19_fu_1030_p2(0) = '1') else 
        trunc_ln347_19_fu_1018_p1;
    select_ln1494_3_fu_352_p3 <= 
        select_ln1494_2_fu_338_p3 when (or_ln1494_1_fu_346_p2(0) = '1') else 
        trunc_ln347_1_fu_334_p1;
    select_ln1494_40_fu_1060_p3 <= 
        ap_const_lv12_400 when (icmp_ln1494_20_fu_1044_p2(0) = '1') else 
        ap_const_lv12_C00;
    select_ln1494_41_fu_1074_p3 <= 
        select_ln1494_40_fu_1060_p3 when (or_ln1494_20_fu_1068_p2(0) = '1') else 
        trunc_ln347_20_fu_1056_p1;
    select_ln1494_42_fu_1098_p3 <= 
        ap_const_lv12_400 when (icmp_ln1494_21_fu_1082_p2(0) = '1') else 
        ap_const_lv12_C00;
    select_ln1494_43_fu_1112_p3 <= 
        select_ln1494_42_fu_1098_p3 when (or_ln1494_21_fu_1106_p2(0) = '1') else 
        trunc_ln347_21_fu_1094_p1;
    select_ln1494_44_fu_1136_p3 <= 
        ap_const_lv12_400 when (icmp_ln1494_22_fu_1120_p2(0) = '1') else 
        ap_const_lv12_C00;
    select_ln1494_45_fu_1150_p3 <= 
        select_ln1494_44_fu_1136_p3 when (or_ln1494_22_fu_1144_p2(0) = '1') else 
        trunc_ln347_22_fu_1132_p1;
    select_ln1494_46_fu_1174_p3 <= 
        ap_const_lv12_400 when (icmp_ln1494_23_fu_1158_p2(0) = '1') else 
        ap_const_lv12_C00;
    select_ln1494_47_fu_1188_p3 <= 
        select_ln1494_46_fu_1174_p3 when (or_ln1494_23_fu_1182_p2(0) = '1') else 
        trunc_ln347_23_fu_1170_p1;
    select_ln1494_48_fu_1212_p3 <= 
        ap_const_lv12_400 when (icmp_ln1494_24_fu_1196_p2(0) = '1') else 
        ap_const_lv12_C00;
    select_ln1494_49_fu_1226_p3 <= 
        select_ln1494_48_fu_1212_p3 when (or_ln1494_24_fu_1220_p2(0) = '1') else 
        trunc_ln347_24_fu_1208_p1;
    select_ln1494_4_fu_376_p3 <= 
        ap_const_lv12_400 when (icmp_ln1494_2_fu_360_p2(0) = '1') else 
        ap_const_lv12_C00;
    select_ln1494_50_fu_1250_p3 <= 
        ap_const_lv12_400 when (icmp_ln1494_25_fu_1234_p2(0) = '1') else 
        ap_const_lv12_C00;
    select_ln1494_51_fu_1264_p3 <= 
        select_ln1494_50_fu_1250_p3 when (or_ln1494_25_fu_1258_p2(0) = '1') else 
        trunc_ln347_25_fu_1246_p1;
    select_ln1494_52_fu_1288_p3 <= 
        ap_const_lv12_400 when (icmp_ln1494_26_fu_1272_p2(0) = '1') else 
        ap_const_lv12_C00;
    select_ln1494_53_fu_1302_p3 <= 
        select_ln1494_52_fu_1288_p3 when (or_ln1494_26_fu_1296_p2(0) = '1') else 
        trunc_ln347_26_fu_1284_p1;
    select_ln1494_54_fu_1326_p3 <= 
        ap_const_lv12_400 when (icmp_ln1494_27_fu_1310_p2(0) = '1') else 
        ap_const_lv12_C00;
    select_ln1494_55_fu_1340_p3 <= 
        select_ln1494_54_fu_1326_p3 when (or_ln1494_27_fu_1334_p2(0) = '1') else 
        trunc_ln347_27_fu_1322_p1;
    select_ln1494_56_fu_1364_p3 <= 
        ap_const_lv12_400 when (icmp_ln1494_28_fu_1348_p2(0) = '1') else 
        ap_const_lv12_C00;
    select_ln1494_57_fu_1378_p3 <= 
        select_ln1494_56_fu_1364_p3 when (or_ln1494_28_fu_1372_p2(0) = '1') else 
        trunc_ln347_28_fu_1360_p1;
    select_ln1494_58_fu_1402_p3 <= 
        ap_const_lv12_400 when (icmp_ln1494_29_fu_1386_p2(0) = '1') else 
        ap_const_lv12_C00;
    select_ln1494_59_fu_1416_p3 <= 
        select_ln1494_58_fu_1402_p3 when (or_ln1494_29_fu_1410_p2(0) = '1') else 
        trunc_ln347_29_fu_1398_p1;
    select_ln1494_5_fu_390_p3 <= 
        select_ln1494_4_fu_376_p3 when (or_ln1494_2_fu_384_p2(0) = '1') else 
        trunc_ln347_2_fu_372_p1;
    select_ln1494_60_fu_1440_p3 <= 
        ap_const_lv12_400 when (icmp_ln1494_30_fu_1424_p2(0) = '1') else 
        ap_const_lv12_C00;
    select_ln1494_61_fu_1454_p3 <= 
        select_ln1494_60_fu_1440_p3 when (or_ln1494_30_fu_1448_p2(0) = '1') else 
        trunc_ln347_30_fu_1436_p1;
    select_ln1494_62_fu_1478_p3 <= 
        ap_const_lv12_400 when (icmp_ln1494_31_fu_1462_p2(0) = '1') else 
        ap_const_lv12_C00;
    select_ln1494_63_fu_1492_p3 <= 
        select_ln1494_62_fu_1478_p3 when (or_ln1494_31_fu_1486_p2(0) = '1') else 
        trunc_ln347_31_fu_1474_p1;
    select_ln1494_6_fu_414_p3 <= 
        ap_const_lv12_400 when (icmp_ln1494_3_fu_398_p2(0) = '1') else 
        ap_const_lv12_C00;
    select_ln1494_7_fu_428_p3 <= 
        select_ln1494_6_fu_414_p3 when (or_ln1494_3_fu_422_p2(0) = '1') else 
        trunc_ln347_3_fu_410_p1;
    select_ln1494_8_fu_452_p3 <= 
        ap_const_lv12_400 when (icmp_ln1494_4_fu_436_p2(0) = '1') else 
        ap_const_lv12_C00;
    select_ln1494_9_fu_466_p3 <= 
        select_ln1494_8_fu_452_p3 when (or_ln1494_4_fu_460_p2(0) = '1') else 
        trunc_ln347_4_fu_448_p1;
    select_ln1494_fu_300_p3 <= 
        ap_const_lv12_400 when (icmp_ln1494_fu_284_p2(0) = '1') else 
        ap_const_lv12_C00;
    trunc_ln347_10_fu_676_p1 <= data_10_V_read(12 - 1 downto 0);
    trunc_ln347_11_fu_714_p1 <= data_11_V_read(12 - 1 downto 0);
    trunc_ln347_12_fu_752_p1 <= data_12_V_read(12 - 1 downto 0);
    trunc_ln347_13_fu_790_p1 <= data_13_V_read(12 - 1 downto 0);
    trunc_ln347_14_fu_828_p1 <= data_14_V_read(12 - 1 downto 0);
    trunc_ln347_15_fu_866_p1 <= data_15_V_read(12 - 1 downto 0);
    trunc_ln347_16_fu_904_p1 <= data_16_V_read(12 - 1 downto 0);
    trunc_ln347_17_fu_942_p1 <= data_17_V_read(12 - 1 downto 0);
    trunc_ln347_18_fu_980_p1 <= data_18_V_read(12 - 1 downto 0);
    trunc_ln347_19_fu_1018_p1 <= data_19_V_read(12 - 1 downto 0);
    trunc_ln347_1_fu_334_p1 <= data_1_V_read(12 - 1 downto 0);
    trunc_ln347_20_fu_1056_p1 <= data_20_V_read(12 - 1 downto 0);
    trunc_ln347_21_fu_1094_p1 <= data_21_V_read(12 - 1 downto 0);
    trunc_ln347_22_fu_1132_p1 <= data_22_V_read(12 - 1 downto 0);
    trunc_ln347_23_fu_1170_p1 <= data_23_V_read(12 - 1 downto 0);
    trunc_ln347_24_fu_1208_p1 <= data_24_V_read(12 - 1 downto 0);
    trunc_ln347_25_fu_1246_p1 <= data_25_V_read(12 - 1 downto 0);
    trunc_ln347_26_fu_1284_p1 <= data_26_V_read(12 - 1 downto 0);
    trunc_ln347_27_fu_1322_p1 <= data_27_V_read(12 - 1 downto 0);
    trunc_ln347_28_fu_1360_p1 <= data_28_V_read(12 - 1 downto 0);
    trunc_ln347_29_fu_1398_p1 <= data_29_V_read(12 - 1 downto 0);
    trunc_ln347_2_fu_372_p1 <= data_2_V_read(12 - 1 downto 0);
    trunc_ln347_30_fu_1436_p1 <= data_30_V_read(12 - 1 downto 0);
    trunc_ln347_31_fu_1474_p1 <= data_31_V_read(12 - 1 downto 0);
    trunc_ln347_3_fu_410_p1 <= data_3_V_read(12 - 1 downto 0);
    trunc_ln347_4_fu_448_p1 <= data_4_V_read(12 - 1 downto 0);
    trunc_ln347_5_fu_486_p1 <= data_5_V_read(12 - 1 downto 0);
    trunc_ln347_6_fu_524_p1 <= data_6_V_read(12 - 1 downto 0);
    trunc_ln347_7_fu_562_p1 <= data_7_V_read(12 - 1 downto 0);
    trunc_ln347_8_fu_600_p1 <= data_8_V_read(12 - 1 downto 0);
    trunc_ln347_9_fu_638_p1 <= data_9_V_read(12 - 1 downto 0);
    trunc_ln347_fu_296_p1 <= data_0_V_read(12 - 1 downto 0);
end behav;
