TimeQuest Timing Analyzer report for UART
Fri Dec 25 16:29:32 2020
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1.02,1.10 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Slow 1200mV 85C Model Metastability Report
 24. Slow 1200mV 0C Model Fmax Summary
 25. Slow 1200mV 0C Model Setup Summary
 26. Slow 1200mV 0C Model Hold Summary
 27. Slow 1200mV 0C Model Recovery Summary
 28. Slow 1200mV 0C Model Removal Summary
 29. Slow 1200mV 0C Model Minimum Pulse Width Summary
 30. Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 32. Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 33. Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 35. Slow 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Slow 1200mV 0C Model Metastability Report
 42. Fast 1200mV 0C Model Setup Summary
 43. Fast 1200mV 0C Model Hold Summary
 44. Fast 1200mV 0C Model Recovery Summary
 45. Fast 1200mV 0C Model Removal Summary
 46. Fast 1200mV 0C Model Minimum Pulse Width Summary
 47. Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 48. Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 49. Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 50. Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 51. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 52. Fast 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 53. Fast 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Fast 1200mV 0C Model Metastability Report
 59. Multicorner Timing Analysis Summary
 60. Setup Times
 61. Hold Times
 62. Clock to Output Times
 63. Minimum Clock to Output Times
 64. Board Trace Model Assignments
 65. Input Transition Times
 66. Signal Integrity Metrics (Slow 1200mv 0c Model)
 67. Signal Integrity Metrics (Slow 1200mv 85c Model)
 68. Signal Integrity Metrics (Fast 1200mv 0c Model)
 69. Setup Transfers
 70. Hold Transfers
 71. Report TCCS
 72. Report RSKM
 73. Unconstrained Paths
 74. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                               ;
+--------------------+----------------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1.02,1.10 SJ Full Version ;
; Revision Name      ; UART                                                                       ;
; Device Family      ; Cyclone IV E                                                               ;
; Device Name        ; EP4CE115F29C7                                                              ;
; Timing Models      ; Final                                                                      ;
; Delay Model        ; Combined                                                                   ;
; Rise/Fall Delays   ; Enabled                                                                    ;
+--------------------+----------------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period    ; Frequency ; Rise  ; Fall      ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+
; clk                                              ; Base      ; 10.000    ; 100.0 MHz ; 0.000 ; 5.000     ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                    ; { clk }                                              ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10000.000 ; 0.1 MHz   ; 0.000 ; 5000.000  ; 50.00      ; 1000      ; 1           ;       ;        ;           ;            ; false    ; clk    ; inst|altpll_component|auto_generated|pll1|inclk[0] ; { inst|altpll_component|auto_generated|pll1|clk[0] } ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 50000.000 ; 0.02 MHz  ; 0.000 ; 25000.000 ; 50.00      ; 5000      ; 1           ;       ;        ;           ;            ; false    ; clk    ; inst|altpll_component|auto_generated|pll1|inclk[0] ; { inst|altpll_component|auto_generated|pll1|clk[1] } ;
+--------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                     ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 83.22 MHz  ; 83.22 MHz       ; inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 338.07 MHz ; 338.07 MHz      ; inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                         ;
+--------------------------------------------------+----------+---------------+
; Clock                                            ; Slack    ; End Point TNS ;
+--------------------------------------------------+----------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; 9987.093 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; 9998.137 ; 0.000         ;
+--------------------------------------------------+----------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                       ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.306 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.402 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                            ;
+--------------------------------------------------+-----------+---------------+
; Clock                                            ; Slack     ; End Point TNS ;
+--------------------------------------------------+-----------+---------------+
; clk                                              ; 4.891     ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 4999.708  ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; 24999.708 ; 0.000         ;
+--------------------------------------------------+-----------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                               ;
+----------+-----------------------+-----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node             ; To Node                     ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------+-----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 9987.093 ; CONECT:inst5|ENABLE   ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.195     ; 12.710     ;
; 9987.116 ; CONECT:inst5|ENABLE   ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.195     ; 12.687     ;
; 9987.116 ; CONECT:inst5|ENABLE   ; DEL:inst10|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.195     ; 12.687     ;
; 9987.118 ; CONECT:inst5|ENABLE   ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.195     ; 12.685     ;
; 9987.296 ; CONECT:inst5|ENABLE   ; DEL:inst10|word_receiver[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.193     ; 12.509     ;
; 9987.395 ; CONECT:inst5|ENABLE   ; DEL:inst10|word_receiver[7] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.195     ; 12.408     ;
; 9987.474 ; CONECT:inst5|ENABLE   ; DEL:inst10|word_receiver[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.193     ; 12.331     ;
; 9987.477 ; CONECT:inst5|ENABLE   ; DEL:inst10|word_receiver[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.193     ; 12.328     ;
; 9987.984 ; DEL:inst10|PRIZNAC[0] ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.084     ; 11.930     ;
; 9988.007 ; DEL:inst10|PRIZNAC[0] ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.084     ; 11.907     ;
; 9988.007 ; DEL:inst10|PRIZNAC[0] ; DEL:inst10|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.084     ; 11.907     ;
; 9988.009 ; DEL:inst10|PRIZNAC[0] ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.084     ; 11.905     ;
; 9988.187 ; DEL:inst10|PRIZNAC[0] ; DEL:inst10|word_receiver[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.082     ; 11.729     ;
; 9988.286 ; DEL:inst10|PRIZNAC[0] ; DEL:inst10|word_receiver[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.084     ; 11.628     ;
; 9988.365 ; DEL:inst10|PRIZNAC[0] ; DEL:inst10|word_receiver[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.082     ; 11.551     ;
; 9988.368 ; DEL:inst10|PRIZNAC[0] ; DEL:inst10|word_receiver[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.082     ; 11.548     ;
; 9988.531 ; DEL:inst10|i[2]       ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.082     ; 11.385     ;
; 9988.554 ; DEL:inst10|i[2]       ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.082     ; 11.362     ;
; 9988.554 ; DEL:inst10|i[2]       ; DEL:inst10|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.082     ; 11.362     ;
; 9988.556 ; DEL:inst10|i[2]       ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.082     ; 11.360     ;
; 9988.582 ; DEL:inst10|i[4]       ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.082     ; 11.334     ;
; 9988.605 ; DEL:inst10|i[4]       ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.082     ; 11.311     ;
; 9988.605 ; DEL:inst10|i[4]       ; DEL:inst10|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.082     ; 11.311     ;
; 9988.607 ; DEL:inst10|i[4]       ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.082     ; 11.309     ;
; 9988.660 ; DEL:inst10|i[1]       ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.084     ; 11.254     ;
; 9988.683 ; DEL:inst10|i[1]       ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.084     ; 11.231     ;
; 9988.683 ; DEL:inst10|i[1]       ; DEL:inst10|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.084     ; 11.231     ;
; 9988.685 ; DEL:inst10|i[1]       ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.084     ; 11.229     ;
; 9988.734 ; DEL:inst10|i[2]       ; DEL:inst10|word_receiver[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.080     ; 11.184     ;
; 9988.773 ; DEL:inst10|i[3]       ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.082     ; 11.143     ;
; 9988.785 ; DEL:inst10|i[4]       ; DEL:inst10|word_receiver[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.080     ; 11.133     ;
; 9988.796 ; DEL:inst10|i[3]       ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.082     ; 11.120     ;
; 9988.796 ; DEL:inst10|i[3]       ; DEL:inst10|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.082     ; 11.120     ;
; 9988.798 ; DEL:inst10|i[3]       ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.082     ; 11.118     ;
; 9988.809 ; DEL:inst10|i[5]       ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.082     ; 11.107     ;
; 9988.832 ; DEL:inst10|i[5]       ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.082     ; 11.084     ;
; 9988.832 ; DEL:inst10|i[5]       ; DEL:inst10|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.082     ; 11.084     ;
; 9988.833 ; DEL:inst10|i[2]       ; DEL:inst10|word_receiver[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.082     ; 11.083     ;
; 9988.834 ; DEL:inst10|i[5]       ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.082     ; 11.082     ;
; 9988.863 ; DEL:inst10|i[1]       ; DEL:inst10|word_receiver[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.082     ; 11.053     ;
; 9988.884 ; DEL:inst10|i[4]       ; DEL:inst10|word_receiver[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.082     ; 11.032     ;
; 9988.912 ; DEL:inst10|i[2]       ; DEL:inst10|word_receiver[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.080     ; 11.006     ;
; 9988.915 ; DEL:inst10|i[2]       ; DEL:inst10|word_receiver[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.080     ; 11.003     ;
; 9988.962 ; DEL:inst10|i[1]       ; DEL:inst10|word_receiver[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.084     ; 10.952     ;
; 9988.963 ; DEL:inst10|i[4]       ; DEL:inst10|word_receiver[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.080     ; 10.955     ;
; 9988.966 ; DEL:inst10|i[4]       ; DEL:inst10|word_receiver[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.080     ; 10.952     ;
; 9988.976 ; DEL:inst10|i[3]       ; DEL:inst10|word_receiver[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.080     ; 10.942     ;
; 9989.012 ; DEL:inst10|i[5]       ; DEL:inst10|word_receiver[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.080     ; 10.906     ;
; 9989.041 ; DEL:inst10|i[1]       ; DEL:inst10|word_receiver[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.082     ; 10.875     ;
; 9989.044 ; DEL:inst10|i[1]       ; DEL:inst10|word_receiver[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.082     ; 10.872     ;
; 9989.075 ; DEL:inst10|i[3]       ; DEL:inst10|word_receiver[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.082     ; 10.841     ;
; 9989.095 ; DEL:inst10|i[0]       ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.084     ; 10.819     ;
; 9989.109 ; DEL:inst10|i[0]       ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.084     ; 10.805     ;
; 9989.109 ; DEL:inst10|i[0]       ; DEL:inst10|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.084     ; 10.805     ;
; 9989.111 ; DEL:inst10|i[0]       ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.084     ; 10.803     ;
; 9989.111 ; DEL:inst10|i[5]       ; DEL:inst10|word_receiver[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.082     ; 10.805     ;
; 9989.154 ; DEL:inst10|i[3]       ; DEL:inst10|word_receiver[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.080     ; 10.764     ;
; 9989.157 ; DEL:inst10|i[3]       ; DEL:inst10|word_receiver[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.080     ; 10.761     ;
; 9989.190 ; DEL:inst10|i[5]       ; DEL:inst10|word_receiver[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.080     ; 10.728     ;
; 9989.193 ; DEL:inst10|i[5]       ; DEL:inst10|word_receiver[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.080     ; 10.725     ;
; 9989.289 ; DEL:inst10|i[0]       ; DEL:inst10|word_receiver[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.082     ; 10.627     ;
; 9989.392 ; DEL:inst10|i[0]       ; DEL:inst10|word_receiver[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.084     ; 10.522     ;
; 9989.467 ; DEL:inst10|i[0]       ; DEL:inst10|word_receiver[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.082     ; 10.449     ;
; 9989.470 ; DEL:inst10|i[0]       ; DEL:inst10|word_receiver[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.082     ; 10.446     ;
; 9990.128 ; DEL:inst10|BUFF[0]    ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.084     ; 9.786      ;
; 9990.142 ; DEL:inst10|BUFF[15]   ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.081     ; 9.775      ;
; 9990.159 ; DEL:inst10|BUFF[0]    ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.084     ; 9.755      ;
; 9990.159 ; DEL:inst10|BUFF[0]    ; DEL:inst10|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.084     ; 9.755      ;
; 9990.161 ; DEL:inst10|BUFF[0]    ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.084     ; 9.753      ;
; 9990.173 ; DEL:inst10|BUFF[15]   ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.081     ; 9.744      ;
; 9990.173 ; DEL:inst10|BUFF[15]   ; DEL:inst10|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.081     ; 9.744      ;
; 9990.175 ; DEL:inst10|BUFF[15]   ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.081     ; 9.742      ;
; 9990.215 ; DEL:inst10|BUFF[11]   ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.079     ; 9.704      ;
; 9990.246 ; DEL:inst10|BUFF[11]   ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.079     ; 9.673      ;
; 9990.246 ; DEL:inst10|BUFF[11]   ; DEL:inst10|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.079     ; 9.673      ;
; 9990.248 ; DEL:inst10|BUFF[11]   ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.079     ; 9.671      ;
; 9990.339 ; DEL:inst10|BUFF[0]    ; DEL:inst10|word_receiver[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.082     ; 9.577      ;
; 9990.341 ; DEL:inst10|BUFF[19]   ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.081     ; 9.576      ;
; 9990.343 ; DEL:inst10|BUFF[31]   ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.081     ; 9.574      ;
; 9990.353 ; DEL:inst10|BUFF[15]   ; DEL:inst10|word_receiver[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.079     ; 9.566      ;
; 9990.372 ; DEL:inst10|BUFF[19]   ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.081     ; 9.545      ;
; 9990.372 ; DEL:inst10|BUFF[19]   ; DEL:inst10|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.081     ; 9.545      ;
; 9990.374 ; DEL:inst10|BUFF[19]   ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.081     ; 9.543      ;
; 9990.374 ; DEL:inst10|BUFF[31]   ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.081     ; 9.543      ;
; 9990.374 ; DEL:inst10|BUFF[31]   ; DEL:inst10|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.081     ; 9.543      ;
; 9990.376 ; DEL:inst10|BUFF[31]   ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.081     ; 9.541      ;
; 9990.378 ; DEL:inst10|BUFF[51]   ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.080     ; 9.540      ;
; 9990.392 ; DEL:inst10|BUFF[51]   ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.080     ; 9.526      ;
; 9990.392 ; DEL:inst10|BUFF[51]   ; DEL:inst10|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.080     ; 9.526      ;
; 9990.394 ; DEL:inst10|BUFF[51]   ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.080     ; 9.524      ;
; 9990.420 ; DEL:inst10|BUFF[7]    ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.079     ; 9.499      ;
; 9990.420 ; DEL:inst10|BUFF[2]    ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.084     ; 9.494      ;
; 9990.426 ; DEL:inst10|BUFF[11]   ; DEL:inst10|word_receiver[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.077     ; 9.495      ;
; 9990.430 ; DEL:inst10|BUFF[0]    ; DEL:inst10|word_receiver[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.084     ; 9.484      ;
; 9990.444 ; DEL:inst10|BUFF[15]   ; DEL:inst10|word_receiver[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.081     ; 9.473      ;
; 9990.449 ; DEL:inst10|BUFF[27]   ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.079     ; 9.470      ;
; 9990.451 ; DEL:inst10|BUFF[7]    ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.079     ; 9.468      ;
; 9990.451 ; DEL:inst10|BUFF[7]    ; DEL:inst10|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.079     ; 9.468      ;
; 9990.451 ; DEL:inst10|BUFF[2]    ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.084     ; 9.463      ;
; 9990.451 ; DEL:inst10|BUFF[2]    ; DEL:inst10|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.084     ; 9.463      ;
+----------+-----------------------+-----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                            ;
+-----------+------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                      ; To Node                                        ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-----------+------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 9998.137  ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[5]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10000.000    ; -0.193     ; 1.668      ;
; 9998.137  ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[6]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10000.000    ; -0.193     ; 1.668      ;
; 9998.137  ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[3]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10000.000    ; -0.193     ; 1.668      ;
; 9998.137  ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[4]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10000.000    ; -0.193     ; 1.668      ;
; 9998.140  ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[7]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10000.000    ; -0.193     ; 1.665      ;
; 9998.140  ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[1]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10000.000    ; -0.193     ; 1.665      ;
; 9998.140  ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[0]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10000.000    ; -0.193     ; 1.665      ;
; 9998.140  ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[2]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10000.000    ; -0.193     ; 1.665      ;
; 9998.441  ; DEL:inst10|word_receiver[1]                    ; CONECT:inst5|word_transmitter[1]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10000.000    ; -0.197     ; 1.360      ;
; 9998.441  ; DEL:inst10|word_receiver[0]                    ; CONECT:inst5|word_transmitter[0]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10000.000    ; -0.197     ; 1.360      ;
; 9998.603  ; DEL:inst10|word_receiver[2]                    ; CONECT:inst5|word_transmitter[2]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10000.000    ; -0.197     ; 1.198      ;
; 9998.625  ; DEL:inst10|word_receiver[7]                    ; CONECT:inst5|word_transmitter[7]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10000.000    ; -0.195     ; 1.178      ;
; 9998.658  ; DEL:inst10|word_receiver[3]                    ; CONECT:inst5|word_transmitter[3]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10000.000    ; -0.195     ; 1.145      ;
; 9998.667  ; DEL:inst10|word_receiver[6]                    ; CONECT:inst5|word_transmitter[6]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10000.000    ; -0.195     ; 1.136      ;
; 9998.811  ; DEL:inst10|word_receiver[4]                    ; CONECT:inst5|word_transmitter[4]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10000.000    ; -0.195     ; 0.992      ;
; 9998.848  ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10000.000    ; -0.194     ; 0.956      ;
; 9998.850  ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|ENABLE                            ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10000.000    ; -0.194     ; 0.954      ;
; 9998.991  ; DEL:inst10|word_receiver[5]                    ; CONECT:inst5|word_transmitter[5]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10000.000    ; -0.195     ; 0.812      ;
; 49997.042 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.080     ; 2.876      ;
; 49997.138 ; CONECT:inst5|word_transmitter[2]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.080     ; 2.780      ;
; 49997.364 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.080     ; 2.554      ;
; 49997.375 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.080     ; 2.543      ;
; 49997.386 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.080     ; 2.532      ;
; 49997.386 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.080     ; 2.532      ;
; 49997.389 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.080     ; 2.529      ;
; 49997.391 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.080     ; 2.527      ;
; 49997.397 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.080     ; 2.521      ;
; 49997.408 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.080     ; 2.510      ;
; 49997.527 ; CONECT:inst5|word_transmitter[0]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.080     ; 2.391      ;
; 49997.547 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.081     ; 2.370      ;
; 49997.558 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.081     ; 2.359      ;
; 49997.568 ; CONECT:inst5|word_transmitter[4]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.081     ; 2.349      ;
; 49997.569 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.081     ; 2.348      ;
; 49997.581 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.080     ; 2.337      ;
; 49997.592 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.080     ; 2.326      ;
; 49997.603 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.080     ; 2.315      ;
; 49997.604 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.080     ; 2.314      ;
; 49997.639 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.080     ; 2.279      ;
; 49997.661 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.080     ; 2.257      ;
; 49997.822 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.081     ; 2.095      ;
; 49997.856 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.080     ; 2.062      ;
; 49997.924 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.080     ; 1.994      ;
; 49997.970 ; CONECT:inst5|word_transmitter[3]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.081     ; 1.947      ;
; 49998.001 ; CONECT:inst5|word_transmitter[1]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.080     ; 1.917      ;
; 49998.095 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.080     ; 1.823      ;
; 49998.102 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.080     ; 1.816      ;
; 49998.113 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.080     ; 1.805      ;
; 49998.117 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.080     ; 1.801      ;
; 49998.124 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.080     ; 1.794      ;
; 49998.212 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.080     ; 1.706      ;
; 49998.234 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.080     ; 1.684      ;
; 49998.236 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.080     ; 1.682      ;
; 49998.274 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.081     ; 1.643      ;
; 49998.312 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.080     ; 1.606      ;
; 49998.374 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.080     ; 1.544      ;
; 49998.377 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.080     ; 1.541      ;
; 49998.385 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.080     ; 1.533      ;
; 49998.396 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.080     ; 1.522      ;
; 49998.398 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.081     ; 1.519      ;
; 49998.429 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.080     ; 1.489      ;
; 49998.507 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.079     ; 1.412      ;
; 49998.507 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.079     ; 1.412      ;
; 49998.507 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.079     ; 1.412      ;
; 49998.507 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.079     ; 1.412      ;
; 49998.507 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.079     ; 1.412      ;
; 49998.507 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.079     ; 1.412      ;
; 49998.507 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.079     ; 1.412      ;
; 49998.592 ; CONECT:inst5|word_transmitter[5]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.081     ; 1.325      ;
; 49998.630 ; UART_transmitter:inst3|priznak_end_transmitter ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.080     ; 1.288      ;
; 49998.632 ; UART_transmitter:inst3|priznak_end_transmitter ; CONECT:inst5|ENABLE                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.080     ; 1.286      ;
; 49998.633 ; CONECT:inst5|word_transmitter[6]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.081     ; 1.284      ;
; 49998.649 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.080     ; 1.269      ;
; 49998.668 ; CONECT:inst5|word_transmitter[7]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.080     ; 1.250      ;
; 49998.734 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.080     ; 1.184      ;
; 49998.793 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.080     ; 1.125      ;
; 49999.034 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.080     ; 0.884      ;
; 49999.096 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.080     ; 0.822      ;
; 49999.153 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.080     ; 0.765      ;
; 49999.153 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.080     ; 0.765      ;
; 49999.153 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.080     ; 0.765      ;
; 49999.184 ; UART_transmitter:inst3|priznak_end_transmitter ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.080     ; 0.734      ;
; 49999.184 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.080     ; 0.734      ;
; 49999.184 ; CONECT:inst5|ENABLE                            ; CONECT:inst5|ENABLE                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.080     ; 0.734      ;
+-----------+------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                         ;
+-------+------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.306 ; DEL:inst10|word_receiver[5]                    ; CONECT:inst5|word_transmitter[5]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.197      ; 0.709      ;
; 0.403 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART_transmitter:inst3|priznak_end_transmitter ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CONECT:inst5|ENABLE                            ; CONECT:inst5|ENABLE                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.674      ;
; 0.437 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.703      ;
; 0.468 ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|ENABLE                            ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.196      ; 0.870      ;
; 0.470 ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.196      ; 0.872      ;
; 0.477 ; DEL:inst10|word_receiver[4]                    ; CONECT:inst5|word_transmitter[4]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.197      ; 0.880      ;
; 0.485 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.751      ;
; 0.490 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.756      ;
; 0.497 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.763      ;
; 0.644 ; DEL:inst10|word_receiver[6]                    ; CONECT:inst5|word_transmitter[6]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.197      ; 1.047      ;
; 0.662 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.928      ;
; 0.663 ; DEL:inst10|word_receiver[3]                    ; CONECT:inst5|word_transmitter[3]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.197      ; 1.066      ;
; 0.672 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.938      ;
; 0.693 ; DEL:inst10|word_receiver[7]                    ; CONECT:inst5|word_transmitter[7]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.196      ; 1.095      ;
; 0.714 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.980      ;
; 0.735 ; DEL:inst10|word_receiver[2]                    ; CONECT:inst5|word_transmitter[2]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.194      ; 1.135      ;
; 0.850 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.116      ;
; 0.853 ; UART_transmitter:inst3|priznak_end_transmitter ; CONECT:inst5|ENABLE                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.119      ;
; 0.854 ; UART_transmitter:inst3|priznak_end_transmitter ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.120      ;
; 0.869 ; CONECT:inst5|word_transmitter[7]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.135      ;
; 0.887 ; DEL:inst10|word_receiver[1]                    ; CONECT:inst5|word_transmitter[1]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.194      ; 1.287      ;
; 0.900 ; DEL:inst10|word_receiver[0]                    ; CONECT:inst5|word_transmitter[0]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.194      ; 1.300      ;
; 0.928 ; CONECT:inst5|word_transmitter[6]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.194      ;
; 0.953 ; CONECT:inst5|word_transmitter[5]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.219      ;
; 0.961 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.227      ;
; 1.031 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.297      ;
; 1.055 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.321      ;
; 1.062 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.328      ;
; 1.065 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.331      ;
; 1.073 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.339      ;
; 1.088 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.353      ;
; 1.114 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.380      ;
; 1.136 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.402      ;
; 1.154 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.420      ;
; 1.182 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.448      ;
; 1.217 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.482      ;
; 1.219 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.486      ;
; 1.219 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.486      ;
; 1.219 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.486      ;
; 1.219 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.486      ;
; 1.219 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.486      ;
; 1.219 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.486      ;
; 1.219 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.486      ;
; 1.221 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.487      ;
; 1.228 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.494      ;
; 1.246 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.512      ;
; 1.276 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.542      ;
; 1.277 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.543      ;
; 1.281 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.547      ;
; 1.314 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.580      ;
; 1.316 ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[7]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.197      ; 1.719      ;
; 1.316 ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[1]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.197      ; 1.719      ;
; 1.316 ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[0]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.197      ; 1.719      ;
; 1.316 ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[2]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.197      ; 1.719      ;
; 1.319 ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[5]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.198      ; 1.723      ;
; 1.319 ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[6]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.198      ; 1.723      ;
; 1.319 ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[3]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.198      ; 1.723      ;
; 1.319 ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[4]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.198      ; 1.723      ;
; 1.320 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.586      ;
; 1.329 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.595      ;
; 1.363 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.628      ;
; 1.462 ; CONECT:inst5|word_transmitter[1]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.728      ;
; 1.500 ; CONECT:inst5|word_transmitter[3]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.766      ;
; 1.526 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.792      ;
; 1.597 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.862      ;
; 1.618 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.883      ;
; 1.627 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.892      ;
; 1.661 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.927      ;
; 1.700 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.966      ;
; 1.718 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.984      ;
; 1.727 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.993      ;
; 1.764 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.030      ;
; 1.775 ; CONECT:inst5|word_transmitter[4]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.041      ;
; 1.832 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.098      ;
; 1.908 ; CONECT:inst5|word_transmitter[0]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.174      ;
; 2.180 ; CONECT:inst5|word_transmitter[2]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.446      ;
+-------+------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                      ;
+-------+------------------------------------------------+-----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                     ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+-----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.402 ; DEL:inst10|k[1]                                ; DEL:inst10|k[1]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DEL:inst10|k[2]                                ; DEL:inst10|k[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DEL:inst10|k[5]                                ; DEL:inst10|k[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DEL:inst10|k[4]                                ; DEL:inst10|k[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DEL:inst10|i[1]                                ; DEL:inst10|i[1]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DEL:inst10|i[2]                                ; DEL:inst10|i[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DEL:inst10|i[4]                                ; DEL:inst10|i[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DEL:inst10|i[5]                                ; DEL:inst10|i[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; DEL:inst10|CONECT_PRIZNAC                      ; DEL:inst10|CONECT_PRIZNAC   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.407 ; DEL:inst10|k[0]                                ; DEL:inst10|k[0]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; DEL:inst10|i[0]                                ; DEL:inst10|i[0]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.457 ; DEL:inst10|j[5]                                ; DEL:inst10|j[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.723      ;
; 0.479 ; DEL:inst10|i[0]                                ; DEL:inst10|i[1]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.528 ; DEL:inst10|k[0]                                ; DEL:inst10|k[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.531 ; DEL:inst10|k[0]                                ; DEL:inst10|k[1]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.798      ;
; 0.656 ; DEL:inst10|k[4]                                ; DEL:inst10|k[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.923      ;
; 0.665 ; DEL:inst10|j[1]                                ; DEL:inst10|j[1]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.931      ;
; 0.671 ; DEL:inst10|j[4]                                ; DEL:inst10|j[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.937      ;
; 0.682 ; DEL:inst10|j[2]                                ; DEL:inst10|j[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.948      ;
; 0.700 ; DEL:inst10|i[0]                                ; DEL:inst10|PRIZNAC[0]       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.967      ;
; 0.717 ; DEL:inst10|j[0]                                ; DEL:inst10|j[0]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.983      ;
; 0.720 ; UART_transmitter:inst3|priznak_end_transmitter ; DEL:inst10|CONECT_PRIZNAC   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.194      ; 1.120      ;
; 0.724 ; DEL:inst10|k[1]                                ; DEL:inst10|k[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.991      ;
; 0.849 ; DEL:inst10|j[3]                                ; DEL:inst10|j[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.115      ;
; 0.910 ; DEL:inst10|i[4]                                ; DEL:inst10|i[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.177      ;
; 0.954 ; DEL:inst10|PRIZNAC_FORM[0]                     ; DEL:inst10|PRIZNAC_FORM[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.221      ;
; 0.983 ; DEL:inst10|j[1]                                ; DEL:inst10|j[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.249      ;
; 0.998 ; DEL:inst10|BUFF[47]                            ; DEL:inst10|BUFF[47]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.265      ;
; 0.998 ; DEL:inst10|j[4]                                ; DEL:inst10|j[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.264      ;
; 0.999 ; DEL:inst10|j[2]                                ; DEL:inst10|j[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.265      ;
; 1.004 ; CONECT:inst5|ENABLE                            ; DEL:inst10|i[4]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.197      ; 1.407      ;
; 1.004 ; CONECT:inst5|ENABLE                            ; DEL:inst10|i[5]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.197      ; 1.407      ;
; 1.007 ; DEL:inst10|k[0]                                ; DEL:inst10|k[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.274      ;
; 1.008 ; CONECT:inst5|ENABLE                            ; DEL:inst10|i[0]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.199      ; 1.413      ;
; 1.009 ; DEL:inst10|BUFF[44]                            ; DEL:inst10|BUFF[44]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.276      ;
; 1.010 ; DEL:inst10|BUFF[45]                            ; DEL:inst10|BUFF[45]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.277      ;
; 1.014 ; DEL:inst10|j[0]                                ; DEL:inst10|j[1]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.280      ;
; 1.027 ; DEL:inst10|BUFF[0]                             ; DEL:inst10|BUFF[0]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.294      ;
; 1.028 ; DEL:inst10|BUFF[25]                            ; DEL:inst10|BUFF[25]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.295      ;
; 1.038 ; DEL:inst10|k[0]                                ; DEL:inst10|k[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.306      ;
; 1.039 ; DEL:inst10|k[0]                                ; DEL:inst10|k[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.307      ;
; 1.043 ; DEL:inst10|k[0]                                ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.309      ;
; 1.043 ; DEL:inst10|k[3]                                ; DEL:inst10|k[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.310      ;
; 1.044 ; DEL:inst10|k[0]                                ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.310      ;
; 1.046 ; DEL:inst10|k[0]                                ; DEL:inst10|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.312      ;
; 1.065 ; DEL:inst10|PRIZNAC_FORM[0]                     ; DEL:inst10|BUFF[24]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.332      ;
; 1.066 ; DEL:inst10|PRIZNAC_FORM[0]                     ; DEL:inst10|BUFF[52]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.333      ;
; 1.067 ; DEL:inst10|PRIZNAC_FORM[0]                     ; DEL:inst10|BUFF[23]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.334      ;
; 1.074 ; DEL:inst10|k[3]                                ; DEL:inst10|k[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.342      ;
; 1.075 ; DEL:inst10|k[3]                                ; DEL:inst10|k[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.343      ;
; 1.084 ; DEL:inst10|PRIZNAC_FORM[0]                     ; DEL:inst10|BUFF[60]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.351      ;
; 1.087 ; DEL:inst10|PRIZNAC[0]                          ; DEL:inst10|PRIZNAC[0]       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.354      ;
; 1.104 ; DEL:inst10|j[1]                                ; DEL:inst10|j[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.370      ;
; 1.109 ; DEL:inst10|j[1]                                ; DEL:inst10|j[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.375      ;
; 1.116 ; DEL:inst10|i[1]                                ; DEL:inst10|i[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.381      ;
; 1.120 ; DEL:inst10|j[2]                                ; DEL:inst10|j[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.386      ;
; 1.125 ; DEL:inst10|BUFF[34]                            ; DEL:inst10|BUFF[34]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.391      ;
; 1.125 ; DEL:inst10|j[2]                                ; DEL:inst10|j[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.391      ;
; 1.127 ; DEL:inst10|word_receiver[4]                    ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.394      ;
; 1.135 ; DEL:inst10|j[0]                                ; DEL:inst10|j[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.401      ;
; 1.140 ; DEL:inst10|j[0]                                ; DEL:inst10|j[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.406      ;
; 1.142 ; DEL:inst10|BUFF[17]                            ; DEL:inst10|BUFF[17]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.409      ;
; 1.145 ; DEL:inst10|BUFF[26]                            ; DEL:inst10|BUFF[26]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.412      ;
; 1.147 ; DEL:inst10|BUFF[54]                            ; DEL:inst10|BUFF[54]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.414      ;
; 1.149 ; DEL:inst10|BUFF[12]                            ; DEL:inst10|BUFF[12]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.416      ;
; 1.156 ; DEL:inst10|BUFF[29]                            ; DEL:inst10|BUFF[29]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.423      ;
; 1.161 ; DEL:inst10|BUFF[18]                            ; DEL:inst10|BUFF[18]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.428      ;
; 1.167 ; DEL:inst10|j[3]                                ; DEL:inst10|j[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.433      ;
; 1.169 ; DEL:inst10|BUFF[2]                             ; DEL:inst10|BUFF[2]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.436      ;
; 1.171 ; DEL:inst10|word_receiver[5]                    ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.438      ;
; 1.174 ; DEL:inst10|BUFF[4]                             ; DEL:inst10|BUFF[4]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.441      ;
; 1.181 ; DEL:inst10|k[0]                                ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.447      ;
; 1.182 ; DEL:inst10|k[2]                                ; DEL:inst10|k[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.449      ;
; 1.192 ; DEL:inst10|k[1]                                ; DEL:inst10|k[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.459      ;
; 1.199 ; DEL:inst10|i[0]                                ; DEL:inst10|i[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.464      ;
; 1.204 ; DEL:inst10|word_receiver[6]                    ; DEL:inst10|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.471      ;
; 1.208 ; DEL:inst10|BUFF[38]                            ; DEL:inst10|BUFF[38]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.474      ;
; 1.214 ; DEL:inst10|BUFF[50]                            ; DEL:inst10|BUFF[50]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.480      ;
; 1.214 ; DEL:inst10|BUFF[42]                            ; DEL:inst10|BUFF[42]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.480      ;
; 1.216 ; DEL:inst10|BUFF[57]                            ; DEL:inst10|BUFF[57]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.482      ;
; 1.217 ; DEL:inst10|BUFF[41]                            ; DEL:inst10|BUFF[41]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.483      ;
; 1.217 ; DEL:inst10|k[2]                                ; DEL:inst10|k[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.485      ;
; 1.218 ; DEL:inst10|k[2]                                ; DEL:inst10|k[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.486      ;
; 1.220 ; DEL:inst10|BUFF[6]                             ; DEL:inst10|BUFF[6]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.487      ;
; 1.220 ; DEL:inst10|word_receiver[3]                    ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.487      ;
; 1.221 ; DEL:inst10|BUFF[56]                            ; DEL:inst10|BUFF[56]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.487      ;
; 1.223 ; DEL:inst10|k[1]                                ; DEL:inst10|k[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.491      ;
; 1.224 ; DEL:inst10|k[1]                                ; DEL:inst10|k[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.492      ;
; 1.226 ; DEL:inst10|BUFF[16]                            ; DEL:inst10|BUFF[16]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.493      ;
; 1.226 ; DEL:inst10|BUFF[8]                             ; DEL:inst10|BUFF[8]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.492      ;
; 1.226 ; DEL:inst10|BUFF[10]                            ; DEL:inst10|BUFF[10]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.492      ;
; 1.228 ; DEL:inst10|BUFF[14]                            ; DEL:inst10|BUFF[14]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.494      ;
; 1.230 ; DEL:inst10|j[1]                                ; DEL:inst10|j[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.496      ;
; 1.231 ; DEL:inst10|BUFF[43]                            ; DEL:inst10|BUFF[43]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.498      ;
; 1.233 ; DEL:inst10|BUFF[20]                            ; DEL:inst10|BUFF[20]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.499      ;
; 1.237 ; DEL:inst10|BUFF[55]                            ; DEL:inst10|BUFF[55]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.504      ;
; 1.240 ; DEL:inst10|k[1]                                ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.506      ;
; 1.242 ; DEL:inst10|k[2]                                ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.508      ;
; 1.246 ; DEL:inst10|BUFF[5]                             ; DEL:inst10|BUFF[5]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.513      ;
; 1.251 ; DEL:inst10|k[1]                                ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.517      ;
+-------+------------------------------------------------+-----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                           ;
+-------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                     ;
+-------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+
; 4.891 ; 4.891        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.891 ; 4.891        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 4.891 ; 4.891        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.894 ; 4.894        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                ;
; 4.912 ; 4.912        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                ;
; 5.087 ; 5.087        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.106 ; 5.106        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                ;
; 5.107 ; 5.107        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.107 ; 5.107        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 5.107 ; 5.107        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                        ;
+-------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                             ;
+----------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                      ;
+----------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------+
; 4999.708 ; 4999.928     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|k[4]             ;
; 4999.708 ; 4999.928     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|k[5]             ;
; 4999.708 ; 4999.928     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|word_receiver[0] ;
; 4999.708 ; 4999.928     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|word_receiver[1] ;
; 4999.708 ; 4999.928     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|word_receiver[2] ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[10]         ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[11]         ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[12]         ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[13]         ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[14]         ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[22]         ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[25]         ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[26]         ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[27]         ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[28]         ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[30]         ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[34]         ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[36]         ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[37]         ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[38]         ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[40]         ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[41]         ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[42]         ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[46]         ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[4]          ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[50]         ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[53]         ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[54]         ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[56]         ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[57]         ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[58]         ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[59]         ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[5]          ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[6]          ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[7]          ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|CONECT_PRIZNAC   ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|j[0]             ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|j[1]             ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|j[2]             ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|j[3]             ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|j[4]             ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|j[5]             ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|k[0]             ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|k[1]             ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|k[2]             ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|k[3]             ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|word_receiver[3] ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|word_receiver[4] ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|word_receiver[5] ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|word_receiver[6] ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|word_receiver[7] ;
; 4999.711 ; 4999.931     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[0]          ;
; 4999.711 ; 4999.931     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[15]         ;
; 4999.711 ; 4999.931     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[16]         ;
; 4999.711 ; 4999.931     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[17]         ;
; 4999.711 ; 4999.931     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[18]         ;
; 4999.711 ; 4999.931     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[19]         ;
; 4999.711 ; 4999.931     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[1]          ;
; 4999.711 ; 4999.931     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[20]         ;
; 4999.711 ; 4999.931     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[21]         ;
; 4999.711 ; 4999.931     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[23]         ;
; 4999.711 ; 4999.931     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[24]         ;
; 4999.711 ; 4999.931     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[29]         ;
; 4999.711 ; 4999.931     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[2]          ;
; 4999.711 ; 4999.931     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[31]         ;
; 4999.711 ; 4999.931     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[32]         ;
; 4999.711 ; 4999.931     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[33]         ;
; 4999.711 ; 4999.931     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[35]         ;
; 4999.711 ; 4999.931     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[39]         ;
; 4999.711 ; 4999.931     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[3]          ;
; 4999.711 ; 4999.931     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[43]         ;
; 4999.711 ; 4999.931     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[44]         ;
; 4999.711 ; 4999.931     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[45]         ;
; 4999.711 ; 4999.931     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[47]         ;
; 4999.711 ; 4999.931     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[48]         ;
; 4999.711 ; 4999.931     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[49]         ;
; 4999.711 ; 4999.931     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[51]         ;
; 4999.711 ; 4999.931     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[52]         ;
; 4999.711 ; 4999.931     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[55]         ;
; 4999.711 ; 4999.931     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[60]         ;
; 4999.711 ; 4999.931     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[8]          ;
; 4999.711 ; 4999.931     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[9]          ;
; 4999.711 ; 4999.931     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|PRIZNAC[0]       ;
; 4999.711 ; 4999.931     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|PRIZNAC_FORM[0]  ;
; 4999.711 ; 4999.931     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|i[0]             ;
; 4999.711 ; 4999.931     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|i[1]             ;
; 4999.711 ; 4999.931     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|i[2]             ;
; 4999.711 ; 4999.931     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|i[3]             ;
; 4999.711 ; 4999.931     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|i[4]             ;
; 4999.711 ; 4999.931     ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|i[5]             ;
; 4999.880 ; 5000.068     ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[29]         ;
; 4999.881 ; 5000.069     ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[0]          ;
; 4999.881 ; 5000.069     ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[15]         ;
; 4999.881 ; 5000.069     ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[16]         ;
; 4999.881 ; 5000.069     ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[17]         ;
; 4999.881 ; 5000.069     ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[18]         ;
; 4999.881 ; 5000.069     ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[19]         ;
; 4999.881 ; 5000.069     ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[1]          ;
; 4999.881 ; 5000.069     ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[20]         ;
; 4999.881 ; 5000.069     ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[21]         ;
+----------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                         ;
+-----------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                 ;
+-----------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; 24999.708 ; 24999.928    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|ENABLE                                                    ;
; 24999.708 ; 24999.928    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|TRANSMITTER_PRIZNAK                                       ;
; 24999.708 ; 24999.928    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[0]                                       ;
; 24999.708 ; 24999.928    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[1]                                       ;
; 24999.708 ; 24999.928    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[2]                                       ;
; 24999.708 ; 24999.928    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[3]                                       ;
; 24999.708 ; 24999.928    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[4]                                       ;
; 24999.708 ; 24999.928    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[5]                                       ;
; 24999.708 ; 24999.928    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[6]                                       ;
; 24999.708 ; 24999.928    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[7]                                       ;
; 24999.708 ; 24999.928    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|TX                                              ;
; 24999.708 ; 24999.928    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[0]                                            ;
; 24999.708 ; 24999.928    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[1]                                            ;
; 24999.708 ; 24999.928    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[2]                                            ;
; 24999.708 ; 24999.928    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[3]                                            ;
; 24999.708 ; 24999.928    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[4]                                            ;
; 24999.708 ; 24999.928    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[5]                                            ;
; 24999.708 ; 24999.928    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|priznak_end_transmitter                         ;
; 24999.884 ; 25000.072    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|ENABLE                                                    ;
; 24999.884 ; 25000.072    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|TRANSMITTER_PRIZNAK                                       ;
; 24999.884 ; 25000.072    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[0]                                       ;
; 24999.884 ; 25000.072    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[1]                                       ;
; 24999.884 ; 25000.072    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[2]                                       ;
; 24999.884 ; 25000.072    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[3]                                       ;
; 24999.884 ; 25000.072    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[4]                                       ;
; 24999.884 ; 25000.072    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[5]                                       ;
; 24999.884 ; 25000.072    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[6]                                       ;
; 24999.884 ; 25000.072    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[7]                                       ;
; 24999.884 ; 25000.072    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|TX                                              ;
; 24999.884 ; 25000.072    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[0]                                            ;
; 24999.884 ; 25000.072    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[1]                                            ;
; 24999.884 ; 25000.072    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[2]                                            ;
; 24999.884 ; 25000.072    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[3]                                            ;
; 24999.884 ; 25000.072    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[4]                                            ;
; 24999.884 ; 25000.072    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[5]                                            ;
; 24999.884 ; 25000.072    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|priznak_end_transmitter                         ;
; 24999.963 ; 24999.963    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|TX|clk                                                           ;
; 24999.963 ; 24999.963    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[0]|clk                                                         ;
; 24999.963 ; 24999.963    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[1]|clk                                                         ;
; 24999.963 ; 24999.963    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[2]|clk                                                         ;
; 24999.963 ; 24999.963    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[3]|clk                                                         ;
; 24999.963 ; 24999.963    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[4]|clk                                                         ;
; 24999.963 ; 24999.963    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[5]|clk                                                         ;
; 24999.963 ; 24999.963    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|priznak_end_transmitter|clk                                      ;
; 24999.963 ; 24999.963    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|ENABLE|clk                                                       ;
; 24999.963 ; 24999.963    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|TRANSMITTER_PRIZNAK|clk                                          ;
; 24999.963 ; 24999.963    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[0]|clk                                          ;
; 24999.963 ; 24999.963    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[1]|clk                                          ;
; 24999.963 ; 24999.963    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[2]|clk                                          ;
; 24999.963 ; 24999.963    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[3]|clk                                          ;
; 24999.963 ; 24999.963    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[4]|clk                                          ;
; 24999.963 ; 24999.963    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[5]|clk                                          ;
; 24999.963 ; 24999.963    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[6]|clk                                          ;
; 24999.963 ; 24999.963    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[7]|clk                                          ;
; 24999.968 ; 24999.968    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 24999.968 ; 24999.968    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 25000.031 ; 25000.031    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 25000.031 ; 25000.031    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 25000.036 ; 25000.036    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|TX|clk                                                           ;
; 25000.036 ; 25000.036    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[0]|clk                                                         ;
; 25000.036 ; 25000.036    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[1]|clk                                                         ;
; 25000.036 ; 25000.036    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[2]|clk                                                         ;
; 25000.036 ; 25000.036    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[3]|clk                                                         ;
; 25000.036 ; 25000.036    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[4]|clk                                                         ;
; 25000.036 ; 25000.036    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[5]|clk                                                         ;
; 25000.036 ; 25000.036    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|priznak_end_transmitter|clk                                      ;
; 25000.036 ; 25000.036    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|ENABLE|clk                                                       ;
; 25000.036 ; 25000.036    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|TRANSMITTER_PRIZNAK|clk                                          ;
; 25000.036 ; 25000.036    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[0]|clk                                          ;
; 25000.036 ; 25000.036    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[1]|clk                                          ;
; 25000.036 ; 25000.036    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[2]|clk                                          ;
; 25000.036 ; 25000.036    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[3]|clk                                          ;
; 25000.036 ; 25000.036    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[4]|clk                                          ;
; 25000.036 ; 25000.036    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[5]|clk                                          ;
; 25000.036 ; 25000.036    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[6]|clk                                          ;
; 25000.036 ; 25000.036    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[7]|clk                                          ;
; 49997.715 ; 50000.000    ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|ENABLE                                                    ;
; 49997.715 ; 50000.000    ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|TRANSMITTER_PRIZNAK                                       ;
; 49997.715 ; 50000.000    ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[0]                                       ;
; 49997.715 ; 50000.000    ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[1]                                       ;
; 49997.715 ; 50000.000    ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[2]                                       ;
; 49997.715 ; 50000.000    ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[3]                                       ;
; 49997.715 ; 50000.000    ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[4]                                       ;
; 49997.715 ; 50000.000    ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[5]                                       ;
; 49997.715 ; 50000.000    ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[6]                                       ;
; 49997.715 ; 50000.000    ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[7]                                       ;
; 49997.715 ; 50000.000    ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|TX                                              ;
; 49997.715 ; 50000.000    ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[0]                                            ;
; 49997.715 ; 50000.000    ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[1]                                            ;
; 49997.715 ; 50000.000    ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[2]                                            ;
; 49997.715 ; 50000.000    ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[3]                                            ;
; 49997.715 ; 50000.000    ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[4]                                            ;
; 49997.715 ; 50000.000    ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[5]                                            ;
; 49997.715 ; 50000.000    ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|priznak_end_transmitter                         ;
+-----------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+
; CLS_WORD_IN ; clk        ; 5.129  ; 5.451  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; RX          ; clk        ; 15.661 ; 15.947 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                 ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+
; CLS_WORD_IN ; clk        ; -4.067 ; -4.428 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; RX          ; clk        ; -4.198 ; -4.543 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; CLK_50    ; clk        ; 3.003 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED   ; clk        ; 6.449 ; 6.423 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; CLK_50    ; clk        ;       ; 2.919 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; CLC_10    ; clk        ; 2.968 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; TX        ; clk        ; 4.895 ; 4.821 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLC_10    ; clk        ;       ; 2.883 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; CLK_50    ; clk        ; 2.458 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED   ; clk        ; 4.927 ; 4.910 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; CLK_50    ; clk        ;       ; 2.375 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; CLC_10    ; clk        ; 2.424 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; TX        ; clk        ; 4.263 ; 4.191 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLC_10    ; clk        ;       ; 2.340 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                      ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 90.11 MHz  ; 90.11 MHz       ; inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 373.41 MHz ; 373.41 MHz      ; inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                          ;
+--------------------------------------------------+----------+---------------+
; Clock                                            ; Slack    ; End Point TNS ;
+--------------------------------------------------+----------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; 9988.096 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; 9998.278 ; 0.000         ;
+--------------------------------------------------+----------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.286 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.354 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                             ;
+--------------------------------------------------+-----------+---------------+
; Clock                                            ; Slack     ; End Point TNS ;
+--------------------------------------------------+-----------+---------------+
; clk                                              ; 4.887     ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 4999.709  ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; 24999.709 ; 0.000         ;
+--------------------------------------------------+-----------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                ;
+----------+-----------------------+-----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node             ; To Node                     ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------+-----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 9988.096 ; CONECT:inst5|ENABLE   ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.173     ; 11.730     ;
; 9988.135 ; CONECT:inst5|ENABLE   ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.173     ; 11.691     ;
; 9988.136 ; CONECT:inst5|ENABLE   ; DEL:inst10|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.173     ; 11.690     ;
; 9988.137 ; CONECT:inst5|ENABLE   ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.173     ; 11.689     ;
; 9988.347 ; CONECT:inst5|ENABLE   ; DEL:inst10|word_receiver[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.171     ; 11.481     ;
; 9988.375 ; CONECT:inst5|ENABLE   ; DEL:inst10|word_receiver[7] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.173     ; 11.451     ;
; 9988.478 ; CONECT:inst5|ENABLE   ; DEL:inst10|word_receiver[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.171     ; 11.350     ;
; 9988.481 ; CONECT:inst5|ENABLE   ; DEL:inst10|word_receiver[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.171     ; 11.347     ;
; 9988.902 ; DEL:inst10|PRIZNAC[0] ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.077     ; 11.020     ;
; 9988.941 ; DEL:inst10|PRIZNAC[0] ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.077     ; 10.981     ;
; 9988.942 ; DEL:inst10|PRIZNAC[0] ; DEL:inst10|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.077     ; 10.980     ;
; 9988.943 ; DEL:inst10|PRIZNAC[0] ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.077     ; 10.979     ;
; 9989.153 ; DEL:inst10|PRIZNAC[0] ; DEL:inst10|word_receiver[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.075     ; 10.771     ;
; 9989.181 ; DEL:inst10|PRIZNAC[0] ; DEL:inst10|word_receiver[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.077     ; 10.741     ;
; 9989.284 ; DEL:inst10|PRIZNAC[0] ; DEL:inst10|word_receiver[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.075     ; 10.640     ;
; 9989.287 ; DEL:inst10|PRIZNAC[0] ; DEL:inst10|word_receiver[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.075     ; 10.637     ;
; 9989.421 ; DEL:inst10|i[2]       ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.075     ; 10.503     ;
; 9989.460 ; DEL:inst10|i[2]       ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.075     ; 10.464     ;
; 9989.461 ; DEL:inst10|i[2]       ; DEL:inst10|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.075     ; 10.463     ;
; 9989.462 ; DEL:inst10|i[2]       ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.075     ; 10.462     ;
; 9989.471 ; DEL:inst10|i[4]       ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.075     ; 10.453     ;
; 9989.510 ; DEL:inst10|i[4]       ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.075     ; 10.414     ;
; 9989.511 ; DEL:inst10|i[4]       ; DEL:inst10|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.075     ; 10.413     ;
; 9989.512 ; DEL:inst10|i[4]       ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.075     ; 10.412     ;
; 9989.539 ; DEL:inst10|i[1]       ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.077     ; 10.383     ;
; 9989.578 ; DEL:inst10|i[1]       ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.077     ; 10.344     ;
; 9989.579 ; DEL:inst10|i[1]       ; DEL:inst10|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.077     ; 10.343     ;
; 9989.580 ; DEL:inst10|i[1]       ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.077     ; 10.342     ;
; 9989.658 ; DEL:inst10|i[5]       ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.075     ; 10.266     ;
; 9989.672 ; DEL:inst10|i[2]       ; DEL:inst10|word_receiver[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.073     ; 10.254     ;
; 9989.697 ; DEL:inst10|i[5]       ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.075     ; 10.227     ;
; 9989.698 ; DEL:inst10|i[5]       ; DEL:inst10|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.075     ; 10.226     ;
; 9989.699 ; DEL:inst10|i[5]       ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.075     ; 10.225     ;
; 9989.700 ; DEL:inst10|i[2]       ; DEL:inst10|word_receiver[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.075     ; 10.224     ;
; 9989.700 ; DEL:inst10|i[3]       ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.075     ; 10.224     ;
; 9989.722 ; DEL:inst10|i[4]       ; DEL:inst10|word_receiver[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.073     ; 10.204     ;
; 9989.739 ; DEL:inst10|i[3]       ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.075     ; 10.185     ;
; 9989.740 ; DEL:inst10|i[3]       ; DEL:inst10|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.075     ; 10.184     ;
; 9989.741 ; DEL:inst10|i[3]       ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.075     ; 10.183     ;
; 9989.750 ; DEL:inst10|i[4]       ; DEL:inst10|word_receiver[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.075     ; 10.174     ;
; 9989.790 ; DEL:inst10|i[1]       ; DEL:inst10|word_receiver[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.075     ; 10.134     ;
; 9989.803 ; DEL:inst10|i[2]       ; DEL:inst10|word_receiver[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.073     ; 10.123     ;
; 9989.806 ; DEL:inst10|i[2]       ; DEL:inst10|word_receiver[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.073     ; 10.120     ;
; 9989.818 ; DEL:inst10|i[1]       ; DEL:inst10|word_receiver[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.077     ; 10.104     ;
; 9989.853 ; DEL:inst10|i[4]       ; DEL:inst10|word_receiver[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.073     ; 10.073     ;
; 9989.856 ; DEL:inst10|i[4]       ; DEL:inst10|word_receiver[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.073     ; 10.070     ;
; 9989.909 ; DEL:inst10|i[5]       ; DEL:inst10|word_receiver[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.073     ; 10.017     ;
; 9989.921 ; DEL:inst10|i[1]       ; DEL:inst10|word_receiver[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.075     ; 10.003     ;
; 9989.924 ; DEL:inst10|i[1]       ; DEL:inst10|word_receiver[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.075     ; 10.000     ;
; 9989.937 ; DEL:inst10|i[5]       ; DEL:inst10|word_receiver[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.075     ; 9.987      ;
; 9989.942 ; DEL:inst10|i[0]       ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.077     ; 9.980      ;
; 9989.951 ; DEL:inst10|i[3]       ; DEL:inst10|word_receiver[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.073     ; 9.975      ;
; 9989.979 ; DEL:inst10|i[3]       ; DEL:inst10|word_receiver[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.075     ; 9.945      ;
; 9989.981 ; DEL:inst10|i[0]       ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.077     ; 9.941      ;
; 9989.982 ; DEL:inst10|i[0]       ; DEL:inst10|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.077     ; 9.940      ;
; 9989.983 ; DEL:inst10|i[0]       ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.077     ; 9.939      ;
; 9990.040 ; DEL:inst10|i[5]       ; DEL:inst10|word_receiver[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.073     ; 9.886      ;
; 9990.043 ; DEL:inst10|i[5]       ; DEL:inst10|word_receiver[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.073     ; 9.883      ;
; 9990.082 ; DEL:inst10|i[3]       ; DEL:inst10|word_receiver[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.073     ; 9.844      ;
; 9990.085 ; DEL:inst10|i[3]       ; DEL:inst10|word_receiver[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.073     ; 9.841      ;
; 9990.193 ; DEL:inst10|i[0]       ; DEL:inst10|word_receiver[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.075     ; 9.731      ;
; 9990.221 ; DEL:inst10|i[0]       ; DEL:inst10|word_receiver[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.077     ; 9.701      ;
; 9990.324 ; DEL:inst10|i[0]       ; DEL:inst10|word_receiver[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.075     ; 9.600      ;
; 9990.327 ; DEL:inst10|i[0]       ; DEL:inst10|word_receiver[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.075     ; 9.597      ;
; 9990.956 ; DEL:inst10|BUFF[15]   ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.075     ; 8.968      ;
; 9990.995 ; DEL:inst10|BUFF[15]   ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.075     ; 8.929      ;
; 9990.996 ; DEL:inst10|BUFF[15]   ; DEL:inst10|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.075     ; 8.928      ;
; 9990.997 ; DEL:inst10|BUFF[15]   ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.075     ; 8.927      ;
; 9991.005 ; DEL:inst10|BUFF[0]    ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.077     ; 8.917      ;
; 9991.023 ; DEL:inst10|BUFF[11]   ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.071     ; 8.905      ;
; 9991.044 ; DEL:inst10|BUFF[0]    ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.077     ; 8.878      ;
; 9991.045 ; DEL:inst10|BUFF[0]    ; DEL:inst10|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.077     ; 8.877      ;
; 9991.046 ; DEL:inst10|BUFF[0]    ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.077     ; 8.876      ;
; 9991.062 ; DEL:inst10|BUFF[11]   ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.071     ; 8.866      ;
; 9991.063 ; DEL:inst10|BUFF[11]   ; DEL:inst10|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.071     ; 8.865      ;
; 9991.064 ; DEL:inst10|BUFF[11]   ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.071     ; 8.864      ;
; 9991.134 ; DEL:inst10|BUFF[19]   ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.075     ; 8.790      ;
; 9991.164 ; DEL:inst10|BUFF[27]   ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.071     ; 8.764      ;
; 9991.170 ; DEL:inst10|BUFF[51]   ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.073     ; 8.756      ;
; 9991.173 ; DEL:inst10|BUFF[19]   ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.075     ; 8.751      ;
; 9991.173 ; DEL:inst10|BUFF[31]   ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.075     ; 8.751      ;
; 9991.174 ; DEL:inst10|BUFF[19]   ; DEL:inst10|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.075     ; 8.750      ;
; 9991.175 ; DEL:inst10|BUFF[19]   ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.075     ; 8.749      ;
; 9991.203 ; DEL:inst10|BUFF[27]   ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.071     ; 8.725      ;
; 9991.204 ; DEL:inst10|BUFF[27]   ; DEL:inst10|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.071     ; 8.724      ;
; 9991.205 ; DEL:inst10|BUFF[27]   ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.071     ; 8.723      ;
; 9991.207 ; DEL:inst10|BUFF[15]   ; DEL:inst10|word_receiver[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.073     ; 8.719      ;
; 9991.209 ; DEL:inst10|BUFF[51]   ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.073     ; 8.717      ;
; 9991.210 ; DEL:inst10|BUFF[51]   ; DEL:inst10|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.073     ; 8.716      ;
; 9991.211 ; DEL:inst10|BUFF[51]   ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.073     ; 8.715      ;
; 9991.212 ; DEL:inst10|BUFF[31]   ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.075     ; 8.712      ;
; 9991.213 ; DEL:inst10|BUFF[7]    ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.071     ; 8.715      ;
; 9991.213 ; DEL:inst10|BUFF[31]   ; DEL:inst10|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.075     ; 8.711      ;
; 9991.214 ; DEL:inst10|BUFF[31]   ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.075     ; 8.710      ;
; 9991.217 ; DEL:inst10|BUFF[60]   ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.076     ; 8.706      ;
; 9991.235 ; DEL:inst10|BUFF[15]   ; DEL:inst10|word_receiver[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.075     ; 8.689      ;
; 9991.252 ; DEL:inst10|BUFF[7]    ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.071     ; 8.676      ;
; 9991.253 ; DEL:inst10|BUFF[7]    ; DEL:inst10|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.071     ; 8.675      ;
; 9991.254 ; DEL:inst10|BUFF[7]    ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.071     ; 8.674      ;
; 9991.256 ; DEL:inst10|BUFF[60]   ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.076     ; 8.667      ;
+----------+-----------------------+-----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                             ;
+-----------+------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                      ; To Node                                        ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-----------+------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 9998.278  ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[5]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10000.000    ; -0.171     ; 1.550      ;
; 9998.278  ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[6]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10000.000    ; -0.171     ; 1.550      ;
; 9998.278  ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[3]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10000.000    ; -0.171     ; 1.550      ;
; 9998.278  ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[4]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10000.000    ; -0.171     ; 1.550      ;
; 9998.281  ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[7]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10000.000    ; -0.172     ; 1.546      ;
; 9998.281  ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[1]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10000.000    ; -0.172     ; 1.546      ;
; 9998.281  ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[0]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10000.000    ; -0.172     ; 1.546      ;
; 9998.281  ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[2]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10000.000    ; -0.172     ; 1.546      ;
; 9998.571  ; DEL:inst10|word_receiver[0]                    ; CONECT:inst5|word_transmitter[0]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10000.000    ; -0.175     ; 1.253      ;
; 9998.580  ; DEL:inst10|word_receiver[1]                    ; CONECT:inst5|word_transmitter[1]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10000.000    ; -0.175     ; 1.244      ;
; 9998.713  ; DEL:inst10|word_receiver[2]                    ; CONECT:inst5|word_transmitter[2]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10000.000    ; -0.175     ; 1.111      ;
; 9998.761  ; DEL:inst10|word_receiver[7]                    ; CONECT:inst5|word_transmitter[7]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10000.000    ; -0.173     ; 1.065      ;
; 9998.790  ; DEL:inst10|word_receiver[3]                    ; CONECT:inst5|word_transmitter[3]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10000.000    ; -0.172     ; 1.037      ;
; 9998.798  ; DEL:inst10|word_receiver[6]                    ; CONECT:inst5|word_transmitter[6]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10000.000    ; -0.172     ; 1.029      ;
; 9998.922  ; DEL:inst10|word_receiver[4]                    ; CONECT:inst5|word_transmitter[4]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10000.000    ; -0.172     ; 0.905      ;
; 9998.973  ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10000.000    ; -0.172     ; 0.854      ;
; 9998.975  ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|ENABLE                            ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10000.000    ; -0.172     ; 0.852      ;
; 9999.097  ; DEL:inst10|word_receiver[5]                    ; CONECT:inst5|word_transmitter[5]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10000.000    ; -0.172     ; 0.730      ;
; 49997.322 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.072     ; 2.605      ;
; 49997.440 ; CONECT:inst5|word_transmitter[2]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.072     ; 2.487      ;
; 49997.598 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.072     ; 2.329      ;
; 49997.640 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.072     ; 2.287      ;
; 49997.646 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.072     ; 2.281      ;
; 49997.653 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.072     ; 2.274      ;
; 49997.655 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.072     ; 2.272      ;
; 49997.657 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.072     ; 2.270      ;
; 49997.663 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.072     ; 2.264      ;
; 49997.670 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.072     ; 2.257      ;
; 49997.727 ; CONECT:inst5|word_transmitter[0]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.072     ; 2.200      ;
; 49997.775 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.072     ; 2.152      ;
; 49997.781 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.072     ; 2.146      ;
; 49997.788 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.072     ; 2.139      ;
; 49997.812 ; CONECT:inst5|word_transmitter[4]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.073     ; 2.114      ;
; 49997.825 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.072     ; 2.102      ;
; 49997.825 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.072     ; 2.102      ;
; 49997.831 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.072     ; 2.096      ;
; 49997.838 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.072     ; 2.089      ;
; 49997.881 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.072     ; 2.046      ;
; 49997.898 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.072     ; 2.029      ;
; 49998.016 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.072     ; 1.911      ;
; 49998.066 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.072     ; 1.861      ;
; 49998.108 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.072     ; 1.819      ;
; 49998.150 ; CONECT:inst5|word_transmitter[3]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.073     ; 1.776      ;
; 49998.193 ; CONECT:inst5|word_transmitter[1]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.072     ; 1.734      ;
; 49998.290 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.072     ; 1.637      ;
; 49998.298 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.072     ; 1.629      ;
; 49998.304 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.072     ; 1.623      ;
; 49998.307 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.072     ; 1.620      ;
; 49998.311 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.072     ; 1.616      ;
; 49998.390 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.072     ; 1.537      ;
; 49998.407 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.072     ; 1.520      ;
; 49998.415 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.072     ; 1.512      ;
; 49998.420 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.072     ; 1.507      ;
; 49998.475 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.072     ; 1.452      ;
; 49998.537 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.072     ; 1.390      ;
; 49998.538 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.072     ; 1.389      ;
; 49998.539 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.072     ; 1.388      ;
; 49998.544 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.072     ; 1.383      ;
; 49998.551 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.072     ; 1.376      ;
; 49998.575 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.072     ; 1.352      ;
; 49998.625 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.072     ; 1.302      ;
; 49998.625 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.072     ; 1.302      ;
; 49998.625 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.072     ; 1.302      ;
; 49998.625 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.072     ; 1.302      ;
; 49998.625 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.072     ; 1.302      ;
; 49998.625 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.072     ; 1.302      ;
; 49998.625 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.072     ; 1.302      ;
; 49998.735 ; CONECT:inst5|word_transmitter[5]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.073     ; 1.191      ;
; 49998.751 ; CONECT:inst5|word_transmitter[6]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.073     ; 1.175      ;
; 49998.773 ; UART_transmitter:inst3|priznak_end_transmitter ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.072     ; 1.154      ;
; 49998.774 ; UART_transmitter:inst3|priznak_end_transmitter ; CONECT:inst5|ENABLE                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.072     ; 1.153      ;
; 49998.779 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.072     ; 1.148      ;
; 49998.808 ; CONECT:inst5|word_transmitter[7]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.072     ; 1.119      ;
; 49998.862 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.072     ; 1.065      ;
; 49998.917 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.072     ; 1.010      ;
; 49999.127 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.072     ; 0.800      ;
; 49999.181 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.072     ; 0.746      ;
; 49999.244 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.072     ; 0.683      ;
; 49999.244 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.072     ; 0.683      ;
; 49999.244 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.072     ; 0.683      ;
; 49999.268 ; UART_transmitter:inst3|priznak_end_transmitter ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.072     ; 0.659      ;
; 49999.268 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.072     ; 0.659      ;
; 49999.268 ; CONECT:inst5|ENABLE                            ; CONECT:inst5|ENABLE                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.072     ; 0.659      ;
+-----------+------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                          ;
+-------+------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.286 ; DEL:inst10|word_receiver[5]                    ; CONECT:inst5|word_transmitter[5]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.174      ; 0.651      ;
; 0.354 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_transmitter:inst3|priznak_end_transmitter ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CONECT:inst5|ENABLE                            ; CONECT:inst5|ENABLE                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.608      ;
; 0.394 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.637      ;
; 0.438 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.681      ;
; 0.439 ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|ENABLE                            ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.174      ; 0.804      ;
; 0.439 ; DEL:inst10|word_receiver[4]                    ; CONECT:inst5|word_transmitter[4]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.174      ; 0.804      ;
; 0.441 ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.174      ; 0.806      ;
; 0.443 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.686      ;
; 0.458 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.701      ;
; 0.603 ; DEL:inst10|word_receiver[6]                    ; CONECT:inst5|word_transmitter[6]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.174      ; 0.968      ;
; 0.606 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.849      ;
; 0.613 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.856      ;
; 0.619 ; DEL:inst10|word_receiver[3]                    ; CONECT:inst5|word_transmitter[3]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.174      ; 0.984      ;
; 0.650 ; DEL:inst10|word_receiver[7]                    ; CONECT:inst5|word_transmitter[7]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.173      ; 1.014      ;
; 0.650 ; DEL:inst10|word_receiver[2]                    ; CONECT:inst5|word_transmitter[2]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.171      ; 1.012      ;
; 0.651 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.894      ;
; 0.778 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.021      ;
; 0.785 ; CONECT:inst5|word_transmitter[7]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.028      ;
; 0.790 ; UART_transmitter:inst3|priznak_end_transmitter ; CONECT:inst5|ENABLE                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.033      ;
; 0.791 ; UART_transmitter:inst3|priznak_end_transmitter ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.034      ;
; 0.825 ; DEL:inst10|word_receiver[1]                    ; CONECT:inst5|word_transmitter[1]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.171      ; 1.187      ;
; 0.825 ; CONECT:inst5|word_transmitter[6]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.067      ;
; 0.827 ; DEL:inst10|word_receiver[0]                    ; CONECT:inst5|word_transmitter[0]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.171      ; 1.189      ;
; 0.877 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.120      ;
; 0.886 ; CONECT:inst5|word_transmitter[5]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.128      ;
; 0.940 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.183      ;
; 0.961 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.204      ;
; 0.966 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.209      ;
; 0.973 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.216      ;
; 0.973 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.216      ;
; 0.977 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.220      ;
; 1.027 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.270      ;
; 1.036 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.279      ;
; 1.050 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.293      ;
; 1.072 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.315      ;
; 1.096 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.339      ;
; 1.107 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.350      ;
; 1.117 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.360      ;
; 1.117 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.360      ;
; 1.117 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.360      ;
; 1.117 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.360      ;
; 1.117 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.360      ;
; 1.117 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.360      ;
; 1.117 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.360      ;
; 1.124 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.367      ;
; 1.139 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.382      ;
; 1.165 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.408      ;
; 1.168 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.411      ;
; 1.168 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.411      ;
; 1.196 ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[7]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.174      ; 1.561      ;
; 1.196 ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[1]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.174      ; 1.561      ;
; 1.196 ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[0]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.174      ; 1.561      ;
; 1.196 ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[2]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.174      ; 1.561      ;
; 1.199 ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[5]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.175      ; 1.565      ;
; 1.199 ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[6]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.175      ; 1.565      ;
; 1.199 ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[3]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.175      ; 1.565      ;
; 1.199 ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[4]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.175      ; 1.565      ;
; 1.207 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.450      ;
; 1.212 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.455      ;
; 1.220 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.463      ;
; 1.226 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.469      ;
; 1.333 ; CONECT:inst5|word_transmitter[1]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.576      ;
; 1.337 ; CONECT:inst5|word_transmitter[3]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.579      ;
; 1.376 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.619      ;
; 1.448 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.691      ;
; 1.471 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.714      ;
; 1.478 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.721      ;
; 1.524 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.767      ;
; 1.547 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.790      ;
; 1.563 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.806      ;
; 1.570 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.813      ;
; 1.605 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.848      ;
; 1.631 ; CONECT:inst5|word_transmitter[4]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.873      ;
; 1.658 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.901      ;
; 1.695 ; CONECT:inst5|word_transmitter[0]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.938      ;
; 2.009 ; CONECT:inst5|word_transmitter[2]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.252      ;
+-------+------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                       ;
+-------+------------------------------------------------+-----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                     ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+-----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.354 ; DEL:inst10|k[1]                                ; DEL:inst10|k[1]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DEL:inst10|k[2]                                ; DEL:inst10|k[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DEL:inst10|k[5]                                ; DEL:inst10|k[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DEL:inst10|k[4]                                ; DEL:inst10|k[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DEL:inst10|CONECT_PRIZNAC                      ; DEL:inst10|CONECT_PRIZNAC   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DEL:inst10|i[1]                                ; DEL:inst10|i[1]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DEL:inst10|i[2]                                ; DEL:inst10|i[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DEL:inst10|i[4]                                ; DEL:inst10|i[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DEL:inst10|i[5]                                ; DEL:inst10|i[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; DEL:inst10|k[0]                                ; DEL:inst10|k[0]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; DEL:inst10|i[0]                                ; DEL:inst10|i[0]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.413 ; DEL:inst10|j[5]                                ; DEL:inst10|j[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.656      ;
; 0.433 ; DEL:inst10|i[0]                                ; DEL:inst10|i[1]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.676      ;
; 0.478 ; DEL:inst10|k[0]                                ; DEL:inst10|k[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.721      ;
; 0.481 ; DEL:inst10|k[0]                                ; DEL:inst10|k[1]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.724      ;
; 0.600 ; DEL:inst10|k[4]                                ; DEL:inst10|k[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.843      ;
; 0.606 ; DEL:inst10|j[1]                                ; DEL:inst10|j[1]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.849      ;
; 0.612 ; DEL:inst10|j[4]                                ; DEL:inst10|j[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.855      ;
; 0.623 ; DEL:inst10|j[2]                                ; DEL:inst10|j[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.866      ;
; 0.639 ; DEL:inst10|i[0]                                ; DEL:inst10|PRIZNAC[0]       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.882      ;
; 0.658 ; DEL:inst10|j[0]                                ; DEL:inst10|j[0]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.901      ;
; 0.670 ; UART_transmitter:inst3|priznak_end_transmitter ; DEL:inst10|CONECT_PRIZNAC   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 1.033      ;
; 0.673 ; DEL:inst10|k[1]                                ; DEL:inst10|k[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.916      ;
; 0.788 ; DEL:inst10|j[3]                                ; DEL:inst10|j[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.031      ;
; 0.839 ; DEL:inst10|i[4]                                ; DEL:inst10|i[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.082      ;
; 0.878 ; DEL:inst10|PRIZNAC_FORM[0]                     ; DEL:inst10|PRIZNAC_FORM[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.121      ;
; 0.892 ; DEL:inst10|j[1]                                ; DEL:inst10|j[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.135      ;
; 0.900 ; DEL:inst10|j[4]                                ; DEL:inst10|j[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.143      ;
; 0.910 ; DEL:inst10|j[2]                                ; DEL:inst10|j[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.153      ;
; 0.918 ; DEL:inst10|BUFF[47]                            ; DEL:inst10|BUFF[47]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.161      ;
; 0.924 ; DEL:inst10|j[0]                                ; DEL:inst10|j[1]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.167      ;
; 0.925 ; DEL:inst10|k[0]                                ; DEL:inst10|k[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.168      ;
; 0.928 ; DEL:inst10|BUFF[44]                            ; DEL:inst10|BUFF[44]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.171      ;
; 0.929 ; DEL:inst10|BUFF[45]                            ; DEL:inst10|BUFF[45]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.172      ;
; 0.934 ; CONECT:inst5|ENABLE                            ; DEL:inst10|i[4]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 1.301      ;
; 0.934 ; CONECT:inst5|ENABLE                            ; DEL:inst10|i[5]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 1.301      ;
; 0.937 ; DEL:inst10|k[0]                                ; DEL:inst10|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.179      ;
; 0.941 ; CONECT:inst5|ENABLE                            ; DEL:inst10|i[0]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 1.310      ;
; 0.948 ; DEL:inst10|BUFF[0]                             ; DEL:inst10|BUFF[0]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.191      ;
; 0.948 ; DEL:inst10|BUFF[25]                            ; DEL:inst10|BUFF[25]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.191      ;
; 0.956 ; DEL:inst10|k[3]                                ; DEL:inst10|k[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.199      ;
; 0.957 ; DEL:inst10|k[0]                                ; DEL:inst10|k[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.201      ;
; 0.958 ; DEL:inst10|k[0]                                ; DEL:inst10|k[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.202      ;
; 0.966 ; DEL:inst10|k[0]                                ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.208      ;
; 0.967 ; DEL:inst10|k[0]                                ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.209      ;
; 0.976 ; DEL:inst10|PRIZNAC_FORM[0]                     ; DEL:inst10|BUFF[24]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.219      ;
; 0.977 ; DEL:inst10|PRIZNAC_FORM[0]                     ; DEL:inst10|BUFF[52]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.220      ;
; 0.979 ; DEL:inst10|PRIZNAC_FORM[0]                     ; DEL:inst10|BUFF[23]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.222      ;
; 0.988 ; DEL:inst10|k[3]                                ; DEL:inst10|k[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.232      ;
; 0.989 ; DEL:inst10|PRIZNAC_FORM[0]                     ; DEL:inst10|BUFF[60]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.232      ;
; 0.989 ; DEL:inst10|k[3]                                ; DEL:inst10|k[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.233      ;
; 0.991 ; DEL:inst10|j[1]                                ; DEL:inst10|j[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.234      ;
; 0.999 ; DEL:inst10|i[1]                                ; DEL:inst10|i[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.240      ;
; 1.002 ; DEL:inst10|j[1]                                ; DEL:inst10|j[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.245      ;
; 1.002 ; DEL:inst10|PRIZNAC[0]                          ; DEL:inst10|PRIZNAC[0]       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.245      ;
; 1.009 ; DEL:inst10|j[2]                                ; DEL:inst10|j[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.252      ;
; 1.020 ; DEL:inst10|j[2]                                ; DEL:inst10|j[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.263      ;
; 1.023 ; DEL:inst10|j[0]                                ; DEL:inst10|j[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.266      ;
; 1.031 ; DEL:inst10|BUFF[34]                            ; DEL:inst10|BUFF[34]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.274      ;
; 1.034 ; DEL:inst10|j[0]                                ; DEL:inst10|j[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.277      ;
; 1.035 ; DEL:inst10|word_receiver[4]                    ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.278      ;
; 1.048 ; DEL:inst10|BUFF[17]                            ; DEL:inst10|BUFF[17]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.291      ;
; 1.050 ; DEL:inst10|BUFF[26]                            ; DEL:inst10|BUFF[26]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.293      ;
; 1.055 ; DEL:inst10|BUFF[54]                            ; DEL:inst10|BUFF[54]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.298      ;
; 1.056 ; DEL:inst10|BUFF[12]                            ; DEL:inst10|BUFF[12]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.299      ;
; 1.063 ; DEL:inst10|BUFF[29]                            ; DEL:inst10|BUFF[29]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.306      ;
; 1.068 ; DEL:inst10|k[0]                                ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.310      ;
; 1.072 ; DEL:inst10|word_receiver[5]                    ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.315      ;
; 1.074 ; DEL:inst10|j[3]                                ; DEL:inst10|j[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.317      ;
; 1.075 ; DEL:inst10|BUFF[18]                            ; DEL:inst10|BUFF[18]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.318      ;
; 1.076 ; DEL:inst10|BUFF[4]                             ; DEL:inst10|BUFF[4]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.319      ;
; 1.077 ; DEL:inst10|BUFF[2]                             ; DEL:inst10|BUFF[2]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.320      ;
; 1.081 ; DEL:inst10|i[0]                                ; DEL:inst10|i[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.322      ;
; 1.081 ; DEL:inst10|k[2]                                ; DEL:inst10|k[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.324      ;
; 1.101 ; DEL:inst10|j[1]                                ; DEL:inst10|j[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.344      ;
; 1.101 ; DEL:inst10|k[1]                                ; DEL:inst10|k[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.344      ;
; 1.105 ; DEL:inst10|BUFF[38]                            ; DEL:inst10|BUFF[38]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.348      ;
; 1.111 ; DEL:inst10|BUFF[50]                            ; DEL:inst10|BUFF[50]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.354      ;
; 1.112 ; DEL:inst10|BUFF[57]                            ; DEL:inst10|BUFF[57]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.355      ;
; 1.112 ; DEL:inst10|BUFF[42]                            ; DEL:inst10|BUFF[42]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.355      ;
; 1.114 ; DEL:inst10|BUFF[41]                            ; DEL:inst10|BUFF[41]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.357      ;
; 1.116 ; DEL:inst10|BUFF[6]                             ; DEL:inst10|BUFF[6]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.359      ;
; 1.116 ; DEL:inst10|k[2]                                ; DEL:inst10|k[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.360      ;
; 1.117 ; DEL:inst10|BUFF[56]                            ; DEL:inst10|BUFF[56]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.360      ;
; 1.117 ; DEL:inst10|word_receiver[6]                    ; DEL:inst10|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.360      ;
; 1.117 ; DEL:inst10|k[2]                                ; DEL:inst10|k[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.361      ;
; 1.124 ; DEL:inst10|BUFF[8]                             ; DEL:inst10|BUFF[8]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.367      ;
; 1.124 ; DEL:inst10|BUFF[10]                            ; DEL:inst10|BUFF[10]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.367      ;
; 1.125 ; DEL:inst10|BUFF[16]                            ; DEL:inst10|BUFF[16]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.368      ;
; 1.126 ; DEL:inst10|k[2]                                ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.368      ;
; 1.127 ; DEL:inst10|BUFF[14]                            ; DEL:inst10|BUFF[14]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.370      ;
; 1.129 ; DEL:inst10|BUFF[20]                            ; DEL:inst10|BUFF[20]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.372      ;
; 1.130 ; DEL:inst10|BUFF[43]                            ; DEL:inst10|BUFF[43]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.373      ;
; 1.130 ; DEL:inst10|word_receiver[3]                    ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.373      ;
; 1.133 ; DEL:inst10|k[1]                                ; DEL:inst10|k[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.377      ;
; 1.133 ; DEL:inst10|j[0]                                ; DEL:inst10|j[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.376      ;
; 1.134 ; DEL:inst10|k[1]                                ; DEL:inst10|k[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.378      ;
; 1.134 ; DEL:inst10|k[1]                                ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.376      ;
; 1.135 ; DEL:inst10|BUFF[55]                            ; DEL:inst10|BUFF[55]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.378      ;
; 1.139 ; CONECT:inst5|ENABLE                            ; DEL:inst10|i[3]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 1.506      ;
+-------+------------------------------------------------+-----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                            ;
+-------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                     ;
+-------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+
; 4.887 ; 4.887        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.887 ; 4.887        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 4.887 ; 4.887        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.916 ; 4.916        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                ;
; 4.931 ; 4.931        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                ;
; 5.068 ; 5.068        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.084 ; 5.084        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                ;
; 5.112 ; 5.112        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.112 ; 5.112        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 5.112 ; 5.112        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                        ;
+-------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                              ;
+----------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                      ;
+----------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------+
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[10]         ;
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[11]         ;
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[13]         ;
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[14]         ;
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[15]         ;
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[19]         ;
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[1]          ;
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[21]         ;
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[22]         ;
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[27]         ;
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[30]         ;
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[31]         ;
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[32]         ;
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[33]         ;
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[34]         ;
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[35]         ;
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[36]         ;
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[37]         ;
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[38]         ;
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[39]         ;
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[3]          ;
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[41]         ;
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[42]         ;
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[43]         ;
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[44]         ;
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[45]         ;
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[46]         ;
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[47]         ;
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[48]         ;
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[49]         ;
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[4]          ;
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[50]         ;
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[51]         ;
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[53]         ;
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[55]         ;
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[56]         ;
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[57]         ;
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[58]         ;
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[59]         ;
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[5]          ;
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[6]          ;
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[7]          ;
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[8]          ;
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[9]          ;
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|CONECT_PRIZNAC   ;
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|j[0]             ;
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|j[1]             ;
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|j[2]             ;
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|j[3]             ;
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|j[4]             ;
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|j[5]             ;
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|k[0]             ;
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|k[1]             ;
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|k[2]             ;
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|k[3]             ;
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|k[4]             ;
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|k[5]             ;
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|word_receiver[0] ;
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|word_receiver[1] ;
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|word_receiver[2] ;
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|word_receiver[3] ;
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|word_receiver[4] ;
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|word_receiver[5] ;
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|word_receiver[6] ;
; 4999.709 ; 4999.927     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|word_receiver[7] ;
; 4999.710 ; 4999.928     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[0]          ;
; 4999.710 ; 4999.928     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[12]         ;
; 4999.710 ; 4999.928     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[16]         ;
; 4999.710 ; 4999.928     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[17]         ;
; 4999.710 ; 4999.928     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[18]         ;
; 4999.710 ; 4999.928     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[20]         ;
; 4999.710 ; 4999.928     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[23]         ;
; 4999.710 ; 4999.928     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[24]         ;
; 4999.710 ; 4999.928     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[25]         ;
; 4999.710 ; 4999.928     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[26]         ;
; 4999.710 ; 4999.928     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[28]         ;
; 4999.710 ; 4999.928     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[29]         ;
; 4999.710 ; 4999.928     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[2]          ;
; 4999.710 ; 4999.928     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[40]         ;
; 4999.710 ; 4999.928     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[52]         ;
; 4999.710 ; 4999.928     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[54]         ;
; 4999.710 ; 4999.928     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[60]         ;
; 4999.710 ; 4999.928     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|PRIZNAC[0]       ;
; 4999.710 ; 4999.928     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|PRIZNAC_FORM[0]  ;
; 4999.710 ; 4999.928     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|i[0]             ;
; 4999.710 ; 4999.928     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|i[1]             ;
; 4999.710 ; 4999.928     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|i[2]             ;
; 4999.710 ; 4999.928     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|i[3]             ;
; 4999.710 ; 4999.928     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|i[4]             ;
; 4999.710 ; 4999.928     ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|i[5]             ;
; 4999.883 ; 5000.069     ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[0]          ;
; 4999.883 ; 5000.069     ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[12]         ;
; 4999.883 ; 5000.069     ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[16]         ;
; 4999.883 ; 5000.069     ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[17]         ;
; 4999.883 ; 5000.069     ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[18]         ;
; 4999.883 ; 5000.069     ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[20]         ;
; 4999.883 ; 5000.069     ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[21]         ;
; 4999.883 ; 5000.069     ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[23]         ;
; 4999.883 ; 5000.069     ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[24]         ;
; 4999.883 ; 5000.069     ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[25]         ;
+----------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                          ;
+-----------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                 ;
+-----------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; 24999.709 ; 24999.927    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|ENABLE                                                    ;
; 24999.709 ; 24999.927    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|TRANSMITTER_PRIZNAK                                       ;
; 24999.709 ; 24999.927    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[3]                                       ;
; 24999.709 ; 24999.927    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[4]                                       ;
; 24999.709 ; 24999.927    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[5]                                       ;
; 24999.709 ; 24999.927    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[6]                                       ;
; 24999.709 ; 24999.927    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|priznak_end_transmitter                         ;
; 24999.710 ; 24999.928    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[0]                                       ;
; 24999.710 ; 24999.928    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[1]                                       ;
; 24999.710 ; 24999.928    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[2]                                       ;
; 24999.710 ; 24999.928    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[7]                                       ;
; 24999.710 ; 24999.928    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|TX                                              ;
; 24999.710 ; 24999.928    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[0]                                            ;
; 24999.710 ; 24999.928    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[1]                                            ;
; 24999.710 ; 24999.928    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[2]                                            ;
; 24999.710 ; 24999.928    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[3]                                            ;
; 24999.710 ; 24999.928    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[4]                                            ;
; 24999.710 ; 24999.928    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[5]                                            ;
; 24999.883 ; 25000.069    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[0]                                       ;
; 24999.883 ; 25000.069    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[1]                                       ;
; 24999.883 ; 25000.069    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[2]                                       ;
; 24999.883 ; 25000.069    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[3]                                       ;
; 24999.883 ; 25000.069    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[4]                                       ;
; 24999.883 ; 25000.069    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[5]                                       ;
; 24999.883 ; 25000.069    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[6]                                       ;
; 24999.883 ; 25000.069    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[7]                                       ;
; 24999.883 ; 25000.069    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|TX                                              ;
; 24999.883 ; 25000.069    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[0]                                            ;
; 24999.883 ; 25000.069    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[1]                                            ;
; 24999.883 ; 25000.069    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[2]                                            ;
; 24999.883 ; 25000.069    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[3]                                            ;
; 24999.883 ; 25000.069    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[4]                                            ;
; 24999.883 ; 25000.069    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[5]                                            ;
; 24999.884 ; 25000.070    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|ENABLE                                                    ;
; 24999.884 ; 25000.070    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|TRANSMITTER_PRIZNAK                                       ;
; 24999.884 ; 25000.070    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|priznak_end_transmitter                         ;
; 24999.967 ; 24999.967    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|priznak_end_transmitter|clk                                      ;
; 24999.967 ; 24999.967    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|ENABLE|clk                                                       ;
; 24999.967 ; 24999.967    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|TRANSMITTER_PRIZNAK|clk                                          ;
; 24999.967 ; 24999.967    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[3]|clk                                          ;
; 24999.967 ; 24999.967    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[4]|clk                                          ;
; 24999.967 ; 24999.967    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[5]|clk                                          ;
; 24999.967 ; 24999.967    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[6]|clk                                          ;
; 24999.968 ; 24999.968    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|TX|clk                                                           ;
; 24999.968 ; 24999.968    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[0]|clk                                                         ;
; 24999.968 ; 24999.968    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[1]|clk                                                         ;
; 24999.968 ; 24999.968    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[2]|clk                                                         ;
; 24999.968 ; 24999.968    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[3]|clk                                                         ;
; 24999.968 ; 24999.968    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[4]|clk                                                         ;
; 24999.968 ; 24999.968    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[5]|clk                                                         ;
; 24999.968 ; 24999.968    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[0]|clk                                          ;
; 24999.968 ; 24999.968    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[1]|clk                                          ;
; 24999.968 ; 24999.968    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[2]|clk                                          ;
; 24999.968 ; 24999.968    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[7]|clk                                          ;
; 24999.973 ; 24999.973    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 24999.973 ; 24999.973    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 25000.026 ; 25000.026    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 25000.026 ; 25000.026    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 25000.031 ; 25000.031    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|TX|clk                                                           ;
; 25000.031 ; 25000.031    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[0]|clk                                                         ;
; 25000.031 ; 25000.031    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[1]|clk                                                         ;
; 25000.031 ; 25000.031    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[2]|clk                                                         ;
; 25000.031 ; 25000.031    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[3]|clk                                                         ;
; 25000.031 ; 25000.031    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[4]|clk                                                         ;
; 25000.031 ; 25000.031    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[5]|clk                                                         ;
; 25000.031 ; 25000.031    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[0]|clk                                          ;
; 25000.031 ; 25000.031    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[1]|clk                                          ;
; 25000.031 ; 25000.031    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[2]|clk                                          ;
; 25000.031 ; 25000.031    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[3]|clk                                          ;
; 25000.031 ; 25000.031    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[4]|clk                                          ;
; 25000.031 ; 25000.031    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[5]|clk                                          ;
; 25000.031 ; 25000.031    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[6]|clk                                          ;
; 25000.031 ; 25000.031    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[7]|clk                                          ;
; 25000.032 ; 25000.032    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|priznak_end_transmitter|clk                                      ;
; 25000.032 ; 25000.032    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|ENABLE|clk                                                       ;
; 25000.032 ; 25000.032    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|TRANSMITTER_PRIZNAK|clk                                          ;
; 49997.715 ; 50000.000    ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|ENABLE                                                    ;
; 49997.715 ; 50000.000    ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|TRANSMITTER_PRIZNAK                                       ;
; 49997.715 ; 50000.000    ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[0]                                       ;
; 49997.715 ; 50000.000    ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[1]                                       ;
; 49997.715 ; 50000.000    ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[2]                                       ;
; 49997.715 ; 50000.000    ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[3]                                       ;
; 49997.715 ; 50000.000    ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[4]                                       ;
; 49997.715 ; 50000.000    ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[5]                                       ;
; 49997.715 ; 50000.000    ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[6]                                       ;
; 49997.715 ; 50000.000    ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[7]                                       ;
; 49997.715 ; 50000.000    ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|TX                                              ;
; 49997.715 ; 50000.000    ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[0]                                            ;
; 49997.715 ; 50000.000    ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[1]                                            ;
; 49997.715 ; 50000.000    ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[2]                                            ;
; 49997.715 ; 50000.000    ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[3]                                            ;
; 49997.715 ; 50000.000    ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[4]                                            ;
; 49997.715 ; 50000.000    ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[5]                                            ;
; 49997.715 ; 50000.000    ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|priznak_end_transmitter                         ;
+-----------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+
; CLS_WORD_IN ; clk        ; 4.463  ; 4.696  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; RX          ; clk        ; 14.252 ; 14.295 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                 ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+
; CLS_WORD_IN ; clk        ; -3.512 ; -3.782 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; RX          ; clk        ; -3.637 ; -3.889 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; CLK_50    ; clk        ; 2.762 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED   ; clk        ; 5.987 ; 5.824 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; CLK_50    ; clk        ;       ; 2.679 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; CLC_10    ; clk        ; 2.727 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; TX        ; clk        ; 4.533 ; 4.393 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLC_10    ; clk        ;       ; 2.645 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; CLK_50    ; clk        ; 2.262 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED   ; clk        ; 4.564 ; 4.470 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; CLK_50    ; clk        ;       ; 2.181 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; CLC_10    ; clk        ; 2.227 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; TX        ; clk        ; 3.955 ; 3.819 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLC_10    ; clk        ;       ; 2.147 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                          ;
+--------------------------------------------------+----------+---------------+
; Clock                                            ; Slack    ; End Point TNS ;
+--------------------------------------------------+----------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; 9993.479 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; 9999.078 ; 0.000         ;
+--------------------------------------------------+----------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.111 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.181 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+--------------------------------------------------+-----------+---------------+
; Clock                                            ; Slack     ; End Point TNS ;
+--------------------------------------------------+-----------+---------------+
; clk                                              ; 4.574     ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 4999.779  ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; 24999.781 ; 0.000         ;
+--------------------------------------------------+-----------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                ;
+----------+-----------------------+-----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node             ; To Node                     ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------+-----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 9993.479 ; CONECT:inst5|ENABLE   ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.104     ; 6.404      ;
; 9993.485 ; CONECT:inst5|ENABLE   ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.104     ; 6.398      ;
; 9993.486 ; CONECT:inst5|ENABLE   ; DEL:inst10|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.104     ; 6.397      ;
; 9993.487 ; CONECT:inst5|ENABLE   ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.104     ; 6.396      ;
; 9993.588 ; CONECT:inst5|ENABLE   ; DEL:inst10|word_receiver[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.101     ; 6.298      ;
; 9993.626 ; CONECT:inst5|ENABLE   ; DEL:inst10|word_receiver[7] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.104     ; 6.257      ;
; 9993.682 ; CONECT:inst5|ENABLE   ; DEL:inst10|word_receiver[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.101     ; 6.204      ;
; 9993.685 ; CONECT:inst5|ENABLE   ; DEL:inst10|word_receiver[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.101     ; 6.201      ;
; 9993.852 ; DEL:inst10|PRIZNAC[0] ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.047     ; 6.088      ;
; 9993.858 ; DEL:inst10|PRIZNAC[0] ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.047     ; 6.082      ;
; 9993.859 ; DEL:inst10|PRIZNAC[0] ; DEL:inst10|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.047     ; 6.081      ;
; 9993.860 ; DEL:inst10|PRIZNAC[0] ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.047     ; 6.080      ;
; 9993.961 ; DEL:inst10|PRIZNAC[0] ; DEL:inst10|word_receiver[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.044     ; 5.982      ;
; 9993.999 ; DEL:inst10|PRIZNAC[0] ; DEL:inst10|word_receiver[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.047     ; 5.941      ;
; 9994.055 ; DEL:inst10|PRIZNAC[0] ; DEL:inst10|word_receiver[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.044     ; 5.888      ;
; 9994.058 ; DEL:inst10|PRIZNAC[0] ; DEL:inst10|word_receiver[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.044     ; 5.885      ;
; 9994.112 ; DEL:inst10|i[2]       ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.045     ; 5.830      ;
; 9994.118 ; DEL:inst10|i[2]       ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.045     ; 5.824      ;
; 9994.119 ; DEL:inst10|i[2]       ; DEL:inst10|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.045     ; 5.823      ;
; 9994.120 ; DEL:inst10|i[2]       ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.045     ; 5.822      ;
; 9994.221 ; DEL:inst10|i[2]       ; DEL:inst10|word_receiver[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.042     ; 5.724      ;
; 9994.231 ; DEL:inst10|i[4]       ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.045     ; 5.711      ;
; 9994.237 ; DEL:inst10|i[4]       ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.045     ; 5.705      ;
; 9994.238 ; DEL:inst10|i[4]       ; DEL:inst10|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.045     ; 5.704      ;
; 9994.239 ; DEL:inst10|i[4]       ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.045     ; 5.703      ;
; 9994.240 ; DEL:inst10|i[3]       ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.045     ; 5.702      ;
; 9994.245 ; DEL:inst10|i[1]       ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.047     ; 5.695      ;
; 9994.246 ; DEL:inst10|i[3]       ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.045     ; 5.696      ;
; 9994.247 ; DEL:inst10|i[3]       ; DEL:inst10|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.045     ; 5.695      ;
; 9994.248 ; DEL:inst10|i[3]       ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.045     ; 5.694      ;
; 9994.251 ; DEL:inst10|i[1]       ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.047     ; 5.689      ;
; 9994.251 ; DEL:inst10|i[5]       ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.045     ; 5.691      ;
; 9994.252 ; DEL:inst10|i[1]       ; DEL:inst10|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.047     ; 5.688      ;
; 9994.253 ; DEL:inst10|i[1]       ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.047     ; 5.687      ;
; 9994.257 ; DEL:inst10|i[5]       ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.045     ; 5.685      ;
; 9994.258 ; DEL:inst10|i[5]       ; DEL:inst10|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.045     ; 5.684      ;
; 9994.259 ; DEL:inst10|i[2]       ; DEL:inst10|word_receiver[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.045     ; 5.683      ;
; 9994.259 ; DEL:inst10|i[5]       ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.045     ; 5.683      ;
; 9994.315 ; DEL:inst10|i[2]       ; DEL:inst10|word_receiver[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.042     ; 5.630      ;
; 9994.318 ; DEL:inst10|i[2]       ; DEL:inst10|word_receiver[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.042     ; 5.627      ;
; 9994.340 ; DEL:inst10|i[4]       ; DEL:inst10|word_receiver[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.042     ; 5.605      ;
; 9994.349 ; DEL:inst10|i[3]       ; DEL:inst10|word_receiver[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.042     ; 5.596      ;
; 9994.354 ; DEL:inst10|i[1]       ; DEL:inst10|word_receiver[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.044     ; 5.589      ;
; 9994.360 ; DEL:inst10|i[5]       ; DEL:inst10|word_receiver[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.042     ; 5.585      ;
; 9994.378 ; DEL:inst10|i[4]       ; DEL:inst10|word_receiver[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.045     ; 5.564      ;
; 9994.387 ; DEL:inst10|i[3]       ; DEL:inst10|word_receiver[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.045     ; 5.555      ;
; 9994.392 ; DEL:inst10|i[1]       ; DEL:inst10|word_receiver[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.047     ; 5.548      ;
; 9994.398 ; DEL:inst10|i[5]       ; DEL:inst10|word_receiver[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.045     ; 5.544      ;
; 9994.434 ; DEL:inst10|i[4]       ; DEL:inst10|word_receiver[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.042     ; 5.511      ;
; 9994.437 ; DEL:inst10|i[4]       ; DEL:inst10|word_receiver[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.042     ; 5.508      ;
; 9994.443 ; DEL:inst10|i[3]       ; DEL:inst10|word_receiver[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.042     ; 5.502      ;
; 9994.446 ; DEL:inst10|i[3]       ; DEL:inst10|word_receiver[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.042     ; 5.499      ;
; 9994.448 ; DEL:inst10|i[1]       ; DEL:inst10|word_receiver[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.044     ; 5.495      ;
; 9994.451 ; DEL:inst10|i[1]       ; DEL:inst10|word_receiver[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.044     ; 5.492      ;
; 9994.454 ; DEL:inst10|i[5]       ; DEL:inst10|word_receiver[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.042     ; 5.491      ;
; 9994.457 ; DEL:inst10|i[5]       ; DEL:inst10|word_receiver[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.042     ; 5.488      ;
; 9994.464 ; DEL:inst10|i[0]       ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.047     ; 5.476      ;
; 9994.470 ; DEL:inst10|i[0]       ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.047     ; 5.470      ;
; 9994.471 ; DEL:inst10|i[0]       ; DEL:inst10|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.047     ; 5.469      ;
; 9994.472 ; DEL:inst10|i[0]       ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.047     ; 5.468      ;
; 9994.573 ; DEL:inst10|i[0]       ; DEL:inst10|word_receiver[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.044     ; 5.370      ;
; 9994.611 ; DEL:inst10|i[0]       ; DEL:inst10|word_receiver[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.047     ; 5.329      ;
; 9994.667 ; DEL:inst10|i[0]       ; DEL:inst10|word_receiver[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.044     ; 5.276      ;
; 9994.670 ; DEL:inst10|i[0]       ; DEL:inst10|word_receiver[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.044     ; 5.273      ;
; 9995.009 ; DEL:inst10|BUFF[15]   ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.044     ; 4.934      ;
; 9995.015 ; DEL:inst10|BUFF[15]   ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.044     ; 4.928      ;
; 9995.016 ; DEL:inst10|BUFF[15]   ; DEL:inst10|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.044     ; 4.927      ;
; 9995.017 ; DEL:inst10|BUFF[15]   ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.044     ; 4.926      ;
; 9995.028 ; DEL:inst10|BUFF[11]   ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.039     ; 4.920      ;
; 9995.034 ; DEL:inst10|BUFF[11]   ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.039     ; 4.914      ;
; 9995.035 ; DEL:inst10|BUFF[11]   ; DEL:inst10|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.039     ; 4.913      ;
; 9995.036 ; DEL:inst10|BUFF[11]   ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.039     ; 4.912      ;
; 9995.046 ; DEL:inst10|BUFF[0]    ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.047     ; 4.894      ;
; 9995.052 ; DEL:inst10|BUFF[0]    ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.047     ; 4.888      ;
; 9995.053 ; DEL:inst10|BUFF[0]    ; DEL:inst10|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.047     ; 4.887      ;
; 9995.054 ; DEL:inst10|BUFF[0]    ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.047     ; 4.886      ;
; 9995.073 ; DEL:inst10|BUFF[51]   ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.042     ; 4.872      ;
; 9995.079 ; DEL:inst10|BUFF[51]   ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.042     ; 4.866      ;
; 9995.080 ; DEL:inst10|BUFF[51]   ; DEL:inst10|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.042     ; 4.865      ;
; 9995.081 ; DEL:inst10|BUFF[51]   ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.042     ; 4.864      ;
; 9995.100 ; DEL:inst10|BUFF[60]   ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.046     ; 4.841      ;
; 9995.102 ; DEL:inst10|BUFF[19]   ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.044     ; 4.841      ;
; 9995.106 ; DEL:inst10|BUFF[60]   ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.046     ; 4.835      ;
; 9995.107 ; DEL:inst10|BUFF[60]   ; DEL:inst10|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.046     ; 4.834      ;
; 9995.108 ; DEL:inst10|BUFF[60]   ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.046     ; 4.833      ;
; 9995.108 ; DEL:inst10|BUFF[19]   ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.044     ; 4.835      ;
; 9995.109 ; DEL:inst10|BUFF[19]   ; DEL:inst10|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.044     ; 4.834      ;
; 9995.110 ; DEL:inst10|BUFF[19]   ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.044     ; 4.833      ;
; 9995.114 ; DEL:inst10|BUFF[31]   ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.044     ; 4.829      ;
; 9995.118 ; DEL:inst10|BUFF[15]   ; DEL:inst10|word_receiver[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.041     ; 4.828      ;
; 9995.120 ; DEL:inst10|BUFF[31]   ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.044     ; 4.823      ;
; 9995.121 ; DEL:inst10|BUFF[31]   ; DEL:inst10|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.044     ; 4.822      ;
; 9995.122 ; DEL:inst10|BUFF[31]   ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.044     ; 4.821      ;
; 9995.134 ; DEL:inst10|BUFF[44]   ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.043     ; 4.810      ;
; 9995.137 ; DEL:inst10|BUFF[11]   ; DEL:inst10|word_receiver[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.036     ; 4.814      ;
; 9995.140 ; DEL:inst10|BUFF[44]   ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.043     ; 4.804      ;
; 9995.140 ; DEL:inst10|BUFF[7]    ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.039     ; 4.808      ;
; 9995.141 ; DEL:inst10|BUFF[44]   ; DEL:inst10|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.043     ; 4.803      ;
; 9995.142 ; DEL:inst10|BUFF[44]   ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.043     ; 4.802      ;
; 9995.146 ; DEL:inst10|BUFF[7]    ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10000.000    ; -0.039     ; 4.802      ;
+----------+-----------------------+-----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                             ;
+-----------+------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                      ; To Node                                        ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-----------+------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 9999.078  ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[5]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10000.000    ; -0.102     ; 0.807      ;
; 9999.078  ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[6]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10000.000    ; -0.102     ; 0.807      ;
; 9999.078  ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[3]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10000.000    ; -0.102     ; 0.807      ;
; 9999.078  ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[4]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10000.000    ; -0.102     ; 0.807      ;
; 9999.080  ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[7]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10000.000    ; -0.103     ; 0.804      ;
; 9999.080  ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[1]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10000.000    ; -0.103     ; 0.804      ;
; 9999.080  ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[0]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10000.000    ; -0.103     ; 0.804      ;
; 9999.080  ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[2]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10000.000    ; -0.103     ; 0.804      ;
; 9999.229  ; DEL:inst10|word_receiver[1]                    ; CONECT:inst5|word_transmitter[1]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10000.000    ; -0.108     ; 0.650      ;
; 9999.230  ; DEL:inst10|word_receiver[0]                    ; CONECT:inst5|word_transmitter[0]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10000.000    ; -0.108     ; 0.649      ;
; 9999.284  ; DEL:inst10|word_receiver[2]                    ; CONECT:inst5|word_transmitter[2]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10000.000    ; -0.108     ; 0.595      ;
; 9999.329  ; DEL:inst10|word_receiver[7]                    ; CONECT:inst5|word_transmitter[7]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10000.000    ; -0.106     ; 0.552      ;
; 9999.349  ; DEL:inst10|word_receiver[3]                    ; CONECT:inst5|word_transmitter[3]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10000.000    ; -0.105     ; 0.533      ;
; 9999.351  ; DEL:inst10|word_receiver[6]                    ; CONECT:inst5|word_transmitter[6]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10000.000    ; -0.105     ; 0.531      ;
; 9999.419  ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10000.000    ; -0.104     ; 0.464      ;
; 9999.421  ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|ENABLE                            ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10000.000    ; -0.104     ; 0.462      ;
; 9999.431  ; DEL:inst10|word_receiver[4]                    ; CONECT:inst5|word_transmitter[4]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10000.000    ; -0.105     ; 0.451      ;
; 9999.496  ; DEL:inst10|word_receiver[5]                    ; CONECT:inst5|word_transmitter[5]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10000.000    ; -0.105     ; 0.386      ;
; 49998.533 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.042     ; 1.412      ;
; 49998.590 ; CONECT:inst5|word_transmitter[2]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.042     ; 1.355      ;
; 49998.695 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.042     ; 1.250      ;
; 49998.705 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.042     ; 1.240      ;
; 49998.707 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.042     ; 1.238      ;
; 49998.713 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.042     ; 1.232      ;
; 49998.717 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.042     ; 1.228      ;
; 49998.718 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.042     ; 1.227      ;
; 49998.719 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.042     ; 1.226      ;
; 49998.725 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.042     ; 1.220      ;
; 49998.780 ; CONECT:inst5|word_transmitter[0]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.042     ; 1.165      ;
; 49998.782 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.043     ; 1.162      ;
; 49998.792 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.043     ; 1.152      ;
; 49998.800 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.043     ; 1.144      ;
; 49998.814 ; CONECT:inst5|word_transmitter[4]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.043     ; 1.130      ;
; 49998.818 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.042     ; 1.127      ;
; 49998.828 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.042     ; 1.117      ;
; 49998.835 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.042     ; 1.110      ;
; 49998.836 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.042     ; 1.109      ;
; 49998.847 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.042     ; 1.098      ;
; 49998.864 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.042     ; 1.081      ;
; 49998.922 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.043     ; 1.022      ;
; 49998.958 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.042     ; 0.987      ;
; 49999.007 ; CONECT:inst5|word_transmitter[3]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.043     ; 0.937      ;
; 49999.029 ; CONECT:inst5|word_transmitter[1]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.042     ; 0.916      ;
; 49999.029 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.042     ; 0.916      ;
; 49999.056 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.042     ; 0.889      ;
; 49999.062 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.042     ; 0.883      ;
; 49999.068 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.042     ; 0.877      ;
; 49999.072 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.042     ; 0.873      ;
; 49999.080 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.042     ; 0.865      ;
; 49999.126 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.042     ; 0.819      ;
; 49999.138 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.042     ; 0.807      ;
; 49999.141 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.042     ; 0.804      ;
; 49999.143 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.043     ; 0.801      ;
; 49999.179 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.042     ; 0.766      ;
; 49999.197 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.042     ; 0.748      ;
; 49999.202 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.042     ; 0.743      ;
; 49999.207 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.042     ; 0.738      ;
; 49999.213 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.043     ; 0.731      ;
; 49999.215 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.042     ; 0.730      ;
; 49999.249 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.042     ; 0.696      ;
; 49999.272 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.040     ; 0.675      ;
; 49999.272 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.040     ; 0.675      ;
; 49999.272 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.040     ; 0.675      ;
; 49999.272 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.040     ; 0.675      ;
; 49999.272 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.040     ; 0.675      ;
; 49999.272 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.040     ; 0.675      ;
; 49999.272 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.040     ; 0.675      ;
; 49999.311 ; CONECT:inst5|word_transmitter[5]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.043     ; 0.633      ;
; 49999.319 ; UART_transmitter:inst3|priznak_end_transmitter ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.041     ; 0.627      ;
; 49999.320 ; UART_transmitter:inst3|priznak_end_transmitter ; CONECT:inst5|ENABLE                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.041     ; 0.626      ;
; 49999.333 ; CONECT:inst5|word_transmitter[6]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.043     ; 0.611      ;
; 49999.337 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.042     ; 0.608      ;
; 49999.350 ; CONECT:inst5|word_transmitter[7]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.042     ; 0.595      ;
; 49999.373 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.042     ; 0.572      ;
; 49999.407 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.041     ; 0.539      ;
; 49999.528 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.042     ; 0.417      ;
; 49999.558 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.042     ; 0.387      ;
; 49999.586 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.042     ; 0.359      ;
; 49999.586 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.042     ; 0.359      ;
; 49999.586 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.042     ; 0.359      ;
; 49999.596 ; UART_transmitter:inst3|priznak_end_transmitter ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.041     ; 0.350      ;
; 49999.596 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.041     ; 0.350      ;
; 49999.596 ; CONECT:inst5|ENABLE                            ; CONECT:inst5|ENABLE                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 50000.000    ; -0.041     ; 0.350      ;
+-----------+------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                          ;
+-------+------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.111 ; DEL:inst10|word_receiver[5]                    ; CONECT:inst5|word_transmitter[5]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 0.322      ;
; 0.177 ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|ENABLE                            ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 0.387      ;
; 0.178 ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 0.388      ;
; 0.181 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; UART_transmitter:inst3|priznak_end_transmitter ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CONECT:inst5|ENABLE                            ; CONECT:inst5|ENABLE                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.185 ; DEL:inst10|word_receiver[4]                    ; CONECT:inst5|word_transmitter[4]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 0.396      ;
; 0.188 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.314      ;
; 0.197 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.323      ;
; 0.221 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.347      ;
; 0.223 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.349      ;
; 0.226 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.352      ;
; 0.252 ; DEL:inst10|word_receiver[6]                    ; CONECT:inst5|word_transmitter[6]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 0.463      ;
; 0.261 ; DEL:inst10|word_receiver[3]                    ; CONECT:inst5|word_transmitter[3]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 0.472      ;
; 0.274 ; DEL:inst10|word_receiver[7]                    ; CONECT:inst5|word_transmitter[7]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 0.484      ;
; 0.295 ; DEL:inst10|word_receiver[2]                    ; CONECT:inst5|word_transmitter[2]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 0.502      ;
; 0.302 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.427      ;
; 0.306 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.432      ;
; 0.334 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.460      ;
; 0.366 ; DEL:inst10|word_receiver[1]                    ; CONECT:inst5|word_transmitter[1]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 0.573      ;
; 0.369 ; DEL:inst10|word_receiver[0]                    ; CONECT:inst5|word_transmitter[0]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 0.576      ;
; 0.383 ; UART_transmitter:inst3|priznak_end_transmitter ; CONECT:inst5|ENABLE                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.508      ;
; 0.384 ; UART_transmitter:inst3|priznak_end_transmitter ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.509      ;
; 0.386 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.512      ;
; 0.391 ; CONECT:inst5|word_transmitter[7]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.517      ;
; 0.416 ; CONECT:inst5|word_transmitter[6]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.541      ;
; 0.423 ; CONECT:inst5|word_transmitter[5]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.548      ;
; 0.452 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.578      ;
; 0.474 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.600      ;
; 0.482 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.608      ;
; 0.485 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.611      ;
; 0.486 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.612      ;
; 0.491 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.617      ;
; 0.496 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.620      ;
; 0.500 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.626      ;
; 0.524 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.650      ;
; 0.531 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.657      ;
; 0.540 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.666      ;
; 0.545 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.669      ;
; 0.556 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.683      ;
; 0.556 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.683      ;
; 0.556 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.683      ;
; 0.556 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.683      ;
; 0.556 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.683      ;
; 0.556 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.683      ;
; 0.556 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.683      ;
; 0.557 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.683      ;
; 0.565 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.691      ;
; 0.574 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.700      ;
; 0.578 ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[7]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 0.790      ;
; 0.578 ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[1]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 0.790      ;
; 0.578 ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[0]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 0.790      ;
; 0.578 ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[2]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 0.790      ;
; 0.581 ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[5]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 0.794      ;
; 0.581 ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[6]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 0.794      ;
; 0.581 ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[3]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 0.794      ;
; 0.581 ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[4]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 0.794      ;
; 0.587 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.713      ;
; 0.589 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.715      ;
; 0.591 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.717      ;
; 0.592 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.718      ;
; 0.600 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.726      ;
; 0.606 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.732      ;
; 0.622 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.746      ;
; 0.657 ; CONECT:inst5|word_transmitter[1]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.783      ;
; 0.676 ; CONECT:inst5|word_transmitter[3]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.801      ;
; 0.715 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.839      ;
; 0.716 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.842      ;
; 0.749 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.873      ;
; 0.759 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.885      ;
; 0.774 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.898      ;
; 0.776 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.902      ;
; 0.793 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.919      ;
; 0.806 ; CONECT:inst5|word_transmitter[4]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.931      ;
; 0.814 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.940      ;
; 0.834 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.960      ;
; 0.858 ; CONECT:inst5|word_transmitter[0]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.984      ;
; 0.865 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.991      ;
; 0.987 ; CONECT:inst5|word_transmitter[2]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.113      ;
+-------+------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                       ;
+-------+------------------------------------------------+-----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                     ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+-----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.181 ; DEL:inst10|k[1]                                ; DEL:inst10|k[1]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DEL:inst10|k[2]                                ; DEL:inst10|k[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; DEL:inst10|k[5]                                ; DEL:inst10|k[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DEL:inst10|k[4]                                ; DEL:inst10|k[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DEL:inst10|CONECT_PRIZNAC                      ; DEL:inst10|CONECT_PRIZNAC   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DEL:inst10|i[1]                                ; DEL:inst10|i[1]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DEL:inst10|i[2]                                ; DEL:inst10|i[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DEL:inst10|i[4]                                ; DEL:inst10|i[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DEL:inst10|i[5]                                ; DEL:inst10|i[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; DEL:inst10|k[0]                                ; DEL:inst10|k[0]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; DEL:inst10|i[0]                                ; DEL:inst10|i[0]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.207 ; DEL:inst10|j[5]                                ; DEL:inst10|j[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.333      ;
; 0.221 ; DEL:inst10|i[0]                                ; DEL:inst10|i[1]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.346      ;
; 0.244 ; DEL:inst10|k[0]                                ; DEL:inst10|k[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.370      ;
; 0.245 ; DEL:inst10|k[0]                                ; DEL:inst10|k[1]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.371      ;
; 0.300 ; UART_transmitter:inst3|priznak_end_transmitter ; DEL:inst10|CONECT_PRIZNAC   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 0.508      ;
; 0.301 ; DEL:inst10|k[4]                                ; DEL:inst10|k[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.303 ; DEL:inst10|j[1]                                ; DEL:inst10|j[1]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.429      ;
; 0.306 ; DEL:inst10|j[4]                                ; DEL:inst10|j[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.432      ;
; 0.312 ; DEL:inst10|j[2]                                ; DEL:inst10|j[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.438      ;
; 0.324 ; DEL:inst10|i[0]                                ; DEL:inst10|PRIZNAC[0]       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.449      ;
; 0.333 ; DEL:inst10|j[0]                                ; DEL:inst10|j[0]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.459      ;
; 0.347 ; DEL:inst10|k[1]                                ; DEL:inst10|k[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.473      ;
; 0.384 ; DEL:inst10|j[3]                                ; DEL:inst10|j[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.510      ;
; 0.413 ; DEL:inst10|i[4]                                ; DEL:inst10|i[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.538      ;
; 0.435 ; DEL:inst10|PRIZNAC_FORM[0]                     ; DEL:inst10|PRIZNAC_FORM[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.560      ;
; 0.441 ; CONECT:inst5|ENABLE                            ; DEL:inst10|i[0]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 0.657      ;
; 0.441 ; CONECT:inst5|ENABLE                            ; DEL:inst10|i[4]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 0.655      ;
; 0.441 ; CONECT:inst5|ENABLE                            ; DEL:inst10|i[5]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 0.655      ;
; 0.450 ; DEL:inst10|BUFF[47]                            ; DEL:inst10|BUFF[47]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.576      ;
; 0.452 ; DEL:inst10|j[1]                                ; DEL:inst10|j[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.578      ;
; 0.455 ; DEL:inst10|k[0]                                ; DEL:inst10|k[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.581      ;
; 0.456 ; DEL:inst10|BUFF[45]                            ; DEL:inst10|BUFF[45]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.582      ;
; 0.458 ; DEL:inst10|BUFF[44]                            ; DEL:inst10|BUFF[44]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.584      ;
; 0.461 ; DEL:inst10|j[2]                                ; DEL:inst10|j[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.587      ;
; 0.463 ; DEL:inst10|BUFF[25]                            ; DEL:inst10|BUFF[25]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.589      ;
; 0.464 ; DEL:inst10|BUFF[0]                             ; DEL:inst10|BUFF[0]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.589      ;
; 0.464 ; DEL:inst10|k[0]                                ; DEL:inst10|k[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.591      ;
; 0.464 ; DEL:inst10|j[4]                                ; DEL:inst10|j[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.590      ;
; 0.465 ; DEL:inst10|k[0]                                ; DEL:inst10|k[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.592      ;
; 0.471 ; DEL:inst10|k[0]                                ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.596      ;
; 0.471 ; DEL:inst10|k[0]                                ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.596      ;
; 0.471 ; DEL:inst10|k[3]                                ; DEL:inst10|k[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.597      ;
; 0.472 ; DEL:inst10|j[0]                                ; DEL:inst10|j[1]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.598      ;
; 0.481 ; DEL:inst10|k[3]                                ; DEL:inst10|k[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.608      ;
; 0.482 ; DEL:inst10|k[3]                                ; DEL:inst10|k[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.609      ;
; 0.489 ; DEL:inst10|PRIZNAC_FORM[0]                     ; DEL:inst10|BUFF[24]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.614      ;
; 0.490 ; DEL:inst10|PRIZNAC_FORM[0]                     ; DEL:inst10|BUFF[52]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.615      ;
; 0.491 ; DEL:inst10|PRIZNAC_FORM[0]                     ; DEL:inst10|BUFF[23]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.616      ;
; 0.497 ; DEL:inst10|PRIZNAC_FORM[0]                     ; DEL:inst10|BUFF[60]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.622      ;
; 0.497 ; DEL:inst10|PRIZNAC[0]                          ; DEL:inst10|PRIZNAC[0]       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.622      ;
; 0.499 ; DEL:inst10|i[1]                                ; DEL:inst10|i[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.622      ;
; 0.511 ; DEL:inst10|k[0]                                ; DEL:inst10|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.636      ;
; 0.512 ; DEL:inst10|BUFF[34]                            ; DEL:inst10|BUFF[34]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.637      ;
; 0.514 ; DEL:inst10|word_receiver[4]                    ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.640      ;
; 0.515 ; DEL:inst10|j[1]                                ; DEL:inst10|j[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.641      ;
; 0.518 ; DEL:inst10|j[1]                                ; DEL:inst10|j[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.644      ;
; 0.519 ; DEL:inst10|BUFF[17]                            ; DEL:inst10|BUFF[17]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.644      ;
; 0.520 ; DEL:inst10|BUFF[18]                            ; DEL:inst10|BUFF[18]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.645      ;
; 0.520 ; DEL:inst10|BUFF[12]                            ; DEL:inst10|BUFF[12]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.646      ;
; 0.521 ; DEL:inst10|BUFF[2]                             ; DEL:inst10|BUFF[2]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.646      ;
; 0.522 ; DEL:inst10|BUFF[54]                            ; DEL:inst10|BUFF[54]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.648      ;
; 0.524 ; DEL:inst10|j[2]                                ; DEL:inst10|j[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.650      ;
; 0.525 ; DEL:inst10|BUFF[26]                            ; DEL:inst10|BUFF[26]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.651      ;
; 0.526 ; DEL:inst10|BUFF[29]                            ; DEL:inst10|BUFF[29]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.652      ;
; 0.527 ; DEL:inst10|j[2]                                ; DEL:inst10|j[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.653      ;
; 0.533 ; DEL:inst10|j[3]                                ; DEL:inst10|j[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.659      ;
; 0.535 ; DEL:inst10|j[0]                                ; DEL:inst10|j[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.661      ;
; 0.535 ; DEL:inst10|word_receiver[6]                    ; DEL:inst10|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.661      ;
; 0.536 ; DEL:inst10|BUFF[4]                             ; DEL:inst10|BUFF[4]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.662      ;
; 0.536 ; DEL:inst10|word_receiver[5]                    ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.662      ;
; 0.538 ; DEL:inst10|j[0]                                ; DEL:inst10|j[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.664      ;
; 0.543 ; DEL:inst10|word_receiver[3]                    ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.669      ;
; 0.544 ; DEL:inst10|k[2]                                ; DEL:inst10|k[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.670      ;
; 0.548 ; DEL:inst10|i[0]                                ; DEL:inst10|i[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.671      ;
; 0.552 ; DEL:inst10|BUFF[38]                            ; DEL:inst10|BUFF[38]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.677      ;
; 0.556 ; DEL:inst10|BUFF[57]                            ; DEL:inst10|BUFF[57]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.682      ;
; 0.556 ; DEL:inst10|k[1]                                ; DEL:inst10|k[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.682      ;
; 0.556 ; DEL:inst10|k[2]                                ; DEL:inst10|k[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.683      ;
; 0.556 ; CONECT:inst5|ENABLE                            ; DEL:inst10|i[2]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 0.770      ;
; 0.556 ; CONECT:inst5|ENABLE                            ; DEL:inst10|i[3]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 0.770      ;
; 0.557 ; DEL:inst10|BUFF[41]                            ; DEL:inst10|BUFF[41]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.683      ;
; 0.557 ; DEL:inst10|BUFF[8]                             ; DEL:inst10|BUFF[8]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.683      ;
; 0.557 ; DEL:inst10|BUFF[42]                            ; DEL:inst10|BUFF[42]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.682      ;
; 0.557 ; DEL:inst10|k[2]                                ; DEL:inst10|k[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.684      ;
; 0.558 ; DEL:inst10|BUFF[50]                            ; DEL:inst10|BUFF[50]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.683      ;
; 0.559 ; DEL:inst10|BUFF[14]                            ; DEL:inst10|BUFF[14]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.684      ;
; 0.559 ; DEL:inst10|BUFF[10]                            ; DEL:inst10|BUFF[10]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.684      ;
; 0.560 ; CONECT:inst5|ENABLE                            ; DEL:inst10|i[1]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 0.776      ;
; 0.561 ; DEL:inst10|BUFF[56]                            ; DEL:inst10|BUFF[56]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.687      ;
; 0.562 ; DEL:inst10|BUFF[6]                             ; DEL:inst10|BUFF[6]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.688      ;
; 0.563 ; DEL:inst10|BUFF[16]                            ; DEL:inst10|BUFF[16]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.688      ;
; 0.563 ; DEL:inst10|BUFF[43]                            ; DEL:inst10|BUFF[43]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.689      ;
; 0.565 ; DEL:inst10|BUFF[55]                            ; DEL:inst10|BUFF[55]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.691      ;
; 0.565 ; DEL:inst10|k[1]                                ; DEL:inst10|k[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.692      ;
; 0.566 ; DEL:inst10|k[1]                                ; DEL:inst10|k[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.693      ;
; 0.566 ; DEL:inst10|k[0]                                ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.691      ;
; 0.567 ; DEL:inst10|BUFF[20]                            ; DEL:inst10|BUFF[20]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.692      ;
; 0.570 ; DEL:inst10|k[0]                                ; DEL:inst10|word_receiver[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.697      ;
; 0.571 ; DEL:inst10|BUFF[5]                             ; DEL:inst10|BUFF[5]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.697      ;
+-------+------------------------------------------------+-----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                            ;
+-------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                     ;
+-------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+
; 4.574 ; 4.574        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.574 ; 4.574        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 4.574 ; 4.574        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.620 ; 4.620        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                ;
; 4.623 ; 4.623        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                ;
; 5.377 ; 5.377        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.380 ; 5.380        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                ;
; 5.424 ; 5.424        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.424 ; 5.424        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 5.424 ; 5.424        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                        ;
+-------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                              ;
+----------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                      ;
+----------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------+
; 4999.779 ; 4999.995     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[0]          ;
; 4999.779 ; 4999.995     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[16]         ;
; 4999.779 ; 4999.995     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[17]         ;
; 4999.779 ; 4999.995     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[18]         ;
; 4999.779 ; 4999.995     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[20]         ;
; 4999.779 ; 4999.995     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[2]          ;
; 4999.779 ; 4999.995     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|PRIZNAC[0]       ;
; 4999.779 ; 4999.995     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|i[0]             ;
; 4999.779 ; 4999.995     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|i[1]             ;
; 4999.779 ; 4999.995     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|i[2]             ;
; 4999.779 ; 4999.995     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|i[3]             ;
; 4999.779 ; 4999.995     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|i[4]             ;
; 4999.779 ; 4999.995     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|i[5]             ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[10]         ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[14]         ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[15]         ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[19]         ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[1]          ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[21]         ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[23]         ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[24]         ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[29]         ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[31]         ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[32]         ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[33]         ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[34]         ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[35]         ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[38]         ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[39]         ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[3]          ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[42]         ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[43]         ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[44]         ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[45]         ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[47]         ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[48]         ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[49]         ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[50]         ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[51]         ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[52]         ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[55]         ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[58]         ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[60]         ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[8]          ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[9]          ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|PRIZNAC_FORM[0]  ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|k[4]             ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|k[5]             ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|word_receiver[0] ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|word_receiver[1] ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|word_receiver[2] ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[11]         ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[12]         ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[13]         ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[22]         ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[25]         ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[26]         ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[27]         ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[28]         ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[30]         ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[36]         ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[37]         ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[40]         ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[41]         ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[46]         ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[4]          ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[53]         ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[54]         ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[56]         ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[57]         ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[59]         ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[5]          ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[6]          ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[7]          ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|CONECT_PRIZNAC   ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|j[0]             ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|j[1]             ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|j[2]             ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|j[3]             ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|j[4]             ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|j[5]             ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|k[0]             ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|k[1]             ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|k[2]             ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|k[3]             ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|word_receiver[3] ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|word_receiver[4] ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|word_receiver[5] ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|word_receiver[6] ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|word_receiver[7] ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[11]         ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[13]         ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[22]         ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[27]         ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[30]         ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[36]         ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[46]         ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[53]         ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[59]         ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[7]          ;
+----------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                          ;
+-----------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                 ;
+-----------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; 24999.781 ; 24999.997    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|ENABLE                                                    ;
; 24999.781 ; 24999.997    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|TRANSMITTER_PRIZNAK                                       ;
; 24999.781 ; 24999.997    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[0]                                       ;
; 24999.781 ; 24999.997    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[1]                                       ;
; 24999.781 ; 24999.997    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[2]                                       ;
; 24999.781 ; 24999.997    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[3]                                       ;
; 24999.781 ; 24999.997    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[4]                                       ;
; 24999.781 ; 24999.997    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[5]                                       ;
; 24999.781 ; 24999.997    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[6]                                       ;
; 24999.781 ; 24999.997    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[7]                                       ;
; 24999.781 ; 24999.997    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|TX                                              ;
; 24999.781 ; 24999.997    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[0]                                            ;
; 24999.781 ; 24999.997    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[1]                                            ;
; 24999.781 ; 24999.997    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[2]                                            ;
; 24999.781 ; 24999.997    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[3]                                            ;
; 24999.781 ; 24999.997    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[4]                                            ;
; 24999.781 ; 24999.997    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[5]                                            ;
; 24999.781 ; 24999.997    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|priznak_end_transmitter                         ;
; 24999.816 ; 25000.000    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|ENABLE                                                    ;
; 24999.816 ; 25000.000    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|TRANSMITTER_PRIZNAK                                       ;
; 24999.816 ; 25000.000    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|priznak_end_transmitter                         ;
; 24999.817 ; 25000.001    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[0]                                       ;
; 24999.817 ; 25000.001    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[1]                                       ;
; 24999.817 ; 25000.001    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[2]                                       ;
; 24999.817 ; 25000.001    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[3]                                       ;
; 24999.817 ; 25000.001    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[4]                                       ;
; 24999.817 ; 25000.001    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[5]                                       ;
; 24999.817 ; 25000.001    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[6]                                       ;
; 24999.817 ; 25000.001    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[7]                                       ;
; 24999.817 ; 25000.001    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|TX                                              ;
; 24999.817 ; 25000.001    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[0]                                            ;
; 24999.817 ; 25000.001    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[1]                                            ;
; 24999.817 ; 25000.001    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[2]                                            ;
; 24999.817 ; 25000.001    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[3]                                            ;
; 24999.817 ; 25000.001    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[4]                                            ;
; 24999.817 ; 25000.001    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[5]                                            ;
; 24999.988 ; 24999.988    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 24999.988 ; 24999.988    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 24999.996 ; 24999.996    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|priznak_end_transmitter|clk                                      ;
; 24999.996 ; 24999.996    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|ENABLE|clk                                                       ;
; 24999.996 ; 24999.996    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|TRANSMITTER_PRIZNAK|clk                                          ;
; 24999.997 ; 24999.997    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|TX|clk                                                           ;
; 24999.997 ; 24999.997    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[0]|clk                                                         ;
; 24999.997 ; 24999.997    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[1]|clk                                                         ;
; 24999.997 ; 24999.997    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[2]|clk                                                         ;
; 24999.997 ; 24999.997    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[3]|clk                                                         ;
; 24999.997 ; 24999.997    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[4]|clk                                                         ;
; 24999.997 ; 24999.997    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[5]|clk                                                         ;
; 24999.997 ; 24999.997    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[0]|clk                                          ;
; 24999.997 ; 24999.997    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[1]|clk                                          ;
; 24999.997 ; 24999.997    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[2]|clk                                          ;
; 24999.997 ; 24999.997    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[3]|clk                                          ;
; 24999.997 ; 24999.997    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[4]|clk                                          ;
; 24999.997 ; 24999.997    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[5]|clk                                          ;
; 24999.997 ; 24999.997    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[6]|clk                                          ;
; 24999.997 ; 24999.997    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[7]|clk                                          ;
; 25000.003 ; 25000.003    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|TX|clk                                                           ;
; 25000.003 ; 25000.003    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[0]|clk                                                         ;
; 25000.003 ; 25000.003    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[1]|clk                                                         ;
; 25000.003 ; 25000.003    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[2]|clk                                                         ;
; 25000.003 ; 25000.003    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[3]|clk                                                         ;
; 25000.003 ; 25000.003    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[4]|clk                                                         ;
; 25000.003 ; 25000.003    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[5]|clk                                                         ;
; 25000.003 ; 25000.003    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|priznak_end_transmitter|clk                                      ;
; 25000.003 ; 25000.003    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|ENABLE|clk                                                       ;
; 25000.003 ; 25000.003    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|TRANSMITTER_PRIZNAK|clk                                          ;
; 25000.003 ; 25000.003    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[0]|clk                                          ;
; 25000.003 ; 25000.003    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[1]|clk                                          ;
; 25000.003 ; 25000.003    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[2]|clk                                          ;
; 25000.003 ; 25000.003    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[3]|clk                                          ;
; 25000.003 ; 25000.003    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[4]|clk                                          ;
; 25000.003 ; 25000.003    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[5]|clk                                          ;
; 25000.003 ; 25000.003    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[6]|clk                                          ;
; 25000.003 ; 25000.003    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[7]|clk                                          ;
; 25000.012 ; 25000.012    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 25000.012 ; 25000.012    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 49998.000 ; 50000.000    ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|ENABLE                                                    ;
; 49998.000 ; 50000.000    ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|TRANSMITTER_PRIZNAK                                       ;
; 49998.000 ; 50000.000    ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[0]                                       ;
; 49998.000 ; 50000.000    ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[1]                                       ;
; 49998.000 ; 50000.000    ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[2]                                       ;
; 49998.000 ; 50000.000    ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[3]                                       ;
; 49998.000 ; 50000.000    ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[4]                                       ;
; 49998.000 ; 50000.000    ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[5]                                       ;
; 49998.000 ; 50000.000    ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[6]                                       ;
; 49998.000 ; 50000.000    ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[7]                                       ;
; 49998.000 ; 50000.000    ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|TX                                              ;
; 49998.000 ; 50000.000    ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[0]                                            ;
; 49998.000 ; 50000.000    ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[1]                                            ;
; 49998.000 ; 50000.000    ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[2]                                            ;
; 49998.000 ; 50000.000    ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[3]                                            ;
; 49998.000 ; 50000.000    ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[4]                                            ;
; 49998.000 ; 50000.000    ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[5]                                            ;
; 49998.000 ; 50000.000    ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|priznak_end_transmitter                         ;
+-----------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                              ;
+-------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-------------+------------+-------+-------+------------+--------------------------------------------------+
; CLS_WORD_IN ; clk        ; 2.648 ; 3.194 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; RX          ; clk        ; 7.907 ; 8.652 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                 ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+
; CLS_WORD_IN ; clk        ; -2.105 ; -2.670 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; RX          ; clk        ; -2.158 ; -2.722 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; CLK_50    ; clk        ; 1.612 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED   ; clk        ; 3.207 ; 3.392 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; CLK_50    ; clk        ;       ; 1.643 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; CLC_10    ; clk        ; 1.581 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; TX        ; clk        ; 2.506 ; 2.608 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLC_10    ; clk        ;       ; 1.612 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; CLK_50    ; clk        ; 1.326 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED   ; clk        ; 2.482 ; 2.619 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; CLK_50    ; clk        ;       ; 1.355 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; CLC_10    ; clk        ; 1.294 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; TX        ; clk        ; 2.180 ; 2.279 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLC_10    ; clk        ;       ; 1.324 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                             ;
+---------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                             ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                  ; 9987.093 ; 0.111 ; N/A      ; N/A     ; 4.574               ;
;  clk                                              ; N/A      ; N/A   ; N/A      ; N/A     ; 4.574               ;
;  inst|altpll_component|auto_generated|pll1|clk[0] ; 9987.093 ; 0.181 ; N/A      ; N/A     ; 4999.708            ;
;  inst|altpll_component|auto_generated|pll1|clk[1] ; 9998.137 ; 0.111 ; N/A      ; N/A     ; 24999.708           ;
; Design-wide TNS                                   ; 0.0      ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                              ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+
; CLS_WORD_IN ; clk        ; 5.129  ; 5.451  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; RX          ; clk        ; 15.661 ; 15.947 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                 ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+
; CLS_WORD_IN ; clk        ; -2.105 ; -2.670 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; RX          ; clk        ; -2.158 ; -2.722 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; CLK_50    ; clk        ; 3.003 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED   ; clk        ; 6.449 ; 6.423 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; CLK_50    ; clk        ;       ; 2.919 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; CLC_10    ; clk        ; 2.968 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; TX        ; clk        ; 4.895 ; 4.821 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLC_10    ; clk        ;       ; 2.883 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; CLK_50    ; clk        ; 1.326 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED   ; clk        ; 2.482 ; 2.619 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; CLK_50    ; clk        ;       ; 1.355 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; CLC_10    ; clk        ; 1.294 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; TX        ; clk        ; 2.180 ; 2.279 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLC_10    ; clk        ;       ; 1.324 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; TX            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CLK_50        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CLC_10        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PIN_LED       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; res                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RX                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLS_WORD_IN             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TX            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; CLK_50        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; CLC_10        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PIN_LED       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TX            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; CLK_50        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; CLC_10        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PIN_LED       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TX            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; CLK_50        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; CLC_10        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PIN_LED       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 44112    ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 5898     ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 18       ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 97       ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 44112    ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 5898     ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 18       ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 97       ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 206   ; 206  ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 11    ; 11   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1.02,1.10 SJ Full Version
    Info: Processing started: Fri Dec 25 16:29:29 2020
Info: Command: quartus_sta UART -c UART
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'UART.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 10.000 -waveform {0.000 5.000} -name clk clk
    Info (332110): create_generated_clock -source {inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 1000 -duty_cycle 50.00 -name {inst|altpll_component|auto_generated|pll1|clk[0]} {inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5000 -duty_cycle 50.00 -name {inst|altpll_component|auto_generated|pll1|clk[1]} {inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 9987.093
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):  9987.093         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):  9998.137         0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.306
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.306         0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.402         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.891
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.891         0.000 clk 
    Info (332119):  4999.708         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 24999.708         0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 9988.096
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):  9988.096         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):  9998.278         0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.286
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.286         0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.354         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.887
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.887         0.000 clk 
    Info (332119):  4999.709         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 24999.709         0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 9993.479
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):  9993.479         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):  9999.078         0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.111
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.111         0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.181         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.574
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.574         0.000 clk 
    Info (332119):  4999.779         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 24999.781         0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 444 megabytes
    Info: Processing ended: Fri Dec 25 16:29:32 2020
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


