// Seed: 3090434783
module module_0 (
    input  tri1  id_0,
    output tri   id_1,
    input  uwire id_2,
    input  tri1  id_3,
    output tri1  id_4,
    input  wor   id_5,
    input  wire  id_6
);
  wire id_8;
  wire id_9;
  assign module_1.id_1 = 0;
  wire id_10, id_11, id_12;
  uwire id_13 = id_3, id_14;
endmodule
module module_1 (
    output uwire id_0,
    input tri0 id_1,
    input uwire id_2,
    output tri id_3,
    output supply0 id_4,
    output tri0 id_5,
    input tri id_6,
    output wand id_7,
    input tri1 id_8
);
  bit id_10, id_11;
  always id_10 <= -1;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_1,
      id_8,
      id_7,
      id_1,
      id_1
  );
endmodule
