do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:32:31 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 16:32:31 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:32:31 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 16:32:32 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:32:32 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 16:32:32 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:32:33 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 16:32:34 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:32:34 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# ** Error (suppressible): ./controller.sv(4): (vlog-13169) Packed dimension must specify a range.
# ** Error: ./controller.sv(19): (vlog-2730) Undefined variable: 'projection_addr'.
# ** Error: ./controller.sv(23): (vlog-2730) Undefined variable: 'projection_addr'.
# ** Error: ./controller.sv(26): (vlog-2730) Undefined variable: 'projection_addr'.
# ** Error: ./controller.sv(29): (vlog-2730) Undefined variable: 'projection_addr'.
# ** Error: ./controller.sv(46): (vlog-2730) Undefined variable: 'read_data_done'.
# -- Compiling module controller_testbench
# ** Error: ./controller.sv(87): (vlog-2730) Undefined variable: 'projection_addrs'.
# ** Error: ./controller.sv(102): (vlog-2730) Undefined variable: 'done'.
# ** Error: ./controller.sv(105): (vlog-2730) Undefined variable: 'done'.
# End time: 16:32:34 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 9, Warnings: 0
# ** Error: C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 11
# C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./controller.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:33:23 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 16:33:23 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:33:24 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 16:33:24 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:33:24 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 16:33:25 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:33:25 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 16:33:26 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:33:26 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# ** Error (suppressible): ./controller.sv(4): (vlog-13169) Packed dimension must specify a range.
# ** Error: ./controller.sv(46): (vlog-2730) Undefined variable: 'read_data_done'.
# -- Compiling module controller_testbench
# ** Error: ./controller.sv(87): (vlog-2730) Undefined variable: 'projection_addrs'.
# ** Error: ./controller.sv(102): (vlog-2730) Undefined variable: 'done'.
# ** Error: ./controller.sv(105): (vlog-2730) Undefined variable: 'done'.
# End time: 16:33:27 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 5, Warnings: 0
# ** Error: C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 11
# C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./controller.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:35:14 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 16:35:14 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:35:14 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 16:35:15 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:35:15 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 16:35:15 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:35:15 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 16:35:16 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:35:16 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# ** Error (suppressible): ./controller.sv(4): (vlog-13169) Packed dimension must specify a range.
# -- Compiling module controller_testbench
# ** Error: ./controller.sv(87): (vlog-2730) Undefined variable: 'projection_addrs'.
# End time: 16:35:17 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 11
# C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./controller.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:35:59 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 16:35:59 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:35:59 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 16:36:00 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:36:00 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 16:36:01 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:36:01 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 16:36:01 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:36:01 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# ** Error (suppressible): ./controller.sv(4): (vlog-13169) Packed dimension must specify a range.
# -- Compiling module controller_testbench
# ** Error (suppressible): ./controller.sv(78): (vlog-13169) Packed dimension must specify a range.
# ** Error: (vlog-13069) ./controller.sv(79): near "logic": syntax error, unexpected "SystemVerilog keyword 'logic'", expecting ';' or ','.
# End time: 16:36:02 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 11
# C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./controller.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:36:26 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 16:36:27 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:36:27 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 16:36:27 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:36:27 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 16:36:28 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:36:28 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 16:36:29 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:36:29 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# ** Error (suppressible): ./controller.sv(4): (vlog-13169) Packed dimension must specify a range.
# -- Compiling module controller_testbench
# ** Error (suppressible): ./controller.sv(78): (vlog-13169) Packed dimension must specify a range.
# ** Error: (vlog-13069) ./controller.sv(79): near "logic": syntax error, unexpected "SystemVerilog keyword 'logic'", expecting ';' or ','.
# ** Error: ./controller.sv(84): (vlog-2730) Undefined variable: 'out_done'.
# ** Error: ./controller.sv(84): (vlog-2730) Undefined variable: 'out_reset'.
# End time: 16:36:29 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 11
# C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./controller.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:23 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 16:37:24 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:24 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 16:37:24 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:24 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 16:37:25 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:25 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 16:37:26 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:26 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# ** Error (suppressible): ./controller.sv(4): (vlog-13169) Packed dimension must specify a range.
# -- Compiling module controller_testbench
# ** Error (suppressible): ./controller.sv(78): (vlog-13169) Packed dimension must specify a range.
# End time: 16:37:26 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 11
# C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./controller.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:19 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 16:39:19 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:19 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 16:39:20 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:20 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 16:39:20 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:20 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 16:39:21 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:21 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# End time: 16:39:22 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:22 on Sep 14,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 16:39:22 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:22 on Sep 14,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 16:39:23 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:23 on Sep 14,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# ** Error: ./projection_mem_interface.sv(72): (vlog-2730) Undefined variable: 'read_address_0'.
# ** Error: ./projection_mem_interface.sv(72): (vlog-2730) Undefined variable: 'read_address_1'.
# End time: 16:39:23 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 15
# C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./projection_mem_interface.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:56 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 16:39:57 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:57 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 16:39:57 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:57 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 16:39:58 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:58 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 16:39:59 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:59 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# End time: 16:40:00 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:00 on Sep 14,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 16:40:00 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:00 on Sep 14,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 16:40:00 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:00 on Sep 14,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# ** Error: ./projection_mem_interface.sv(50): (vlog-2730) Undefined variable: 'read_address0'.
# ** Error: ./projection_mem_interface.sv(50): (vlog-2730) Undefined variable: 'read_address1'.
# End time: 16:40:01 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 15
# C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./projection_mem_interface.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:30 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 16:40:31 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:31 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 16:40:32 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:32 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 16:40:32 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:33 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 16:40:33 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:33 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# End time: 16:40:34 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:34 on Sep 14,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 16:40:34 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:34 on Sep 14,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 16:40:35 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:35 on Sep 14,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 16:40:35 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:35 on Sep 14,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 16:40:36 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:36 on Sep 14,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 16:40:36 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work controller_testbench 
# Start time: 16:40:36 on Sep 14,2020
# Loading sv_std.std
# Loading work.controller_testbench
# Loading work.controller
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftiexatf".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftiexatf
# ** Error: (vish-4014) No objects found matching '/controller_testbench/out_projections'.
# Executing ONERROR command at macro ./controller_wave.do line 3
# ** Error: (vish-4014) No objects found matching '/controller_testbench/out_features'.
# Executing ONERROR command at macro ./controller_wave.do line 4
# ** Error: (vish-4014) No objects found matching '/controller_testbench/projections'.
# Executing ONERROR command at macro ./controller_wave.do line 7
# ** Error: (vish-4014) No objects found matching '/controller_testbench/features'.
# Executing ONERROR command at macro ./controller_wave.do line 8
# ** Error: (vish-4014) No objects found matching '/controller_testbench/done'.
# Executing ONERROR command at macro ./controller_wave.do line 10
# ** Error: (vish-4014) No objects found matching '/controller_testbench/dut/cur_x'.
# Executing ONERROR command at macro ./controller_wave.do line 12
# ** Error: (vish-4014) No objects found matching '/controller_testbench/dut/cur_y'.
# Executing ONERROR command at macro ./controller_wave.do line 13
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./controller.sv(101)
#    Time: 803400 ps  Iteration: 1  Instance: /controller_testbench
# Break in Module controller_testbench at ./controller.sv line 101
add wave -position insertpoint  \
sim:/controller_testbench/clk
add wave -position insertpoint  \
sim:/controller_testbench/write_data_done
add wave -position insertpoint  \
sim:/controller_testbench/projection_addrs
add wave -position insertpoint  \
sim:/controller_testbench/out_done
add wave -position insertpoint  \
sim:/controller_testbench/out_reset
add wave -position insertpoint  \
sim:/controller_testbench/dut/vertical_projection_mem_loc
add wave -position insertpoint  \
sim:/controller_testbench/dut/horizontal_projection_mem_loc
add wave -position insertpoint  \
sim:/controller_testbench/dut/bound
add wave -position insertpoint  \
sim:/controller_testbench/dut/addr_after_bound
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {G:/My Drive/Research/HD_Accerlator_Reseach/Verilog/controller_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:44 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 16:42:44 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:44 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 16:42:45 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:45 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 16:42:46 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:46 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 16:42:47 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:47 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# End time: 16:42:47 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:48 on Sep 14,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 16:42:48 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:48 on Sep 14,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 16:42:48 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:48 on Sep 14,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 16:42:49 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:49 on Sep 14,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 16:42:49 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:49 on Sep 14,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 16:42:50 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 16:42:51 on Sep 14,2020, Elapsed time: 0:02:15
# Errors: 21, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work controller_testbench 
# Start time: 16:42:51 on Sep 14,2020
# Loading sv_std.std
# Loading work.controller_testbench
# Loading work.controller
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlft2qtw68".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2qtw68
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./controller.sv(101)
#    Time: 803400 ps  Iteration: 1  Instance: /controller_testbench
# Break in Module controller_testbench at ./controller.sv line 101
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {G:/My Drive/Research/HD_Accerlator_Reseach/Verilog/controller_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:47:12 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 19:47:12 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:47:13 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 19:47:13 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:47:13 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 19:47:14 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:47:14 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 19:47:15 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:47:15 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# End time: 19:47:16 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:47:16 on Sep 14,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 19:47:16 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:47:16 on Sep 14,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 19:47:17 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:47:17 on Sep 14,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 19:47:17 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:47:17 on Sep 14,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 19:47:18 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:47:18 on Sep 14,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 19:47:18 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:47:25 on Sep 14,2020, Elapsed time: 3:04:34
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work controller_testbench 
# Start time: 19:47:25 on Sep 14,2020
# Loading sv_std.std
# Loading work.controller_testbench
# Loading work.controller
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftcc3id0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftcc3id0
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./controller.sv(101)
#    Time: 803400 ps  Iteration: 1  Instance: /controller_testbench
# Break in Module controller_testbench at ./controller.sv line 101
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:36 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 20:02:37 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:37 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 20:02:37 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:37 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 20:02:38 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:38 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 20:02:39 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:39 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# End time: 20:02:40 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:40 on Sep 14,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 20:02:40 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:40 on Sep 14,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 20:02:41 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:41 on Sep 14,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 20:02:41 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:41 on Sep 14,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 20:02:42 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:42 on Sep 14,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 20:02:42 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:02:46 on Sep 14,2020, Elapsed time: 0:15:21
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work controller_testbench 
# Start time: 20:02:46 on Sep 14,2020
# Loading sv_std.std
# Loading work.controller_testbench
# Loading work.controller
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftxnakkb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftxnakkb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./controller.sv(101)
#    Time: 803400 ps  Iteration: 1  Instance: /controller_testbench
# Break in Module controller_testbench at ./controller.sv line 101
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:18 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 20:09:18 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:18 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 20:09:19 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:19 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 20:09:20 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:20 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 20:09:20 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:20 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# End time: 20:09:21 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:21 on Sep 14,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 20:09:22 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:22 on Sep 14,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 20:09:22 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:22 on Sep 14,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 20:09:22 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:23 on Sep 14,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 20:09:23 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:23 on Sep 14,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 20:09:24 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 20:10:14 on Sep 14,2020, Elapsed time: 0:07:28
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work controller_testbench 
# Start time: 20:10:14 on Sep 14,2020
# Loading sv_std.std
# Loading work.controller_testbench
# Loading work.controller
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlft8wi7mq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8wi7mq
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./controller.sv(101)
#    Time: 803400 ps  Iteration: 1  Instance: /controller_testbench
# Break in Module controller_testbench at ./controller.sv line 101
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:51 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 20:15:51 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:51 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 20:15:52 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:52 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 20:15:53 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:53 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 20:15:54 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:54 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# End time: 20:15:55 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:55 on Sep 14,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 20:15:56 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:56 on Sep 14,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 20:15:56 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:56 on Sep 14,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 20:15:56 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:56 on Sep 14,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 20:15:57 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:57 on Sep 14,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 20:15:58 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 20:16:00 on Sep 14,2020, Elapsed time: 0:05:46
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work controller_testbench 
# Start time: 20:16:00 on Sep 14,2020
# Loading sv_std.std
# Loading work.controller_testbench
# Loading work.controller
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlft2weew1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2weew1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./controller.sv(101)
#    Time: 803400 ps  Iteration: 1  Instance: /controller_testbench
# Break in Module controller_testbench at ./controller.sv line 101
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:02 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 20:54:02 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:03 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 20:54:03 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:03 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 20:54:04 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:04 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 20:54:05 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:05 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# ** Error: (vlog-13069) ./controller.sv(14): near "shortint": syntax error, unexpected "SystemVerilog keyword 'shortint'".
# ** Error: ./controller.sv(11): (vlog-13205) Syntax error found in the scope following '\ '. Is there a missing '::'?
# End time: 20:54:05 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 11
# C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./controller.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:47 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 20:54:48 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:48 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 20:54:48 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:48 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 20:54:49 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:49 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 20:54:50 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:50 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# ** Error: (vlog-13069) ./controller.sv(38): near "end": syntax error, unexpected end, expecting ';'.
# ** Error: (vlog-13069) ./controller.sv(54): near "else": syntax error, unexpected else.
# ** Error: ./controller.sv(62): (vlog-13205) Syntax error found in the scope following 'vertical_projection_mem_loc'. Is there a missing '::'?
# End time: 20:54:50 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 11
# C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./controller.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:45 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 20:55:45 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:45 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 20:55:46 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:46 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 20:55:46 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:46 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 20:55:47 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:47 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# ** Error: (vlog-13069) ./controller.sv(83): near "/": syntax error, unexpected '/'.
# -- Compiling module controller_testbench
# End time: 20:55:48 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 11
# C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./controller.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:56:01 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 20:56:02 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:56:02 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 20:56:02 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:56:02 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 20:56:03 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:56:03 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 20:56:04 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:56:04 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# End time: 20:56:04 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:56:04 on Sep 14,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 20:56:05 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:56:05 on Sep 14,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 20:56:05 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:56:05 on Sep 14,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 20:56:06 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:56:06 on Sep 14,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 20:56:06 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:56:06 on Sep 14,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 20:56:07 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 20:56:25 on Sep 14,2020, Elapsed time: 0:40:25
# Errors: 15, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work controller_testbench 
# Start time: 20:56:25 on Sep 14,2020
# Loading sv_std.std
# Loading work.controller_testbench
# Loading work.controller
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftw4axa0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftw4axa0
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./controller.sv(119)
#    Time: 803400 ps  Iteration: 1  Instance: /controller_testbench
# Break in Module controller_testbench at ./controller.sv line 119
add wave -position insertpoint  \
sim:/controller_testbench/features_addrs
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {G:/My Drive/Research/HD_Accerlator_Reseach/Verilog/controller_wave.do}
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {G:/My Drive/Research/HD_Accerlator_Reseach/Verilog/controller_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:06 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 20:57:06 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:06 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 20:57:07 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:07 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 20:57:07 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:07 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 20:57:09 on Sep 14,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:09 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# End time: 20:57:09 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:09 on Sep 14,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 20:57:09 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:10 on Sep 14,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 20:57:10 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:10 on Sep 14,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 20:57:10 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:10 on Sep 14,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 20:57:11 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:11 on Sep 14,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 20:57:12 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 20:57:14 on Sep 14,2020, Elapsed time: 0:00:49
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work controller_testbench 
# Start time: 20:57:14 on Sep 14,2020
# Loading sv_std.std
# Loading work.controller_testbench
# Loading work.controller
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftawvbs6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftawvbs6
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./controller.sv(119)
#    Time: 803400 ps  Iteration: 1  Instance: /controller_testbench
# Break in Module controller_testbench at ./controller.sv line 119
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:58:37 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 20:58:37 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:58:37 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 20:58:38 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:58:38 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 20:58:38 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:58:39 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 20:58:40 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:58:40 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# End time: 20:58:40 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:58:40 on Sep 14,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 20:58:40 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:58:41 on Sep 14,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 20:58:41 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:58:41 on Sep 14,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 20:58:41 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:58:41 on Sep 14,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 20:58:42 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:58:42 on Sep 14,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 20:58:43 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 20:58:47 on Sep 14,2020, Elapsed time: 0:01:33
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work controller_testbench 
# Start time: 20:58:47 on Sep 14,2020
# Loading sv_std.std
# Loading work.controller_testbench
# Loading work.controller
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftg76thi".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftg76thi
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./controller.sv(119)
#    Time: 803400 ps  Iteration: 1  Instance: /controller_testbench
# Break in Module controller_testbench at ./controller.sv line 119
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {G:/My Drive/Research/HD_Accerlator_Reseach/Verilog/controller_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:04 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:32:04 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:04 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:32:05 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:05 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 21:32:05 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:05 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 21:32:07 on Sep 14,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:07 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# ** Error: ./controller.sv(117): (vlog-2730) Undefined variable: 'CLA_ADDR_WIDTH'.
# ** Error: (vlog-13069) ./controller.sv(124): near "class_num": syntax error, unexpected IDENTIFIER, expecting .* or '.'.
# End time: 21:32:07 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 11
# C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./controller.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:03 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:33:03 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:03 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:33:04 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:04 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 21:33:05 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:05 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 21:33:06 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:06 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# ** Error: (vlog-13069) ./controller.sv(124): near "class_num": syntax error, unexpected IDENTIFIER, expecting .* or '.'.
# End time: 21:33:07 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 11
# C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./controller.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:33 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:33:33 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:33 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:33:34 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:34 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 21:33:34 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:34 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 21:33:36 on Sep 14,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:36 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# End time: 21:33:36 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:36 on Sep 14,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 21:33:36 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:36 on Sep 14,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 21:33:37 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:37 on Sep 14,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 21:33:37 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:37 on Sep 14,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 21:33:38 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:38 on Sep 14,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 21:33:39 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 21:33:44 on Sep 14,2020, Elapsed time: 0:34:57
# Errors: 9, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work controller_testbench 
# Start time: 21:33:44 on Sep 14,2020
# Loading sv_std.std
# Loading work.controller_testbench
# Loading work.controller
# ** Warning: (vsim-3017) ./controller.sv(123): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /controller_testbench/dut File: ./controller.sv
# ** Warning: (vsim-3015) ./controller.sv(123): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: ./controller.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /controller_testbench/dut File: ./controller.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftce18ci".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftce18ci
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./controller.sv(140)
#    Time: 803400 ps  Iteration: 1  Instance: /controller_testbench
# Break in Module controller_testbench at ./controller.sv line 140
add wave -position insertpoint  \
sim:/controller_testbench/class_addrs
add wave -position insertpoint  \
sim:/controller_testbench/dut/class_cur_cycle_count
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {G:/My Drive/Research/HD_Accerlator_Reseach/Verilog/controller_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:48 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:34:48 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:48 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:34:49 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:49 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 21:34:49 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:49 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 21:34:51 on Sep 14,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:51 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# End time: 21:34:51 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:51 on Sep 14,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 21:34:52 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:52 on Sep 14,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 21:34:52 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:52 on Sep 14,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 21:34:52 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:53 on Sep 14,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 21:34:53 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:53 on Sep 14,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 21:34:54 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 21:34:56 on Sep 14,2020, Elapsed time: 0:01:12
# Errors: 0, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work controller_testbench 
# Start time: 21:34:56 on Sep 14,2020
# Loading sv_std.std
# Loading work.controller_testbench
# Loading work.controller
# ** Warning: (vsim-3017) ./controller.sv(123): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /controller_testbench/dut File: ./controller.sv
# ** Warning: (vsim-3015) ./controller.sv(123): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: ./controller.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /controller_testbench/dut File: ./controller.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlft3dgtyw".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3dgtyw
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./controller.sv(140)
#    Time: 803400 ps  Iteration: 1  Instance: /controller_testbench
# Break in Module controller_testbench at ./controller.sv line 140
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:50 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:36:51 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:51 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:36:52 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:52 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 21:36:52 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:52 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 21:36:53 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:53 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# End time: 21:36:54 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:54 on Sep 14,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 21:36:54 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:54 on Sep 14,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 21:36:55 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:55 on Sep 14,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 21:36:55 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:55 on Sep 14,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 21:36:56 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:56 on Sep 14,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 21:36:57 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 21:37:01 on Sep 14,2020, Elapsed time: 0:02:05
# Errors: 0, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work controller_testbench 
# Start time: 21:37:01 on Sep 14,2020
# Loading sv_std.std
# Loading work.controller_testbench
# Loading work.controller
# ** Warning: (vsim-3017) ./controller.sv(123): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /controller_testbench/dut File: ./controller.sv
# ** Warning: (vsim-3015) ./controller.sv(123): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: ./controller.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /controller_testbench/dut File: ./controller.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlfta9syd9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfta9syd9
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./controller.sv(141)
#    Time: 828500 ps  Iteration: 1  Instance: /controller_testbench
# Break in Module controller_testbench at ./controller.sv line 141
add wave -position insertpoint  \
sim:/controller_testbench/cur_encode_done
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {G:/My Drive/Research/HD_Accerlator_Reseach/Verilog/controller_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:45 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:37:46 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:46 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:37:46 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:46 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 21:37:47 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:47 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 21:37:48 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:49 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# End time: 21:37:49 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:49 on Sep 14,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 21:37:49 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:49 on Sep 14,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 21:37:50 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:50 on Sep 14,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 21:37:50 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:50 on Sep 14,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 21:37:51 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:51 on Sep 14,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 21:37:52 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 21:37:54 on Sep 14,2020, Elapsed time: 0:00:53
# Errors: 0, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work controller_testbench 
# Start time: 21:37:54 on Sep 14,2020
# Loading sv_std.std
# Loading work.controller_testbench
# Loading work.controller
# ** Warning: (vsim-3017) ./controller.sv(123): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /controller_testbench/dut File: ./controller.sv
# ** Warning: (vsim-3015) ./controller.sv(123): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: ./controller.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /controller_testbench/dut File: ./controller.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlfteyvxei".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfteyvxei
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./controller.sv(141)
#    Time: 828500 ps  Iteration: 1  Instance: /controller_testbench
# Break in Module controller_testbench at ./controller.sv line 141
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:21 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:40:21 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:21 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:40:22 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:22 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 21:40:22 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:23 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 21:40:24 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:24 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# End time: 21:40:24 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:24 on Sep 14,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 21:40:25 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:25 on Sep 14,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 21:40:25 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:25 on Sep 14,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 21:40:25 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:26 on Sep 14,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 21:40:26 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:26 on Sep 14,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 21:40:27 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 21:40:29 on Sep 14,2020, Elapsed time: 0:02:35
# Errors: 0, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work controller_testbench 
# Start time: 21:40:29 on Sep 14,2020
# Loading sv_std.std
# Loading work.controller_testbench
# Loading work.controller
# ** Warning: (vsim-3017) ./controller.sv(123): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /controller_testbench/dut File: ./controller.sv
# ** Warning: (vsim-3015) ./controller.sv(123): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: ./controller.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /controller_testbench/dut File: ./controller.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlft2gsf4g".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2gsf4g
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./controller.sv(141)
#    Time: 828500 ps  Iteration: 1  Instance: /controller_testbench
# Break in Module controller_testbench at ./controller.sv line 141
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:16 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:41:17 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:17 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:41:17 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:17 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 21:41:18 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:18 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 21:41:19 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:19 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# End time: 21:41:20 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:20 on Sep 14,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 21:41:20 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:20 on Sep 14,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 21:41:20 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:20 on Sep 14,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 21:41:21 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:21 on Sep 14,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 21:41:22 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:22 on Sep 14,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 21:41:22 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:41:26 on Sep 14,2020, Elapsed time: 0:00:57
# Errors: 0, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work controller_testbench 
# Start time: 21:41:26 on Sep 14,2020
# Loading sv_std.std
# Loading work.controller_testbench
# Loading work.controller
# ** Warning: (vsim-3017) ./controller.sv(123): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /controller_testbench/dut File: ./controller.sv
# ** Warning: (vsim-3015) ./controller.sv(123): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: ./controller.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /controller_testbench/dut File: ./controller.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlft50ekdr".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft50ekdr
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./controller.sv(141)
#    Time: 828500 ps  Iteration: 1  Instance: /controller_testbench
# Break in Module controller_testbench at ./controller.sv line 141
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:18 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:42:18 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:18 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:42:19 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:19 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 21:42:19 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:19 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 21:42:21 on Sep 14,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:21 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# End time: 21:42:21 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:21 on Sep 14,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 21:42:21 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:21 on Sep 14,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 21:42:22 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:22 on Sep 14,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 21:42:22 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:22 on Sep 14,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 21:42:23 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:42:23 on Sep 14,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 21:42:24 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 21:42:29 on Sep 14,2020, Elapsed time: 0:01:03
# Errors: 0, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work controller_testbench 
# Start time: 21:42:29 on Sep 14,2020
# Loading sv_std.std
# Loading work.controller_testbench
# Loading work.controller
# ** Warning: (vsim-3017) ./controller.sv(124): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /controller_testbench/dut File: ./controller.sv
# ** Warning: (vsim-3015) ./controller.sv(124): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: ./controller.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /controller_testbench/dut File: ./controller.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftr00ncw".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftr00ncw
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./controller.sv(142)
#    Time: 828500 ps  Iteration: 1  Instance: /controller_testbench
# Break in Module controller_testbench at ./controller.sv line 142
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:17 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:44:17 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:17 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:44:18 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:18 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 21:44:19 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:19 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 21:44:20 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:20 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# End time: 21:44:20 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:20 on Sep 14,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 21:44:21 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:21 on Sep 14,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 21:44:21 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:21 on Sep 14,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 21:44:22 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:22 on Sep 14,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 21:44:23 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:23 on Sep 14,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 21:44:23 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:44:25 on Sep 14,2020, Elapsed time: 0:01:56
# Errors: 0, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work controller_testbench 
# Start time: 21:44:25 on Sep 14,2020
# Loading sv_std.std
# Loading work.controller_testbench
# Loading work.controller
# ** Warning: (vsim-3017) ./controller.sv(130): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /controller_testbench/dut File: ./controller.sv
# ** Warning: (vsim-3015) ./controller.sv(130): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: ./controller.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /controller_testbench/dut File: ./controller.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftcjr3ge".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftcjr3ge
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./controller.sv(149)
#    Time: 853600 ps  Iteration: 1  Instance: /controller_testbench
# Break in Module controller_testbench at ./controller.sv line 149
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:35 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:45:35 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:35 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:45:36 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:36 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 21:45:37 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:37 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 21:45:38 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:38 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# End time: 21:45:38 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:38 on Sep 14,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 21:45:39 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:39 on Sep 14,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 21:45:39 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:39 on Sep 14,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 21:45:40 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:40 on Sep 14,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 21:45:41 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:41 on Sep 14,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 21:45:41 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:45:53 on Sep 14,2020, Elapsed time: 0:01:28
# Errors: 0, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work controller_testbench 
# Start time: 21:45:53 on Sep 14,2020
# Loading sv_std.std
# Loading work.controller_testbench
# Loading work.controller
# ** Warning: (vsim-3017) ./controller.sv(130): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /controller_testbench/dut File: ./controller.sv
# ** Warning: (vsim-3015) ./controller.sv(130): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: ./controller.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /controller_testbench/dut File: ./controller.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftb5h3e0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftb5h3e0
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./controller.sv(149)
#    Time: 853600 ps  Iteration: 1  Instance: /controller_testbench
# Break in Module controller_testbench at ./controller.sv line 149
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:57 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 22:02:57 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:58 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 22:02:58 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:58 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 22:02:59 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:59 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 22:03:00 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:03:00 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# End time: 22:03:01 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:03:01 on Sep 14,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 22:03:01 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:03:01 on Sep 14,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 22:03:01 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:03:01 on Sep 14,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 22:03:02 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:03:02 on Sep 14,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 22:03:03 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:03:03 on Sep 14,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 22:03:03 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:03:07 on Sep 14,2020, Elapsed time: 0:17:14
# Errors: 0, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work controller_testbench 
# Start time: 22:03:07 on Sep 14,2020
# Loading sv_std.std
# Loading work.controller_testbench
# Loading work.controller
# ** Warning: (vsim-3017) ./controller.sv(130): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /controller_testbench/dut File: ./controller.sv
# ** Warning: (vsim-3015) ./controller.sv(130): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: ./controller.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /controller_testbench/dut File: ./controller.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftiq36jr".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftiq36jr
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./controller.sv(149)
#    Time: 853600 ps  Iteration: 1  Instance: /controller_testbench
# Break in Module controller_testbench at ./controller.sv line 149
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:03:56 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 22:03:56 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:03:56 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 22:03:57 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:03:57 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 22:03:58 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:03:58 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 22:03:59 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:03:59 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# End time: 22:03:59 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:04:00 on Sep 14,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 22:04:00 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:04:00 on Sep 14,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 22:04:00 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:04:00 on Sep 14,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 22:04:01 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:04:01 on Sep 14,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 22:04:02 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:04:02 on Sep 14,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 22:04:02 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:04:02 on Sep 14,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module controller
# -- Compiling module controller_testbench
# -- Compiling module accelerator_top
# ** Error: ./accelerator_top.sv(5): (vlog-2730) Undefined variable: 'IN_WIDTH'.
# ** Error (suppressible): ./accelerator_top.sv(10): (vlog-13169) Packed dimension must specify a range.
# ** Error (suppressible): ./accelerator_top.sv(11): (vlog-13169) Packed dimension must specify a range.
# ** Error: ./accelerator_top.sv(57): (vlog-2730) Undefined variable: 'out1'.
# ** Error: (vlog-13069) ./accelerator_top.sv(57): near "[": syntax error, unexpected '[', expecting ')'.
# ** Error: (vlog-13069) ./accelerator_top.sv(60): near "class_num": syntax error, unexpected IDENTIFIER, expecting .* or '.'.
# ** Error: ./accelerator_top.sv(4): Identifier must be declared with a port mode: projections_in.
# -- Compiling module accelerator_top_testbench
# End time: 22:04:03 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 7, Warnings: 0
# ** Error: C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 17
# C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./accelerator_top.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:22 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 22:08:23 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:23 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 22:08:23 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:23 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 22:08:24 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:24 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 22:08:25 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:25 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# End time: 22:08:26 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:26 on Sep 14,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 22:08:26 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:26 on Sep 14,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 22:08:27 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:27 on Sep 14,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 22:08:27 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:27 on Sep 14,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 22:08:28 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:28 on Sep 14,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 22:08:28 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:28 on Sep 14,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module controller
# -- Compiling module controller_testbench
# -- Compiling module accelerator_top
# ** Error: ./accelerator_top.sv(5): (vlog-2730) Undefined variable: 'IN_WIDTH'.
# ** Error (suppressible): ./accelerator_top.sv(10): (vlog-13169) Packed dimension must specify a range.
# ** Error (suppressible): ./accelerator_top.sv(11): (vlog-13169) Packed dimension must specify a range.
# ** Error: ./accelerator_top.sv(61): (vlog-2730) Undefined variable: 'features_addrs'.
# ** Error: (vlog-13069) ./accelerator_top.sv(61): near "class_num": syntax error, unexpected IDENTIFIER, expecting .* or '.'.
# ** Error: ./accelerator_top.sv(4): Identifier must be declared with a port mode: projections_in.
# -- Compiling module accelerator_top_testbench
# End time: 22:08:29 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 6, Warnings: 0
# ** Error: C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 17
# C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./accelerator_top.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:12 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 22:10:13 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:13 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 22:10:14 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:14 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 22:10:15 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:15 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 22:10:16 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:16 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# End time: 22:10:16 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:17 on Sep 14,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 22:10:17 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:17 on Sep 14,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 22:10:17 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:17 on Sep 14,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 22:10:18 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:18 on Sep 14,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 22:10:18 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:18 on Sep 14,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 22:10:19 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:19 on Sep 14,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module controller
# -- Compiling module controller_testbench
# -- Compiling module accelerator_top
# ** Error (suppressible): ./accelerator_top.sv(10): (vlog-13169) Packed dimension must specify a range.
# ** Error (suppressible): ./accelerator_top.sv(11): (vlog-13169) Packed dimension must specify a range.
# ** Error: ./accelerator_top.sv(61): (vlog-2730) Undefined variable: 'features_addrs'.
# ** Error: (vlog-13069) ./accelerator_top.sv(61): near "class_num": syntax error, unexpected IDENTIFIER, expecting .* or '.'.
# -- Compiling module accelerator_top_testbench
# End time: 22:10:20 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 4, Warnings: 0
# ** Error: C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 17
# C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./accelerator_top.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:44 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 22:11:45 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:45 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 22:11:45 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:45 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 22:11:46 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:46 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 22:11:47 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:47 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# End time: 22:11:48 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:48 on Sep 14,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 22:11:48 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:48 on Sep 14,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 22:11:48 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:49 on Sep 14,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 22:11:49 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:49 on Sep 14,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 22:11:50 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:50 on Sep 14,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 22:11:50 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:50 on Sep 14,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module controller
# -- Compiling module controller_testbench
# -- Compiling module accelerator_top
# ** Error (suppressible): ./accelerator_top.sv(10): (vlog-13169) Packed dimension must specify a range.
# ** Error (suppressible): ./accelerator_top.sv(11): (vlog-13169) Packed dimension must specify a range.
# ** Error: (vlog-13069) ./accelerator_top.sv(61): near "class_num": syntax error, unexpected IDENTIFIER, expecting .* or '.'.
# -- Compiling module accelerator_top_testbench
# End time: 22:11:51 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 17
# C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./accelerator_top.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:45 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 22:12:46 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:46 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 22:12:46 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:46 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 22:12:47 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:47 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 22:12:48 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:48 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# End time: 22:12:49 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:49 on Sep 14,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 22:12:50 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:50 on Sep 14,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 22:12:50 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:50 on Sep 14,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 22:12:51 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:51 on Sep 14,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 22:12:51 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:51 on Sep 14,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 22:12:52 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:52 on Sep 14,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module controller
# -- Compiling module controller_testbench
# -- Compiling module accelerator_top
# ** Error (suppressible): ./accelerator_top.sv(10): (vlog-13169) Packed dimension must specify a range.
# ** Error (suppressible): ./accelerator_top.sv(11): (vlog-13169) Packed dimension must specify a range.
# -- Compiling module accelerator_top_testbench
# End time: 22:12:53 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 17
# C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./accelerator_top.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:17 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 22:13:18 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:18 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 22:13:18 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:18 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 22:13:19 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:19 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 22:13:20 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:20 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# End time: 22:13:21 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:21 on Sep 14,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 22:13:21 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:22 on Sep 14,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 22:13:22 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:22 on Sep 14,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 22:13:22 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:23 on Sep 14,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 22:13:23 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:23 on Sep 14,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 22:13:24 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:24 on Sep 14,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module controller
# -- Compiling module controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	controller_testbench
# 	accelerator_top_testbench
# End time: 22:13:25 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 22:13:27 on Sep 14,2020, Elapsed time: 0:10:20
# Errors: 27, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work accelerator_top_testbench 
# Start time: 22:13:27 on Sep 14,2020
# Loading sv_std.std
# Loading work.accelerator_top_testbench
# Loading work.accelerator_top
# Loading work.projection_mem_interface
# Loading work.memory_double
# Loading work.feature_mem_interface
# Loading work.memory_single
# Loading work.controller
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(15): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(15): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(16): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(16): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(17): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(17): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(18): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(18): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3017) ./accelerator_top.sv(61): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(61): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: controller.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) encoding_module.sv(23): Variable '/accelerator_top_testbench/dut/mac/out_temp', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac File: encoding_module.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(40): Variable '/accelerator_top_testbench/dut/feature_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(39): Variable '/accelerator_top_testbench/dut/projection_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(57).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: Design size of 6283 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlft0h9yca".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0h9yca
# ** Error: (vish-4014) No objects found matching '/accelerator_top_testbench/projections'.
# Executing ONERROR command at macro ./accelerator_top_wave.do line 5
# ** Error: (vish-4014) No objects found matching '/accelerator_top_testbench/features'.
# Executing ONERROR command at macro ./accelerator_top_wave.do line 6
# ** Error: (vish-4014) No objects found matching '/accelerator_top_testbench/dut/controll/cur_x'.
# Executing ONERROR command at macro ./accelerator_top_wave.do line 12
# ** Error: (vish-4014) No objects found matching '/accelerator_top_testbench/dut/controll/cur_y'.
# Executing ONERROR command at macro ./accelerator_top_wave.do line 13
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accelerator_top.sv(107)
#    Time: 1389400 ps  Iteration: 1  Instance: /accelerator_top_testbench
# Break in Module accelerator_top_testbench at ./accelerator_top.sv line 107
add wave -position insertpoint  \
sim:/accelerator_top_testbench/dut/projections_in
add wave -position insertpoint  \
sim:/accelerator_top_testbench/dut/projection_addrs
add wave -position insertpoint  \
sim:/accelerator_top_testbench/dut/cur_projections
add wave -position insertpoint sim:/accelerator_top_testbench/dut/projection_mem/*
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {G:/My Drive/Research/HD_Accerlator_Reseach/Verilog/accelerator_top_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:05 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 22:18:06 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:06 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 22:18:06 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:06 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 22:18:07 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:07 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 22:18:08 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:08 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# End time: 22:18:09 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:09 on Sep 14,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 22:18:09 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:09 on Sep 14,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 22:18:10 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:10 on Sep 14,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 22:18:10 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:10 on Sep 14,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 22:18:11 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:11 on Sep 14,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 22:18:11 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:11 on Sep 14,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module controller
# -- Compiling module controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	controller_testbench
# 	accelerator_top_testbench
# End time: 22:18:12 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 22:18:15 on Sep 14,2020, Elapsed time: 0:04:48
# Errors: 12, Warnings: 48
# vsim -voptargs=""+acc"" -t 1ps -lib work accelerator_top_testbench 
# Start time: 22:18:15 on Sep 14,2020
# Loading sv_std.std
# Loading work.accelerator_top_testbench
# Loading work.accelerator_top
# Loading work.projection_mem_interface
# Loading work.memory_double
# Loading work.feature_mem_interface
# Loading work.memory_single
# Loading work.controller
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(15): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(15): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(16): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(16): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(17): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(17): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(18): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(18): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3017) ./accelerator_top.sv(61): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(61): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: controller.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) encoding_module.sv(23): Variable '/accelerator_top_testbench/dut/mac/out_temp', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac File: encoding_module.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(40): Variable '/accelerator_top_testbench/dut/feature_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(39): Variable '/accelerator_top_testbench/dut/projection_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(57).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: Design size of 6283 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftgc9gz4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftgc9gz4
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accelerator_top.sv(107)
#    Time: 1389400 ps  Iteration: 1  Instance: /accelerator_top_testbench
# Break in Module accelerator_top_testbench at ./accelerator_top.sv line 107
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {G:/My Drive/Research/HD_Accerlator_Reseach/Verilog/accelerator_top_wave.do}
add wave -position insertpoint  \
sim:/accelerator_top_testbench/dut/projection_addrs
add wave -position insertpoint  \
sim:/accelerator_top_testbench/dut/all_write_done
add wave -position insertpoint sim:/accelerator_top_testbench/dut/feature_mem/*
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {G:/My Drive/Research/HD_Accerlator_Reseach/Verilog/accelerator_top_wave.do}
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {G:/My Drive/Research/HD_Accerlator_Reseach/Verilog/accelerator_top_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:03 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 22:33:03 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:04 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 22:33:04 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:04 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 22:33:05 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:05 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 22:33:06 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:06 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# End time: 22:33:07 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:07 on Sep 14,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 22:33:07 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:07 on Sep 14,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 22:33:08 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:08 on Sep 14,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 22:33:08 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:08 on Sep 14,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 22:33:09 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:09 on Sep 14,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 22:33:09 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:09 on Sep 14,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module controller
# -- Compiling module controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	controller_testbench
# 	accelerator_top_testbench
# End time: 22:33:10 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 22:33:13 on Sep 14,2020, Elapsed time: 0:14:58
# Errors: 0, Warnings: 48
# vsim -voptargs=""+acc"" -t 1ps -lib work accelerator_top_testbench 
# Start time: 22:33:13 on Sep 14,2020
# Loading sv_std.std
# Loading work.accelerator_top_testbench
# Loading work.accelerator_top
# Loading work.projection_mem_interface
# Loading work.memory_double
# Loading work.feature_mem_interface
# Loading work.memory_single
# Loading work.controller
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(15): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(15): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(16): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(16): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(17): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(17): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(18): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(18): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3017) ./accelerator_top.sv(61): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(61): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: controller.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(30): Variable '/accelerator_top_testbench/dut/projection_mem/out1', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(29): Variable '/accelerator_top_testbench/dut/projection_mem/out0', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) encoding_module.sv(23): Variable '/accelerator_top_testbench/dut/mac/out_temp', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac File: encoding_module.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(40): Variable '/accelerator_top_testbench/dut/feature_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(39): Variable '/accelerator_top_testbench/dut/projection_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(57).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: Design size of 6283 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlfthjz0xx".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfthjz0xx
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accelerator_top.sv(107)
#    Time: 1389400 ps  Iteration: 1  Instance: /accelerator_top_testbench
# Break in Module accelerator_top_testbench at ./accelerator_top.sv line 107
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:54 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 22:33:55 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:55 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 22:33:55 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:55 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 22:33:56 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:56 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 22:33:57 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:57 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# End time: 22:33:58 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:58 on Sep 14,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 22:33:58 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:58 on Sep 14,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 22:33:59 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:59 on Sep 14,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 22:33:59 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:59 on Sep 14,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 22:34:00 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:00 on Sep 14,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 22:34:00 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:01 on Sep 14,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module controller
# -- Compiling module controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	controller_testbench
# 	accelerator_top_testbench
# End time: 22:34:02 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 22:34:04 on Sep 14,2020, Elapsed time: 0:00:51
# Errors: 0, Warnings: 50
# vsim -voptargs=""+acc"" -t 1ps -lib work accelerator_top_testbench 
# Start time: 22:34:04 on Sep 14,2020
# Loading sv_std.std
# Loading work.accelerator_top_testbench
# Loading work.accelerator_top
# Loading work.projection_mem_interface
# Loading work.memory_double
# Loading work.feature_mem_interface
# Loading work.memory_single
# Loading work.controller
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(15): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(15): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(16): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(16): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(17): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(17): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(18): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(18): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3017) ./accelerator_top.sv(61): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(61): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: controller.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(30): Variable '/accelerator_top_testbench/dut/projection_mem/out1', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(29): Variable '/accelerator_top_testbench/dut/projection_mem/out0', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) encoding_module.sv(23): Variable '/accelerator_top_testbench/dut/mac/out_temp', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac File: encoding_module.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(40): Variable '/accelerator_top_testbench/dut/feature_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(39): Variable '/accelerator_top_testbench/dut/projection_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(57).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: Design size of 6283 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlfthav0hg".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfthav0hg
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accelerator_top.sv(107)
#    Time: 57900 ps  Iteration: 1  Instance: /accelerator_top_testbench
# Break in Module accelerator_top_testbench at ./accelerator_top.sv line 107
add wave -position insertpoint  \
sim:/accelerator_top_testbench/dut/cur_projections
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {G:/My Drive/Research/HD_Accerlator_Reseach/Verilog/accelerator_top_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:54 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 22:36:55 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:55 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 22:36:55 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:55 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 22:36:56 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:56 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 22:36:57 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:57 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# End time: 22:36:58 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:58 on Sep 14,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 22:36:59 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:59 on Sep 14,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 22:36:59 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:59 on Sep 14,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 22:37:00 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:00 on Sep 14,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 22:37:00 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:00 on Sep 14,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 22:37:01 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:01 on Sep 14,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module controller
# -- Compiling module controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	controller_testbench
# 	accelerator_top_testbench
# End time: 22:37:02 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 22:37:04 on Sep 14,2020, Elapsed time: 0:03:00
# Errors: 0, Warnings: 50
# vsim -voptargs=""+acc"" -t 1ps -lib work accelerator_top_testbench 
# Start time: 22:37:04 on Sep 14,2020
# Loading sv_std.std
# Loading work.accelerator_top_testbench
# Loading work.accelerator_top
# Loading work.projection_mem_interface
# Loading work.memory_double
# Loading work.feature_mem_interface
# Loading work.memory_single
# Loading work.controller
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(15): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(15): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(16): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(16): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(17): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(17): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(18): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(18): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3017) ./accelerator_top.sv(61): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(61): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: controller.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(30): Variable '/accelerator_top_testbench/dut/projection_mem/out1', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(29): Variable '/accelerator_top_testbench/dut/projection_mem/out0', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) encoding_module.sv(23): Variable '/accelerator_top_testbench/dut/mac/out_temp', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac File: encoding_module.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(40): Variable '/accelerator_top_testbench/dut/feature_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(39): Variable '/accelerator_top_testbench/dut/projection_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(57).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: Design size of 6283 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlft7vhhrm".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7vhhrm
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accelerator_top.sv(107)
#    Time: 57900 ps  Iteration: 1  Instance: /accelerator_top_testbench
# Break in Module accelerator_top_testbench at ./accelerator_top.sv line 107
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {G:/My Drive/Research/HD_Accerlator_Reseach/Verilog/accelerator_top_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:43 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 22:39:44 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:44 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 22:39:45 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:45 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 22:39:46 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:46 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 22:39:47 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:47 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# End time: 22:39:48 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:48 on Sep 14,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 22:39:48 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:48 on Sep 14,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 22:39:48 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:48 on Sep 14,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 22:39:49 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:49 on Sep 14,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 22:39:50 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:50 on Sep 14,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 22:39:50 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:50 on Sep 14,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module controller
# -- Compiling module controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	controller_testbench
# 	accelerator_top_testbench
# End time: 22:39:51 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 22:39:53 on Sep 14,2020, Elapsed time: 0:02:49
# Errors: 0, Warnings: 50
# vsim -voptargs=""+acc"" -t 1ps -lib work accelerator_top_testbench 
# Start time: 22:39:54 on Sep 14,2020
# Loading sv_std.std
# Loading work.accelerator_top_testbench
# Loading work.accelerator_top
# Loading work.projection_mem_interface
# Loading work.memory_double
# Loading work.feature_mem_interface
# Loading work.memory_single
# Loading work.controller
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(15): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(15): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(16): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(16): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(17): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(17): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(18): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(18): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3017) ./accelerator_top.sv(61): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(61): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: controller.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(30): Variable '/accelerator_top_testbench/dut/projection_mem/out1', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(29): Variable '/accelerator_top_testbench/dut/projection_mem/out0', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) encoding_module.sv(23): Variable '/accelerator_top_testbench/dut/mac/out_temp', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac File: encoding_module.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(40): Variable '/accelerator_top_testbench/dut/feature_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(39): Variable '/accelerator_top_testbench/dut/projection_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(57).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: Design size of 6283 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlfticnf3k".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfticnf3k
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accelerator_top.sv(107)
#    Time: 57900 ps  Iteration: 1  Instance: /accelerator_top_testbench
# Break in Module accelerator_top_testbench at ./accelerator_top.sv line 107
add wave -position insertpoint sim:/accelerator_top_testbench/dut/projection_mem/ram/*
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {G:/My Drive/Research/HD_Accerlator_Reseach/Verilog/accelerator_top_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:18 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 22:41:19 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:19 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 22:41:20 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:20 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 22:41:21 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:21 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 22:41:22 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:22 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# End time: 22:41:23 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:23 on Sep 14,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 22:41:23 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:23 on Sep 14,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 22:41:24 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:24 on Sep 14,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 22:41:24 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:24 on Sep 14,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 22:41:25 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:25 on Sep 14,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 22:41:25 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:25 on Sep 14,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module controller
# -- Compiling module controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	controller_testbench
# 	accelerator_top_testbench
# End time: 22:41:26 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 22:41:29 on Sep 14,2020, Elapsed time: 0:01:35
# Errors: 0, Warnings: 50
# vsim -voptargs=""+acc"" -t 1ps -lib work accelerator_top_testbench 
# Start time: 22:41:29 on Sep 14,2020
# Loading sv_std.std
# Loading work.accelerator_top_testbench
# Loading work.accelerator_top
# Loading work.projection_mem_interface
# Loading work.memory_double
# Loading work.feature_mem_interface
# Loading work.memory_single
# Loading work.controller
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(15): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(15): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(16): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(16): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(17): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(17): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(18): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(18): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3017) ./accelerator_top.sv(61): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(61): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: controller.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(30): Variable '/accelerator_top_testbench/dut/projection_mem/out1', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(29): Variable '/accelerator_top_testbench/dut/projection_mem/out0', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) encoding_module.sv(23): Variable '/accelerator_top_testbench/dut/mac/out_temp', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac File: encoding_module.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(40): Variable '/accelerator_top_testbench/dut/feature_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(39): Variable '/accelerator_top_testbench/dut/projection_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(57).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: Design size of 6283 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftth2re4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftth2re4
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accelerator_top.sv(107)
#    Time: 57900 ps  Iteration: 1  Instance: /accelerator_top_testbench
# Break in Module accelerator_top_testbench at ./accelerator_top.sv line 107
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:52 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 22:47:52 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:53 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 22:47:53 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:53 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 22:47:54 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:54 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 22:47:55 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:55 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# End time: 22:47:56 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:56 on Sep 14,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 22:47:56 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:56 on Sep 14,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 22:47:57 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:57 on Sep 14,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 22:47:57 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:57 on Sep 14,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 22:47:58 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:58 on Sep 14,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 22:47:59 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:59 on Sep 14,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module controller
# -- Compiling module controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	controller_testbench
# 	accelerator_top_testbench
# End time: 22:48:00 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 22:48:02 on Sep 14,2020, Elapsed time: 0:06:33
# Errors: 0, Warnings: 50
# vsim -voptargs=""+acc"" -t 1ps -lib work feature_mem_interface_testbench 
# Start time: 22:48:02 on Sep 14,2020
# Loading sv_std.std
# Loading work.feature_mem_interface_testbench
# Loading work.feature_mem_interface
# Loading work.memory_single
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(15): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /feature_mem_interface_testbench/dut/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(15): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /feature_mem_interface_testbench/dut/ram0 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(16): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /feature_mem_interface_testbench/dut/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(16): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /feature_mem_interface_testbench/dut/ram1 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(17): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /feature_mem_interface_testbench/dut/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(17): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /feature_mem_interface_testbench/dut/ram2 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(18): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /feature_mem_interface_testbench/dut/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(18): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /feature_mem_interface_testbench/dut/ram3 File: memory_single.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlft4cycc1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4cycc1
# ** Error: (vish-4014) No objects found matching '/feature_mem_interface_testbench/read_done'.
# Executing ONERROR command at macro ./feature_mem_interface_wave.do line 7
# ** Error: (vish-4014) No objects found matching '/feature_mem_interface_testbench/dut/total_count_read'.
# Executing ONERROR command at macro ./feature_mem_interface_wave.do line 13
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./feature_mem_interface.sv(102)
#    Time: 64700 ps  Iteration: 1  Instance: /feature_mem_interface_testbench
# Break in Module feature_mem_interface_testbench at ./feature_mem_interface.sv line 102
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:26 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 22:49:27 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:27 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 22:49:27 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:28 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 22:49:28 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:28 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 22:49:29 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:29 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# End time: 22:49:30 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:30 on Sep 14,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 22:49:31 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:31 on Sep 14,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 22:49:31 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:31 on Sep 14,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 22:49:32 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:32 on Sep 14,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 22:49:32 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:32 on Sep 14,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 22:49:33 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:33 on Sep 14,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module controller
# -- Compiling module controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	controller_testbench
# 	accelerator_top_testbench
# End time: 22:49:34 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 22:49:37 on Sep 14,2020, Elapsed time: 0:01:35
# Errors: 6, Warnings: 10
# vsim -voptargs=""+acc"" -t 1ps -lib work accelerator_top_testbench 
# Start time: 22:49:37 on Sep 14,2020
# Loading sv_std.std
# Loading work.accelerator_top_testbench
# Loading work.accelerator_top
# Loading work.projection_mem_interface
# Loading work.memory_double
# Loading work.feature_mem_interface
# Loading work.memory_single
# Loading work.controller
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(15): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(15): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(16): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(16): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(17): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(17): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(18): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(18): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3017) ./accelerator_top.sv(61): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(61): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: controller.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(30): Variable '/accelerator_top_testbench/dut/projection_mem/out1', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(29): Variable '/accelerator_top_testbench/dut/projection_mem/out0', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) encoding_module.sv(23): Variable '/accelerator_top_testbench/dut/mac/out_temp', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac File: encoding_module.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(40): Variable '/accelerator_top_testbench/dut/feature_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(39): Variable '/accelerator_top_testbench/dut/projection_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(57).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: Design size of 6283 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftf2mzfb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftf2mzfb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accelerator_top.sv(107)
#    Time: 57900 ps  Iteration: 1  Instance: /accelerator_top_testbench
# Break in Module accelerator_top_testbench at ./accelerator_top.sv line 107
add wave -position insertpoint  \
sim:/accelerator_top_testbench/dut/feature_mem/ram0/mem
add wave -position insertpoint  \
sim:/accelerator_top_testbench/dut/feature_mem/ram1/mem
add wave -position insertpoint  \
sim:/accelerator_top_testbench/dut/feature_mem/ram2/mem
add wave -position insertpoint  \
sim:/accelerator_top_testbench/dut/feature_mem/ram3/mem
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {G:/My Drive/Research/HD_Accerlator_Reseach/Verilog/accelerator_top_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:32 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 22:53:33 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:33 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 22:53:34 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:34 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 22:53:34 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:34 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 22:53:35 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:35 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# End time: 22:53:36 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:36 on Sep 14,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 22:53:37 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:37 on Sep 14,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 22:53:37 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:37 on Sep 14,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 22:53:38 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:38 on Sep 14,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 22:53:38 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:38 on Sep 14,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 22:53:39 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:39 on Sep 14,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module controller
# -- Compiling module controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	controller_testbench
# 	accelerator_top_testbench
# End time: 22:53:40 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 22:53:43 on Sep 14,2020, Elapsed time: 0:04:06
# Errors: 0, Warnings: 50
# vsim -voptargs=""+acc"" -t 1ps -lib work accelerator_top_testbench 
# Start time: 22:53:43 on Sep 14,2020
# Loading sv_std.std
# Loading work.accelerator_top_testbench
# Loading work.accelerator_top
# Loading work.projection_mem_interface
# Loading work.memory_double
# Loading work.feature_mem_interface
# Loading work.memory_single
# Loading work.controller
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(15): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(15): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(16): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(16): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(17): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(17): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(18): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(18): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3017) ./accelerator_top.sv(61): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(61): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: controller.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(30): Variable '/accelerator_top_testbench/dut/projection_mem/out1', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(29): Variable '/accelerator_top_testbench/dut/projection_mem/out0', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) encoding_module.sv(23): Variable '/accelerator_top_testbench/dut/mac/out_temp', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac File: encoding_module.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(40): Variable '/accelerator_top_testbench/dut/feature_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(39): Variable '/accelerator_top_testbench/dut/projection_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(57).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: Design size of 6283 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftvzvrih".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftvzvrih
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accelerator_top.sv(107)
#    Time: 57900 ps  Iteration: 1  Instance: /accelerator_top_testbench
# Break in Module accelerator_top_testbench at ./accelerator_top.sv line 107
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:15 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 22:56:16 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:16 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 22:56:17 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:17 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 22:56:18 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:18 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 22:56:19 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:19 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# End time: 22:56:20 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:20 on Sep 14,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 22:56:20 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:20 on Sep 14,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 22:56:21 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:21 on Sep 14,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 22:56:21 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:21 on Sep 14,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 22:56:22 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:22 on Sep 14,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 22:56:22 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:22 on Sep 14,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module controller
# -- Compiling module controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	controller_testbench
# 	accelerator_top_testbench
# End time: 22:56:23 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 22:56:29 on Sep 14,2020, Elapsed time: 0:02:46
# Errors: 0, Warnings: 50
# vsim -voptargs=""+acc"" -t 1ps -lib work accelerator_top_testbench 
# Start time: 22:56:29 on Sep 14,2020
# Loading sv_std.std
# Loading work.accelerator_top_testbench
# Loading work.accelerator_top
# Loading work.projection_mem_interface
# Loading work.memory_double
# Loading work.feature_mem_interface
# Loading work.memory_single
# Loading work.controller
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(15): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(15): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(16): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(16): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(17): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(17): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(18): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(18): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3017) ./accelerator_top.sv(61): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(61): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: controller.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(30): Variable '/accelerator_top_testbench/dut/projection_mem/out1', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(29): Variable '/accelerator_top_testbench/dut/projection_mem/out0', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) encoding_module.sv(23): Variable '/accelerator_top_testbench/dut/mac/out_temp', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac File: encoding_module.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(40): Variable '/accelerator_top_testbench/dut/feature_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(39): Variable '/accelerator_top_testbench/dut/projection_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(57).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: Design size of 6283 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlft4vch56".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4vch56
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accelerator_top.sv(106)
#    Time: 51400 ps  Iteration: 1  Instance: /accelerator_top_testbench
# Break in Module accelerator_top_testbench at ./accelerator_top.sv line 106
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:16 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 23:00:17 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:17 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 23:00:18 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:18 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 23:00:19 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:19 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 23:00:20 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:20 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# End time: 23:00:21 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:21 on Sep 14,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 23:00:21 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:21 on Sep 14,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 23:00:22 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:22 on Sep 14,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 23:00:22 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:22 on Sep 14,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 23:00:23 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:23 on Sep 14,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 23:00:23 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:23 on Sep 14,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module controller
# -- Compiling module controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	controller_testbench
# 	accelerator_top_testbench
# End time: 23:00:25 on Sep 14,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 23:00:27 on Sep 14,2020, Elapsed time: 0:03:58
# Errors: 0, Warnings: 50
# vsim -voptargs=""+acc"" -t 1ps -lib work accelerator_top_testbench 
# Start time: 23:00:27 on Sep 14,2020
# Loading sv_std.std
# Loading work.accelerator_top_testbench
# Loading work.accelerator_top
# Loading work.projection_mem_interface
# Loading work.memory_double
# Loading work.feature_mem_interface
# Loading work.memory_single
# Loading work.controller
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(15): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(15): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(16): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(16): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(17): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(17): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(18): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(18): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3017) ./accelerator_top.sv(58): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(58): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: controller.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(30): Variable '/accelerator_top_testbench/dut/projection_mem/out1', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(29): Variable '/accelerator_top_testbench/dut/projection_mem/out0', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) encoding_module.sv(23): Variable '/accelerator_top_testbench/dut/mac/out_temp', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac File: encoding_module.sv
# ** Error (suppressible): (vsim-12003) ./accelerator_top.sv(49): Variable '/accelerator_top_testbench/dut/class_write' written by continuous and procedural assignments. See ./accelerator_top.sv(72).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Error (suppressible): (vsim-12003) ./accelerator_top.sv(45): Variable '/accelerator_top_testbench/dut/feature_write' written by continuous and procedural assignments. See ./accelerator_top.sv(72).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Error (suppressible): (vsim-12003) ./accelerator_top.sv(41): Variable '/accelerator_top_testbench/dut/projection_write' written by continuous and procedural assignments. See ./accelerator_top.sv(72).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(37): Variable '/accelerator_top_testbench/dut/feature_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(55).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(36): Variable '/accelerator_top_testbench/dut/projection_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(54).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 31
do runlab.doun
# Cannot open macro file: runlab.doun
do runlab.don
# Cannot open macro file: runlab.don
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:37 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 23:01:38 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:38 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 23:01:39 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:39 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 23:01:40 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:40 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 23:01:40 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:41 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# End time: 23:01:41 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:42 on Sep 14,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 23:01:42 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:42 on Sep 14,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 23:01:42 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:43 on Sep 14,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 23:01:43 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:43 on Sep 14,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 23:01:44 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:44 on Sep 14,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 23:01:44 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:44 on Sep 14,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module controller
# -- Compiling module controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	controller_testbench
# 	accelerator_top_testbench
# End time: 23:01:45 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work accelerator_top_testbench 
# Start time: 23:00:27 on Sep 14,2020
# Loading sv_std.std
# Loading work.accelerator_top_testbench
# Loading work.accelerator_top
# Loading work.projection_mem_interface
# Loading work.memory_double
# Loading work.feature_mem_interface
# Loading work.memory_single
# Loading work.controller
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(15): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(15): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(16): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(16): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(17): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(17): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(18): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(18): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3017) ./accelerator_top.sv(46): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(46): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: controller.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(30): Variable '/accelerator_top_testbench/dut/projection_mem/out1', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(29): Variable '/accelerator_top_testbench/dut/projection_mem/out0', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) encoding_module.sv(23): Variable '/accelerator_top_testbench/dut/mac/out_temp', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac File: encoding_module.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(37): Variable '/accelerator_top_testbench/dut/feature_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(43).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(36): Variable '/accelerator_top_testbench/dut/projection_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: Design size of 6283 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlfter0fit".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfter0fit
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accelerator_top.sv(94)
#    Time: 57900 ps  Iteration: 1  Instance: /accelerator_top_testbench
# Break in Module accelerator_top_testbench at ./accelerator_top.sv line 94
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:36 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 23:03:37 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:37 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 23:03:37 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:37 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 23:03:38 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:38 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 23:03:39 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:39 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# End time: 23:03:40 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:40 on Sep 14,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 23:03:41 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:41 on Sep 14,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 23:03:41 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:41 on Sep 14,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 23:03:42 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:42 on Sep 14,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 23:03:42 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:42 on Sep 14,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 23:03:43 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:43 on Sep 14,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module controller
# -- Compiling module controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	controller_testbench
# 	accelerator_top_testbench
# End time: 23:03:44 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 23:04:23 on Sep 14,2020, Elapsed time: 0:03:56
# Errors: 3, Warnings: 97
# vsim -voptargs=""+acc"" -t 1ps -lib work accelerator_top_testbench 
# Start time: 23:04:23 on Sep 14,2020
# Loading sv_std.std
# Loading work.accelerator_top_testbench
# Loading work.accelerator_top
# Loading work.projection_mem_interface
# Loading work.memory_double
# Loading work.feature_mem_interface
# Loading work.memory_single
# Loading work.controller
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(15): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(15): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(16): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(16): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(17): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(17): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(18): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(18): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3017) ./accelerator_top.sv(46): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(46): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: controller.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(30): Variable '/accelerator_top_testbench/dut/projection_mem/out1', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(29): Variable '/accelerator_top_testbench/dut/projection_mem/out0', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) encoding_module.sv(23): Variable '/accelerator_top_testbench/dut/mac/out_temp', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac File: encoding_module.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(37): Variable '/accelerator_top_testbench/dut/feature_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(43).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(36): Variable '/accelerator_top_testbench/dut/projection_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: Design size of 6283 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftayrti3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftayrti3
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accelerator_top.sv(94)
#    Time: 58 ns  Iteration: 1  Instance: /accelerator_top_testbench
# Break in Module accelerator_top_testbench at ./accelerator_top.sv line 94
add wave -position insertpoint sim:/accelerator_top_testbench/dut/projection_mem/*
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {G:/My Drive/Research/HD_Accerlator_Reseach/Verilog/accelerator_top_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:43 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 23:05:44 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:44 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 23:05:45 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:45 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 23:05:46 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:46 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 23:05:47 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:47 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# End time: 23:05:48 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:48 on Sep 14,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 23:05:48 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:48 on Sep 14,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 23:05:48 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:49 on Sep 14,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 23:05:49 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:49 on Sep 14,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 23:05:50 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:50 on Sep 14,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 23:05:50 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:50 on Sep 14,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module controller
# -- Compiling module controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	controller_testbench
# 	accelerator_top_testbench
# End time: 23:05:51 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 23:05:54 on Sep 14,2020, Elapsed time: 0:01:31
# Errors: 0, Warnings: 50
# vsim -voptargs=""+acc"" -t 1ps -lib work accelerator_top_testbench 
# Start time: 23:05:54 on Sep 14,2020
# Loading sv_std.std
# Loading work.accelerator_top_testbench
# Loading work.accelerator_top
# Loading work.projection_mem_interface
# Loading work.memory_double
# Loading work.feature_mem_interface
# Loading work.memory_single
# Loading work.controller
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(15): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(15): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(16): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(16): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(17): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(17): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(18): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(18): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3017) ./accelerator_top.sv(46): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(46): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: controller.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(30): Variable '/accelerator_top_testbench/dut/projection_mem/out1', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(29): Variable '/accelerator_top_testbench/dut/projection_mem/out0', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) encoding_module.sv(23): Variable '/accelerator_top_testbench/dut/mac/out_temp', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac File: encoding_module.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(37): Variable '/accelerator_top_testbench/dut/feature_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(43).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(36): Variable '/accelerator_top_testbench/dut/projection_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: Design size of 6283 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftq3m3q5".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftq3m3q5
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accelerator_top.sv(94)
#    Time: 58 ns  Iteration: 1  Instance: /accelerator_top_testbench
# Break in Module accelerator_top_testbench at ./accelerator_top.sv line 94
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:55 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 23:07:56 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:56 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 23:07:57 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:57 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 23:07:58 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:58 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 23:07:59 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:59 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# End time: 23:08:00 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:08:00 on Sep 14,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 23:08:00 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:08:00 on Sep 14,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 23:08:01 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:08:01 on Sep 14,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 23:08:01 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:08:01 on Sep 14,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 23:08:02 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:08:02 on Sep 14,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 23:08:03 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:08:03 on Sep 14,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module controller
# -- Compiling module controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	controller_testbench
# 	accelerator_top_testbench
# End time: 23:08:04 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 23:08:06 on Sep 14,2020, Elapsed time: 0:02:12
# Errors: 0, Warnings: 50
# vsim -voptargs=""+acc"" -t 1ps -lib work projection_mem_interface_testbench 
# Start time: 23:08:06 on Sep 14,2020
# Loading sv_std.std
# Loading work.projection_mem_interface_testbench
# Loading work.projection_mem_interface
# Loading work.memory_double
# ** Error: (vsim-3063) ./projection_mem_interface.sv(52): Port 'read_address_0' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /projection_mem_interface_testbench/dut File: ./projection_mem_interface.sv
# ** Error: (vsim-3063) ./projection_mem_interface.sv(52): Port 'read_address_1' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /projection_mem_interface_testbench/dut File: ./projection_mem_interface.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 28
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:21 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 23:09:22 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:22 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 23:09:22 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:22 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 23:09:23 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:23 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 23:09:24 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:24 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# End time: 23:09:25 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:25 on Sep 14,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 23:09:25 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:26 on Sep 14,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 23:09:26 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:26 on Sep 14,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 23:09:27 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:27 on Sep 14,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 23:09:27 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:27 on Sep 14,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 23:09:28 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:28 on Sep 14,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module controller
# -- Compiling module controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	controller_testbench
# 	accelerator_top_testbench
# End time: 23:09:29 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work projection_mem_interface_testbench 
# Start time: 23:08:06 on Sep 14,2020
# Loading sv_std.std
# Loading work.projection_mem_interface_testbench
# Loading work.projection_mem_interface
# Loading work.memory_double
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(30): Variable '/projection_mem_interface_testbench/dut/out1', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /projection_mem_interface_testbench/dut File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(29): Variable '/projection_mem_interface_testbench/dut/out0', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /projection_mem_interface_testbench/dut File: ./projection_mem_interface.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftj6jehj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftj6jehj
# ** Error: (vish-4014) No objects found matching '/projection_mem_interface_testbench/dut/read_address'.
# Executing ONERROR command at macro ./projection_mem_interface_wave.do line 13
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./projection_mem_interface.sv(77)
#    Time: 13400 ps  Iteration: 1  Instance: /projection_mem_interface_testbench
# Break in Module projection_mem_interface_testbench at ./projection_mem_interface.sv line 77
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:19 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 23:11:20 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:20 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 23:11:21 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:21 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 23:11:22 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:22 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 23:11:23 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:23 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# End time: 23:11:24 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:24 on Sep 14,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 23:11:24 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:24 on Sep 14,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 23:11:25 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:25 on Sep 14,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 23:11:25 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:26 on Sep 14,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 23:11:26 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:26 on Sep 14,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 23:11:27 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:27 on Sep 14,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module controller
# -- Compiling module controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	controller_testbench
# 	accelerator_top_testbench
# End time: 23:11:28 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 23:11:31 on Sep 14,2020, Elapsed time: 0:03:25
# Errors: 5, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work accelerator_top_testbench 
# Start time: 23:11:31 on Sep 14,2020
# Loading sv_std.std
# Loading work.accelerator_top_testbench
# Loading work.accelerator_top
# Loading work.projection_mem_interface
# Loading work.memory_double
# Loading work.feature_mem_interface
# Loading work.memory_single
# Loading work.controller
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(15): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(15): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(16): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(16): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(17): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(17): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(18): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(18): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3017) ./accelerator_top.sv(46): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(46): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: controller.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(30): Variable '/accelerator_top_testbench/dut/projection_mem/out1', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(29): Variable '/accelerator_top_testbench/dut/projection_mem/out0', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) encoding_module.sv(23): Variable '/accelerator_top_testbench/dut/mac/out_temp', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac File: encoding_module.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(37): Variable '/accelerator_top_testbench/dut/feature_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(43).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(36): Variable '/accelerator_top_testbench/dut/projection_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: Design size of 6283 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlft0e3nan".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0e3nan
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accelerator_top.sv(94)
#    Time: 58 ns  Iteration: 1  Instance: /accelerator_top_testbench
# Break in Module accelerator_top_testbench at ./accelerator_top.sv line 94
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {G:/My Drive/Research/HD_Accerlator_Reseach/Verilog/accelerator_top_wave.do}
add wave -position insertpoint sim:/accelerator_top_testbench/dut/controll/*
add wave -position insertpoint sim:/accelerator_top_testbench/dut/mac/*
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:02 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 23:15:03 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:03 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 23:15:04 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:04 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 23:15:05 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:05 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 23:15:06 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:06 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# End time: 23:15:07 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:07 on Sep 14,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 23:15:08 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:08 on Sep 14,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 23:15:08 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:08 on Sep 14,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 23:15:09 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:09 on Sep 14,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 23:15:09 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:09 on Sep 14,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 23:15:10 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:10 on Sep 14,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module controller
# -- Compiling module controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	controller_testbench
# 	accelerator_top_testbench
# End time: 23:15:11 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 23:15:15 on Sep 14,2020, Elapsed time: 0:03:44
# Errors: 0, Warnings: 50
# vsim -voptargs=""+acc"" -t 1ps -lib work accelerator_top_testbench 
# Start time: 23:15:15 on Sep 14,2020
# Loading sv_std.std
# Loading work.accelerator_top_testbench
# Loading work.accelerator_top
# Loading work.projection_mem_interface
# Loading work.memory_double
# Loading work.feature_mem_interface
# Loading work.memory_single
# Loading work.controller
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(15): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(15): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(16): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(16): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(17): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(17): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(18): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(18): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3017) ./accelerator_top.sv(46): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(46): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: controller.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(30): Variable '/accelerator_top_testbench/dut/projection_mem/out1', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(29): Variable '/accelerator_top_testbench/dut/projection_mem/out0', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) encoding_module.sv(23): Variable '/accelerator_top_testbench/dut/mac/out_temp', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac File: encoding_module.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(37): Variable '/accelerator_top_testbench/dut/feature_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(43).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(36): Variable '/accelerator_top_testbench/dut/projection_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: Design size of 6283 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlft68d52q".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft68d52q
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accelerator_top.sv(94)
#    Time: 62 ns  Iteration: 1  Instance: /accelerator_top_testbench
# Break in Module accelerator_top_testbench at ./accelerator_top.sv line 94
add wave -position insertpoint  \
sim:/accelerator_top_testbench/dut/out
add wave -position insertpoint sim:/accelerator_top_testbench/dut/controll/*
add wave -position insertpoint sim:/accelerator_top_testbench/dut/mac/*
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {G:/My Drive/Research/HD_Accerlator_Reseach/Verilog/accelerator_top_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:49 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 23:16:50 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:50 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 23:16:51 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:51 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 23:16:52 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:52 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 23:16:53 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:53 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# End time: 23:16:54 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:54 on Sep 14,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 23:16:54 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:55 on Sep 14,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 23:16:55 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:55 on Sep 14,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 23:16:56 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:56 on Sep 14,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 23:16:56 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:56 on Sep 14,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 23:16:57 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:57 on Sep 14,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module controller
# -- Compiling module controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	controller_testbench
# 	accelerator_top_testbench
# End time: 23:16:58 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 23:17:01 on Sep 14,2020, Elapsed time: 0:01:46
# Errors: 0, Warnings: 50
# vsim -voptargs=""+acc"" -t 1ps -lib work accelerator_top_testbench 
# Start time: 23:17:01 on Sep 14,2020
# Loading sv_std.std
# Loading work.accelerator_top_testbench
# Loading work.accelerator_top
# Loading work.projection_mem_interface
# Loading work.memory_double
# Loading work.feature_mem_interface
# Loading work.memory_single
# Loading work.controller
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(15): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(15): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(16): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(16): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(17): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(17): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(18): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(18): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3017) ./accelerator_top.sv(46): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(46): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: controller.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(30): Variable '/accelerator_top_testbench/dut/projection_mem/out1', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(29): Variable '/accelerator_top_testbench/dut/projection_mem/out0', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) encoding_module.sv(23): Variable '/accelerator_top_testbench/dut/mac/out_temp', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac File: encoding_module.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(37): Variable '/accelerator_top_testbench/dut/feature_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(43).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(36): Variable '/accelerator_top_testbench/dut/projection_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: Design size of 6283 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlft82vk86".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft82vk86
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accelerator_top.sv(94)
#    Time: 62 ns  Iteration: 1  Instance: /accelerator_top_testbench
# Break in Module accelerator_top_testbench at ./accelerator_top.sv line 94
add wave -position insertpoint  \
sim:/accelerator_top_testbench/dut/mac/reset
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {G:/My Drive/Research/HD_Accerlator_Reseach/Verilog/accelerator_top_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:26 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 23:19:27 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:27 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 23:19:27 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:27 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 23:19:28 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:28 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 23:19:29 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:29 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# End time: 23:19:30 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:30 on Sep 14,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 23:19:31 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:31 on Sep 14,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 23:19:31 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:31 on Sep 14,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 23:19:32 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:32 on Sep 14,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 23:19:32 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:32 on Sep 14,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 23:19:33 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:33 on Sep 14,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module controller
# -- Compiling module controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	controller_testbench
# 	accelerator_top_testbench
# End time: 23:19:34 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 23:19:37 on Sep 14,2020, Elapsed time: 0:02:36
# Errors: 0, Warnings: 50
# vsim -voptargs=""+acc"" -t 1ps -lib work accelerator_top_testbench 
# Start time: 23:19:37 on Sep 14,2020
# Loading sv_std.std
# Loading work.accelerator_top_testbench
# Loading work.accelerator_top
# Loading work.projection_mem_interface
# Loading work.memory_double
# Loading work.feature_mem_interface
# Loading work.memory_single
# Loading work.controller
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(15): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(15): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(16): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(16): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(17): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(17): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(18): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(18): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3017) ./accelerator_top.sv(46): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(46): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: controller.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(30): Variable '/accelerator_top_testbench/dut/projection_mem/out1', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(29): Variable '/accelerator_top_testbench/dut/projection_mem/out0', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) encoding_module.sv(23): Variable '/accelerator_top_testbench/dut/mac/out_temp', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac File: encoding_module.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(37): Variable '/accelerator_top_testbench/dut/feature_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(43).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(36): Variable '/accelerator_top_testbench/dut/projection_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: Design size of 6283 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftqy4xxr".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqy4xxr
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accelerator_top.sv(94)
#    Time: 62 ns  Iteration: 1  Instance: /accelerator_top_testbench
# Break in Module accelerator_top_testbench at ./accelerator_top.sv line 94
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:08 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 23:22:09 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:09 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 23:22:10 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:10 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 23:22:11 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:11 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 23:22:12 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:12 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# End time: 23:22:13 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:13 on Sep 14,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 23:22:13 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:13 on Sep 14,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 23:22:14 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:14 on Sep 14,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 23:22:14 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:14 on Sep 14,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 23:22:15 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:15 on Sep 14,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 23:22:16 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:16 on Sep 14,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module controller
# -- Compiling module controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	controller_testbench
# 	accelerator_top_testbench
# End time: 23:22:17 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 23:22:46 on Sep 14,2020, Elapsed time: 0:03:09
# Errors: 0, Warnings: 50
# vsim -voptargs=""+acc"" -t 1ps -lib work accelerator_top_testbench 
# Start time: 23:22:46 on Sep 14,2020
# Loading sv_std.std
# Loading work.accelerator_top_testbench
# Loading work.accelerator_top
# Loading work.projection_mem_interface
# Loading work.memory_double
# Loading work.feature_mem_interface
# Loading work.memory_single
# Loading work.controller
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(15): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(15): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(16): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(16): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(17): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(17): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(18): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(18): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3017) ./accelerator_top.sv(46): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(46): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: controller.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(30): Variable '/accelerator_top_testbench/dut/projection_mem/out1', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(29): Variable '/accelerator_top_testbench/dut/projection_mem/out0', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) encoding_module.sv(23): Variable '/accelerator_top_testbench/dut/mac/out_temp', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac File: encoding_module.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(37): Variable '/accelerator_top_testbench/dut/feature_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(43).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(36): Variable '/accelerator_top_testbench/dut/projection_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: Design size of 6283 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftf2is3v".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftf2is3v
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accelerator_top.sv(94)
#    Time: 62 ns  Iteration: 1  Instance: /accelerator_top_testbench
# Break in Module accelerator_top_testbench at ./accelerator_top.sv line 94
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:23:43 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 23:23:44 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:23:44 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 23:23:44 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:23:44 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 23:23:45 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:23:45 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 23:23:46 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:23:46 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# End time: 23:23:47 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:23:47 on Sep 14,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 23:23:48 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:23:48 on Sep 14,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 23:23:48 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:23:48 on Sep 14,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 23:23:49 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:23:49 on Sep 14,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 23:23:49 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:23:49 on Sep 14,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 23:23:50 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:23:50 on Sep 14,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module controller
# -- Compiling module controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	controller_testbench
# 	accelerator_top_testbench
# End time: 23:23:51 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 23:25:22 on Sep 14,2020, Elapsed time: 0:02:36
# Errors: 0, Warnings: 50
# vsim -voptargs=""+acc"" -t 1ps -lib work accelerator_top_testbench 
# Start time: 23:25:22 on Sep 14,2020
# Loading sv_std.std
# Loading work.accelerator_top_testbench
# Loading work.accelerator_top
# Loading work.projection_mem_interface
# Loading work.memory_double
# Loading work.feature_mem_interface
# Loading work.memory_single
# Loading work.controller
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(15): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(15): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(16): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(16): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(17): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(17): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(18): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(18): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3017) ./accelerator_top.sv(46): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(46): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: controller.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(30): Variable '/accelerator_top_testbench/dut/projection_mem/out1', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(29): Variable '/accelerator_top_testbench/dut/projection_mem/out0', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) encoding_module.sv(23): Variable '/accelerator_top_testbench/dut/mac/out_temp', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac File: encoding_module.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(37): Variable '/accelerator_top_testbench/dut/feature_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(43).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(36): Variable '/accelerator_top_testbench/dut/projection_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: Design size of 6283 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftijhryd".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftijhryd
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accelerator_top.sv(94)
#    Time: 62 ns  Iteration: 1  Instance: /accelerator_top_testbench
# Break in Module accelerator_top_testbench at ./accelerator_top.sv line 94
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:35 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 23:27:36 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:36 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 23:27:37 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:37 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 23:27:38 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:38 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 23:27:39 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:39 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# End time: 23:27:40 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:40 on Sep 14,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 23:27:40 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:40 on Sep 14,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 23:27:41 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:41 on Sep 14,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 23:27:41 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:41 on Sep 14,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 23:27:42 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:42 on Sep 14,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 23:27:42 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:42 on Sep 14,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module controller
# -- Compiling module controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	controller_testbench
# 	accelerator_top_testbench
# End time: 23:27:44 on Sep 14,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 23:27:48 on Sep 14,2020, Elapsed time: 0:02:26
# Errors: 0, Warnings: 50
# vsim -voptargs=""+acc"" -t 1ps -lib work accelerator_top_testbench 
# Start time: 23:27:48 on Sep 14,2020
# Loading sv_std.std
# Loading work.accelerator_top_testbench
# Loading work.accelerator_top
# Loading work.projection_mem_interface
# Loading work.memory_double
# Loading work.feature_mem_interface
# Loading work.memory_single
# Loading work.controller
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(15): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(15): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(16): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(16): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(17): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(17): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(18): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(18): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3017) ./accelerator_top.sv(46): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(46): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: controller.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(30): Variable '/accelerator_top_testbench/dut/projection_mem/out1', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(29): Variable '/accelerator_top_testbench/dut/projection_mem/out0', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) encoding_module.sv(23): Variable '/accelerator_top_testbench/dut/mac/out_temp', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac File: encoding_module.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(37): Variable '/accelerator_top_testbench/dut/feature_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(43).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(36): Variable '/accelerator_top_testbench/dut/projection_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: Design size of 6283 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlft2r7mbe".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2r7mbe
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accelerator_top.sv(94)
#    Time: 62 ns  Iteration: 1  Instance: /accelerator_top_testbench
# Break in Module accelerator_top_testbench at ./accelerator_top.sv line 94
add wave -position insertpoint  \
sim:/accelerator_top_testbench/dut/controll/vertical_projection_mem_loc
add wave -position insertpoint  \
sim:/accelerator_top_testbench/dut/controll/horizontal_projection_mem_loc
add wave -position insertpoint  \
sim:/accelerator_top_testbench/dut/controll/bound
add wave -position insertpoint  \
sim:/accelerator_top_testbench/dut/controll/addr_after_bound
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {G:/My Drive/Research/HD_Accerlator_Reseach/Verilog/accelerator_top_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:21 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 23:33:22 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:22 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 23:33:22 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:22 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 23:33:23 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:23 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 23:33:24 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:24 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# End time: 23:33:25 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:25 on Sep 14,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 23:33:26 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:26 on Sep 14,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 23:33:26 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:26 on Sep 14,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 23:33:27 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:27 on Sep 14,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 23:33:27 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:27 on Sep 14,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 23:33:28 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:28 on Sep 14,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module controller
# -- Compiling module controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	controller_testbench
# 	accelerator_top_testbench
# End time: 23:33:29 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 23:33:32 on Sep 14,2020, Elapsed time: 0:05:44
# Errors: 0, Warnings: 50
# vsim -voptargs=""+acc"" -t 1ps -lib work accelerator_top_testbench 
# Start time: 23:33:32 on Sep 14,2020
# Loading sv_std.std
# Loading work.accelerator_top_testbench
# Loading work.accelerator_top
# Loading work.projection_mem_interface
# Loading work.memory_double
# Loading work.feature_mem_interface
# Loading work.memory_single
# Loading work.controller
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(15): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(15): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(16): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(16): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(17): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(17): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(18): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(18): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3017) ./accelerator_top.sv(46): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(46): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: controller.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(30): Variable '/accelerator_top_testbench/dut/projection_mem/out1', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(29): Variable '/accelerator_top_testbench/dut/projection_mem/out0', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) encoding_module.sv(23): Variable '/accelerator_top_testbench/dut/mac/out_temp', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac File: encoding_module.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(37): Variable '/accelerator_top_testbench/dut/feature_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(43).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(36): Variable '/accelerator_top_testbench/dut/projection_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: Design size of 6283 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftvbd6m9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftvbd6m9
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accelerator_top.sv(94)
#    Time: 62 ns  Iteration: 1  Instance: /accelerator_top_testbench
# Break in Module accelerator_top_testbench at ./accelerator_top.sv line 94
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:25 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 23:36:26 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:26 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 23:36:27 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:27 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 23:36:28 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:28 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 23:36:29 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:29 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# End time: 23:36:30 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:30 on Sep 14,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 23:36:30 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:30 on Sep 14,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 23:36:31 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:31 on Sep 14,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 23:36:31 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:32 on Sep 14,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 23:36:32 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:32 on Sep 14,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 23:36:33 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:33 on Sep 14,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module controller
# -- Compiling module controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	controller_testbench
# 	accelerator_top_testbench
# End time: 23:36:34 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 23:36:51 on Sep 14,2020, Elapsed time: 0:03:19
# Errors: 0, Warnings: 50
# vsim -voptargs=""+acc"" -t 1ps -lib work accelerator_top_testbench 
# Start time: 23:36:51 on Sep 14,2020
# Loading sv_std.std
# Loading work.accelerator_top_testbench
# Loading work.accelerator_top
# Loading work.projection_mem_interface
# Loading work.memory_double
# Loading work.feature_mem_interface
# Loading work.memory_single
# Loading work.controller
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(15): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(15): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(16): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(16): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(17): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(17): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(18): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(18): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3017) ./accelerator_top.sv(46): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(46): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: controller.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(30): Variable '/accelerator_top_testbench/dut/projection_mem/out1', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(29): Variable '/accelerator_top_testbench/dut/projection_mem/out0', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) encoding_module.sv(23): Variable '/accelerator_top_testbench/dut/mac/out_temp', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac File: encoding_module.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(37): Variable '/accelerator_top_testbench/dut/feature_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(43).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(36): Variable '/accelerator_top_testbench/dut/projection_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: Design size of 6283 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlfta3qsdr".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfta3qsdr
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accelerator_top.sv(94)
#    Time: 62 ns  Iteration: 1  Instance: /accelerator_top_testbench
# Break in Module accelerator_top_testbench at ./accelerator_top.sv line 94
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:57 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 23:49:58 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:58 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 23:49:58 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:58 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 23:49:59 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:59 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 23:50:00 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:00 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# End time: 23:50:01 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:01 on Sep 14,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 23:50:02 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:02 on Sep 14,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 23:50:02 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:02 on Sep 14,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 23:50:03 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:03 on Sep 14,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 23:50:03 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:03 on Sep 14,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 23:50:04 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:04 on Sep 14,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module controller
# -- Compiling module controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	controller_testbench
# 	accelerator_top_testbench
# End time: 23:50:05 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 23:50:10 on Sep 14,2020, Elapsed time: 0:13:19
# Errors: 0, Warnings: 50
# vsim -voptargs=""+acc"" -t 1ps -lib work accelerator_top_testbench 
# Start time: 23:50:10 on Sep 14,2020
# Loading sv_std.std
# Loading work.accelerator_top_testbench
# Loading work.accelerator_top
# Loading work.projection_mem_interface
# Loading work.memory_double
# Loading work.feature_mem_interface
# Loading work.memory_single
# Loading work.controller
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(15): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(15): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(16): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(16): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(17): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(17): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(18): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(18): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3017) ./accelerator_top.sv(46): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(46): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: controller.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(30): Variable '/accelerator_top_testbench/dut/projection_mem/out1', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(29): Variable '/accelerator_top_testbench/dut/projection_mem/out0', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) encoding_module.sv(23): Variable '/accelerator_top_testbench/dut/mac/out_temp', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac File: encoding_module.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(37): Variable '/accelerator_top_testbench/dut/feature_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(43).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(36): Variable '/accelerator_top_testbench/dut/projection_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: Design size of 6283 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftg5eiri".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftg5eiri
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accelerator_top.sv(94)
#    Time: 62 ns  Iteration: 1  Instance: /accelerator_top_testbench
# Break in Module accelerator_top_testbench at ./accelerator_top.sv line 94
add wave -position insertpoint  \
sim:/accelerator_top_testbench/dut/controll/encoding_cycle_count
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {G:/My Drive/Research/HD_Accerlator_Reseach/Verilog/accelerator_top_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:59 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 23:51:00 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:00 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 23:51:01 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:01 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 23:51:02 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:02 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 23:51:03 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:03 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# End time: 23:51:04 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:04 on Sep 14,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 23:51:04 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:05 on Sep 14,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 23:51:05 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:05 on Sep 14,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 23:51:06 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:06 on Sep 14,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 23:51:06 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:06 on Sep 14,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 23:51:07 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:07 on Sep 14,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module controller
# -- Compiling module controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	controller_testbench
# 	accelerator_top_testbench
# End time: 23:51:08 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 23:51:11 on Sep 14,2020, Elapsed time: 0:01:01
# Errors: 0, Warnings: 50
# vsim -voptargs=""+acc"" -t 1ps -lib work accelerator_top_testbench 
# Start time: 23:51:11 on Sep 14,2020
# Loading sv_std.std
# Loading work.accelerator_top_testbench
# Loading work.accelerator_top
# Loading work.projection_mem_interface
# Loading work.memory_double
# Loading work.feature_mem_interface
# Loading work.memory_single
# Loading work.controller
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(15): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(15): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(16): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(16): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(17): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(17): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(18): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(18): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3017) ./accelerator_top.sv(46): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(46): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: controller.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(30): Variable '/accelerator_top_testbench/dut/projection_mem/out1', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(29): Variable '/accelerator_top_testbench/dut/projection_mem/out0', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) encoding_module.sv(23): Variable '/accelerator_top_testbench/dut/mac/out_temp', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac File: encoding_module.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(37): Variable '/accelerator_top_testbench/dut/feature_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(43).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(36): Variable '/accelerator_top_testbench/dut/projection_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: Design size of 6283 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlfts8agrv".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfts8agrv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accelerator_top.sv(94)
#    Time: 62 ns  Iteration: 1  Instance: /accelerator_top_testbench
# Break in Module accelerator_top_testbench at ./accelerator_top.sv line 94
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:26 on Sep 14,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 23:53:27 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:27 on Sep 14,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 23:53:28 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:28 on Sep 14,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 23:53:29 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:29 on Sep 14,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 23:53:30 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:30 on Sep 14,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# End time: 23:53:31 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:31 on Sep 14,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 23:53:31 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:31 on Sep 14,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 23:53:32 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:32 on Sep 14,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 23:53:32 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:32 on Sep 14,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 23:53:33 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:33 on Sep 14,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 23:53:33 on Sep 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:34 on Sep 14,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module controller
# -- Compiling module controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	controller_testbench
# 	accelerator_top_testbench
# End time: 23:53:35 on Sep 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 23:53:40 on Sep 14,2020, Elapsed time: 0:02:29
# Errors: 0, Warnings: 50
# vsim -voptargs=""+acc"" -t 1ps -lib work accelerator_top_testbench 
# Start time: 23:53:40 on Sep 14,2020
# Loading sv_std.std
# Loading work.accelerator_top_testbench
# Loading work.accelerator_top
# Loading work.projection_mem_interface
# Loading work.memory_double
# Loading work.feature_mem_interface
# Loading work.memory_single
# Loading work.controller
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(15): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(15): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(16): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(16): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(17): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(17): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(18): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(18): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3017) ./accelerator_top.sv(46): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(46): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: controller.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(30): Variable '/accelerator_top_testbench/dut/projection_mem/out1', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(29): Variable '/accelerator_top_testbench/dut/projection_mem/out0', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) encoding_module.sv(23): Variable '/accelerator_top_testbench/dut/mac/out_temp', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac File: encoding_module.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(37): Variable '/accelerator_top_testbench/dut/feature_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(43).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(36): Variable '/accelerator_top_testbench/dut/projection_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: Design size of 6283 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlft92erm1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft92erm1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accelerator_top.sv(94)
#    Time: 62 ns  Iteration: 1  Instance: /accelerator_top_testbench
# Break in Module accelerator_top_testbench at ./accelerator_top.sv line 94
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:04:53 on Sep 15,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 00:04:54 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:04:54 on Sep 15,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 00:04:54 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:04:55 on Sep 15,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 00:04:55 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:04:55 on Sep 15,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 00:04:56 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:04:56 on Sep 15,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# End time: 00:04:57 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:04:57 on Sep 15,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 00:04:58 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:04:58 on Sep 15,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 00:04:58 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:04:58 on Sep 15,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 00:04:59 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:04:59 on Sep 15,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 00:05:00 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:05:00 on Sep 15,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 00:05:00 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:05:00 on Sep 15,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module controller
# -- Compiling module controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	controller_testbench
# 	accelerator_top_testbench
# End time: 00:05:01 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 00:05:09 on Sep 15,2020, Elapsed time: 0:11:29
# Errors: 0, Warnings: 50
# vsim -voptargs=""+acc"" -t 1ps -lib work accelerator_top_testbench 
# Start time: 00:05:09 on Sep 15,2020
# Loading sv_std.std
# Loading work.accelerator_top_testbench
# Loading work.accelerator_top
# Loading work.projection_mem_interface
# Loading work.memory_double
# Loading work.feature_mem_interface
# Loading work.memory_single
# Loading work.controller
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(15): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(15): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(16): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(16): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(17): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(17): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(18): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(18): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3017) ./accelerator_top.sv(46): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(46): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: controller.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(30): Variable '/accelerator_top_testbench/dut/projection_mem/out1', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(29): Variable '/accelerator_top_testbench/dut/projection_mem/out0', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) encoding_module.sv(23): Variable '/accelerator_top_testbench/dut/mac/out_temp', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac File: encoding_module.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(37): Variable '/accelerator_top_testbench/dut/feature_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(43).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(36): Variable '/accelerator_top_testbench/dut/projection_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: Design size of 6283 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftf8xqas".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftf8xqas
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accelerator_top.sv(94)
#    Time: 62500 ps  Iteration: 1  Instance: /accelerator_top_testbench
# Break in Module accelerator_top_testbench at ./accelerator_top.sv line 94
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:25 on Sep 15,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 00:09:26 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:26 on Sep 15,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 00:09:27 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:27 on Sep 15,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 00:09:28 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:28 on Sep 15,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 00:09:29 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:29 on Sep 15,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# End time: 00:09:30 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:30 on Sep 15,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 00:09:30 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:30 on Sep 15,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 00:09:31 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:31 on Sep 15,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 00:09:31 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:31 on Sep 15,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 00:09:32 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:32 on Sep 15,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 00:09:33 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:33 on Sep 15,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module controller
# -- Compiling module controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	controller_testbench
# 	accelerator_top_testbench
# End time: 00:09:34 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 00:09:42 on Sep 15,2020, Elapsed time: 0:04:33
# Errors: 0, Warnings: 50
# vsim -voptargs=""+acc"" -t 1ps -lib work accelerator_top_testbench 
# Start time: 00:09:42 on Sep 15,2020
# Loading sv_std.std
# Loading work.accelerator_top_testbench
# Loading work.accelerator_top
# Loading work.projection_mem_interface
# Loading work.memory_double
# Loading work.feature_mem_interface
# Loading work.memory_single
# Loading work.controller
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(15): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(15): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(16): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(16): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(17): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(17): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(18): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(18): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3017) ./accelerator_top.sv(46): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(46): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: controller.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(30): Variable '/accelerator_top_testbench/dut/projection_mem/out1', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(29): Variable '/accelerator_top_testbench/dut/projection_mem/out0', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) encoding_module.sv(23): Variable '/accelerator_top_testbench/dut/mac/out_temp', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac File: encoding_module.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(37): Variable '/accelerator_top_testbench/dut/feature_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(43).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(36): Variable '/accelerator_top_testbench/dut/projection_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: Design size of 6283 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftys1kzz".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftys1kzz
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accelerator_top.sv(94)
#    Time: 62500 ps  Iteration: 1  Instance: /accelerator_top_testbench
# Break in Module accelerator_top_testbench at ./accelerator_top.sv line 94
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:11 on Sep 15,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 00:12:12 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:12 on Sep 15,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 00:12:12 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:13 on Sep 15,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 00:12:13 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:13 on Sep 15,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 00:12:14 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:14 on Sep 15,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# End time: 00:12:15 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:15 on Sep 15,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 00:12:16 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:16 on Sep 15,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 00:12:16 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:17 on Sep 15,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 00:12:17 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:17 on Sep 15,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 00:12:18 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:18 on Sep 15,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 00:12:18 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:18 on Sep 15,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module controller
# -- Compiling module controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	controller_testbench
# 	accelerator_top_testbench
# End time: 00:12:20 on Sep 15,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 00:12:27 on Sep 15,2020, Elapsed time: 0:02:45
# Errors: 0, Warnings: 50
# vsim -voptargs=""+acc"" -t 1ps -lib work accelerator_top_testbench 
# Start time: 00:12:27 on Sep 15,2020
# Loading sv_std.std
# Loading work.accelerator_top_testbench
# Loading work.accelerator_top
# Loading work.projection_mem_interface
# Loading work.memory_double
# Loading work.feature_mem_interface
# Loading work.memory_single
# Loading work.controller
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(15): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(15): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(16): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(16): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(17): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(17): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(18): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(18): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3017) ./accelerator_top.sv(46): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(46): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: controller.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(30): Variable '/accelerator_top_testbench/dut/projection_mem/out1', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(29): Variable '/accelerator_top_testbench/dut/projection_mem/out0', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) encoding_module.sv(23): Variable '/accelerator_top_testbench/dut/mac/out_temp', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac File: encoding_module.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(37): Variable '/accelerator_top_testbench/dut/feature_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(43).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(36): Variable '/accelerator_top_testbench/dut/projection_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: Design size of 6283 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftwhqfwm".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftwhqfwm
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accelerator_top.sv(94)
#    Time: 62500 ps  Iteration: 1  Instance: /accelerator_top_testbench
# Break in Module accelerator_top_testbench at ./accelerator_top.sv line 94
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:37 on Sep 15,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 00:13:38 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:38 on Sep 15,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 00:13:39 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:39 on Sep 15,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 00:13:40 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:40 on Sep 15,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 00:13:41 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:41 on Sep 15,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# End time: 00:13:42 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:42 on Sep 15,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 00:13:42 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:42 on Sep 15,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 00:13:43 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:43 on Sep 15,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 00:13:43 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:43 on Sep 15,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 00:13:44 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:44 on Sep 15,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 00:13:45 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:45 on Sep 15,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module controller
# -- Compiling module controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	controller_testbench
# 	accelerator_top_testbench
# End time: 00:13:46 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 00:13:51 on Sep 15,2020, Elapsed time: 0:01:24
# Errors: 0, Warnings: 50
# vsim -voptargs=""+acc"" -t 1ps -lib work accelerator_top_testbench 
# Start time: 00:13:51 on Sep 15,2020
# Loading sv_std.std
# Loading work.accelerator_top_testbench
# Loading work.accelerator_top
# Loading work.projection_mem_interface
# Loading work.memory_double
# Loading work.feature_mem_interface
# Loading work.memory_single
# Loading work.controller
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(15): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(15): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(16): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(16): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(17): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(17): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(18): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(18): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3017) ./accelerator_top.sv(46): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(46): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: controller.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(30): Variable '/accelerator_top_testbench/dut/projection_mem/out1', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(29): Variable '/accelerator_top_testbench/dut/projection_mem/out0', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) encoding_module.sv(23): Variable '/accelerator_top_testbench/dut/mac/out_temp', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac File: encoding_module.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(37): Variable '/accelerator_top_testbench/dut/feature_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(43).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(36): Variable '/accelerator_top_testbench/dut/projection_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: Design size of 6283 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftvx0aj2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftvx0aj2
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accelerator_top.sv(94)
#    Time: 62500 ps  Iteration: 1  Instance: /accelerator_top_testbench
# Break in Module accelerator_top_testbench at ./accelerator_top.sv line 94
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:03 on Sep 15,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 00:16:04 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:04 on Sep 15,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 00:16:04 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:04 on Sep 15,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 00:16:05 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:05 on Sep 15,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 00:16:06 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:06 on Sep 15,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# End time: 00:16:07 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:07 on Sep 15,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 00:16:08 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:08 on Sep 15,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 00:16:08 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:09 on Sep 15,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 00:16:09 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:09 on Sep 15,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 00:16:10 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:10 on Sep 15,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 00:16:10 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:10 on Sep 15,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module controller
# -- Compiling module controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	controller_testbench
# 	accelerator_top_testbench
# End time: 00:16:12 on Sep 15,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 00:16:17 on Sep 15,2020, Elapsed time: 0:02:26
# Errors: 0, Warnings: 50
# vsim -voptargs=""+acc"" -t 1ps -lib work accelerator_top_testbench 
# Start time: 00:16:17 on Sep 15,2020
# Loading sv_std.std
# Loading work.accelerator_top_testbench
# Loading work.accelerator_top
# Loading work.projection_mem_interface
# Loading work.memory_double
# Loading work.feature_mem_interface
# Loading work.memory_single
# Loading work.controller
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(15): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(15): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(16): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(16): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(17): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(17): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(18): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(18): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3017) ./accelerator_top.sv(46): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(46): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: controller.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(30): Variable '/accelerator_top_testbench/dut/projection_mem/out1', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(29): Variable '/accelerator_top_testbench/dut/projection_mem/out0', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) encoding_module.sv(23): Variable '/accelerator_top_testbench/dut/mac/out_temp', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac File: encoding_module.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(37): Variable '/accelerator_top_testbench/dut/feature_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(43).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(36): Variable '/accelerator_top_testbench/dut/projection_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: Design size of 6283 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlfte0nn17".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfte0nn17
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accelerator_top.sv(94)
#    Time: 62500 ps  Iteration: 1  Instance: /accelerator_top_testbench
# Break in Module accelerator_top_testbench at ./accelerator_top.sv line 94
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:19:12 on Sep 15,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 00:19:13 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:19:13 on Sep 15,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 00:19:14 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:19:14 on Sep 15,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 00:19:15 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:19:15 on Sep 15,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 00:19:15 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:19:16 on Sep 15,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# End time: 00:19:17 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:19:17 on Sep 15,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 00:19:17 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:19:17 on Sep 15,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 00:19:18 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:19:18 on Sep 15,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 00:19:18 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:19:18 on Sep 15,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 00:19:19 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:19:19 on Sep 15,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 00:19:20 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:19:20 on Sep 15,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module controller
# -- Compiling module controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	controller_testbench
# 	accelerator_top_testbench
# End time: 00:19:21 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 00:19:27 on Sep 15,2020, Elapsed time: 0:03:10
# Errors: 0, Warnings: 50
# vsim -voptargs=""+acc"" -t 1ps -lib work accelerator_top_testbench 
# Start time: 00:19:27 on Sep 15,2020
# Loading sv_std.std
# Loading work.accelerator_top_testbench
# Loading work.accelerator_top
# Loading work.projection_mem_interface
# Loading work.memory_double
# Loading work.feature_mem_interface
# Loading work.memory_single
# Loading work.controller
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(15): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(15): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(16): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(16): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(17): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(17): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(18): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(18): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3017) ./accelerator_top.sv(46): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(46): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: controller.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(30): Variable '/accelerator_top_testbench/dut/projection_mem/out1', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(29): Variable '/accelerator_top_testbench/dut/projection_mem/out0', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) encoding_module.sv(23): Variable '/accelerator_top_testbench/dut/mac/out_temp', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac File: encoding_module.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(37): Variable '/accelerator_top_testbench/dut/feature_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(43).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(36): Variable '/accelerator_top_testbench/dut/projection_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: Design size of 6283 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftk890b0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftk890b0
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accelerator_top.sv(94)
#    Time: 62500 ps  Iteration: 1  Instance: /accelerator_top_testbench
# Break in Module accelerator_top_testbench at ./accelerator_top.sv line 94
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:00 on Sep 15,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 00:20:01 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:01 on Sep 15,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 00:20:01 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:02 on Sep 15,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 00:20:02 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:02 on Sep 15,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 00:20:03 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:04 on Sep 15,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# End time: 00:20:04 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:05 on Sep 15,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 00:20:05 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:05 on Sep 15,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 00:20:06 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:06 on Sep 15,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 00:20:06 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:06 on Sep 15,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 00:20:07 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:07 on Sep 15,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 00:20:08 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:08 on Sep 15,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module controller
# -- Compiling module controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	controller_testbench
# 	accelerator_top_testbench
# End time: 00:20:09 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 00:20:13 on Sep 15,2020, Elapsed time: 0:00:46
# Errors: 0, Warnings: 50
# vsim -voptargs=""+acc"" -t 1ps -lib work accelerator_top_testbench 
# Start time: 00:20:13 on Sep 15,2020
# Loading sv_std.std
# Loading work.accelerator_top_testbench
# Loading work.accelerator_top
# Loading work.projection_mem_interface
# Loading work.memory_double
# Loading work.feature_mem_interface
# Loading work.memory_single
# Loading work.controller
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(15): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(15): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(16): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(16): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(17): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(17): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(18): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(18): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3017) ./accelerator_top.sv(46): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(46): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: controller.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(30): Variable '/accelerator_top_testbench/dut/projection_mem/out1', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(29): Variable '/accelerator_top_testbench/dut/projection_mem/out0', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) encoding_module.sv(23): Variable '/accelerator_top_testbench/dut/mac/out_temp', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac File: encoding_module.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(37): Variable '/accelerator_top_testbench/dut/feature_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(43).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(36): Variable '/accelerator_top_testbench/dut/projection_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: Design size of 6283 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftst0aqt".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftst0aqt
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accelerator_top.sv(94)
#    Time: 62500 ps  Iteration: 1  Instance: /accelerator_top_testbench
# Break in Module accelerator_top_testbench at ./accelerator_top.sv line 94
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:21:58 on Sep 15,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 00:21:59 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:21:59 on Sep 15,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 00:22:00 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:00 on Sep 15,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 00:22:01 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:01 on Sep 15,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 00:22:02 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:02 on Sep 15,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# End time: 00:22:03 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:03 on Sep 15,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 00:22:03 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:03 on Sep 15,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 00:22:04 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:04 on Sep 15,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 00:22:04 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:04 on Sep 15,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 00:22:05 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:05 on Sep 15,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 00:22:06 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:06 on Sep 15,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module controller
# -- Compiling module controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	controller_testbench
# 	accelerator_top_testbench
# End time: 00:22:07 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 00:22:12 on Sep 15,2020, Elapsed time: 0:01:59
# Errors: 0, Warnings: 50
# vsim -voptargs=""+acc"" -t 1ps -lib work accelerator_top_testbench 
# Start time: 00:22:12 on Sep 15,2020
# Loading sv_std.std
# Loading work.accelerator_top_testbench
# Loading work.accelerator_top
# Loading work.projection_mem_interface
# Loading work.memory_double
# Loading work.feature_mem_interface
# Loading work.memory_single
# Loading work.controller
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(15): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(15): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(16): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(16): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(17): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(17): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(18): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(18): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3017) ./accelerator_top.sv(46): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(46): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: controller.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(30): Variable '/accelerator_top_testbench/dut/projection_mem/out1', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(29): Variable '/accelerator_top_testbench/dut/projection_mem/out0', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) encoding_module.sv(23): Variable '/accelerator_top_testbench/dut/mac/out_temp', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac File: encoding_module.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(37): Variable '/accelerator_top_testbench/dut/feature_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(43).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(36): Variable '/accelerator_top_testbench/dut/projection_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: Design size of 6283 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlft22keza".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft22keza
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accelerator_top.sv(94)
#    Time: 62500 ps  Iteration: 1  Instance: /accelerator_top_testbench
# Break in Module accelerator_top_testbench at ./accelerator_top.sv line 94
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:50 on Sep 15,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 00:22:51 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:51 on Sep 15,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 00:22:52 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:52 on Sep 15,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 00:22:53 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:53 on Sep 15,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 00:22:54 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:54 on Sep 15,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# ** Error: (vlog-13069) ./controller.sv(19): near ";": syntax error, unexpected ';', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# -- Compiling module controller_testbench
# End time: 00:22:55 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 11
# C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./controller.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:23:18 on Sep 15,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 00:23:19 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:23:19 on Sep 15,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 00:23:20 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:23:20 on Sep 15,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 00:23:21 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:23:21 on Sep 15,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 00:23:22 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:23:22 on Sep 15,2020
# vlog -reportprogress 300 ./controller.sv 
# -- Compiling module controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	controller_testbench
# End time: 00:23:23 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:23:23 on Sep 15,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 00:23:23 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:23:23 on Sep 15,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 00:23:24 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:23:24 on Sep 15,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 00:23:24 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:23:25 on Sep 15,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 00:23:26 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:23:26 on Sep 15,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 00:23:26 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:23:26 on Sep 15,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module controller
# -- Compiling module controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	controller_testbench
# 	accelerator_top_testbench
# End time: 00:23:27 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 00:23:32 on Sep 15,2020, Elapsed time: 0:01:20
# Errors: 4, Warnings: 50
# vsim -voptargs=""+acc"" -t 1ps -lib work accelerator_top_testbench 
# Start time: 00:23:32 on Sep 15,2020
# Loading sv_std.std
# Loading work.accelerator_top_testbench
# Loading work.accelerator_top
# Loading work.projection_mem_interface
# Loading work.memory_double
# Loading work.feature_mem_interface
# Loading work.memory_single
# Loading work.controller
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(15): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(15): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(16): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(16): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(17): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(17): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(18): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(18): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3017) ./accelerator_top.sv(46): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(46): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: controller.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/controll File: controller.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(30): Variable '/accelerator_top_testbench/dut/projection_mem/out1', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(29): Variable '/accelerator_top_testbench/dut/projection_mem/out0', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) encoding_module.sv(23): Variable '/accelerator_top_testbench/dut/mac/out_temp', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac File: encoding_module.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(37): Variable '/accelerator_top_testbench/dut/feature_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(43).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(36): Variable '/accelerator_top_testbench/dut/projection_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: Design size of 6283 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlft9eg7em".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9eg7em
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accelerator_top.sv(94)
#    Time: 62500 ps  Iteration: 1  Instance: /accelerator_top_testbench
# Break in Module accelerator_top_testbench at ./accelerator_top.sv line 94
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:30:35 on Sep 15,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 00:30:36 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:30:36 on Sep 15,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 00:30:37 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:30:37 on Sep 15,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 00:30:38 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:30:38 on Sep 15,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 00:30:39 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:30:39 on Sep 15,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	encoding_controller
# 	controller_testbench
# End time: 00:30:40 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:30:40 on Sep 15,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 00:30:41 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:30:41 on Sep 15,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 00:30:41 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:30:41 on Sep 15,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 00:30:42 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:30:42 on Sep 15,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 00:30:42 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:30:42 on Sep 15,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 00:30:43 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:30:43 on Sep 15,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# ** Error: ./accelerator_top.sv(2): Cannot open `include file "controller.sv".
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# End time: 00:30:44 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 17
# C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./accelerator_top.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:02 on Sep 15,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 00:31:03 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:03 on Sep 15,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 00:31:04 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:04 on Sep 15,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 00:31:05 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:05 on Sep 15,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 00:31:06 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:06 on Sep 15,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	encoding_controller
# 	controller_testbench
# End time: 00:31:07 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:07 on Sep 15,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 00:31:07 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:07 on Sep 15,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 00:31:08 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:08 on Sep 15,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 00:31:09 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:09 on Sep 15,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 00:31:09 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:09 on Sep 15,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 00:31:10 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:10 on Sep 15,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	controller_testbench
# 	accelerator_top_testbench
# End time: 00:31:11 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 00:31:28 on Sep 15,2020, Elapsed time: 0:07:56
# Errors: 4, Warnings: 50
# vsim -voptargs=""+acc"" -t 1ps -lib work controller_testbench 
# Start time: 00:31:28 on Sep 15,2020
# Loading sv_std.std
# Loading work.controller_testbench
# Loading work.controller
# ** Warning: (vsim-3017) encoding_controller.sv(140): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /controller_testbench/dut File: controller.sv
# ** Warning: (vsim-3015) encoding_controller.sv(140): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: controller.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /controller_testbench/dut File: controller.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftyevjyb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftyevjyb
# ** Error: (vish-4014) No objects found matching '/controller_testbench/features_addrs'.
# Executing ONERROR command at macro ./controller_wave.do line 12
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : encoding_controller.sv(159)
#    Time: 853600 ps  Iteration: 1  Instance: /controller_testbench
# Break in Module controller_testbench at encoding_controller.sv line 159
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {G:/My Drive/Research/HD_Accerlator_Reseach/Verilog/controller_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:32:07 on Sep 15,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 00:32:08 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:32:09 on Sep 15,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 00:32:09 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:32:09 on Sep 15,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 00:32:10 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:32:10 on Sep 15,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 00:32:11 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:32:11 on Sep 15,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	encoding_controller
# 	controller_testbench
# End time: 00:32:12 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:32:12 on Sep 15,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 00:32:13 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:32:13 on Sep 15,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 00:32:14 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:32:14 on Sep 15,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 00:32:14 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:32:14 on Sep 15,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 00:32:15 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:32:15 on Sep 15,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 00:32:16 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:32:16 on Sep 15,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	controller_testbench
# 	accelerator_top_testbench
# End time: 00:32:17 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 00:32:20 on Sep 15,2020, Elapsed time: 0:00:52
# Errors: 3, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work controller_testbench 
# Start time: 00:32:20 on Sep 15,2020
# Loading sv_std.std
# Loading work.controller_testbench
# Loading work.controller
# ** Warning: (vsim-3017) encoding_controller.sv(140): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /controller_testbench/dut File: controller.sv
# ** Warning: (vsim-3015) encoding_controller.sv(140): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: controller.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /controller_testbench/dut File: controller.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlft64yqw4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft64yqw4
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : encoding_controller.sv(159)
#    Time: 853600 ps  Iteration: 1  Instance: /controller_testbench
# Break in Module controller_testbench at encoding_controller.sv line 159
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:33:22 on Sep 15,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 00:33:23 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:33:23 on Sep 15,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 00:33:24 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:33:24 on Sep 15,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 00:33:24 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:33:25 on Sep 15,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 00:33:26 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:33:26 on Sep 15,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	encoding_controller
# 	controller_testbench
# End time: 00:33:27 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:33:27 on Sep 15,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 00:33:27 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:33:27 on Sep 15,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 00:33:28 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:33:28 on Sep 15,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 00:33:28 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:33:28 on Sep 15,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 00:33:29 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:33:29 on Sep 15,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 00:33:30 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:33:30 on Sep 15,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	controller_testbench
# 	accelerator_top_testbench
# End time: 00:33:31 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 00:33:34 on Sep 15,2020, Elapsed time: 0:01:14
# Errors: 0, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work accelerator_top_testbench 
# Start time: 00:33:34 on Sep 15,2020
# Loading sv_std.std
# Loading work.accelerator_top_testbench
# Loading work.accelerator_top
# Loading work.projection_mem_interface
# Loading work.memory_double
# Loading work.feature_mem_interface
# Loading work.memory_single
# Loading work.encoding_controller
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(15): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(15): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(16): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(16): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(17): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(17): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(18): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(18): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3017) ./accelerator_top.sv(46): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/encode_control File: encoding_controller.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(46): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: encoding_controller.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/encode_control File: encoding_controller.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(30): Variable '/accelerator_top_testbench/dut/projection_mem/out1', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(29): Variable '/accelerator_top_testbench/dut/projection_mem/out0', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) encoding_module.sv(23): Variable '/accelerator_top_testbench/dut/mac/out_temp', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac File: encoding_module.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(37): Variable '/accelerator_top_testbench/dut/feature_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(43).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(36): Variable '/accelerator_top_testbench/dut/projection_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: Design size of 6283 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftnz1zrk".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftnz1zrk
# ** Error: (vish-4014) No objects found matching '/accelerator_top_testbench/dut/controll/projection_addrs'.
# Executing ONERROR command at macro ./accelerator_top_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/accelerator_top_testbench/dut/controll/encoding_cycle_count'.
# Executing ONERROR command at macro ./accelerator_top_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/accelerator_top_testbench/dut/controll/vertical_projection_mem_loc'.
# Executing ONERROR command at macro ./accelerator_top_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/accelerator_top_testbench/dut/controll/horizontal_projection_mem_loc'.
# Executing ONERROR command at macro ./accelerator_top_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/accelerator_top_testbench/dut/controll/bound'.
# Executing ONERROR command at macro ./accelerator_top_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/accelerator_top_testbench/dut/controll/addr_after_bound'.
# Executing ONERROR command at macro ./accelerator_top_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/accelerator_top_testbench/dut/controll/feature_addrs'.
# Executing ONERROR command at macro ./accelerator_top_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/accelerator_top_testbench/dut/controll/class_addrs'.
# Executing ONERROR command at macro ./accelerator_top_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/accelerator_top_testbench/dut/controll/out_done'.
# Executing ONERROR command at macro ./accelerator_top_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/accelerator_top_testbench/dut/controll/out_reset'.
# Executing ONERROR command at macro ./accelerator_top_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/accelerator_top_testbench/dut/controll/cur_encode_done'.
# Executing ONERROR command at macro ./accelerator_top_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/accelerator_top_testbench/dut/controll/reset_in'.
# Executing ONERROR command at macro ./accelerator_top_wave.do line 40
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accelerator_top.sv(94)
#    Time: 62500 ps  Iteration: 1  Instance: /accelerator_top_testbench
# Break in Module accelerator_top_testbench at ./accelerator_top.sv line 94
add wave -position insertpoint sim:/accelerator_top_testbench/dut/encode_control/*
# Paste insertion failed: encoding: (vish-4014) No objects found matching 'encoding'.
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {G:/My Drive/Research/HD_Accerlator_Reseach/Verilog/accelerator_top_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:40 on Sep 15,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 00:35:41 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:41 on Sep 15,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 00:35:42 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:42 on Sep 15,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 00:35:42 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:42 on Sep 15,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 00:35:44 on Sep 15,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:44 on Sep 15,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module controller_testbench
# 
# Top level modules:
# 	encoding_controller
# 	controller_testbench
# End time: 00:35:45 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:45 on Sep 15,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 00:35:45 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:45 on Sep 15,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 00:35:46 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:46 on Sep 15,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 00:35:46 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:46 on Sep 15,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 00:35:47 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:47 on Sep 15,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 00:35:48 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:48 on Sep 15,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	controller_testbench
# 	accelerator_top_testbench
# End time: 00:35:49 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 00:35:52 on Sep 15,2020, Elapsed time: 0:02:18
# Errors: 37, Warnings: 50
# vsim -voptargs=""+acc"" -t 1ps -lib work accelerator_top_testbench 
# Start time: 00:35:52 on Sep 15,2020
# Loading sv_std.std
# Loading work.accelerator_top_testbench
# Loading work.accelerator_top
# Loading work.projection_mem_interface
# Loading work.memory_double
# Loading work.feature_mem_interface
# Loading work.memory_single
# Loading work.encoding_controller
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(15): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(15): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(16): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(16): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(17): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(17): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3017) ./feature_mem_interface.sv(18): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(18): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3017) ./accelerator_top.sv(46): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/encode_control File: encoding_controller.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(46): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: encoding_controller.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/encode_control File: encoding_controller.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3015) encoding_module.sv(16): [PCDPC] - Port size (16) does not match connection size (17) for port 'projections'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(30): Variable '/accelerator_top_testbench/dut/projection_mem/out1', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) ./projection_mem_interface.sv(29): Variable '/accelerator_top_testbench/dut/projection_mem/out0', driven via a port connection, is multiply driven. See ./projection_mem_interface.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem File: ./projection_mem_interface.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[0]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[1]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[2]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[3]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[4]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[5]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[6]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[7]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[8]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[9]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[10]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[11]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[12]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[13]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[14]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac/genblk1[15]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) encoding_module.sv(23): Variable '/accelerator_top_testbench/dut/mac/out_temp', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac File: encoding_module.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(37): Variable '/accelerator_top_testbench/dut/feature_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(43).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: (vsim-3839) ./accelerator_top.sv(36): Variable '/accelerator_top_testbench/dut/projection_write_done', driven via a port connection, is multiply driven. See ./accelerator_top.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut File: ./accelerator_top.sv
# ** Warning: Design size of 6283 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlft5tdhng".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft5tdhng
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accelerator_top.sv(94)
#    Time: 62500 ps  Iteration: 1  Instance: /accelerator_top_testbench
# Break in Module accelerator_top_testbench at ./accelerator_top.sv line 94
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {G:/My Drive/Research/HD_Accerlator_Reseach/Verilog/accelerator_top_wave.do}
# End time: 00:51:42 on Sep 15,2020, Elapsed time: 0:15:50
# Errors: 0, Warnings: 50
