Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/co-eda/ISE/CPU/mips_tb_isim_beh.exe -prj /home/co-eda/ISE/CPU/mips_tb_beh.prj work.mips_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "/home/co-eda/ISE/CPU/splitter.v" into library work
Analyzing Verilog file "/home/co-eda/ISE/CPU/PC.v" into library work
Analyzing Verilog file "/home/co-eda/ISE/CPU/IM.v" into library work
Analyzing Verilog file "/home/co-eda/ISE/CPU/GRF.v" into library work
Analyzing Verilog file "/home/co-eda/ISE/CPU/Extender.v" into library work
Analyzing Verilog file "/home/co-eda/ISE/CPU/DM.v" into library work
Analyzing Verilog file "/home/co-eda/ISE/CPU/CU.v" into library work
Analyzing Verilog file "/home/co-eda/ISE/CPU/ALU.v" into library work
Analyzing Verilog file "/home/co-eda/ISE/CPU/mips.v" into library work
Analyzing Verilog file "/home/co-eda/ISE/CPU/mips_tb.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 82888 KB
Fuse CPU Usage: 1370 ms
Compiling module PC
Compiling module IM
Compiling module splitter
Compiling module CU
Compiling module GRF
Compiling module ALU
Compiling module Extender
Compiling module DM
Compiling module mips
Compiling module mips_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 11 Verilog Units
Built simulation executable /home/co-eda/ISE/CPU/mips_tb_isim_beh.exe
Fuse Memory Usage: 86312 KB
Fuse CPU Usage: 1440 ms
GCC CPU Usage: 840 ms
