$comment
	File created using the following command:
		vcd file A4.msim.vcd -direction
$end
$date
	Thu Nov 30 19:10:10 2017
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Shift_Register_vlg_vec_tst $end
$var reg 1 ! CLK $end
$var reg 16 " D [15:0] $end
$var reg 1 # GN $end
$var reg 1 $ LR $end
$var reg 2 % S [1:0] $end
$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var tri1 1 ) devclrn $end
$var tri1 1 * devpor $end
$var tri1 1 + devoe $end
$var wire 1 , GN~input_o $end
$var wire 1 - LR~input_o $end
$var wire 1 . CLK~input_o $end
$var wire 1 / D[15]~input_o $end
$var wire 1 0 D[14]~input_o $end
$var wire 1 1 D[13]~input_o $end
$var wire 1 2 D[12]~input_o $end
$var wire 1 3 D[11]~input_o $end
$var wire 1 4 D[10]~input_o $end
$var wire 1 5 D[9]~input_o $end
$var wire 1 6 D[8]~input_o $end
$var wire 1 7 D[7]~input_o $end
$var wire 1 8 D[6]~input_o $end
$var wire 1 9 D[5]~input_o $end
$var wire 1 : D[4]~input_o $end
$var wire 1 ; D[3]~input_o $end
$var wire 1 < D[2]~input_o $end
$var wire 1 = D[1]~input_o $end
$var wire 1 > D[0]~input_o $end
$var wire 1 ? S[1]~input_o $end
$var wire 1 @ S[0]~input_o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b111 "
0#
0$
b0 %
0&
1'
x(
1)
1*
1+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
1<
1=
1>
0?
0@
$end
#50000
1!
1.
#100000
b1111 "
b1011 "
b1001 "
b1000 "
0!
0>
0=
0<
1;
0.
#150000
1!
1.
#200000
b1001 "
0!
1>
0.
#250000
1!
1.
#300000
b1011 "
b1010 "
0!
0>
1=
0.
#350000
1!
1.
#400000
b1011 "
0!
1>
0.
#450000
1!
1.
#500000
b1111 "
b1101 "
b1100 "
0!
0>
0=
1<
0.
#550000
1!
1.
#600000
b1101 "
0!
1>
0.
#650000
1!
1.
#700000
b1111 "
b1110 "
0!
0>
1=
0.
#750000
1!
1.
#800000
b1111 "
0!
1>
0.
#850000
1!
1.
#900000
b11111 "
b10111 "
b10011 "
b10001 "
b10000 "
0!
0>
0=
0<
0;
1:
0.
#950000
1!
1.
#1000000
