.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* ADC_Bypass */
.set ADC_Bypass__0__DM__MASK, 0xE00000
.set ADC_Bypass__0__DM__SHIFT, 21
.set ADC_Bypass__0__DR, CYREG_PRT1_DR
.set ADC_Bypass__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set ADC_Bypass__0__HSIOM_MASK, 0xF0000000
.set ADC_Bypass__0__HSIOM_SHIFT, 28
.set ADC_Bypass__0__INTCFG, CYREG_PRT1_INTCFG
.set ADC_Bypass__0__INTSTAT, CYREG_PRT1_INTSTAT
.set ADC_Bypass__0__MASK, 0x80
.set ADC_Bypass__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set ADC_Bypass__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set ADC_Bypass__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set ADC_Bypass__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set ADC_Bypass__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set ADC_Bypass__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set ADC_Bypass__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set ADC_Bypass__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set ADC_Bypass__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set ADC_Bypass__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set ADC_Bypass__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set ADC_Bypass__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set ADC_Bypass__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set ADC_Bypass__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set ADC_Bypass__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set ADC_Bypass__0__PC, CYREG_PRT1_PC
.set ADC_Bypass__0__PC2, CYREG_PRT1_PC2
.set ADC_Bypass__0__PORT, 1
.set ADC_Bypass__0__PS, CYREG_PRT1_PS
.set ADC_Bypass__0__SHIFT, 7
.set ADC_Bypass__DR, CYREG_PRT1_DR
.set ADC_Bypass__INTCFG, CYREG_PRT1_INTCFG
.set ADC_Bypass__INTSTAT, CYREG_PRT1_INTSTAT
.set ADC_Bypass__MASK, 0x80
.set ADC_Bypass__PA__CFG0, CYREG_UDB_PA1_CFG0
.set ADC_Bypass__PA__CFG1, CYREG_UDB_PA1_CFG1
.set ADC_Bypass__PA__CFG10, CYREG_UDB_PA1_CFG10
.set ADC_Bypass__PA__CFG11, CYREG_UDB_PA1_CFG11
.set ADC_Bypass__PA__CFG12, CYREG_UDB_PA1_CFG12
.set ADC_Bypass__PA__CFG13, CYREG_UDB_PA1_CFG13
.set ADC_Bypass__PA__CFG14, CYREG_UDB_PA1_CFG14
.set ADC_Bypass__PA__CFG2, CYREG_UDB_PA1_CFG2
.set ADC_Bypass__PA__CFG3, CYREG_UDB_PA1_CFG3
.set ADC_Bypass__PA__CFG4, CYREG_UDB_PA1_CFG4
.set ADC_Bypass__PA__CFG5, CYREG_UDB_PA1_CFG5
.set ADC_Bypass__PA__CFG6, CYREG_UDB_PA1_CFG6
.set ADC_Bypass__PA__CFG7, CYREG_UDB_PA1_CFG7
.set ADC_Bypass__PA__CFG8, CYREG_UDB_PA1_CFG8
.set ADC_Bypass__PA__CFG9, CYREG_UDB_PA1_CFG9
.set ADC_Bypass__PC, CYREG_PRT1_PC
.set ADC_Bypass__PC2, CYREG_PRT1_PC2
.set ADC_Bypass__PORT, 1
.set ADC_Bypass__PS, CYREG_PRT1_PS
.set ADC_Bypass__SHIFT, 7

/* ADC_cy_psoc4_sar */
.set ADC_cy_psoc4_sar__SAR_CTRL, CYREG_SAR_CTRL
.set ADC_cy_psoc4_sar__SAR_INTR, CYREG_SAR_INTR
.set ADC_cy_psoc4_sar__SAR_INTR_CAUSE, CYREG_SAR_INTR_CAUSE
.set ADC_cy_psoc4_sar__SAR_INTR_MASK, CYREG_SAR_INTR_MASK
.set ADC_cy_psoc4_sar__SAR_INTR_MASKED, CYREG_SAR_INTR_MASKED
.set ADC_cy_psoc4_sar__SAR_INTR_SET, CYREG_SAR_INTR_SET
.set ADC_cy_psoc4_sar__SAR_NUMBER, 0
.set ADC_cy_psoc4_sar__SAR_RANGE_COND, CYREG_SAR_RANGE_COND
.set ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK, CYREG_SAR_RANGE_INTR_MASK
.set ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED, CYREG_SAR_RANGE_INTR_MASKED
.set ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET, CYREG_SAR_RANGE_INTR_SET
.set ADC_cy_psoc4_sar__SAR_RANGE_THRES, CYREG_SAR_RANGE_THRES
.set ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL, CYREG_SAR_SAMPLE_CTRL
.set ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01, CYREG_SAR_SAMPLE_TIME01
.set ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23, CYREG_SAR_SAMPLE_TIME23
.set ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK, CYREG_SAR_SATURATE_INTR_MASK
.set ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED, CYREG_SAR_SATURATE_INTR_MASKED
.set ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET, CYREG_SAR_SATURATE_INTR_SET

/* ADC_cy_psoc4_sarmux_8 */
.set ADC_cy_psoc4_sarmux_8__CH_0_PIN, 4
.set ADC_cy_psoc4_sarmux_8__CH_0_PORT, 0
.set ADC_cy_psoc4_sarmux_8__CH_1_PIN, 3
.set ADC_cy_psoc4_sarmux_8__CH_1_PORT, 0
.set ADC_cy_psoc4_sarmux_8__CH_2_PIN, 2
.set ADC_cy_psoc4_sarmux_8__CH_2_PORT, 1
.set ADC_cy_psoc4_sarmux_8__CH_3_PIN, 2
.set ADC_cy_psoc4_sarmux_8__CH_3_PORT, 0
.set ADC_cy_psoc4_sarmux_8__CH_4_PIN, 0
.set ADC_cy_psoc4_sarmux_8__CH_4_PORT, 7
.set ADC_cy_psoc4_sarmux_8__CH_5_PIN, 5
.set ADC_cy_psoc4_sarmux_8__CH_5_PORT, 0
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00, CYREG_SAR_CHAN_CONFIG00
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01, CYREG_SAR_CHAN_CONFIG01
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02, CYREG_SAR_CHAN_CONFIG02
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03, CYREG_SAR_CHAN_CONFIG03
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04, CYREG_SAR_CHAN_CONFIG04
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05, CYREG_SAR_CHAN_CONFIG05
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06, CYREG_SAR_CHAN_CONFIG06
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07, CYREG_SAR_CHAN_CONFIG07
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_EN, CYREG_SAR_CHAN_EN
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID, CYREG_SAR_CHAN_RESULT_VALID
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00, CYREG_SAR_CHAN_RESULT00
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01, CYREG_SAR_CHAN_RESULT01
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02, CYREG_SAR_CHAN_RESULT02
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03, CYREG_SAR_CHAN_RESULT03
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04, CYREG_SAR_CHAN_RESULT04
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05, CYREG_SAR_CHAN_RESULT05
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06, CYREG_SAR_CHAN_RESULT06
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07, CYREG_SAR_CHAN_RESULT07
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID, CYREG_SAR_CHAN_WORK_VALID
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK00, CYREG_SAR_CHAN_WORK00
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK01, CYREG_SAR_CHAN_WORK01
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK02, CYREG_SAR_CHAN_WORK02
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK03, CYREG_SAR_CHAN_WORK03
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK04, CYREG_SAR_CHAN_WORK04
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK05, CYREG_SAR_CHAN_WORK05
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK06, CYREG_SAR_CHAN_WORK06
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK07, CYREG_SAR_CHAN_WORK07
.set ADC_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG, CYREG_SAR_INJ_CHAN_CONFIG
.set ADC_cy_psoc4_sarmux_8__SAR_INJ_RESULT, CYREG_SAR_INJ_RESULT
.set ADC_cy_psoc4_sarmux_8__SAR_START_CTRL, CYREG_SAR_START_CTRL

/* ADC_intClock */
.set ADC_intClock__DIVIDER_MASK, 0x0000FFFF
.set ADC_intClock__ENABLE, CYREG_CLK_DIVIDER_A00
.set ADC_intClock__ENABLE_MASK, 0x80000000
.set ADC_intClock__MASK, 0x80000000
.set ADC_intClock__REGISTER, CYREG_CLK_DIVIDER_A00

/* ADC_IRQ */
.set ADC_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set ADC_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set ADC_IRQ__INTC_MASK, 0x4000
.set ADC_IRQ__INTC_NUMBER, 14
.set ADC_IRQ__INTC_PRIOR_MASK, 0xC00000
.set ADC_IRQ__INTC_PRIOR_NUM, 3
.set ADC_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR3
.set ADC_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set ADC_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* UART_Clock */
.set UART_Clock__DIVIDER_MASK, 0x0000FFFF
.set UART_Clock__ENABLE, CYREG_CLK_DIVIDER_FRAC_A00
.set UART_Clock__ENABLE_MASK, 0x80000000
.set UART_Clock__FRAC_MASK, 0x001F0000
.set UART_Clock__MASK, 0x80000000
.set UART_Clock__REGISTER, CYREG_CLK_DIVIDER_FRAC_A00

/* UART_ISR */
.set UART_ISR__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set UART_ISR__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set UART_ISR__INTC_MASK, 0x400
.set UART_ISR__INTC_NUMBER, 10
.set UART_ISR__INTC_PRIOR_MASK, 0xC00000
.set UART_ISR__INTC_PRIOR_NUM, 3
.set UART_ISR__INTC_PRIOR_REG, CYREG_CM0_IPR2
.set UART_ISR__INTC_SET_EN_REG, CYREG_CM0_ISER
.set UART_ISR__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* UART_rx */
.set UART_rx__0__DM__MASK, 0x07
.set UART_rx__0__DM__SHIFT, 0
.set UART_rx__0__DR, CYREG_PRT4_DR
.set UART_rx__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set UART_rx__0__HSIOM_MASK, 0x0000000F
.set UART_rx__0__HSIOM_SHIFT, 0
.set UART_rx__0__INTCFG, CYREG_PRT4_INTCFG
.set UART_rx__0__INTSTAT, CYREG_PRT4_INTSTAT
.set UART_rx__0__MASK, 0x01
.set UART_rx__0__PC, CYREG_PRT4_PC
.set UART_rx__0__PC2, CYREG_PRT4_PC2
.set UART_rx__0__PORT, 4
.set UART_rx__0__PS, CYREG_PRT4_PS
.set UART_rx__0__SHIFT, 0
.set UART_rx__DR, CYREG_PRT4_DR
.set UART_rx__INTCFG, CYREG_PRT4_INTCFG
.set UART_rx__INTSTAT, CYREG_PRT4_INTSTAT
.set UART_rx__MASK, 0x01
.set UART_rx__PC, CYREG_PRT4_PC
.set UART_rx__PC2, CYREG_PRT4_PC2
.set UART_rx__PORT, 4
.set UART_rx__PS, CYREG_PRT4_PS
.set UART_rx__SHIFT, 0

/* UART_SCB */
.set UART_SCB__BIST_CONTROL, CYREG_SCB0_BIST_CONTROL
.set UART_SCB__BIST_DATA, CYREG_SCB0_BIST_DATA
.set UART_SCB__CTRL, CYREG_SCB0_CTRL
.set UART_SCB__EZ_DATA00, CYREG_SCB0_EZ_DATA00
.set UART_SCB__EZ_DATA01, CYREG_SCB0_EZ_DATA01
.set UART_SCB__EZ_DATA02, CYREG_SCB0_EZ_DATA02
.set UART_SCB__EZ_DATA03, CYREG_SCB0_EZ_DATA03
.set UART_SCB__EZ_DATA04, CYREG_SCB0_EZ_DATA04
.set UART_SCB__EZ_DATA05, CYREG_SCB0_EZ_DATA05
.set UART_SCB__EZ_DATA06, CYREG_SCB0_EZ_DATA06
.set UART_SCB__EZ_DATA07, CYREG_SCB0_EZ_DATA07
.set UART_SCB__EZ_DATA08, CYREG_SCB0_EZ_DATA08
.set UART_SCB__EZ_DATA09, CYREG_SCB0_EZ_DATA09
.set UART_SCB__EZ_DATA10, CYREG_SCB0_EZ_DATA10
.set UART_SCB__EZ_DATA11, CYREG_SCB0_EZ_DATA11
.set UART_SCB__EZ_DATA12, CYREG_SCB0_EZ_DATA12
.set UART_SCB__EZ_DATA13, CYREG_SCB0_EZ_DATA13
.set UART_SCB__EZ_DATA14, CYREG_SCB0_EZ_DATA14
.set UART_SCB__EZ_DATA15, CYREG_SCB0_EZ_DATA15
.set UART_SCB__EZ_DATA16, CYREG_SCB0_EZ_DATA16
.set UART_SCB__EZ_DATA17, CYREG_SCB0_EZ_DATA17
.set UART_SCB__EZ_DATA18, CYREG_SCB0_EZ_DATA18
.set UART_SCB__EZ_DATA19, CYREG_SCB0_EZ_DATA19
.set UART_SCB__EZ_DATA20, CYREG_SCB0_EZ_DATA20
.set UART_SCB__EZ_DATA21, CYREG_SCB0_EZ_DATA21
.set UART_SCB__EZ_DATA22, CYREG_SCB0_EZ_DATA22
.set UART_SCB__EZ_DATA23, CYREG_SCB0_EZ_DATA23
.set UART_SCB__EZ_DATA24, CYREG_SCB0_EZ_DATA24
.set UART_SCB__EZ_DATA25, CYREG_SCB0_EZ_DATA25
.set UART_SCB__EZ_DATA26, CYREG_SCB0_EZ_DATA26
.set UART_SCB__EZ_DATA27, CYREG_SCB0_EZ_DATA27
.set UART_SCB__EZ_DATA28, CYREG_SCB0_EZ_DATA28
.set UART_SCB__EZ_DATA29, CYREG_SCB0_EZ_DATA29
.set UART_SCB__EZ_DATA30, CYREG_SCB0_EZ_DATA30
.set UART_SCB__EZ_DATA31, CYREG_SCB0_EZ_DATA31
.set UART_SCB__I2C_CFG, CYREG_SCB0_I2C_CFG
.set UART_SCB__I2C_CTRL, CYREG_SCB0_I2C_CTRL
.set UART_SCB__I2C_M_CMD, CYREG_SCB0_I2C_M_CMD
.set UART_SCB__I2C_S_CMD, CYREG_SCB0_I2C_S_CMD
.set UART_SCB__I2C_STATUS, CYREG_SCB0_I2C_STATUS
.set UART_SCB__INTR_CAUSE, CYREG_SCB0_INTR_CAUSE
.set UART_SCB__INTR_I2C_EC, CYREG_SCB0_INTR_I2C_EC
.set UART_SCB__INTR_I2C_EC_MASK, CYREG_SCB0_INTR_I2C_EC_MASK
.set UART_SCB__INTR_I2C_EC_MASKED, CYREG_SCB0_INTR_I2C_EC_MASKED
.set UART_SCB__INTR_M, CYREG_SCB0_INTR_M
.set UART_SCB__INTR_M_MASK, CYREG_SCB0_INTR_M_MASK
.set UART_SCB__INTR_M_MASKED, CYREG_SCB0_INTR_M_MASKED
.set UART_SCB__INTR_M_SET, CYREG_SCB0_INTR_M_SET
.set UART_SCB__INTR_RX, CYREG_SCB0_INTR_RX
.set UART_SCB__INTR_RX_MASK, CYREG_SCB0_INTR_RX_MASK
.set UART_SCB__INTR_RX_MASKED, CYREG_SCB0_INTR_RX_MASKED
.set UART_SCB__INTR_RX_SET, CYREG_SCB0_INTR_RX_SET
.set UART_SCB__INTR_S, CYREG_SCB0_INTR_S
.set UART_SCB__INTR_S_MASK, CYREG_SCB0_INTR_S_MASK
.set UART_SCB__INTR_S_MASKED, CYREG_SCB0_INTR_S_MASKED
.set UART_SCB__INTR_S_SET, CYREG_SCB0_INTR_S_SET
.set UART_SCB__INTR_SPI_EC, CYREG_SCB0_INTR_SPI_EC
.set UART_SCB__INTR_SPI_EC_MASK, CYREG_SCB0_INTR_SPI_EC_MASK
.set UART_SCB__INTR_SPI_EC_MASKED, CYREG_SCB0_INTR_SPI_EC_MASKED
.set UART_SCB__INTR_TX, CYREG_SCB0_INTR_TX
.set UART_SCB__INTR_TX_MASK, CYREG_SCB0_INTR_TX_MASK
.set UART_SCB__INTR_TX_MASKED, CYREG_SCB0_INTR_TX_MASKED
.set UART_SCB__INTR_TX_SET, CYREG_SCB0_INTR_TX_SET
.set UART_SCB__RX_CTRL, CYREG_SCB0_RX_CTRL
.set UART_SCB__RX_FIFO_CTRL, CYREG_SCB0_RX_FIFO_CTRL
.set UART_SCB__RX_FIFO_RD, CYREG_SCB0_RX_FIFO_RD
.set UART_SCB__RX_FIFO_RD_SILENT, CYREG_SCB0_RX_FIFO_RD_SILENT
.set UART_SCB__RX_FIFO_STATUS, CYREG_SCB0_RX_FIFO_STATUS
.set UART_SCB__RX_MATCH, CYREG_SCB0_RX_MATCH
.set UART_SCB__SPI_CTRL, CYREG_SCB0_SPI_CTRL
.set UART_SCB__SPI_STATUS, CYREG_SCB0_SPI_STATUS
.set UART_SCB__STATUS, CYREG_SCB0_STATUS
.set UART_SCB__TX_CTRL, CYREG_SCB0_TX_CTRL
.set UART_SCB__TX_FIFO_CTRL, CYREG_SCB0_TX_FIFO_CTRL
.set UART_SCB__TX_FIFO_STATUS, CYREG_SCB0_TX_FIFO_STATUS
.set UART_SCB__TX_FIFO_WR, CYREG_SCB0_TX_FIFO_WR
.set UART_SCB__UART_CTRL, CYREG_SCB0_UART_CTRL
.set UART_SCB__UART_RX_CTRL, CYREG_SCB0_UART_RX_CTRL
.set UART_SCB__UART_RX_STATUS, CYREG_SCB0_UART_RX_STATUS
.set UART_SCB__UART_TX_CTRL, CYREG_SCB0_UART_TX_CTRL

/* UART_tx */
.set UART_tx__0__DM__MASK, 0x38
.set UART_tx__0__DM__SHIFT, 3
.set UART_tx__0__DR, CYREG_PRT4_DR
.set UART_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set UART_tx__0__HSIOM_MASK, 0x000000F0
.set UART_tx__0__HSIOM_SHIFT, 4
.set UART_tx__0__INTCFG, CYREG_PRT4_INTCFG
.set UART_tx__0__INTSTAT, CYREG_PRT4_INTSTAT
.set UART_tx__0__MASK, 0x02
.set UART_tx__0__PC, CYREG_PRT4_PC
.set UART_tx__0__PC2, CYREG_PRT4_PC2
.set UART_tx__0__PORT, 4
.set UART_tx__0__PS, CYREG_PRT4_PS
.set UART_tx__0__SHIFT, 1
.set UART_tx__DR, CYREG_PRT4_DR
.set UART_tx__INTCFG, CYREG_PRT4_INTCFG
.set UART_tx__INTSTAT, CYREG_PRT4_INTSTAT
.set UART_tx__MASK, 0x02
.set UART_tx__PC, CYREG_PRT4_PC
.set UART_tx__PC2, CYREG_PRT4_PC2
.set UART_tx__PORT, 4
.set UART_tx__PS, CYREG_PRT4_PS
.set UART_tx__SHIFT, 1

/* Opamp_cy_psoc4_abuf */
.set Opamp_cy_psoc4_abuf__COMP_STAT, CYREG_CTBM_COMP_STAT
.set Opamp_cy_psoc4_abuf__COMP_STAT_SHIFT, 0
.set Opamp_cy_psoc4_abuf__CTBM_CTB_CTRL, CYREG_CTBM_CTB_CTRL
.set Opamp_cy_psoc4_abuf__INTR, CYREG_CTBM_INTR
.set Opamp_cy_psoc4_abuf__INTR_MASK, CYREG_CTBM_INTR_MASK
.set Opamp_cy_psoc4_abuf__INTR_MASK_SHIFT, 0
.set Opamp_cy_psoc4_abuf__INTR_MASKED, CYREG_CTBM_INTR_MASKED
.set Opamp_cy_psoc4_abuf__INTR_MASKED_SHIFT, 0
.set Opamp_cy_psoc4_abuf__INTR_SHIFT, 0
.set Opamp_cy_psoc4_abuf__OA_COMP_TRIM, CYREG_CTBM_OA0_COMP_TRIM
.set Opamp_cy_psoc4_abuf__OA_NUMBER, 0
.set Opamp_cy_psoc4_abuf__OA_OFFSET_TRIM, CYREG_CTBM_OA0_OFFSET_TRIM
.set Opamp_cy_psoc4_abuf__OA_RES_CTRL, CYREG_CTBM_OA_RES0_CTRL
.set Opamp_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM, CYREG_CTBM_OA0_SLOPE_OFFSET_TRIM

/* Clock_3 */
.set Clock_3__DIVIDER_MASK, 0x0000FFFF
.set Clock_3__ENABLE, CYREG_CLK_DIVIDER_B00
.set Clock_3__ENABLE_MASK, 0x80000000
.set Clock_3__MASK, 0x80000000
.set Clock_3__REGISTER, CYREG_CLK_DIVIDER_B00

/* Display_SPI_BSPIM */
.set Display_SPI_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL_01
.set Display_SPI_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL_01
.set Display_SPI_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL_01
.set Display_SPI_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL_01
.set Display_SPI_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL_01
.set Display_SPI_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK_01
.set Display_SPI_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK_01
.set Display_SPI_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK_01
.set Display_SPI_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK_01
.set Display_SPI_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_01
.set Display_SPI_BSPIM_BitCounter__CONTROL_REG, CYREG_UDB_W8_CTL_01
.set Display_SPI_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_01
.set Display_SPI_BSPIM_BitCounter__COUNT_REG, CYREG_UDB_W8_CTL_01
.set Display_SPI_BSPIM_BitCounter__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_01
.set Display_SPI_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_01
.set Display_SPI_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_01
.set Display_SPI_BSPIM_BitCounter__PERIOD_REG, CYREG_UDB_W8_MSK_01
.set Display_SPI_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL_01
.set Display_SPI_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_UDB_W16_ST_01
.set Display_SPI_BSPIM_BitCounter_ST__MASK_REG, CYREG_UDB_W8_MSK_01
.set Display_SPI_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_01
.set Display_SPI_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_01
.set Display_SPI_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_01
.set Display_SPI_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST_01
.set Display_SPI_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST_01
.set Display_SPI_BSPIM_BitCounter_ST__STATUS_REG, CYREG_UDB_W8_ST_01
.set Display_SPI_BSPIM_RxStsReg__4__MASK, 0x10
.set Display_SPI_BSPIM_RxStsReg__4__POS, 4
.set Display_SPI_BSPIM_RxStsReg__5__MASK, 0x20
.set Display_SPI_BSPIM_RxStsReg__5__POS, 5
.set Display_SPI_BSPIM_RxStsReg__6__MASK, 0x40
.set Display_SPI_BSPIM_RxStsReg__6__POS, 6
.set Display_SPI_BSPIM_RxStsReg__MASK, 0x70
.set Display_SPI_BSPIM_RxStsReg__MASK_REG, CYREG_UDB_W8_MSK_03
.set Display_SPI_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_03
.set Display_SPI_BSPIM_RxStsReg__STATUS_REG, CYREG_UDB_W8_ST_03
.set Display_SPI_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_UDB_W16_A0_01
.set Display_SPI_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_UDB_W16_A1_01
.set Display_SPI_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_UDB_W16_D0_01
.set Display_SPI_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_UDB_W16_D1_01
.set Display_SPI_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_01
.set Display_SPI_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_UDB_W16_F0_01
.set Display_SPI_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_UDB_W16_F1_01
.set Display_SPI_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_UDB_CAT16_A_01
.set Display_SPI_BSPIM_sR8_Dp_u0__A0_REG, CYREG_UDB_W8_A0_01
.set Display_SPI_BSPIM_sR8_Dp_u0__A1_REG, CYREG_UDB_W8_A1_01
.set Display_SPI_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_UDB_CAT16_D_01
.set Display_SPI_BSPIM_sR8_Dp_u0__D0_REG, CYREG_UDB_W8_D0_01
.set Display_SPI_BSPIM_sR8_Dp_u0__D1_REG, CYREG_UDB_W8_D1_01
.set Display_SPI_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_01
.set Display_SPI_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_UDB_CAT16_F_01
.set Display_SPI_BSPIM_sR8_Dp_u0__F0_REG, CYREG_UDB_W8_F0_01
.set Display_SPI_BSPIM_sR8_Dp_u0__F1_REG, CYREG_UDB_W8_F1_01
.set Display_SPI_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_01
.set Display_SPI_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_01
.set Display_SPI_BSPIM_TxStsReg__0__MASK, 0x01
.set Display_SPI_BSPIM_TxStsReg__0__POS, 0
.set Display_SPI_BSPIM_TxStsReg__1__MASK, 0x02
.set Display_SPI_BSPIM_TxStsReg__1__POS, 1
.set Display_SPI_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set Display_SPI_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_UDB_W16_ST_02
.set Display_SPI_BSPIM_TxStsReg__2__MASK, 0x04
.set Display_SPI_BSPIM_TxStsReg__2__POS, 2
.set Display_SPI_BSPIM_TxStsReg__3__MASK, 0x08
.set Display_SPI_BSPIM_TxStsReg__3__POS, 3
.set Display_SPI_BSPIM_TxStsReg__4__MASK, 0x10
.set Display_SPI_BSPIM_TxStsReg__4__POS, 4
.set Display_SPI_BSPIM_TxStsReg__MASK, 0x1F
.set Display_SPI_BSPIM_TxStsReg__MASK_REG, CYREG_UDB_W8_MSK_02
.set Display_SPI_BSPIM_TxStsReg__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set Display_SPI_BSPIM_TxStsReg__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set Display_SPI_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set Display_SPI_BSPIM_TxStsReg__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST_02
.set Display_SPI_BSPIM_TxStsReg__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST_02
.set Display_SPI_BSPIM_TxStsReg__STATUS_REG, CYREG_UDB_W8_ST_02

/* Display_SS_Reg */
.set Display_SS_Reg_Sync_ctrl_reg__0__MASK, 0x01
.set Display_SS_Reg_Sync_ctrl_reg__0__POS, 0
.set Display_SS_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set Display_SS_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL_02
.set Display_SS_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL_02
.set Display_SS_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL_02
.set Display_SS_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL_02
.set Display_SS_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK_02
.set Display_SS_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK_02
.set Display_SS_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK_02
.set Display_SS_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK_02
.set Display_SS_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set Display_SS_Reg_Sync_ctrl_reg__CONTROL_REG, CYREG_UDB_W8_CTL_02
.set Display_SS_Reg_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_02
.set Display_SS_Reg_Sync_ctrl_reg__COUNT_REG, CYREG_UDB_W8_CTL_02
.set Display_SS_Reg_Sync_ctrl_reg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_02
.set Display_SS_Reg_Sync_ctrl_reg__MASK, 0x01
.set Display_SS_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set Display_SS_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set Display_SS_Reg_Sync_ctrl_reg__PERIOD_REG, CYREG_UDB_W8_MSK_02

/* disp_ss */
.set disp_ss__0__DM__MASK, 0x1C0
.set disp_ss__0__DM__SHIFT, 6
.set disp_ss__0__DR, CYREG_PRT0_DR
.set disp_ss__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set disp_ss__0__HSIOM_MASK, 0x00000F00
.set disp_ss__0__HSIOM_SHIFT, 8
.set disp_ss__0__INTCFG, CYREG_PRT0_INTCFG
.set disp_ss__0__INTSTAT, CYREG_PRT0_INTSTAT
.set disp_ss__0__MASK, 0x04
.set disp_ss__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set disp_ss__0__OUT_SEL_SHIFT, 4
.set disp_ss__0__OUT_SEL_VAL, 3
.set disp_ss__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set disp_ss__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set disp_ss__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set disp_ss__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set disp_ss__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set disp_ss__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set disp_ss__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set disp_ss__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set disp_ss__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set disp_ss__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set disp_ss__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set disp_ss__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set disp_ss__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set disp_ss__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set disp_ss__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set disp_ss__0__PC, CYREG_PRT0_PC
.set disp_ss__0__PC2, CYREG_PRT0_PC2
.set disp_ss__0__PORT, 0
.set disp_ss__0__PS, CYREG_PRT0_PS
.set disp_ss__0__SHIFT, 2
.set disp_ss__DR, CYREG_PRT0_DR
.set disp_ss__INTCFG, CYREG_PRT0_INTCFG
.set disp_ss__INTSTAT, CYREG_PRT0_INTSTAT
.set disp_ss__MASK, 0x04
.set disp_ss__PA__CFG0, CYREG_UDB_PA0_CFG0
.set disp_ss__PA__CFG1, CYREG_UDB_PA0_CFG1
.set disp_ss__PA__CFG10, CYREG_UDB_PA0_CFG10
.set disp_ss__PA__CFG11, CYREG_UDB_PA0_CFG11
.set disp_ss__PA__CFG12, CYREG_UDB_PA0_CFG12
.set disp_ss__PA__CFG13, CYREG_UDB_PA0_CFG13
.set disp_ss__PA__CFG14, CYREG_UDB_PA0_CFG14
.set disp_ss__PA__CFG2, CYREG_UDB_PA0_CFG2
.set disp_ss__PA__CFG3, CYREG_UDB_PA0_CFG3
.set disp_ss__PA__CFG4, CYREG_UDB_PA0_CFG4
.set disp_ss__PA__CFG5, CYREG_UDB_PA0_CFG5
.set disp_ss__PA__CFG6, CYREG_UDB_PA0_CFG6
.set disp_ss__PA__CFG7, CYREG_UDB_PA0_CFG7
.set disp_ss__PA__CFG8, CYREG_UDB_PA0_CFG8
.set disp_ss__PA__CFG9, CYREG_UDB_PA0_CFG9
.set disp_ss__PC, CYREG_PRT0_PC
.set disp_ss__PC2, CYREG_PRT0_PC2
.set disp_ss__PORT, 0
.set disp_ss__PS, CYREG_PRT0_PS
.set disp_ss__SHIFT, 2

/* IDAC_Low_cy_psoc4_idac */
.set IDAC_Low_cy_psoc4_idac__CSD_IDAC, CYREG_CSD_IDAC
.set IDAC_Low_cy_psoc4_idac__CSD_IDAC_SHIFT, 16
.set IDAC_Low_cy_psoc4_idac__CSD_TRIM1, CYREG_CSD_TRIM1
.set IDAC_Low_cy_psoc4_idac__CSD_TRIM1_SHIFT, 4
.set IDAC_Low_cy_psoc4_idac__CSD_TRIM2, CYREG_CSD_TRIM2
.set IDAC_Low_cy_psoc4_idac__CSD_TRIM2_SHIFT, 4
.set IDAC_Low_cy_psoc4_idac__IDAC_NUMBER, 2
.set IDAC_Low_cy_psoc4_idac__POLARITY, CYREG_CSD_CONFIG
.set IDAC_Low_cy_psoc4_idac__POLARITY_SHIFT, 17

/* Backlight */
.set Backlight__0__DM__MASK, 0xE00000
.set Backlight__0__DM__SHIFT, 21
.set Backlight__0__DR, CYREG_PRT0_DR
.set Backlight__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Backlight__0__HSIOM_MASK, 0xF0000000
.set Backlight__0__HSIOM_SHIFT, 28
.set Backlight__0__INTCFG, CYREG_PRT0_INTCFG
.set Backlight__0__INTSTAT, CYREG_PRT0_INTSTAT
.set Backlight__0__MASK, 0x80
.set Backlight__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Backlight__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Backlight__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Backlight__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Backlight__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Backlight__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Backlight__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Backlight__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Backlight__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Backlight__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Backlight__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Backlight__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Backlight__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Backlight__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Backlight__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Backlight__0__PC, CYREG_PRT0_PC
.set Backlight__0__PC2, CYREG_PRT0_PC2
.set Backlight__0__PORT, 0
.set Backlight__0__PS, CYREG_PRT0_PS
.set Backlight__0__SHIFT, 7
.set Backlight__DR, CYREG_PRT0_DR
.set Backlight__INTCFG, CYREG_PRT0_INTCFG
.set Backlight__INTSTAT, CYREG_PRT0_INTSTAT
.set Backlight__MASK, 0x80
.set Backlight__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Backlight__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Backlight__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Backlight__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Backlight__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Backlight__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Backlight__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Backlight__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Backlight__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Backlight__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Backlight__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Backlight__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Backlight__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Backlight__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Backlight__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Backlight__PC, CYREG_PRT0_PC
.set Backlight__PC2, CYREG_PRT0_PC2
.set Backlight__PORT, 0
.set Backlight__PS, CYREG_PRT0_PS
.set Backlight__SHIFT, 7

/* IDAC_High_cy_psoc4_idac */
.set IDAC_High_cy_psoc4_idac__CSD_IDAC, CYREG_CSD_IDAC
.set IDAC_High_cy_psoc4_idac__CSD_IDAC_SHIFT, 0
.set IDAC_High_cy_psoc4_idac__CSD_TRIM1, CYREG_CSD_TRIM1
.set IDAC_High_cy_psoc4_idac__CSD_TRIM1_SHIFT, 0
.set IDAC_High_cy_psoc4_idac__CSD_TRIM2, CYREG_CSD_TRIM2
.set IDAC_High_cy_psoc4_idac__CSD_TRIM2_SHIFT, 0
.set IDAC_High_cy_psoc4_idac__IDAC_NUMBER, 1
.set IDAC_High_cy_psoc4_idac__POLARITY, CYREG_CSD_CONFIG
.set IDAC_High_cy_psoc4_idac__POLARITY_SHIFT, 16

/* Opamp_Out */
.set Opamp_Out__0__DM__MASK, 0x1C0
.set Opamp_Out__0__DM__SHIFT, 6
.set Opamp_Out__0__DR, CYREG_PRT1_DR
.set Opamp_Out__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Opamp_Out__0__HSIOM_MASK, 0x00000F00
.set Opamp_Out__0__HSIOM_SHIFT, 8
.set Opamp_Out__0__INTCFG, CYREG_PRT1_INTCFG
.set Opamp_Out__0__INTSTAT, CYREG_PRT1_INTSTAT
.set Opamp_Out__0__MASK, 0x04
.set Opamp_Out__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Opamp_Out__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Opamp_Out__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Opamp_Out__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Opamp_Out__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Opamp_Out__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Opamp_Out__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Opamp_Out__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Opamp_Out__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Opamp_Out__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Opamp_Out__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Opamp_Out__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Opamp_Out__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Opamp_Out__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Opamp_Out__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Opamp_Out__0__PC, CYREG_PRT1_PC
.set Opamp_Out__0__PC2, CYREG_PRT1_PC2
.set Opamp_Out__0__PORT, 1
.set Opamp_Out__0__PS, CYREG_PRT1_PS
.set Opamp_Out__0__SHIFT, 2
.set Opamp_Out__DR, CYREG_PRT1_DR
.set Opamp_Out__INTCFG, CYREG_PRT1_INTCFG
.set Opamp_Out__INTSTAT, CYREG_PRT1_INTSTAT
.set Opamp_Out__MASK, 0x04
.set Opamp_Out__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Opamp_Out__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Opamp_Out__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Opamp_Out__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Opamp_Out__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Opamp_Out__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Opamp_Out__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Opamp_Out__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Opamp_Out__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Opamp_Out__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Opamp_Out__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Opamp_Out__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Opamp_Out__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Opamp_Out__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Opamp_Out__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Opamp_Out__PC, CYREG_PRT1_PC
.set Opamp_Out__PC2, CYREG_PRT1_PC2
.set Opamp_Out__PORT, 1
.set Opamp_Out__PS, CYREG_PRT1_PS
.set Opamp_Out__SHIFT, 2

/* disp_mosi */
.set disp_mosi__0__DM__MASK, 0x1C0000
.set disp_mosi__0__DM__SHIFT, 18
.set disp_mosi__0__DR, CYREG_PRT0_DR
.set disp_mosi__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set disp_mosi__0__HSIOM_MASK, 0x0F000000
.set disp_mosi__0__HSIOM_SHIFT, 24
.set disp_mosi__0__INTCFG, CYREG_PRT0_INTCFG
.set disp_mosi__0__INTSTAT, CYREG_PRT0_INTSTAT
.set disp_mosi__0__MASK, 0x40
.set disp_mosi__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set disp_mosi__0__OUT_SEL_SHIFT, 12
.set disp_mosi__0__OUT_SEL_VAL, 1
.set disp_mosi__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set disp_mosi__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set disp_mosi__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set disp_mosi__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set disp_mosi__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set disp_mosi__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set disp_mosi__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set disp_mosi__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set disp_mosi__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set disp_mosi__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set disp_mosi__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set disp_mosi__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set disp_mosi__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set disp_mosi__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set disp_mosi__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set disp_mosi__0__PC, CYREG_PRT0_PC
.set disp_mosi__0__PC2, CYREG_PRT0_PC2
.set disp_mosi__0__PORT, 0
.set disp_mosi__0__PS, CYREG_PRT0_PS
.set disp_mosi__0__SHIFT, 6
.set disp_mosi__DR, CYREG_PRT0_DR
.set disp_mosi__INTCFG, CYREG_PRT0_INTCFG
.set disp_mosi__INTSTAT, CYREG_PRT0_INTSTAT
.set disp_mosi__MASK, 0x40
.set disp_mosi__PA__CFG0, CYREG_UDB_PA0_CFG0
.set disp_mosi__PA__CFG1, CYREG_UDB_PA0_CFG1
.set disp_mosi__PA__CFG10, CYREG_UDB_PA0_CFG10
.set disp_mosi__PA__CFG11, CYREG_UDB_PA0_CFG11
.set disp_mosi__PA__CFG12, CYREG_UDB_PA0_CFG12
.set disp_mosi__PA__CFG13, CYREG_UDB_PA0_CFG13
.set disp_mosi__PA__CFG14, CYREG_UDB_PA0_CFG14
.set disp_mosi__PA__CFG2, CYREG_UDB_PA0_CFG2
.set disp_mosi__PA__CFG3, CYREG_UDB_PA0_CFG3
.set disp_mosi__PA__CFG4, CYREG_UDB_PA0_CFG4
.set disp_mosi__PA__CFG5, CYREG_UDB_PA0_CFG5
.set disp_mosi__PA__CFG6, CYREG_UDB_PA0_CFG6
.set disp_mosi__PA__CFG7, CYREG_UDB_PA0_CFG7
.set disp_mosi__PA__CFG8, CYREG_UDB_PA0_CFG8
.set disp_mosi__PA__CFG9, CYREG_UDB_PA0_CFG9
.set disp_mosi__PC, CYREG_PRT0_PC
.set disp_mosi__PC2, CYREG_PRT0_PC2
.set disp_mosi__PORT, 0
.set disp_mosi__PS, CYREG_PRT0_PS
.set disp_mosi__SHIFT, 6

/* disp_sclk */
.set disp_sclk__0__DM__MASK, 0xE00
.set disp_sclk__0__DM__SHIFT, 9
.set disp_sclk__0__DR, CYREG_PRT0_DR
.set disp_sclk__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set disp_sclk__0__HSIOM_MASK, 0x0000F000
.set disp_sclk__0__HSIOM_SHIFT, 12
.set disp_sclk__0__INTCFG, CYREG_PRT0_INTCFG
.set disp_sclk__0__INTSTAT, CYREG_PRT0_INTSTAT
.set disp_sclk__0__MASK, 0x08
.set disp_sclk__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set disp_sclk__0__OUT_SEL_SHIFT, 6
.set disp_sclk__0__OUT_SEL_VAL, 1
.set disp_sclk__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set disp_sclk__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set disp_sclk__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set disp_sclk__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set disp_sclk__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set disp_sclk__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set disp_sclk__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set disp_sclk__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set disp_sclk__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set disp_sclk__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set disp_sclk__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set disp_sclk__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set disp_sclk__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set disp_sclk__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set disp_sclk__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set disp_sclk__0__PC, CYREG_PRT0_PC
.set disp_sclk__0__PC2, CYREG_PRT0_PC2
.set disp_sclk__0__PORT, 0
.set disp_sclk__0__PS, CYREG_PRT0_PS
.set disp_sclk__0__SHIFT, 3
.set disp_sclk__DR, CYREG_PRT0_DR
.set disp_sclk__INTCFG, CYREG_PRT0_INTCFG
.set disp_sclk__INTSTAT, CYREG_PRT0_INTSTAT
.set disp_sclk__MASK, 0x08
.set disp_sclk__PA__CFG0, CYREG_UDB_PA0_CFG0
.set disp_sclk__PA__CFG1, CYREG_UDB_PA0_CFG1
.set disp_sclk__PA__CFG10, CYREG_UDB_PA0_CFG10
.set disp_sclk__PA__CFG11, CYREG_UDB_PA0_CFG11
.set disp_sclk__PA__CFG12, CYREG_UDB_PA0_CFG12
.set disp_sclk__PA__CFG13, CYREG_UDB_PA0_CFG13
.set disp_sclk__PA__CFG14, CYREG_UDB_PA0_CFG14
.set disp_sclk__PA__CFG2, CYREG_UDB_PA0_CFG2
.set disp_sclk__PA__CFG3, CYREG_UDB_PA0_CFG3
.set disp_sclk__PA__CFG4, CYREG_UDB_PA0_CFG4
.set disp_sclk__PA__CFG5, CYREG_UDB_PA0_CFG5
.set disp_sclk__PA__CFG6, CYREG_UDB_PA0_CFG6
.set disp_sclk__PA__CFG7, CYREG_UDB_PA0_CFG7
.set disp_sclk__PA__CFG8, CYREG_UDB_PA0_CFG8
.set disp_sclk__PA__CFG9, CYREG_UDB_PA0_CFG9
.set disp_sclk__PC, CYREG_PRT0_PC
.set disp_sclk__PC2, CYREG_PRT0_PC2
.set disp_sclk__PORT, 0
.set disp_sclk__PS, CYREG_PRT0_PS
.set disp_sclk__SHIFT, 3

/* opamp_neg */
.set opamp_neg__0__DM__MASK, 0x38
.set opamp_neg__0__DM__SHIFT, 3
.set opamp_neg__0__DR, CYREG_PRT1_DR
.set opamp_neg__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set opamp_neg__0__HSIOM_MASK, 0x000000F0
.set opamp_neg__0__HSIOM_SHIFT, 4
.set opamp_neg__0__INTCFG, CYREG_PRT1_INTCFG
.set opamp_neg__0__INTSTAT, CYREG_PRT1_INTSTAT
.set opamp_neg__0__MASK, 0x02
.set opamp_neg__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set opamp_neg__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set opamp_neg__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set opamp_neg__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set opamp_neg__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set opamp_neg__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set opamp_neg__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set opamp_neg__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set opamp_neg__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set opamp_neg__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set opamp_neg__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set opamp_neg__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set opamp_neg__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set opamp_neg__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set opamp_neg__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set opamp_neg__0__PC, CYREG_PRT1_PC
.set opamp_neg__0__PC2, CYREG_PRT1_PC2
.set opamp_neg__0__PORT, 1
.set opamp_neg__0__PS, CYREG_PRT1_PS
.set opamp_neg__0__SHIFT, 1
.set opamp_neg__DR, CYREG_PRT1_DR
.set opamp_neg__INTCFG, CYREG_PRT1_INTCFG
.set opamp_neg__INTSTAT, CYREG_PRT1_INTSTAT
.set opamp_neg__MASK, 0x02
.set opamp_neg__PA__CFG0, CYREG_UDB_PA1_CFG0
.set opamp_neg__PA__CFG1, CYREG_UDB_PA1_CFG1
.set opamp_neg__PA__CFG10, CYREG_UDB_PA1_CFG10
.set opamp_neg__PA__CFG11, CYREG_UDB_PA1_CFG11
.set opamp_neg__PA__CFG12, CYREG_UDB_PA1_CFG12
.set opamp_neg__PA__CFG13, CYREG_UDB_PA1_CFG13
.set opamp_neg__PA__CFG14, CYREG_UDB_PA1_CFG14
.set opamp_neg__PA__CFG2, CYREG_UDB_PA1_CFG2
.set opamp_neg__PA__CFG3, CYREG_UDB_PA1_CFG3
.set opamp_neg__PA__CFG4, CYREG_UDB_PA1_CFG4
.set opamp_neg__PA__CFG5, CYREG_UDB_PA1_CFG5
.set opamp_neg__PA__CFG6, CYREG_UDB_PA1_CFG6
.set opamp_neg__PA__CFG7, CYREG_UDB_PA1_CFG7
.set opamp_neg__PA__CFG8, CYREG_UDB_PA1_CFG8
.set opamp_neg__PA__CFG9, CYREG_UDB_PA1_CFG9
.set opamp_neg__PC, CYREG_PRT1_PC
.set opamp_neg__PC2, CYREG_PRT1_PC2
.set opamp_neg__PORT, 1
.set opamp_neg__PS, CYREG_PRT1_PS
.set opamp_neg__SHIFT, 1

/* opamp_pos */
.set opamp_pos__0__DM__MASK, 0x07
.set opamp_pos__0__DM__SHIFT, 0
.set opamp_pos__0__DR, CYREG_PRT1_DR
.set opamp_pos__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set opamp_pos__0__HSIOM_MASK, 0x0000000F
.set opamp_pos__0__HSIOM_SHIFT, 0
.set opamp_pos__0__INTCFG, CYREG_PRT1_INTCFG
.set opamp_pos__0__INTSTAT, CYREG_PRT1_INTSTAT
.set opamp_pos__0__MASK, 0x01
.set opamp_pos__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set opamp_pos__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set opamp_pos__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set opamp_pos__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set opamp_pos__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set opamp_pos__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set opamp_pos__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set opamp_pos__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set opamp_pos__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set opamp_pos__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set opamp_pos__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set opamp_pos__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set opamp_pos__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set opamp_pos__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set opamp_pos__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set opamp_pos__0__PC, CYREG_PRT1_PC
.set opamp_pos__0__PC2, CYREG_PRT1_PC2
.set opamp_pos__0__PORT, 1
.set opamp_pos__0__PS, CYREG_PRT1_PS
.set opamp_pos__0__SHIFT, 0
.set opamp_pos__DR, CYREG_PRT1_DR
.set opamp_pos__INTCFG, CYREG_PRT1_INTCFG
.set opamp_pos__INTSTAT, CYREG_PRT1_INTSTAT
.set opamp_pos__MASK, 0x01
.set opamp_pos__PA__CFG0, CYREG_UDB_PA1_CFG0
.set opamp_pos__PA__CFG1, CYREG_UDB_PA1_CFG1
.set opamp_pos__PA__CFG10, CYREG_UDB_PA1_CFG10
.set opamp_pos__PA__CFG11, CYREG_UDB_PA1_CFG11
.set opamp_pos__PA__CFG12, CYREG_UDB_PA1_CFG12
.set opamp_pos__PA__CFG13, CYREG_UDB_PA1_CFG13
.set opamp_pos__PA__CFG14, CYREG_UDB_PA1_CFG14
.set opamp_pos__PA__CFG2, CYREG_UDB_PA1_CFG2
.set opamp_pos__PA__CFG3, CYREG_UDB_PA1_CFG3
.set opamp_pos__PA__CFG4, CYREG_UDB_PA1_CFG4
.set opamp_pos__PA__CFG5, CYREG_UDB_PA1_CFG5
.set opamp_pos__PA__CFG6, CYREG_UDB_PA1_CFG6
.set opamp_pos__PA__CFG7, CYREG_UDB_PA1_CFG7
.set opamp_pos__PA__CFG8, CYREG_UDB_PA1_CFG8
.set opamp_pos__PA__CFG9, CYREG_UDB_PA1_CFG9
.set opamp_pos__PC, CYREG_PRT1_PC
.set opamp_pos__PC2, CYREG_PRT1_PC2
.set opamp_pos__PORT, 1
.set opamp_pos__PS, CYREG_PRT1_PS
.set opamp_pos__SHIFT, 0

/* opamp_pos_sense */
.set opamp_pos_sense__0__DM__MASK, 0x38000
.set opamp_pos_sense__0__DM__SHIFT, 15
.set opamp_pos_sense__0__DR, CYREG_PRT2_DR
.set opamp_pos_sense__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set opamp_pos_sense__0__HSIOM_MASK, 0x00F00000
.set opamp_pos_sense__0__HSIOM_SHIFT, 20
.set opamp_pos_sense__0__INTCFG, CYREG_PRT2_INTCFG
.set opamp_pos_sense__0__INTSTAT, CYREG_PRT2_INTSTAT
.set opamp_pos_sense__0__MASK, 0x20
.set opamp_pos_sense__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set opamp_pos_sense__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set opamp_pos_sense__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set opamp_pos_sense__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set opamp_pos_sense__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set opamp_pos_sense__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set opamp_pos_sense__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set opamp_pos_sense__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set opamp_pos_sense__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set opamp_pos_sense__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set opamp_pos_sense__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set opamp_pos_sense__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set opamp_pos_sense__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set opamp_pos_sense__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set opamp_pos_sense__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set opamp_pos_sense__0__PC, CYREG_PRT2_PC
.set opamp_pos_sense__0__PC2, CYREG_PRT2_PC2
.set opamp_pos_sense__0__PORT, 2
.set opamp_pos_sense__0__PS, CYREG_PRT2_PS
.set opamp_pos_sense__0__SHIFT, 5
.set opamp_pos_sense__DR, CYREG_PRT2_DR
.set opamp_pos_sense__INTCFG, CYREG_PRT2_INTCFG
.set opamp_pos_sense__INTSTAT, CYREG_PRT2_INTSTAT
.set opamp_pos_sense__MASK, 0x20
.set opamp_pos_sense__PA__CFG0, CYREG_UDB_PA2_CFG0
.set opamp_pos_sense__PA__CFG1, CYREG_UDB_PA2_CFG1
.set opamp_pos_sense__PA__CFG10, CYREG_UDB_PA2_CFG10
.set opamp_pos_sense__PA__CFG11, CYREG_UDB_PA2_CFG11
.set opamp_pos_sense__PA__CFG12, CYREG_UDB_PA2_CFG12
.set opamp_pos_sense__PA__CFG13, CYREG_UDB_PA2_CFG13
.set opamp_pos_sense__PA__CFG14, CYREG_UDB_PA2_CFG14
.set opamp_pos_sense__PA__CFG2, CYREG_UDB_PA2_CFG2
.set opamp_pos_sense__PA__CFG3, CYREG_UDB_PA2_CFG3
.set opamp_pos_sense__PA__CFG4, CYREG_UDB_PA2_CFG4
.set opamp_pos_sense__PA__CFG5, CYREG_UDB_PA2_CFG5
.set opamp_pos_sense__PA__CFG6, CYREG_UDB_PA2_CFG6
.set opamp_pos_sense__PA__CFG7, CYREG_UDB_PA2_CFG7
.set opamp_pos_sense__PA__CFG8, CYREG_UDB_PA2_CFG8
.set opamp_pos_sense__PA__CFG9, CYREG_UDB_PA2_CFG9
.set opamp_pos_sense__PC, CYREG_PRT2_PC
.set opamp_pos_sense__PC2, CYREG_PRT2_PC2
.set opamp_pos_sense__PORT, 2
.set opamp_pos_sense__PS, CYREG_PRT2_PS
.set opamp_pos_sense__SHIFT, 5

/* QuadButton */
.set QuadButton__0__DM__MASK, 0xE00
.set QuadButton__0__DM__SHIFT, 9
.set QuadButton__0__DR, CYREG_PRT4_DR
.set QuadButton__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set QuadButton__0__HSIOM_MASK, 0x0000F000
.set QuadButton__0__HSIOM_SHIFT, 12
.set QuadButton__0__INTCFG, CYREG_PRT4_INTCFG
.set QuadButton__0__INTSTAT, CYREG_PRT4_INTSTAT
.set QuadButton__0__MASK, 0x08
.set QuadButton__0__PC, CYREG_PRT4_PC
.set QuadButton__0__PC2, CYREG_PRT4_PC2
.set QuadButton__0__PORT, 4
.set QuadButton__0__PS, CYREG_PRT4_PS
.set QuadButton__0__SHIFT, 3
.set QuadButton__DR, CYREG_PRT4_DR
.set QuadButton__INTCFG, CYREG_PRT4_INTCFG
.set QuadButton__INTSTAT, CYREG_PRT4_INTSTAT
.set QuadButton__MASK, 0x08
.set QuadButton__PC, CYREG_PRT4_PC
.set QuadButton__PC2, CYREG_PRT4_PC2
.set QuadButton__PORT, 4
.set QuadButton__PS, CYREG_PRT4_PS
.set QuadButton__SHIFT, 3
.set QuadButton__SNAP, CYREG_PRT4_INTSTAT

/* Quadrature */
.set Quadrature__0__DM__MASK, 0x07
.set Quadrature__0__DM__SHIFT, 0
.set Quadrature__0__DR, CYREG_PRT0_DR
.set Quadrature__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Quadrature__0__HSIOM_MASK, 0x0000000F
.set Quadrature__0__HSIOM_SHIFT, 0
.set Quadrature__0__INTCFG, CYREG_PRT0_INTCFG
.set Quadrature__0__INTSTAT, CYREG_PRT0_INTSTAT
.set Quadrature__0__MASK, 0x01
.set Quadrature__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Quadrature__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Quadrature__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Quadrature__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Quadrature__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Quadrature__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Quadrature__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Quadrature__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Quadrature__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Quadrature__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Quadrature__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Quadrature__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Quadrature__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Quadrature__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Quadrature__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Quadrature__0__PC, CYREG_PRT0_PC
.set Quadrature__0__PC2, CYREG_PRT0_PC2
.set Quadrature__0__PORT, 0
.set Quadrature__0__PS, CYREG_PRT0_PS
.set Quadrature__0__SHIFT, 0
.set Quadrature__1__DM__MASK, 0x38
.set Quadrature__1__DM__SHIFT, 3
.set Quadrature__1__DR, CYREG_PRT0_DR
.set Quadrature__1__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Quadrature__1__HSIOM_MASK, 0x000000F0
.set Quadrature__1__HSIOM_SHIFT, 4
.set Quadrature__1__INTCFG, CYREG_PRT0_INTCFG
.set Quadrature__1__INTSTAT, CYREG_PRT0_INTSTAT
.set Quadrature__1__MASK, 0x02
.set Quadrature__1__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Quadrature__1__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Quadrature__1__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Quadrature__1__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Quadrature__1__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Quadrature__1__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Quadrature__1__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Quadrature__1__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Quadrature__1__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Quadrature__1__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Quadrature__1__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Quadrature__1__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Quadrature__1__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Quadrature__1__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Quadrature__1__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Quadrature__1__PC, CYREG_PRT0_PC
.set Quadrature__1__PC2, CYREG_PRT0_PC2
.set Quadrature__1__PORT, 0
.set Quadrature__1__PS, CYREG_PRT0_PS
.set Quadrature__1__SHIFT, 1
.set Quadrature__DR, CYREG_PRT0_DR
.set Quadrature__INTCFG, CYREG_PRT0_INTCFG
.set Quadrature__INTSTAT, CYREG_PRT0_INTSTAT
.set Quadrature__MASK, 0x03
.set Quadrature__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Quadrature__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Quadrature__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Quadrature__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Quadrature__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Quadrature__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Quadrature__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Quadrature__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Quadrature__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Quadrature__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Quadrature__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Quadrature__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Quadrature__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Quadrature__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Quadrature__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Quadrature__PC, CYREG_PRT0_PC
.set Quadrature__PC2, CYREG_PRT0_PC2
.set Quadrature__PORT, 0
.set Quadrature__PS, CYREG_PRT0_PS
.set Quadrature__SHIFT, 0
.set Quadrature__SNAP, CYREG_PRT0_INTSTAT

/* disp_reset */
.set disp_reset__0__DM__MASK, 0x1C0
.set disp_reset__0__DM__SHIFT, 6
.set disp_reset__0__DR, CYREG_PRT4_DR
.set disp_reset__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set disp_reset__0__HSIOM_MASK, 0x00000F00
.set disp_reset__0__HSIOM_SHIFT, 8
.set disp_reset__0__INTCFG, CYREG_PRT4_INTCFG
.set disp_reset__0__INTSTAT, CYREG_PRT4_INTSTAT
.set disp_reset__0__MASK, 0x04
.set disp_reset__0__PC, CYREG_PRT4_PC
.set disp_reset__0__PC2, CYREG_PRT4_PC2
.set disp_reset__0__PORT, 4
.set disp_reset__0__PS, CYREG_PRT4_PS
.set disp_reset__0__SHIFT, 2
.set disp_reset__DR, CYREG_PRT4_DR
.set disp_reset__INTCFG, CYREG_PRT4_INTCFG
.set disp_reset__INTSTAT, CYREG_PRT4_INTSTAT
.set disp_reset__MASK, 0x04
.set disp_reset__PC, CYREG_PRT4_PC
.set disp_reset__PC2, CYREG_PRT4_PC2
.set disp_reset__PORT, 4
.set disp_reset__PS, CYREG_PRT4_PS
.set disp_reset__SHIFT, 2

/* idac_hi_out */
.set idac_hi_out__0__DM__MASK, 0x07
.set idac_hi_out__0__DM__SHIFT, 0
.set idac_hi_out__0__DR, CYREG_PRT3_DR
.set idac_hi_out__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set idac_hi_out__0__HSIOM_MASK, 0x0000000F
.set idac_hi_out__0__HSIOM_SHIFT, 0
.set idac_hi_out__0__INTCFG, CYREG_PRT3_INTCFG
.set idac_hi_out__0__INTSTAT, CYREG_PRT3_INTSTAT
.set idac_hi_out__0__MASK, 0x01
.set idac_hi_out__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set idac_hi_out__0__OUT_SEL_SHIFT, 0
.set idac_hi_out__0__OUT_SEL_VAL, 3
.set idac_hi_out__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set idac_hi_out__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set idac_hi_out__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set idac_hi_out__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set idac_hi_out__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set idac_hi_out__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set idac_hi_out__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set idac_hi_out__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set idac_hi_out__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set idac_hi_out__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set idac_hi_out__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set idac_hi_out__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set idac_hi_out__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set idac_hi_out__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set idac_hi_out__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set idac_hi_out__0__PC, CYREG_PRT3_PC
.set idac_hi_out__0__PC2, CYREG_PRT3_PC2
.set idac_hi_out__0__PORT, 3
.set idac_hi_out__0__PS, CYREG_PRT3_PS
.set idac_hi_out__0__SHIFT, 0
.set idac_hi_out__DR, CYREG_PRT3_DR
.set idac_hi_out__INTCFG, CYREG_PRT3_INTCFG
.set idac_hi_out__INTSTAT, CYREG_PRT3_INTSTAT
.set idac_hi_out__MASK, 0x01
.set idac_hi_out__PA__CFG0, CYREG_UDB_PA3_CFG0
.set idac_hi_out__PA__CFG1, CYREG_UDB_PA3_CFG1
.set idac_hi_out__PA__CFG10, CYREG_UDB_PA3_CFG10
.set idac_hi_out__PA__CFG11, CYREG_UDB_PA3_CFG11
.set idac_hi_out__PA__CFG12, CYREG_UDB_PA3_CFG12
.set idac_hi_out__PA__CFG13, CYREG_UDB_PA3_CFG13
.set idac_hi_out__PA__CFG14, CYREG_UDB_PA3_CFG14
.set idac_hi_out__PA__CFG2, CYREG_UDB_PA3_CFG2
.set idac_hi_out__PA__CFG3, CYREG_UDB_PA3_CFG3
.set idac_hi_out__PA__CFG4, CYREG_UDB_PA3_CFG4
.set idac_hi_out__PA__CFG5, CYREG_UDB_PA3_CFG5
.set idac_hi_out__PA__CFG6, CYREG_UDB_PA3_CFG6
.set idac_hi_out__PA__CFG7, CYREG_UDB_PA3_CFG7
.set idac_hi_out__PA__CFG8, CYREG_UDB_PA3_CFG8
.set idac_hi_out__PA__CFG9, CYREG_UDB_PA3_CFG9
.set idac_hi_out__PC, CYREG_PRT3_PC
.set idac_hi_out__PC2, CYREG_PRT3_PC2
.set idac_hi_out__PORT, 3
.set idac_hi_out__PS, CYREG_PRT3_PS
.set idac_hi_out__SHIFT, 0

/* idac_low_out */
.set idac_low_out__0__DM__MASK, 0x38
.set idac_low_out__0__DM__SHIFT, 3
.set idac_low_out__0__DR, CYREG_PRT3_DR
.set idac_low_out__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set idac_low_out__0__HSIOM_MASK, 0x000000F0
.set idac_low_out__0__HSIOM_SHIFT, 4
.set idac_low_out__0__INTCFG, CYREG_PRT3_INTCFG
.set idac_low_out__0__INTSTAT, CYREG_PRT3_INTSTAT
.set idac_low_out__0__MASK, 0x02
.set idac_low_out__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set idac_low_out__0__OUT_SEL_SHIFT, 2
.set idac_low_out__0__OUT_SEL_VAL, 3
.set idac_low_out__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set idac_low_out__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set idac_low_out__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set idac_low_out__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set idac_low_out__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set idac_low_out__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set idac_low_out__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set idac_low_out__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set idac_low_out__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set idac_low_out__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set idac_low_out__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set idac_low_out__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set idac_low_out__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set idac_low_out__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set idac_low_out__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set idac_low_out__0__PC, CYREG_PRT3_PC
.set idac_low_out__0__PC2, CYREG_PRT3_PC2
.set idac_low_out__0__PORT, 3
.set idac_low_out__0__PS, CYREG_PRT3_PS
.set idac_low_out__0__SHIFT, 1
.set idac_low_out__DR, CYREG_PRT3_DR
.set idac_low_out__INTCFG, CYREG_PRT3_INTCFG
.set idac_low_out__INTSTAT, CYREG_PRT3_INTSTAT
.set idac_low_out__MASK, 0x02
.set idac_low_out__PA__CFG0, CYREG_UDB_PA3_CFG0
.set idac_low_out__PA__CFG1, CYREG_UDB_PA3_CFG1
.set idac_low_out__PA__CFG10, CYREG_UDB_PA3_CFG10
.set idac_low_out__PA__CFG11, CYREG_UDB_PA3_CFG11
.set idac_low_out__PA__CFG12, CYREG_UDB_PA3_CFG12
.set idac_low_out__PA__CFG13, CYREG_UDB_PA3_CFG13
.set idac_low_out__PA__CFG14, CYREG_UDB_PA3_CFG14
.set idac_low_out__PA__CFG2, CYREG_UDB_PA3_CFG2
.set idac_low_out__PA__CFG3, CYREG_UDB_PA3_CFG3
.set idac_low_out__PA__CFG4, CYREG_UDB_PA3_CFG4
.set idac_low_out__PA__CFG5, CYREG_UDB_PA3_CFG5
.set idac_low_out__PA__CFG6, CYREG_UDB_PA3_CFG6
.set idac_low_out__PA__CFG7, CYREG_UDB_PA3_CFG7
.set idac_low_out__PA__CFG8, CYREG_UDB_PA3_CFG8
.set idac_low_out__PA__CFG9, CYREG_UDB_PA3_CFG9
.set idac_low_out__PC, CYREG_PRT3_PC
.set idac_low_out__PC2, CYREG_PRT3_PC2
.set idac_low_out__PORT, 3
.set idac_low_out__PS, CYREG_PRT3_PS
.set idac_low_out__SHIFT, 1

/* Current_Sense */
.set Current_Sense__0__DM__MASK, 0x7000
.set Current_Sense__0__DM__SHIFT, 12
.set Current_Sense__0__DR, CYREG_PRT2_DR
.set Current_Sense__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Current_Sense__0__HSIOM_MASK, 0x000F0000
.set Current_Sense__0__HSIOM_SHIFT, 16
.set Current_Sense__0__INTCFG, CYREG_PRT2_INTCFG
.set Current_Sense__0__INTSTAT, CYREG_PRT2_INTSTAT
.set Current_Sense__0__MASK, 0x10
.set Current_Sense__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Current_Sense__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Current_Sense__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Current_Sense__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Current_Sense__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Current_Sense__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Current_Sense__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Current_Sense__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Current_Sense__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Current_Sense__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Current_Sense__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Current_Sense__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Current_Sense__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Current_Sense__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Current_Sense__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Current_Sense__0__PC, CYREG_PRT2_PC
.set Current_Sense__0__PC2, CYREG_PRT2_PC2
.set Current_Sense__0__PORT, 2
.set Current_Sense__0__PS, CYREG_PRT2_PS
.set Current_Sense__0__SHIFT, 4
.set Current_Sense__DR, CYREG_PRT2_DR
.set Current_Sense__INTCFG, CYREG_PRT2_INTCFG
.set Current_Sense__INTSTAT, CYREG_PRT2_INTSTAT
.set Current_Sense__MASK, 0x10
.set Current_Sense__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Current_Sense__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Current_Sense__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Current_Sense__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Current_Sense__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Current_Sense__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Current_Sense__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Current_Sense__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Current_Sense__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Current_Sense__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Current_Sense__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Current_Sense__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Current_Sense__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Current_Sense__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Current_Sense__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Current_Sense__PC, CYREG_PRT2_PC
.set Current_Sense__PC2, CYREG_PRT2_PC2
.set Current_Sense__PORT, 2
.set Current_Sense__PS, CYREG_PRT2_PS
.set Current_Sense__SHIFT, 4

/* QuadButtonISR */
.set QuadButtonISR__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set QuadButtonISR__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set QuadButtonISR__INTC_MASK, 0x10
.set QuadButtonISR__INTC_NUMBER, 4
.set QuadButtonISR__INTC_PRIOR_MASK, 0xC0
.set QuadButtonISR__INTC_PRIOR_NUM, 3
.set QuadButtonISR__INTC_PRIOR_REG, CYREG_CM0_IPR1
.set QuadButtonISR__INTC_SET_EN_REG, CYREG_CM0_ISER
.set QuadButtonISR__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* QuadratureISR */
.set QuadratureISR__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set QuadratureISR__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set QuadratureISR__INTC_MASK, 0x01
.set QuadratureISR__INTC_NUMBER, 0
.set QuadratureISR__INTC_PRIOR_MASK, 0xC0
.set QuadratureISR__INTC_PRIOR_NUM, 3
.set QuadratureISR__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set QuadratureISR__INTC_SET_EN_REG, CYREG_CM0_ISER
.set QuadratureISR__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Voltage_Sense */
.set Voltage_Sense__0__DM__MASK, 0xE00
.set Voltage_Sense__0__DM__SHIFT, 9
.set Voltage_Sense__0__DR, CYREG_PRT2_DR
.set Voltage_Sense__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Voltage_Sense__0__HSIOM_MASK, 0x0000F000
.set Voltage_Sense__0__HSIOM_SHIFT, 12
.set Voltage_Sense__0__INTCFG, CYREG_PRT2_INTCFG
.set Voltage_Sense__0__INTSTAT, CYREG_PRT2_INTSTAT
.set Voltage_Sense__0__MASK, 0x08
.set Voltage_Sense__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Voltage_Sense__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Voltage_Sense__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Voltage_Sense__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Voltage_Sense__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Voltage_Sense__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Voltage_Sense__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Voltage_Sense__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Voltage_Sense__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Voltage_Sense__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Voltage_Sense__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Voltage_Sense__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Voltage_Sense__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Voltage_Sense__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Voltage_Sense__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Voltage_Sense__0__PC, CYREG_PRT2_PC
.set Voltage_Sense__0__PC2, CYREG_PRT2_PC2
.set Voltage_Sense__0__PORT, 2
.set Voltage_Sense__0__PS, CYREG_PRT2_PS
.set Voltage_Sense__0__SHIFT, 3
.set Voltage_Sense__DR, CYREG_PRT2_DR
.set Voltage_Sense__INTCFG, CYREG_PRT2_INTCFG
.set Voltage_Sense__INTSTAT, CYREG_PRT2_INTSTAT
.set Voltage_Sense__MASK, 0x08
.set Voltage_Sense__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Voltage_Sense__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Voltage_Sense__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Voltage_Sense__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Voltage_Sense__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Voltage_Sense__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Voltage_Sense__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Voltage_Sense__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Voltage_Sense__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Voltage_Sense__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Voltage_Sense__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Voltage_Sense__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Voltage_Sense__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Voltage_Sense__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Voltage_Sense__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Voltage_Sense__PC, CYREG_PRT2_PC
.set Voltage_Sense__PC2, CYREG_PRT2_PC2
.set Voltage_Sense__PORT, 2
.set Voltage_Sense__PS, CYREG_PRT2_PS
.set Voltage_Sense__SHIFT, 3

/* Gate_Sense_Low */
.set Gate_Sense_Low__0__DM__MASK, 0x1C0
.set Gate_Sense_Low__0__DM__SHIFT, 6
.set Gate_Sense_Low__0__DR, CYREG_PRT2_DR
.set Gate_Sense_Low__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Gate_Sense_Low__0__HSIOM_MASK, 0x00000F00
.set Gate_Sense_Low__0__HSIOM_SHIFT, 8
.set Gate_Sense_Low__0__INTCFG, CYREG_PRT2_INTCFG
.set Gate_Sense_Low__0__INTSTAT, CYREG_PRT2_INTSTAT
.set Gate_Sense_Low__0__MASK, 0x04
.set Gate_Sense_Low__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Gate_Sense_Low__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Gate_Sense_Low__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Gate_Sense_Low__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Gate_Sense_Low__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Gate_Sense_Low__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Gate_Sense_Low__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Gate_Sense_Low__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Gate_Sense_Low__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Gate_Sense_Low__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Gate_Sense_Low__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Gate_Sense_Low__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Gate_Sense_Low__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Gate_Sense_Low__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Gate_Sense_Low__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Gate_Sense_Low__0__PC, CYREG_PRT2_PC
.set Gate_Sense_Low__0__PC2, CYREG_PRT2_PC2
.set Gate_Sense_Low__0__PORT, 2
.set Gate_Sense_Low__0__PS, CYREG_PRT2_PS
.set Gate_Sense_Low__0__SHIFT, 2
.set Gate_Sense_Low__DR, CYREG_PRT2_DR
.set Gate_Sense_Low__INTCFG, CYREG_PRT2_INTCFG
.set Gate_Sense_Low__INTSTAT, CYREG_PRT2_INTSTAT
.set Gate_Sense_Low__MASK, 0x04
.set Gate_Sense_Low__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Gate_Sense_Low__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Gate_Sense_Low__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Gate_Sense_Low__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Gate_Sense_Low__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Gate_Sense_Low__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Gate_Sense_Low__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Gate_Sense_Low__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Gate_Sense_Low__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Gate_Sense_Low__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Gate_Sense_Low__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Gate_Sense_Low__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Gate_Sense_Low__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Gate_Sense_Low__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Gate_Sense_Low__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Gate_Sense_Low__PC, CYREG_PRT2_PC
.set Gate_Sense_Low__PC2, CYREG_PRT2_PC2
.set Gate_Sense_Low__PORT, 2
.set Gate_Sense_Low__PS, CYREG_PRT2_PS
.set Gate_Sense_Low__SHIFT, 2

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 24000000
.set CYDEV_BCLK__HFCLK__KHZ, 24000
.set CYDEV_BCLK__HFCLK__MHZ, 24
.set CYDEV_BCLK__SYSCLK__HZ, 24000000
.set CYDEV_BCLK__SYSCLK__KHZ, 24000
.set CYDEV_BCLK__SYSCLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 4
.set CYDEV_CHIP_DIE_PSOC4A, 2
.set CYDEV_CHIP_DIE_PSOC5LP, 5
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x04A61193
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 2
.set CYDEV_CHIP_MEMBER_4D, 3
.set CYDEV_CHIP_MEMBER_5A, 4
.set CYDEV_CHIP_MEMBER_5B, 5
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4A
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_ES0, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowWithInfo
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_HEAP_SIZE, 0x000
.set CYDEV_PROJ_TYPE, 2
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0xFF
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA, 5
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD, 5
.set CYDEV_VDDD_MV, 5000
.set CYIPBLOCK_M0S8_CTBM_VERSION, 0
.set CYIPBLOCK_m0s8cpuss_VERSION, 0
.set CYIPBLOCK_m0s8csd_VERSION, 0
.set CYIPBLOCK_m0s8gpio2_VERSION, 0
.set CYIPBLOCK_m0s8hsiom4a_VERSION, 0
.set CYIPBLOCK_m0s8lcd_VERSION, 0
.set CYIPBLOCK_m0s8lpcomp_VERSION, 0
.set CYIPBLOCK_m0s8pclk_VERSION, 0
.set CYIPBLOCK_m0s8sar_VERSION, 0
.set CYIPBLOCK_m0s8scb_VERSION, 0
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 0
.set CYIPBLOCK_m0s8udbif_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 2
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
