
*** Running vivado
    with args -log Top_Sequential_model.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Top_Sequential_model.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Top_Sequential_model.tcl -notrace
Command: open_checkpoint {D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.runs/impl_1/Top_Sequential_model.dcp}

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 238.219 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1077 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:01:00 ; elapsed = 00:01:10 . Memory (MB): peak = 1948.523 ; gain = 1719.332
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1948.523 ; gain = 0.000

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 96096556

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.278 . Memory (MB): peak = 1948.523 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 114 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ebb062db

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 1948.523 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 60e82836

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 1948.523 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 93813b11

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 1948.523 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 93813b11

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 1948.523 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: bbdd09d6

Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 1948.523 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: bbdd09d6

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 1948.523 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1948.523 ; gain = 0.000
Ending Logic Optimization Task | Checksum: bbdd09d6

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 1948.523 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=14.809 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 206 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 10 newly gated: 0 Total Ports: 412
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 5861f838

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2331.605 ; gain = 0.000
Ending Power Optimization Task | Checksum: 5861f838

Time (s): cpu = 00:02:00 ; elapsed = 00:01:09 . Memory (MB): peak = 2331.605 ; gain = 383.082

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 771978bb

Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 2331.605 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 771978bb

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 2331.605 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:23 ; elapsed = 00:02:05 . Memory (MB): peak = 2331.605 ; gain = 383.082
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.runs/impl_1/Top_Sequential_model_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2331.605 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file Top_Sequential_model_drc_opted.rpt -pb Top_Sequential_model_drc_opted.pb -rpx Top_Sequential_model_drc_opted.rpx
Command: report_drc -file Top_Sequential_model_drc_opted.rpt -pb Top_Sequential_model_drc_opted.pb -rpx Top_Sequential_model_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/programs/Vivado/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.runs/impl_1/Top_Sequential_model_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2331.605 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.144 . Memory (MB): peak = 2331.605 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 471dc44b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.289 . Memory (MB): peak = 2331.605 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.145 . Memory (MB): peak = 2331.605 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'CU/Sum11_i_1' is driving clock pin of 5 registers. This could lead to large hold time violations. First few involved registers are:
	Dense/Sum11 {DSP48E1}
	Dense/Sum21 {DSP48E1}
	Dense/Sum31 {DSP48E1}
	Dense/Sum41 {DSP48E1}
	Dense/Sum51 {DSP48E1}
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a10df6f7

Time (s): cpu = 00:00:55 ; elapsed = 00:00:42 . Memory (MB): peak = 2331.605 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15c61c73c

Time (s): cpu = 00:02:24 ; elapsed = 00:01:59 . Memory (MB): peak = 2388.715 ; gain = 57.109

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15c61c73c

Time (s): cpu = 00:02:25 ; elapsed = 00:01:59 . Memory (MB): peak = 2388.715 ; gain = 57.109
Phase 1 Placer Initialization | Checksum: 15c61c73c

Time (s): cpu = 00:02:25 ; elapsed = 00:01:59 . Memory (MB): peak = 2388.715 ; gain = 57.109

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1591d9576

Time (s): cpu = 00:02:31 ; elapsed = 00:02:03 . Memory (MB): peak = 2388.715 ; gain = 57.109

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.126 . Memory (MB): peak = 2388.715 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1128843fb

Time (s): cpu = 00:04:00 ; elapsed = 00:03:06 . Memory (MB): peak = 2388.715 ; gain = 57.109
Phase 2 Global Placement | Checksum: 1cee4fae0

Time (s): cpu = 00:04:10 ; elapsed = 00:03:18 . Memory (MB): peak = 2388.715 ; gain = 57.109

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1cee4fae0

Time (s): cpu = 00:04:11 ; elapsed = 00:03:18 . Memory (MB): peak = 2388.715 ; gain = 57.109

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 9a9180a0

Time (s): cpu = 00:04:29 ; elapsed = 00:03:30 . Memory (MB): peak = 2388.715 ; gain = 57.109

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 9c1d5159

Time (s): cpu = 00:04:30 ; elapsed = 00:03:31 . Memory (MB): peak = 2388.715 ; gain = 57.109

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 9c1d5159

Time (s): cpu = 00:04:30 ; elapsed = 00:03:31 . Memory (MB): peak = 2388.715 ; gain = 57.109

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 134342744

Time (s): cpu = 00:04:41 ; elapsed = 00:03:41 . Memory (MB): peak = 2388.715 ; gain = 57.109

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 132edef4c

Time (s): cpu = 00:04:44 ; elapsed = 00:03:44 . Memory (MB): peak = 2388.715 ; gain = 57.109

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 132edef4c

Time (s): cpu = 00:04:44 ; elapsed = 00:03:44 . Memory (MB): peak = 2388.715 ; gain = 57.109
Phase 3 Detail Placement | Checksum: 132edef4c

Time (s): cpu = 00:04:44 ; elapsed = 00:03:45 . Memory (MB): peak = 2388.715 ; gain = 57.109

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 5fc3bedc

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 5fc3bedc

Time (s): cpu = 00:05:24 ; elapsed = 00:04:13 . Memory (MB): peak = 2388.715 ; gain = 57.109
INFO: [Place 30-746] Post Placement Timing Summary WNS=10.395. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 7a890b87

Time (s): cpu = 00:05:24 ; elapsed = 00:04:13 . Memory (MB): peak = 2388.715 ; gain = 57.109
Phase 4.1 Post Commit Optimization | Checksum: 7a890b87

Time (s): cpu = 00:05:25 ; elapsed = 00:04:14 . Memory (MB): peak = 2388.715 ; gain = 57.109

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 7a890b87

Time (s): cpu = 00:05:26 ; elapsed = 00:04:14 . Memory (MB): peak = 2388.715 ; gain = 57.109

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 7a890b87

Time (s): cpu = 00:05:26 ; elapsed = 00:04:15 . Memory (MB): peak = 2388.715 ; gain = 57.109

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 85a6f584

Time (s): cpu = 00:05:26 ; elapsed = 00:04:15 . Memory (MB): peak = 2388.715 ; gain = 57.109
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 85a6f584

Time (s): cpu = 00:05:26 ; elapsed = 00:04:15 . Memory (MB): peak = 2388.715 ; gain = 57.109
Ending Placer Task | Checksum: 2fe3719a

Time (s): cpu = 00:05:26 ; elapsed = 00:04:15 . Memory (MB): peak = 2388.715 ; gain = 57.109
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:33 ; elapsed = 00:04:19 . Memory (MB): peak = 2388.715 ; gain = 57.109
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2388.715 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.runs/impl_1/Top_Sequential_model_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2388.715 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file Top_Sequential_model_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.391 . Memory (MB): peak = 2388.715 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Top_Sequential_model_utilization_placed.rpt -pb Top_Sequential_model_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.967 . Memory (MB): peak = 2388.715 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Top_Sequential_model_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2388.715 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 1e88fd5a ConstDB: 0 ShapeSum: 115a7440 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 9a158d49

Time (s): cpu = 00:02:07 ; elapsed = 00:01:23 . Memory (MB): peak = 2599.402 ; gain = 210.688
Post Restoration Checksum: NetGraph: 272ee5ab NumContArr: 72e6a79e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 9a158d49

Time (s): cpu = 00:02:10 ; elapsed = 00:01:25 . Memory (MB): peak = 2599.402 ; gain = 210.688

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 9a158d49

Time (s): cpu = 00:02:10 ; elapsed = 00:01:26 . Memory (MB): peak = 2605.469 ; gain = 216.754

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 9a158d49

Time (s): cpu = 00:02:10 ; elapsed = 00:01:26 . Memory (MB): peak = 2605.469 ; gain = 216.754
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 24dc2a4e0

Time (s): cpu = 00:03:15 ; elapsed = 00:02:05 . Memory (MB): peak = 2711.684 ; gain = 322.969
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.449 | TNS=0.000  | WHS=-1.242 | THS=-677.625|

Phase 2 Router Initialization | Checksum: 201771043

Time (s): cpu = 00:03:34 ; elapsed = 00:02:16 . Memory (MB): peak = 2760.070 ; gain = 371.355

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 225761ead

Time (s): cpu = 00:04:23 ; elapsed = 00:02:45 . Memory (MB): peak = 2760.070 ; gain = 371.355

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 437
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.370  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1d0538764

Time (s): cpu = 00:05:05 ; elapsed = 00:03:08 . Memory (MB): peak = 2760.070 ; gain = 371.355
Phase 4 Rip-up And Reroute | Checksum: 1d0538764

Time (s): cpu = 00:05:05 ; elapsed = 00:03:08 . Memory (MB): peak = 2760.070 ; gain = 371.355

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1d0538764

Time (s): cpu = 00:05:05 ; elapsed = 00:03:08 . Memory (MB): peak = 2760.070 ; gain = 371.355

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d0538764

Time (s): cpu = 00:05:05 ; elapsed = 00:03:08 . Memory (MB): peak = 2760.070 ; gain = 371.355
Phase 5 Delay and Skew Optimization | Checksum: 1d0538764

Time (s): cpu = 00:05:06 ; elapsed = 00:03:08 . Memory (MB): peak = 2760.070 ; gain = 371.355

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 121a824a6

Time (s): cpu = 00:05:18 ; elapsed = 00:03:15 . Memory (MB): peak = 2760.070 ; gain = 371.355
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.370  | TNS=0.000  | WHS=0.068  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 121a824a6

Time (s): cpu = 00:05:18 ; elapsed = 00:03:15 . Memory (MB): peak = 2760.070 ; gain = 371.355
Phase 6 Post Hold Fix | Checksum: 121a824a6

Time (s): cpu = 00:05:18 ; elapsed = 00:03:15 . Memory (MB): peak = 2760.070 ; gain = 371.355

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.64626 %
  Global Horizontal Routing Utilization  = 5.24907 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1653ad0d7

Time (s): cpu = 00:05:31 ; elapsed = 00:03:24 . Memory (MB): peak = 2760.070 ; gain = 371.355

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1653ad0d7

Time (s): cpu = 00:05:31 ; elapsed = 00:03:24 . Memory (MB): peak = 2760.070 ; gain = 371.355

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 19ba2c16f

Time (s): cpu = 00:05:35 ; elapsed = 00:03:29 . Memory (MB): peak = 2760.070 ; gain = 371.355

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.370  | TNS=0.000  | WHS=0.068  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 19ba2c16f

Time (s): cpu = 00:05:36 ; elapsed = 00:03:30 . Memory (MB): peak = 2760.070 ; gain = 371.355
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:05:36 ; elapsed = 00:03:30 . Memory (MB): peak = 2760.070 ; gain = 371.355

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:44 ; elapsed = 00:03:34 . Memory (MB): peak = 2760.070 ; gain = 371.355
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 2760.070 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.runs/impl_1/Top_Sequential_model_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2760.070 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file Top_Sequential_model_drc_routed.rpt -pb Top_Sequential_model_drc_routed.pb -rpx Top_Sequential_model_drc_routed.rpx
Command: report_drc -file Top_Sequential_model_drc_routed.rpt -pb Top_Sequential_model_drc_routed.pb -rpx Top_Sequential_model_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.runs/impl_1/Top_Sequential_model_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 2760.070 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file Top_Sequential_model_methodology_drc_routed.rpt -pb Top_Sequential_model_methodology_drc_routed.pb -rpx Top_Sequential_model_methodology_drc_routed.rpx
Command: report_methodology -file Top_Sequential_model_methodology_drc_routed.rpt -pb Top_Sequential_model_methodology_drc_routed.pb -rpx Top_Sequential_model_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.runs/impl_1/Top_Sequential_model_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:01:42 ; elapsed = 00:00:57 . Memory (MB): peak = 2760.070 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file Top_Sequential_model_power_routed.rpt -pb Top_Sequential_model_power_summary_routed.pb -rpx Top_Sequential_model_power_routed.rpx
Command: report_power -file Top_Sequential_model_power_routed.rpt -pb Top_Sequential_model_power_summary_routed.pb -rpx Top_Sequential_model_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
88 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:12 ; elapsed = 00:00:43 . Memory (MB): peak = 2760.070 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file Top_Sequential_model_route_status.rpt -pb Top_Sequential_model_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Top_Sequential_model_timing_summary_routed.rpt -pb Top_Sequential_model_timing_summary_routed.pb -rpx Top_Sequential_model_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2760.070 ; gain = 0.000
INFO: [runtcl-4] Executing : report_incremental_reuse -file Top_Sequential_model_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file Top_Sequential_model_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 2760.070 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Top_Sequential_model_bus_skew_routed.rpt -pb Top_Sequential_model_bus_skew_routed.pb -rpx Top_Sequential_model_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Jun 11 12:19:55 2022...
