\hypertarget{group___s_m_a_r_t_c_a_r_d___exported___constants}{}\section{S\+M\+A\+R\+T\+C\+A\+RD Exported constants}
\label{group___s_m_a_r_t_c_a_r_d___exported___constants}\index{S\+M\+A\+R\+T\+C\+A\+R\+D Exported constants@{S\+M\+A\+R\+T\+C\+A\+R\+D Exported constants}}
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___s_m_a_r_t_c_a_r_d___error___code}{S\+M\+A\+R\+T\+C\+A\+R\+D Error Code}
\begin{DoxyCompactList}\small\item\em S\+M\+A\+R\+T\+C\+A\+RD Error Code. \end{DoxyCompactList}\item 
\hyperlink{group___s_m_a_r_t_c_a_r_d___word___length}{S\+M\+A\+R\+T\+C\+A\+R\+D Word Length}
\item 
\hyperlink{group___s_m_a_r_t_c_a_r_d___stop___bits}{S\+M\+A\+R\+T\+C\+A\+R\+D Number of Stop Bits}
\item 
\hyperlink{group___s_m_a_r_t_c_a_r_d___parity}{S\+M\+A\+R\+T\+C\+A\+R\+D Parity}
\item 
\hyperlink{group___s_m_a_r_t_c_a_r_d___mode}{S\+M\+A\+R\+T\+C\+A\+R\+D Mode}
\item 
\hyperlink{group___s_m_a_r_t_c_a_r_d___clock___polarity}{S\+M\+A\+R\+T\+C\+A\+R\+D Clock Polarity}
\item 
\hyperlink{group___s_m_a_r_t_c_a_r_d___clock___phase}{S\+M\+A\+R\+T\+C\+A\+R\+D Clock Phase}
\item 
\hyperlink{group___s_m_a_r_t_c_a_r_d___last___bit}{S\+M\+A\+R\+T\+C\+A\+R\+D Last Bit}
\item 
\hyperlink{group___smart_card___n_a_c_k___state}{S\+M\+A\+R\+T\+C\+A\+R\+D N\+A\+C\+K State}
\item 
\hyperlink{group___smart_card___d_m_a___requests}{S\+M\+A\+R\+T\+C\+A\+R\+D D\+M\+A requests}
\item 
\hyperlink{group___s_m_a_r_t_c_a_r_d___prescaler}{S\+M\+A\+R\+T\+C\+A\+R\+D Prescaler}
\item 
\hyperlink{group___smart_card___flags}{S\+M\+A\+R\+T\+C\+A\+R\+D Flags}
\item 
\hyperlink{group___smart_card___interrupt__definition}{S\+M\+A\+R\+T\+C\+A\+R\+D Interrupts Definition}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
