Library IEEE;
    use IEEE.std_logic_1164.all;
    entity dlat is
        port (D,clk:in std_logic;
            clr:in std_logic;
            q,qb:out std_logic);
        end dlat;
        architecture beh of dlat is
            begin
                dlat1: process (D,clk,clr)
                begin
                    if clr='1' then
                        q<='0';
                        qb<='0';
                        elsif clk = '1' then
                            q<=d;
                            qb<= not d;
                        end if;
                    end process dlat1;
                end beh;

-- D latch is a combinational logic circuit. 
-- Where the output follows the inputs if clear or reset signal is in an off state.
-- This latch has 2 inputs and 2 outputs.
