# do timerOto9_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying /opt/altera/13.0sp1/modelsim_ae/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /opt/altera/13.0sp1/modelsim_ae/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {/home/elisa.r/DLP/timer_display/timerOto9.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity timerOto9
# -- Compiling architecture ifsc1 of timerOto9
# 
vsim work.timeroto9(ifsc1)
# vsim work.timeroto9(ifsc1) 
# //  ModelSim ALTERA 10.1d Nov  2 2012 Linux 4.19.0-6-amd64
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.timeroto9(ifsc1)
add wave -position end  sim:/timeroto9/rst
add wave -position end  sim:/timeroto9/clk
add wave -position end  sim:/timeroto9/clk_out
add wave -position end  sim:/timeroto9/ssd_out
force -freeze sim:/timeroto9/rst 0 0
force -freeze sim:/timeroto9/clk 1 0, 0 {50 ps} -r 100
run
do tb_timer.do
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity timerOto9
# -- Compiling architecture ifsc1 of timerOto9
# vsim work.timeroto9(ifsc1) 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.timeroto9(ifsc1)
add wave -position end  sim:/timeroto9/clk_out
add wave -position end  sim:/timeroto9/q
do tb_timer.do
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity timerOto9
# -- Compiling architecture ifsc1 of timerOto9
# vsim work.timeroto9(ifsc1) 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.timeroto9(ifsc1)
do tb_timer.do
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity timerOto9
# -- Compiling architecture ifsc1 of timerOto9
# vsim work.timeroto9(ifsc1) 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.timeroto9(ifsc1)
do tb_timer50MHz.do
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity timerOto9
# -- Compiling architecture ifsc1 of timerOto9
# vsim work.timeroto9(ifsc1) 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.timeroto9(ifsc1)
do tb_timer10Hz.do
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity timerOto9
# -- Compiling architecture ifsc1 of timerOto9
# vsim work.timeroto9(ifsc1) 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.timeroto9(ifsc1)
