INFO-FLOW: Workspace D:/ViVado/projects/CSE237C_FinalProject/correlator_bank/optimized2/hls/solution1 opened at Wed Dec 01 11:07:42 -0800 2021
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Execute     set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: D:/ViVado/Vitis_HLS/2021.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/ViVado/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.061 sec.
Execute       source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/ViVado/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.109 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.189 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Command   ap_source done; 1.262 sec.
