verilator --lint-only --waiver-output /home/designer/shared/hdl_projects/capa_clasificacion/libreline/classifier_top/runs/RUN_2026-02-08_21-25-15/01-verilator-lint/_waivers_output.vlt --Wall --top-module classifier_top /home/designer/shared/hdl_projects/capa_clasificacion/libreline/classifier_top/runs/RUN_2026-02-08_21-25-15/01-verilator-lint/_deps.vlt --Wno-fatal --relative-includes --Werror-LATCH +define+PDK_ihp-sg13g2 +define+SCL_sg13g2_stdcell +define+__librelane__ +define+__pnr__ +define+USE_POWER_PINS /home/designer/shared/hdl_projects/capa_clasificacion/libreline/classifier_top/runs/RUN_2026-02-08_21-25-15/tmp/3a11153bc9c349f9a0af958cabd5d8e1.bb.v /home/designer/shared/hdl_projects/capa_clasificacion/libreline/classifier_top/runs/RUN_2026-02-08_21-25-15/tmp/cd922eb78a70448ba01d21eb633fffab.bb.v /home/designer/shared/hdl_projects/capa_clasificacion/libreline/classifier_top/src/classifier_top.v /home/designer/shared/hdl_projects/capa_clasificacion/libreline/classifier_top/src/classifier_mac_argmax_modular.v /home/designer/shared/hdl_projects/capa_clasificacion/libreline/classifier_top/src/mul_int4_int8_to_int12.v /home/designer/shared/hdl_projects/capa_clasificacion/libreline/classifier_top/src/add_int12_int20_to_int20.v /home/designer/shared/hdl_projects/capa_clasificacion/libreline/classifier_top/src/cmp_gt_int20.v /home/designer/shared/hdl_projects/capa_clasificacion/libreline/classifier_top/src/reg_int20_clr_load.v /home/designer/shared/hdl_projects/capa_clasificacion/libreline/classifier_top/src/reg_intN_clr_load.v
