
musynth-cm7_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08100000  08100000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004d8c  08100298  08100298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08105024  08105024  00006024  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0810505c  0810505c  0000605c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08105064  08105064  00006064  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08105068  08105068  00006068  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000010  10000000  0810506c  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000005e4  10000010  0810507c  00007010  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  100005f4  0810507c  000075f4  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00007010  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001674e  00000000  00000000  00007040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002979  00000000  00000000  0001d78e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001258  00000000  00000000  00020108  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000e43  00000000  00000000  00021360  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003aca1  00000000  00000000  000221a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00016cc0  00000000  00000000  0005ce44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001876b2  00000000  00000000  00073b04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001fb1b6  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004ed8  00000000  00000000  001fb1fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000005a  00000000  00000000  002000d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08100298 <__do_global_dtors_aux>:
 8100298:	b510      	push	{r4, lr}
 810029a:	4c05      	ldr	r4, [pc, #20]	@ (81002b0 <__do_global_dtors_aux+0x18>)
 810029c:	7823      	ldrb	r3, [r4, #0]
 810029e:	b933      	cbnz	r3, 81002ae <__do_global_dtors_aux+0x16>
 81002a0:	4b04      	ldr	r3, [pc, #16]	@ (81002b4 <__do_global_dtors_aux+0x1c>)
 81002a2:	b113      	cbz	r3, 81002aa <__do_global_dtors_aux+0x12>
 81002a4:	4804      	ldr	r0, [pc, #16]	@ (81002b8 <__do_global_dtors_aux+0x20>)
 81002a6:	f3af 8000 	nop.w
 81002aa:	2301      	movs	r3, #1
 81002ac:	7023      	strb	r3, [r4, #0]
 81002ae:	bd10      	pop	{r4, pc}
 81002b0:	10000010 	.word	0x10000010
 81002b4:	00000000 	.word	0x00000000
 81002b8:	0810500c 	.word	0x0810500c

081002bc <frame_dummy>:
 81002bc:	b508      	push	{r3, lr}
 81002be:	4b03      	ldr	r3, [pc, #12]	@ (81002cc <frame_dummy+0x10>)
 81002c0:	b11b      	cbz	r3, 81002ca <frame_dummy+0xe>
 81002c2:	4903      	ldr	r1, [pc, #12]	@ (81002d0 <frame_dummy+0x14>)
 81002c4:	4803      	ldr	r0, [pc, #12]	@ (81002d4 <frame_dummy+0x18>)
 81002c6:	f3af 8000 	nop.w
 81002ca:	bd08      	pop	{r3, pc}
 81002cc:	00000000 	.word	0x00000000
 81002d0:	10000014 	.word	0x10000014
 81002d4:	0810500c 	.word	0x0810500c

081002d8 <__aeabi_uldivmod>:
 81002d8:	b953      	cbnz	r3, 81002f0 <__aeabi_uldivmod+0x18>
 81002da:	b94a      	cbnz	r2, 81002f0 <__aeabi_uldivmod+0x18>
 81002dc:	2900      	cmp	r1, #0
 81002de:	bf08      	it	eq
 81002e0:	2800      	cmpeq	r0, #0
 81002e2:	bf1c      	itt	ne
 81002e4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 81002e8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 81002ec:	f000 b988 	b.w	8100600 <__aeabi_idiv0>
 81002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 81002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 81002f8:	f000 f806 	bl	8100308 <__udivmoddi4>
 81002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8100300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8100304:	b004      	add	sp, #16
 8100306:	4770      	bx	lr

08100308 <__udivmoddi4>:
 8100308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 810030c:	9d08      	ldr	r5, [sp, #32]
 810030e:	468e      	mov	lr, r1
 8100310:	4604      	mov	r4, r0
 8100312:	4688      	mov	r8, r1
 8100314:	2b00      	cmp	r3, #0
 8100316:	d14a      	bne.n	81003ae <__udivmoddi4+0xa6>
 8100318:	428a      	cmp	r2, r1
 810031a:	4617      	mov	r7, r2
 810031c:	d962      	bls.n	81003e4 <__udivmoddi4+0xdc>
 810031e:	fab2 f682 	clz	r6, r2
 8100322:	b14e      	cbz	r6, 8100338 <__udivmoddi4+0x30>
 8100324:	f1c6 0320 	rsb	r3, r6, #32
 8100328:	fa01 f806 	lsl.w	r8, r1, r6
 810032c:	fa20 f303 	lsr.w	r3, r0, r3
 8100330:	40b7      	lsls	r7, r6
 8100332:	ea43 0808 	orr.w	r8, r3, r8
 8100336:	40b4      	lsls	r4, r6
 8100338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 810033c:	fa1f fc87 	uxth.w	ip, r7
 8100340:	fbb8 f1fe 	udiv	r1, r8, lr
 8100344:	0c23      	lsrs	r3, r4, #16
 8100346:	fb0e 8811 	mls	r8, lr, r1, r8
 810034a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 810034e:	fb01 f20c 	mul.w	r2, r1, ip
 8100352:	429a      	cmp	r2, r3
 8100354:	d909      	bls.n	810036a <__udivmoddi4+0x62>
 8100356:	18fb      	adds	r3, r7, r3
 8100358:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 810035c:	f080 80ea 	bcs.w	8100534 <__udivmoddi4+0x22c>
 8100360:	429a      	cmp	r2, r3
 8100362:	f240 80e7 	bls.w	8100534 <__udivmoddi4+0x22c>
 8100366:	3902      	subs	r1, #2
 8100368:	443b      	add	r3, r7
 810036a:	1a9a      	subs	r2, r3, r2
 810036c:	b2a3      	uxth	r3, r4
 810036e:	fbb2 f0fe 	udiv	r0, r2, lr
 8100372:	fb0e 2210 	mls	r2, lr, r0, r2
 8100376:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 810037a:	fb00 fc0c 	mul.w	ip, r0, ip
 810037e:	459c      	cmp	ip, r3
 8100380:	d909      	bls.n	8100396 <__udivmoddi4+0x8e>
 8100382:	18fb      	adds	r3, r7, r3
 8100384:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8100388:	f080 80d6 	bcs.w	8100538 <__udivmoddi4+0x230>
 810038c:	459c      	cmp	ip, r3
 810038e:	f240 80d3 	bls.w	8100538 <__udivmoddi4+0x230>
 8100392:	443b      	add	r3, r7
 8100394:	3802      	subs	r0, #2
 8100396:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 810039a:	eba3 030c 	sub.w	r3, r3, ip
 810039e:	2100      	movs	r1, #0
 81003a0:	b11d      	cbz	r5, 81003aa <__udivmoddi4+0xa2>
 81003a2:	40f3      	lsrs	r3, r6
 81003a4:	2200      	movs	r2, #0
 81003a6:	e9c5 3200 	strd	r3, r2, [r5]
 81003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 81003ae:	428b      	cmp	r3, r1
 81003b0:	d905      	bls.n	81003be <__udivmoddi4+0xb6>
 81003b2:	b10d      	cbz	r5, 81003b8 <__udivmoddi4+0xb0>
 81003b4:	e9c5 0100 	strd	r0, r1, [r5]
 81003b8:	2100      	movs	r1, #0
 81003ba:	4608      	mov	r0, r1
 81003bc:	e7f5      	b.n	81003aa <__udivmoddi4+0xa2>
 81003be:	fab3 f183 	clz	r1, r3
 81003c2:	2900      	cmp	r1, #0
 81003c4:	d146      	bne.n	8100454 <__udivmoddi4+0x14c>
 81003c6:	4573      	cmp	r3, lr
 81003c8:	d302      	bcc.n	81003d0 <__udivmoddi4+0xc8>
 81003ca:	4282      	cmp	r2, r0
 81003cc:	f200 8105 	bhi.w	81005da <__udivmoddi4+0x2d2>
 81003d0:	1a84      	subs	r4, r0, r2
 81003d2:	eb6e 0203 	sbc.w	r2, lr, r3
 81003d6:	2001      	movs	r0, #1
 81003d8:	4690      	mov	r8, r2
 81003da:	2d00      	cmp	r5, #0
 81003dc:	d0e5      	beq.n	81003aa <__udivmoddi4+0xa2>
 81003de:	e9c5 4800 	strd	r4, r8, [r5]
 81003e2:	e7e2      	b.n	81003aa <__udivmoddi4+0xa2>
 81003e4:	2a00      	cmp	r2, #0
 81003e6:	f000 8090 	beq.w	810050a <__udivmoddi4+0x202>
 81003ea:	fab2 f682 	clz	r6, r2
 81003ee:	2e00      	cmp	r6, #0
 81003f0:	f040 80a4 	bne.w	810053c <__udivmoddi4+0x234>
 81003f4:	1a8a      	subs	r2, r1, r2
 81003f6:	0c03      	lsrs	r3, r0, #16
 81003f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 81003fc:	b280      	uxth	r0, r0
 81003fe:	b2bc      	uxth	r4, r7
 8100400:	2101      	movs	r1, #1
 8100402:	fbb2 fcfe 	udiv	ip, r2, lr
 8100406:	fb0e 221c 	mls	r2, lr, ip, r2
 810040a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 810040e:	fb04 f20c 	mul.w	r2, r4, ip
 8100412:	429a      	cmp	r2, r3
 8100414:	d907      	bls.n	8100426 <__udivmoddi4+0x11e>
 8100416:	18fb      	adds	r3, r7, r3
 8100418:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 810041c:	d202      	bcs.n	8100424 <__udivmoddi4+0x11c>
 810041e:	429a      	cmp	r2, r3
 8100420:	f200 80e0 	bhi.w	81005e4 <__udivmoddi4+0x2dc>
 8100424:	46c4      	mov	ip, r8
 8100426:	1a9b      	subs	r3, r3, r2
 8100428:	fbb3 f2fe 	udiv	r2, r3, lr
 810042c:	fb0e 3312 	mls	r3, lr, r2, r3
 8100430:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8100434:	fb02 f404 	mul.w	r4, r2, r4
 8100438:	429c      	cmp	r4, r3
 810043a:	d907      	bls.n	810044c <__udivmoddi4+0x144>
 810043c:	18fb      	adds	r3, r7, r3
 810043e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8100442:	d202      	bcs.n	810044a <__udivmoddi4+0x142>
 8100444:	429c      	cmp	r4, r3
 8100446:	f200 80ca 	bhi.w	81005de <__udivmoddi4+0x2d6>
 810044a:	4602      	mov	r2, r0
 810044c:	1b1b      	subs	r3, r3, r4
 810044e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8100452:	e7a5      	b.n	81003a0 <__udivmoddi4+0x98>
 8100454:	f1c1 0620 	rsb	r6, r1, #32
 8100458:	408b      	lsls	r3, r1
 810045a:	fa22 f706 	lsr.w	r7, r2, r6
 810045e:	431f      	orrs	r7, r3
 8100460:	fa0e f401 	lsl.w	r4, lr, r1
 8100464:	fa20 f306 	lsr.w	r3, r0, r6
 8100468:	fa2e fe06 	lsr.w	lr, lr, r6
 810046c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8100470:	4323      	orrs	r3, r4
 8100472:	fa00 f801 	lsl.w	r8, r0, r1
 8100476:	fa1f fc87 	uxth.w	ip, r7
 810047a:	fbbe f0f9 	udiv	r0, lr, r9
 810047e:	0c1c      	lsrs	r4, r3, #16
 8100480:	fb09 ee10 	mls	lr, r9, r0, lr
 8100484:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8100488:	fb00 fe0c 	mul.w	lr, r0, ip
 810048c:	45a6      	cmp	lr, r4
 810048e:	fa02 f201 	lsl.w	r2, r2, r1
 8100492:	d909      	bls.n	81004a8 <__udivmoddi4+0x1a0>
 8100494:	193c      	adds	r4, r7, r4
 8100496:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 810049a:	f080 809c 	bcs.w	81005d6 <__udivmoddi4+0x2ce>
 810049e:	45a6      	cmp	lr, r4
 81004a0:	f240 8099 	bls.w	81005d6 <__udivmoddi4+0x2ce>
 81004a4:	3802      	subs	r0, #2
 81004a6:	443c      	add	r4, r7
 81004a8:	eba4 040e 	sub.w	r4, r4, lr
 81004ac:	fa1f fe83 	uxth.w	lr, r3
 81004b0:	fbb4 f3f9 	udiv	r3, r4, r9
 81004b4:	fb09 4413 	mls	r4, r9, r3, r4
 81004b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 81004bc:	fb03 fc0c 	mul.w	ip, r3, ip
 81004c0:	45a4      	cmp	ip, r4
 81004c2:	d908      	bls.n	81004d6 <__udivmoddi4+0x1ce>
 81004c4:	193c      	adds	r4, r7, r4
 81004c6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 81004ca:	f080 8082 	bcs.w	81005d2 <__udivmoddi4+0x2ca>
 81004ce:	45a4      	cmp	ip, r4
 81004d0:	d97f      	bls.n	81005d2 <__udivmoddi4+0x2ca>
 81004d2:	3b02      	subs	r3, #2
 81004d4:	443c      	add	r4, r7
 81004d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 81004da:	eba4 040c 	sub.w	r4, r4, ip
 81004de:	fba0 ec02 	umull	lr, ip, r0, r2
 81004e2:	4564      	cmp	r4, ip
 81004e4:	4673      	mov	r3, lr
 81004e6:	46e1      	mov	r9, ip
 81004e8:	d362      	bcc.n	81005b0 <__udivmoddi4+0x2a8>
 81004ea:	d05f      	beq.n	81005ac <__udivmoddi4+0x2a4>
 81004ec:	b15d      	cbz	r5, 8100506 <__udivmoddi4+0x1fe>
 81004ee:	ebb8 0203 	subs.w	r2, r8, r3
 81004f2:	eb64 0409 	sbc.w	r4, r4, r9
 81004f6:	fa04 f606 	lsl.w	r6, r4, r6
 81004fa:	fa22 f301 	lsr.w	r3, r2, r1
 81004fe:	431e      	orrs	r6, r3
 8100500:	40cc      	lsrs	r4, r1
 8100502:	e9c5 6400 	strd	r6, r4, [r5]
 8100506:	2100      	movs	r1, #0
 8100508:	e74f      	b.n	81003aa <__udivmoddi4+0xa2>
 810050a:	fbb1 fcf2 	udiv	ip, r1, r2
 810050e:	0c01      	lsrs	r1, r0, #16
 8100510:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8100514:	b280      	uxth	r0, r0
 8100516:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 810051a:	463b      	mov	r3, r7
 810051c:	4638      	mov	r0, r7
 810051e:	463c      	mov	r4, r7
 8100520:	46b8      	mov	r8, r7
 8100522:	46be      	mov	lr, r7
 8100524:	2620      	movs	r6, #32
 8100526:	fbb1 f1f7 	udiv	r1, r1, r7
 810052a:	eba2 0208 	sub.w	r2, r2, r8
 810052e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8100532:	e766      	b.n	8100402 <__udivmoddi4+0xfa>
 8100534:	4601      	mov	r1, r0
 8100536:	e718      	b.n	810036a <__udivmoddi4+0x62>
 8100538:	4610      	mov	r0, r2
 810053a:	e72c      	b.n	8100396 <__udivmoddi4+0x8e>
 810053c:	f1c6 0220 	rsb	r2, r6, #32
 8100540:	fa2e f302 	lsr.w	r3, lr, r2
 8100544:	40b7      	lsls	r7, r6
 8100546:	40b1      	lsls	r1, r6
 8100548:	fa20 f202 	lsr.w	r2, r0, r2
 810054c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8100550:	430a      	orrs	r2, r1
 8100552:	fbb3 f8fe 	udiv	r8, r3, lr
 8100556:	b2bc      	uxth	r4, r7
 8100558:	fb0e 3318 	mls	r3, lr, r8, r3
 810055c:	0c11      	lsrs	r1, r2, #16
 810055e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8100562:	fb08 f904 	mul.w	r9, r8, r4
 8100566:	40b0      	lsls	r0, r6
 8100568:	4589      	cmp	r9, r1
 810056a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 810056e:	b280      	uxth	r0, r0
 8100570:	d93e      	bls.n	81005f0 <__udivmoddi4+0x2e8>
 8100572:	1879      	adds	r1, r7, r1
 8100574:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8100578:	d201      	bcs.n	810057e <__udivmoddi4+0x276>
 810057a:	4589      	cmp	r9, r1
 810057c:	d81f      	bhi.n	81005be <__udivmoddi4+0x2b6>
 810057e:	eba1 0109 	sub.w	r1, r1, r9
 8100582:	fbb1 f9fe 	udiv	r9, r1, lr
 8100586:	fb09 f804 	mul.w	r8, r9, r4
 810058a:	fb0e 1119 	mls	r1, lr, r9, r1
 810058e:	b292      	uxth	r2, r2
 8100590:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8100594:	4542      	cmp	r2, r8
 8100596:	d229      	bcs.n	81005ec <__udivmoddi4+0x2e4>
 8100598:	18ba      	adds	r2, r7, r2
 810059a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 810059e:	d2c4      	bcs.n	810052a <__udivmoddi4+0x222>
 81005a0:	4542      	cmp	r2, r8
 81005a2:	d2c2      	bcs.n	810052a <__udivmoddi4+0x222>
 81005a4:	f1a9 0102 	sub.w	r1, r9, #2
 81005a8:	443a      	add	r2, r7
 81005aa:	e7be      	b.n	810052a <__udivmoddi4+0x222>
 81005ac:	45f0      	cmp	r8, lr
 81005ae:	d29d      	bcs.n	81004ec <__udivmoddi4+0x1e4>
 81005b0:	ebbe 0302 	subs.w	r3, lr, r2
 81005b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 81005b8:	3801      	subs	r0, #1
 81005ba:	46e1      	mov	r9, ip
 81005bc:	e796      	b.n	81004ec <__udivmoddi4+0x1e4>
 81005be:	eba7 0909 	sub.w	r9, r7, r9
 81005c2:	4449      	add	r1, r9
 81005c4:	f1a8 0c02 	sub.w	ip, r8, #2
 81005c8:	fbb1 f9fe 	udiv	r9, r1, lr
 81005cc:	fb09 f804 	mul.w	r8, r9, r4
 81005d0:	e7db      	b.n	810058a <__udivmoddi4+0x282>
 81005d2:	4673      	mov	r3, lr
 81005d4:	e77f      	b.n	81004d6 <__udivmoddi4+0x1ce>
 81005d6:	4650      	mov	r0, sl
 81005d8:	e766      	b.n	81004a8 <__udivmoddi4+0x1a0>
 81005da:	4608      	mov	r0, r1
 81005dc:	e6fd      	b.n	81003da <__udivmoddi4+0xd2>
 81005de:	443b      	add	r3, r7
 81005e0:	3a02      	subs	r2, #2
 81005e2:	e733      	b.n	810044c <__udivmoddi4+0x144>
 81005e4:	f1ac 0c02 	sub.w	ip, ip, #2
 81005e8:	443b      	add	r3, r7
 81005ea:	e71c      	b.n	8100426 <__udivmoddi4+0x11e>
 81005ec:	4649      	mov	r1, r9
 81005ee:	e79c      	b.n	810052a <__udivmoddi4+0x222>
 81005f0:	eba1 0109 	sub.w	r1, r1, r9
 81005f4:	46c4      	mov	ip, r8
 81005f6:	fbb1 f9fe 	udiv	r9, r1, lr
 81005fa:	fb09 f804 	mul.w	r8, r9, r4
 81005fe:	e7c4      	b.n	810058a <__udivmoddi4+0x282>

08100600 <__aeabi_idiv0>:
 8100600:	4770      	bx	lr
 8100602:	bf00      	nop

08100604 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8100604:	b480      	push	{r7}
 8100606:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8100608:	4b09      	ldr	r3, [pc, #36]	@ (8100630 <SystemInit+0x2c>)
 810060a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 810060e:	4a08      	ldr	r2, [pc, #32]	@ (8100630 <SystemInit+0x2c>)
 8100610:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8100614:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8100618:	4b05      	ldr	r3, [pc, #20]	@ (8100630 <SystemInit+0x2c>)
 810061a:	691b      	ldr	r3, [r3, #16]
 810061c:	4a04      	ldr	r2, [pc, #16]	@ (8100630 <SystemInit+0x2c>)
 810061e:	f043 0310 	orr.w	r3, r3, #16
 8100622:	6113      	str	r3, [r2, #16]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8100624:	bf00      	nop
 8100626:	46bd      	mov	sp, r7
 8100628:	f85d 7b04 	ldr.w	r7, [sp], #4
 810062c:	4770      	bx	lr
 810062e:	bf00      	nop
 8100630:	e000ed00 	.word	0xe000ed00

08100634 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8100634:	b480      	push	{r7}
 8100636:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 8100638:	4b09      	ldr	r3, [pc, #36]	@ (8100660 <ExitRun0Mode+0x2c>)
 810063a:	68db      	ldr	r3, [r3, #12]
 810063c:	4a08      	ldr	r2, [pc, #32]	@ (8100660 <ExitRun0Mode+0x2c>)
 810063e:	f023 0302 	bic.w	r3, r3, #2
 8100642:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8100644:	bf00      	nop
 8100646:	4b06      	ldr	r3, [pc, #24]	@ (8100660 <ExitRun0Mode+0x2c>)
 8100648:	685b      	ldr	r3, [r3, #4]
 810064a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 810064e:	2b00      	cmp	r3, #0
 8100650:	d0f9      	beq.n	8100646 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8100652:	bf00      	nop
 8100654:	bf00      	nop
 8100656:	46bd      	mov	sp, r7
 8100658:	f85d 7b04 	ldr.w	r7, [sp], #4
 810065c:	4770      	bx	lr
 810065e:	bf00      	nop
 8100660:	58024800 	.word	0x58024800

08100664 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8100664:	b580      	push	{r7, lr}
 8100666:	b082      	sub	sp, #8
 8100668:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
#if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
  /*HW semaphore Clock enable*/
  __HAL_RCC_HSEM_CLK_ENABLE();
 810066a:	4b1e      	ldr	r3, [pc, #120]	@ (81006e4 <main+0x80>)
 810066c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100670:	4a1c      	ldr	r2, [pc, #112]	@ (81006e4 <main+0x80>)
 8100672:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8100676:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 810067a:	4b1a      	ldr	r3, [pc, #104]	@ (81006e4 <main+0x80>)
 810067c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100680:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8100684:	607b      	str	r3, [r7, #4]
 8100686:	687b      	ldr	r3, [r7, #4]
  /* Activate HSEM notification for Cortex-M4*/
  HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8100688:	2001      	movs	r0, #1
 810068a:	f000 fddd 	bl	8101248 <HAL_HSEM_ActivateNotification>
  /*
  Domain D2 goes to STOP mode (Cortex-M4 in deep-sleep) waiting for Cortex-M7 to
  perform system initialization (system clock config, external memory configuration.. )
  */
  HAL_PWREx_ClearPendingEvent();
 810068e:	f000 ff97 	bl	81015c0 <HAL_PWREx_ClearPendingEvent>
  HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE, PWR_D2_DOMAIN);
 8100692:	2201      	movs	r2, #1
 8100694:	2102      	movs	r1, #2
 8100696:	2000      	movs	r0, #0
 8100698:	f000 ff18 	bl	81014cc <HAL_PWREx_EnterSTOPMode>
  /* Clear HSEM flag */
  __HAL_HSEM_CLEAR_FLAG(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 810069c:	4b12      	ldr	r3, [pc, #72]	@ (81006e8 <main+0x84>)
 810069e:	681b      	ldr	r3, [r3, #0]
 81006a0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 81006a4:	2b70      	cmp	r3, #112	@ 0x70
 81006a6:	d108      	bne.n	81006ba <main+0x56>
 81006a8:	4b10      	ldr	r3, [pc, #64]	@ (81006ec <main+0x88>)
 81006aa:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 81006ae:	4a0f      	ldr	r2, [pc, #60]	@ (81006ec <main+0x88>)
 81006b0:	f043 0301 	orr.w	r3, r3, #1
 81006b4:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104
 81006b8:	e007      	b.n	81006ca <main+0x66>
 81006ba:	4b0c      	ldr	r3, [pc, #48]	@ (81006ec <main+0x88>)
 81006bc:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 81006c0:	4a0a      	ldr	r2, [pc, #40]	@ (81006ec <main+0x88>)
 81006c2:	f043 0301 	orr.w	r3, r3, #1
 81006c6:	f8c2 3114 	str.w	r3, [r2, #276]	@ 0x114
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 81006ca:	f000 fa3f 	bl	8100b4c <HAL_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 81006ce:	f000 f8b1 	bl	8100834 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 81006d2:	f000 f831 	bl	8100738 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 81006d6:	f000 f87b 	bl	81007d0 <MX_USB_OTG_FS_PCD_Init>
  MX_TIM14_Init();
 81006da:	f000 f809 	bl	81006f0 <MX_TIM14_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 81006de:	bf00      	nop
 81006e0:	e7fd      	b.n	81006de <main+0x7a>
 81006e2:	bf00      	nop
 81006e4:	58024400 	.word	0x58024400
 81006e8:	e000ed00 	.word	0xe000ed00
 81006ec:	58026400 	.word	0x58026400

081006f0 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 81006f0:	b580      	push	{r7, lr}
 81006f2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 81006f4:	4b0e      	ldr	r3, [pc, #56]	@ (8100730 <MX_TIM14_Init+0x40>)
 81006f6:	4a0f      	ldr	r2, [pc, #60]	@ (8100734 <MX_TIM14_Init+0x44>)
 81006f8:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 199;
 81006fa:	4b0d      	ldr	r3, [pc, #52]	@ (8100730 <MX_TIM14_Init+0x40>)
 81006fc:	22c7      	movs	r2, #199	@ 0xc7
 81006fe:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8100700:	4b0b      	ldr	r3, [pc, #44]	@ (8100730 <MX_TIM14_Init+0x40>)
 8100702:	2200      	movs	r2, #0
 8100704:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 65535;
 8100706:	4b0a      	ldr	r3, [pc, #40]	@ (8100730 <MX_TIM14_Init+0x40>)
 8100708:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 810070c:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 810070e:	4b08      	ldr	r3, [pc, #32]	@ (8100730 <MX_TIM14_Init+0x40>)
 8100710:	2200      	movs	r2, #0
 8100712:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8100714:	4b06      	ldr	r3, [pc, #24]	@ (8100730 <MX_TIM14_Init+0x40>)
 8100716:	2200      	movs	r2, #0
 8100718:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 810071a:	4805      	ldr	r0, [pc, #20]	@ (8100730 <MX_TIM14_Init+0x40>)
 810071c:	f002 ff72 	bl	8103604 <HAL_TIM_Base_Init>
 8100720:	4603      	mov	r3, r0
 8100722:	2b00      	cmp	r3, #0
 8100724:	d001      	beq.n	810072a <MX_TIM14_Init+0x3a>
  {
    Error_Handler();
 8100726:	f000 f8af 	bl	8100888 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 810072a:	bf00      	nop
 810072c:	bd80      	pop	{r7, pc}
 810072e:	bf00      	nop
 8100730:	1000002c 	.word	0x1000002c
 8100734:	40002000 	.word	0x40002000

08100738 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8100738:	b580      	push	{r7, lr}
 810073a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 810073c:	4b22      	ldr	r3, [pc, #136]	@ (81007c8 <MX_USART3_UART_Init+0x90>)
 810073e:	4a23      	ldr	r2, [pc, #140]	@ (81007cc <MX_USART3_UART_Init+0x94>)
 8100740:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8100742:	4b21      	ldr	r3, [pc, #132]	@ (81007c8 <MX_USART3_UART_Init+0x90>)
 8100744:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8100748:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 810074a:	4b1f      	ldr	r3, [pc, #124]	@ (81007c8 <MX_USART3_UART_Init+0x90>)
 810074c:	2200      	movs	r2, #0
 810074e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8100750:	4b1d      	ldr	r3, [pc, #116]	@ (81007c8 <MX_USART3_UART_Init+0x90>)
 8100752:	2200      	movs	r2, #0
 8100754:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8100756:	4b1c      	ldr	r3, [pc, #112]	@ (81007c8 <MX_USART3_UART_Init+0x90>)
 8100758:	2200      	movs	r2, #0
 810075a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 810075c:	4b1a      	ldr	r3, [pc, #104]	@ (81007c8 <MX_USART3_UART_Init+0x90>)
 810075e:	220c      	movs	r2, #12
 8100760:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8100762:	4b19      	ldr	r3, [pc, #100]	@ (81007c8 <MX_USART3_UART_Init+0x90>)
 8100764:	2200      	movs	r2, #0
 8100766:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8100768:	4b17      	ldr	r3, [pc, #92]	@ (81007c8 <MX_USART3_UART_Init+0x90>)
 810076a:	2200      	movs	r2, #0
 810076c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 810076e:	4b16      	ldr	r3, [pc, #88]	@ (81007c8 <MX_USART3_UART_Init+0x90>)
 8100770:	2200      	movs	r2, #0
 8100772:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8100774:	4b14      	ldr	r3, [pc, #80]	@ (81007c8 <MX_USART3_UART_Init+0x90>)
 8100776:	2200      	movs	r2, #0
 8100778:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 810077a:	4b13      	ldr	r3, [pc, #76]	@ (81007c8 <MX_USART3_UART_Init+0x90>)
 810077c:	2200      	movs	r2, #0
 810077e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8100780:	4811      	ldr	r0, [pc, #68]	@ (81007c8 <MX_USART3_UART_Init+0x90>)
 8100782:	f003 f837 	bl	81037f4 <HAL_UART_Init>
 8100786:	4603      	mov	r3, r0
 8100788:	2b00      	cmp	r3, #0
 810078a:	d001      	beq.n	8100790 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 810078c:	f000 f87c 	bl	8100888 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8100790:	2100      	movs	r1, #0
 8100792:	480d      	ldr	r0, [pc, #52]	@ (81007c8 <MX_USART3_UART_Init+0x90>)
 8100794:	f004 f83e 	bl	8104814 <HAL_UARTEx_SetTxFifoThreshold>
 8100798:	4603      	mov	r3, r0
 810079a:	2b00      	cmp	r3, #0
 810079c:	d001      	beq.n	81007a2 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 810079e:	f000 f873 	bl	8100888 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 81007a2:	2100      	movs	r1, #0
 81007a4:	4808      	ldr	r0, [pc, #32]	@ (81007c8 <MX_USART3_UART_Init+0x90>)
 81007a6:	f004 f873 	bl	8104890 <HAL_UARTEx_SetRxFifoThreshold>
 81007aa:	4603      	mov	r3, r0
 81007ac:	2b00      	cmp	r3, #0
 81007ae:	d001      	beq.n	81007b4 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 81007b0:	f000 f86a 	bl	8100888 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 81007b4:	4804      	ldr	r0, [pc, #16]	@ (81007c8 <MX_USART3_UART_Init+0x90>)
 81007b6:	f003 fff4 	bl	81047a2 <HAL_UARTEx_DisableFifoMode>
 81007ba:	4603      	mov	r3, r0
 81007bc:	2b00      	cmp	r3, #0
 81007be:	d001      	beq.n	81007c4 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 81007c0:	f000 f862 	bl	8100888 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 81007c4:	bf00      	nop
 81007c6:	bd80      	pop	{r7, pc}
 81007c8:	10000078 	.word	0x10000078
 81007cc:	40004800 	.word	0x40004800

081007d0 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 81007d0:	b580      	push	{r7, lr}
 81007d2:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 81007d4:	4b15      	ldr	r3, [pc, #84]	@ (810082c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 81007d6:	4a16      	ldr	r2, [pc, #88]	@ (8100830 <MX_USB_OTG_FS_PCD_Init+0x60>)
 81007d8:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 81007da:	4b14      	ldr	r3, [pc, #80]	@ (810082c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 81007dc:	2209      	movs	r2, #9
 81007de:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 81007e0:	4b12      	ldr	r3, [pc, #72]	@ (810082c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 81007e2:	2202      	movs	r2, #2
 81007e4:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 81007e6:	4b11      	ldr	r3, [pc, #68]	@ (810082c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 81007e8:	2200      	movs	r2, #0
 81007ea:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 81007ec:	4b0f      	ldr	r3, [pc, #60]	@ (810082c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 81007ee:	2202      	movs	r2, #2
 81007f0:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 81007f2:	4b0e      	ldr	r3, [pc, #56]	@ (810082c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 81007f4:	2201      	movs	r2, #1
 81007f6:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 81007f8:	4b0c      	ldr	r3, [pc, #48]	@ (810082c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 81007fa:	2200      	movs	r2, #0
 81007fc:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 81007fe:	4b0b      	ldr	r3, [pc, #44]	@ (810082c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8100800:	2200      	movs	r2, #0
 8100802:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 8100804:	4b09      	ldr	r3, [pc, #36]	@ (810082c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8100806:	2201      	movs	r2, #1
 8100808:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 810080a:	4b08      	ldr	r3, [pc, #32]	@ (810082c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 810080c:	2201      	movs	r2, #1
 810080e:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8100810:	4b06      	ldr	r3, [pc, #24]	@ (810082c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8100812:	2200      	movs	r2, #0
 8100814:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8100816:	4805      	ldr	r0, [pc, #20]	@ (810082c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8100818:	f000 fd28 	bl	810126c <HAL_PCD_Init>
 810081c:	4603      	mov	r3, r0
 810081e:	2b00      	cmp	r3, #0
 8100820:	d001      	beq.n	8100826 <MX_USB_OTG_FS_PCD_Init+0x56>
  {
    Error_Handler();
 8100822:	f000 f831 	bl	8100888 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8100826:	bf00      	nop
 8100828:	bd80      	pop	{r7, pc}
 810082a:	bf00      	nop
 810082c:	1000010c 	.word	0x1000010c
 8100830:	40080000 	.word	0x40080000

08100834 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8100834:	b480      	push	{r7}
 8100836:	b083      	sub	sp, #12
 8100838:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 810083a:	4b12      	ldr	r3, [pc, #72]	@ (8100884 <MX_GPIO_Init+0x50>)
 810083c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100840:	4a10      	ldr	r2, [pc, #64]	@ (8100884 <MX_GPIO_Init+0x50>)
 8100842:	f043 0308 	orr.w	r3, r3, #8
 8100846:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 810084a:	4b0e      	ldr	r3, [pc, #56]	@ (8100884 <MX_GPIO_Init+0x50>)
 810084c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100850:	f003 0308 	and.w	r3, r3, #8
 8100854:	607b      	str	r3, [r7, #4]
 8100856:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8100858:	4b0a      	ldr	r3, [pc, #40]	@ (8100884 <MX_GPIO_Init+0x50>)
 810085a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810085e:	4a09      	ldr	r2, [pc, #36]	@ (8100884 <MX_GPIO_Init+0x50>)
 8100860:	f043 0301 	orr.w	r3, r3, #1
 8100864:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8100868:	4b06      	ldr	r3, [pc, #24]	@ (8100884 <MX_GPIO_Init+0x50>)
 810086a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810086e:	f003 0301 	and.w	r3, r3, #1
 8100872:	603b      	str	r3, [r7, #0]
 8100874:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8100876:	bf00      	nop
 8100878:	370c      	adds	r7, #12
 810087a:	46bd      	mov	sp, r7
 810087c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100880:	4770      	bx	lr
 8100882:	bf00      	nop
 8100884:	58024400 	.word	0x58024400

08100888 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8100888:	b480      	push	{r7}
 810088a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 810088c:	b672      	cpsid	i
}
 810088e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8100890:	bf00      	nop
 8100892:	e7fd      	b.n	8100890 <Error_Handler+0x8>

08100894 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8100894:	b480      	push	{r7}
 8100896:	b083      	sub	sp, #12
 8100898:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 810089a:	4b0a      	ldr	r3, [pc, #40]	@ (81008c4 <HAL_MspInit+0x30>)
 810089c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 81008a0:	4a08      	ldr	r2, [pc, #32]	@ (81008c4 <HAL_MspInit+0x30>)
 81008a2:	f043 0302 	orr.w	r3, r3, #2
 81008a6:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 81008aa:	4b06      	ldr	r3, [pc, #24]	@ (81008c4 <HAL_MspInit+0x30>)
 81008ac:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 81008b0:	f003 0302 	and.w	r3, r3, #2
 81008b4:	607b      	str	r3, [r7, #4]
 81008b6:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 81008b8:	bf00      	nop
 81008ba:	370c      	adds	r7, #12
 81008bc:	46bd      	mov	sp, r7
 81008be:	f85d 7b04 	ldr.w	r7, [sp], #4
 81008c2:	4770      	bx	lr
 81008c4:	58024400 	.word	0x58024400

081008c8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 81008c8:	b480      	push	{r7}
 81008ca:	b085      	sub	sp, #20
 81008cc:	af00      	add	r7, sp, #0
 81008ce:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM14)
 81008d0:	687b      	ldr	r3, [r7, #4]
 81008d2:	681b      	ldr	r3, [r3, #0]
 81008d4:	4a0b      	ldr	r2, [pc, #44]	@ (8100904 <HAL_TIM_Base_MspInit+0x3c>)
 81008d6:	4293      	cmp	r3, r2
 81008d8:	d10e      	bne.n	81008f8 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM14_MspInit 0 */

    /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 81008da:	4b0b      	ldr	r3, [pc, #44]	@ (8100908 <HAL_TIM_Base_MspInit+0x40>)
 81008dc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 81008e0:	4a09      	ldr	r2, [pc, #36]	@ (8100908 <HAL_TIM_Base_MspInit+0x40>)
 81008e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 81008e6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 81008ea:	4b07      	ldr	r3, [pc, #28]	@ (8100908 <HAL_TIM_Base_MspInit+0x40>)
 81008ec:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 81008f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 81008f4:	60fb      	str	r3, [r7, #12]
 81008f6:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM14_MspInit 1 */

  }

}
 81008f8:	bf00      	nop
 81008fa:	3714      	adds	r7, #20
 81008fc:	46bd      	mov	sp, r7
 81008fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100902:	4770      	bx	lr
 8100904:	40002000 	.word	0x40002000
 8100908:	58024400 	.word	0x58024400

0810090c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 810090c:	b580      	push	{r7, lr}
 810090e:	b0ba      	sub	sp, #232	@ 0xe8
 8100910:	af00      	add	r7, sp, #0
 8100912:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8100914:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8100918:	2200      	movs	r2, #0
 810091a:	601a      	str	r2, [r3, #0]
 810091c:	605a      	str	r2, [r3, #4]
 810091e:	609a      	str	r2, [r3, #8]
 8100920:	60da      	str	r2, [r3, #12]
 8100922:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8100924:	f107 0310 	add.w	r3, r7, #16
 8100928:	22c0      	movs	r2, #192	@ 0xc0
 810092a:	2100      	movs	r1, #0
 810092c:	4618      	mov	r0, r3
 810092e:	f004 fb40 	bl	8104fb2 <memset>
  if(huart->Instance==USART3)
 8100932:	687b      	ldr	r3, [r7, #4]
 8100934:	681b      	ldr	r3, [r3, #0]
 8100936:	4a27      	ldr	r2, [pc, #156]	@ (81009d4 <HAL_UART_MspInit+0xc8>)
 8100938:	4293      	cmp	r3, r2
 810093a:	d146      	bne.n	81009ca <HAL_UART_MspInit+0xbe>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 810093c:	f04f 0202 	mov.w	r2, #2
 8100940:	f04f 0300 	mov.w	r3, #0
 8100944:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8100948:	2300      	movs	r3, #0
 810094a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 810094e:	f107 0310 	add.w	r3, r7, #16
 8100952:	4618      	mov	r0, r3
 8100954:	f001 f82a 	bl	81019ac <HAL_RCCEx_PeriphCLKConfig>
 8100958:	4603      	mov	r3, r0
 810095a:	2b00      	cmp	r3, #0
 810095c:	d001      	beq.n	8100962 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 810095e:	f7ff ff93 	bl	8100888 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8100962:	4b1d      	ldr	r3, [pc, #116]	@ (81009d8 <HAL_UART_MspInit+0xcc>)
 8100964:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8100968:	4a1b      	ldr	r2, [pc, #108]	@ (81009d8 <HAL_UART_MspInit+0xcc>)
 810096a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 810096e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8100972:	4b19      	ldr	r3, [pc, #100]	@ (81009d8 <HAL_UART_MspInit+0xcc>)
 8100974:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8100978:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 810097c:	60fb      	str	r3, [r7, #12]
 810097e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8100980:	4b15      	ldr	r3, [pc, #84]	@ (81009d8 <HAL_UART_MspInit+0xcc>)
 8100982:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100986:	4a14      	ldr	r2, [pc, #80]	@ (81009d8 <HAL_UART_MspInit+0xcc>)
 8100988:	f043 0308 	orr.w	r3, r3, #8
 810098c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8100990:	4b11      	ldr	r3, [pc, #68]	@ (81009d8 <HAL_UART_MspInit+0xcc>)
 8100992:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100996:	f003 0308 	and.w	r3, r3, #8
 810099a:	60bb      	str	r3, [r7, #8]
 810099c:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 810099e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 81009a2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81009a6:	2302      	movs	r3, #2
 81009a8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81009ac:	2300      	movs	r3, #0
 81009ae:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81009b2:	2300      	movs	r3, #0
 81009b4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 81009b8:	2307      	movs	r3, #7
 81009ba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 81009be:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 81009c2:	4619      	mov	r1, r3
 81009c4:	4805      	ldr	r0, [pc, #20]	@ (81009dc <HAL_UART_MspInit+0xd0>)
 81009c6:	f000 fa8f 	bl	8100ee8 <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 81009ca:	bf00      	nop
 81009cc:	37e8      	adds	r7, #232	@ 0xe8
 81009ce:	46bd      	mov	sp, r7
 81009d0:	bd80      	pop	{r7, pc}
 81009d2:	bf00      	nop
 81009d4:	40004800 	.word	0x40004800
 81009d8:	58024400 	.word	0x58024400
 81009dc:	58020c00 	.word	0x58020c00

081009e0 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 81009e0:	b580      	push	{r7, lr}
 81009e2:	b08a      	sub	sp, #40	@ 0x28
 81009e4:	af00      	add	r7, sp, #0
 81009e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 81009e8:	f107 0314 	add.w	r3, r7, #20
 81009ec:	2200      	movs	r2, #0
 81009ee:	601a      	str	r2, [r3, #0]
 81009f0:	605a      	str	r2, [r3, #4]
 81009f2:	609a      	str	r2, [r3, #8]
 81009f4:	60da      	str	r2, [r3, #12]
 81009f6:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 81009f8:	687b      	ldr	r3, [r7, #4]
 81009fa:	681b      	ldr	r3, [r3, #0]
 81009fc:	4a22      	ldr	r2, [pc, #136]	@ (8100a88 <HAL_PCD_MspInit+0xa8>)
 81009fe:	4293      	cmp	r3, r2
 8100a00:	d13d      	bne.n	8100a7e <HAL_PCD_MspInit+0x9e>

    /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8100a02:	f000 fdeb 	bl	81015dc <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8100a06:	4b21      	ldr	r3, [pc, #132]	@ (8100a8c <HAL_PCD_MspInit+0xac>)
 8100a08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100a0c:	4a1f      	ldr	r2, [pc, #124]	@ (8100a8c <HAL_PCD_MspInit+0xac>)
 8100a0e:	f043 0301 	orr.w	r3, r3, #1
 8100a12:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8100a16:	4b1d      	ldr	r3, [pc, #116]	@ (8100a8c <HAL_PCD_MspInit+0xac>)
 8100a18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100a1c:	f003 0301 	and.w	r3, r3, #1
 8100a20:	613b      	str	r3, [r7, #16]
 8100a22:	693b      	ldr	r3, [r7, #16]
    PA8     ------> USB_OTG_FS_SOF
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 8100a24:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 8100a28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8100a2a:	2302      	movs	r3, #2
 8100a2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100a2e:	2300      	movs	r3, #0
 8100a30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8100a32:	2300      	movs	r3, #0
 8100a34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8100a36:	230a      	movs	r3, #10
 8100a38:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8100a3a:	f107 0314 	add.w	r3, r7, #20
 8100a3e:	4619      	mov	r1, r3
 8100a40:	4813      	ldr	r0, [pc, #76]	@ (8100a90 <HAL_PCD_MspInit+0xb0>)
 8100a42:	f000 fa51 	bl	8100ee8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8100a46:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8100a4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8100a4c:	2300      	movs	r3, #0
 8100a4e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100a50:	2300      	movs	r3, #0
 8100a52:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8100a54:	f107 0314 	add.w	r3, r7, #20
 8100a58:	4619      	mov	r1, r3
 8100a5a:	480d      	ldr	r0, [pc, #52]	@ (8100a90 <HAL_PCD_MspInit+0xb0>)
 8100a5c:	f000 fa44 	bl	8100ee8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8100a60:	4b0a      	ldr	r3, [pc, #40]	@ (8100a8c <HAL_PCD_MspInit+0xac>)
 8100a62:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8100a66:	4a09      	ldr	r2, [pc, #36]	@ (8100a8c <HAL_PCD_MspInit+0xac>)
 8100a68:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8100a6c:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8100a70:	4b06      	ldr	r3, [pc, #24]	@ (8100a8c <HAL_PCD_MspInit+0xac>)
 8100a72:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8100a76:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8100a7a:	60fb      	str	r3, [r7, #12]
 8100a7c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8100a7e:	bf00      	nop
 8100a80:	3728      	adds	r7, #40	@ 0x28
 8100a82:	46bd      	mov	sp, r7
 8100a84:	bd80      	pop	{r7, pc}
 8100a86:	bf00      	nop
 8100a88:	40080000 	.word	0x40080000
 8100a8c:	58024400 	.word	0x58024400
 8100a90:	58020000 	.word	0x58020000

08100a94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8100a94:	b480      	push	{r7}
 8100a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8100a98:	bf00      	nop
 8100a9a:	e7fd      	b.n	8100a98 <NMI_Handler+0x4>

08100a9c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8100a9c:	b480      	push	{r7}
 8100a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8100aa0:	bf00      	nop
 8100aa2:	e7fd      	b.n	8100aa0 <HardFault_Handler+0x4>

08100aa4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8100aa4:	b480      	push	{r7}
 8100aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8100aa8:	bf00      	nop
 8100aaa:	e7fd      	b.n	8100aa8 <MemManage_Handler+0x4>

08100aac <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8100aac:	b480      	push	{r7}
 8100aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8100ab0:	bf00      	nop
 8100ab2:	e7fd      	b.n	8100ab0 <BusFault_Handler+0x4>

08100ab4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8100ab4:	b480      	push	{r7}
 8100ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8100ab8:	bf00      	nop
 8100aba:	e7fd      	b.n	8100ab8 <UsageFault_Handler+0x4>

08100abc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8100abc:	b480      	push	{r7}
 8100abe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8100ac0:	bf00      	nop
 8100ac2:	46bd      	mov	sp, r7
 8100ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100ac8:	4770      	bx	lr

08100aca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8100aca:	b480      	push	{r7}
 8100acc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8100ace:	bf00      	nop
 8100ad0:	46bd      	mov	sp, r7
 8100ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100ad6:	4770      	bx	lr

08100ad8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8100ad8:	b480      	push	{r7}
 8100ada:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8100adc:	bf00      	nop
 8100ade:	46bd      	mov	sp, r7
 8100ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100ae4:	4770      	bx	lr

08100ae6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8100ae6:	b580      	push	{r7, lr}
 8100ae8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8100aea:	f000 f8c3 	bl	8100c74 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8100aee:	bf00      	nop
 8100af0:	bd80      	pop	{r7, pc}
	...

08100af4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8100af4:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8100b30 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8100af8:	f7ff fd9c 	bl	8100634 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8100afc:	f7ff fd82 	bl	8100604 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8100b00:	480c      	ldr	r0, [pc, #48]	@ (8100b34 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8100b02:	490d      	ldr	r1, [pc, #52]	@ (8100b38 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8100b04:	4a0d      	ldr	r2, [pc, #52]	@ (8100b3c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8100b06:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8100b08:	e002      	b.n	8100b10 <LoopCopyDataInit>

08100b0a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8100b0a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8100b0c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8100b0e:	3304      	adds	r3, #4

08100b10 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8100b10:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8100b12:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8100b14:	d3f9      	bcc.n	8100b0a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8100b16:	4a0a      	ldr	r2, [pc, #40]	@ (8100b40 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8100b18:	4c0a      	ldr	r4, [pc, #40]	@ (8100b44 <LoopFillZerobss+0x22>)
  movs r3, #0
 8100b1a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8100b1c:	e001      	b.n	8100b22 <LoopFillZerobss>

08100b1e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8100b1e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8100b20:	3204      	adds	r2, #4

08100b22 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8100b22:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8100b24:	d3fb      	bcc.n	8100b1e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8100b26:	f004 fa4d 	bl	8104fc4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8100b2a:	f7ff fd9b 	bl	8100664 <main>
  bx  lr
 8100b2e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8100b30:	10048000 	.word	0x10048000
  ldr r0, =_sdata
 8100b34:	10000000 	.word	0x10000000
  ldr r1, =_edata
 8100b38:	10000010 	.word	0x10000010
  ldr r2, =_sidata
 8100b3c:	0810506c 	.word	0x0810506c
  ldr r2, =_sbss
 8100b40:	10000010 	.word	0x10000010
  ldr r4, =_ebss
 8100b44:	100005f4 	.word	0x100005f4

08100b48 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8100b48:	e7fe      	b.n	8100b48 <ADC3_IRQHandler>
	...

08100b4c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8100b4c:	b580      	push	{r7, lr}
 8100b4e:	b082      	sub	sp, #8
 8100b50:	af00      	add	r7, sp, #0

uint32_t common_system_clock;

#if defined(DUAL_CORE) && defined(CORE_CM4)
   /* Configure Cortex-M4 Instruction cache through ART accelerator */
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 8100b52:	4b28      	ldr	r3, [pc, #160]	@ (8100bf4 <HAL_Init+0xa8>)
 8100b54:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8100b58:	4a26      	ldr	r2, [pc, #152]	@ (8100bf4 <HAL_Init+0xa8>)
 8100b5a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8100b5e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8100b62:	4b24      	ldr	r3, [pc, #144]	@ (8100bf4 <HAL_Init+0xa8>)
 8100b64:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8100b68:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8100b6c:	603b      	str	r3, [r7, #0]
 8100b6e:	683b      	ldr	r3, [r7, #0]
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 8100b70:	4b21      	ldr	r3, [pc, #132]	@ (8100bf8 <HAL_Init+0xac>)
 8100b72:	681b      	ldr	r3, [r3, #0]
 8100b74:	f423 237f 	bic.w	r3, r3, #1044480	@ 0xff000
 8100b78:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8100b7c:	4a1e      	ldr	r2, [pc, #120]	@ (8100bf8 <HAL_Init+0xac>)
 8100b7e:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8100b82:	6013      	str	r3, [r2, #0]
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
 8100b84:	4b1c      	ldr	r3, [pc, #112]	@ (8100bf8 <HAL_Init+0xac>)
 8100b86:	681b      	ldr	r3, [r3, #0]
 8100b88:	4a1b      	ldr	r2, [pc, #108]	@ (8100bf8 <HAL_Init+0xac>)
 8100b8a:	f043 0301 	orr.w	r3, r3, #1
 8100b8e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8100b90:	2003      	movs	r0, #3
 8100b92:	f000 f965 	bl	8100e60 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8100b96:	f000 fd31 	bl	81015fc <HAL_RCC_GetSysClockFreq>
 8100b9a:	4602      	mov	r2, r0
 8100b9c:	4b15      	ldr	r3, [pc, #84]	@ (8100bf4 <HAL_Init+0xa8>)
 8100b9e:	699b      	ldr	r3, [r3, #24]
 8100ba0:	0a1b      	lsrs	r3, r3, #8
 8100ba2:	f003 030f 	and.w	r3, r3, #15
 8100ba6:	4915      	ldr	r1, [pc, #84]	@ (8100bfc <HAL_Init+0xb0>)
 8100ba8:	5ccb      	ldrb	r3, [r1, r3]
 8100baa:	f003 031f 	and.w	r3, r3, #31
 8100bae:	fa22 f303 	lsr.w	r3, r2, r3
 8100bb2:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8100bb4:	4b0f      	ldr	r3, [pc, #60]	@ (8100bf4 <HAL_Init+0xa8>)
 8100bb6:	699b      	ldr	r3, [r3, #24]
 8100bb8:	f003 030f 	and.w	r3, r3, #15
 8100bbc:	4a0f      	ldr	r2, [pc, #60]	@ (8100bfc <HAL_Init+0xb0>)
 8100bbe:	5cd3      	ldrb	r3, [r2, r3]
 8100bc0:	f003 031f 	and.w	r3, r3, #31
 8100bc4:	687a      	ldr	r2, [r7, #4]
 8100bc6:	fa22 f303 	lsr.w	r3, r2, r3
 8100bca:	4a0d      	ldr	r2, [pc, #52]	@ (8100c00 <HAL_Init+0xb4>)
 8100bcc:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8100bce:	4b0c      	ldr	r3, [pc, #48]	@ (8100c00 <HAL_Init+0xb4>)
 8100bd0:	681b      	ldr	r3, [r3, #0]
 8100bd2:	4a0c      	ldr	r2, [pc, #48]	@ (8100c04 <HAL_Init+0xb8>)
 8100bd4:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8100bd6:	200f      	movs	r0, #15
 8100bd8:	f000 f816 	bl	8100c08 <HAL_InitTick>
 8100bdc:	4603      	mov	r3, r0
 8100bde:	2b00      	cmp	r3, #0
 8100be0:	d001      	beq.n	8100be6 <HAL_Init+0x9a>
  {
    return HAL_ERROR;
 8100be2:	2301      	movs	r3, #1
 8100be4:	e002      	b.n	8100bec <HAL_Init+0xa0>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8100be6:	f7ff fe55 	bl	8100894 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8100bea:	2300      	movs	r3, #0
}
 8100bec:	4618      	mov	r0, r3
 8100bee:	3708      	adds	r7, #8
 8100bf0:	46bd      	mov	sp, r7
 8100bf2:	bd80      	pop	{r7, pc}
 8100bf4:	58024400 	.word	0x58024400
 8100bf8:	40024400 	.word	0x40024400
 8100bfc:	08105024 	.word	0x08105024
 8100c00:	10000004 	.word	0x10000004
 8100c04:	10000000 	.word	0x10000000

08100c08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8100c08:	b580      	push	{r7, lr}
 8100c0a:	b082      	sub	sp, #8
 8100c0c:	af00      	add	r7, sp, #0
 8100c0e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8100c10:	4b15      	ldr	r3, [pc, #84]	@ (8100c68 <HAL_InitTick+0x60>)
 8100c12:	781b      	ldrb	r3, [r3, #0]
 8100c14:	2b00      	cmp	r3, #0
 8100c16:	d101      	bne.n	8100c1c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8100c18:	2301      	movs	r3, #1
 8100c1a:	e021      	b.n	8100c60 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8100c1c:	4b13      	ldr	r3, [pc, #76]	@ (8100c6c <HAL_InitTick+0x64>)
 8100c1e:	681a      	ldr	r2, [r3, #0]
 8100c20:	4b11      	ldr	r3, [pc, #68]	@ (8100c68 <HAL_InitTick+0x60>)
 8100c22:	781b      	ldrb	r3, [r3, #0]
 8100c24:	4619      	mov	r1, r3
 8100c26:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8100c2a:	fbb3 f3f1 	udiv	r3, r3, r1
 8100c2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8100c32:	4618      	mov	r0, r3
 8100c34:	f000 f939 	bl	8100eaa <HAL_SYSTICK_Config>
 8100c38:	4603      	mov	r3, r0
 8100c3a:	2b00      	cmp	r3, #0
 8100c3c:	d001      	beq.n	8100c42 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8100c3e:	2301      	movs	r3, #1
 8100c40:	e00e      	b.n	8100c60 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8100c42:	687b      	ldr	r3, [r7, #4]
 8100c44:	2b0f      	cmp	r3, #15
 8100c46:	d80a      	bhi.n	8100c5e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8100c48:	2200      	movs	r2, #0
 8100c4a:	6879      	ldr	r1, [r7, #4]
 8100c4c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8100c50:	f000 f911 	bl	8100e76 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8100c54:	4a06      	ldr	r2, [pc, #24]	@ (8100c70 <HAL_InitTick+0x68>)
 8100c56:	687b      	ldr	r3, [r7, #4]
 8100c58:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8100c5a:	2300      	movs	r3, #0
 8100c5c:	e000      	b.n	8100c60 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8100c5e:	2301      	movs	r3, #1
}
 8100c60:	4618      	mov	r0, r3
 8100c62:	3708      	adds	r7, #8
 8100c64:	46bd      	mov	sp, r7
 8100c66:	bd80      	pop	{r7, pc}
 8100c68:	1000000c 	.word	0x1000000c
 8100c6c:	10000000 	.word	0x10000000
 8100c70:	10000008 	.word	0x10000008

08100c74 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8100c74:	b480      	push	{r7}
 8100c76:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8100c78:	4b06      	ldr	r3, [pc, #24]	@ (8100c94 <HAL_IncTick+0x20>)
 8100c7a:	781b      	ldrb	r3, [r3, #0]
 8100c7c:	461a      	mov	r2, r3
 8100c7e:	4b06      	ldr	r3, [pc, #24]	@ (8100c98 <HAL_IncTick+0x24>)
 8100c80:	681b      	ldr	r3, [r3, #0]
 8100c82:	4413      	add	r3, r2
 8100c84:	4a04      	ldr	r2, [pc, #16]	@ (8100c98 <HAL_IncTick+0x24>)
 8100c86:	6013      	str	r3, [r2, #0]
}
 8100c88:	bf00      	nop
 8100c8a:	46bd      	mov	sp, r7
 8100c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100c90:	4770      	bx	lr
 8100c92:	bf00      	nop
 8100c94:	1000000c 	.word	0x1000000c
 8100c98:	100005f0 	.word	0x100005f0

08100c9c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8100c9c:	b480      	push	{r7}
 8100c9e:	af00      	add	r7, sp, #0
  return uwTick;
 8100ca0:	4b03      	ldr	r3, [pc, #12]	@ (8100cb0 <HAL_GetTick+0x14>)
 8100ca2:	681b      	ldr	r3, [r3, #0]
}
 8100ca4:	4618      	mov	r0, r3
 8100ca6:	46bd      	mov	sp, r7
 8100ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100cac:	4770      	bx	lr
 8100cae:	bf00      	nop
 8100cb0:	100005f0 	.word	0x100005f0

08100cb4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8100cb4:	b580      	push	{r7, lr}
 8100cb6:	b084      	sub	sp, #16
 8100cb8:	af00      	add	r7, sp, #0
 8100cba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8100cbc:	f7ff ffee 	bl	8100c9c <HAL_GetTick>
 8100cc0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8100cc2:	687b      	ldr	r3, [r7, #4]
 8100cc4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8100cc6:	68fb      	ldr	r3, [r7, #12]
 8100cc8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8100ccc:	d005      	beq.n	8100cda <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8100cce:	4b0a      	ldr	r3, [pc, #40]	@ (8100cf8 <HAL_Delay+0x44>)
 8100cd0:	781b      	ldrb	r3, [r3, #0]
 8100cd2:	461a      	mov	r2, r3
 8100cd4:	68fb      	ldr	r3, [r7, #12]
 8100cd6:	4413      	add	r3, r2
 8100cd8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8100cda:	bf00      	nop
 8100cdc:	f7ff ffde 	bl	8100c9c <HAL_GetTick>
 8100ce0:	4602      	mov	r2, r0
 8100ce2:	68bb      	ldr	r3, [r7, #8]
 8100ce4:	1ad3      	subs	r3, r2, r3
 8100ce6:	68fa      	ldr	r2, [r7, #12]
 8100ce8:	429a      	cmp	r2, r3
 8100cea:	d8f7      	bhi.n	8100cdc <HAL_Delay+0x28>
  {
  }
}
 8100cec:	bf00      	nop
 8100cee:	bf00      	nop
 8100cf0:	3710      	adds	r7, #16
 8100cf2:	46bd      	mov	sp, r7
 8100cf4:	bd80      	pop	{r7, pc}
 8100cf6:	bf00      	nop
 8100cf8:	1000000c 	.word	0x1000000c

08100cfc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8100cfc:	b480      	push	{r7}
 8100cfe:	b085      	sub	sp, #20
 8100d00:	af00      	add	r7, sp, #0
 8100d02:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8100d04:	687b      	ldr	r3, [r7, #4]
 8100d06:	f003 0307 	and.w	r3, r3, #7
 8100d0a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8100d0c:	4b0c      	ldr	r3, [pc, #48]	@ (8100d40 <__NVIC_SetPriorityGrouping+0x44>)
 8100d0e:	68db      	ldr	r3, [r3, #12]
 8100d10:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8100d12:	68ba      	ldr	r2, [r7, #8]
 8100d14:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8100d18:	4013      	ands	r3, r2
 8100d1a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8100d1c:	68fb      	ldr	r3, [r7, #12]
 8100d1e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8100d20:	68bb      	ldr	r3, [r7, #8]
 8100d22:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8100d24:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8100d28:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8100d2c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8100d2e:	4a04      	ldr	r2, [pc, #16]	@ (8100d40 <__NVIC_SetPriorityGrouping+0x44>)
 8100d30:	68bb      	ldr	r3, [r7, #8]
 8100d32:	60d3      	str	r3, [r2, #12]
}
 8100d34:	bf00      	nop
 8100d36:	3714      	adds	r7, #20
 8100d38:	46bd      	mov	sp, r7
 8100d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100d3e:	4770      	bx	lr
 8100d40:	e000ed00 	.word	0xe000ed00

08100d44 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8100d44:	b480      	push	{r7}
 8100d46:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8100d48:	4b04      	ldr	r3, [pc, #16]	@ (8100d5c <__NVIC_GetPriorityGrouping+0x18>)
 8100d4a:	68db      	ldr	r3, [r3, #12]
 8100d4c:	0a1b      	lsrs	r3, r3, #8
 8100d4e:	f003 0307 	and.w	r3, r3, #7
}
 8100d52:	4618      	mov	r0, r3
 8100d54:	46bd      	mov	sp, r7
 8100d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100d5a:	4770      	bx	lr
 8100d5c:	e000ed00 	.word	0xe000ed00

08100d60 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8100d60:	b480      	push	{r7}
 8100d62:	b083      	sub	sp, #12
 8100d64:	af00      	add	r7, sp, #0
 8100d66:	4603      	mov	r3, r0
 8100d68:	6039      	str	r1, [r7, #0]
 8100d6a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8100d6c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8100d70:	2b00      	cmp	r3, #0
 8100d72:	db0a      	blt.n	8100d8a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8100d74:	683b      	ldr	r3, [r7, #0]
 8100d76:	b2da      	uxtb	r2, r3
 8100d78:	490c      	ldr	r1, [pc, #48]	@ (8100dac <__NVIC_SetPriority+0x4c>)
 8100d7a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8100d7e:	0112      	lsls	r2, r2, #4
 8100d80:	b2d2      	uxtb	r2, r2
 8100d82:	440b      	add	r3, r1
 8100d84:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8100d88:	e00a      	b.n	8100da0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8100d8a:	683b      	ldr	r3, [r7, #0]
 8100d8c:	b2da      	uxtb	r2, r3
 8100d8e:	4908      	ldr	r1, [pc, #32]	@ (8100db0 <__NVIC_SetPriority+0x50>)
 8100d90:	88fb      	ldrh	r3, [r7, #6]
 8100d92:	f003 030f 	and.w	r3, r3, #15
 8100d96:	3b04      	subs	r3, #4
 8100d98:	0112      	lsls	r2, r2, #4
 8100d9a:	b2d2      	uxtb	r2, r2
 8100d9c:	440b      	add	r3, r1
 8100d9e:	761a      	strb	r2, [r3, #24]
}
 8100da0:	bf00      	nop
 8100da2:	370c      	adds	r7, #12
 8100da4:	46bd      	mov	sp, r7
 8100da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100daa:	4770      	bx	lr
 8100dac:	e000e100 	.word	0xe000e100
 8100db0:	e000ed00 	.word	0xe000ed00

08100db4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8100db4:	b480      	push	{r7}
 8100db6:	b089      	sub	sp, #36	@ 0x24
 8100db8:	af00      	add	r7, sp, #0
 8100dba:	60f8      	str	r0, [r7, #12]
 8100dbc:	60b9      	str	r1, [r7, #8]
 8100dbe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8100dc0:	68fb      	ldr	r3, [r7, #12]
 8100dc2:	f003 0307 	and.w	r3, r3, #7
 8100dc6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8100dc8:	69fb      	ldr	r3, [r7, #28]
 8100dca:	f1c3 0307 	rsb	r3, r3, #7
 8100dce:	2b04      	cmp	r3, #4
 8100dd0:	bf28      	it	cs
 8100dd2:	2304      	movcs	r3, #4
 8100dd4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8100dd6:	69fb      	ldr	r3, [r7, #28]
 8100dd8:	3304      	adds	r3, #4
 8100dda:	2b06      	cmp	r3, #6
 8100ddc:	d902      	bls.n	8100de4 <NVIC_EncodePriority+0x30>
 8100dde:	69fb      	ldr	r3, [r7, #28]
 8100de0:	3b03      	subs	r3, #3
 8100de2:	e000      	b.n	8100de6 <NVIC_EncodePriority+0x32>
 8100de4:	2300      	movs	r3, #0
 8100de6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8100de8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8100dec:	69bb      	ldr	r3, [r7, #24]
 8100dee:	fa02 f303 	lsl.w	r3, r2, r3
 8100df2:	43da      	mvns	r2, r3
 8100df4:	68bb      	ldr	r3, [r7, #8]
 8100df6:	401a      	ands	r2, r3
 8100df8:	697b      	ldr	r3, [r7, #20]
 8100dfa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8100dfc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8100e00:	697b      	ldr	r3, [r7, #20]
 8100e02:	fa01 f303 	lsl.w	r3, r1, r3
 8100e06:	43d9      	mvns	r1, r3
 8100e08:	687b      	ldr	r3, [r7, #4]
 8100e0a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8100e0c:	4313      	orrs	r3, r2
         );
}
 8100e0e:	4618      	mov	r0, r3
 8100e10:	3724      	adds	r7, #36	@ 0x24
 8100e12:	46bd      	mov	sp, r7
 8100e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100e18:	4770      	bx	lr
	...

08100e1c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8100e1c:	b580      	push	{r7, lr}
 8100e1e:	b082      	sub	sp, #8
 8100e20:	af00      	add	r7, sp, #0
 8100e22:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8100e24:	687b      	ldr	r3, [r7, #4]
 8100e26:	3b01      	subs	r3, #1
 8100e28:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8100e2c:	d301      	bcc.n	8100e32 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8100e2e:	2301      	movs	r3, #1
 8100e30:	e00f      	b.n	8100e52 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8100e32:	4a0a      	ldr	r2, [pc, #40]	@ (8100e5c <SysTick_Config+0x40>)
 8100e34:	687b      	ldr	r3, [r7, #4]
 8100e36:	3b01      	subs	r3, #1
 8100e38:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8100e3a:	210f      	movs	r1, #15
 8100e3c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8100e40:	f7ff ff8e 	bl	8100d60 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8100e44:	4b05      	ldr	r3, [pc, #20]	@ (8100e5c <SysTick_Config+0x40>)
 8100e46:	2200      	movs	r2, #0
 8100e48:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8100e4a:	4b04      	ldr	r3, [pc, #16]	@ (8100e5c <SysTick_Config+0x40>)
 8100e4c:	2207      	movs	r2, #7
 8100e4e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8100e50:	2300      	movs	r3, #0
}
 8100e52:	4618      	mov	r0, r3
 8100e54:	3708      	adds	r7, #8
 8100e56:	46bd      	mov	sp, r7
 8100e58:	bd80      	pop	{r7, pc}
 8100e5a:	bf00      	nop
 8100e5c:	e000e010 	.word	0xe000e010

08100e60 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8100e60:	b580      	push	{r7, lr}
 8100e62:	b082      	sub	sp, #8
 8100e64:	af00      	add	r7, sp, #0
 8100e66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8100e68:	6878      	ldr	r0, [r7, #4]
 8100e6a:	f7ff ff47 	bl	8100cfc <__NVIC_SetPriorityGrouping>
}
 8100e6e:	bf00      	nop
 8100e70:	3708      	adds	r7, #8
 8100e72:	46bd      	mov	sp, r7
 8100e74:	bd80      	pop	{r7, pc}

08100e76 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8100e76:	b580      	push	{r7, lr}
 8100e78:	b086      	sub	sp, #24
 8100e7a:	af00      	add	r7, sp, #0
 8100e7c:	4603      	mov	r3, r0
 8100e7e:	60b9      	str	r1, [r7, #8]
 8100e80:	607a      	str	r2, [r7, #4]
 8100e82:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8100e84:	f7ff ff5e 	bl	8100d44 <__NVIC_GetPriorityGrouping>
 8100e88:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8100e8a:	687a      	ldr	r2, [r7, #4]
 8100e8c:	68b9      	ldr	r1, [r7, #8]
 8100e8e:	6978      	ldr	r0, [r7, #20]
 8100e90:	f7ff ff90 	bl	8100db4 <NVIC_EncodePriority>
 8100e94:	4602      	mov	r2, r0
 8100e96:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8100e9a:	4611      	mov	r1, r2
 8100e9c:	4618      	mov	r0, r3
 8100e9e:	f7ff ff5f 	bl	8100d60 <__NVIC_SetPriority>
}
 8100ea2:	bf00      	nop
 8100ea4:	3718      	adds	r7, #24
 8100ea6:	46bd      	mov	sp, r7
 8100ea8:	bd80      	pop	{r7, pc}

08100eaa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8100eaa:	b580      	push	{r7, lr}
 8100eac:	b082      	sub	sp, #8
 8100eae:	af00      	add	r7, sp, #0
 8100eb0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8100eb2:	6878      	ldr	r0, [r7, #4]
 8100eb4:	f7ff ffb2 	bl	8100e1c <SysTick_Config>
 8100eb8:	4603      	mov	r3, r0
}
 8100eba:	4618      	mov	r0, r3
 8100ebc:	3708      	adds	r7, #8
 8100ebe:	46bd      	mov	sp, r7
 8100ec0:	bd80      	pop	{r7, pc}
	...

08100ec4 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 8100ec4:	b480      	push	{r7}
 8100ec6:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 8100ec8:	4b06      	ldr	r3, [pc, #24]	@ (8100ee4 <HAL_GetCurrentCPUID+0x20>)
 8100eca:	681b      	ldr	r3, [r3, #0]
 8100ecc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8100ed0:	2b70      	cmp	r3, #112	@ 0x70
 8100ed2:	d101      	bne.n	8100ed8 <HAL_GetCurrentCPUID+0x14>
  {
    return  CM7_CPUID;
 8100ed4:	2303      	movs	r3, #3
 8100ed6:	e000      	b.n	8100eda <HAL_GetCurrentCPUID+0x16>
  }
  else
  {
    return CM4_CPUID;
 8100ed8:	2301      	movs	r3, #1
  }
}
 8100eda:	4618      	mov	r0, r3
 8100edc:	46bd      	mov	sp, r7
 8100ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100ee2:	4770      	bx	lr
 8100ee4:	e000ed00 	.word	0xe000ed00

08100ee8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8100ee8:	b480      	push	{r7}
 8100eea:	b089      	sub	sp, #36	@ 0x24
 8100eec:	af00      	add	r7, sp, #0
 8100eee:	6078      	str	r0, [r7, #4]
 8100ef0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8100ef2:	2300      	movs	r3, #0
 8100ef4:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent;
  uint32_t temp;
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
 8100ef6:	4b89      	ldr	r3, [pc, #548]	@ (810111c <HAL_GPIO_Init+0x234>)
 8100ef8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8100efa:	e194      	b.n	8101226 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8100efc:	683b      	ldr	r3, [r7, #0]
 8100efe:	681a      	ldr	r2, [r3, #0]
 8100f00:	2101      	movs	r1, #1
 8100f02:	69fb      	ldr	r3, [r7, #28]
 8100f04:	fa01 f303 	lsl.w	r3, r1, r3
 8100f08:	4013      	ands	r3, r2
 8100f0a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8100f0c:	693b      	ldr	r3, [r7, #16]
 8100f0e:	2b00      	cmp	r3, #0
 8100f10:	f000 8186 	beq.w	8101220 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8100f14:	683b      	ldr	r3, [r7, #0]
 8100f16:	685b      	ldr	r3, [r3, #4]
 8100f18:	f003 0303 	and.w	r3, r3, #3
 8100f1c:	2b01      	cmp	r3, #1
 8100f1e:	d005      	beq.n	8100f2c <HAL_GPIO_Init+0x44>
 8100f20:	683b      	ldr	r3, [r7, #0]
 8100f22:	685b      	ldr	r3, [r3, #4]
 8100f24:	f003 0303 	and.w	r3, r3, #3
 8100f28:	2b02      	cmp	r3, #2
 8100f2a:	d130      	bne.n	8100f8e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8100f2c:	687b      	ldr	r3, [r7, #4]
 8100f2e:	689b      	ldr	r3, [r3, #8]
 8100f30:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8100f32:	69fb      	ldr	r3, [r7, #28]
 8100f34:	005b      	lsls	r3, r3, #1
 8100f36:	2203      	movs	r2, #3
 8100f38:	fa02 f303 	lsl.w	r3, r2, r3
 8100f3c:	43db      	mvns	r3, r3
 8100f3e:	69ba      	ldr	r2, [r7, #24]
 8100f40:	4013      	ands	r3, r2
 8100f42:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8100f44:	683b      	ldr	r3, [r7, #0]
 8100f46:	68da      	ldr	r2, [r3, #12]
 8100f48:	69fb      	ldr	r3, [r7, #28]
 8100f4a:	005b      	lsls	r3, r3, #1
 8100f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8100f50:	69ba      	ldr	r2, [r7, #24]
 8100f52:	4313      	orrs	r3, r2
 8100f54:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8100f56:	687b      	ldr	r3, [r7, #4]
 8100f58:	69ba      	ldr	r2, [r7, #24]
 8100f5a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8100f5c:	687b      	ldr	r3, [r7, #4]
 8100f5e:	685b      	ldr	r3, [r3, #4]
 8100f60:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8100f62:	2201      	movs	r2, #1
 8100f64:	69fb      	ldr	r3, [r7, #28]
 8100f66:	fa02 f303 	lsl.w	r3, r2, r3
 8100f6a:	43db      	mvns	r3, r3
 8100f6c:	69ba      	ldr	r2, [r7, #24]
 8100f6e:	4013      	ands	r3, r2
 8100f70:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8100f72:	683b      	ldr	r3, [r7, #0]
 8100f74:	685b      	ldr	r3, [r3, #4]
 8100f76:	091b      	lsrs	r3, r3, #4
 8100f78:	f003 0201 	and.w	r2, r3, #1
 8100f7c:	69fb      	ldr	r3, [r7, #28]
 8100f7e:	fa02 f303 	lsl.w	r3, r2, r3
 8100f82:	69ba      	ldr	r2, [r7, #24]
 8100f84:	4313      	orrs	r3, r2
 8100f86:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8100f88:	687b      	ldr	r3, [r7, #4]
 8100f8a:	69ba      	ldr	r2, [r7, #24]
 8100f8c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8100f8e:	683b      	ldr	r3, [r7, #0]
 8100f90:	685b      	ldr	r3, [r3, #4]
 8100f92:	f003 0303 	and.w	r3, r3, #3
 8100f96:	2b03      	cmp	r3, #3
 8100f98:	d017      	beq.n	8100fca <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8100f9a:	687b      	ldr	r3, [r7, #4]
 8100f9c:	68db      	ldr	r3, [r3, #12]
 8100f9e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8100fa0:	69fb      	ldr	r3, [r7, #28]
 8100fa2:	005b      	lsls	r3, r3, #1
 8100fa4:	2203      	movs	r2, #3
 8100fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8100faa:	43db      	mvns	r3, r3
 8100fac:	69ba      	ldr	r2, [r7, #24]
 8100fae:	4013      	ands	r3, r2
 8100fb0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8100fb2:	683b      	ldr	r3, [r7, #0]
 8100fb4:	689a      	ldr	r2, [r3, #8]
 8100fb6:	69fb      	ldr	r3, [r7, #28]
 8100fb8:	005b      	lsls	r3, r3, #1
 8100fba:	fa02 f303 	lsl.w	r3, r2, r3
 8100fbe:	69ba      	ldr	r2, [r7, #24]
 8100fc0:	4313      	orrs	r3, r2
 8100fc2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8100fc4:	687b      	ldr	r3, [r7, #4]
 8100fc6:	69ba      	ldr	r2, [r7, #24]
 8100fc8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8100fca:	683b      	ldr	r3, [r7, #0]
 8100fcc:	685b      	ldr	r3, [r3, #4]
 8100fce:	f003 0303 	and.w	r3, r3, #3
 8100fd2:	2b02      	cmp	r3, #2
 8100fd4:	d123      	bne.n	810101e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8100fd6:	69fb      	ldr	r3, [r7, #28]
 8100fd8:	08da      	lsrs	r2, r3, #3
 8100fda:	687b      	ldr	r3, [r7, #4]
 8100fdc:	3208      	adds	r2, #8
 8100fde:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8100fe2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8100fe4:	69fb      	ldr	r3, [r7, #28]
 8100fe6:	f003 0307 	and.w	r3, r3, #7
 8100fea:	009b      	lsls	r3, r3, #2
 8100fec:	220f      	movs	r2, #15
 8100fee:	fa02 f303 	lsl.w	r3, r2, r3
 8100ff2:	43db      	mvns	r3, r3
 8100ff4:	69ba      	ldr	r2, [r7, #24]
 8100ff6:	4013      	ands	r3, r2
 8100ff8:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8100ffa:	683b      	ldr	r3, [r7, #0]
 8100ffc:	691a      	ldr	r2, [r3, #16]
 8100ffe:	69fb      	ldr	r3, [r7, #28]
 8101000:	f003 0307 	and.w	r3, r3, #7
 8101004:	009b      	lsls	r3, r3, #2
 8101006:	fa02 f303 	lsl.w	r3, r2, r3
 810100a:	69ba      	ldr	r2, [r7, #24]
 810100c:	4313      	orrs	r3, r2
 810100e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8101010:	69fb      	ldr	r3, [r7, #28]
 8101012:	08da      	lsrs	r2, r3, #3
 8101014:	687b      	ldr	r3, [r7, #4]
 8101016:	3208      	adds	r2, #8
 8101018:	69b9      	ldr	r1, [r7, #24]
 810101a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 810101e:	687b      	ldr	r3, [r7, #4]
 8101020:	681b      	ldr	r3, [r3, #0]
 8101022:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8101024:	69fb      	ldr	r3, [r7, #28]
 8101026:	005b      	lsls	r3, r3, #1
 8101028:	2203      	movs	r2, #3
 810102a:	fa02 f303 	lsl.w	r3, r2, r3
 810102e:	43db      	mvns	r3, r3
 8101030:	69ba      	ldr	r2, [r7, #24]
 8101032:	4013      	ands	r3, r2
 8101034:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8101036:	683b      	ldr	r3, [r7, #0]
 8101038:	685b      	ldr	r3, [r3, #4]
 810103a:	f003 0203 	and.w	r2, r3, #3
 810103e:	69fb      	ldr	r3, [r7, #28]
 8101040:	005b      	lsls	r3, r3, #1
 8101042:	fa02 f303 	lsl.w	r3, r2, r3
 8101046:	69ba      	ldr	r2, [r7, #24]
 8101048:	4313      	orrs	r3, r2
 810104a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 810104c:	687b      	ldr	r3, [r7, #4]
 810104e:	69ba      	ldr	r2, [r7, #24]
 8101050:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8101052:	683b      	ldr	r3, [r7, #0]
 8101054:	685b      	ldr	r3, [r3, #4]
 8101056:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 810105a:	2b00      	cmp	r3, #0
 810105c:	f000 80e0 	beq.w	8101220 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8101060:	4b2f      	ldr	r3, [pc, #188]	@ (8101120 <HAL_GPIO_Init+0x238>)
 8101062:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8101066:	4a2e      	ldr	r2, [pc, #184]	@ (8101120 <HAL_GPIO_Init+0x238>)
 8101068:	f043 0302 	orr.w	r3, r3, #2
 810106c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8101070:	4b2b      	ldr	r3, [pc, #172]	@ (8101120 <HAL_GPIO_Init+0x238>)
 8101072:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8101076:	f003 0302 	and.w	r3, r3, #2
 810107a:	60fb      	str	r3, [r7, #12]
 810107c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 810107e:	4a29      	ldr	r2, [pc, #164]	@ (8101124 <HAL_GPIO_Init+0x23c>)
 8101080:	69fb      	ldr	r3, [r7, #28]
 8101082:	089b      	lsrs	r3, r3, #2
 8101084:	3302      	adds	r3, #2
 8101086:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 810108a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 810108c:	69fb      	ldr	r3, [r7, #28]
 810108e:	f003 0303 	and.w	r3, r3, #3
 8101092:	009b      	lsls	r3, r3, #2
 8101094:	220f      	movs	r2, #15
 8101096:	fa02 f303 	lsl.w	r3, r2, r3
 810109a:	43db      	mvns	r3, r3
 810109c:	69ba      	ldr	r2, [r7, #24]
 810109e:	4013      	ands	r3, r2
 81010a0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 81010a2:	687b      	ldr	r3, [r7, #4]
 81010a4:	4a20      	ldr	r2, [pc, #128]	@ (8101128 <HAL_GPIO_Init+0x240>)
 81010a6:	4293      	cmp	r3, r2
 81010a8:	d052      	beq.n	8101150 <HAL_GPIO_Init+0x268>
 81010aa:	687b      	ldr	r3, [r7, #4]
 81010ac:	4a1f      	ldr	r2, [pc, #124]	@ (810112c <HAL_GPIO_Init+0x244>)
 81010ae:	4293      	cmp	r3, r2
 81010b0:	d031      	beq.n	8101116 <HAL_GPIO_Init+0x22e>
 81010b2:	687b      	ldr	r3, [r7, #4]
 81010b4:	4a1e      	ldr	r2, [pc, #120]	@ (8101130 <HAL_GPIO_Init+0x248>)
 81010b6:	4293      	cmp	r3, r2
 81010b8:	d02b      	beq.n	8101112 <HAL_GPIO_Init+0x22a>
 81010ba:	687b      	ldr	r3, [r7, #4]
 81010bc:	4a1d      	ldr	r2, [pc, #116]	@ (8101134 <HAL_GPIO_Init+0x24c>)
 81010be:	4293      	cmp	r3, r2
 81010c0:	d025      	beq.n	810110e <HAL_GPIO_Init+0x226>
 81010c2:	687b      	ldr	r3, [r7, #4]
 81010c4:	4a1c      	ldr	r2, [pc, #112]	@ (8101138 <HAL_GPIO_Init+0x250>)
 81010c6:	4293      	cmp	r3, r2
 81010c8:	d01f      	beq.n	810110a <HAL_GPIO_Init+0x222>
 81010ca:	687b      	ldr	r3, [r7, #4]
 81010cc:	4a1b      	ldr	r2, [pc, #108]	@ (810113c <HAL_GPIO_Init+0x254>)
 81010ce:	4293      	cmp	r3, r2
 81010d0:	d019      	beq.n	8101106 <HAL_GPIO_Init+0x21e>
 81010d2:	687b      	ldr	r3, [r7, #4]
 81010d4:	4a1a      	ldr	r2, [pc, #104]	@ (8101140 <HAL_GPIO_Init+0x258>)
 81010d6:	4293      	cmp	r3, r2
 81010d8:	d013      	beq.n	8101102 <HAL_GPIO_Init+0x21a>
 81010da:	687b      	ldr	r3, [r7, #4]
 81010dc:	4a19      	ldr	r2, [pc, #100]	@ (8101144 <HAL_GPIO_Init+0x25c>)
 81010de:	4293      	cmp	r3, r2
 81010e0:	d00d      	beq.n	81010fe <HAL_GPIO_Init+0x216>
 81010e2:	687b      	ldr	r3, [r7, #4]
 81010e4:	4a18      	ldr	r2, [pc, #96]	@ (8101148 <HAL_GPIO_Init+0x260>)
 81010e6:	4293      	cmp	r3, r2
 81010e8:	d007      	beq.n	81010fa <HAL_GPIO_Init+0x212>
 81010ea:	687b      	ldr	r3, [r7, #4]
 81010ec:	4a17      	ldr	r2, [pc, #92]	@ (810114c <HAL_GPIO_Init+0x264>)
 81010ee:	4293      	cmp	r3, r2
 81010f0:	d101      	bne.n	81010f6 <HAL_GPIO_Init+0x20e>
 81010f2:	2309      	movs	r3, #9
 81010f4:	e02d      	b.n	8101152 <HAL_GPIO_Init+0x26a>
 81010f6:	230a      	movs	r3, #10
 81010f8:	e02b      	b.n	8101152 <HAL_GPIO_Init+0x26a>
 81010fa:	2308      	movs	r3, #8
 81010fc:	e029      	b.n	8101152 <HAL_GPIO_Init+0x26a>
 81010fe:	2307      	movs	r3, #7
 8101100:	e027      	b.n	8101152 <HAL_GPIO_Init+0x26a>
 8101102:	2306      	movs	r3, #6
 8101104:	e025      	b.n	8101152 <HAL_GPIO_Init+0x26a>
 8101106:	2305      	movs	r3, #5
 8101108:	e023      	b.n	8101152 <HAL_GPIO_Init+0x26a>
 810110a:	2304      	movs	r3, #4
 810110c:	e021      	b.n	8101152 <HAL_GPIO_Init+0x26a>
 810110e:	2303      	movs	r3, #3
 8101110:	e01f      	b.n	8101152 <HAL_GPIO_Init+0x26a>
 8101112:	2302      	movs	r3, #2
 8101114:	e01d      	b.n	8101152 <HAL_GPIO_Init+0x26a>
 8101116:	2301      	movs	r3, #1
 8101118:	e01b      	b.n	8101152 <HAL_GPIO_Init+0x26a>
 810111a:	bf00      	nop
 810111c:	580000c0 	.word	0x580000c0
 8101120:	58024400 	.word	0x58024400
 8101124:	58000400 	.word	0x58000400
 8101128:	58020000 	.word	0x58020000
 810112c:	58020400 	.word	0x58020400
 8101130:	58020800 	.word	0x58020800
 8101134:	58020c00 	.word	0x58020c00
 8101138:	58021000 	.word	0x58021000
 810113c:	58021400 	.word	0x58021400
 8101140:	58021800 	.word	0x58021800
 8101144:	58021c00 	.word	0x58021c00
 8101148:	58022000 	.word	0x58022000
 810114c:	58022400 	.word	0x58022400
 8101150:	2300      	movs	r3, #0
 8101152:	69fa      	ldr	r2, [r7, #28]
 8101154:	f002 0203 	and.w	r2, r2, #3
 8101158:	0092      	lsls	r2, r2, #2
 810115a:	4093      	lsls	r3, r2
 810115c:	69ba      	ldr	r2, [r7, #24]
 810115e:	4313      	orrs	r3, r2
 8101160:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8101162:	4938      	ldr	r1, [pc, #224]	@ (8101244 <HAL_GPIO_Init+0x35c>)
 8101164:	69fb      	ldr	r3, [r7, #28]
 8101166:	089b      	lsrs	r3, r3, #2
 8101168:	3302      	adds	r3, #2
 810116a:	69ba      	ldr	r2, [r7, #24]
 810116c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8101170:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8101174:	681b      	ldr	r3, [r3, #0]
 8101176:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8101178:	693b      	ldr	r3, [r7, #16]
 810117a:	43db      	mvns	r3, r3
 810117c:	69ba      	ldr	r2, [r7, #24]
 810117e:	4013      	ands	r3, r2
 8101180:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8101182:	683b      	ldr	r3, [r7, #0]
 8101184:	685b      	ldr	r3, [r3, #4]
 8101186:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 810118a:	2b00      	cmp	r3, #0
 810118c:	d003      	beq.n	8101196 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 810118e:	69ba      	ldr	r2, [r7, #24]
 8101190:	693b      	ldr	r3, [r7, #16]
 8101192:	4313      	orrs	r3, r2
 8101194:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8101196:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 810119a:	69bb      	ldr	r3, [r7, #24]
 810119c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 810119e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 81011a2:	685b      	ldr	r3, [r3, #4]
 81011a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 81011a6:	693b      	ldr	r3, [r7, #16]
 81011a8:	43db      	mvns	r3, r3
 81011aa:	69ba      	ldr	r2, [r7, #24]
 81011ac:	4013      	ands	r3, r2
 81011ae:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 81011b0:	683b      	ldr	r3, [r7, #0]
 81011b2:	685b      	ldr	r3, [r3, #4]
 81011b4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 81011b8:	2b00      	cmp	r3, #0
 81011ba:	d003      	beq.n	81011c4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 81011bc:	69ba      	ldr	r2, [r7, #24]
 81011be:	693b      	ldr	r3, [r7, #16]
 81011c0:	4313      	orrs	r3, r2
 81011c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 81011c4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 81011c8:	69bb      	ldr	r3, [r7, #24]
 81011ca:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 81011cc:	697b      	ldr	r3, [r7, #20]
 81011ce:	685b      	ldr	r3, [r3, #4]
 81011d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 81011d2:	693b      	ldr	r3, [r7, #16]
 81011d4:	43db      	mvns	r3, r3
 81011d6:	69ba      	ldr	r2, [r7, #24]
 81011d8:	4013      	ands	r3, r2
 81011da:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 81011dc:	683b      	ldr	r3, [r7, #0]
 81011de:	685b      	ldr	r3, [r3, #4]
 81011e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 81011e4:	2b00      	cmp	r3, #0
 81011e6:	d003      	beq.n	81011f0 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 81011e8:	69ba      	ldr	r2, [r7, #24]
 81011ea:	693b      	ldr	r3, [r7, #16]
 81011ec:	4313      	orrs	r3, r2
 81011ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 81011f0:	697b      	ldr	r3, [r7, #20]
 81011f2:	69ba      	ldr	r2, [r7, #24]
 81011f4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 81011f6:	697b      	ldr	r3, [r7, #20]
 81011f8:	681b      	ldr	r3, [r3, #0]
 81011fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 81011fc:	693b      	ldr	r3, [r7, #16]
 81011fe:	43db      	mvns	r3, r3
 8101200:	69ba      	ldr	r2, [r7, #24]
 8101202:	4013      	ands	r3, r2
 8101204:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8101206:	683b      	ldr	r3, [r7, #0]
 8101208:	685b      	ldr	r3, [r3, #4]
 810120a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 810120e:	2b00      	cmp	r3, #0
 8101210:	d003      	beq.n	810121a <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8101212:	69ba      	ldr	r2, [r7, #24]
 8101214:	693b      	ldr	r3, [r7, #16]
 8101216:	4313      	orrs	r3, r2
 8101218:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 810121a:	697b      	ldr	r3, [r7, #20]
 810121c:	69ba      	ldr	r2, [r7, #24]
 810121e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8101220:	69fb      	ldr	r3, [r7, #28]
 8101222:	3301      	adds	r3, #1
 8101224:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8101226:	683b      	ldr	r3, [r7, #0]
 8101228:	681a      	ldr	r2, [r3, #0]
 810122a:	69fb      	ldr	r3, [r7, #28]
 810122c:	fa22 f303 	lsr.w	r3, r2, r3
 8101230:	2b00      	cmp	r3, #0
 8101232:	f47f ae63 	bne.w	8100efc <HAL_GPIO_Init+0x14>
  }
}
 8101236:	bf00      	nop
 8101238:	bf00      	nop
 810123a:	3724      	adds	r7, #36	@ 0x24
 810123c:	46bd      	mov	sp, r7
 810123e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101242:	4770      	bx	lr
 8101244:	58000400 	.word	0x58000400

08101248 <HAL_HSEM_ActivateNotification>:
  * @brief  Activate Semaphore release Notification for a given Semaphores Mask .
  * @param  SemMask: Mask of Released semaphores
  * @retval Semaphore Key
  */
void HAL_HSEM_ActivateNotification(uint32_t SemMask)
{
 8101248:	b480      	push	{r7}
 810124a:	b083      	sub	sp, #12
 810124c:	af00      	add	r7, sp, #0
 810124e:	6078      	str	r0, [r7, #4]
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER |= SemMask;
  }
#else
  HSEM_COMMON->IER |= SemMask;
 8101250:	4b05      	ldr	r3, [pc, #20]	@ (8101268 <HAL_HSEM_ActivateNotification+0x20>)
 8101252:	681a      	ldr	r2, [r3, #0]
 8101254:	4904      	ldr	r1, [pc, #16]	@ (8101268 <HAL_HSEM_ActivateNotification+0x20>)
 8101256:	687b      	ldr	r3, [r7, #4]
 8101258:	4313      	orrs	r3, r2
 810125a:	600b      	str	r3, [r1, #0]
#endif
}
 810125c:	bf00      	nop
 810125e:	370c      	adds	r7, #12
 8101260:	46bd      	mov	sp, r7
 8101262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101266:	4770      	bx	lr
 8101268:	58026510 	.word	0x58026510

0810126c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 810126c:	b580      	push	{r7, lr}
 810126e:	b086      	sub	sp, #24
 8101270:	af02      	add	r7, sp, #8
 8101272:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8101274:	687b      	ldr	r3, [r7, #4]
 8101276:	2b00      	cmp	r3, #0
 8101278:	d101      	bne.n	810127e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 810127a:	2301      	movs	r3, #1
 810127c:	e0fe      	b.n	810147c <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 810127e:	687b      	ldr	r3, [r7, #4]
 8101280:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8101284:	b2db      	uxtb	r3, r3
 8101286:	2b00      	cmp	r3, #0
 8101288:	d106      	bne.n	8101298 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 810128a:	687b      	ldr	r3, [r7, #4]
 810128c:	2200      	movs	r2, #0
 810128e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8101292:	6878      	ldr	r0, [r7, #4]
 8101294:	f7ff fba4 	bl	81009e0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8101298:	687b      	ldr	r3, [r7, #4]
 810129a:	2203      	movs	r2, #3
 810129c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 81012a0:	687b      	ldr	r3, [r7, #4]
 81012a2:	681b      	ldr	r3, [r3, #0]
 81012a4:	4618      	mov	r0, r3
 81012a6:	f003 fbf0 	bl	8104a8a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 81012aa:	687b      	ldr	r3, [r7, #4]
 81012ac:	6818      	ldr	r0, [r3, #0]
 81012ae:	687b      	ldr	r3, [r7, #4]
 81012b0:	7c1a      	ldrb	r2, [r3, #16]
 81012b2:	f88d 2000 	strb.w	r2, [sp]
 81012b6:	3304      	adds	r3, #4
 81012b8:	cb0e      	ldmia	r3, {r1, r2, r3}
 81012ba:	f003 fb75 	bl	81049a8 <USB_CoreInit>
 81012be:	4603      	mov	r3, r0
 81012c0:	2b00      	cmp	r3, #0
 81012c2:	d005      	beq.n	81012d0 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 81012c4:	687b      	ldr	r3, [r7, #4]
 81012c6:	2202      	movs	r2, #2
 81012c8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 81012cc:	2301      	movs	r3, #1
 81012ce:	e0d5      	b.n	810147c <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 81012d0:	687b      	ldr	r3, [r7, #4]
 81012d2:	681b      	ldr	r3, [r3, #0]
 81012d4:	2100      	movs	r1, #0
 81012d6:	4618      	mov	r0, r3
 81012d8:	f003 fbe8 	bl	8104aac <USB_SetCurrentMode>
 81012dc:	4603      	mov	r3, r0
 81012de:	2b00      	cmp	r3, #0
 81012e0:	d005      	beq.n	81012ee <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 81012e2:	687b      	ldr	r3, [r7, #4]
 81012e4:	2202      	movs	r2, #2
 81012e6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 81012ea:	2301      	movs	r3, #1
 81012ec:	e0c6      	b.n	810147c <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 81012ee:	2300      	movs	r3, #0
 81012f0:	73fb      	strb	r3, [r7, #15]
 81012f2:	e04a      	b.n	810138a <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 81012f4:	7bfa      	ldrb	r2, [r7, #15]
 81012f6:	6879      	ldr	r1, [r7, #4]
 81012f8:	4613      	mov	r3, r2
 81012fa:	00db      	lsls	r3, r3, #3
 81012fc:	4413      	add	r3, r2
 81012fe:	009b      	lsls	r3, r3, #2
 8101300:	440b      	add	r3, r1
 8101302:	3315      	adds	r3, #21
 8101304:	2201      	movs	r2, #1
 8101306:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8101308:	7bfa      	ldrb	r2, [r7, #15]
 810130a:	6879      	ldr	r1, [r7, #4]
 810130c:	4613      	mov	r3, r2
 810130e:	00db      	lsls	r3, r3, #3
 8101310:	4413      	add	r3, r2
 8101312:	009b      	lsls	r3, r3, #2
 8101314:	440b      	add	r3, r1
 8101316:	3314      	adds	r3, #20
 8101318:	7bfa      	ldrb	r2, [r7, #15]
 810131a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 810131c:	7bfa      	ldrb	r2, [r7, #15]
 810131e:	7bfb      	ldrb	r3, [r7, #15]
 8101320:	b298      	uxth	r0, r3
 8101322:	6879      	ldr	r1, [r7, #4]
 8101324:	4613      	mov	r3, r2
 8101326:	00db      	lsls	r3, r3, #3
 8101328:	4413      	add	r3, r2
 810132a:	009b      	lsls	r3, r3, #2
 810132c:	440b      	add	r3, r1
 810132e:	332e      	adds	r3, #46	@ 0x2e
 8101330:	4602      	mov	r2, r0
 8101332:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8101334:	7bfa      	ldrb	r2, [r7, #15]
 8101336:	6879      	ldr	r1, [r7, #4]
 8101338:	4613      	mov	r3, r2
 810133a:	00db      	lsls	r3, r3, #3
 810133c:	4413      	add	r3, r2
 810133e:	009b      	lsls	r3, r3, #2
 8101340:	440b      	add	r3, r1
 8101342:	3318      	adds	r3, #24
 8101344:	2200      	movs	r2, #0
 8101346:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8101348:	7bfa      	ldrb	r2, [r7, #15]
 810134a:	6879      	ldr	r1, [r7, #4]
 810134c:	4613      	mov	r3, r2
 810134e:	00db      	lsls	r3, r3, #3
 8101350:	4413      	add	r3, r2
 8101352:	009b      	lsls	r3, r3, #2
 8101354:	440b      	add	r3, r1
 8101356:	331c      	adds	r3, #28
 8101358:	2200      	movs	r2, #0
 810135a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 810135c:	7bfa      	ldrb	r2, [r7, #15]
 810135e:	6879      	ldr	r1, [r7, #4]
 8101360:	4613      	mov	r3, r2
 8101362:	00db      	lsls	r3, r3, #3
 8101364:	4413      	add	r3, r2
 8101366:	009b      	lsls	r3, r3, #2
 8101368:	440b      	add	r3, r1
 810136a:	3320      	adds	r3, #32
 810136c:	2200      	movs	r2, #0
 810136e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8101370:	7bfa      	ldrb	r2, [r7, #15]
 8101372:	6879      	ldr	r1, [r7, #4]
 8101374:	4613      	mov	r3, r2
 8101376:	00db      	lsls	r3, r3, #3
 8101378:	4413      	add	r3, r2
 810137a:	009b      	lsls	r3, r3, #2
 810137c:	440b      	add	r3, r1
 810137e:	3324      	adds	r3, #36	@ 0x24
 8101380:	2200      	movs	r2, #0
 8101382:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8101384:	7bfb      	ldrb	r3, [r7, #15]
 8101386:	3301      	adds	r3, #1
 8101388:	73fb      	strb	r3, [r7, #15]
 810138a:	687b      	ldr	r3, [r7, #4]
 810138c:	791b      	ldrb	r3, [r3, #4]
 810138e:	7bfa      	ldrb	r2, [r7, #15]
 8101390:	429a      	cmp	r2, r3
 8101392:	d3af      	bcc.n	81012f4 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8101394:	2300      	movs	r3, #0
 8101396:	73fb      	strb	r3, [r7, #15]
 8101398:	e044      	b.n	8101424 <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 810139a:	7bfa      	ldrb	r2, [r7, #15]
 810139c:	6879      	ldr	r1, [r7, #4]
 810139e:	4613      	mov	r3, r2
 81013a0:	00db      	lsls	r3, r3, #3
 81013a2:	4413      	add	r3, r2
 81013a4:	009b      	lsls	r3, r3, #2
 81013a6:	440b      	add	r3, r1
 81013a8:	f203 2355 	addw	r3, r3, #597	@ 0x255
 81013ac:	2200      	movs	r2, #0
 81013ae:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 81013b0:	7bfa      	ldrb	r2, [r7, #15]
 81013b2:	6879      	ldr	r1, [r7, #4]
 81013b4:	4613      	mov	r3, r2
 81013b6:	00db      	lsls	r3, r3, #3
 81013b8:	4413      	add	r3, r2
 81013ba:	009b      	lsls	r3, r3, #2
 81013bc:	440b      	add	r3, r1
 81013be:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 81013c2:	7bfa      	ldrb	r2, [r7, #15]
 81013c4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 81013c6:	7bfa      	ldrb	r2, [r7, #15]
 81013c8:	6879      	ldr	r1, [r7, #4]
 81013ca:	4613      	mov	r3, r2
 81013cc:	00db      	lsls	r3, r3, #3
 81013ce:	4413      	add	r3, r2
 81013d0:	009b      	lsls	r3, r3, #2
 81013d2:	440b      	add	r3, r1
 81013d4:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 81013d8:	2200      	movs	r2, #0
 81013da:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 81013dc:	7bfa      	ldrb	r2, [r7, #15]
 81013de:	6879      	ldr	r1, [r7, #4]
 81013e0:	4613      	mov	r3, r2
 81013e2:	00db      	lsls	r3, r3, #3
 81013e4:	4413      	add	r3, r2
 81013e6:	009b      	lsls	r3, r3, #2
 81013e8:	440b      	add	r3, r1
 81013ea:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 81013ee:	2200      	movs	r2, #0
 81013f0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 81013f2:	7bfa      	ldrb	r2, [r7, #15]
 81013f4:	6879      	ldr	r1, [r7, #4]
 81013f6:	4613      	mov	r3, r2
 81013f8:	00db      	lsls	r3, r3, #3
 81013fa:	4413      	add	r3, r2
 81013fc:	009b      	lsls	r3, r3, #2
 81013fe:	440b      	add	r3, r1
 8101400:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8101404:	2200      	movs	r2, #0
 8101406:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8101408:	7bfa      	ldrb	r2, [r7, #15]
 810140a:	6879      	ldr	r1, [r7, #4]
 810140c:	4613      	mov	r3, r2
 810140e:	00db      	lsls	r3, r3, #3
 8101410:	4413      	add	r3, r2
 8101412:	009b      	lsls	r3, r3, #2
 8101414:	440b      	add	r3, r1
 8101416:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 810141a:	2200      	movs	r2, #0
 810141c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 810141e:	7bfb      	ldrb	r3, [r7, #15]
 8101420:	3301      	adds	r3, #1
 8101422:	73fb      	strb	r3, [r7, #15]
 8101424:	687b      	ldr	r3, [r7, #4]
 8101426:	791b      	ldrb	r3, [r3, #4]
 8101428:	7bfa      	ldrb	r2, [r7, #15]
 810142a:	429a      	cmp	r2, r3
 810142c:	d3b5      	bcc.n	810139a <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 810142e:	687b      	ldr	r3, [r7, #4]
 8101430:	6818      	ldr	r0, [r3, #0]
 8101432:	687b      	ldr	r3, [r7, #4]
 8101434:	7c1a      	ldrb	r2, [r3, #16]
 8101436:	f88d 2000 	strb.w	r2, [sp]
 810143a:	3304      	adds	r3, #4
 810143c:	cb0e      	ldmia	r3, {r1, r2, r3}
 810143e:	f003 fb81 	bl	8104b44 <USB_DevInit>
 8101442:	4603      	mov	r3, r0
 8101444:	2b00      	cmp	r3, #0
 8101446:	d005      	beq.n	8101454 <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8101448:	687b      	ldr	r3, [r7, #4]
 810144a:	2202      	movs	r2, #2
 810144c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8101450:	2301      	movs	r3, #1
 8101452:	e013      	b.n	810147c <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 8101454:	687b      	ldr	r3, [r7, #4]
 8101456:	2200      	movs	r2, #0
 8101458:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 810145a:	687b      	ldr	r3, [r7, #4]
 810145c:	2201      	movs	r2, #1
 810145e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8101462:	687b      	ldr	r3, [r7, #4]
 8101464:	7b1b      	ldrb	r3, [r3, #12]
 8101466:	2b01      	cmp	r3, #1
 8101468:	d102      	bne.n	8101470 <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 810146a:	6878      	ldr	r0, [r7, #4]
 810146c:	f000 f80a 	bl	8101484 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8101470:	687b      	ldr	r3, [r7, #4]
 8101472:	681b      	ldr	r3, [r3, #0]
 8101474:	4618      	mov	r0, r3
 8101476:	f003 fd3c 	bl	8104ef2 <USB_DevDisconnect>

  return HAL_OK;
 810147a:	2300      	movs	r3, #0
}
 810147c:	4618      	mov	r0, r3
 810147e:	3710      	adds	r7, #16
 8101480:	46bd      	mov	sp, r7
 8101482:	bd80      	pop	{r7, pc}

08101484 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8101484:	b480      	push	{r7}
 8101486:	b085      	sub	sp, #20
 8101488:	af00      	add	r7, sp, #0
 810148a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 810148c:	687b      	ldr	r3, [r7, #4]
 810148e:	681b      	ldr	r3, [r3, #0]
 8101490:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8101492:	687b      	ldr	r3, [r7, #4]
 8101494:	2201      	movs	r2, #1
 8101496:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 810149a:	687b      	ldr	r3, [r7, #4]
 810149c:	2200      	movs	r2, #0
 810149e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 81014a2:	68fb      	ldr	r3, [r7, #12]
 81014a4:	699b      	ldr	r3, [r3, #24]
 81014a6:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 81014aa:	68fb      	ldr	r3, [r7, #12]
 81014ac:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 81014ae:	68fb      	ldr	r3, [r7, #12]
 81014b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81014b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 81014b6:	f043 0303 	orr.w	r3, r3, #3
 81014ba:	68fa      	ldr	r2, [r7, #12]
 81014bc:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 81014be:	2300      	movs	r3, #0
}
 81014c0:	4618      	mov	r0, r3
 81014c2:	3714      	adds	r7, #20
 81014c4:	46bd      	mov	sp, r7
 81014c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81014ca:	4770      	bx	lr

081014cc <HAL_PWREx_EnterSTOPMode>:
  *            @arg PWR_D2_DOMAIN : Enter D2 Domain to DSTOP mode.
  *            @arg PWR_D3_DOMAIN : Enter D3/SRD Domain to DSTOP mode.
  * @retval None.
  */
void HAL_PWREx_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry, uint32_t Domain)
{
 81014cc:	b580      	push	{r7, lr}
 81014ce:	b084      	sub	sp, #16
 81014d0:	af00      	add	r7, sp, #0
 81014d2:	60f8      	str	r0, [r7, #12]
 81014d4:	460b      	mov	r3, r1
 81014d6:	607a      	str	r2, [r7, #4]
 81014d8:	72fb      	strb	r3, [r7, #11]
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));
  assert_param (IS_PWR_DOMAIN (Domain));

  /* Select the regulator state in Stop mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 81014da:	4b37      	ldr	r3, [pc, #220]	@ (81015b8 <HAL_PWREx_EnterSTOPMode+0xec>)
 81014dc:	681b      	ldr	r3, [r3, #0]
 81014de:	f023 0201 	bic.w	r2, r3, #1
 81014e2:	4935      	ldr	r1, [pc, #212]	@ (81015b8 <HAL_PWREx_EnterSTOPMode+0xec>)
 81014e4:	68fb      	ldr	r3, [r7, #12]
 81014e6:	4313      	orrs	r3, r2
 81014e8:	600b      	str	r3, [r1, #0]

  /* Select the domain Power Down DeepSleep */
  if (Domain == PWR_D1_DOMAIN)
 81014ea:	687b      	ldr	r3, [r7, #4]
 81014ec:	2b00      	cmp	r3, #0
 81014ee:	d123      	bne.n	8101538 <HAL_PWREx_EnterSTOPMode+0x6c>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM7_CPUID)
 81014f0:	f7ff fce8 	bl	8100ec4 <HAL_GetCurrentCPUID>
 81014f4:	4603      	mov	r3, r0
 81014f6:	2b03      	cmp	r3, #3
 81014f8:	d158      	bne.n	81015ac <HAL_PWREx_EnterSTOPMode+0xe0>
      return;
    }
#endif /* defined (DUAL_CORE) */

    /* Keep DSTOP mode when D1/CD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D1);
 81014fa:	4b2f      	ldr	r3, [pc, #188]	@ (81015b8 <HAL_PWREx_EnterSTOPMode+0xec>)
 81014fc:	691b      	ldr	r3, [r3, #16]
 81014fe:	4a2e      	ldr	r2, [pc, #184]	@ (81015b8 <HAL_PWREx_EnterSTOPMode+0xec>)
 8101500:	f023 0301 	bic.w	r3, r3, #1
 8101504:	6113      	str	r3, [r2, #16]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8101506:	4b2d      	ldr	r3, [pc, #180]	@ (81015bc <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101508:	691b      	ldr	r3, [r3, #16]
 810150a:	4a2c      	ldr	r2, [pc, #176]	@ (81015bc <HAL_PWREx_EnterSTOPMode+0xf0>)
 810150c:	f043 0304 	orr.w	r3, r3, #4
 8101510:	6113      	str	r3, [r2, #16]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8101512:	f3bf 8f4f 	dsb	sy
}
 8101516:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8101518:	f3bf 8f6f 	isb	sy
}
 810151c:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 810151e:	7afb      	ldrb	r3, [r7, #11]
 8101520:	2b01      	cmp	r3, #1
 8101522:	d101      	bne.n	8101528 <HAL_PWREx_EnterSTOPMode+0x5c>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8101524:	bf30      	wfi
 8101526:	e000      	b.n	810152a <HAL_PWREx_EnterSTOPMode+0x5e>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8101528:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 810152a:	4b24      	ldr	r3, [pc, #144]	@ (81015bc <HAL_PWREx_EnterSTOPMode+0xf0>)
 810152c:	691b      	ldr	r3, [r3, #16]
 810152e:	4a23      	ldr	r2, [pc, #140]	@ (81015bc <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101530:	f023 0304 	bic.w	r3, r3, #4
 8101534:	6113      	str	r3, [r2, #16]
 8101536:	e03c      	b.n	81015b2 <HAL_PWREx_EnterSTOPMode+0xe6>
  }
#if defined (PWR_CPUCR_PDDS_D2)
  else if (Domain == PWR_D2_DOMAIN)
 8101538:	687b      	ldr	r3, [r7, #4]
 810153a:	2b01      	cmp	r3, #1
 810153c:	d123      	bne.n	8101586 <HAL_PWREx_EnterSTOPMode+0xba>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM4_CPUID)
 810153e:	f7ff fcc1 	bl	8100ec4 <HAL_GetCurrentCPUID>
 8101542:	4603      	mov	r3, r0
 8101544:	2b01      	cmp	r3, #1
 8101546:	d133      	bne.n	81015b0 <HAL_PWREx_EnterSTOPMode+0xe4>
      */
      return;
    }

    /* Keep DSTOP mode when D2 domain enters Deepsleep */
    CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D2);
 8101548:	4b1b      	ldr	r3, [pc, #108]	@ (81015b8 <HAL_PWREx_EnterSTOPMode+0xec>)
 810154a:	695b      	ldr	r3, [r3, #20]
 810154c:	4a1a      	ldr	r2, [pc, #104]	@ (81015b8 <HAL_PWREx_EnterSTOPMode+0xec>)
 810154e:	f023 0302 	bic.w	r3, r3, #2
 8101552:	6153      	str	r3, [r2, #20]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8101554:	4b19      	ldr	r3, [pc, #100]	@ (81015bc <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101556:	691b      	ldr	r3, [r3, #16]
 8101558:	4a18      	ldr	r2, [pc, #96]	@ (81015bc <HAL_PWREx_EnterSTOPMode+0xf0>)
 810155a:	f043 0304 	orr.w	r3, r3, #4
 810155e:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8101560:	f3bf 8f4f 	dsb	sy
}
 8101564:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8101566:	f3bf 8f6f 	isb	sy
}
 810156a:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 810156c:	7afb      	ldrb	r3, [r7, #11]
 810156e:	2b01      	cmp	r3, #1
 8101570:	d101      	bne.n	8101576 <HAL_PWREx_EnterSTOPMode+0xaa>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8101572:	bf30      	wfi
 8101574:	e000      	b.n	8101578 <HAL_PWREx_EnterSTOPMode+0xac>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8101576:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8101578:	4b10      	ldr	r3, [pc, #64]	@ (81015bc <HAL_PWREx_EnterSTOPMode+0xf0>)
 810157a:	691b      	ldr	r3, [r3, #16]
 810157c:	4a0f      	ldr	r2, [pc, #60]	@ (81015bc <HAL_PWREx_EnterSTOPMode+0xf0>)
 810157e:	f023 0304 	bic.w	r3, r3, #4
 8101582:	6113      	str	r3, [r2, #16]
 8101584:	e015      	b.n	81015b2 <HAL_PWREx_EnterSTOPMode+0xe6>
#endif /* defined (PWR_CPUCR_PDDS_D2) */
  else
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8101586:	f7ff fc9d 	bl	8100ec4 <HAL_GetCurrentCPUID>
 810158a:	4603      	mov	r3, r0
 810158c:	2b03      	cmp	r3, #3
 810158e:	d106      	bne.n	810159e <HAL_PWREx_EnterSTOPMode+0xd2>
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 8101590:	4b09      	ldr	r3, [pc, #36]	@ (81015b8 <HAL_PWREx_EnterSTOPMode+0xec>)
 8101592:	691b      	ldr	r3, [r3, #16]
 8101594:	4a08      	ldr	r2, [pc, #32]	@ (81015b8 <HAL_PWREx_EnterSTOPMode+0xec>)
 8101596:	f023 0304 	bic.w	r3, r3, #4
 810159a:	6113      	str	r3, [r2, #16]
 810159c:	e009      	b.n	81015b2 <HAL_PWREx_EnterSTOPMode+0xe6>
    }
    else
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3);
 810159e:	4b06      	ldr	r3, [pc, #24]	@ (81015b8 <HAL_PWREx_EnterSTOPMode+0xec>)
 81015a0:	695b      	ldr	r3, [r3, #20]
 81015a2:	4a05      	ldr	r2, [pc, #20]	@ (81015b8 <HAL_PWREx_EnterSTOPMode+0xec>)
 81015a4:	f023 0304 	bic.w	r3, r3, #4
 81015a8:	6153      	str	r3, [r2, #20]
 81015aa:	e002      	b.n	81015b2 <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 81015ac:	bf00      	nop
 81015ae:	e000      	b.n	81015b2 <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 81015b0:	bf00      	nop
#else
    /* Keep DSTOP mode when D3/SRD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
#endif  /* defined (DUAL_CORE) */
  }
}
 81015b2:	3710      	adds	r7, #16
 81015b4:	46bd      	mov	sp, r7
 81015b6:	bd80      	pop	{r7, pc}
 81015b8:	58024800 	.word	0x58024800
 81015bc:	e000ed00 	.word	0xe000ed00

081015c0 <HAL_PWREx_ClearPendingEvent>:
  *         enter low power mode using Wait For Event request.
  * @note   Cortex-M7 must be in CRUN mode when calling this API by Cortex-M4.
  * @retval None.
  */
void HAL_PWREx_ClearPendingEvent (void)
{
 81015c0:	b580      	push	{r7, lr}
 81015c2:	af00      	add	r7, sp, #0
#if defined (DUAL_CORE)
  /* Check the current Core */
  if (HAL_GetCurrentCPUID () == CM7_CPUID)
 81015c4:	f7ff fc7e 	bl	8100ec4 <HAL_GetCurrentCPUID>
 81015c8:	4603      	mov	r3, r0
 81015ca:	2b03      	cmp	r3, #3
 81015cc:	d101      	bne.n	81015d2 <HAL_PWREx_ClearPendingEvent+0x12>
  {
    __WFE ();
 81015ce:	bf20      	wfe
    __WFE ();
  }
#else
  __WFE ();
#endif /* defined (DUAL_CORE) */
}
 81015d0:	e001      	b.n	81015d6 <HAL_PWREx_ClearPendingEvent+0x16>
    __SEV ();
 81015d2:	bf40      	sev
    __WFE ();
 81015d4:	bf20      	wfe
}
 81015d6:	bf00      	nop
 81015d8:	bd80      	pop	{r7, pc}
	...

081015dc <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 81015dc:	b480      	push	{r7}
 81015de:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 81015e0:	4b05      	ldr	r3, [pc, #20]	@ (81015f8 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 81015e2:	68db      	ldr	r3, [r3, #12]
 81015e4:	4a04      	ldr	r2, [pc, #16]	@ (81015f8 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 81015e6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 81015ea:	60d3      	str	r3, [r2, #12]
}
 81015ec:	bf00      	nop
 81015ee:	46bd      	mov	sp, r7
 81015f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81015f4:	4770      	bx	lr
 81015f6:	bf00      	nop
 81015f8:	58024800 	.word	0x58024800

081015fc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 81015fc:	b480      	push	{r7}
 81015fe:	b089      	sub	sp, #36	@ 0x24
 8101600:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8101602:	4bb3      	ldr	r3, [pc, #716]	@ (81018d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101604:	691b      	ldr	r3, [r3, #16]
 8101606:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 810160a:	2b18      	cmp	r3, #24
 810160c:	f200 8155 	bhi.w	81018ba <HAL_RCC_GetSysClockFreq+0x2be>
 8101610:	a201      	add	r2, pc, #4	@ (adr r2, 8101618 <HAL_RCC_GetSysClockFreq+0x1c>)
 8101612:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8101616:	bf00      	nop
 8101618:	0810167d 	.word	0x0810167d
 810161c:	081018bb 	.word	0x081018bb
 8101620:	081018bb 	.word	0x081018bb
 8101624:	081018bb 	.word	0x081018bb
 8101628:	081018bb 	.word	0x081018bb
 810162c:	081018bb 	.word	0x081018bb
 8101630:	081018bb 	.word	0x081018bb
 8101634:	081018bb 	.word	0x081018bb
 8101638:	081016a3 	.word	0x081016a3
 810163c:	081018bb 	.word	0x081018bb
 8101640:	081018bb 	.word	0x081018bb
 8101644:	081018bb 	.word	0x081018bb
 8101648:	081018bb 	.word	0x081018bb
 810164c:	081018bb 	.word	0x081018bb
 8101650:	081018bb 	.word	0x081018bb
 8101654:	081018bb 	.word	0x081018bb
 8101658:	081016a9 	.word	0x081016a9
 810165c:	081018bb 	.word	0x081018bb
 8101660:	081018bb 	.word	0x081018bb
 8101664:	081018bb 	.word	0x081018bb
 8101668:	081018bb 	.word	0x081018bb
 810166c:	081018bb 	.word	0x081018bb
 8101670:	081018bb 	.word	0x081018bb
 8101674:	081018bb 	.word	0x081018bb
 8101678:	081016af 	.word	0x081016af
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 810167c:	4b94      	ldr	r3, [pc, #592]	@ (81018d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810167e:	681b      	ldr	r3, [r3, #0]
 8101680:	f003 0320 	and.w	r3, r3, #32
 8101684:	2b00      	cmp	r3, #0
 8101686:	d009      	beq.n	810169c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8101688:	4b91      	ldr	r3, [pc, #580]	@ (81018d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810168a:	681b      	ldr	r3, [r3, #0]
 810168c:	08db      	lsrs	r3, r3, #3
 810168e:	f003 0303 	and.w	r3, r3, #3
 8101692:	4a90      	ldr	r2, [pc, #576]	@ (81018d4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8101694:	fa22 f303 	lsr.w	r3, r2, r3
 8101698:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 810169a:	e111      	b.n	81018c0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 810169c:	4b8d      	ldr	r3, [pc, #564]	@ (81018d4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 810169e:	61bb      	str	r3, [r7, #24]
      break;
 81016a0:	e10e      	b.n	81018c0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 81016a2:	4b8d      	ldr	r3, [pc, #564]	@ (81018d8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 81016a4:	61bb      	str	r3, [r7, #24]
      break;
 81016a6:	e10b      	b.n	81018c0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 81016a8:	4b8c      	ldr	r3, [pc, #560]	@ (81018dc <HAL_RCC_GetSysClockFreq+0x2e0>)
 81016aa:	61bb      	str	r3, [r7, #24]
      break;
 81016ac:	e108      	b.n	81018c0 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 81016ae:	4b88      	ldr	r3, [pc, #544]	@ (81018d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81016b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81016b2:	f003 0303 	and.w	r3, r3, #3
 81016b6:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 81016b8:	4b85      	ldr	r3, [pc, #532]	@ (81018d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81016ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81016bc:	091b      	lsrs	r3, r3, #4
 81016be:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 81016c2:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 81016c4:	4b82      	ldr	r3, [pc, #520]	@ (81018d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81016c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81016c8:	f003 0301 	and.w	r3, r3, #1
 81016cc:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 81016ce:	4b80      	ldr	r3, [pc, #512]	@ (81018d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81016d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 81016d2:	08db      	lsrs	r3, r3, #3
 81016d4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 81016d8:	68fa      	ldr	r2, [r7, #12]
 81016da:	fb02 f303 	mul.w	r3, r2, r3
 81016de:	ee07 3a90 	vmov	s15, r3
 81016e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81016e6:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 81016ea:	693b      	ldr	r3, [r7, #16]
 81016ec:	2b00      	cmp	r3, #0
 81016ee:	f000 80e1 	beq.w	81018b4 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 81016f2:	697b      	ldr	r3, [r7, #20]
 81016f4:	2b02      	cmp	r3, #2
 81016f6:	f000 8083 	beq.w	8101800 <HAL_RCC_GetSysClockFreq+0x204>
 81016fa:	697b      	ldr	r3, [r7, #20]
 81016fc:	2b02      	cmp	r3, #2
 81016fe:	f200 80a1 	bhi.w	8101844 <HAL_RCC_GetSysClockFreq+0x248>
 8101702:	697b      	ldr	r3, [r7, #20]
 8101704:	2b00      	cmp	r3, #0
 8101706:	d003      	beq.n	8101710 <HAL_RCC_GetSysClockFreq+0x114>
 8101708:	697b      	ldr	r3, [r7, #20]
 810170a:	2b01      	cmp	r3, #1
 810170c:	d056      	beq.n	81017bc <HAL_RCC_GetSysClockFreq+0x1c0>
 810170e:	e099      	b.n	8101844 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8101710:	4b6f      	ldr	r3, [pc, #444]	@ (81018d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101712:	681b      	ldr	r3, [r3, #0]
 8101714:	f003 0320 	and.w	r3, r3, #32
 8101718:	2b00      	cmp	r3, #0
 810171a:	d02d      	beq.n	8101778 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 810171c:	4b6c      	ldr	r3, [pc, #432]	@ (81018d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810171e:	681b      	ldr	r3, [r3, #0]
 8101720:	08db      	lsrs	r3, r3, #3
 8101722:	f003 0303 	and.w	r3, r3, #3
 8101726:	4a6b      	ldr	r2, [pc, #428]	@ (81018d4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8101728:	fa22 f303 	lsr.w	r3, r2, r3
 810172c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 810172e:	687b      	ldr	r3, [r7, #4]
 8101730:	ee07 3a90 	vmov	s15, r3
 8101734:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8101738:	693b      	ldr	r3, [r7, #16]
 810173a:	ee07 3a90 	vmov	s15, r3
 810173e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8101742:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8101746:	4b62      	ldr	r3, [pc, #392]	@ (81018d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 810174a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810174e:	ee07 3a90 	vmov	s15, r3
 8101752:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8101756:	ed97 6a02 	vldr	s12, [r7, #8]
 810175a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 81018e0 <HAL_RCC_GetSysClockFreq+0x2e4>
 810175e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8101762:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8101766:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 810176a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810176e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8101772:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8101776:	e087      	b.n	8101888 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8101778:	693b      	ldr	r3, [r7, #16]
 810177a:	ee07 3a90 	vmov	s15, r3
 810177e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8101782:	eddf 6a58 	vldr	s13, [pc, #352]	@ 81018e4 <HAL_RCC_GetSysClockFreq+0x2e8>
 8101786:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810178a:	4b51      	ldr	r3, [pc, #324]	@ (81018d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810178c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 810178e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8101792:	ee07 3a90 	vmov	s15, r3
 8101796:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810179a:	ed97 6a02 	vldr	s12, [r7, #8]
 810179e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 81018e0 <HAL_RCC_GetSysClockFreq+0x2e4>
 81017a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81017a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81017aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 81017ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81017b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 81017b6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 81017ba:	e065      	b.n	8101888 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 81017bc:	693b      	ldr	r3, [r7, #16]
 81017be:	ee07 3a90 	vmov	s15, r3
 81017c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81017c6:	eddf 6a48 	vldr	s13, [pc, #288]	@ 81018e8 <HAL_RCC_GetSysClockFreq+0x2ec>
 81017ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81017ce:	4b40      	ldr	r3, [pc, #256]	@ (81018d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81017d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 81017d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81017d6:	ee07 3a90 	vmov	s15, r3
 81017da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81017de:	ed97 6a02 	vldr	s12, [r7, #8]
 81017e2:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 81018e0 <HAL_RCC_GetSysClockFreq+0x2e4>
 81017e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81017ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81017ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 81017f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81017f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 81017fa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 81017fe:	e043      	b.n	8101888 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8101800:	693b      	ldr	r3, [r7, #16]
 8101802:	ee07 3a90 	vmov	s15, r3
 8101806:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810180a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 81018ec <HAL_RCC_GetSysClockFreq+0x2f0>
 810180e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8101812:	4b2f      	ldr	r3, [pc, #188]	@ (81018d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101814:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8101816:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810181a:	ee07 3a90 	vmov	s15, r3
 810181e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8101822:	ed97 6a02 	vldr	s12, [r7, #8]
 8101826:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 81018e0 <HAL_RCC_GetSysClockFreq+0x2e4>
 810182a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810182e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8101832:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8101836:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810183a:	ee67 7a27 	vmul.f32	s15, s14, s15
 810183e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8101842:	e021      	b.n	8101888 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8101844:	693b      	ldr	r3, [r7, #16]
 8101846:	ee07 3a90 	vmov	s15, r3
 810184a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810184e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 81018e8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8101852:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8101856:	4b1e      	ldr	r3, [pc, #120]	@ (81018d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101858:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 810185a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810185e:	ee07 3a90 	vmov	s15, r3
 8101862:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8101866:	ed97 6a02 	vldr	s12, [r7, #8]
 810186a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 81018e0 <HAL_RCC_GetSysClockFreq+0x2e4>
 810186e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8101872:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8101876:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 810187a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810187e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8101882:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8101886:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8101888:	4b11      	ldr	r3, [pc, #68]	@ (81018d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810188a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 810188c:	0a5b      	lsrs	r3, r3, #9
 810188e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8101892:	3301      	adds	r3, #1
 8101894:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8101896:	683b      	ldr	r3, [r7, #0]
 8101898:	ee07 3a90 	vmov	s15, r3
 810189c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 81018a0:	edd7 6a07 	vldr	s13, [r7, #28]
 81018a4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81018a8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81018ac:	ee17 3a90 	vmov	r3, s15
 81018b0:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 81018b2:	e005      	b.n	81018c0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 81018b4:	2300      	movs	r3, #0
 81018b6:	61bb      	str	r3, [r7, #24]
      break;
 81018b8:	e002      	b.n	81018c0 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 81018ba:	4b07      	ldr	r3, [pc, #28]	@ (81018d8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 81018bc:	61bb      	str	r3, [r7, #24]
      break;
 81018be:	bf00      	nop
  }

  return sysclockfreq;
 81018c0:	69bb      	ldr	r3, [r7, #24]
}
 81018c2:	4618      	mov	r0, r3
 81018c4:	3724      	adds	r7, #36	@ 0x24
 81018c6:	46bd      	mov	sp, r7
 81018c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81018cc:	4770      	bx	lr
 81018ce:	bf00      	nop
 81018d0:	58024400 	.word	0x58024400
 81018d4:	03d09000 	.word	0x03d09000
 81018d8:	003d0900 	.word	0x003d0900
 81018dc:	017d7840 	.word	0x017d7840
 81018e0:	46000000 	.word	0x46000000
 81018e4:	4c742400 	.word	0x4c742400
 81018e8:	4a742400 	.word	0x4a742400
 81018ec:	4bbebc20 	.word	0x4bbebc20

081018f0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 81018f0:	b580      	push	{r7, lr}
 81018f2:	b082      	sub	sp, #8
 81018f4:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 81018f6:	f7ff fe81 	bl	81015fc <HAL_RCC_GetSysClockFreq>
 81018fa:	4602      	mov	r2, r0
 81018fc:	4b11      	ldr	r3, [pc, #68]	@ (8101944 <HAL_RCC_GetHCLKFreq+0x54>)
 81018fe:	699b      	ldr	r3, [r3, #24]
 8101900:	0a1b      	lsrs	r3, r3, #8
 8101902:	f003 030f 	and.w	r3, r3, #15
 8101906:	4910      	ldr	r1, [pc, #64]	@ (8101948 <HAL_RCC_GetHCLKFreq+0x58>)
 8101908:	5ccb      	ldrb	r3, [r1, r3]
 810190a:	f003 031f 	and.w	r3, r3, #31
 810190e:	fa22 f303 	lsr.w	r3, r2, r3
 8101912:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8101914:	4b0b      	ldr	r3, [pc, #44]	@ (8101944 <HAL_RCC_GetHCLKFreq+0x54>)
 8101916:	699b      	ldr	r3, [r3, #24]
 8101918:	f003 030f 	and.w	r3, r3, #15
 810191c:	4a0a      	ldr	r2, [pc, #40]	@ (8101948 <HAL_RCC_GetHCLKFreq+0x58>)
 810191e:	5cd3      	ldrb	r3, [r2, r3]
 8101920:	f003 031f 	and.w	r3, r3, #31
 8101924:	687a      	ldr	r2, [r7, #4]
 8101926:	fa22 f303 	lsr.w	r3, r2, r3
 810192a:	4a08      	ldr	r2, [pc, #32]	@ (810194c <HAL_RCC_GetHCLKFreq+0x5c>)
 810192c:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 810192e:	4b07      	ldr	r3, [pc, #28]	@ (810194c <HAL_RCC_GetHCLKFreq+0x5c>)
 8101930:	681b      	ldr	r3, [r3, #0]
 8101932:	4a07      	ldr	r2, [pc, #28]	@ (8101950 <HAL_RCC_GetHCLKFreq+0x60>)
 8101934:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8101936:	4b05      	ldr	r3, [pc, #20]	@ (810194c <HAL_RCC_GetHCLKFreq+0x5c>)
 8101938:	681b      	ldr	r3, [r3, #0]
}
 810193a:	4618      	mov	r0, r3
 810193c:	3708      	adds	r7, #8
 810193e:	46bd      	mov	sp, r7
 8101940:	bd80      	pop	{r7, pc}
 8101942:	bf00      	nop
 8101944:	58024400 	.word	0x58024400
 8101948:	08105024 	.word	0x08105024
 810194c:	10000004 	.word	0x10000004
 8101950:	10000000 	.word	0x10000000

08101954 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8101954:	b580      	push	{r7, lr}
 8101956:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8101958:	f7ff ffca 	bl	81018f0 <HAL_RCC_GetHCLKFreq>
 810195c:	4602      	mov	r2, r0
 810195e:	4b06      	ldr	r3, [pc, #24]	@ (8101978 <HAL_RCC_GetPCLK1Freq+0x24>)
 8101960:	69db      	ldr	r3, [r3, #28]
 8101962:	091b      	lsrs	r3, r3, #4
 8101964:	f003 0307 	and.w	r3, r3, #7
 8101968:	4904      	ldr	r1, [pc, #16]	@ (810197c <HAL_RCC_GetPCLK1Freq+0x28>)
 810196a:	5ccb      	ldrb	r3, [r1, r3]
 810196c:	f003 031f 	and.w	r3, r3, #31
 8101970:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8101974:	4618      	mov	r0, r3
 8101976:	bd80      	pop	{r7, pc}
 8101978:	58024400 	.word	0x58024400
 810197c:	08105024 	.word	0x08105024

08101980 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8101980:	b580      	push	{r7, lr}
 8101982:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8101984:	f7ff ffb4 	bl	81018f0 <HAL_RCC_GetHCLKFreq>
 8101988:	4602      	mov	r2, r0
 810198a:	4b06      	ldr	r3, [pc, #24]	@ (81019a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 810198c:	69db      	ldr	r3, [r3, #28]
 810198e:	0a1b      	lsrs	r3, r3, #8
 8101990:	f003 0307 	and.w	r3, r3, #7
 8101994:	4904      	ldr	r1, [pc, #16]	@ (81019a8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8101996:	5ccb      	ldrb	r3, [r1, r3]
 8101998:	f003 031f 	and.w	r3, r3, #31
 810199c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 81019a0:	4618      	mov	r0, r3
 81019a2:	bd80      	pop	{r7, pc}
 81019a4:	58024400 	.word	0x58024400
 81019a8:	08105024 	.word	0x08105024

081019ac <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 81019ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 81019b0:	b0ca      	sub	sp, #296	@ 0x128
 81019b2:	af00      	add	r7, sp, #0
 81019b4:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 81019b8:	2300      	movs	r3, #0
 81019ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 81019be:	2300      	movs	r3, #0
 81019c0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 81019c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81019c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 81019cc:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 81019d0:	2500      	movs	r5, #0
 81019d2:	ea54 0305 	orrs.w	r3, r4, r5
 81019d6:	d049      	beq.n	8101a6c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 81019d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81019dc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 81019de:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 81019e2:	d02f      	beq.n	8101a44 <HAL_RCCEx_PeriphCLKConfig+0x98>
 81019e4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 81019e8:	d828      	bhi.n	8101a3c <HAL_RCCEx_PeriphCLKConfig+0x90>
 81019ea:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 81019ee:	d01a      	beq.n	8101a26 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 81019f0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 81019f4:	d822      	bhi.n	8101a3c <HAL_RCCEx_PeriphCLKConfig+0x90>
 81019f6:	2b00      	cmp	r3, #0
 81019f8:	d003      	beq.n	8101a02 <HAL_RCCEx_PeriphCLKConfig+0x56>
 81019fa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 81019fe:	d007      	beq.n	8101a10 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8101a00:	e01c      	b.n	8101a3c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8101a02:	4bb8      	ldr	r3, [pc, #736]	@ (8101ce4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101a04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8101a06:	4ab7      	ldr	r2, [pc, #732]	@ (8101ce4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101a08:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8101a0c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8101a0e:	e01a      	b.n	8101a46 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8101a10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101a14:	3308      	adds	r3, #8
 8101a16:	2102      	movs	r1, #2
 8101a18:	4618      	mov	r0, r3
 8101a1a:	f001 fc8f 	bl	810333c <RCCEx_PLL2_Config>
 8101a1e:	4603      	mov	r3, r0
 8101a20:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8101a24:	e00f      	b.n	8101a46 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8101a26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101a2a:	3328      	adds	r3, #40	@ 0x28
 8101a2c:	2102      	movs	r1, #2
 8101a2e:	4618      	mov	r0, r3
 8101a30:	f001 fd36 	bl	81034a0 <RCCEx_PLL3_Config>
 8101a34:	4603      	mov	r3, r0
 8101a36:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8101a3a:	e004      	b.n	8101a46 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8101a3c:	2301      	movs	r3, #1
 8101a3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8101a42:	e000      	b.n	8101a46 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8101a44:	bf00      	nop
    }

    if (ret == HAL_OK)
 8101a46:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8101a4a:	2b00      	cmp	r3, #0
 8101a4c:	d10a      	bne.n	8101a64 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8101a4e:	4ba5      	ldr	r3, [pc, #660]	@ (8101ce4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101a50:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8101a52:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8101a56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101a5a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8101a5c:	4aa1      	ldr	r2, [pc, #644]	@ (8101ce4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101a5e:	430b      	orrs	r3, r1
 8101a60:	6513      	str	r3, [r2, #80]	@ 0x50
 8101a62:	e003      	b.n	8101a6c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8101a64:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8101a68:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8101a6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101a70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101a74:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8101a78:	f04f 0900 	mov.w	r9, #0
 8101a7c:	ea58 0309 	orrs.w	r3, r8, r9
 8101a80:	d047      	beq.n	8101b12 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8101a82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101a86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8101a88:	2b04      	cmp	r3, #4
 8101a8a:	d82a      	bhi.n	8101ae2 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8101a8c:	a201      	add	r2, pc, #4	@ (adr r2, 8101a94 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8101a8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8101a92:	bf00      	nop
 8101a94:	08101aa9 	.word	0x08101aa9
 8101a98:	08101ab7 	.word	0x08101ab7
 8101a9c:	08101acd 	.word	0x08101acd
 8101aa0:	08101aeb 	.word	0x08101aeb
 8101aa4:	08101aeb 	.word	0x08101aeb
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8101aa8:	4b8e      	ldr	r3, [pc, #568]	@ (8101ce4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101aaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8101aac:	4a8d      	ldr	r2, [pc, #564]	@ (8101ce4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101aae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8101ab2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8101ab4:	e01a      	b.n	8101aec <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8101ab6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101aba:	3308      	adds	r3, #8
 8101abc:	2100      	movs	r1, #0
 8101abe:	4618      	mov	r0, r3
 8101ac0:	f001 fc3c 	bl	810333c <RCCEx_PLL2_Config>
 8101ac4:	4603      	mov	r3, r0
 8101ac6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8101aca:	e00f      	b.n	8101aec <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8101acc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101ad0:	3328      	adds	r3, #40	@ 0x28
 8101ad2:	2100      	movs	r1, #0
 8101ad4:	4618      	mov	r0, r3
 8101ad6:	f001 fce3 	bl	81034a0 <RCCEx_PLL3_Config>
 8101ada:	4603      	mov	r3, r0
 8101adc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8101ae0:	e004      	b.n	8101aec <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8101ae2:	2301      	movs	r3, #1
 8101ae4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8101ae8:	e000      	b.n	8101aec <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8101aea:	bf00      	nop
    }

    if (ret == HAL_OK)
 8101aec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8101af0:	2b00      	cmp	r3, #0
 8101af2:	d10a      	bne.n	8101b0a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8101af4:	4b7b      	ldr	r3, [pc, #492]	@ (8101ce4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101af6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8101af8:	f023 0107 	bic.w	r1, r3, #7
 8101afc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101b00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8101b02:	4a78      	ldr	r2, [pc, #480]	@ (8101ce4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101b04:	430b      	orrs	r3, r1
 8101b06:	6513      	str	r3, [r2, #80]	@ 0x50
 8101b08:	e003      	b.n	8101b12 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8101b0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8101b0e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8101b12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101b16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101b1a:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8101b1e:	f04f 0b00 	mov.w	fp, #0
 8101b22:	ea5a 030b 	orrs.w	r3, sl, fp
 8101b26:	d04c      	beq.n	8101bc2 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8101b28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101b2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8101b2e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8101b32:	d030      	beq.n	8101b96 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8101b34:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8101b38:	d829      	bhi.n	8101b8e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8101b3a:	2bc0      	cmp	r3, #192	@ 0xc0
 8101b3c:	d02d      	beq.n	8101b9a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8101b3e:	2bc0      	cmp	r3, #192	@ 0xc0
 8101b40:	d825      	bhi.n	8101b8e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8101b42:	2b80      	cmp	r3, #128	@ 0x80
 8101b44:	d018      	beq.n	8101b78 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8101b46:	2b80      	cmp	r3, #128	@ 0x80
 8101b48:	d821      	bhi.n	8101b8e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8101b4a:	2b00      	cmp	r3, #0
 8101b4c:	d002      	beq.n	8101b54 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8101b4e:	2b40      	cmp	r3, #64	@ 0x40
 8101b50:	d007      	beq.n	8101b62 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8101b52:	e01c      	b.n	8101b8e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8101b54:	4b63      	ldr	r3, [pc, #396]	@ (8101ce4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101b56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8101b58:	4a62      	ldr	r2, [pc, #392]	@ (8101ce4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101b5a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8101b5e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8101b60:	e01c      	b.n	8101b9c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8101b62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101b66:	3308      	adds	r3, #8
 8101b68:	2100      	movs	r1, #0
 8101b6a:	4618      	mov	r0, r3
 8101b6c:	f001 fbe6 	bl	810333c <RCCEx_PLL2_Config>
 8101b70:	4603      	mov	r3, r0
 8101b72:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8101b76:	e011      	b.n	8101b9c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8101b78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101b7c:	3328      	adds	r3, #40	@ 0x28
 8101b7e:	2100      	movs	r1, #0
 8101b80:	4618      	mov	r0, r3
 8101b82:	f001 fc8d 	bl	81034a0 <RCCEx_PLL3_Config>
 8101b86:	4603      	mov	r3, r0
 8101b88:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8101b8c:	e006      	b.n	8101b9c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8101b8e:	2301      	movs	r3, #1
 8101b90:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8101b94:	e002      	b.n	8101b9c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8101b96:	bf00      	nop
 8101b98:	e000      	b.n	8101b9c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8101b9a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8101b9c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8101ba0:	2b00      	cmp	r3, #0
 8101ba2:	d10a      	bne.n	8101bba <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8101ba4:	4b4f      	ldr	r3, [pc, #316]	@ (8101ce4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101ba6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8101ba8:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8101bac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101bb0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8101bb2:	4a4c      	ldr	r2, [pc, #304]	@ (8101ce4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101bb4:	430b      	orrs	r3, r1
 8101bb6:	6513      	str	r3, [r2, #80]	@ 0x50
 8101bb8:	e003      	b.n	8101bc2 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8101bba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8101bbe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8101bc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101bc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101bca:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8101bce:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8101bd2:	2300      	movs	r3, #0
 8101bd4:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8101bd8:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8101bdc:	460b      	mov	r3, r1
 8101bde:	4313      	orrs	r3, r2
 8101be0:	d053      	beq.n	8101c8a <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8101be2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101be6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8101bea:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8101bee:	d035      	beq.n	8101c5c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8101bf0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8101bf4:	d82e      	bhi.n	8101c54 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8101bf6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8101bfa:	d031      	beq.n	8101c60 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8101bfc:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8101c00:	d828      	bhi.n	8101c54 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8101c02:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8101c06:	d01a      	beq.n	8101c3e <HAL_RCCEx_PeriphCLKConfig+0x292>
 8101c08:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8101c0c:	d822      	bhi.n	8101c54 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8101c0e:	2b00      	cmp	r3, #0
 8101c10:	d003      	beq.n	8101c1a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8101c12:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8101c16:	d007      	beq.n	8101c28 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8101c18:	e01c      	b.n	8101c54 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8101c1a:	4b32      	ldr	r3, [pc, #200]	@ (8101ce4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101c1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8101c1e:	4a31      	ldr	r2, [pc, #196]	@ (8101ce4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101c20:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8101c24:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8101c26:	e01c      	b.n	8101c62 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8101c28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101c2c:	3308      	adds	r3, #8
 8101c2e:	2100      	movs	r1, #0
 8101c30:	4618      	mov	r0, r3
 8101c32:	f001 fb83 	bl	810333c <RCCEx_PLL2_Config>
 8101c36:	4603      	mov	r3, r0
 8101c38:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8101c3c:	e011      	b.n	8101c62 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8101c3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101c42:	3328      	adds	r3, #40	@ 0x28
 8101c44:	2100      	movs	r1, #0
 8101c46:	4618      	mov	r0, r3
 8101c48:	f001 fc2a 	bl	81034a0 <RCCEx_PLL3_Config>
 8101c4c:	4603      	mov	r3, r0
 8101c4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8101c52:	e006      	b.n	8101c62 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8101c54:	2301      	movs	r3, #1
 8101c56:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8101c5a:	e002      	b.n	8101c62 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8101c5c:	bf00      	nop
 8101c5e:	e000      	b.n	8101c62 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8101c60:	bf00      	nop
    }

    if (ret == HAL_OK)
 8101c62:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8101c66:	2b00      	cmp	r3, #0
 8101c68:	d10b      	bne.n	8101c82 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8101c6a:	4b1e      	ldr	r3, [pc, #120]	@ (8101ce4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101c6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8101c6e:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8101c72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101c76:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8101c7a:	4a1a      	ldr	r2, [pc, #104]	@ (8101ce4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101c7c:	430b      	orrs	r3, r1
 8101c7e:	6593      	str	r3, [r2, #88]	@ 0x58
 8101c80:	e003      	b.n	8101c8a <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8101c82:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8101c86:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8101c8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101c8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101c92:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8101c96:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8101c9a:	2300      	movs	r3, #0
 8101c9c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8101ca0:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8101ca4:	460b      	mov	r3, r1
 8101ca6:	4313      	orrs	r3, r2
 8101ca8:	d056      	beq.n	8101d58 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8101caa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101cae:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8101cb2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8101cb6:	d038      	beq.n	8101d2a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8101cb8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8101cbc:	d831      	bhi.n	8101d22 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8101cbe:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8101cc2:	d034      	beq.n	8101d2e <HAL_RCCEx_PeriphCLKConfig+0x382>
 8101cc4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8101cc8:	d82b      	bhi.n	8101d22 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8101cca:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8101cce:	d01d      	beq.n	8101d0c <HAL_RCCEx_PeriphCLKConfig+0x360>
 8101cd0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8101cd4:	d825      	bhi.n	8101d22 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8101cd6:	2b00      	cmp	r3, #0
 8101cd8:	d006      	beq.n	8101ce8 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8101cda:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8101cde:	d00a      	beq.n	8101cf6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8101ce0:	e01f      	b.n	8101d22 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8101ce2:	bf00      	nop
 8101ce4:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8101ce8:	4ba2      	ldr	r3, [pc, #648]	@ (8101f74 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8101cea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8101cec:	4aa1      	ldr	r2, [pc, #644]	@ (8101f74 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8101cee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8101cf2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8101cf4:	e01c      	b.n	8101d30 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8101cf6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101cfa:	3308      	adds	r3, #8
 8101cfc:	2100      	movs	r1, #0
 8101cfe:	4618      	mov	r0, r3
 8101d00:	f001 fb1c 	bl	810333c <RCCEx_PLL2_Config>
 8101d04:	4603      	mov	r3, r0
 8101d06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8101d0a:	e011      	b.n	8101d30 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8101d0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101d10:	3328      	adds	r3, #40	@ 0x28
 8101d12:	2100      	movs	r1, #0
 8101d14:	4618      	mov	r0, r3
 8101d16:	f001 fbc3 	bl	81034a0 <RCCEx_PLL3_Config>
 8101d1a:	4603      	mov	r3, r0
 8101d1c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8101d20:	e006      	b.n	8101d30 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8101d22:	2301      	movs	r3, #1
 8101d24:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8101d28:	e002      	b.n	8101d30 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8101d2a:	bf00      	nop
 8101d2c:	e000      	b.n	8101d30 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8101d2e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8101d30:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8101d34:	2b00      	cmp	r3, #0
 8101d36:	d10b      	bne.n	8101d50 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8101d38:	4b8e      	ldr	r3, [pc, #568]	@ (8101f74 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8101d3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8101d3c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8101d40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101d44:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8101d48:	4a8a      	ldr	r2, [pc, #552]	@ (8101f74 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8101d4a:	430b      	orrs	r3, r1
 8101d4c:	6593      	str	r3, [r2, #88]	@ 0x58
 8101d4e:	e003      	b.n	8101d58 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8101d50:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8101d54:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8101d58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101d5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101d60:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8101d64:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8101d68:	2300      	movs	r3, #0
 8101d6a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8101d6e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8101d72:	460b      	mov	r3, r1
 8101d74:	4313      	orrs	r3, r2
 8101d76:	d03a      	beq.n	8101dee <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8101d78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101d7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8101d7e:	2b30      	cmp	r3, #48	@ 0x30
 8101d80:	d01f      	beq.n	8101dc2 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8101d82:	2b30      	cmp	r3, #48	@ 0x30
 8101d84:	d819      	bhi.n	8101dba <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8101d86:	2b20      	cmp	r3, #32
 8101d88:	d00c      	beq.n	8101da4 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8101d8a:	2b20      	cmp	r3, #32
 8101d8c:	d815      	bhi.n	8101dba <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8101d8e:	2b00      	cmp	r3, #0
 8101d90:	d019      	beq.n	8101dc6 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8101d92:	2b10      	cmp	r3, #16
 8101d94:	d111      	bne.n	8101dba <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8101d96:	4b77      	ldr	r3, [pc, #476]	@ (8101f74 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8101d98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8101d9a:	4a76      	ldr	r2, [pc, #472]	@ (8101f74 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8101d9c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8101da0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8101da2:	e011      	b.n	8101dc8 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8101da4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101da8:	3308      	adds	r3, #8
 8101daa:	2102      	movs	r1, #2
 8101dac:	4618      	mov	r0, r3
 8101dae:	f001 fac5 	bl	810333c <RCCEx_PLL2_Config>
 8101db2:	4603      	mov	r3, r0
 8101db4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8101db8:	e006      	b.n	8101dc8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8101dba:	2301      	movs	r3, #1
 8101dbc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8101dc0:	e002      	b.n	8101dc8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8101dc2:	bf00      	nop
 8101dc4:	e000      	b.n	8101dc8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8101dc6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8101dc8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8101dcc:	2b00      	cmp	r3, #0
 8101dce:	d10a      	bne.n	8101de6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8101dd0:	4b68      	ldr	r3, [pc, #416]	@ (8101f74 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8101dd2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8101dd4:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8101dd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101ddc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8101dde:	4a65      	ldr	r2, [pc, #404]	@ (8101f74 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8101de0:	430b      	orrs	r3, r1
 8101de2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8101de4:	e003      	b.n	8101dee <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8101de6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8101dea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8101dee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101df2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101df6:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8101dfa:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8101dfe:	2300      	movs	r3, #0
 8101e00:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8101e04:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8101e08:	460b      	mov	r3, r1
 8101e0a:	4313      	orrs	r3, r2
 8101e0c:	d051      	beq.n	8101eb2 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8101e0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101e12:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8101e14:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8101e18:	d035      	beq.n	8101e86 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8101e1a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8101e1e:	d82e      	bhi.n	8101e7e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8101e20:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8101e24:	d031      	beq.n	8101e8a <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8101e26:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8101e2a:	d828      	bhi.n	8101e7e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8101e2c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8101e30:	d01a      	beq.n	8101e68 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8101e32:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8101e36:	d822      	bhi.n	8101e7e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8101e38:	2b00      	cmp	r3, #0
 8101e3a:	d003      	beq.n	8101e44 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8101e3c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8101e40:	d007      	beq.n	8101e52 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8101e42:	e01c      	b.n	8101e7e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8101e44:	4b4b      	ldr	r3, [pc, #300]	@ (8101f74 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8101e46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8101e48:	4a4a      	ldr	r2, [pc, #296]	@ (8101f74 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8101e4a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8101e4e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8101e50:	e01c      	b.n	8101e8c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8101e52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101e56:	3308      	adds	r3, #8
 8101e58:	2100      	movs	r1, #0
 8101e5a:	4618      	mov	r0, r3
 8101e5c:	f001 fa6e 	bl	810333c <RCCEx_PLL2_Config>
 8101e60:	4603      	mov	r3, r0
 8101e62:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8101e66:	e011      	b.n	8101e8c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8101e68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101e6c:	3328      	adds	r3, #40	@ 0x28
 8101e6e:	2100      	movs	r1, #0
 8101e70:	4618      	mov	r0, r3
 8101e72:	f001 fb15 	bl	81034a0 <RCCEx_PLL3_Config>
 8101e76:	4603      	mov	r3, r0
 8101e78:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8101e7c:	e006      	b.n	8101e8c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8101e7e:	2301      	movs	r3, #1
 8101e80:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8101e84:	e002      	b.n	8101e8c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8101e86:	bf00      	nop
 8101e88:	e000      	b.n	8101e8c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8101e8a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8101e8c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8101e90:	2b00      	cmp	r3, #0
 8101e92:	d10a      	bne.n	8101eaa <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8101e94:	4b37      	ldr	r3, [pc, #220]	@ (8101f74 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8101e96:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8101e98:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8101e9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101ea0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8101ea2:	4a34      	ldr	r2, [pc, #208]	@ (8101f74 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8101ea4:	430b      	orrs	r3, r1
 8101ea6:	6513      	str	r3, [r2, #80]	@ 0x50
 8101ea8:	e003      	b.n	8101eb2 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8101eaa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8101eae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8101eb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101eb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101eba:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8101ebe:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8101ec2:	2300      	movs	r3, #0
 8101ec4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8101ec8:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8101ecc:	460b      	mov	r3, r1
 8101ece:	4313      	orrs	r3, r2
 8101ed0:	d056      	beq.n	8101f80 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8101ed2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101ed6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8101ed8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8101edc:	d033      	beq.n	8101f46 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8101ede:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8101ee2:	d82c      	bhi.n	8101f3e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8101ee4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8101ee8:	d02f      	beq.n	8101f4a <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8101eea:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8101eee:	d826      	bhi.n	8101f3e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8101ef0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8101ef4:	d02b      	beq.n	8101f4e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8101ef6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8101efa:	d820      	bhi.n	8101f3e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8101efc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8101f00:	d012      	beq.n	8101f28 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8101f02:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8101f06:	d81a      	bhi.n	8101f3e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8101f08:	2b00      	cmp	r3, #0
 8101f0a:	d022      	beq.n	8101f52 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8101f0c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8101f10:	d115      	bne.n	8101f3e <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8101f12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101f16:	3308      	adds	r3, #8
 8101f18:	2101      	movs	r1, #1
 8101f1a:	4618      	mov	r0, r3
 8101f1c:	f001 fa0e 	bl	810333c <RCCEx_PLL2_Config>
 8101f20:	4603      	mov	r3, r0
 8101f22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8101f26:	e015      	b.n	8101f54 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8101f28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101f2c:	3328      	adds	r3, #40	@ 0x28
 8101f2e:	2101      	movs	r1, #1
 8101f30:	4618      	mov	r0, r3
 8101f32:	f001 fab5 	bl	81034a0 <RCCEx_PLL3_Config>
 8101f36:	4603      	mov	r3, r0
 8101f38:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8101f3c:	e00a      	b.n	8101f54 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8101f3e:	2301      	movs	r3, #1
 8101f40:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8101f44:	e006      	b.n	8101f54 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8101f46:	bf00      	nop
 8101f48:	e004      	b.n	8101f54 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8101f4a:	bf00      	nop
 8101f4c:	e002      	b.n	8101f54 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8101f4e:	bf00      	nop
 8101f50:	e000      	b.n	8101f54 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8101f52:	bf00      	nop
    }

    if (ret == HAL_OK)
 8101f54:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8101f58:	2b00      	cmp	r3, #0
 8101f5a:	d10d      	bne.n	8101f78 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8101f5c:	4b05      	ldr	r3, [pc, #20]	@ (8101f74 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8101f5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8101f60:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8101f64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101f68:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8101f6a:	4a02      	ldr	r2, [pc, #8]	@ (8101f74 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8101f6c:	430b      	orrs	r3, r1
 8101f6e:	6513      	str	r3, [r2, #80]	@ 0x50
 8101f70:	e006      	b.n	8101f80 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8101f72:	bf00      	nop
 8101f74:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8101f78:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8101f7c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8101f80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101f84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101f88:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8101f8c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8101f90:	2300      	movs	r3, #0
 8101f92:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8101f96:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8101f9a:	460b      	mov	r3, r1
 8101f9c:	4313      	orrs	r3, r2
 8101f9e:	d055      	beq.n	810204c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8101fa0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101fa4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8101fa8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8101fac:	d033      	beq.n	8102016 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8101fae:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8101fb2:	d82c      	bhi.n	810200e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8101fb4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8101fb8:	d02f      	beq.n	810201a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8101fba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8101fbe:	d826      	bhi.n	810200e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8101fc0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8101fc4:	d02b      	beq.n	810201e <HAL_RCCEx_PeriphCLKConfig+0x672>
 8101fc6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8101fca:	d820      	bhi.n	810200e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8101fcc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8101fd0:	d012      	beq.n	8101ff8 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8101fd2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8101fd6:	d81a      	bhi.n	810200e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8101fd8:	2b00      	cmp	r3, #0
 8101fda:	d022      	beq.n	8102022 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8101fdc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8101fe0:	d115      	bne.n	810200e <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8101fe2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101fe6:	3308      	adds	r3, #8
 8101fe8:	2101      	movs	r1, #1
 8101fea:	4618      	mov	r0, r3
 8101fec:	f001 f9a6 	bl	810333c <RCCEx_PLL2_Config>
 8101ff0:	4603      	mov	r3, r0
 8101ff2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8101ff6:	e015      	b.n	8102024 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8101ff8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101ffc:	3328      	adds	r3, #40	@ 0x28
 8101ffe:	2101      	movs	r1, #1
 8102000:	4618      	mov	r0, r3
 8102002:	f001 fa4d 	bl	81034a0 <RCCEx_PLL3_Config>
 8102006:	4603      	mov	r3, r0
 8102008:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 810200c:	e00a      	b.n	8102024 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 810200e:	2301      	movs	r3, #1
 8102010:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8102014:	e006      	b.n	8102024 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8102016:	bf00      	nop
 8102018:	e004      	b.n	8102024 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 810201a:	bf00      	nop
 810201c:	e002      	b.n	8102024 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 810201e:	bf00      	nop
 8102020:	e000      	b.n	8102024 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8102022:	bf00      	nop
    }

    if (ret == HAL_OK)
 8102024:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102028:	2b00      	cmp	r3, #0
 810202a:	d10b      	bne.n	8102044 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 810202c:	4ba4      	ldr	r3, [pc, #656]	@ (81022c0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810202e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8102030:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8102034:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102038:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 810203c:	4aa0      	ldr	r2, [pc, #640]	@ (81022c0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810203e:	430b      	orrs	r3, r1
 8102040:	6593      	str	r3, [r2, #88]	@ 0x58
 8102042:	e003      	b.n	810204c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102044:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102048:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 810204c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102050:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102054:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8102058:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 810205c:	2300      	movs	r3, #0
 810205e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8102062:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8102066:	460b      	mov	r3, r1
 8102068:	4313      	orrs	r3, r2
 810206a:	d037      	beq.n	81020dc <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 810206c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102070:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8102072:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8102076:	d00e      	beq.n	8102096 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8102078:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 810207c:	d816      	bhi.n	81020ac <HAL_RCCEx_PeriphCLKConfig+0x700>
 810207e:	2b00      	cmp	r3, #0
 8102080:	d018      	beq.n	81020b4 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8102082:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8102086:	d111      	bne.n	81020ac <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102088:	4b8d      	ldr	r3, [pc, #564]	@ (81022c0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810208a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810208c:	4a8c      	ldr	r2, [pc, #560]	@ (81022c0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810208e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8102092:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8102094:	e00f      	b.n	81020b6 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8102096:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810209a:	3308      	adds	r3, #8
 810209c:	2101      	movs	r1, #1
 810209e:	4618      	mov	r0, r3
 81020a0:	f001 f94c 	bl	810333c <RCCEx_PLL2_Config>
 81020a4:	4603      	mov	r3, r0
 81020a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 81020aa:	e004      	b.n	81020b6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81020ac:	2301      	movs	r3, #1
 81020ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81020b2:	e000      	b.n	81020b6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 81020b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 81020b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81020ba:	2b00      	cmp	r3, #0
 81020bc:	d10a      	bne.n	81020d4 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 81020be:	4b80      	ldr	r3, [pc, #512]	@ (81022c0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81020c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 81020c2:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 81020c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81020ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 81020cc:	4a7c      	ldr	r2, [pc, #496]	@ (81022c0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81020ce:	430b      	orrs	r3, r1
 81020d0:	6513      	str	r3, [r2, #80]	@ 0x50
 81020d2:	e003      	b.n	81020dc <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81020d4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81020d8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 81020dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81020e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 81020e4:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 81020e8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 81020ec:	2300      	movs	r3, #0
 81020ee:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 81020f2:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 81020f6:	460b      	mov	r3, r1
 81020f8:	4313      	orrs	r3, r2
 81020fa:	d039      	beq.n	8102170 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 81020fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102100:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8102102:	2b03      	cmp	r3, #3
 8102104:	d81c      	bhi.n	8102140 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8102106:	a201      	add	r2, pc, #4	@ (adr r2, 810210c <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8102108:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810210c:	08102149 	.word	0x08102149
 8102110:	0810211d 	.word	0x0810211d
 8102114:	0810212b 	.word	0x0810212b
 8102118:	08102149 	.word	0x08102149
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810211c:	4b68      	ldr	r3, [pc, #416]	@ (81022c0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810211e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8102120:	4a67      	ldr	r2, [pc, #412]	@ (81022c0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102122:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8102126:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8102128:	e00f      	b.n	810214a <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 810212a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810212e:	3308      	adds	r3, #8
 8102130:	2102      	movs	r1, #2
 8102132:	4618      	mov	r0, r3
 8102134:	f001 f902 	bl	810333c <RCCEx_PLL2_Config>
 8102138:	4603      	mov	r3, r0
 810213a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 810213e:	e004      	b.n	810214a <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8102140:	2301      	movs	r3, #1
 8102142:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8102146:	e000      	b.n	810214a <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8102148:	bf00      	nop
    }

    if (ret == HAL_OK)
 810214a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810214e:	2b00      	cmp	r3, #0
 8102150:	d10a      	bne.n	8102168 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8102152:	4b5b      	ldr	r3, [pc, #364]	@ (81022c0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102154:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8102156:	f023 0103 	bic.w	r1, r3, #3
 810215a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810215e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8102160:	4a57      	ldr	r2, [pc, #348]	@ (81022c0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102162:	430b      	orrs	r3, r1
 8102164:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8102166:	e003      	b.n	8102170 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102168:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810216c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8102170:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102174:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102178:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 810217c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8102180:	2300      	movs	r3, #0
 8102182:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8102186:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 810218a:	460b      	mov	r3, r1
 810218c:	4313      	orrs	r3, r2
 810218e:	f000 809f 	beq.w	81022d0 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8102192:	4b4c      	ldr	r3, [pc, #304]	@ (81022c4 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8102194:	681b      	ldr	r3, [r3, #0]
 8102196:	4a4b      	ldr	r2, [pc, #300]	@ (81022c4 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8102198:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 810219c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 810219e:	f7fe fd7d 	bl	8100c9c <HAL_GetTick>
 81021a2:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 81021a6:	e00b      	b.n	81021c0 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 81021a8:	f7fe fd78 	bl	8100c9c <HAL_GetTick>
 81021ac:	4602      	mov	r2, r0
 81021ae:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 81021b2:	1ad3      	subs	r3, r2, r3
 81021b4:	2b64      	cmp	r3, #100	@ 0x64
 81021b6:	d903      	bls.n	81021c0 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 81021b8:	2303      	movs	r3, #3
 81021ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81021be:	e005      	b.n	81021cc <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 81021c0:	4b40      	ldr	r3, [pc, #256]	@ (81022c4 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 81021c2:	681b      	ldr	r3, [r3, #0]
 81021c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 81021c8:	2b00      	cmp	r3, #0
 81021ca:	d0ed      	beq.n	81021a8 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 81021cc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81021d0:	2b00      	cmp	r3, #0
 81021d2:	d179      	bne.n	81022c8 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 81021d4:	4b3a      	ldr	r3, [pc, #232]	@ (81022c0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81021d6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 81021d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81021dc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 81021e0:	4053      	eors	r3, r2
 81021e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 81021e6:	2b00      	cmp	r3, #0
 81021e8:	d015      	beq.n	8102216 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 81021ea:	4b35      	ldr	r3, [pc, #212]	@ (81022c0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81021ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 81021ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 81021f2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 81021f6:	4b32      	ldr	r3, [pc, #200]	@ (81022c0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81021f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 81021fa:	4a31      	ldr	r2, [pc, #196]	@ (81022c0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81021fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8102200:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8102202:	4b2f      	ldr	r3, [pc, #188]	@ (81022c0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102204:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8102206:	4a2e      	ldr	r2, [pc, #184]	@ (81022c0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102208:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 810220c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 810220e:	4a2c      	ldr	r2, [pc, #176]	@ (81022c0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102210:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8102214:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8102216:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810221a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 810221e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8102222:	d118      	bne.n	8102256 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8102224:	f7fe fd3a 	bl	8100c9c <HAL_GetTick>
 8102228:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 810222c:	e00d      	b.n	810224a <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 810222e:	f7fe fd35 	bl	8100c9c <HAL_GetTick>
 8102232:	4602      	mov	r2, r0
 8102234:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8102238:	1ad2      	subs	r2, r2, r3
 810223a:	f241 3388 	movw	r3, #5000	@ 0x1388
 810223e:	429a      	cmp	r2, r3
 8102240:	d903      	bls.n	810224a <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8102242:	2303      	movs	r3, #3
 8102244:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8102248:	e005      	b.n	8102256 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 810224a:	4b1d      	ldr	r3, [pc, #116]	@ (81022c0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810224c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 810224e:	f003 0302 	and.w	r3, r3, #2
 8102252:	2b00      	cmp	r3, #0
 8102254:	d0eb      	beq.n	810222e <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8102256:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810225a:	2b00      	cmp	r3, #0
 810225c:	d12b      	bne.n	81022b6 <HAL_RCCEx_PeriphCLKConfig+0x90a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 810225e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102262:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8102266:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 810226a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 810226e:	d110      	bne.n	8102292 <HAL_RCCEx_PeriphCLKConfig+0x8e6>
 8102270:	4b13      	ldr	r3, [pc, #76]	@ (81022c0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102272:	691b      	ldr	r3, [r3, #16]
 8102274:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8102278:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810227c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8102280:	091b      	lsrs	r3, r3, #4
 8102282:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8102286:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 810228a:	4a0d      	ldr	r2, [pc, #52]	@ (81022c0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810228c:	430b      	orrs	r3, r1
 810228e:	6113      	str	r3, [r2, #16]
 8102290:	e005      	b.n	810229e <HAL_RCCEx_PeriphCLKConfig+0x8f2>
 8102292:	4b0b      	ldr	r3, [pc, #44]	@ (81022c0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102294:	691b      	ldr	r3, [r3, #16]
 8102296:	4a0a      	ldr	r2, [pc, #40]	@ (81022c0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102298:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 810229c:	6113      	str	r3, [r2, #16]
 810229e:	4b08      	ldr	r3, [pc, #32]	@ (81022c0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81022a0:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 81022a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81022a6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 81022aa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 81022ae:	4a04      	ldr	r2, [pc, #16]	@ (81022c0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81022b0:	430b      	orrs	r3, r1
 81022b2:	6713      	str	r3, [r2, #112]	@ 0x70
 81022b4:	e00c      	b.n	81022d0 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 81022b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81022ba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 81022be:	e007      	b.n	81022d0 <HAL_RCCEx_PeriphCLKConfig+0x924>
 81022c0:	58024400 	.word	0x58024400
 81022c4:	58024800 	.word	0x58024800
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 81022c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81022cc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 81022d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81022d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 81022d8:	f002 0301 	and.w	r3, r2, #1
 81022dc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 81022e0:	2300      	movs	r3, #0
 81022e2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 81022e6:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 81022ea:	460b      	mov	r3, r1
 81022ec:	4313      	orrs	r3, r2
 81022ee:	f000 8089 	beq.w	8102404 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 81022f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81022f6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 81022f8:	2b28      	cmp	r3, #40	@ 0x28
 81022fa:	d86b      	bhi.n	81023d4 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 81022fc:	a201      	add	r2, pc, #4	@ (adr r2, 8102304 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 81022fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8102302:	bf00      	nop
 8102304:	081023dd 	.word	0x081023dd
 8102308:	081023d5 	.word	0x081023d5
 810230c:	081023d5 	.word	0x081023d5
 8102310:	081023d5 	.word	0x081023d5
 8102314:	081023d5 	.word	0x081023d5
 8102318:	081023d5 	.word	0x081023d5
 810231c:	081023d5 	.word	0x081023d5
 8102320:	081023d5 	.word	0x081023d5
 8102324:	081023a9 	.word	0x081023a9
 8102328:	081023d5 	.word	0x081023d5
 810232c:	081023d5 	.word	0x081023d5
 8102330:	081023d5 	.word	0x081023d5
 8102334:	081023d5 	.word	0x081023d5
 8102338:	081023d5 	.word	0x081023d5
 810233c:	081023d5 	.word	0x081023d5
 8102340:	081023d5 	.word	0x081023d5
 8102344:	081023bf 	.word	0x081023bf
 8102348:	081023d5 	.word	0x081023d5
 810234c:	081023d5 	.word	0x081023d5
 8102350:	081023d5 	.word	0x081023d5
 8102354:	081023d5 	.word	0x081023d5
 8102358:	081023d5 	.word	0x081023d5
 810235c:	081023d5 	.word	0x081023d5
 8102360:	081023d5 	.word	0x081023d5
 8102364:	081023dd 	.word	0x081023dd
 8102368:	081023d5 	.word	0x081023d5
 810236c:	081023d5 	.word	0x081023d5
 8102370:	081023d5 	.word	0x081023d5
 8102374:	081023d5 	.word	0x081023d5
 8102378:	081023d5 	.word	0x081023d5
 810237c:	081023d5 	.word	0x081023d5
 8102380:	081023d5 	.word	0x081023d5
 8102384:	081023dd 	.word	0x081023dd
 8102388:	081023d5 	.word	0x081023d5
 810238c:	081023d5 	.word	0x081023d5
 8102390:	081023d5 	.word	0x081023d5
 8102394:	081023d5 	.word	0x081023d5
 8102398:	081023d5 	.word	0x081023d5
 810239c:	081023d5 	.word	0x081023d5
 81023a0:	081023d5 	.word	0x081023d5
 81023a4:	081023dd 	.word	0x081023dd
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 81023a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81023ac:	3308      	adds	r3, #8
 81023ae:	2101      	movs	r1, #1
 81023b0:	4618      	mov	r0, r3
 81023b2:	f000 ffc3 	bl	810333c <RCCEx_PLL2_Config>
 81023b6:	4603      	mov	r3, r0
 81023b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 81023bc:	e00f      	b.n	81023de <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 81023be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81023c2:	3328      	adds	r3, #40	@ 0x28
 81023c4:	2101      	movs	r1, #1
 81023c6:	4618      	mov	r0, r3
 81023c8:	f001 f86a 	bl	81034a0 <RCCEx_PLL3_Config>
 81023cc:	4603      	mov	r3, r0
 81023ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 81023d2:	e004      	b.n	81023de <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81023d4:	2301      	movs	r3, #1
 81023d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81023da:	e000      	b.n	81023de <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 81023dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 81023de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81023e2:	2b00      	cmp	r3, #0
 81023e4:	d10a      	bne.n	81023fc <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 81023e6:	4bbf      	ldr	r3, [pc, #764]	@ (81026e4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 81023e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81023ea:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 81023ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81023f2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 81023f4:	4abb      	ldr	r2, [pc, #748]	@ (81026e4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 81023f6:	430b      	orrs	r3, r1
 81023f8:	6553      	str	r3, [r2, #84]	@ 0x54
 81023fa:	e003      	b.n	8102404 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81023fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102400:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8102404:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102408:	e9d3 2300 	ldrd	r2, r3, [r3]
 810240c:	f002 0302 	and.w	r3, r2, #2
 8102410:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8102414:	2300      	movs	r3, #0
 8102416:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 810241a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 810241e:	460b      	mov	r3, r1
 8102420:	4313      	orrs	r3, r2
 8102422:	d041      	beq.n	81024a8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8102424:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102428:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 810242a:	2b05      	cmp	r3, #5
 810242c:	d824      	bhi.n	8102478 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 810242e:	a201      	add	r2, pc, #4	@ (adr r2, 8102434 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8102430:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8102434:	08102481 	.word	0x08102481
 8102438:	0810244d 	.word	0x0810244d
 810243c:	08102463 	.word	0x08102463
 8102440:	08102481 	.word	0x08102481
 8102444:	08102481 	.word	0x08102481
 8102448:	08102481 	.word	0x08102481
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 810244c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102450:	3308      	adds	r3, #8
 8102452:	2101      	movs	r1, #1
 8102454:	4618      	mov	r0, r3
 8102456:	f000 ff71 	bl	810333c <RCCEx_PLL2_Config>
 810245a:	4603      	mov	r3, r0
 810245c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8102460:	e00f      	b.n	8102482 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8102462:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102466:	3328      	adds	r3, #40	@ 0x28
 8102468:	2101      	movs	r1, #1
 810246a:	4618      	mov	r0, r3
 810246c:	f001 f818 	bl	81034a0 <RCCEx_PLL3_Config>
 8102470:	4603      	mov	r3, r0
 8102472:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8102476:	e004      	b.n	8102482 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8102478:	2301      	movs	r3, #1
 810247a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 810247e:	e000      	b.n	8102482 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8102480:	bf00      	nop
    }

    if (ret == HAL_OK)
 8102482:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102486:	2b00      	cmp	r3, #0
 8102488:	d10a      	bne.n	81024a0 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 810248a:	4b96      	ldr	r3, [pc, #600]	@ (81026e4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 810248c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810248e:	f023 0107 	bic.w	r1, r3, #7
 8102492:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102496:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8102498:	4a92      	ldr	r2, [pc, #584]	@ (81026e4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 810249a:	430b      	orrs	r3, r1
 810249c:	6553      	str	r3, [r2, #84]	@ 0x54
 810249e:	e003      	b.n	81024a8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81024a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81024a4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 81024a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81024ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 81024b0:	f002 0304 	and.w	r3, r2, #4
 81024b4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 81024b8:	2300      	movs	r3, #0
 81024ba:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 81024be:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 81024c2:	460b      	mov	r3, r1
 81024c4:	4313      	orrs	r3, r2
 81024c6:	d044      	beq.n	8102552 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 81024c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81024cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 81024d0:	2b05      	cmp	r3, #5
 81024d2:	d825      	bhi.n	8102520 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 81024d4:	a201      	add	r2, pc, #4	@ (adr r2, 81024dc <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 81024d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81024da:	bf00      	nop
 81024dc:	08102529 	.word	0x08102529
 81024e0:	081024f5 	.word	0x081024f5
 81024e4:	0810250b 	.word	0x0810250b
 81024e8:	08102529 	.word	0x08102529
 81024ec:	08102529 	.word	0x08102529
 81024f0:	08102529 	.word	0x08102529
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 81024f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81024f8:	3308      	adds	r3, #8
 81024fa:	2101      	movs	r1, #1
 81024fc:	4618      	mov	r0, r3
 81024fe:	f000 ff1d 	bl	810333c <RCCEx_PLL2_Config>
 8102502:	4603      	mov	r3, r0
 8102504:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8102508:	e00f      	b.n	810252a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 810250a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810250e:	3328      	adds	r3, #40	@ 0x28
 8102510:	2101      	movs	r1, #1
 8102512:	4618      	mov	r0, r3
 8102514:	f000 ffc4 	bl	81034a0 <RCCEx_PLL3_Config>
 8102518:	4603      	mov	r3, r0
 810251a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 810251e:	e004      	b.n	810252a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8102520:	2301      	movs	r3, #1
 8102522:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8102526:	e000      	b.n	810252a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8102528:	bf00      	nop
    }

    if (ret == HAL_OK)
 810252a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810252e:	2b00      	cmp	r3, #0
 8102530:	d10b      	bne.n	810254a <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8102532:	4b6c      	ldr	r3, [pc, #432]	@ (81026e4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8102534:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8102536:	f023 0107 	bic.w	r1, r3, #7
 810253a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810253e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8102542:	4a68      	ldr	r2, [pc, #416]	@ (81026e4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8102544:	430b      	orrs	r3, r1
 8102546:	6593      	str	r3, [r2, #88]	@ 0x58
 8102548:	e003      	b.n	8102552 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810254a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810254e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8102552:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102556:	e9d3 2300 	ldrd	r2, r3, [r3]
 810255a:	f002 0320 	and.w	r3, r2, #32
 810255e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8102562:	2300      	movs	r3, #0
 8102564:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8102568:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 810256c:	460b      	mov	r3, r1
 810256e:	4313      	orrs	r3, r2
 8102570:	d055      	beq.n	810261e <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8102572:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102576:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 810257a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 810257e:	d033      	beq.n	81025e8 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8102580:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8102584:	d82c      	bhi.n	81025e0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8102586:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 810258a:	d02f      	beq.n	81025ec <HAL_RCCEx_PeriphCLKConfig+0xc40>
 810258c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8102590:	d826      	bhi.n	81025e0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8102592:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8102596:	d02b      	beq.n	81025f0 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8102598:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 810259c:	d820      	bhi.n	81025e0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 810259e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81025a2:	d012      	beq.n	81025ca <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 81025a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81025a8:	d81a      	bhi.n	81025e0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 81025aa:	2b00      	cmp	r3, #0
 81025ac:	d022      	beq.n	81025f4 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 81025ae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 81025b2:	d115      	bne.n	81025e0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81025b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81025b8:	3308      	adds	r3, #8
 81025ba:	2100      	movs	r1, #0
 81025bc:	4618      	mov	r0, r3
 81025be:	f000 febd 	bl	810333c <RCCEx_PLL2_Config>
 81025c2:	4603      	mov	r3, r0
 81025c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 81025c8:	e015      	b.n	81025f6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 81025ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81025ce:	3328      	adds	r3, #40	@ 0x28
 81025d0:	2102      	movs	r1, #2
 81025d2:	4618      	mov	r0, r3
 81025d4:	f000 ff64 	bl	81034a0 <RCCEx_PLL3_Config>
 81025d8:	4603      	mov	r3, r0
 81025da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 81025de:	e00a      	b.n	81025f6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81025e0:	2301      	movs	r3, #1
 81025e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81025e6:	e006      	b.n	81025f6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 81025e8:	bf00      	nop
 81025ea:	e004      	b.n	81025f6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 81025ec:	bf00      	nop
 81025ee:	e002      	b.n	81025f6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 81025f0:	bf00      	nop
 81025f2:	e000      	b.n	81025f6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 81025f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 81025f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81025fa:	2b00      	cmp	r3, #0
 81025fc:	d10b      	bne.n	8102616 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 81025fe:	4b39      	ldr	r3, [pc, #228]	@ (81026e4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8102600:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8102602:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8102606:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810260a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 810260e:	4a35      	ldr	r2, [pc, #212]	@ (81026e4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8102610:	430b      	orrs	r3, r1
 8102612:	6553      	str	r3, [r2, #84]	@ 0x54
 8102614:	e003      	b.n	810261e <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102616:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810261a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 810261e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102622:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102626:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 810262a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 810262e:	2300      	movs	r3, #0
 8102630:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8102634:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8102638:	460b      	mov	r3, r1
 810263a:	4313      	orrs	r3, r2
 810263c:	d058      	beq.n	81026f0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 810263e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102642:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8102646:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 810264a:	d033      	beq.n	81026b4 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 810264c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8102650:	d82c      	bhi.n	81026ac <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8102652:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8102656:	d02f      	beq.n	81026b8 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8102658:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 810265c:	d826      	bhi.n	81026ac <HAL_RCCEx_PeriphCLKConfig+0xd00>
 810265e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8102662:	d02b      	beq.n	81026bc <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8102664:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8102668:	d820      	bhi.n	81026ac <HAL_RCCEx_PeriphCLKConfig+0xd00>
 810266a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 810266e:	d012      	beq.n	8102696 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8102670:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8102674:	d81a      	bhi.n	81026ac <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8102676:	2b00      	cmp	r3, #0
 8102678:	d022      	beq.n	81026c0 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 810267a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 810267e:	d115      	bne.n	81026ac <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8102680:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102684:	3308      	adds	r3, #8
 8102686:	2100      	movs	r1, #0
 8102688:	4618      	mov	r0, r3
 810268a:	f000 fe57 	bl	810333c <RCCEx_PLL2_Config>
 810268e:	4603      	mov	r3, r0
 8102690:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8102694:	e015      	b.n	81026c2 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8102696:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810269a:	3328      	adds	r3, #40	@ 0x28
 810269c:	2102      	movs	r1, #2
 810269e:	4618      	mov	r0, r3
 81026a0:	f000 fefe 	bl	81034a0 <RCCEx_PLL3_Config>
 81026a4:	4603      	mov	r3, r0
 81026a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 81026aa:	e00a      	b.n	81026c2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81026ac:	2301      	movs	r3, #1
 81026ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81026b2:	e006      	b.n	81026c2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 81026b4:	bf00      	nop
 81026b6:	e004      	b.n	81026c2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 81026b8:	bf00      	nop
 81026ba:	e002      	b.n	81026c2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 81026bc:	bf00      	nop
 81026be:	e000      	b.n	81026c2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 81026c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 81026c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81026c6:	2b00      	cmp	r3, #0
 81026c8:	d10e      	bne.n	81026e8 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 81026ca:	4b06      	ldr	r3, [pc, #24]	@ (81026e4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 81026cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81026ce:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 81026d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81026d6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 81026da:	4a02      	ldr	r2, [pc, #8]	@ (81026e4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 81026dc:	430b      	orrs	r3, r1
 81026de:	6593      	str	r3, [r2, #88]	@ 0x58
 81026e0:	e006      	b.n	81026f0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 81026e2:	bf00      	nop
 81026e4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 81026e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81026ec:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 81026f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81026f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 81026f8:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 81026fc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8102700:	2300      	movs	r3, #0
 8102702:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8102706:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 810270a:	460b      	mov	r3, r1
 810270c:	4313      	orrs	r3, r2
 810270e:	d055      	beq.n	81027bc <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8102710:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102714:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8102718:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 810271c:	d033      	beq.n	8102786 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 810271e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8102722:	d82c      	bhi.n	810277e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8102724:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8102728:	d02f      	beq.n	810278a <HAL_RCCEx_PeriphCLKConfig+0xdde>
 810272a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 810272e:	d826      	bhi.n	810277e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8102730:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8102734:	d02b      	beq.n	810278e <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8102736:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 810273a:	d820      	bhi.n	810277e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 810273c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8102740:	d012      	beq.n	8102768 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8102742:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8102746:	d81a      	bhi.n	810277e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8102748:	2b00      	cmp	r3, #0
 810274a:	d022      	beq.n	8102792 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 810274c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8102750:	d115      	bne.n	810277e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8102752:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102756:	3308      	adds	r3, #8
 8102758:	2100      	movs	r1, #0
 810275a:	4618      	mov	r0, r3
 810275c:	f000 fdee 	bl	810333c <RCCEx_PLL2_Config>
 8102760:	4603      	mov	r3, r0
 8102762:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8102766:	e015      	b.n	8102794 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8102768:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810276c:	3328      	adds	r3, #40	@ 0x28
 810276e:	2102      	movs	r1, #2
 8102770:	4618      	mov	r0, r3
 8102772:	f000 fe95 	bl	81034a0 <RCCEx_PLL3_Config>
 8102776:	4603      	mov	r3, r0
 8102778:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 810277c:	e00a      	b.n	8102794 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 810277e:	2301      	movs	r3, #1
 8102780:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8102784:	e006      	b.n	8102794 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8102786:	bf00      	nop
 8102788:	e004      	b.n	8102794 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 810278a:	bf00      	nop
 810278c:	e002      	b.n	8102794 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 810278e:	bf00      	nop
 8102790:	e000      	b.n	8102794 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8102792:	bf00      	nop
    }

    if (ret == HAL_OK)
 8102794:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102798:	2b00      	cmp	r3, #0
 810279a:	d10b      	bne.n	81027b4 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 810279c:	4ba1      	ldr	r3, [pc, #644]	@ (8102a24 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 810279e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81027a0:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 81027a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81027a8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 81027ac:	4a9d      	ldr	r2, [pc, #628]	@ (8102a24 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81027ae:	430b      	orrs	r3, r1
 81027b0:	6593      	str	r3, [r2, #88]	@ 0x58
 81027b2:	e003      	b.n	81027bc <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81027b4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81027b8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 81027bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81027c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 81027c4:	f002 0308 	and.w	r3, r2, #8
 81027c8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 81027cc:	2300      	movs	r3, #0
 81027ce:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 81027d2:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 81027d6:	460b      	mov	r3, r1
 81027d8:	4313      	orrs	r3, r2
 81027da:	d01e      	beq.n	810281a <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 81027dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81027e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 81027e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 81027e8:	d10c      	bne.n	8102804 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 81027ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81027ee:	3328      	adds	r3, #40	@ 0x28
 81027f0:	2102      	movs	r1, #2
 81027f2:	4618      	mov	r0, r3
 81027f4:	f000 fe54 	bl	81034a0 <RCCEx_PLL3_Config>
 81027f8:	4603      	mov	r3, r0
 81027fa:	2b00      	cmp	r3, #0
 81027fc:	d002      	beq.n	8102804 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 81027fe:	2301      	movs	r3, #1
 8102800:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8102804:	4b87      	ldr	r3, [pc, #540]	@ (8102a24 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8102806:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8102808:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 810280c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102810:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8102814:	4a83      	ldr	r2, [pc, #524]	@ (8102a24 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8102816:	430b      	orrs	r3, r1
 8102818:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 810281a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810281e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102822:	f002 0310 	and.w	r3, r2, #16
 8102826:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 810282a:	2300      	movs	r3, #0
 810282c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8102830:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8102834:	460b      	mov	r3, r1
 8102836:	4313      	orrs	r3, r2
 8102838:	d01e      	beq.n	8102878 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 810283a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810283e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8102842:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8102846:	d10c      	bne.n	8102862 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8102848:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810284c:	3328      	adds	r3, #40	@ 0x28
 810284e:	2102      	movs	r1, #2
 8102850:	4618      	mov	r0, r3
 8102852:	f000 fe25 	bl	81034a0 <RCCEx_PLL3_Config>
 8102856:	4603      	mov	r3, r0
 8102858:	2b00      	cmp	r3, #0
 810285a:	d002      	beq.n	8102862 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 810285c:	2301      	movs	r3, #1
 810285e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8102862:	4b70      	ldr	r3, [pc, #448]	@ (8102a24 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8102864:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8102866:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 810286a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810286e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8102872:	4a6c      	ldr	r2, [pc, #432]	@ (8102a24 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8102874:	430b      	orrs	r3, r1
 8102876:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8102878:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810287c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102880:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8102884:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8102888:	2300      	movs	r3, #0
 810288a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 810288e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8102892:	460b      	mov	r3, r1
 8102894:	4313      	orrs	r3, r2
 8102896:	d03e      	beq.n	8102916 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8102898:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810289c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 81028a0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 81028a4:	d022      	beq.n	81028ec <HAL_RCCEx_PeriphCLKConfig+0xf40>
 81028a6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 81028aa:	d81b      	bhi.n	81028e4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 81028ac:	2b00      	cmp	r3, #0
 81028ae:	d003      	beq.n	81028b8 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 81028b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 81028b4:	d00b      	beq.n	81028ce <HAL_RCCEx_PeriphCLKConfig+0xf22>
 81028b6:	e015      	b.n	81028e4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81028b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81028bc:	3308      	adds	r3, #8
 81028be:	2100      	movs	r1, #0
 81028c0:	4618      	mov	r0, r3
 81028c2:	f000 fd3b 	bl	810333c <RCCEx_PLL2_Config>
 81028c6:	4603      	mov	r3, r0
 81028c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 81028cc:	e00f      	b.n	81028ee <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 81028ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81028d2:	3328      	adds	r3, #40	@ 0x28
 81028d4:	2102      	movs	r1, #2
 81028d6:	4618      	mov	r0, r3
 81028d8:	f000 fde2 	bl	81034a0 <RCCEx_PLL3_Config>
 81028dc:	4603      	mov	r3, r0
 81028de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 81028e2:	e004      	b.n	81028ee <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81028e4:	2301      	movs	r3, #1
 81028e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81028ea:	e000      	b.n	81028ee <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 81028ec:	bf00      	nop
    }

    if (ret == HAL_OK)
 81028ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81028f2:	2b00      	cmp	r3, #0
 81028f4:	d10b      	bne.n	810290e <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 81028f6:	4b4b      	ldr	r3, [pc, #300]	@ (8102a24 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81028f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81028fa:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 81028fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102902:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8102906:	4a47      	ldr	r2, [pc, #284]	@ (8102a24 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8102908:	430b      	orrs	r3, r1
 810290a:	6593      	str	r3, [r2, #88]	@ 0x58
 810290c:	e003      	b.n	8102916 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810290e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102912:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8102916:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810291a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810291e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8102922:	67bb      	str	r3, [r7, #120]	@ 0x78
 8102924:	2300      	movs	r3, #0
 8102926:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8102928:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 810292c:	460b      	mov	r3, r1
 810292e:	4313      	orrs	r3, r2
 8102930:	d03b      	beq.n	81029aa <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8102932:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102936:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 810293a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 810293e:	d01f      	beq.n	8102980 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8102940:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8102944:	d818      	bhi.n	8102978 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8102946:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 810294a:	d003      	beq.n	8102954 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 810294c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8102950:	d007      	beq.n	8102962 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8102952:	e011      	b.n	8102978 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102954:	4b33      	ldr	r3, [pc, #204]	@ (8102a24 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8102956:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8102958:	4a32      	ldr	r2, [pc, #200]	@ (8102a24 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 810295a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 810295e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8102960:	e00f      	b.n	8102982 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8102962:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102966:	3328      	adds	r3, #40	@ 0x28
 8102968:	2101      	movs	r1, #1
 810296a:	4618      	mov	r0, r3
 810296c:	f000 fd98 	bl	81034a0 <RCCEx_PLL3_Config>
 8102970:	4603      	mov	r3, r0
 8102972:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8102976:	e004      	b.n	8102982 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8102978:	2301      	movs	r3, #1
 810297a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 810297e:	e000      	b.n	8102982 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8102980:	bf00      	nop
    }

    if (ret == HAL_OK)
 8102982:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102986:	2b00      	cmp	r3, #0
 8102988:	d10b      	bne.n	81029a2 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 810298a:	4b26      	ldr	r3, [pc, #152]	@ (8102a24 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 810298c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810298e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8102992:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102996:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 810299a:	4a22      	ldr	r2, [pc, #136]	@ (8102a24 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 810299c:	430b      	orrs	r3, r1
 810299e:	6553      	str	r3, [r2, #84]	@ 0x54
 81029a0:	e003      	b.n	81029aa <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81029a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81029a6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 81029aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81029ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 81029b2:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 81029b6:	673b      	str	r3, [r7, #112]	@ 0x70
 81029b8:	2300      	movs	r3, #0
 81029ba:	677b      	str	r3, [r7, #116]	@ 0x74
 81029bc:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 81029c0:	460b      	mov	r3, r1
 81029c2:	4313      	orrs	r3, r2
 81029c4:	d034      	beq.n	8102a30 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 81029c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81029ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 81029cc:	2b00      	cmp	r3, #0
 81029ce:	d003      	beq.n	81029d8 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 81029d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 81029d4:	d007      	beq.n	81029e6 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 81029d6:	e011      	b.n	81029fc <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81029d8:	4b12      	ldr	r3, [pc, #72]	@ (8102a24 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81029da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81029dc:	4a11      	ldr	r2, [pc, #68]	@ (8102a24 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81029de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 81029e2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 81029e4:	e00e      	b.n	8102a04 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 81029e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81029ea:	3308      	adds	r3, #8
 81029ec:	2102      	movs	r1, #2
 81029ee:	4618      	mov	r0, r3
 81029f0:	f000 fca4 	bl	810333c <RCCEx_PLL2_Config>
 81029f4:	4603      	mov	r3, r0
 81029f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 81029fa:	e003      	b.n	8102a04 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 81029fc:	2301      	movs	r3, #1
 81029fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8102a02:	bf00      	nop
    }

    if (ret == HAL_OK)
 8102a04:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102a08:	2b00      	cmp	r3, #0
 8102a0a:	d10d      	bne.n	8102a28 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8102a0c:	4b05      	ldr	r3, [pc, #20]	@ (8102a24 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8102a0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8102a10:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8102a14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102a18:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8102a1a:	4a02      	ldr	r2, [pc, #8]	@ (8102a24 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8102a1c:	430b      	orrs	r3, r1
 8102a1e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8102a20:	e006      	b.n	8102a30 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8102a22:	bf00      	nop
 8102a24:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102a28:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102a2c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8102a30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102a34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102a38:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8102a3c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8102a3e:	2300      	movs	r3, #0
 8102a40:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8102a42:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8102a46:	460b      	mov	r3, r1
 8102a48:	4313      	orrs	r3, r2
 8102a4a:	d00c      	beq.n	8102a66 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8102a4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102a50:	3328      	adds	r3, #40	@ 0x28
 8102a52:	2102      	movs	r1, #2
 8102a54:	4618      	mov	r0, r3
 8102a56:	f000 fd23 	bl	81034a0 <RCCEx_PLL3_Config>
 8102a5a:	4603      	mov	r3, r0
 8102a5c:	2b00      	cmp	r3, #0
 8102a5e:	d002      	beq.n	8102a66 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8102a60:	2301      	movs	r3, #1
 8102a62:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8102a66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102a6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102a6e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8102a72:	663b      	str	r3, [r7, #96]	@ 0x60
 8102a74:	2300      	movs	r3, #0
 8102a76:	667b      	str	r3, [r7, #100]	@ 0x64
 8102a78:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8102a7c:	460b      	mov	r3, r1
 8102a7e:	4313      	orrs	r3, r2
 8102a80:	d038      	beq.n	8102af4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8102a82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102a86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8102a8a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8102a8e:	d018      	beq.n	8102ac2 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8102a90:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8102a94:	d811      	bhi.n	8102aba <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8102a96:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8102a9a:	d014      	beq.n	8102ac6 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8102a9c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8102aa0:	d80b      	bhi.n	8102aba <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8102aa2:	2b00      	cmp	r3, #0
 8102aa4:	d011      	beq.n	8102aca <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8102aa6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8102aaa:	d106      	bne.n	8102aba <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102aac:	4bc3      	ldr	r3, [pc, #780]	@ (8102dbc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102aae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8102ab0:	4ac2      	ldr	r2, [pc, #776]	@ (8102dbc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102ab2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8102ab6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8102ab8:	e008      	b.n	8102acc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8102aba:	2301      	movs	r3, #1
 8102abc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8102ac0:	e004      	b.n	8102acc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8102ac2:	bf00      	nop
 8102ac4:	e002      	b.n	8102acc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8102ac6:	bf00      	nop
 8102ac8:	e000      	b.n	8102acc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8102aca:	bf00      	nop
    }

    if (ret == HAL_OK)
 8102acc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102ad0:	2b00      	cmp	r3, #0
 8102ad2:	d10b      	bne.n	8102aec <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8102ad4:	4bb9      	ldr	r3, [pc, #740]	@ (8102dbc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102ad6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8102ad8:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8102adc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102ae0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8102ae4:	4ab5      	ldr	r2, [pc, #724]	@ (8102dbc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102ae6:	430b      	orrs	r3, r1
 8102ae8:	6553      	str	r3, [r2, #84]	@ 0x54
 8102aea:	e003      	b.n	8102af4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102aec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102af0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8102af4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102af8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102afc:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8102b00:	65bb      	str	r3, [r7, #88]	@ 0x58
 8102b02:	2300      	movs	r3, #0
 8102b04:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8102b06:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8102b0a:	460b      	mov	r3, r1
 8102b0c:	4313      	orrs	r3, r2
 8102b0e:	d009      	beq.n	8102b24 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8102b10:	4baa      	ldr	r3, [pc, #680]	@ (8102dbc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102b12:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8102b14:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8102b18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102b1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8102b1e:	4aa7      	ldr	r2, [pc, #668]	@ (8102dbc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102b20:	430b      	orrs	r3, r1
 8102b22:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8102b24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102b28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102b2c:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8102b30:	653b      	str	r3, [r7, #80]	@ 0x50
 8102b32:	2300      	movs	r3, #0
 8102b34:	657b      	str	r3, [r7, #84]	@ 0x54
 8102b36:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8102b3a:	460b      	mov	r3, r1
 8102b3c:	4313      	orrs	r3, r2
 8102b3e:	d00a      	beq.n	8102b56 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8102b40:	4b9e      	ldr	r3, [pc, #632]	@ (8102dbc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102b42:	691b      	ldr	r3, [r3, #16]
 8102b44:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8102b48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102b4c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8102b50:	4a9a      	ldr	r2, [pc, #616]	@ (8102dbc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102b52:	430b      	orrs	r3, r1
 8102b54:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8102b56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102b5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102b5e:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8102b62:	64bb      	str	r3, [r7, #72]	@ 0x48
 8102b64:	2300      	movs	r3, #0
 8102b66:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8102b68:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8102b6c:	460b      	mov	r3, r1
 8102b6e:	4313      	orrs	r3, r2
 8102b70:	d009      	beq.n	8102b86 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8102b72:	4b92      	ldr	r3, [pc, #584]	@ (8102dbc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102b74:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8102b76:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8102b7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102b7e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8102b80:	4a8e      	ldr	r2, [pc, #568]	@ (8102dbc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102b82:	430b      	orrs	r3, r1
 8102b84:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8102b86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102b8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102b8e:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8102b92:	643b      	str	r3, [r7, #64]	@ 0x40
 8102b94:	2300      	movs	r3, #0
 8102b96:	647b      	str	r3, [r7, #68]	@ 0x44
 8102b98:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8102b9c:	460b      	mov	r3, r1
 8102b9e:	4313      	orrs	r3, r2
 8102ba0:	d00e      	beq.n	8102bc0 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8102ba2:	4b86      	ldr	r3, [pc, #536]	@ (8102dbc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102ba4:	691b      	ldr	r3, [r3, #16]
 8102ba6:	4a85      	ldr	r2, [pc, #532]	@ (8102dbc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102ba8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8102bac:	6113      	str	r3, [r2, #16]
 8102bae:	4b83      	ldr	r3, [pc, #524]	@ (8102dbc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102bb0:	6919      	ldr	r1, [r3, #16]
 8102bb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102bb6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8102bba:	4a80      	ldr	r2, [pc, #512]	@ (8102dbc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102bbc:	430b      	orrs	r3, r1
 8102bbe:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8102bc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102bc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102bc8:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8102bcc:	63bb      	str	r3, [r7, #56]	@ 0x38
 8102bce:	2300      	movs	r3, #0
 8102bd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8102bd2:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8102bd6:	460b      	mov	r3, r1
 8102bd8:	4313      	orrs	r3, r2
 8102bda:	d009      	beq.n	8102bf0 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8102bdc:	4b77      	ldr	r3, [pc, #476]	@ (8102dbc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102bde:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8102be0:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8102be4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102be8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8102bea:	4a74      	ldr	r2, [pc, #464]	@ (8102dbc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102bec:	430b      	orrs	r3, r1
 8102bee:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8102bf0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102bf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102bf8:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8102bfc:	633b      	str	r3, [r7, #48]	@ 0x30
 8102bfe:	2300      	movs	r3, #0
 8102c00:	637b      	str	r3, [r7, #52]	@ 0x34
 8102c02:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8102c06:	460b      	mov	r3, r1
 8102c08:	4313      	orrs	r3, r2
 8102c0a:	d00a      	beq.n	8102c22 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8102c0c:	4b6b      	ldr	r3, [pc, #428]	@ (8102dbc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102c0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8102c10:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8102c14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102c18:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8102c1c:	4a67      	ldr	r2, [pc, #412]	@ (8102dbc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102c1e:	430b      	orrs	r3, r1
 8102c20:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8102c22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102c26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102c2a:	2100      	movs	r1, #0
 8102c2c:	62b9      	str	r1, [r7, #40]	@ 0x28
 8102c2e:	f003 0301 	and.w	r3, r3, #1
 8102c32:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8102c34:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8102c38:	460b      	mov	r3, r1
 8102c3a:	4313      	orrs	r3, r2
 8102c3c:	d011      	beq.n	8102c62 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8102c3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102c42:	3308      	adds	r3, #8
 8102c44:	2100      	movs	r1, #0
 8102c46:	4618      	mov	r0, r3
 8102c48:	f000 fb78 	bl	810333c <RCCEx_PLL2_Config>
 8102c4c:	4603      	mov	r3, r0
 8102c4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8102c52:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102c56:	2b00      	cmp	r3, #0
 8102c58:	d003      	beq.n	8102c62 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102c5a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102c5e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8102c62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102c66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102c6a:	2100      	movs	r1, #0
 8102c6c:	6239      	str	r1, [r7, #32]
 8102c6e:	f003 0302 	and.w	r3, r3, #2
 8102c72:	627b      	str	r3, [r7, #36]	@ 0x24
 8102c74:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8102c78:	460b      	mov	r3, r1
 8102c7a:	4313      	orrs	r3, r2
 8102c7c:	d011      	beq.n	8102ca2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8102c7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102c82:	3308      	adds	r3, #8
 8102c84:	2101      	movs	r1, #1
 8102c86:	4618      	mov	r0, r3
 8102c88:	f000 fb58 	bl	810333c <RCCEx_PLL2_Config>
 8102c8c:	4603      	mov	r3, r0
 8102c8e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8102c92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102c96:	2b00      	cmp	r3, #0
 8102c98:	d003      	beq.n	8102ca2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102c9a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102c9e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8102ca2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102ca6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102caa:	2100      	movs	r1, #0
 8102cac:	61b9      	str	r1, [r7, #24]
 8102cae:	f003 0304 	and.w	r3, r3, #4
 8102cb2:	61fb      	str	r3, [r7, #28]
 8102cb4:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8102cb8:	460b      	mov	r3, r1
 8102cba:	4313      	orrs	r3, r2
 8102cbc:	d011      	beq.n	8102ce2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8102cbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102cc2:	3308      	adds	r3, #8
 8102cc4:	2102      	movs	r1, #2
 8102cc6:	4618      	mov	r0, r3
 8102cc8:	f000 fb38 	bl	810333c <RCCEx_PLL2_Config>
 8102ccc:	4603      	mov	r3, r0
 8102cce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8102cd2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102cd6:	2b00      	cmp	r3, #0
 8102cd8:	d003      	beq.n	8102ce2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102cda:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102cde:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8102ce2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102ce6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102cea:	2100      	movs	r1, #0
 8102cec:	6139      	str	r1, [r7, #16]
 8102cee:	f003 0308 	and.w	r3, r3, #8
 8102cf2:	617b      	str	r3, [r7, #20]
 8102cf4:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8102cf8:	460b      	mov	r3, r1
 8102cfa:	4313      	orrs	r3, r2
 8102cfc:	d011      	beq.n	8102d22 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8102cfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102d02:	3328      	adds	r3, #40	@ 0x28
 8102d04:	2100      	movs	r1, #0
 8102d06:	4618      	mov	r0, r3
 8102d08:	f000 fbca 	bl	81034a0 <RCCEx_PLL3_Config>
 8102d0c:	4603      	mov	r3, r0
 8102d0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8102d12:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102d16:	2b00      	cmp	r3, #0
 8102d18:	d003      	beq.n	8102d22 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102d1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102d1e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8102d22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102d26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102d2a:	2100      	movs	r1, #0
 8102d2c:	60b9      	str	r1, [r7, #8]
 8102d2e:	f003 0310 	and.w	r3, r3, #16
 8102d32:	60fb      	str	r3, [r7, #12]
 8102d34:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8102d38:	460b      	mov	r3, r1
 8102d3a:	4313      	orrs	r3, r2
 8102d3c:	d011      	beq.n	8102d62 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8102d3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102d42:	3328      	adds	r3, #40	@ 0x28
 8102d44:	2101      	movs	r1, #1
 8102d46:	4618      	mov	r0, r3
 8102d48:	f000 fbaa 	bl	81034a0 <RCCEx_PLL3_Config>
 8102d4c:	4603      	mov	r3, r0
 8102d4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8102d52:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102d56:	2b00      	cmp	r3, #0
 8102d58:	d003      	beq.n	8102d62 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102d5a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102d5e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8102d62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102d66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102d6a:	2100      	movs	r1, #0
 8102d6c:	6039      	str	r1, [r7, #0]
 8102d6e:	f003 0320 	and.w	r3, r3, #32
 8102d72:	607b      	str	r3, [r7, #4]
 8102d74:	e9d7 1200 	ldrd	r1, r2, [r7]
 8102d78:	460b      	mov	r3, r1
 8102d7a:	4313      	orrs	r3, r2
 8102d7c:	d011      	beq.n	8102da2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8102d7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102d82:	3328      	adds	r3, #40	@ 0x28
 8102d84:	2102      	movs	r1, #2
 8102d86:	4618      	mov	r0, r3
 8102d88:	f000 fb8a 	bl	81034a0 <RCCEx_PLL3_Config>
 8102d8c:	4603      	mov	r3, r0
 8102d8e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8102d92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102d96:	2b00      	cmp	r3, #0
 8102d98:	d003      	beq.n	8102da2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102d9a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102d9e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8102da2:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8102da6:	2b00      	cmp	r3, #0
 8102da8:	d101      	bne.n	8102dae <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8102daa:	2300      	movs	r3, #0
 8102dac:	e000      	b.n	8102db0 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8102dae:	2301      	movs	r3, #1
}
 8102db0:	4618      	mov	r0, r3
 8102db2:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8102db6:	46bd      	mov	sp, r7
 8102db8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8102dbc:	58024400 	.word	0x58024400

08102dc0 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8102dc0:	b580      	push	{r7, lr}
 8102dc2:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8102dc4:	f7fe fd94 	bl	81018f0 <HAL_RCC_GetHCLKFreq>
 8102dc8:	4602      	mov	r2, r0
 8102dca:	4b06      	ldr	r3, [pc, #24]	@ (8102de4 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8102dcc:	6a1b      	ldr	r3, [r3, #32]
 8102dce:	091b      	lsrs	r3, r3, #4
 8102dd0:	f003 0307 	and.w	r3, r3, #7
 8102dd4:	4904      	ldr	r1, [pc, #16]	@ (8102de8 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8102dd6:	5ccb      	ldrb	r3, [r1, r3]
 8102dd8:	f003 031f 	and.w	r3, r3, #31
 8102ddc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8102de0:	4618      	mov	r0, r3
 8102de2:	bd80      	pop	{r7, pc}
 8102de4:	58024400 	.word	0x58024400
 8102de8:	08105024 	.word	0x08105024

08102dec <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8102dec:	b480      	push	{r7}
 8102dee:	b089      	sub	sp, #36	@ 0x24
 8102df0:	af00      	add	r7, sp, #0
 8102df2:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8102df4:	4ba1      	ldr	r3, [pc, #644]	@ (810307c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8102df6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8102df8:	f003 0303 	and.w	r3, r3, #3
 8102dfc:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8102dfe:	4b9f      	ldr	r3, [pc, #636]	@ (810307c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8102e00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8102e02:	0b1b      	lsrs	r3, r3, #12
 8102e04:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8102e08:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8102e0a:	4b9c      	ldr	r3, [pc, #624]	@ (810307c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8102e0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8102e0e:	091b      	lsrs	r3, r3, #4
 8102e10:	f003 0301 	and.w	r3, r3, #1
 8102e14:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8102e16:	4b99      	ldr	r3, [pc, #612]	@ (810307c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8102e18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8102e1a:	08db      	lsrs	r3, r3, #3
 8102e1c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8102e20:	693a      	ldr	r2, [r7, #16]
 8102e22:	fb02 f303 	mul.w	r3, r2, r3
 8102e26:	ee07 3a90 	vmov	s15, r3
 8102e2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102e2e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8102e32:	697b      	ldr	r3, [r7, #20]
 8102e34:	2b00      	cmp	r3, #0
 8102e36:	f000 8111 	beq.w	810305c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8102e3a:	69bb      	ldr	r3, [r7, #24]
 8102e3c:	2b02      	cmp	r3, #2
 8102e3e:	f000 8083 	beq.w	8102f48 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8102e42:	69bb      	ldr	r3, [r7, #24]
 8102e44:	2b02      	cmp	r3, #2
 8102e46:	f200 80a1 	bhi.w	8102f8c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8102e4a:	69bb      	ldr	r3, [r7, #24]
 8102e4c:	2b00      	cmp	r3, #0
 8102e4e:	d003      	beq.n	8102e58 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8102e50:	69bb      	ldr	r3, [r7, #24]
 8102e52:	2b01      	cmp	r3, #1
 8102e54:	d056      	beq.n	8102f04 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8102e56:	e099      	b.n	8102f8c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8102e58:	4b88      	ldr	r3, [pc, #544]	@ (810307c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8102e5a:	681b      	ldr	r3, [r3, #0]
 8102e5c:	f003 0320 	and.w	r3, r3, #32
 8102e60:	2b00      	cmp	r3, #0
 8102e62:	d02d      	beq.n	8102ec0 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8102e64:	4b85      	ldr	r3, [pc, #532]	@ (810307c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8102e66:	681b      	ldr	r3, [r3, #0]
 8102e68:	08db      	lsrs	r3, r3, #3
 8102e6a:	f003 0303 	and.w	r3, r3, #3
 8102e6e:	4a84      	ldr	r2, [pc, #528]	@ (8103080 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8102e70:	fa22 f303 	lsr.w	r3, r2, r3
 8102e74:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8102e76:	68bb      	ldr	r3, [r7, #8]
 8102e78:	ee07 3a90 	vmov	s15, r3
 8102e7c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102e80:	697b      	ldr	r3, [r7, #20]
 8102e82:	ee07 3a90 	vmov	s15, r3
 8102e86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102e8a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8102e8e:	4b7b      	ldr	r3, [pc, #492]	@ (810307c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8102e90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8102e92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8102e96:	ee07 3a90 	vmov	s15, r3
 8102e9a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102e9e:	ed97 6a03 	vldr	s12, [r7, #12]
 8102ea2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8103084 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8102ea6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8102eaa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8102eae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8102eb2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8102eb6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8102eba:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8102ebe:	e087      	b.n	8102fd0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8102ec0:	697b      	ldr	r3, [r7, #20]
 8102ec2:	ee07 3a90 	vmov	s15, r3
 8102ec6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102eca:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8103088 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8102ece:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8102ed2:	4b6a      	ldr	r3, [pc, #424]	@ (810307c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8102ed4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8102ed6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8102eda:	ee07 3a90 	vmov	s15, r3
 8102ede:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102ee2:	ed97 6a03 	vldr	s12, [r7, #12]
 8102ee6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8103084 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8102eea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8102eee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8102ef2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8102ef6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8102efa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8102efe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8102f02:	e065      	b.n	8102fd0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8102f04:	697b      	ldr	r3, [r7, #20]
 8102f06:	ee07 3a90 	vmov	s15, r3
 8102f0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102f0e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 810308c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8102f12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8102f16:	4b59      	ldr	r3, [pc, #356]	@ (810307c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8102f18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8102f1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8102f1e:	ee07 3a90 	vmov	s15, r3
 8102f22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102f26:	ed97 6a03 	vldr	s12, [r7, #12]
 8102f2a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8103084 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8102f2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8102f32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8102f36:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8102f3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8102f3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8102f42:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8102f46:	e043      	b.n	8102fd0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8102f48:	697b      	ldr	r3, [r7, #20]
 8102f4a:	ee07 3a90 	vmov	s15, r3
 8102f4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102f52:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8103090 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8102f56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8102f5a:	4b48      	ldr	r3, [pc, #288]	@ (810307c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8102f5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8102f5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8102f62:	ee07 3a90 	vmov	s15, r3
 8102f66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102f6a:	ed97 6a03 	vldr	s12, [r7, #12]
 8102f6e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8103084 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8102f72:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8102f76:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8102f7a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8102f7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8102f82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8102f86:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8102f8a:	e021      	b.n	8102fd0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8102f8c:	697b      	ldr	r3, [r7, #20]
 8102f8e:	ee07 3a90 	vmov	s15, r3
 8102f92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102f96:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 810308c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8102f9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8102f9e:	4b37      	ldr	r3, [pc, #220]	@ (810307c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8102fa0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8102fa2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8102fa6:	ee07 3a90 	vmov	s15, r3
 8102faa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102fae:	ed97 6a03 	vldr	s12, [r7, #12]
 8102fb2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8103084 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8102fb6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8102fba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8102fbe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8102fc2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8102fc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8102fca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8102fce:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8102fd0:	4b2a      	ldr	r3, [pc, #168]	@ (810307c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8102fd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8102fd4:	0a5b      	lsrs	r3, r3, #9
 8102fd6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8102fda:	ee07 3a90 	vmov	s15, r3
 8102fde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102fe2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8102fe6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8102fea:	edd7 6a07 	vldr	s13, [r7, #28]
 8102fee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8102ff2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8102ff6:	ee17 2a90 	vmov	r2, s15
 8102ffa:	687b      	ldr	r3, [r7, #4]
 8102ffc:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8102ffe:	4b1f      	ldr	r3, [pc, #124]	@ (810307c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8103000:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8103002:	0c1b      	lsrs	r3, r3, #16
 8103004:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8103008:	ee07 3a90 	vmov	s15, r3
 810300c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103010:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8103014:	ee37 7a87 	vadd.f32	s14, s15, s14
 8103018:	edd7 6a07 	vldr	s13, [r7, #28]
 810301c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8103020:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8103024:	ee17 2a90 	vmov	r2, s15
 8103028:	687b      	ldr	r3, [r7, #4]
 810302a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 810302c:	4b13      	ldr	r3, [pc, #76]	@ (810307c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 810302e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8103030:	0e1b      	lsrs	r3, r3, #24
 8103032:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8103036:	ee07 3a90 	vmov	s15, r3
 810303a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810303e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8103042:	ee37 7a87 	vadd.f32	s14, s15, s14
 8103046:	edd7 6a07 	vldr	s13, [r7, #28]
 810304a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 810304e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8103052:	ee17 2a90 	vmov	r2, s15
 8103056:	687b      	ldr	r3, [r7, #4]
 8103058:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 810305a:	e008      	b.n	810306e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 810305c:	687b      	ldr	r3, [r7, #4]
 810305e:	2200      	movs	r2, #0
 8103060:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8103062:	687b      	ldr	r3, [r7, #4]
 8103064:	2200      	movs	r2, #0
 8103066:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8103068:	687b      	ldr	r3, [r7, #4]
 810306a:	2200      	movs	r2, #0
 810306c:	609a      	str	r2, [r3, #8]
}
 810306e:	bf00      	nop
 8103070:	3724      	adds	r7, #36	@ 0x24
 8103072:	46bd      	mov	sp, r7
 8103074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103078:	4770      	bx	lr
 810307a:	bf00      	nop
 810307c:	58024400 	.word	0x58024400
 8103080:	03d09000 	.word	0x03d09000
 8103084:	46000000 	.word	0x46000000
 8103088:	4c742400 	.word	0x4c742400
 810308c:	4a742400 	.word	0x4a742400
 8103090:	4bbebc20 	.word	0x4bbebc20

08103094 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8103094:	b480      	push	{r7}
 8103096:	b089      	sub	sp, #36	@ 0x24
 8103098:	af00      	add	r7, sp, #0
 810309a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 810309c:	4ba1      	ldr	r3, [pc, #644]	@ (8103324 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810309e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81030a0:	f003 0303 	and.w	r3, r3, #3
 81030a4:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 81030a6:	4b9f      	ldr	r3, [pc, #636]	@ (8103324 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81030a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81030aa:	0d1b      	lsrs	r3, r3, #20
 81030ac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 81030b0:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 81030b2:	4b9c      	ldr	r3, [pc, #624]	@ (8103324 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81030b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81030b6:	0a1b      	lsrs	r3, r3, #8
 81030b8:	f003 0301 	and.w	r3, r3, #1
 81030bc:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 81030be:	4b99      	ldr	r3, [pc, #612]	@ (8103324 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81030c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 81030c2:	08db      	lsrs	r3, r3, #3
 81030c4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 81030c8:	693a      	ldr	r2, [r7, #16]
 81030ca:	fb02 f303 	mul.w	r3, r2, r3
 81030ce:	ee07 3a90 	vmov	s15, r3
 81030d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81030d6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 81030da:	697b      	ldr	r3, [r7, #20]
 81030dc:	2b00      	cmp	r3, #0
 81030de:	f000 8111 	beq.w	8103304 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 81030e2:	69bb      	ldr	r3, [r7, #24]
 81030e4:	2b02      	cmp	r3, #2
 81030e6:	f000 8083 	beq.w	81031f0 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 81030ea:	69bb      	ldr	r3, [r7, #24]
 81030ec:	2b02      	cmp	r3, #2
 81030ee:	f200 80a1 	bhi.w	8103234 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 81030f2:	69bb      	ldr	r3, [r7, #24]
 81030f4:	2b00      	cmp	r3, #0
 81030f6:	d003      	beq.n	8103100 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 81030f8:	69bb      	ldr	r3, [r7, #24]
 81030fa:	2b01      	cmp	r3, #1
 81030fc:	d056      	beq.n	81031ac <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 81030fe:	e099      	b.n	8103234 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8103100:	4b88      	ldr	r3, [pc, #544]	@ (8103324 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8103102:	681b      	ldr	r3, [r3, #0]
 8103104:	f003 0320 	and.w	r3, r3, #32
 8103108:	2b00      	cmp	r3, #0
 810310a:	d02d      	beq.n	8103168 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 810310c:	4b85      	ldr	r3, [pc, #532]	@ (8103324 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810310e:	681b      	ldr	r3, [r3, #0]
 8103110:	08db      	lsrs	r3, r3, #3
 8103112:	f003 0303 	and.w	r3, r3, #3
 8103116:	4a84      	ldr	r2, [pc, #528]	@ (8103328 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8103118:	fa22 f303 	lsr.w	r3, r2, r3
 810311c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 810311e:	68bb      	ldr	r3, [r7, #8]
 8103120:	ee07 3a90 	vmov	s15, r3
 8103124:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8103128:	697b      	ldr	r3, [r7, #20]
 810312a:	ee07 3a90 	vmov	s15, r3
 810312e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103132:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8103136:	4b7b      	ldr	r3, [pc, #492]	@ (8103324 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8103138:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 810313a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810313e:	ee07 3a90 	vmov	s15, r3
 8103142:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8103146:	ed97 6a03 	vldr	s12, [r7, #12]
 810314a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 810332c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 810314e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8103152:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8103156:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 810315a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810315e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8103162:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8103166:	e087      	b.n	8103278 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8103168:	697b      	ldr	r3, [r7, #20]
 810316a:	ee07 3a90 	vmov	s15, r3
 810316e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103172:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8103330 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8103176:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810317a:	4b6a      	ldr	r3, [pc, #424]	@ (8103324 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810317c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 810317e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8103182:	ee07 3a90 	vmov	s15, r3
 8103186:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810318a:	ed97 6a03 	vldr	s12, [r7, #12]
 810318e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 810332c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8103192:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8103196:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810319a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 810319e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81031a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 81031a6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81031aa:	e065      	b.n	8103278 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 81031ac:	697b      	ldr	r3, [r7, #20]
 81031ae:	ee07 3a90 	vmov	s15, r3
 81031b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81031b6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8103334 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 81031ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81031be:	4b59      	ldr	r3, [pc, #356]	@ (8103324 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81031c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 81031c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81031c6:	ee07 3a90 	vmov	s15, r3
 81031ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81031ce:	ed97 6a03 	vldr	s12, [r7, #12]
 81031d2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 810332c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 81031d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81031da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81031de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 81031e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81031e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 81031ea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81031ee:	e043      	b.n	8103278 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 81031f0:	697b      	ldr	r3, [r7, #20]
 81031f2:	ee07 3a90 	vmov	s15, r3
 81031f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81031fa:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8103338 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 81031fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8103202:	4b48      	ldr	r3, [pc, #288]	@ (8103324 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8103204:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8103206:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810320a:	ee07 3a90 	vmov	s15, r3
 810320e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8103212:	ed97 6a03 	vldr	s12, [r7, #12]
 8103216:	eddf 5a45 	vldr	s11, [pc, #276]	@ 810332c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 810321a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810321e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8103222:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8103226:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810322a:	ee67 7a27 	vmul.f32	s15, s14, s15
 810322e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8103232:	e021      	b.n	8103278 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8103234:	697b      	ldr	r3, [r7, #20]
 8103236:	ee07 3a90 	vmov	s15, r3
 810323a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810323e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8103334 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8103242:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8103246:	4b37      	ldr	r3, [pc, #220]	@ (8103324 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8103248:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 810324a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810324e:	ee07 3a90 	vmov	s15, r3
 8103252:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8103256:	ed97 6a03 	vldr	s12, [r7, #12]
 810325a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 810332c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 810325e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8103262:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8103266:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 810326a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810326e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8103272:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8103276:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8103278:	4b2a      	ldr	r3, [pc, #168]	@ (8103324 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810327a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 810327c:	0a5b      	lsrs	r3, r3, #9
 810327e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8103282:	ee07 3a90 	vmov	s15, r3
 8103286:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810328a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 810328e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8103292:	edd7 6a07 	vldr	s13, [r7, #28]
 8103296:	eec6 7a87 	vdiv.f32	s15, s13, s14
 810329a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 810329e:	ee17 2a90 	vmov	r2, s15
 81032a2:	687b      	ldr	r3, [r7, #4]
 81032a4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 81032a6:	4b1f      	ldr	r3, [pc, #124]	@ (8103324 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81032a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 81032aa:	0c1b      	lsrs	r3, r3, #16
 81032ac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 81032b0:	ee07 3a90 	vmov	s15, r3
 81032b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81032b8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 81032bc:	ee37 7a87 	vadd.f32	s14, s15, s14
 81032c0:	edd7 6a07 	vldr	s13, [r7, #28]
 81032c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81032c8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81032cc:	ee17 2a90 	vmov	r2, s15
 81032d0:	687b      	ldr	r3, [r7, #4]
 81032d2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 81032d4:	4b13      	ldr	r3, [pc, #76]	@ (8103324 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81032d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 81032d8:	0e1b      	lsrs	r3, r3, #24
 81032da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 81032de:	ee07 3a90 	vmov	s15, r3
 81032e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81032e6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 81032ea:	ee37 7a87 	vadd.f32	s14, s15, s14
 81032ee:	edd7 6a07 	vldr	s13, [r7, #28]
 81032f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81032f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81032fa:	ee17 2a90 	vmov	r2, s15
 81032fe:	687b      	ldr	r3, [r7, #4]
 8103300:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8103302:	e008      	b.n	8103316 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8103304:	687b      	ldr	r3, [r7, #4]
 8103306:	2200      	movs	r2, #0
 8103308:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 810330a:	687b      	ldr	r3, [r7, #4]
 810330c:	2200      	movs	r2, #0
 810330e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8103310:	687b      	ldr	r3, [r7, #4]
 8103312:	2200      	movs	r2, #0
 8103314:	609a      	str	r2, [r3, #8]
}
 8103316:	bf00      	nop
 8103318:	3724      	adds	r7, #36	@ 0x24
 810331a:	46bd      	mov	sp, r7
 810331c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103320:	4770      	bx	lr
 8103322:	bf00      	nop
 8103324:	58024400 	.word	0x58024400
 8103328:	03d09000 	.word	0x03d09000
 810332c:	46000000 	.word	0x46000000
 8103330:	4c742400 	.word	0x4c742400
 8103334:	4a742400 	.word	0x4a742400
 8103338:	4bbebc20 	.word	0x4bbebc20

0810333c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 810333c:	b580      	push	{r7, lr}
 810333e:	b084      	sub	sp, #16
 8103340:	af00      	add	r7, sp, #0
 8103342:	6078      	str	r0, [r7, #4]
 8103344:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8103346:	2300      	movs	r3, #0
 8103348:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 810334a:	4b54      	ldr	r3, [pc, #336]	@ (810349c <RCCEx_PLL2_Config+0x160>)
 810334c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810334e:	f003 0303 	and.w	r3, r3, #3
 8103352:	2b03      	cmp	r3, #3
 8103354:	d101      	bne.n	810335a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8103356:	2301      	movs	r3, #1
 8103358:	e09b      	b.n	8103492 <RCCEx_PLL2_Config+0x156>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 810335a:	4b50      	ldr	r3, [pc, #320]	@ (810349c <RCCEx_PLL2_Config+0x160>)
 810335c:	681b      	ldr	r3, [r3, #0]
 810335e:	4a4f      	ldr	r2, [pc, #316]	@ (810349c <RCCEx_PLL2_Config+0x160>)
 8103360:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8103364:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8103366:	f7fd fc99 	bl	8100c9c <HAL_GetTick>
 810336a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 810336c:	e008      	b.n	8103380 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 810336e:	f7fd fc95 	bl	8100c9c <HAL_GetTick>
 8103372:	4602      	mov	r2, r0
 8103374:	68bb      	ldr	r3, [r7, #8]
 8103376:	1ad3      	subs	r3, r2, r3
 8103378:	2b02      	cmp	r3, #2
 810337a:	d901      	bls.n	8103380 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 810337c:	2303      	movs	r3, #3
 810337e:	e088      	b.n	8103492 <RCCEx_PLL2_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8103380:	4b46      	ldr	r3, [pc, #280]	@ (810349c <RCCEx_PLL2_Config+0x160>)
 8103382:	681b      	ldr	r3, [r3, #0]
 8103384:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8103388:	2b00      	cmp	r3, #0
 810338a:	d1f0      	bne.n	810336e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 810338c:	4b43      	ldr	r3, [pc, #268]	@ (810349c <RCCEx_PLL2_Config+0x160>)
 810338e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8103390:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8103394:	687b      	ldr	r3, [r7, #4]
 8103396:	681b      	ldr	r3, [r3, #0]
 8103398:	031b      	lsls	r3, r3, #12
 810339a:	4940      	ldr	r1, [pc, #256]	@ (810349c <RCCEx_PLL2_Config+0x160>)
 810339c:	4313      	orrs	r3, r2
 810339e:	628b      	str	r3, [r1, #40]	@ 0x28
 81033a0:	687b      	ldr	r3, [r7, #4]
 81033a2:	685b      	ldr	r3, [r3, #4]
 81033a4:	3b01      	subs	r3, #1
 81033a6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 81033aa:	687b      	ldr	r3, [r7, #4]
 81033ac:	689b      	ldr	r3, [r3, #8]
 81033ae:	3b01      	subs	r3, #1
 81033b0:	025b      	lsls	r3, r3, #9
 81033b2:	b29b      	uxth	r3, r3
 81033b4:	431a      	orrs	r2, r3
 81033b6:	687b      	ldr	r3, [r7, #4]
 81033b8:	68db      	ldr	r3, [r3, #12]
 81033ba:	3b01      	subs	r3, #1
 81033bc:	041b      	lsls	r3, r3, #16
 81033be:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 81033c2:	431a      	orrs	r2, r3
 81033c4:	687b      	ldr	r3, [r7, #4]
 81033c6:	691b      	ldr	r3, [r3, #16]
 81033c8:	3b01      	subs	r3, #1
 81033ca:	061b      	lsls	r3, r3, #24
 81033cc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 81033d0:	4932      	ldr	r1, [pc, #200]	@ (810349c <RCCEx_PLL2_Config+0x160>)
 81033d2:	4313      	orrs	r3, r2
 81033d4:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 81033d6:	4b31      	ldr	r3, [pc, #196]	@ (810349c <RCCEx_PLL2_Config+0x160>)
 81033d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81033da:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 81033de:	687b      	ldr	r3, [r7, #4]
 81033e0:	695b      	ldr	r3, [r3, #20]
 81033e2:	492e      	ldr	r1, [pc, #184]	@ (810349c <RCCEx_PLL2_Config+0x160>)
 81033e4:	4313      	orrs	r3, r2
 81033e6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 81033e8:	4b2c      	ldr	r3, [pc, #176]	@ (810349c <RCCEx_PLL2_Config+0x160>)
 81033ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81033ec:	f023 0220 	bic.w	r2, r3, #32
 81033f0:	687b      	ldr	r3, [r7, #4]
 81033f2:	699b      	ldr	r3, [r3, #24]
 81033f4:	4929      	ldr	r1, [pc, #164]	@ (810349c <RCCEx_PLL2_Config+0x160>)
 81033f6:	4313      	orrs	r3, r2
 81033f8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 81033fa:	4b28      	ldr	r3, [pc, #160]	@ (810349c <RCCEx_PLL2_Config+0x160>)
 81033fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81033fe:	4a27      	ldr	r2, [pc, #156]	@ (810349c <RCCEx_PLL2_Config+0x160>)
 8103400:	f023 0310 	bic.w	r3, r3, #16
 8103404:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8103406:	4b25      	ldr	r3, [pc, #148]	@ (810349c <RCCEx_PLL2_Config+0x160>)
 8103408:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 810340a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 810340e:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8103412:	687a      	ldr	r2, [r7, #4]
 8103414:	69d2      	ldr	r2, [r2, #28]
 8103416:	00d2      	lsls	r2, r2, #3
 8103418:	4920      	ldr	r1, [pc, #128]	@ (810349c <RCCEx_PLL2_Config+0x160>)
 810341a:	4313      	orrs	r3, r2
 810341c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 810341e:	4b1f      	ldr	r3, [pc, #124]	@ (810349c <RCCEx_PLL2_Config+0x160>)
 8103420:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103422:	4a1e      	ldr	r2, [pc, #120]	@ (810349c <RCCEx_PLL2_Config+0x160>)
 8103424:	f043 0310 	orr.w	r3, r3, #16
 8103428:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 810342a:	683b      	ldr	r3, [r7, #0]
 810342c:	2b00      	cmp	r3, #0
 810342e:	d106      	bne.n	810343e <RCCEx_PLL2_Config+0x102>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8103430:	4b1a      	ldr	r3, [pc, #104]	@ (810349c <RCCEx_PLL2_Config+0x160>)
 8103432:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103434:	4a19      	ldr	r2, [pc, #100]	@ (810349c <RCCEx_PLL2_Config+0x160>)
 8103436:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 810343a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 810343c:	e00f      	b.n	810345e <RCCEx_PLL2_Config+0x122>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 810343e:	683b      	ldr	r3, [r7, #0]
 8103440:	2b01      	cmp	r3, #1
 8103442:	d106      	bne.n	8103452 <RCCEx_PLL2_Config+0x116>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8103444:	4b15      	ldr	r3, [pc, #84]	@ (810349c <RCCEx_PLL2_Config+0x160>)
 8103446:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103448:	4a14      	ldr	r2, [pc, #80]	@ (810349c <RCCEx_PLL2_Config+0x160>)
 810344a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 810344e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8103450:	e005      	b.n	810345e <RCCEx_PLL2_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8103452:	4b12      	ldr	r3, [pc, #72]	@ (810349c <RCCEx_PLL2_Config+0x160>)
 8103454:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103456:	4a11      	ldr	r2, [pc, #68]	@ (810349c <RCCEx_PLL2_Config+0x160>)
 8103458:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 810345c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 810345e:	4b0f      	ldr	r3, [pc, #60]	@ (810349c <RCCEx_PLL2_Config+0x160>)
 8103460:	681b      	ldr	r3, [r3, #0]
 8103462:	4a0e      	ldr	r2, [pc, #56]	@ (810349c <RCCEx_PLL2_Config+0x160>)
 8103464:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8103468:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 810346a:	f7fd fc17 	bl	8100c9c <HAL_GetTick>
 810346e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8103470:	e008      	b.n	8103484 <RCCEx_PLL2_Config+0x148>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8103472:	f7fd fc13 	bl	8100c9c <HAL_GetTick>
 8103476:	4602      	mov	r2, r0
 8103478:	68bb      	ldr	r3, [r7, #8]
 810347a:	1ad3      	subs	r3, r2, r3
 810347c:	2b02      	cmp	r3, #2
 810347e:	d901      	bls.n	8103484 <RCCEx_PLL2_Config+0x148>
      {
        return HAL_TIMEOUT;
 8103480:	2303      	movs	r3, #3
 8103482:	e006      	b.n	8103492 <RCCEx_PLL2_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8103484:	4b05      	ldr	r3, [pc, #20]	@ (810349c <RCCEx_PLL2_Config+0x160>)
 8103486:	681b      	ldr	r3, [r3, #0]
 8103488:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 810348c:	2b00      	cmp	r3, #0
 810348e:	d0f0      	beq.n	8103472 <RCCEx_PLL2_Config+0x136>
    }

  }


  return status;
 8103490:	7bfb      	ldrb	r3, [r7, #15]
}
 8103492:	4618      	mov	r0, r3
 8103494:	3710      	adds	r7, #16
 8103496:	46bd      	mov	sp, r7
 8103498:	bd80      	pop	{r7, pc}
 810349a:	bf00      	nop
 810349c:	58024400 	.word	0x58024400

081034a0 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 81034a0:	b580      	push	{r7, lr}
 81034a2:	b084      	sub	sp, #16
 81034a4:	af00      	add	r7, sp, #0
 81034a6:	6078      	str	r0, [r7, #4]
 81034a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 81034aa:	2300      	movs	r3, #0
 81034ac:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 81034ae:	4b54      	ldr	r3, [pc, #336]	@ (8103600 <RCCEx_PLL3_Config+0x160>)
 81034b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81034b2:	f003 0303 	and.w	r3, r3, #3
 81034b6:	2b03      	cmp	r3, #3
 81034b8:	d101      	bne.n	81034be <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 81034ba:	2301      	movs	r3, #1
 81034bc:	e09b      	b.n	81035f6 <RCCEx_PLL3_Config+0x156>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 81034be:	4b50      	ldr	r3, [pc, #320]	@ (8103600 <RCCEx_PLL3_Config+0x160>)
 81034c0:	681b      	ldr	r3, [r3, #0]
 81034c2:	4a4f      	ldr	r2, [pc, #316]	@ (8103600 <RCCEx_PLL3_Config+0x160>)
 81034c4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 81034c8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 81034ca:	f7fd fbe7 	bl	8100c9c <HAL_GetTick>
 81034ce:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 81034d0:	e008      	b.n	81034e4 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 81034d2:	f7fd fbe3 	bl	8100c9c <HAL_GetTick>
 81034d6:	4602      	mov	r2, r0
 81034d8:	68bb      	ldr	r3, [r7, #8]
 81034da:	1ad3      	subs	r3, r2, r3
 81034dc:	2b02      	cmp	r3, #2
 81034de:	d901      	bls.n	81034e4 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 81034e0:	2303      	movs	r3, #3
 81034e2:	e088      	b.n	81035f6 <RCCEx_PLL3_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 81034e4:	4b46      	ldr	r3, [pc, #280]	@ (8103600 <RCCEx_PLL3_Config+0x160>)
 81034e6:	681b      	ldr	r3, [r3, #0]
 81034e8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 81034ec:	2b00      	cmp	r3, #0
 81034ee:	d1f0      	bne.n	81034d2 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 81034f0:	4b43      	ldr	r3, [pc, #268]	@ (8103600 <RCCEx_PLL3_Config+0x160>)
 81034f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81034f4:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 81034f8:	687b      	ldr	r3, [r7, #4]
 81034fa:	681b      	ldr	r3, [r3, #0]
 81034fc:	051b      	lsls	r3, r3, #20
 81034fe:	4940      	ldr	r1, [pc, #256]	@ (8103600 <RCCEx_PLL3_Config+0x160>)
 8103500:	4313      	orrs	r3, r2
 8103502:	628b      	str	r3, [r1, #40]	@ 0x28
 8103504:	687b      	ldr	r3, [r7, #4]
 8103506:	685b      	ldr	r3, [r3, #4]
 8103508:	3b01      	subs	r3, #1
 810350a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 810350e:	687b      	ldr	r3, [r7, #4]
 8103510:	689b      	ldr	r3, [r3, #8]
 8103512:	3b01      	subs	r3, #1
 8103514:	025b      	lsls	r3, r3, #9
 8103516:	b29b      	uxth	r3, r3
 8103518:	431a      	orrs	r2, r3
 810351a:	687b      	ldr	r3, [r7, #4]
 810351c:	68db      	ldr	r3, [r3, #12]
 810351e:	3b01      	subs	r3, #1
 8103520:	041b      	lsls	r3, r3, #16
 8103522:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8103526:	431a      	orrs	r2, r3
 8103528:	687b      	ldr	r3, [r7, #4]
 810352a:	691b      	ldr	r3, [r3, #16]
 810352c:	3b01      	subs	r3, #1
 810352e:	061b      	lsls	r3, r3, #24
 8103530:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8103534:	4932      	ldr	r1, [pc, #200]	@ (8103600 <RCCEx_PLL3_Config+0x160>)
 8103536:	4313      	orrs	r3, r2
 8103538:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 810353a:	4b31      	ldr	r3, [pc, #196]	@ (8103600 <RCCEx_PLL3_Config+0x160>)
 810353c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810353e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8103542:	687b      	ldr	r3, [r7, #4]
 8103544:	695b      	ldr	r3, [r3, #20]
 8103546:	492e      	ldr	r1, [pc, #184]	@ (8103600 <RCCEx_PLL3_Config+0x160>)
 8103548:	4313      	orrs	r3, r2
 810354a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 810354c:	4b2c      	ldr	r3, [pc, #176]	@ (8103600 <RCCEx_PLL3_Config+0x160>)
 810354e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103550:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8103554:	687b      	ldr	r3, [r7, #4]
 8103556:	699b      	ldr	r3, [r3, #24]
 8103558:	4929      	ldr	r1, [pc, #164]	@ (8103600 <RCCEx_PLL3_Config+0x160>)
 810355a:	4313      	orrs	r3, r2
 810355c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 810355e:	4b28      	ldr	r3, [pc, #160]	@ (8103600 <RCCEx_PLL3_Config+0x160>)
 8103560:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103562:	4a27      	ldr	r2, [pc, #156]	@ (8103600 <RCCEx_PLL3_Config+0x160>)
 8103564:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8103568:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 810356a:	4b25      	ldr	r3, [pc, #148]	@ (8103600 <RCCEx_PLL3_Config+0x160>)
 810356c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 810356e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8103572:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8103576:	687a      	ldr	r2, [r7, #4]
 8103578:	69d2      	ldr	r2, [r2, #28]
 810357a:	00d2      	lsls	r2, r2, #3
 810357c:	4920      	ldr	r1, [pc, #128]	@ (8103600 <RCCEx_PLL3_Config+0x160>)
 810357e:	4313      	orrs	r3, r2
 8103580:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8103582:	4b1f      	ldr	r3, [pc, #124]	@ (8103600 <RCCEx_PLL3_Config+0x160>)
 8103584:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103586:	4a1e      	ldr	r2, [pc, #120]	@ (8103600 <RCCEx_PLL3_Config+0x160>)
 8103588:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 810358c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 810358e:	683b      	ldr	r3, [r7, #0]
 8103590:	2b00      	cmp	r3, #0
 8103592:	d106      	bne.n	81035a2 <RCCEx_PLL3_Config+0x102>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8103594:	4b1a      	ldr	r3, [pc, #104]	@ (8103600 <RCCEx_PLL3_Config+0x160>)
 8103596:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103598:	4a19      	ldr	r2, [pc, #100]	@ (8103600 <RCCEx_PLL3_Config+0x160>)
 810359a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 810359e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 81035a0:	e00f      	b.n	81035c2 <RCCEx_PLL3_Config+0x122>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 81035a2:	683b      	ldr	r3, [r7, #0]
 81035a4:	2b01      	cmp	r3, #1
 81035a6:	d106      	bne.n	81035b6 <RCCEx_PLL3_Config+0x116>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 81035a8:	4b15      	ldr	r3, [pc, #84]	@ (8103600 <RCCEx_PLL3_Config+0x160>)
 81035aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81035ac:	4a14      	ldr	r2, [pc, #80]	@ (8103600 <RCCEx_PLL3_Config+0x160>)
 81035ae:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 81035b2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 81035b4:	e005      	b.n	81035c2 <RCCEx_PLL3_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 81035b6:	4b12      	ldr	r3, [pc, #72]	@ (8103600 <RCCEx_PLL3_Config+0x160>)
 81035b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81035ba:	4a11      	ldr	r2, [pc, #68]	@ (8103600 <RCCEx_PLL3_Config+0x160>)
 81035bc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 81035c0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 81035c2:	4b0f      	ldr	r3, [pc, #60]	@ (8103600 <RCCEx_PLL3_Config+0x160>)
 81035c4:	681b      	ldr	r3, [r3, #0]
 81035c6:	4a0e      	ldr	r2, [pc, #56]	@ (8103600 <RCCEx_PLL3_Config+0x160>)
 81035c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 81035cc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 81035ce:	f7fd fb65 	bl	8100c9c <HAL_GetTick>
 81035d2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 81035d4:	e008      	b.n	81035e8 <RCCEx_PLL3_Config+0x148>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 81035d6:	f7fd fb61 	bl	8100c9c <HAL_GetTick>
 81035da:	4602      	mov	r2, r0
 81035dc:	68bb      	ldr	r3, [r7, #8]
 81035de:	1ad3      	subs	r3, r2, r3
 81035e0:	2b02      	cmp	r3, #2
 81035e2:	d901      	bls.n	81035e8 <RCCEx_PLL3_Config+0x148>
      {
        return HAL_TIMEOUT;
 81035e4:	2303      	movs	r3, #3
 81035e6:	e006      	b.n	81035f6 <RCCEx_PLL3_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 81035e8:	4b05      	ldr	r3, [pc, #20]	@ (8103600 <RCCEx_PLL3_Config+0x160>)
 81035ea:	681b      	ldr	r3, [r3, #0]
 81035ec:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 81035f0:	2b00      	cmp	r3, #0
 81035f2:	d0f0      	beq.n	81035d6 <RCCEx_PLL3_Config+0x136>
    }

  }


  return status;
 81035f4:	7bfb      	ldrb	r3, [r7, #15]
}
 81035f6:	4618      	mov	r0, r3
 81035f8:	3710      	adds	r7, #16
 81035fa:	46bd      	mov	sp, r7
 81035fc:	bd80      	pop	{r7, pc}
 81035fe:	bf00      	nop
 8103600:	58024400 	.word	0x58024400

08103604 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8103604:	b580      	push	{r7, lr}
 8103606:	b082      	sub	sp, #8
 8103608:	af00      	add	r7, sp, #0
 810360a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 810360c:	687b      	ldr	r3, [r7, #4]
 810360e:	2b00      	cmp	r3, #0
 8103610:	d101      	bne.n	8103616 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8103612:	2301      	movs	r3, #1
 8103614:	e049      	b.n	81036aa <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8103616:	687b      	ldr	r3, [r7, #4]
 8103618:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 810361c:	b2db      	uxtb	r3, r3
 810361e:	2b00      	cmp	r3, #0
 8103620:	d106      	bne.n	8103630 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8103622:	687b      	ldr	r3, [r7, #4]
 8103624:	2200      	movs	r2, #0
 8103626:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 810362a:	6878      	ldr	r0, [r7, #4]
 810362c:	f7fd f94c 	bl	81008c8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8103630:	687b      	ldr	r3, [r7, #4]
 8103632:	2202      	movs	r2, #2
 8103634:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8103638:	687b      	ldr	r3, [r7, #4]
 810363a:	681a      	ldr	r2, [r3, #0]
 810363c:	687b      	ldr	r3, [r7, #4]
 810363e:	3304      	adds	r3, #4
 8103640:	4619      	mov	r1, r3
 8103642:	4610      	mov	r0, r2
 8103644:	f000 f836 	bl	81036b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8103648:	687b      	ldr	r3, [r7, #4]
 810364a:	2201      	movs	r2, #1
 810364c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8103650:	687b      	ldr	r3, [r7, #4]
 8103652:	2201      	movs	r2, #1
 8103654:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8103658:	687b      	ldr	r3, [r7, #4]
 810365a:	2201      	movs	r2, #1
 810365c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8103660:	687b      	ldr	r3, [r7, #4]
 8103662:	2201      	movs	r2, #1
 8103664:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8103668:	687b      	ldr	r3, [r7, #4]
 810366a:	2201      	movs	r2, #1
 810366c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8103670:	687b      	ldr	r3, [r7, #4]
 8103672:	2201      	movs	r2, #1
 8103674:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8103678:	687b      	ldr	r3, [r7, #4]
 810367a:	2201      	movs	r2, #1
 810367c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8103680:	687b      	ldr	r3, [r7, #4]
 8103682:	2201      	movs	r2, #1
 8103684:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8103688:	687b      	ldr	r3, [r7, #4]
 810368a:	2201      	movs	r2, #1
 810368c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8103690:	687b      	ldr	r3, [r7, #4]
 8103692:	2201      	movs	r2, #1
 8103694:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8103698:	687b      	ldr	r3, [r7, #4]
 810369a:	2201      	movs	r2, #1
 810369c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 81036a0:	687b      	ldr	r3, [r7, #4]
 81036a2:	2201      	movs	r2, #1
 81036a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 81036a8:	2300      	movs	r3, #0
}
 81036aa:	4618      	mov	r0, r3
 81036ac:	3708      	adds	r7, #8
 81036ae:	46bd      	mov	sp, r7
 81036b0:	bd80      	pop	{r7, pc}
	...

081036b4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 81036b4:	b480      	push	{r7}
 81036b6:	b085      	sub	sp, #20
 81036b8:	af00      	add	r7, sp, #0
 81036ba:	6078      	str	r0, [r7, #4]
 81036bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 81036be:	687b      	ldr	r3, [r7, #4]
 81036c0:	681b      	ldr	r3, [r3, #0]
 81036c2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 81036c4:	687b      	ldr	r3, [r7, #4]
 81036c6:	4a43      	ldr	r2, [pc, #268]	@ (81037d4 <TIM_Base_SetConfig+0x120>)
 81036c8:	4293      	cmp	r3, r2
 81036ca:	d013      	beq.n	81036f4 <TIM_Base_SetConfig+0x40>
 81036cc:	687b      	ldr	r3, [r7, #4]
 81036ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 81036d2:	d00f      	beq.n	81036f4 <TIM_Base_SetConfig+0x40>
 81036d4:	687b      	ldr	r3, [r7, #4]
 81036d6:	4a40      	ldr	r2, [pc, #256]	@ (81037d8 <TIM_Base_SetConfig+0x124>)
 81036d8:	4293      	cmp	r3, r2
 81036da:	d00b      	beq.n	81036f4 <TIM_Base_SetConfig+0x40>
 81036dc:	687b      	ldr	r3, [r7, #4]
 81036de:	4a3f      	ldr	r2, [pc, #252]	@ (81037dc <TIM_Base_SetConfig+0x128>)
 81036e0:	4293      	cmp	r3, r2
 81036e2:	d007      	beq.n	81036f4 <TIM_Base_SetConfig+0x40>
 81036e4:	687b      	ldr	r3, [r7, #4]
 81036e6:	4a3e      	ldr	r2, [pc, #248]	@ (81037e0 <TIM_Base_SetConfig+0x12c>)
 81036e8:	4293      	cmp	r3, r2
 81036ea:	d003      	beq.n	81036f4 <TIM_Base_SetConfig+0x40>
 81036ec:	687b      	ldr	r3, [r7, #4]
 81036ee:	4a3d      	ldr	r2, [pc, #244]	@ (81037e4 <TIM_Base_SetConfig+0x130>)
 81036f0:	4293      	cmp	r3, r2
 81036f2:	d108      	bne.n	8103706 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 81036f4:	68fb      	ldr	r3, [r7, #12]
 81036f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 81036fa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 81036fc:	683b      	ldr	r3, [r7, #0]
 81036fe:	685b      	ldr	r3, [r3, #4]
 8103700:	68fa      	ldr	r2, [r7, #12]
 8103702:	4313      	orrs	r3, r2
 8103704:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8103706:	687b      	ldr	r3, [r7, #4]
 8103708:	4a32      	ldr	r2, [pc, #200]	@ (81037d4 <TIM_Base_SetConfig+0x120>)
 810370a:	4293      	cmp	r3, r2
 810370c:	d01f      	beq.n	810374e <TIM_Base_SetConfig+0x9a>
 810370e:	687b      	ldr	r3, [r7, #4]
 8103710:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8103714:	d01b      	beq.n	810374e <TIM_Base_SetConfig+0x9a>
 8103716:	687b      	ldr	r3, [r7, #4]
 8103718:	4a2f      	ldr	r2, [pc, #188]	@ (81037d8 <TIM_Base_SetConfig+0x124>)
 810371a:	4293      	cmp	r3, r2
 810371c:	d017      	beq.n	810374e <TIM_Base_SetConfig+0x9a>
 810371e:	687b      	ldr	r3, [r7, #4]
 8103720:	4a2e      	ldr	r2, [pc, #184]	@ (81037dc <TIM_Base_SetConfig+0x128>)
 8103722:	4293      	cmp	r3, r2
 8103724:	d013      	beq.n	810374e <TIM_Base_SetConfig+0x9a>
 8103726:	687b      	ldr	r3, [r7, #4]
 8103728:	4a2d      	ldr	r2, [pc, #180]	@ (81037e0 <TIM_Base_SetConfig+0x12c>)
 810372a:	4293      	cmp	r3, r2
 810372c:	d00f      	beq.n	810374e <TIM_Base_SetConfig+0x9a>
 810372e:	687b      	ldr	r3, [r7, #4]
 8103730:	4a2c      	ldr	r2, [pc, #176]	@ (81037e4 <TIM_Base_SetConfig+0x130>)
 8103732:	4293      	cmp	r3, r2
 8103734:	d00b      	beq.n	810374e <TIM_Base_SetConfig+0x9a>
 8103736:	687b      	ldr	r3, [r7, #4]
 8103738:	4a2b      	ldr	r2, [pc, #172]	@ (81037e8 <TIM_Base_SetConfig+0x134>)
 810373a:	4293      	cmp	r3, r2
 810373c:	d007      	beq.n	810374e <TIM_Base_SetConfig+0x9a>
 810373e:	687b      	ldr	r3, [r7, #4]
 8103740:	4a2a      	ldr	r2, [pc, #168]	@ (81037ec <TIM_Base_SetConfig+0x138>)
 8103742:	4293      	cmp	r3, r2
 8103744:	d003      	beq.n	810374e <TIM_Base_SetConfig+0x9a>
 8103746:	687b      	ldr	r3, [r7, #4]
 8103748:	4a29      	ldr	r2, [pc, #164]	@ (81037f0 <TIM_Base_SetConfig+0x13c>)
 810374a:	4293      	cmp	r3, r2
 810374c:	d108      	bne.n	8103760 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 810374e:	68fb      	ldr	r3, [r7, #12]
 8103750:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8103754:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8103756:	683b      	ldr	r3, [r7, #0]
 8103758:	68db      	ldr	r3, [r3, #12]
 810375a:	68fa      	ldr	r2, [r7, #12]
 810375c:	4313      	orrs	r3, r2
 810375e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8103760:	68fb      	ldr	r3, [r7, #12]
 8103762:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8103766:	683b      	ldr	r3, [r7, #0]
 8103768:	695b      	ldr	r3, [r3, #20]
 810376a:	4313      	orrs	r3, r2
 810376c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 810376e:	683b      	ldr	r3, [r7, #0]
 8103770:	689a      	ldr	r2, [r3, #8]
 8103772:	687b      	ldr	r3, [r7, #4]
 8103774:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8103776:	683b      	ldr	r3, [r7, #0]
 8103778:	681a      	ldr	r2, [r3, #0]
 810377a:	687b      	ldr	r3, [r7, #4]
 810377c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 810377e:	687b      	ldr	r3, [r7, #4]
 8103780:	4a14      	ldr	r2, [pc, #80]	@ (81037d4 <TIM_Base_SetConfig+0x120>)
 8103782:	4293      	cmp	r3, r2
 8103784:	d00f      	beq.n	81037a6 <TIM_Base_SetConfig+0xf2>
 8103786:	687b      	ldr	r3, [r7, #4]
 8103788:	4a16      	ldr	r2, [pc, #88]	@ (81037e4 <TIM_Base_SetConfig+0x130>)
 810378a:	4293      	cmp	r3, r2
 810378c:	d00b      	beq.n	81037a6 <TIM_Base_SetConfig+0xf2>
 810378e:	687b      	ldr	r3, [r7, #4]
 8103790:	4a15      	ldr	r2, [pc, #84]	@ (81037e8 <TIM_Base_SetConfig+0x134>)
 8103792:	4293      	cmp	r3, r2
 8103794:	d007      	beq.n	81037a6 <TIM_Base_SetConfig+0xf2>
 8103796:	687b      	ldr	r3, [r7, #4]
 8103798:	4a14      	ldr	r2, [pc, #80]	@ (81037ec <TIM_Base_SetConfig+0x138>)
 810379a:	4293      	cmp	r3, r2
 810379c:	d003      	beq.n	81037a6 <TIM_Base_SetConfig+0xf2>
 810379e:	687b      	ldr	r3, [r7, #4]
 81037a0:	4a13      	ldr	r2, [pc, #76]	@ (81037f0 <TIM_Base_SetConfig+0x13c>)
 81037a2:	4293      	cmp	r3, r2
 81037a4:	d103      	bne.n	81037ae <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 81037a6:	683b      	ldr	r3, [r7, #0]
 81037a8:	691a      	ldr	r2, [r3, #16]
 81037aa:	687b      	ldr	r3, [r7, #4]
 81037ac:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 81037ae:	687b      	ldr	r3, [r7, #4]
 81037b0:	681b      	ldr	r3, [r3, #0]
 81037b2:	f043 0204 	orr.w	r2, r3, #4
 81037b6:	687b      	ldr	r3, [r7, #4]
 81037b8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 81037ba:	687b      	ldr	r3, [r7, #4]
 81037bc:	2201      	movs	r2, #1
 81037be:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 81037c0:	687b      	ldr	r3, [r7, #4]
 81037c2:	68fa      	ldr	r2, [r7, #12]
 81037c4:	601a      	str	r2, [r3, #0]
}
 81037c6:	bf00      	nop
 81037c8:	3714      	adds	r7, #20
 81037ca:	46bd      	mov	sp, r7
 81037cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 81037d0:	4770      	bx	lr
 81037d2:	bf00      	nop
 81037d4:	40010000 	.word	0x40010000
 81037d8:	40000400 	.word	0x40000400
 81037dc:	40000800 	.word	0x40000800
 81037e0:	40000c00 	.word	0x40000c00
 81037e4:	40010400 	.word	0x40010400
 81037e8:	40014000 	.word	0x40014000
 81037ec:	40014400 	.word	0x40014400
 81037f0:	40014800 	.word	0x40014800

081037f4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 81037f4:	b580      	push	{r7, lr}
 81037f6:	b082      	sub	sp, #8
 81037f8:	af00      	add	r7, sp, #0
 81037fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 81037fc:	687b      	ldr	r3, [r7, #4]
 81037fe:	2b00      	cmp	r3, #0
 8103800:	d101      	bne.n	8103806 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8103802:	2301      	movs	r3, #1
 8103804:	e042      	b.n	810388c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8103806:	687b      	ldr	r3, [r7, #4]
 8103808:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 810380c:	2b00      	cmp	r3, #0
 810380e:	d106      	bne.n	810381e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8103810:	687b      	ldr	r3, [r7, #4]
 8103812:	2200      	movs	r2, #0
 8103814:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8103818:	6878      	ldr	r0, [r7, #4]
 810381a:	f7fd f877 	bl	810090c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 810381e:	687b      	ldr	r3, [r7, #4]
 8103820:	2224      	movs	r2, #36	@ 0x24
 8103822:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8103826:	687b      	ldr	r3, [r7, #4]
 8103828:	681b      	ldr	r3, [r3, #0]
 810382a:	681a      	ldr	r2, [r3, #0]
 810382c:	687b      	ldr	r3, [r7, #4]
 810382e:	681b      	ldr	r3, [r3, #0]
 8103830:	f022 0201 	bic.w	r2, r2, #1
 8103834:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8103836:	687b      	ldr	r3, [r7, #4]
 8103838:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810383a:	2b00      	cmp	r3, #0
 810383c:	d002      	beq.n	8103844 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 810383e:	6878      	ldr	r0, [r7, #4]
 8103840:	f000 fd90 	bl	8104364 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8103844:	6878      	ldr	r0, [r7, #4]
 8103846:	f000 f825 	bl	8103894 <UART_SetConfig>
 810384a:	4603      	mov	r3, r0
 810384c:	2b01      	cmp	r3, #1
 810384e:	d101      	bne.n	8103854 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8103850:	2301      	movs	r3, #1
 8103852:	e01b      	b.n	810388c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8103854:	687b      	ldr	r3, [r7, #4]
 8103856:	681b      	ldr	r3, [r3, #0]
 8103858:	685a      	ldr	r2, [r3, #4]
 810385a:	687b      	ldr	r3, [r7, #4]
 810385c:	681b      	ldr	r3, [r3, #0]
 810385e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8103862:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8103864:	687b      	ldr	r3, [r7, #4]
 8103866:	681b      	ldr	r3, [r3, #0]
 8103868:	689a      	ldr	r2, [r3, #8]
 810386a:	687b      	ldr	r3, [r7, #4]
 810386c:	681b      	ldr	r3, [r3, #0]
 810386e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8103872:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8103874:	687b      	ldr	r3, [r7, #4]
 8103876:	681b      	ldr	r3, [r3, #0]
 8103878:	681a      	ldr	r2, [r3, #0]
 810387a:	687b      	ldr	r3, [r7, #4]
 810387c:	681b      	ldr	r3, [r3, #0]
 810387e:	f042 0201 	orr.w	r2, r2, #1
 8103882:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8103884:	6878      	ldr	r0, [r7, #4]
 8103886:	f000 fe0f 	bl	81044a8 <UART_CheckIdleState>
 810388a:	4603      	mov	r3, r0
}
 810388c:	4618      	mov	r0, r3
 810388e:	3708      	adds	r7, #8
 8103890:	46bd      	mov	sp, r7
 8103892:	bd80      	pop	{r7, pc}

08103894 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8103894:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8103898:	b092      	sub	sp, #72	@ 0x48
 810389a:	af00      	add	r7, sp, #0
 810389c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 810389e:	2300      	movs	r3, #0
 81038a0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 81038a4:	697b      	ldr	r3, [r7, #20]
 81038a6:	689a      	ldr	r2, [r3, #8]
 81038a8:	697b      	ldr	r3, [r7, #20]
 81038aa:	691b      	ldr	r3, [r3, #16]
 81038ac:	431a      	orrs	r2, r3
 81038ae:	697b      	ldr	r3, [r7, #20]
 81038b0:	695b      	ldr	r3, [r3, #20]
 81038b2:	431a      	orrs	r2, r3
 81038b4:	697b      	ldr	r3, [r7, #20]
 81038b6:	69db      	ldr	r3, [r3, #28]
 81038b8:	4313      	orrs	r3, r2
 81038ba:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 81038bc:	697b      	ldr	r3, [r7, #20]
 81038be:	681b      	ldr	r3, [r3, #0]
 81038c0:	681a      	ldr	r2, [r3, #0]
 81038c2:	4bbd      	ldr	r3, [pc, #756]	@ (8103bb8 <UART_SetConfig+0x324>)
 81038c4:	4013      	ands	r3, r2
 81038c6:	697a      	ldr	r2, [r7, #20]
 81038c8:	6812      	ldr	r2, [r2, #0]
 81038ca:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 81038cc:	430b      	orrs	r3, r1
 81038ce:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 81038d0:	697b      	ldr	r3, [r7, #20]
 81038d2:	681b      	ldr	r3, [r3, #0]
 81038d4:	685b      	ldr	r3, [r3, #4]
 81038d6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 81038da:	697b      	ldr	r3, [r7, #20]
 81038dc:	68da      	ldr	r2, [r3, #12]
 81038de:	697b      	ldr	r3, [r7, #20]
 81038e0:	681b      	ldr	r3, [r3, #0]
 81038e2:	430a      	orrs	r2, r1
 81038e4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 81038e6:	697b      	ldr	r3, [r7, #20]
 81038e8:	699b      	ldr	r3, [r3, #24]
 81038ea:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 81038ec:	697b      	ldr	r3, [r7, #20]
 81038ee:	681b      	ldr	r3, [r3, #0]
 81038f0:	4ab2      	ldr	r2, [pc, #712]	@ (8103bbc <UART_SetConfig+0x328>)
 81038f2:	4293      	cmp	r3, r2
 81038f4:	d004      	beq.n	8103900 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 81038f6:	697b      	ldr	r3, [r7, #20]
 81038f8:	6a1b      	ldr	r3, [r3, #32]
 81038fa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 81038fc:	4313      	orrs	r3, r2
 81038fe:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8103900:	697b      	ldr	r3, [r7, #20]
 8103902:	681b      	ldr	r3, [r3, #0]
 8103904:	689b      	ldr	r3, [r3, #8]
 8103906:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 810390a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 810390e:	697a      	ldr	r2, [r7, #20]
 8103910:	6812      	ldr	r2, [r2, #0]
 8103912:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8103914:	430b      	orrs	r3, r1
 8103916:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8103918:	697b      	ldr	r3, [r7, #20]
 810391a:	681b      	ldr	r3, [r3, #0]
 810391c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810391e:	f023 010f 	bic.w	r1, r3, #15
 8103922:	697b      	ldr	r3, [r7, #20]
 8103924:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8103926:	697b      	ldr	r3, [r7, #20]
 8103928:	681b      	ldr	r3, [r3, #0]
 810392a:	430a      	orrs	r2, r1
 810392c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 810392e:	697b      	ldr	r3, [r7, #20]
 8103930:	681b      	ldr	r3, [r3, #0]
 8103932:	4aa3      	ldr	r2, [pc, #652]	@ (8103bc0 <UART_SetConfig+0x32c>)
 8103934:	4293      	cmp	r3, r2
 8103936:	d177      	bne.n	8103a28 <UART_SetConfig+0x194>
 8103938:	4ba2      	ldr	r3, [pc, #648]	@ (8103bc4 <UART_SetConfig+0x330>)
 810393a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810393c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8103940:	2b28      	cmp	r3, #40	@ 0x28
 8103942:	d86d      	bhi.n	8103a20 <UART_SetConfig+0x18c>
 8103944:	a201      	add	r2, pc, #4	@ (adr r2, 810394c <UART_SetConfig+0xb8>)
 8103946:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810394a:	bf00      	nop
 810394c:	081039f1 	.word	0x081039f1
 8103950:	08103a21 	.word	0x08103a21
 8103954:	08103a21 	.word	0x08103a21
 8103958:	08103a21 	.word	0x08103a21
 810395c:	08103a21 	.word	0x08103a21
 8103960:	08103a21 	.word	0x08103a21
 8103964:	08103a21 	.word	0x08103a21
 8103968:	08103a21 	.word	0x08103a21
 810396c:	081039f9 	.word	0x081039f9
 8103970:	08103a21 	.word	0x08103a21
 8103974:	08103a21 	.word	0x08103a21
 8103978:	08103a21 	.word	0x08103a21
 810397c:	08103a21 	.word	0x08103a21
 8103980:	08103a21 	.word	0x08103a21
 8103984:	08103a21 	.word	0x08103a21
 8103988:	08103a21 	.word	0x08103a21
 810398c:	08103a01 	.word	0x08103a01
 8103990:	08103a21 	.word	0x08103a21
 8103994:	08103a21 	.word	0x08103a21
 8103998:	08103a21 	.word	0x08103a21
 810399c:	08103a21 	.word	0x08103a21
 81039a0:	08103a21 	.word	0x08103a21
 81039a4:	08103a21 	.word	0x08103a21
 81039a8:	08103a21 	.word	0x08103a21
 81039ac:	08103a09 	.word	0x08103a09
 81039b0:	08103a21 	.word	0x08103a21
 81039b4:	08103a21 	.word	0x08103a21
 81039b8:	08103a21 	.word	0x08103a21
 81039bc:	08103a21 	.word	0x08103a21
 81039c0:	08103a21 	.word	0x08103a21
 81039c4:	08103a21 	.word	0x08103a21
 81039c8:	08103a21 	.word	0x08103a21
 81039cc:	08103a11 	.word	0x08103a11
 81039d0:	08103a21 	.word	0x08103a21
 81039d4:	08103a21 	.word	0x08103a21
 81039d8:	08103a21 	.word	0x08103a21
 81039dc:	08103a21 	.word	0x08103a21
 81039e0:	08103a21 	.word	0x08103a21
 81039e4:	08103a21 	.word	0x08103a21
 81039e8:	08103a21 	.word	0x08103a21
 81039ec:	08103a19 	.word	0x08103a19
 81039f0:	2301      	movs	r3, #1
 81039f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 81039f6:	e220      	b.n	8103e3a <UART_SetConfig+0x5a6>
 81039f8:	2304      	movs	r3, #4
 81039fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 81039fe:	e21c      	b.n	8103e3a <UART_SetConfig+0x5a6>
 8103a00:	2308      	movs	r3, #8
 8103a02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103a06:	e218      	b.n	8103e3a <UART_SetConfig+0x5a6>
 8103a08:	2310      	movs	r3, #16
 8103a0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103a0e:	e214      	b.n	8103e3a <UART_SetConfig+0x5a6>
 8103a10:	2320      	movs	r3, #32
 8103a12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103a16:	e210      	b.n	8103e3a <UART_SetConfig+0x5a6>
 8103a18:	2340      	movs	r3, #64	@ 0x40
 8103a1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103a1e:	e20c      	b.n	8103e3a <UART_SetConfig+0x5a6>
 8103a20:	2380      	movs	r3, #128	@ 0x80
 8103a22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103a26:	e208      	b.n	8103e3a <UART_SetConfig+0x5a6>
 8103a28:	697b      	ldr	r3, [r7, #20]
 8103a2a:	681b      	ldr	r3, [r3, #0]
 8103a2c:	4a66      	ldr	r2, [pc, #408]	@ (8103bc8 <UART_SetConfig+0x334>)
 8103a2e:	4293      	cmp	r3, r2
 8103a30:	d130      	bne.n	8103a94 <UART_SetConfig+0x200>
 8103a32:	4b64      	ldr	r3, [pc, #400]	@ (8103bc4 <UART_SetConfig+0x330>)
 8103a34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8103a36:	f003 0307 	and.w	r3, r3, #7
 8103a3a:	2b05      	cmp	r3, #5
 8103a3c:	d826      	bhi.n	8103a8c <UART_SetConfig+0x1f8>
 8103a3e:	a201      	add	r2, pc, #4	@ (adr r2, 8103a44 <UART_SetConfig+0x1b0>)
 8103a40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8103a44:	08103a5d 	.word	0x08103a5d
 8103a48:	08103a65 	.word	0x08103a65
 8103a4c:	08103a6d 	.word	0x08103a6d
 8103a50:	08103a75 	.word	0x08103a75
 8103a54:	08103a7d 	.word	0x08103a7d
 8103a58:	08103a85 	.word	0x08103a85
 8103a5c:	2300      	movs	r3, #0
 8103a5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103a62:	e1ea      	b.n	8103e3a <UART_SetConfig+0x5a6>
 8103a64:	2304      	movs	r3, #4
 8103a66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103a6a:	e1e6      	b.n	8103e3a <UART_SetConfig+0x5a6>
 8103a6c:	2308      	movs	r3, #8
 8103a6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103a72:	e1e2      	b.n	8103e3a <UART_SetConfig+0x5a6>
 8103a74:	2310      	movs	r3, #16
 8103a76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103a7a:	e1de      	b.n	8103e3a <UART_SetConfig+0x5a6>
 8103a7c:	2320      	movs	r3, #32
 8103a7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103a82:	e1da      	b.n	8103e3a <UART_SetConfig+0x5a6>
 8103a84:	2340      	movs	r3, #64	@ 0x40
 8103a86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103a8a:	e1d6      	b.n	8103e3a <UART_SetConfig+0x5a6>
 8103a8c:	2380      	movs	r3, #128	@ 0x80
 8103a8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103a92:	e1d2      	b.n	8103e3a <UART_SetConfig+0x5a6>
 8103a94:	697b      	ldr	r3, [r7, #20]
 8103a96:	681b      	ldr	r3, [r3, #0]
 8103a98:	4a4c      	ldr	r2, [pc, #304]	@ (8103bcc <UART_SetConfig+0x338>)
 8103a9a:	4293      	cmp	r3, r2
 8103a9c:	d130      	bne.n	8103b00 <UART_SetConfig+0x26c>
 8103a9e:	4b49      	ldr	r3, [pc, #292]	@ (8103bc4 <UART_SetConfig+0x330>)
 8103aa0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8103aa2:	f003 0307 	and.w	r3, r3, #7
 8103aa6:	2b05      	cmp	r3, #5
 8103aa8:	d826      	bhi.n	8103af8 <UART_SetConfig+0x264>
 8103aaa:	a201      	add	r2, pc, #4	@ (adr r2, 8103ab0 <UART_SetConfig+0x21c>)
 8103aac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8103ab0:	08103ac9 	.word	0x08103ac9
 8103ab4:	08103ad1 	.word	0x08103ad1
 8103ab8:	08103ad9 	.word	0x08103ad9
 8103abc:	08103ae1 	.word	0x08103ae1
 8103ac0:	08103ae9 	.word	0x08103ae9
 8103ac4:	08103af1 	.word	0x08103af1
 8103ac8:	2300      	movs	r3, #0
 8103aca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103ace:	e1b4      	b.n	8103e3a <UART_SetConfig+0x5a6>
 8103ad0:	2304      	movs	r3, #4
 8103ad2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103ad6:	e1b0      	b.n	8103e3a <UART_SetConfig+0x5a6>
 8103ad8:	2308      	movs	r3, #8
 8103ada:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103ade:	e1ac      	b.n	8103e3a <UART_SetConfig+0x5a6>
 8103ae0:	2310      	movs	r3, #16
 8103ae2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103ae6:	e1a8      	b.n	8103e3a <UART_SetConfig+0x5a6>
 8103ae8:	2320      	movs	r3, #32
 8103aea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103aee:	e1a4      	b.n	8103e3a <UART_SetConfig+0x5a6>
 8103af0:	2340      	movs	r3, #64	@ 0x40
 8103af2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103af6:	e1a0      	b.n	8103e3a <UART_SetConfig+0x5a6>
 8103af8:	2380      	movs	r3, #128	@ 0x80
 8103afa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103afe:	e19c      	b.n	8103e3a <UART_SetConfig+0x5a6>
 8103b00:	697b      	ldr	r3, [r7, #20]
 8103b02:	681b      	ldr	r3, [r3, #0]
 8103b04:	4a32      	ldr	r2, [pc, #200]	@ (8103bd0 <UART_SetConfig+0x33c>)
 8103b06:	4293      	cmp	r3, r2
 8103b08:	d130      	bne.n	8103b6c <UART_SetConfig+0x2d8>
 8103b0a:	4b2e      	ldr	r3, [pc, #184]	@ (8103bc4 <UART_SetConfig+0x330>)
 8103b0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8103b0e:	f003 0307 	and.w	r3, r3, #7
 8103b12:	2b05      	cmp	r3, #5
 8103b14:	d826      	bhi.n	8103b64 <UART_SetConfig+0x2d0>
 8103b16:	a201      	add	r2, pc, #4	@ (adr r2, 8103b1c <UART_SetConfig+0x288>)
 8103b18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8103b1c:	08103b35 	.word	0x08103b35
 8103b20:	08103b3d 	.word	0x08103b3d
 8103b24:	08103b45 	.word	0x08103b45
 8103b28:	08103b4d 	.word	0x08103b4d
 8103b2c:	08103b55 	.word	0x08103b55
 8103b30:	08103b5d 	.word	0x08103b5d
 8103b34:	2300      	movs	r3, #0
 8103b36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103b3a:	e17e      	b.n	8103e3a <UART_SetConfig+0x5a6>
 8103b3c:	2304      	movs	r3, #4
 8103b3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103b42:	e17a      	b.n	8103e3a <UART_SetConfig+0x5a6>
 8103b44:	2308      	movs	r3, #8
 8103b46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103b4a:	e176      	b.n	8103e3a <UART_SetConfig+0x5a6>
 8103b4c:	2310      	movs	r3, #16
 8103b4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103b52:	e172      	b.n	8103e3a <UART_SetConfig+0x5a6>
 8103b54:	2320      	movs	r3, #32
 8103b56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103b5a:	e16e      	b.n	8103e3a <UART_SetConfig+0x5a6>
 8103b5c:	2340      	movs	r3, #64	@ 0x40
 8103b5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103b62:	e16a      	b.n	8103e3a <UART_SetConfig+0x5a6>
 8103b64:	2380      	movs	r3, #128	@ 0x80
 8103b66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103b6a:	e166      	b.n	8103e3a <UART_SetConfig+0x5a6>
 8103b6c:	697b      	ldr	r3, [r7, #20]
 8103b6e:	681b      	ldr	r3, [r3, #0]
 8103b70:	4a18      	ldr	r2, [pc, #96]	@ (8103bd4 <UART_SetConfig+0x340>)
 8103b72:	4293      	cmp	r3, r2
 8103b74:	d140      	bne.n	8103bf8 <UART_SetConfig+0x364>
 8103b76:	4b13      	ldr	r3, [pc, #76]	@ (8103bc4 <UART_SetConfig+0x330>)
 8103b78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8103b7a:	f003 0307 	and.w	r3, r3, #7
 8103b7e:	2b05      	cmp	r3, #5
 8103b80:	d836      	bhi.n	8103bf0 <UART_SetConfig+0x35c>
 8103b82:	a201      	add	r2, pc, #4	@ (adr r2, 8103b88 <UART_SetConfig+0x2f4>)
 8103b84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8103b88:	08103ba1 	.word	0x08103ba1
 8103b8c:	08103ba9 	.word	0x08103ba9
 8103b90:	08103bb1 	.word	0x08103bb1
 8103b94:	08103bd9 	.word	0x08103bd9
 8103b98:	08103be1 	.word	0x08103be1
 8103b9c:	08103be9 	.word	0x08103be9
 8103ba0:	2300      	movs	r3, #0
 8103ba2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103ba6:	e148      	b.n	8103e3a <UART_SetConfig+0x5a6>
 8103ba8:	2304      	movs	r3, #4
 8103baa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103bae:	e144      	b.n	8103e3a <UART_SetConfig+0x5a6>
 8103bb0:	2308      	movs	r3, #8
 8103bb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103bb6:	e140      	b.n	8103e3a <UART_SetConfig+0x5a6>
 8103bb8:	cfff69f3 	.word	0xcfff69f3
 8103bbc:	58000c00 	.word	0x58000c00
 8103bc0:	40011000 	.word	0x40011000
 8103bc4:	58024400 	.word	0x58024400
 8103bc8:	40004400 	.word	0x40004400
 8103bcc:	40004800 	.word	0x40004800
 8103bd0:	40004c00 	.word	0x40004c00
 8103bd4:	40005000 	.word	0x40005000
 8103bd8:	2310      	movs	r3, #16
 8103bda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103bde:	e12c      	b.n	8103e3a <UART_SetConfig+0x5a6>
 8103be0:	2320      	movs	r3, #32
 8103be2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103be6:	e128      	b.n	8103e3a <UART_SetConfig+0x5a6>
 8103be8:	2340      	movs	r3, #64	@ 0x40
 8103bea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103bee:	e124      	b.n	8103e3a <UART_SetConfig+0x5a6>
 8103bf0:	2380      	movs	r3, #128	@ 0x80
 8103bf2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103bf6:	e120      	b.n	8103e3a <UART_SetConfig+0x5a6>
 8103bf8:	697b      	ldr	r3, [r7, #20]
 8103bfa:	681b      	ldr	r3, [r3, #0]
 8103bfc:	4acb      	ldr	r2, [pc, #812]	@ (8103f2c <UART_SetConfig+0x698>)
 8103bfe:	4293      	cmp	r3, r2
 8103c00:	d176      	bne.n	8103cf0 <UART_SetConfig+0x45c>
 8103c02:	4bcb      	ldr	r3, [pc, #812]	@ (8103f30 <UART_SetConfig+0x69c>)
 8103c04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8103c06:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8103c0a:	2b28      	cmp	r3, #40	@ 0x28
 8103c0c:	d86c      	bhi.n	8103ce8 <UART_SetConfig+0x454>
 8103c0e:	a201      	add	r2, pc, #4	@ (adr r2, 8103c14 <UART_SetConfig+0x380>)
 8103c10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8103c14:	08103cb9 	.word	0x08103cb9
 8103c18:	08103ce9 	.word	0x08103ce9
 8103c1c:	08103ce9 	.word	0x08103ce9
 8103c20:	08103ce9 	.word	0x08103ce9
 8103c24:	08103ce9 	.word	0x08103ce9
 8103c28:	08103ce9 	.word	0x08103ce9
 8103c2c:	08103ce9 	.word	0x08103ce9
 8103c30:	08103ce9 	.word	0x08103ce9
 8103c34:	08103cc1 	.word	0x08103cc1
 8103c38:	08103ce9 	.word	0x08103ce9
 8103c3c:	08103ce9 	.word	0x08103ce9
 8103c40:	08103ce9 	.word	0x08103ce9
 8103c44:	08103ce9 	.word	0x08103ce9
 8103c48:	08103ce9 	.word	0x08103ce9
 8103c4c:	08103ce9 	.word	0x08103ce9
 8103c50:	08103ce9 	.word	0x08103ce9
 8103c54:	08103cc9 	.word	0x08103cc9
 8103c58:	08103ce9 	.word	0x08103ce9
 8103c5c:	08103ce9 	.word	0x08103ce9
 8103c60:	08103ce9 	.word	0x08103ce9
 8103c64:	08103ce9 	.word	0x08103ce9
 8103c68:	08103ce9 	.word	0x08103ce9
 8103c6c:	08103ce9 	.word	0x08103ce9
 8103c70:	08103ce9 	.word	0x08103ce9
 8103c74:	08103cd1 	.word	0x08103cd1
 8103c78:	08103ce9 	.word	0x08103ce9
 8103c7c:	08103ce9 	.word	0x08103ce9
 8103c80:	08103ce9 	.word	0x08103ce9
 8103c84:	08103ce9 	.word	0x08103ce9
 8103c88:	08103ce9 	.word	0x08103ce9
 8103c8c:	08103ce9 	.word	0x08103ce9
 8103c90:	08103ce9 	.word	0x08103ce9
 8103c94:	08103cd9 	.word	0x08103cd9
 8103c98:	08103ce9 	.word	0x08103ce9
 8103c9c:	08103ce9 	.word	0x08103ce9
 8103ca0:	08103ce9 	.word	0x08103ce9
 8103ca4:	08103ce9 	.word	0x08103ce9
 8103ca8:	08103ce9 	.word	0x08103ce9
 8103cac:	08103ce9 	.word	0x08103ce9
 8103cb0:	08103ce9 	.word	0x08103ce9
 8103cb4:	08103ce1 	.word	0x08103ce1
 8103cb8:	2301      	movs	r3, #1
 8103cba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103cbe:	e0bc      	b.n	8103e3a <UART_SetConfig+0x5a6>
 8103cc0:	2304      	movs	r3, #4
 8103cc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103cc6:	e0b8      	b.n	8103e3a <UART_SetConfig+0x5a6>
 8103cc8:	2308      	movs	r3, #8
 8103cca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103cce:	e0b4      	b.n	8103e3a <UART_SetConfig+0x5a6>
 8103cd0:	2310      	movs	r3, #16
 8103cd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103cd6:	e0b0      	b.n	8103e3a <UART_SetConfig+0x5a6>
 8103cd8:	2320      	movs	r3, #32
 8103cda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103cde:	e0ac      	b.n	8103e3a <UART_SetConfig+0x5a6>
 8103ce0:	2340      	movs	r3, #64	@ 0x40
 8103ce2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103ce6:	e0a8      	b.n	8103e3a <UART_SetConfig+0x5a6>
 8103ce8:	2380      	movs	r3, #128	@ 0x80
 8103cea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103cee:	e0a4      	b.n	8103e3a <UART_SetConfig+0x5a6>
 8103cf0:	697b      	ldr	r3, [r7, #20]
 8103cf2:	681b      	ldr	r3, [r3, #0]
 8103cf4:	4a8f      	ldr	r2, [pc, #572]	@ (8103f34 <UART_SetConfig+0x6a0>)
 8103cf6:	4293      	cmp	r3, r2
 8103cf8:	d130      	bne.n	8103d5c <UART_SetConfig+0x4c8>
 8103cfa:	4b8d      	ldr	r3, [pc, #564]	@ (8103f30 <UART_SetConfig+0x69c>)
 8103cfc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8103cfe:	f003 0307 	and.w	r3, r3, #7
 8103d02:	2b05      	cmp	r3, #5
 8103d04:	d826      	bhi.n	8103d54 <UART_SetConfig+0x4c0>
 8103d06:	a201      	add	r2, pc, #4	@ (adr r2, 8103d0c <UART_SetConfig+0x478>)
 8103d08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8103d0c:	08103d25 	.word	0x08103d25
 8103d10:	08103d2d 	.word	0x08103d2d
 8103d14:	08103d35 	.word	0x08103d35
 8103d18:	08103d3d 	.word	0x08103d3d
 8103d1c:	08103d45 	.word	0x08103d45
 8103d20:	08103d4d 	.word	0x08103d4d
 8103d24:	2300      	movs	r3, #0
 8103d26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103d2a:	e086      	b.n	8103e3a <UART_SetConfig+0x5a6>
 8103d2c:	2304      	movs	r3, #4
 8103d2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103d32:	e082      	b.n	8103e3a <UART_SetConfig+0x5a6>
 8103d34:	2308      	movs	r3, #8
 8103d36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103d3a:	e07e      	b.n	8103e3a <UART_SetConfig+0x5a6>
 8103d3c:	2310      	movs	r3, #16
 8103d3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103d42:	e07a      	b.n	8103e3a <UART_SetConfig+0x5a6>
 8103d44:	2320      	movs	r3, #32
 8103d46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103d4a:	e076      	b.n	8103e3a <UART_SetConfig+0x5a6>
 8103d4c:	2340      	movs	r3, #64	@ 0x40
 8103d4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103d52:	e072      	b.n	8103e3a <UART_SetConfig+0x5a6>
 8103d54:	2380      	movs	r3, #128	@ 0x80
 8103d56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103d5a:	e06e      	b.n	8103e3a <UART_SetConfig+0x5a6>
 8103d5c:	697b      	ldr	r3, [r7, #20]
 8103d5e:	681b      	ldr	r3, [r3, #0]
 8103d60:	4a75      	ldr	r2, [pc, #468]	@ (8103f38 <UART_SetConfig+0x6a4>)
 8103d62:	4293      	cmp	r3, r2
 8103d64:	d130      	bne.n	8103dc8 <UART_SetConfig+0x534>
 8103d66:	4b72      	ldr	r3, [pc, #456]	@ (8103f30 <UART_SetConfig+0x69c>)
 8103d68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8103d6a:	f003 0307 	and.w	r3, r3, #7
 8103d6e:	2b05      	cmp	r3, #5
 8103d70:	d826      	bhi.n	8103dc0 <UART_SetConfig+0x52c>
 8103d72:	a201      	add	r2, pc, #4	@ (adr r2, 8103d78 <UART_SetConfig+0x4e4>)
 8103d74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8103d78:	08103d91 	.word	0x08103d91
 8103d7c:	08103d99 	.word	0x08103d99
 8103d80:	08103da1 	.word	0x08103da1
 8103d84:	08103da9 	.word	0x08103da9
 8103d88:	08103db1 	.word	0x08103db1
 8103d8c:	08103db9 	.word	0x08103db9
 8103d90:	2300      	movs	r3, #0
 8103d92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103d96:	e050      	b.n	8103e3a <UART_SetConfig+0x5a6>
 8103d98:	2304      	movs	r3, #4
 8103d9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103d9e:	e04c      	b.n	8103e3a <UART_SetConfig+0x5a6>
 8103da0:	2308      	movs	r3, #8
 8103da2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103da6:	e048      	b.n	8103e3a <UART_SetConfig+0x5a6>
 8103da8:	2310      	movs	r3, #16
 8103daa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103dae:	e044      	b.n	8103e3a <UART_SetConfig+0x5a6>
 8103db0:	2320      	movs	r3, #32
 8103db2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103db6:	e040      	b.n	8103e3a <UART_SetConfig+0x5a6>
 8103db8:	2340      	movs	r3, #64	@ 0x40
 8103dba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103dbe:	e03c      	b.n	8103e3a <UART_SetConfig+0x5a6>
 8103dc0:	2380      	movs	r3, #128	@ 0x80
 8103dc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103dc6:	e038      	b.n	8103e3a <UART_SetConfig+0x5a6>
 8103dc8:	697b      	ldr	r3, [r7, #20]
 8103dca:	681b      	ldr	r3, [r3, #0]
 8103dcc:	4a5b      	ldr	r2, [pc, #364]	@ (8103f3c <UART_SetConfig+0x6a8>)
 8103dce:	4293      	cmp	r3, r2
 8103dd0:	d130      	bne.n	8103e34 <UART_SetConfig+0x5a0>
 8103dd2:	4b57      	ldr	r3, [pc, #348]	@ (8103f30 <UART_SetConfig+0x69c>)
 8103dd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8103dd6:	f003 0307 	and.w	r3, r3, #7
 8103dda:	2b05      	cmp	r3, #5
 8103ddc:	d826      	bhi.n	8103e2c <UART_SetConfig+0x598>
 8103dde:	a201      	add	r2, pc, #4	@ (adr r2, 8103de4 <UART_SetConfig+0x550>)
 8103de0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8103de4:	08103dfd 	.word	0x08103dfd
 8103de8:	08103e05 	.word	0x08103e05
 8103dec:	08103e0d 	.word	0x08103e0d
 8103df0:	08103e15 	.word	0x08103e15
 8103df4:	08103e1d 	.word	0x08103e1d
 8103df8:	08103e25 	.word	0x08103e25
 8103dfc:	2302      	movs	r3, #2
 8103dfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103e02:	e01a      	b.n	8103e3a <UART_SetConfig+0x5a6>
 8103e04:	2304      	movs	r3, #4
 8103e06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103e0a:	e016      	b.n	8103e3a <UART_SetConfig+0x5a6>
 8103e0c:	2308      	movs	r3, #8
 8103e0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103e12:	e012      	b.n	8103e3a <UART_SetConfig+0x5a6>
 8103e14:	2310      	movs	r3, #16
 8103e16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103e1a:	e00e      	b.n	8103e3a <UART_SetConfig+0x5a6>
 8103e1c:	2320      	movs	r3, #32
 8103e1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103e22:	e00a      	b.n	8103e3a <UART_SetConfig+0x5a6>
 8103e24:	2340      	movs	r3, #64	@ 0x40
 8103e26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103e2a:	e006      	b.n	8103e3a <UART_SetConfig+0x5a6>
 8103e2c:	2380      	movs	r3, #128	@ 0x80
 8103e2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8103e32:	e002      	b.n	8103e3a <UART_SetConfig+0x5a6>
 8103e34:	2380      	movs	r3, #128	@ 0x80
 8103e36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8103e3a:	697b      	ldr	r3, [r7, #20]
 8103e3c:	681b      	ldr	r3, [r3, #0]
 8103e3e:	4a3f      	ldr	r2, [pc, #252]	@ (8103f3c <UART_SetConfig+0x6a8>)
 8103e40:	4293      	cmp	r3, r2
 8103e42:	f040 80f8 	bne.w	8104036 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8103e46:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8103e4a:	2b20      	cmp	r3, #32
 8103e4c:	dc46      	bgt.n	8103edc <UART_SetConfig+0x648>
 8103e4e:	2b02      	cmp	r3, #2
 8103e50:	f2c0 8082 	blt.w	8103f58 <UART_SetConfig+0x6c4>
 8103e54:	3b02      	subs	r3, #2
 8103e56:	2b1e      	cmp	r3, #30
 8103e58:	d87e      	bhi.n	8103f58 <UART_SetConfig+0x6c4>
 8103e5a:	a201      	add	r2, pc, #4	@ (adr r2, 8103e60 <UART_SetConfig+0x5cc>)
 8103e5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8103e60:	08103ee3 	.word	0x08103ee3
 8103e64:	08103f59 	.word	0x08103f59
 8103e68:	08103eeb 	.word	0x08103eeb
 8103e6c:	08103f59 	.word	0x08103f59
 8103e70:	08103f59 	.word	0x08103f59
 8103e74:	08103f59 	.word	0x08103f59
 8103e78:	08103efb 	.word	0x08103efb
 8103e7c:	08103f59 	.word	0x08103f59
 8103e80:	08103f59 	.word	0x08103f59
 8103e84:	08103f59 	.word	0x08103f59
 8103e88:	08103f59 	.word	0x08103f59
 8103e8c:	08103f59 	.word	0x08103f59
 8103e90:	08103f59 	.word	0x08103f59
 8103e94:	08103f59 	.word	0x08103f59
 8103e98:	08103f0b 	.word	0x08103f0b
 8103e9c:	08103f59 	.word	0x08103f59
 8103ea0:	08103f59 	.word	0x08103f59
 8103ea4:	08103f59 	.word	0x08103f59
 8103ea8:	08103f59 	.word	0x08103f59
 8103eac:	08103f59 	.word	0x08103f59
 8103eb0:	08103f59 	.word	0x08103f59
 8103eb4:	08103f59 	.word	0x08103f59
 8103eb8:	08103f59 	.word	0x08103f59
 8103ebc:	08103f59 	.word	0x08103f59
 8103ec0:	08103f59 	.word	0x08103f59
 8103ec4:	08103f59 	.word	0x08103f59
 8103ec8:	08103f59 	.word	0x08103f59
 8103ecc:	08103f59 	.word	0x08103f59
 8103ed0:	08103f59 	.word	0x08103f59
 8103ed4:	08103f59 	.word	0x08103f59
 8103ed8:	08103f4b 	.word	0x08103f4b
 8103edc:	2b40      	cmp	r3, #64	@ 0x40
 8103ede:	d037      	beq.n	8103f50 <UART_SetConfig+0x6bc>
 8103ee0:	e03a      	b.n	8103f58 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8103ee2:	f7fe ff6d 	bl	8102dc0 <HAL_RCCEx_GetD3PCLK1Freq>
 8103ee6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8103ee8:	e03c      	b.n	8103f64 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8103eea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8103eee:	4618      	mov	r0, r3
 8103ef0:	f7fe ff7c 	bl	8102dec <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8103ef4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8103ef6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8103ef8:	e034      	b.n	8103f64 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8103efa:	f107 0318 	add.w	r3, r7, #24
 8103efe:	4618      	mov	r0, r3
 8103f00:	f7ff f8c8 	bl	8103094 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8103f04:	69fb      	ldr	r3, [r7, #28]
 8103f06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8103f08:	e02c      	b.n	8103f64 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8103f0a:	4b09      	ldr	r3, [pc, #36]	@ (8103f30 <UART_SetConfig+0x69c>)
 8103f0c:	681b      	ldr	r3, [r3, #0]
 8103f0e:	f003 0320 	and.w	r3, r3, #32
 8103f12:	2b00      	cmp	r3, #0
 8103f14:	d016      	beq.n	8103f44 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8103f16:	4b06      	ldr	r3, [pc, #24]	@ (8103f30 <UART_SetConfig+0x69c>)
 8103f18:	681b      	ldr	r3, [r3, #0]
 8103f1a:	08db      	lsrs	r3, r3, #3
 8103f1c:	f003 0303 	and.w	r3, r3, #3
 8103f20:	4a07      	ldr	r2, [pc, #28]	@ (8103f40 <UART_SetConfig+0x6ac>)
 8103f22:	fa22 f303 	lsr.w	r3, r2, r3
 8103f26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8103f28:	e01c      	b.n	8103f64 <UART_SetConfig+0x6d0>
 8103f2a:	bf00      	nop
 8103f2c:	40011400 	.word	0x40011400
 8103f30:	58024400 	.word	0x58024400
 8103f34:	40007800 	.word	0x40007800
 8103f38:	40007c00 	.word	0x40007c00
 8103f3c:	58000c00 	.word	0x58000c00
 8103f40:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8103f44:	4b9d      	ldr	r3, [pc, #628]	@ (81041bc <UART_SetConfig+0x928>)
 8103f46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8103f48:	e00c      	b.n	8103f64 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8103f4a:	4b9d      	ldr	r3, [pc, #628]	@ (81041c0 <UART_SetConfig+0x92c>)
 8103f4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8103f4e:	e009      	b.n	8103f64 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8103f50:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8103f54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8103f56:	e005      	b.n	8103f64 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8103f58:	2300      	movs	r3, #0
 8103f5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8103f5c:	2301      	movs	r3, #1
 8103f5e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8103f62:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8103f64:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8103f66:	2b00      	cmp	r3, #0
 8103f68:	f000 81de 	beq.w	8104328 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8103f6c:	697b      	ldr	r3, [r7, #20]
 8103f6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8103f70:	4a94      	ldr	r2, [pc, #592]	@ (81041c4 <UART_SetConfig+0x930>)
 8103f72:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8103f76:	461a      	mov	r2, r3
 8103f78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8103f7a:	fbb3 f3f2 	udiv	r3, r3, r2
 8103f7e:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8103f80:	697b      	ldr	r3, [r7, #20]
 8103f82:	685a      	ldr	r2, [r3, #4]
 8103f84:	4613      	mov	r3, r2
 8103f86:	005b      	lsls	r3, r3, #1
 8103f88:	4413      	add	r3, r2
 8103f8a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8103f8c:	429a      	cmp	r2, r3
 8103f8e:	d305      	bcc.n	8103f9c <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8103f90:	697b      	ldr	r3, [r7, #20]
 8103f92:	685b      	ldr	r3, [r3, #4]
 8103f94:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8103f96:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8103f98:	429a      	cmp	r2, r3
 8103f9a:	d903      	bls.n	8103fa4 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8103f9c:	2301      	movs	r3, #1
 8103f9e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8103fa2:	e1c1      	b.n	8104328 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8103fa4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8103fa6:	2200      	movs	r2, #0
 8103fa8:	60bb      	str	r3, [r7, #8]
 8103faa:	60fa      	str	r2, [r7, #12]
 8103fac:	697b      	ldr	r3, [r7, #20]
 8103fae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8103fb0:	4a84      	ldr	r2, [pc, #528]	@ (81041c4 <UART_SetConfig+0x930>)
 8103fb2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8103fb6:	b29b      	uxth	r3, r3
 8103fb8:	2200      	movs	r2, #0
 8103fba:	603b      	str	r3, [r7, #0]
 8103fbc:	607a      	str	r2, [r7, #4]
 8103fbe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8103fc2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8103fc6:	f7fc f987 	bl	81002d8 <__aeabi_uldivmod>
 8103fca:	4602      	mov	r2, r0
 8103fcc:	460b      	mov	r3, r1
 8103fce:	4610      	mov	r0, r2
 8103fd0:	4619      	mov	r1, r3
 8103fd2:	f04f 0200 	mov.w	r2, #0
 8103fd6:	f04f 0300 	mov.w	r3, #0
 8103fda:	020b      	lsls	r3, r1, #8
 8103fdc:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8103fe0:	0202      	lsls	r2, r0, #8
 8103fe2:	6979      	ldr	r1, [r7, #20]
 8103fe4:	6849      	ldr	r1, [r1, #4]
 8103fe6:	0849      	lsrs	r1, r1, #1
 8103fe8:	2000      	movs	r0, #0
 8103fea:	460c      	mov	r4, r1
 8103fec:	4605      	mov	r5, r0
 8103fee:	eb12 0804 	adds.w	r8, r2, r4
 8103ff2:	eb43 0905 	adc.w	r9, r3, r5
 8103ff6:	697b      	ldr	r3, [r7, #20]
 8103ff8:	685b      	ldr	r3, [r3, #4]
 8103ffa:	2200      	movs	r2, #0
 8103ffc:	469a      	mov	sl, r3
 8103ffe:	4693      	mov	fp, r2
 8104000:	4652      	mov	r2, sl
 8104002:	465b      	mov	r3, fp
 8104004:	4640      	mov	r0, r8
 8104006:	4649      	mov	r1, r9
 8104008:	f7fc f966 	bl	81002d8 <__aeabi_uldivmod>
 810400c:	4602      	mov	r2, r0
 810400e:	460b      	mov	r3, r1
 8104010:	4613      	mov	r3, r2
 8104012:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8104014:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104016:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 810401a:	d308      	bcc.n	810402e <UART_SetConfig+0x79a>
 810401c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810401e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8104022:	d204      	bcs.n	810402e <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8104024:	697b      	ldr	r3, [r7, #20]
 8104026:	681b      	ldr	r3, [r3, #0]
 8104028:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 810402a:	60da      	str	r2, [r3, #12]
 810402c:	e17c      	b.n	8104328 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 810402e:	2301      	movs	r3, #1
 8104030:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8104034:	e178      	b.n	8104328 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8104036:	697b      	ldr	r3, [r7, #20]
 8104038:	69db      	ldr	r3, [r3, #28]
 810403a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 810403e:	f040 80c5 	bne.w	81041cc <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8104042:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8104046:	2b20      	cmp	r3, #32
 8104048:	dc48      	bgt.n	81040dc <UART_SetConfig+0x848>
 810404a:	2b00      	cmp	r3, #0
 810404c:	db7b      	blt.n	8104146 <UART_SetConfig+0x8b2>
 810404e:	2b20      	cmp	r3, #32
 8104050:	d879      	bhi.n	8104146 <UART_SetConfig+0x8b2>
 8104052:	a201      	add	r2, pc, #4	@ (adr r2, 8104058 <UART_SetConfig+0x7c4>)
 8104054:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104058:	081040e3 	.word	0x081040e3
 810405c:	081040eb 	.word	0x081040eb
 8104060:	08104147 	.word	0x08104147
 8104064:	08104147 	.word	0x08104147
 8104068:	081040f3 	.word	0x081040f3
 810406c:	08104147 	.word	0x08104147
 8104070:	08104147 	.word	0x08104147
 8104074:	08104147 	.word	0x08104147
 8104078:	08104103 	.word	0x08104103
 810407c:	08104147 	.word	0x08104147
 8104080:	08104147 	.word	0x08104147
 8104084:	08104147 	.word	0x08104147
 8104088:	08104147 	.word	0x08104147
 810408c:	08104147 	.word	0x08104147
 8104090:	08104147 	.word	0x08104147
 8104094:	08104147 	.word	0x08104147
 8104098:	08104113 	.word	0x08104113
 810409c:	08104147 	.word	0x08104147
 81040a0:	08104147 	.word	0x08104147
 81040a4:	08104147 	.word	0x08104147
 81040a8:	08104147 	.word	0x08104147
 81040ac:	08104147 	.word	0x08104147
 81040b0:	08104147 	.word	0x08104147
 81040b4:	08104147 	.word	0x08104147
 81040b8:	08104147 	.word	0x08104147
 81040bc:	08104147 	.word	0x08104147
 81040c0:	08104147 	.word	0x08104147
 81040c4:	08104147 	.word	0x08104147
 81040c8:	08104147 	.word	0x08104147
 81040cc:	08104147 	.word	0x08104147
 81040d0:	08104147 	.word	0x08104147
 81040d4:	08104147 	.word	0x08104147
 81040d8:	08104139 	.word	0x08104139
 81040dc:	2b40      	cmp	r3, #64	@ 0x40
 81040de:	d02e      	beq.n	810413e <UART_SetConfig+0x8aa>
 81040e0:	e031      	b.n	8104146 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 81040e2:	f7fd fc37 	bl	8101954 <HAL_RCC_GetPCLK1Freq>
 81040e6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 81040e8:	e033      	b.n	8104152 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 81040ea:	f7fd fc49 	bl	8101980 <HAL_RCC_GetPCLK2Freq>
 81040ee:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 81040f0:	e02f      	b.n	8104152 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81040f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 81040f6:	4618      	mov	r0, r3
 81040f8:	f7fe fe78 	bl	8102dec <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 81040fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81040fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104100:	e027      	b.n	8104152 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8104102:	f107 0318 	add.w	r3, r7, #24
 8104106:	4618      	mov	r0, r3
 8104108:	f7fe ffc4 	bl	8103094 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 810410c:	69fb      	ldr	r3, [r7, #28]
 810410e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104110:	e01f      	b.n	8104152 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8104112:	4b2d      	ldr	r3, [pc, #180]	@ (81041c8 <UART_SetConfig+0x934>)
 8104114:	681b      	ldr	r3, [r3, #0]
 8104116:	f003 0320 	and.w	r3, r3, #32
 810411a:	2b00      	cmp	r3, #0
 810411c:	d009      	beq.n	8104132 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 810411e:	4b2a      	ldr	r3, [pc, #168]	@ (81041c8 <UART_SetConfig+0x934>)
 8104120:	681b      	ldr	r3, [r3, #0]
 8104122:	08db      	lsrs	r3, r3, #3
 8104124:	f003 0303 	and.w	r3, r3, #3
 8104128:	4a24      	ldr	r2, [pc, #144]	@ (81041bc <UART_SetConfig+0x928>)
 810412a:	fa22 f303 	lsr.w	r3, r2, r3
 810412e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8104130:	e00f      	b.n	8104152 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8104132:	4b22      	ldr	r3, [pc, #136]	@ (81041bc <UART_SetConfig+0x928>)
 8104134:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104136:	e00c      	b.n	8104152 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8104138:	4b21      	ldr	r3, [pc, #132]	@ (81041c0 <UART_SetConfig+0x92c>)
 810413a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810413c:	e009      	b.n	8104152 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 810413e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8104142:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104144:	e005      	b.n	8104152 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8104146:	2300      	movs	r3, #0
 8104148:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 810414a:	2301      	movs	r3, #1
 810414c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8104150:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8104152:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8104154:	2b00      	cmp	r3, #0
 8104156:	f000 80e7 	beq.w	8104328 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 810415a:	697b      	ldr	r3, [r7, #20]
 810415c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 810415e:	4a19      	ldr	r2, [pc, #100]	@ (81041c4 <UART_SetConfig+0x930>)
 8104160:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8104164:	461a      	mov	r2, r3
 8104166:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8104168:	fbb3 f3f2 	udiv	r3, r3, r2
 810416c:	005a      	lsls	r2, r3, #1
 810416e:	697b      	ldr	r3, [r7, #20]
 8104170:	685b      	ldr	r3, [r3, #4]
 8104172:	085b      	lsrs	r3, r3, #1
 8104174:	441a      	add	r2, r3
 8104176:	697b      	ldr	r3, [r7, #20]
 8104178:	685b      	ldr	r3, [r3, #4]
 810417a:	fbb2 f3f3 	udiv	r3, r2, r3
 810417e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8104180:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104182:	2b0f      	cmp	r3, #15
 8104184:	d916      	bls.n	81041b4 <UART_SetConfig+0x920>
 8104186:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104188:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 810418c:	d212      	bcs.n	81041b4 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 810418e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104190:	b29b      	uxth	r3, r3
 8104192:	f023 030f 	bic.w	r3, r3, #15
 8104196:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8104198:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810419a:	085b      	lsrs	r3, r3, #1
 810419c:	b29b      	uxth	r3, r3
 810419e:	f003 0307 	and.w	r3, r3, #7
 81041a2:	b29a      	uxth	r2, r3
 81041a4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 81041a6:	4313      	orrs	r3, r2
 81041a8:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 81041aa:	697b      	ldr	r3, [r7, #20]
 81041ac:	681b      	ldr	r3, [r3, #0]
 81041ae:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 81041b0:	60da      	str	r2, [r3, #12]
 81041b2:	e0b9      	b.n	8104328 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 81041b4:	2301      	movs	r3, #1
 81041b6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 81041ba:	e0b5      	b.n	8104328 <UART_SetConfig+0xa94>
 81041bc:	03d09000 	.word	0x03d09000
 81041c0:	003d0900 	.word	0x003d0900
 81041c4:	08105034 	.word	0x08105034
 81041c8:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 81041cc:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 81041d0:	2b20      	cmp	r3, #32
 81041d2:	dc49      	bgt.n	8104268 <UART_SetConfig+0x9d4>
 81041d4:	2b00      	cmp	r3, #0
 81041d6:	db7c      	blt.n	81042d2 <UART_SetConfig+0xa3e>
 81041d8:	2b20      	cmp	r3, #32
 81041da:	d87a      	bhi.n	81042d2 <UART_SetConfig+0xa3e>
 81041dc:	a201      	add	r2, pc, #4	@ (adr r2, 81041e4 <UART_SetConfig+0x950>)
 81041de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81041e2:	bf00      	nop
 81041e4:	0810426f 	.word	0x0810426f
 81041e8:	08104277 	.word	0x08104277
 81041ec:	081042d3 	.word	0x081042d3
 81041f0:	081042d3 	.word	0x081042d3
 81041f4:	0810427f 	.word	0x0810427f
 81041f8:	081042d3 	.word	0x081042d3
 81041fc:	081042d3 	.word	0x081042d3
 8104200:	081042d3 	.word	0x081042d3
 8104204:	0810428f 	.word	0x0810428f
 8104208:	081042d3 	.word	0x081042d3
 810420c:	081042d3 	.word	0x081042d3
 8104210:	081042d3 	.word	0x081042d3
 8104214:	081042d3 	.word	0x081042d3
 8104218:	081042d3 	.word	0x081042d3
 810421c:	081042d3 	.word	0x081042d3
 8104220:	081042d3 	.word	0x081042d3
 8104224:	0810429f 	.word	0x0810429f
 8104228:	081042d3 	.word	0x081042d3
 810422c:	081042d3 	.word	0x081042d3
 8104230:	081042d3 	.word	0x081042d3
 8104234:	081042d3 	.word	0x081042d3
 8104238:	081042d3 	.word	0x081042d3
 810423c:	081042d3 	.word	0x081042d3
 8104240:	081042d3 	.word	0x081042d3
 8104244:	081042d3 	.word	0x081042d3
 8104248:	081042d3 	.word	0x081042d3
 810424c:	081042d3 	.word	0x081042d3
 8104250:	081042d3 	.word	0x081042d3
 8104254:	081042d3 	.word	0x081042d3
 8104258:	081042d3 	.word	0x081042d3
 810425c:	081042d3 	.word	0x081042d3
 8104260:	081042d3 	.word	0x081042d3
 8104264:	081042c5 	.word	0x081042c5
 8104268:	2b40      	cmp	r3, #64	@ 0x40
 810426a:	d02e      	beq.n	81042ca <UART_SetConfig+0xa36>
 810426c:	e031      	b.n	81042d2 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 810426e:	f7fd fb71 	bl	8101954 <HAL_RCC_GetPCLK1Freq>
 8104272:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8104274:	e033      	b.n	81042de <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8104276:	f7fd fb83 	bl	8101980 <HAL_RCC_GetPCLK2Freq>
 810427a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 810427c:	e02f      	b.n	81042de <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810427e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8104282:	4618      	mov	r0, r3
 8104284:	f7fe fdb2 	bl	8102dec <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8104288:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810428a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810428c:	e027      	b.n	81042de <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 810428e:	f107 0318 	add.w	r3, r7, #24
 8104292:	4618      	mov	r0, r3
 8104294:	f7fe fefe 	bl	8103094 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8104298:	69fb      	ldr	r3, [r7, #28]
 810429a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810429c:	e01f      	b.n	81042de <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 810429e:	4b2d      	ldr	r3, [pc, #180]	@ (8104354 <UART_SetConfig+0xac0>)
 81042a0:	681b      	ldr	r3, [r3, #0]
 81042a2:	f003 0320 	and.w	r3, r3, #32
 81042a6:	2b00      	cmp	r3, #0
 81042a8:	d009      	beq.n	81042be <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 81042aa:	4b2a      	ldr	r3, [pc, #168]	@ (8104354 <UART_SetConfig+0xac0>)
 81042ac:	681b      	ldr	r3, [r3, #0]
 81042ae:	08db      	lsrs	r3, r3, #3
 81042b0:	f003 0303 	and.w	r3, r3, #3
 81042b4:	4a28      	ldr	r2, [pc, #160]	@ (8104358 <UART_SetConfig+0xac4>)
 81042b6:	fa22 f303 	lsr.w	r3, r2, r3
 81042ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 81042bc:	e00f      	b.n	81042de <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 81042be:	4b26      	ldr	r3, [pc, #152]	@ (8104358 <UART_SetConfig+0xac4>)
 81042c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81042c2:	e00c      	b.n	81042de <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 81042c4:	4b25      	ldr	r3, [pc, #148]	@ (810435c <UART_SetConfig+0xac8>)
 81042c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81042c8:	e009      	b.n	81042de <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 81042ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 81042ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81042d0:	e005      	b.n	81042de <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 81042d2:	2300      	movs	r3, #0
 81042d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 81042d6:	2301      	movs	r3, #1
 81042d8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 81042dc:	bf00      	nop
    }

    if (pclk != 0U)
 81042de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 81042e0:	2b00      	cmp	r3, #0
 81042e2:	d021      	beq.n	8104328 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 81042e4:	697b      	ldr	r3, [r7, #20]
 81042e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 81042e8:	4a1d      	ldr	r2, [pc, #116]	@ (8104360 <UART_SetConfig+0xacc>)
 81042ea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 81042ee:	461a      	mov	r2, r3
 81042f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 81042f2:	fbb3 f2f2 	udiv	r2, r3, r2
 81042f6:	697b      	ldr	r3, [r7, #20]
 81042f8:	685b      	ldr	r3, [r3, #4]
 81042fa:	085b      	lsrs	r3, r3, #1
 81042fc:	441a      	add	r2, r3
 81042fe:	697b      	ldr	r3, [r7, #20]
 8104300:	685b      	ldr	r3, [r3, #4]
 8104302:	fbb2 f3f3 	udiv	r3, r2, r3
 8104306:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8104308:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810430a:	2b0f      	cmp	r3, #15
 810430c:	d909      	bls.n	8104322 <UART_SetConfig+0xa8e>
 810430e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104310:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8104314:	d205      	bcs.n	8104322 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8104316:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104318:	b29a      	uxth	r2, r3
 810431a:	697b      	ldr	r3, [r7, #20]
 810431c:	681b      	ldr	r3, [r3, #0]
 810431e:	60da      	str	r2, [r3, #12]
 8104320:	e002      	b.n	8104328 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8104322:	2301      	movs	r3, #1
 8104324:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8104328:	697b      	ldr	r3, [r7, #20]
 810432a:	2201      	movs	r2, #1
 810432c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8104330:	697b      	ldr	r3, [r7, #20]
 8104332:	2201      	movs	r2, #1
 8104334:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8104338:	697b      	ldr	r3, [r7, #20]
 810433a:	2200      	movs	r2, #0
 810433c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 810433e:	697b      	ldr	r3, [r7, #20]
 8104340:	2200      	movs	r2, #0
 8104342:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8104344:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8104348:	4618      	mov	r0, r3
 810434a:	3748      	adds	r7, #72	@ 0x48
 810434c:	46bd      	mov	sp, r7
 810434e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8104352:	bf00      	nop
 8104354:	58024400 	.word	0x58024400
 8104358:	03d09000 	.word	0x03d09000
 810435c:	003d0900 	.word	0x003d0900
 8104360:	08105034 	.word	0x08105034

08104364 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8104364:	b480      	push	{r7}
 8104366:	b083      	sub	sp, #12
 8104368:	af00      	add	r7, sp, #0
 810436a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 810436c:	687b      	ldr	r3, [r7, #4]
 810436e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8104370:	f003 0308 	and.w	r3, r3, #8
 8104374:	2b00      	cmp	r3, #0
 8104376:	d00a      	beq.n	810438e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8104378:	687b      	ldr	r3, [r7, #4]
 810437a:	681b      	ldr	r3, [r3, #0]
 810437c:	685b      	ldr	r3, [r3, #4]
 810437e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8104382:	687b      	ldr	r3, [r7, #4]
 8104384:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8104386:	687b      	ldr	r3, [r7, #4]
 8104388:	681b      	ldr	r3, [r3, #0]
 810438a:	430a      	orrs	r2, r1
 810438c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 810438e:	687b      	ldr	r3, [r7, #4]
 8104390:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8104392:	f003 0301 	and.w	r3, r3, #1
 8104396:	2b00      	cmp	r3, #0
 8104398:	d00a      	beq.n	81043b0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 810439a:	687b      	ldr	r3, [r7, #4]
 810439c:	681b      	ldr	r3, [r3, #0]
 810439e:	685b      	ldr	r3, [r3, #4]
 81043a0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 81043a4:	687b      	ldr	r3, [r7, #4]
 81043a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 81043a8:	687b      	ldr	r3, [r7, #4]
 81043aa:	681b      	ldr	r3, [r3, #0]
 81043ac:	430a      	orrs	r2, r1
 81043ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 81043b0:	687b      	ldr	r3, [r7, #4]
 81043b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81043b4:	f003 0302 	and.w	r3, r3, #2
 81043b8:	2b00      	cmp	r3, #0
 81043ba:	d00a      	beq.n	81043d2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 81043bc:	687b      	ldr	r3, [r7, #4]
 81043be:	681b      	ldr	r3, [r3, #0]
 81043c0:	685b      	ldr	r3, [r3, #4]
 81043c2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 81043c6:	687b      	ldr	r3, [r7, #4]
 81043c8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 81043ca:	687b      	ldr	r3, [r7, #4]
 81043cc:	681b      	ldr	r3, [r3, #0]
 81043ce:	430a      	orrs	r2, r1
 81043d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 81043d2:	687b      	ldr	r3, [r7, #4]
 81043d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81043d6:	f003 0304 	and.w	r3, r3, #4
 81043da:	2b00      	cmp	r3, #0
 81043dc:	d00a      	beq.n	81043f4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 81043de:	687b      	ldr	r3, [r7, #4]
 81043e0:	681b      	ldr	r3, [r3, #0]
 81043e2:	685b      	ldr	r3, [r3, #4]
 81043e4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 81043e8:	687b      	ldr	r3, [r7, #4]
 81043ea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 81043ec:	687b      	ldr	r3, [r7, #4]
 81043ee:	681b      	ldr	r3, [r3, #0]
 81043f0:	430a      	orrs	r2, r1
 81043f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 81043f4:	687b      	ldr	r3, [r7, #4]
 81043f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81043f8:	f003 0310 	and.w	r3, r3, #16
 81043fc:	2b00      	cmp	r3, #0
 81043fe:	d00a      	beq.n	8104416 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8104400:	687b      	ldr	r3, [r7, #4]
 8104402:	681b      	ldr	r3, [r3, #0]
 8104404:	689b      	ldr	r3, [r3, #8]
 8104406:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 810440a:	687b      	ldr	r3, [r7, #4]
 810440c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 810440e:	687b      	ldr	r3, [r7, #4]
 8104410:	681b      	ldr	r3, [r3, #0]
 8104412:	430a      	orrs	r2, r1
 8104414:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8104416:	687b      	ldr	r3, [r7, #4]
 8104418:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810441a:	f003 0320 	and.w	r3, r3, #32
 810441e:	2b00      	cmp	r3, #0
 8104420:	d00a      	beq.n	8104438 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8104422:	687b      	ldr	r3, [r7, #4]
 8104424:	681b      	ldr	r3, [r3, #0]
 8104426:	689b      	ldr	r3, [r3, #8]
 8104428:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 810442c:	687b      	ldr	r3, [r7, #4]
 810442e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8104430:	687b      	ldr	r3, [r7, #4]
 8104432:	681b      	ldr	r3, [r3, #0]
 8104434:	430a      	orrs	r2, r1
 8104436:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8104438:	687b      	ldr	r3, [r7, #4]
 810443a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810443c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8104440:	2b00      	cmp	r3, #0
 8104442:	d01a      	beq.n	810447a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8104444:	687b      	ldr	r3, [r7, #4]
 8104446:	681b      	ldr	r3, [r3, #0]
 8104448:	685b      	ldr	r3, [r3, #4]
 810444a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 810444e:	687b      	ldr	r3, [r7, #4]
 8104450:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8104452:	687b      	ldr	r3, [r7, #4]
 8104454:	681b      	ldr	r3, [r3, #0]
 8104456:	430a      	orrs	r2, r1
 8104458:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 810445a:	687b      	ldr	r3, [r7, #4]
 810445c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 810445e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8104462:	d10a      	bne.n	810447a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8104464:	687b      	ldr	r3, [r7, #4]
 8104466:	681b      	ldr	r3, [r3, #0]
 8104468:	685b      	ldr	r3, [r3, #4]
 810446a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 810446e:	687b      	ldr	r3, [r7, #4]
 8104470:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8104472:	687b      	ldr	r3, [r7, #4]
 8104474:	681b      	ldr	r3, [r3, #0]
 8104476:	430a      	orrs	r2, r1
 8104478:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 810447a:	687b      	ldr	r3, [r7, #4]
 810447c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810447e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8104482:	2b00      	cmp	r3, #0
 8104484:	d00a      	beq.n	810449c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8104486:	687b      	ldr	r3, [r7, #4]
 8104488:	681b      	ldr	r3, [r3, #0]
 810448a:	685b      	ldr	r3, [r3, #4]
 810448c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8104490:	687b      	ldr	r3, [r7, #4]
 8104492:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8104494:	687b      	ldr	r3, [r7, #4]
 8104496:	681b      	ldr	r3, [r3, #0]
 8104498:	430a      	orrs	r2, r1
 810449a:	605a      	str	r2, [r3, #4]
  }
}
 810449c:	bf00      	nop
 810449e:	370c      	adds	r7, #12
 81044a0:	46bd      	mov	sp, r7
 81044a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81044a6:	4770      	bx	lr

081044a8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 81044a8:	b580      	push	{r7, lr}
 81044aa:	b098      	sub	sp, #96	@ 0x60
 81044ac:	af02      	add	r7, sp, #8
 81044ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 81044b0:	687b      	ldr	r3, [r7, #4]
 81044b2:	2200      	movs	r2, #0
 81044b4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 81044b8:	f7fc fbf0 	bl	8100c9c <HAL_GetTick>
 81044bc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 81044be:	687b      	ldr	r3, [r7, #4]
 81044c0:	681b      	ldr	r3, [r3, #0]
 81044c2:	681b      	ldr	r3, [r3, #0]
 81044c4:	f003 0308 	and.w	r3, r3, #8
 81044c8:	2b08      	cmp	r3, #8
 81044ca:	d12f      	bne.n	810452c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 81044cc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 81044d0:	9300      	str	r3, [sp, #0]
 81044d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 81044d4:	2200      	movs	r2, #0
 81044d6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 81044da:	6878      	ldr	r0, [r7, #4]
 81044dc:	f000 f88e 	bl	81045fc <UART_WaitOnFlagUntilTimeout>
 81044e0:	4603      	mov	r3, r0
 81044e2:	2b00      	cmp	r3, #0
 81044e4:	d022      	beq.n	810452c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 81044e6:	687b      	ldr	r3, [r7, #4]
 81044e8:	681b      	ldr	r3, [r3, #0]
 81044ea:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81044ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81044ee:	e853 3f00 	ldrex	r3, [r3]
 81044f2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 81044f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 81044f6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 81044fa:	653b      	str	r3, [r7, #80]	@ 0x50
 81044fc:	687b      	ldr	r3, [r7, #4]
 81044fe:	681b      	ldr	r3, [r3, #0]
 8104500:	461a      	mov	r2, r3
 8104502:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8104504:	647b      	str	r3, [r7, #68]	@ 0x44
 8104506:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8104508:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 810450a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 810450c:	e841 2300 	strex	r3, r2, [r1]
 8104510:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8104512:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8104514:	2b00      	cmp	r3, #0
 8104516:	d1e6      	bne.n	81044e6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8104518:	687b      	ldr	r3, [r7, #4]
 810451a:	2220      	movs	r2, #32
 810451c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8104520:	687b      	ldr	r3, [r7, #4]
 8104522:	2200      	movs	r2, #0
 8104524:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8104528:	2303      	movs	r3, #3
 810452a:	e063      	b.n	81045f4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 810452c:	687b      	ldr	r3, [r7, #4]
 810452e:	681b      	ldr	r3, [r3, #0]
 8104530:	681b      	ldr	r3, [r3, #0]
 8104532:	f003 0304 	and.w	r3, r3, #4
 8104536:	2b04      	cmp	r3, #4
 8104538:	d149      	bne.n	81045ce <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 810453a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 810453e:	9300      	str	r3, [sp, #0]
 8104540:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8104542:	2200      	movs	r2, #0
 8104544:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8104548:	6878      	ldr	r0, [r7, #4]
 810454a:	f000 f857 	bl	81045fc <UART_WaitOnFlagUntilTimeout>
 810454e:	4603      	mov	r3, r0
 8104550:	2b00      	cmp	r3, #0
 8104552:	d03c      	beq.n	81045ce <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8104554:	687b      	ldr	r3, [r7, #4]
 8104556:	681b      	ldr	r3, [r3, #0]
 8104558:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810455a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 810455c:	e853 3f00 	ldrex	r3, [r3]
 8104560:	623b      	str	r3, [r7, #32]
   return(result);
 8104562:	6a3b      	ldr	r3, [r7, #32]
 8104564:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8104568:	64fb      	str	r3, [r7, #76]	@ 0x4c
 810456a:	687b      	ldr	r3, [r7, #4]
 810456c:	681b      	ldr	r3, [r3, #0]
 810456e:	461a      	mov	r2, r3
 8104570:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8104572:	633b      	str	r3, [r7, #48]	@ 0x30
 8104574:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8104576:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8104578:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 810457a:	e841 2300 	strex	r3, r2, [r1]
 810457e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8104580:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8104582:	2b00      	cmp	r3, #0
 8104584:	d1e6      	bne.n	8104554 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8104586:	687b      	ldr	r3, [r7, #4]
 8104588:	681b      	ldr	r3, [r3, #0]
 810458a:	3308      	adds	r3, #8
 810458c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810458e:	693b      	ldr	r3, [r7, #16]
 8104590:	e853 3f00 	ldrex	r3, [r3]
 8104594:	60fb      	str	r3, [r7, #12]
   return(result);
 8104596:	68fb      	ldr	r3, [r7, #12]
 8104598:	f023 0301 	bic.w	r3, r3, #1
 810459c:	64bb      	str	r3, [r7, #72]	@ 0x48
 810459e:	687b      	ldr	r3, [r7, #4]
 81045a0:	681b      	ldr	r3, [r3, #0]
 81045a2:	3308      	adds	r3, #8
 81045a4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 81045a6:	61fa      	str	r2, [r7, #28]
 81045a8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81045aa:	69b9      	ldr	r1, [r7, #24]
 81045ac:	69fa      	ldr	r2, [r7, #28]
 81045ae:	e841 2300 	strex	r3, r2, [r1]
 81045b2:	617b      	str	r3, [r7, #20]
   return(result);
 81045b4:	697b      	ldr	r3, [r7, #20]
 81045b6:	2b00      	cmp	r3, #0
 81045b8:	d1e5      	bne.n	8104586 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 81045ba:	687b      	ldr	r3, [r7, #4]
 81045bc:	2220      	movs	r2, #32
 81045be:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 81045c2:	687b      	ldr	r3, [r7, #4]
 81045c4:	2200      	movs	r2, #0
 81045c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 81045ca:	2303      	movs	r3, #3
 81045cc:	e012      	b.n	81045f4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 81045ce:	687b      	ldr	r3, [r7, #4]
 81045d0:	2220      	movs	r2, #32
 81045d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 81045d6:	687b      	ldr	r3, [r7, #4]
 81045d8:	2220      	movs	r2, #32
 81045da:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 81045de:	687b      	ldr	r3, [r7, #4]
 81045e0:	2200      	movs	r2, #0
 81045e2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 81045e4:	687b      	ldr	r3, [r7, #4]
 81045e6:	2200      	movs	r2, #0
 81045e8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 81045ea:	687b      	ldr	r3, [r7, #4]
 81045ec:	2200      	movs	r2, #0
 81045ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 81045f2:	2300      	movs	r3, #0
}
 81045f4:	4618      	mov	r0, r3
 81045f6:	3758      	adds	r7, #88	@ 0x58
 81045f8:	46bd      	mov	sp, r7
 81045fa:	bd80      	pop	{r7, pc}

081045fc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 81045fc:	b580      	push	{r7, lr}
 81045fe:	b084      	sub	sp, #16
 8104600:	af00      	add	r7, sp, #0
 8104602:	60f8      	str	r0, [r7, #12]
 8104604:	60b9      	str	r1, [r7, #8]
 8104606:	603b      	str	r3, [r7, #0]
 8104608:	4613      	mov	r3, r2
 810460a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 810460c:	e04f      	b.n	81046ae <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 810460e:	69bb      	ldr	r3, [r7, #24]
 8104610:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8104614:	d04b      	beq.n	81046ae <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8104616:	f7fc fb41 	bl	8100c9c <HAL_GetTick>
 810461a:	4602      	mov	r2, r0
 810461c:	683b      	ldr	r3, [r7, #0]
 810461e:	1ad3      	subs	r3, r2, r3
 8104620:	69ba      	ldr	r2, [r7, #24]
 8104622:	429a      	cmp	r2, r3
 8104624:	d302      	bcc.n	810462c <UART_WaitOnFlagUntilTimeout+0x30>
 8104626:	69bb      	ldr	r3, [r7, #24]
 8104628:	2b00      	cmp	r3, #0
 810462a:	d101      	bne.n	8104630 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 810462c:	2303      	movs	r3, #3
 810462e:	e04e      	b.n	81046ce <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8104630:	68fb      	ldr	r3, [r7, #12]
 8104632:	681b      	ldr	r3, [r3, #0]
 8104634:	681b      	ldr	r3, [r3, #0]
 8104636:	f003 0304 	and.w	r3, r3, #4
 810463a:	2b00      	cmp	r3, #0
 810463c:	d037      	beq.n	81046ae <UART_WaitOnFlagUntilTimeout+0xb2>
 810463e:	68bb      	ldr	r3, [r7, #8]
 8104640:	2b80      	cmp	r3, #128	@ 0x80
 8104642:	d034      	beq.n	81046ae <UART_WaitOnFlagUntilTimeout+0xb2>
 8104644:	68bb      	ldr	r3, [r7, #8]
 8104646:	2b40      	cmp	r3, #64	@ 0x40
 8104648:	d031      	beq.n	81046ae <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 810464a:	68fb      	ldr	r3, [r7, #12]
 810464c:	681b      	ldr	r3, [r3, #0]
 810464e:	69db      	ldr	r3, [r3, #28]
 8104650:	f003 0308 	and.w	r3, r3, #8
 8104654:	2b08      	cmp	r3, #8
 8104656:	d110      	bne.n	810467a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8104658:	68fb      	ldr	r3, [r7, #12]
 810465a:	681b      	ldr	r3, [r3, #0]
 810465c:	2208      	movs	r2, #8
 810465e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8104660:	68f8      	ldr	r0, [r7, #12]
 8104662:	f000 f838 	bl	81046d6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8104666:	68fb      	ldr	r3, [r7, #12]
 8104668:	2208      	movs	r2, #8
 810466a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 810466e:	68fb      	ldr	r3, [r7, #12]
 8104670:	2200      	movs	r2, #0
 8104672:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8104676:	2301      	movs	r3, #1
 8104678:	e029      	b.n	81046ce <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 810467a:	68fb      	ldr	r3, [r7, #12]
 810467c:	681b      	ldr	r3, [r3, #0]
 810467e:	69db      	ldr	r3, [r3, #28]
 8104680:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8104684:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8104688:	d111      	bne.n	81046ae <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 810468a:	68fb      	ldr	r3, [r7, #12]
 810468c:	681b      	ldr	r3, [r3, #0]
 810468e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8104692:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8104694:	68f8      	ldr	r0, [r7, #12]
 8104696:	f000 f81e 	bl	81046d6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 810469a:	68fb      	ldr	r3, [r7, #12]
 810469c:	2220      	movs	r2, #32
 810469e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 81046a2:	68fb      	ldr	r3, [r7, #12]
 81046a4:	2200      	movs	r2, #0
 81046a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 81046aa:	2303      	movs	r3, #3
 81046ac:	e00f      	b.n	81046ce <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 81046ae:	68fb      	ldr	r3, [r7, #12]
 81046b0:	681b      	ldr	r3, [r3, #0]
 81046b2:	69da      	ldr	r2, [r3, #28]
 81046b4:	68bb      	ldr	r3, [r7, #8]
 81046b6:	4013      	ands	r3, r2
 81046b8:	68ba      	ldr	r2, [r7, #8]
 81046ba:	429a      	cmp	r2, r3
 81046bc:	bf0c      	ite	eq
 81046be:	2301      	moveq	r3, #1
 81046c0:	2300      	movne	r3, #0
 81046c2:	b2db      	uxtb	r3, r3
 81046c4:	461a      	mov	r2, r3
 81046c6:	79fb      	ldrb	r3, [r7, #7]
 81046c8:	429a      	cmp	r2, r3
 81046ca:	d0a0      	beq.n	810460e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 81046cc:	2300      	movs	r3, #0
}
 81046ce:	4618      	mov	r0, r3
 81046d0:	3710      	adds	r7, #16
 81046d2:	46bd      	mov	sp, r7
 81046d4:	bd80      	pop	{r7, pc}

081046d6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 81046d6:	b480      	push	{r7}
 81046d8:	b095      	sub	sp, #84	@ 0x54
 81046da:	af00      	add	r7, sp, #0
 81046dc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 81046de:	687b      	ldr	r3, [r7, #4]
 81046e0:	681b      	ldr	r3, [r3, #0]
 81046e2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81046e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 81046e6:	e853 3f00 	ldrex	r3, [r3]
 81046ea:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 81046ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81046ee:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 81046f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 81046f4:	687b      	ldr	r3, [r7, #4]
 81046f6:	681b      	ldr	r3, [r3, #0]
 81046f8:	461a      	mov	r2, r3
 81046fa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 81046fc:	643b      	str	r3, [r7, #64]	@ 0x40
 81046fe:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8104700:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8104702:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8104704:	e841 2300 	strex	r3, r2, [r1]
 8104708:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 810470a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810470c:	2b00      	cmp	r3, #0
 810470e:	d1e6      	bne.n	81046de <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8104710:	687b      	ldr	r3, [r7, #4]
 8104712:	681b      	ldr	r3, [r3, #0]
 8104714:	3308      	adds	r3, #8
 8104716:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8104718:	6a3b      	ldr	r3, [r7, #32]
 810471a:	e853 3f00 	ldrex	r3, [r3]
 810471e:	61fb      	str	r3, [r7, #28]
   return(result);
 8104720:	69fb      	ldr	r3, [r7, #28]
 8104722:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8104726:	f023 0301 	bic.w	r3, r3, #1
 810472a:	64bb      	str	r3, [r7, #72]	@ 0x48
 810472c:	687b      	ldr	r3, [r7, #4]
 810472e:	681b      	ldr	r3, [r3, #0]
 8104730:	3308      	adds	r3, #8
 8104732:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8104734:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8104736:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8104738:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 810473a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 810473c:	e841 2300 	strex	r3, r2, [r1]
 8104740:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8104742:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8104744:	2b00      	cmp	r3, #0
 8104746:	d1e3      	bne.n	8104710 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8104748:	687b      	ldr	r3, [r7, #4]
 810474a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 810474c:	2b01      	cmp	r3, #1
 810474e:	d118      	bne.n	8104782 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8104750:	687b      	ldr	r3, [r7, #4]
 8104752:	681b      	ldr	r3, [r3, #0]
 8104754:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8104756:	68fb      	ldr	r3, [r7, #12]
 8104758:	e853 3f00 	ldrex	r3, [r3]
 810475c:	60bb      	str	r3, [r7, #8]
   return(result);
 810475e:	68bb      	ldr	r3, [r7, #8]
 8104760:	f023 0310 	bic.w	r3, r3, #16
 8104764:	647b      	str	r3, [r7, #68]	@ 0x44
 8104766:	687b      	ldr	r3, [r7, #4]
 8104768:	681b      	ldr	r3, [r3, #0]
 810476a:	461a      	mov	r2, r3
 810476c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 810476e:	61bb      	str	r3, [r7, #24]
 8104770:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8104772:	6979      	ldr	r1, [r7, #20]
 8104774:	69ba      	ldr	r2, [r7, #24]
 8104776:	e841 2300 	strex	r3, r2, [r1]
 810477a:	613b      	str	r3, [r7, #16]
   return(result);
 810477c:	693b      	ldr	r3, [r7, #16]
 810477e:	2b00      	cmp	r3, #0
 8104780:	d1e6      	bne.n	8104750 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8104782:	687b      	ldr	r3, [r7, #4]
 8104784:	2220      	movs	r2, #32
 8104786:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 810478a:	687b      	ldr	r3, [r7, #4]
 810478c:	2200      	movs	r2, #0
 810478e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8104790:	687b      	ldr	r3, [r7, #4]
 8104792:	2200      	movs	r2, #0
 8104794:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8104796:	bf00      	nop
 8104798:	3754      	adds	r7, #84	@ 0x54
 810479a:	46bd      	mov	sp, r7
 810479c:	f85d 7b04 	ldr.w	r7, [sp], #4
 81047a0:	4770      	bx	lr

081047a2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 81047a2:	b480      	push	{r7}
 81047a4:	b085      	sub	sp, #20
 81047a6:	af00      	add	r7, sp, #0
 81047a8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 81047aa:	687b      	ldr	r3, [r7, #4]
 81047ac:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 81047b0:	2b01      	cmp	r3, #1
 81047b2:	d101      	bne.n	81047b8 <HAL_UARTEx_DisableFifoMode+0x16>
 81047b4:	2302      	movs	r3, #2
 81047b6:	e027      	b.n	8104808 <HAL_UARTEx_DisableFifoMode+0x66>
 81047b8:	687b      	ldr	r3, [r7, #4]
 81047ba:	2201      	movs	r2, #1
 81047bc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 81047c0:	687b      	ldr	r3, [r7, #4]
 81047c2:	2224      	movs	r2, #36	@ 0x24
 81047c4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 81047c8:	687b      	ldr	r3, [r7, #4]
 81047ca:	681b      	ldr	r3, [r3, #0]
 81047cc:	681b      	ldr	r3, [r3, #0]
 81047ce:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 81047d0:	687b      	ldr	r3, [r7, #4]
 81047d2:	681b      	ldr	r3, [r3, #0]
 81047d4:	681a      	ldr	r2, [r3, #0]
 81047d6:	687b      	ldr	r3, [r7, #4]
 81047d8:	681b      	ldr	r3, [r3, #0]
 81047da:	f022 0201 	bic.w	r2, r2, #1
 81047de:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 81047e0:	68fb      	ldr	r3, [r7, #12]
 81047e2:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 81047e6:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 81047e8:	687b      	ldr	r3, [r7, #4]
 81047ea:	2200      	movs	r2, #0
 81047ec:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 81047ee:	687b      	ldr	r3, [r7, #4]
 81047f0:	681b      	ldr	r3, [r3, #0]
 81047f2:	68fa      	ldr	r2, [r7, #12]
 81047f4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 81047f6:	687b      	ldr	r3, [r7, #4]
 81047f8:	2220      	movs	r2, #32
 81047fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 81047fe:	687b      	ldr	r3, [r7, #4]
 8104800:	2200      	movs	r2, #0
 8104802:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8104806:	2300      	movs	r3, #0
}
 8104808:	4618      	mov	r0, r3
 810480a:	3714      	adds	r7, #20
 810480c:	46bd      	mov	sp, r7
 810480e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104812:	4770      	bx	lr

08104814 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8104814:	b580      	push	{r7, lr}
 8104816:	b084      	sub	sp, #16
 8104818:	af00      	add	r7, sp, #0
 810481a:	6078      	str	r0, [r7, #4]
 810481c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 810481e:	687b      	ldr	r3, [r7, #4]
 8104820:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8104824:	2b01      	cmp	r3, #1
 8104826:	d101      	bne.n	810482c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8104828:	2302      	movs	r3, #2
 810482a:	e02d      	b.n	8104888 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 810482c:	687b      	ldr	r3, [r7, #4]
 810482e:	2201      	movs	r2, #1
 8104830:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8104834:	687b      	ldr	r3, [r7, #4]
 8104836:	2224      	movs	r2, #36	@ 0x24
 8104838:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 810483c:	687b      	ldr	r3, [r7, #4]
 810483e:	681b      	ldr	r3, [r3, #0]
 8104840:	681b      	ldr	r3, [r3, #0]
 8104842:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8104844:	687b      	ldr	r3, [r7, #4]
 8104846:	681b      	ldr	r3, [r3, #0]
 8104848:	681a      	ldr	r2, [r3, #0]
 810484a:	687b      	ldr	r3, [r7, #4]
 810484c:	681b      	ldr	r3, [r3, #0]
 810484e:	f022 0201 	bic.w	r2, r2, #1
 8104852:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8104854:	687b      	ldr	r3, [r7, #4]
 8104856:	681b      	ldr	r3, [r3, #0]
 8104858:	689b      	ldr	r3, [r3, #8]
 810485a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 810485e:	687b      	ldr	r3, [r7, #4]
 8104860:	681b      	ldr	r3, [r3, #0]
 8104862:	683a      	ldr	r2, [r7, #0]
 8104864:	430a      	orrs	r2, r1
 8104866:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8104868:	6878      	ldr	r0, [r7, #4]
 810486a:	f000 f84f 	bl	810490c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 810486e:	687b      	ldr	r3, [r7, #4]
 8104870:	681b      	ldr	r3, [r3, #0]
 8104872:	68fa      	ldr	r2, [r7, #12]
 8104874:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8104876:	687b      	ldr	r3, [r7, #4]
 8104878:	2220      	movs	r2, #32
 810487a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 810487e:	687b      	ldr	r3, [r7, #4]
 8104880:	2200      	movs	r2, #0
 8104882:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8104886:	2300      	movs	r3, #0
}
 8104888:	4618      	mov	r0, r3
 810488a:	3710      	adds	r7, #16
 810488c:	46bd      	mov	sp, r7
 810488e:	bd80      	pop	{r7, pc}

08104890 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8104890:	b580      	push	{r7, lr}
 8104892:	b084      	sub	sp, #16
 8104894:	af00      	add	r7, sp, #0
 8104896:	6078      	str	r0, [r7, #4]
 8104898:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 810489a:	687b      	ldr	r3, [r7, #4]
 810489c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 81048a0:	2b01      	cmp	r3, #1
 81048a2:	d101      	bne.n	81048a8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 81048a4:	2302      	movs	r3, #2
 81048a6:	e02d      	b.n	8104904 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 81048a8:	687b      	ldr	r3, [r7, #4]
 81048aa:	2201      	movs	r2, #1
 81048ac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 81048b0:	687b      	ldr	r3, [r7, #4]
 81048b2:	2224      	movs	r2, #36	@ 0x24
 81048b4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 81048b8:	687b      	ldr	r3, [r7, #4]
 81048ba:	681b      	ldr	r3, [r3, #0]
 81048bc:	681b      	ldr	r3, [r3, #0]
 81048be:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 81048c0:	687b      	ldr	r3, [r7, #4]
 81048c2:	681b      	ldr	r3, [r3, #0]
 81048c4:	681a      	ldr	r2, [r3, #0]
 81048c6:	687b      	ldr	r3, [r7, #4]
 81048c8:	681b      	ldr	r3, [r3, #0]
 81048ca:	f022 0201 	bic.w	r2, r2, #1
 81048ce:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 81048d0:	687b      	ldr	r3, [r7, #4]
 81048d2:	681b      	ldr	r3, [r3, #0]
 81048d4:	689b      	ldr	r3, [r3, #8]
 81048d6:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 81048da:	687b      	ldr	r3, [r7, #4]
 81048dc:	681b      	ldr	r3, [r3, #0]
 81048de:	683a      	ldr	r2, [r7, #0]
 81048e0:	430a      	orrs	r2, r1
 81048e2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 81048e4:	6878      	ldr	r0, [r7, #4]
 81048e6:	f000 f811 	bl	810490c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 81048ea:	687b      	ldr	r3, [r7, #4]
 81048ec:	681b      	ldr	r3, [r3, #0]
 81048ee:	68fa      	ldr	r2, [r7, #12]
 81048f0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 81048f2:	687b      	ldr	r3, [r7, #4]
 81048f4:	2220      	movs	r2, #32
 81048f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 81048fa:	687b      	ldr	r3, [r7, #4]
 81048fc:	2200      	movs	r2, #0
 81048fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8104902:	2300      	movs	r3, #0
}
 8104904:	4618      	mov	r0, r3
 8104906:	3710      	adds	r7, #16
 8104908:	46bd      	mov	sp, r7
 810490a:	bd80      	pop	{r7, pc}

0810490c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 810490c:	b480      	push	{r7}
 810490e:	b085      	sub	sp, #20
 8104910:	af00      	add	r7, sp, #0
 8104912:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8104914:	687b      	ldr	r3, [r7, #4]
 8104916:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8104918:	2b00      	cmp	r3, #0
 810491a:	d108      	bne.n	810492e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 810491c:	687b      	ldr	r3, [r7, #4]
 810491e:	2201      	movs	r2, #1
 8104920:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8104924:	687b      	ldr	r3, [r7, #4]
 8104926:	2201      	movs	r2, #1
 8104928:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 810492c:	e031      	b.n	8104992 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 810492e:	2310      	movs	r3, #16
 8104930:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8104932:	2310      	movs	r3, #16
 8104934:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8104936:	687b      	ldr	r3, [r7, #4]
 8104938:	681b      	ldr	r3, [r3, #0]
 810493a:	689b      	ldr	r3, [r3, #8]
 810493c:	0e5b      	lsrs	r3, r3, #25
 810493e:	b2db      	uxtb	r3, r3
 8104940:	f003 0307 	and.w	r3, r3, #7
 8104944:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8104946:	687b      	ldr	r3, [r7, #4]
 8104948:	681b      	ldr	r3, [r3, #0]
 810494a:	689b      	ldr	r3, [r3, #8]
 810494c:	0f5b      	lsrs	r3, r3, #29
 810494e:	b2db      	uxtb	r3, r3
 8104950:	f003 0307 	and.w	r3, r3, #7
 8104954:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8104956:	7bbb      	ldrb	r3, [r7, #14]
 8104958:	7b3a      	ldrb	r2, [r7, #12]
 810495a:	4911      	ldr	r1, [pc, #68]	@ (81049a0 <UARTEx_SetNbDataToProcess+0x94>)
 810495c:	5c8a      	ldrb	r2, [r1, r2]
 810495e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8104962:	7b3a      	ldrb	r2, [r7, #12]
 8104964:	490f      	ldr	r1, [pc, #60]	@ (81049a4 <UARTEx_SetNbDataToProcess+0x98>)
 8104966:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8104968:	fb93 f3f2 	sdiv	r3, r3, r2
 810496c:	b29a      	uxth	r2, r3
 810496e:	687b      	ldr	r3, [r7, #4]
 8104970:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8104974:	7bfb      	ldrb	r3, [r7, #15]
 8104976:	7b7a      	ldrb	r2, [r7, #13]
 8104978:	4909      	ldr	r1, [pc, #36]	@ (81049a0 <UARTEx_SetNbDataToProcess+0x94>)
 810497a:	5c8a      	ldrb	r2, [r1, r2]
 810497c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8104980:	7b7a      	ldrb	r2, [r7, #13]
 8104982:	4908      	ldr	r1, [pc, #32]	@ (81049a4 <UARTEx_SetNbDataToProcess+0x98>)
 8104984:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8104986:	fb93 f3f2 	sdiv	r3, r3, r2
 810498a:	b29a      	uxth	r2, r3
 810498c:	687b      	ldr	r3, [r7, #4]
 810498e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8104992:	bf00      	nop
 8104994:	3714      	adds	r7, #20
 8104996:	46bd      	mov	sp, r7
 8104998:	f85d 7b04 	ldr.w	r7, [sp], #4
 810499c:	4770      	bx	lr
 810499e:	bf00      	nop
 81049a0:	0810504c 	.word	0x0810504c
 81049a4:	08105054 	.word	0x08105054

081049a8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 81049a8:	b084      	sub	sp, #16
 81049aa:	b580      	push	{r7, lr}
 81049ac:	b084      	sub	sp, #16
 81049ae:	af00      	add	r7, sp, #0
 81049b0:	6078      	str	r0, [r7, #4]
 81049b2:	f107 001c 	add.w	r0, r7, #28
 81049b6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 81049ba:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 81049be:	2b01      	cmp	r3, #1
 81049c0:	d123      	bne.n	8104a0a <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 81049c2:	687b      	ldr	r3, [r7, #4]
 81049c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 81049c6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 81049ca:	687b      	ldr	r3, [r7, #4]
 81049cc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 81049ce:	687b      	ldr	r3, [r7, #4]
 81049d0:	68db      	ldr	r3, [r3, #12]
 81049d2:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 81049d6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 81049da:	687a      	ldr	r2, [r7, #4]
 81049dc:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 81049de:	687b      	ldr	r3, [r7, #4]
 81049e0:	68db      	ldr	r3, [r3, #12]
 81049e2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 81049e6:	687b      	ldr	r3, [r7, #4]
 81049e8:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 81049ea:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 81049ee:	2b01      	cmp	r3, #1
 81049f0:	d105      	bne.n	81049fe <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 81049f2:	687b      	ldr	r3, [r7, #4]
 81049f4:	68db      	ldr	r3, [r3, #12]
 81049f6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 81049fa:	687b      	ldr	r3, [r7, #4]
 81049fc:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 81049fe:	6878      	ldr	r0, [r7, #4]
 8104a00:	f000 faa6 	bl	8104f50 <USB_CoreReset>
 8104a04:	4603      	mov	r3, r0
 8104a06:	73fb      	strb	r3, [r7, #15]
 8104a08:	e01b      	b.n	8104a42 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8104a0a:	687b      	ldr	r3, [r7, #4]
 8104a0c:	68db      	ldr	r3, [r3, #12]
 8104a0e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8104a12:	687b      	ldr	r3, [r7, #4]
 8104a14:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8104a16:	6878      	ldr	r0, [r7, #4]
 8104a18:	f000 fa9a 	bl	8104f50 <USB_CoreReset>
 8104a1c:	4603      	mov	r3, r0
 8104a1e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8104a20:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8104a24:	2b00      	cmp	r3, #0
 8104a26:	d106      	bne.n	8104a36 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8104a28:	687b      	ldr	r3, [r7, #4]
 8104a2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8104a2c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8104a30:	687b      	ldr	r3, [r7, #4]
 8104a32:	639a      	str	r2, [r3, #56]	@ 0x38
 8104a34:	e005      	b.n	8104a42 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8104a36:	687b      	ldr	r3, [r7, #4]
 8104a38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8104a3a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8104a3e:	687b      	ldr	r3, [r7, #4]
 8104a40:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8104a42:	7fbb      	ldrb	r3, [r7, #30]
 8104a44:	2b01      	cmp	r3, #1
 8104a46:	d118      	bne.n	8104a7a <USB_CoreInit+0xd2>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 8104a48:	687b      	ldr	r3, [r7, #4]
 8104a4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8104a4c:	b29a      	uxth	r2, r3
 8104a4e:	687b      	ldr	r3, [r7, #4]
 8104a50:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 8104a52:	687b      	ldr	r3, [r7, #4]
 8104a54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8104a56:	f043 737b 	orr.w	r3, r3, #65798144	@ 0x3ec0000
 8104a5a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8104a5e:	687a      	ldr	r2, [r7, #4]
 8104a60:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8104a62:	687b      	ldr	r3, [r7, #4]
 8104a64:	689b      	ldr	r3, [r3, #8]
 8104a66:	f043 0206 	orr.w	r2, r3, #6
 8104a6a:	687b      	ldr	r3, [r7, #4]
 8104a6c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8104a6e:	687b      	ldr	r3, [r7, #4]
 8104a70:	689b      	ldr	r3, [r3, #8]
 8104a72:	f043 0220 	orr.w	r2, r3, #32
 8104a76:	687b      	ldr	r3, [r7, #4]
 8104a78:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8104a7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8104a7c:	4618      	mov	r0, r3
 8104a7e:	3710      	adds	r7, #16
 8104a80:	46bd      	mov	sp, r7
 8104a82:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8104a86:	b004      	add	sp, #16
 8104a88:	4770      	bx	lr

08104a8a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8104a8a:	b480      	push	{r7}
 8104a8c:	b083      	sub	sp, #12
 8104a8e:	af00      	add	r7, sp, #0
 8104a90:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8104a92:	687b      	ldr	r3, [r7, #4]
 8104a94:	689b      	ldr	r3, [r3, #8]
 8104a96:	f023 0201 	bic.w	r2, r3, #1
 8104a9a:	687b      	ldr	r3, [r7, #4]
 8104a9c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8104a9e:	2300      	movs	r3, #0
}
 8104aa0:	4618      	mov	r0, r3
 8104aa2:	370c      	adds	r7, #12
 8104aa4:	46bd      	mov	sp, r7
 8104aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104aaa:	4770      	bx	lr

08104aac <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8104aac:	b580      	push	{r7, lr}
 8104aae:	b084      	sub	sp, #16
 8104ab0:	af00      	add	r7, sp, #0
 8104ab2:	6078      	str	r0, [r7, #4]
 8104ab4:	460b      	mov	r3, r1
 8104ab6:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8104ab8:	2300      	movs	r3, #0
 8104aba:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8104abc:	687b      	ldr	r3, [r7, #4]
 8104abe:	68db      	ldr	r3, [r3, #12]
 8104ac0:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8104ac4:	687b      	ldr	r3, [r7, #4]
 8104ac6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8104ac8:	78fb      	ldrb	r3, [r7, #3]
 8104aca:	2b01      	cmp	r3, #1
 8104acc:	d115      	bne.n	8104afa <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8104ace:	687b      	ldr	r3, [r7, #4]
 8104ad0:	68db      	ldr	r3, [r3, #12]
 8104ad2:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8104ad6:	687b      	ldr	r3, [r7, #4]
 8104ad8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8104ada:	200a      	movs	r0, #10
 8104adc:	f7fc f8ea 	bl	8100cb4 <HAL_Delay>
      ms += 10U;
 8104ae0:	68fb      	ldr	r3, [r7, #12]
 8104ae2:	330a      	adds	r3, #10
 8104ae4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8104ae6:	6878      	ldr	r0, [r7, #4]
 8104ae8:	f000 fa24 	bl	8104f34 <USB_GetMode>
 8104aec:	4603      	mov	r3, r0
 8104aee:	2b01      	cmp	r3, #1
 8104af0:	d01e      	beq.n	8104b30 <USB_SetCurrentMode+0x84>
 8104af2:	68fb      	ldr	r3, [r7, #12]
 8104af4:	2bc7      	cmp	r3, #199	@ 0xc7
 8104af6:	d9f0      	bls.n	8104ada <USB_SetCurrentMode+0x2e>
 8104af8:	e01a      	b.n	8104b30 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8104afa:	78fb      	ldrb	r3, [r7, #3]
 8104afc:	2b00      	cmp	r3, #0
 8104afe:	d115      	bne.n	8104b2c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8104b00:	687b      	ldr	r3, [r7, #4]
 8104b02:	68db      	ldr	r3, [r3, #12]
 8104b04:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8104b08:	687b      	ldr	r3, [r7, #4]
 8104b0a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8104b0c:	200a      	movs	r0, #10
 8104b0e:	f7fc f8d1 	bl	8100cb4 <HAL_Delay>
      ms += 10U;
 8104b12:	68fb      	ldr	r3, [r7, #12]
 8104b14:	330a      	adds	r3, #10
 8104b16:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8104b18:	6878      	ldr	r0, [r7, #4]
 8104b1a:	f000 fa0b 	bl	8104f34 <USB_GetMode>
 8104b1e:	4603      	mov	r3, r0
 8104b20:	2b00      	cmp	r3, #0
 8104b22:	d005      	beq.n	8104b30 <USB_SetCurrentMode+0x84>
 8104b24:	68fb      	ldr	r3, [r7, #12]
 8104b26:	2bc7      	cmp	r3, #199	@ 0xc7
 8104b28:	d9f0      	bls.n	8104b0c <USB_SetCurrentMode+0x60>
 8104b2a:	e001      	b.n	8104b30 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8104b2c:	2301      	movs	r3, #1
 8104b2e:	e005      	b.n	8104b3c <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8104b30:	68fb      	ldr	r3, [r7, #12]
 8104b32:	2bc8      	cmp	r3, #200	@ 0xc8
 8104b34:	d101      	bne.n	8104b3a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8104b36:	2301      	movs	r3, #1
 8104b38:	e000      	b.n	8104b3c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8104b3a:	2300      	movs	r3, #0
}
 8104b3c:	4618      	mov	r0, r3
 8104b3e:	3710      	adds	r7, #16
 8104b40:	46bd      	mov	sp, r7
 8104b42:	bd80      	pop	{r7, pc}

08104b44 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8104b44:	b084      	sub	sp, #16
 8104b46:	b580      	push	{r7, lr}
 8104b48:	b086      	sub	sp, #24
 8104b4a:	af00      	add	r7, sp, #0
 8104b4c:	6078      	str	r0, [r7, #4]
 8104b4e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8104b52:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8104b56:	2300      	movs	r3, #0
 8104b58:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8104b5a:	687b      	ldr	r3, [r7, #4]
 8104b5c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8104b5e:	2300      	movs	r3, #0
 8104b60:	613b      	str	r3, [r7, #16]
 8104b62:	e009      	b.n	8104b78 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8104b64:	687a      	ldr	r2, [r7, #4]
 8104b66:	693b      	ldr	r3, [r7, #16]
 8104b68:	3340      	adds	r3, #64	@ 0x40
 8104b6a:	009b      	lsls	r3, r3, #2
 8104b6c:	4413      	add	r3, r2
 8104b6e:	2200      	movs	r2, #0
 8104b70:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8104b72:	693b      	ldr	r3, [r7, #16]
 8104b74:	3301      	adds	r3, #1
 8104b76:	613b      	str	r3, [r7, #16]
 8104b78:	693b      	ldr	r3, [r7, #16]
 8104b7a:	2b0e      	cmp	r3, #14
 8104b7c:	d9f2      	bls.n	8104b64 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8104b7e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8104b82:	2b00      	cmp	r3, #0
 8104b84:	d11c      	bne.n	8104bc0 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8104b86:	68fb      	ldr	r3, [r7, #12]
 8104b88:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8104b8c:	685b      	ldr	r3, [r3, #4]
 8104b8e:	68fa      	ldr	r2, [r7, #12]
 8104b90:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8104b94:	f043 0302 	orr.w	r3, r3, #2
 8104b98:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8104b9a:	687b      	ldr	r3, [r7, #4]
 8104b9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8104b9e:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8104ba2:	687b      	ldr	r3, [r7, #4]
 8104ba4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8104ba6:	687b      	ldr	r3, [r7, #4]
 8104ba8:	681b      	ldr	r3, [r3, #0]
 8104baa:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8104bae:	687b      	ldr	r3, [r7, #4]
 8104bb0:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8104bb2:	687b      	ldr	r3, [r7, #4]
 8104bb4:	681b      	ldr	r3, [r3, #0]
 8104bb6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8104bba:	687b      	ldr	r3, [r7, #4]
 8104bbc:	601a      	str	r2, [r3, #0]
 8104bbe:	e005      	b.n	8104bcc <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8104bc0:	687b      	ldr	r3, [r7, #4]
 8104bc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8104bc4:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8104bc8:	687b      	ldr	r3, [r7, #4]
 8104bca:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8104bcc:	68fb      	ldr	r3, [r7, #12]
 8104bce:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8104bd2:	461a      	mov	r2, r3
 8104bd4:	2300      	movs	r3, #0
 8104bd6:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8104bd8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8104bdc:	2b01      	cmp	r3, #1
 8104bde:	d10d      	bne.n	8104bfc <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8104be0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8104be4:	2b00      	cmp	r3, #0
 8104be6:	d104      	bne.n	8104bf2 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8104be8:	2100      	movs	r1, #0
 8104bea:	6878      	ldr	r0, [r7, #4]
 8104bec:	f000 f968 	bl	8104ec0 <USB_SetDevSpeed>
 8104bf0:	e008      	b.n	8104c04 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8104bf2:	2101      	movs	r1, #1
 8104bf4:	6878      	ldr	r0, [r7, #4]
 8104bf6:	f000 f963 	bl	8104ec0 <USB_SetDevSpeed>
 8104bfa:	e003      	b.n	8104c04 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8104bfc:	2103      	movs	r1, #3
 8104bfe:	6878      	ldr	r0, [r7, #4]
 8104c00:	f000 f95e 	bl	8104ec0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8104c04:	2110      	movs	r1, #16
 8104c06:	6878      	ldr	r0, [r7, #4]
 8104c08:	f000 f8fa 	bl	8104e00 <USB_FlushTxFifo>
 8104c0c:	4603      	mov	r3, r0
 8104c0e:	2b00      	cmp	r3, #0
 8104c10:	d001      	beq.n	8104c16 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8104c12:	2301      	movs	r3, #1
 8104c14:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8104c16:	6878      	ldr	r0, [r7, #4]
 8104c18:	f000 f924 	bl	8104e64 <USB_FlushRxFifo>
 8104c1c:	4603      	mov	r3, r0
 8104c1e:	2b00      	cmp	r3, #0
 8104c20:	d001      	beq.n	8104c26 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8104c22:	2301      	movs	r3, #1
 8104c24:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8104c26:	68fb      	ldr	r3, [r7, #12]
 8104c28:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8104c2c:	461a      	mov	r2, r3
 8104c2e:	2300      	movs	r3, #0
 8104c30:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8104c32:	68fb      	ldr	r3, [r7, #12]
 8104c34:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8104c38:	461a      	mov	r2, r3
 8104c3a:	2300      	movs	r3, #0
 8104c3c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8104c3e:	68fb      	ldr	r3, [r7, #12]
 8104c40:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8104c44:	461a      	mov	r2, r3
 8104c46:	2300      	movs	r3, #0
 8104c48:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8104c4a:	2300      	movs	r3, #0
 8104c4c:	613b      	str	r3, [r7, #16]
 8104c4e:	e043      	b.n	8104cd8 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8104c50:	693b      	ldr	r3, [r7, #16]
 8104c52:	015a      	lsls	r2, r3, #5
 8104c54:	68fb      	ldr	r3, [r7, #12]
 8104c56:	4413      	add	r3, r2
 8104c58:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8104c5c:	681b      	ldr	r3, [r3, #0]
 8104c5e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8104c62:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8104c66:	d118      	bne.n	8104c9a <USB_DevInit+0x156>
    {
      if (i == 0U)
 8104c68:	693b      	ldr	r3, [r7, #16]
 8104c6a:	2b00      	cmp	r3, #0
 8104c6c:	d10a      	bne.n	8104c84 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8104c6e:	693b      	ldr	r3, [r7, #16]
 8104c70:	015a      	lsls	r2, r3, #5
 8104c72:	68fb      	ldr	r3, [r7, #12]
 8104c74:	4413      	add	r3, r2
 8104c76:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8104c7a:	461a      	mov	r2, r3
 8104c7c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8104c80:	6013      	str	r3, [r2, #0]
 8104c82:	e013      	b.n	8104cac <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8104c84:	693b      	ldr	r3, [r7, #16]
 8104c86:	015a      	lsls	r2, r3, #5
 8104c88:	68fb      	ldr	r3, [r7, #12]
 8104c8a:	4413      	add	r3, r2
 8104c8c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8104c90:	461a      	mov	r2, r3
 8104c92:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8104c96:	6013      	str	r3, [r2, #0]
 8104c98:	e008      	b.n	8104cac <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8104c9a:	693b      	ldr	r3, [r7, #16]
 8104c9c:	015a      	lsls	r2, r3, #5
 8104c9e:	68fb      	ldr	r3, [r7, #12]
 8104ca0:	4413      	add	r3, r2
 8104ca2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8104ca6:	461a      	mov	r2, r3
 8104ca8:	2300      	movs	r3, #0
 8104caa:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8104cac:	693b      	ldr	r3, [r7, #16]
 8104cae:	015a      	lsls	r2, r3, #5
 8104cb0:	68fb      	ldr	r3, [r7, #12]
 8104cb2:	4413      	add	r3, r2
 8104cb4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8104cb8:	461a      	mov	r2, r3
 8104cba:	2300      	movs	r3, #0
 8104cbc:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8104cbe:	693b      	ldr	r3, [r7, #16]
 8104cc0:	015a      	lsls	r2, r3, #5
 8104cc2:	68fb      	ldr	r3, [r7, #12]
 8104cc4:	4413      	add	r3, r2
 8104cc6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8104cca:	461a      	mov	r2, r3
 8104ccc:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8104cd0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8104cd2:	693b      	ldr	r3, [r7, #16]
 8104cd4:	3301      	adds	r3, #1
 8104cd6:	613b      	str	r3, [r7, #16]
 8104cd8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8104cdc:	461a      	mov	r2, r3
 8104cde:	693b      	ldr	r3, [r7, #16]
 8104ce0:	4293      	cmp	r3, r2
 8104ce2:	d3b5      	bcc.n	8104c50 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8104ce4:	2300      	movs	r3, #0
 8104ce6:	613b      	str	r3, [r7, #16]
 8104ce8:	e043      	b.n	8104d72 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8104cea:	693b      	ldr	r3, [r7, #16]
 8104cec:	015a      	lsls	r2, r3, #5
 8104cee:	68fb      	ldr	r3, [r7, #12]
 8104cf0:	4413      	add	r3, r2
 8104cf2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8104cf6:	681b      	ldr	r3, [r3, #0]
 8104cf8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8104cfc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8104d00:	d118      	bne.n	8104d34 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8104d02:	693b      	ldr	r3, [r7, #16]
 8104d04:	2b00      	cmp	r3, #0
 8104d06:	d10a      	bne.n	8104d1e <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8104d08:	693b      	ldr	r3, [r7, #16]
 8104d0a:	015a      	lsls	r2, r3, #5
 8104d0c:	68fb      	ldr	r3, [r7, #12]
 8104d0e:	4413      	add	r3, r2
 8104d10:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8104d14:	461a      	mov	r2, r3
 8104d16:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8104d1a:	6013      	str	r3, [r2, #0]
 8104d1c:	e013      	b.n	8104d46 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8104d1e:	693b      	ldr	r3, [r7, #16]
 8104d20:	015a      	lsls	r2, r3, #5
 8104d22:	68fb      	ldr	r3, [r7, #12]
 8104d24:	4413      	add	r3, r2
 8104d26:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8104d2a:	461a      	mov	r2, r3
 8104d2c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8104d30:	6013      	str	r3, [r2, #0]
 8104d32:	e008      	b.n	8104d46 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8104d34:	693b      	ldr	r3, [r7, #16]
 8104d36:	015a      	lsls	r2, r3, #5
 8104d38:	68fb      	ldr	r3, [r7, #12]
 8104d3a:	4413      	add	r3, r2
 8104d3c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8104d40:	461a      	mov	r2, r3
 8104d42:	2300      	movs	r3, #0
 8104d44:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8104d46:	693b      	ldr	r3, [r7, #16]
 8104d48:	015a      	lsls	r2, r3, #5
 8104d4a:	68fb      	ldr	r3, [r7, #12]
 8104d4c:	4413      	add	r3, r2
 8104d4e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8104d52:	461a      	mov	r2, r3
 8104d54:	2300      	movs	r3, #0
 8104d56:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8104d58:	693b      	ldr	r3, [r7, #16]
 8104d5a:	015a      	lsls	r2, r3, #5
 8104d5c:	68fb      	ldr	r3, [r7, #12]
 8104d5e:	4413      	add	r3, r2
 8104d60:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8104d64:	461a      	mov	r2, r3
 8104d66:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8104d6a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8104d6c:	693b      	ldr	r3, [r7, #16]
 8104d6e:	3301      	adds	r3, #1
 8104d70:	613b      	str	r3, [r7, #16]
 8104d72:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8104d76:	461a      	mov	r2, r3
 8104d78:	693b      	ldr	r3, [r7, #16]
 8104d7a:	4293      	cmp	r3, r2
 8104d7c:	d3b5      	bcc.n	8104cea <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8104d7e:	68fb      	ldr	r3, [r7, #12]
 8104d80:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8104d84:	691b      	ldr	r3, [r3, #16]
 8104d86:	68fa      	ldr	r2, [r7, #12]
 8104d88:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8104d8c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8104d90:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8104d92:	687b      	ldr	r3, [r7, #4]
 8104d94:	2200      	movs	r2, #0
 8104d96:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8104d98:	687b      	ldr	r3, [r7, #4]
 8104d9a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8104d9e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8104da0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8104da4:	2b00      	cmp	r3, #0
 8104da6:	d105      	bne.n	8104db4 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8104da8:	687b      	ldr	r3, [r7, #4]
 8104daa:	699b      	ldr	r3, [r3, #24]
 8104dac:	f043 0210 	orr.w	r2, r3, #16
 8104db0:	687b      	ldr	r3, [r7, #4]
 8104db2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8104db4:	687b      	ldr	r3, [r7, #4]
 8104db6:	699a      	ldr	r2, [r3, #24]
 8104db8:	4b10      	ldr	r3, [pc, #64]	@ (8104dfc <USB_DevInit+0x2b8>)
 8104dba:	4313      	orrs	r3, r2
 8104dbc:	687a      	ldr	r2, [r7, #4]
 8104dbe:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8104dc0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8104dc4:	2b00      	cmp	r3, #0
 8104dc6:	d005      	beq.n	8104dd4 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8104dc8:	687b      	ldr	r3, [r7, #4]
 8104dca:	699b      	ldr	r3, [r3, #24]
 8104dcc:	f043 0208 	orr.w	r2, r3, #8
 8104dd0:	687b      	ldr	r3, [r7, #4]
 8104dd2:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8104dd4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8104dd8:	2b01      	cmp	r3, #1
 8104dda:	d107      	bne.n	8104dec <USB_DevInit+0x2a8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8104ddc:	687b      	ldr	r3, [r7, #4]
 8104dde:	699b      	ldr	r3, [r3, #24]
 8104de0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8104de4:	f043 0304 	orr.w	r3, r3, #4
 8104de8:	687a      	ldr	r2, [r7, #4]
 8104dea:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8104dec:	7dfb      	ldrb	r3, [r7, #23]
}
 8104dee:	4618      	mov	r0, r3
 8104df0:	3718      	adds	r7, #24
 8104df2:	46bd      	mov	sp, r7
 8104df4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8104df8:	b004      	add	sp, #16
 8104dfa:	4770      	bx	lr
 8104dfc:	803c3800 	.word	0x803c3800

08104e00 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8104e00:	b480      	push	{r7}
 8104e02:	b085      	sub	sp, #20
 8104e04:	af00      	add	r7, sp, #0
 8104e06:	6078      	str	r0, [r7, #4]
 8104e08:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8104e0a:	2300      	movs	r3, #0
 8104e0c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8104e0e:	68fb      	ldr	r3, [r7, #12]
 8104e10:	3301      	adds	r3, #1
 8104e12:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8104e14:	68fb      	ldr	r3, [r7, #12]
 8104e16:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8104e1a:	d901      	bls.n	8104e20 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8104e1c:	2303      	movs	r3, #3
 8104e1e:	e01b      	b.n	8104e58 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8104e20:	687b      	ldr	r3, [r7, #4]
 8104e22:	691b      	ldr	r3, [r3, #16]
 8104e24:	2b00      	cmp	r3, #0
 8104e26:	daf2      	bge.n	8104e0e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8104e28:	2300      	movs	r3, #0
 8104e2a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8104e2c:	683b      	ldr	r3, [r7, #0]
 8104e2e:	019b      	lsls	r3, r3, #6
 8104e30:	f043 0220 	orr.w	r2, r3, #32
 8104e34:	687b      	ldr	r3, [r7, #4]
 8104e36:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8104e38:	68fb      	ldr	r3, [r7, #12]
 8104e3a:	3301      	adds	r3, #1
 8104e3c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8104e3e:	68fb      	ldr	r3, [r7, #12]
 8104e40:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8104e44:	d901      	bls.n	8104e4a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8104e46:	2303      	movs	r3, #3
 8104e48:	e006      	b.n	8104e58 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8104e4a:	687b      	ldr	r3, [r7, #4]
 8104e4c:	691b      	ldr	r3, [r3, #16]
 8104e4e:	f003 0320 	and.w	r3, r3, #32
 8104e52:	2b20      	cmp	r3, #32
 8104e54:	d0f0      	beq.n	8104e38 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8104e56:	2300      	movs	r3, #0
}
 8104e58:	4618      	mov	r0, r3
 8104e5a:	3714      	adds	r7, #20
 8104e5c:	46bd      	mov	sp, r7
 8104e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104e62:	4770      	bx	lr

08104e64 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8104e64:	b480      	push	{r7}
 8104e66:	b085      	sub	sp, #20
 8104e68:	af00      	add	r7, sp, #0
 8104e6a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8104e6c:	2300      	movs	r3, #0
 8104e6e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8104e70:	68fb      	ldr	r3, [r7, #12]
 8104e72:	3301      	adds	r3, #1
 8104e74:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8104e76:	68fb      	ldr	r3, [r7, #12]
 8104e78:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8104e7c:	d901      	bls.n	8104e82 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8104e7e:	2303      	movs	r3, #3
 8104e80:	e018      	b.n	8104eb4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8104e82:	687b      	ldr	r3, [r7, #4]
 8104e84:	691b      	ldr	r3, [r3, #16]
 8104e86:	2b00      	cmp	r3, #0
 8104e88:	daf2      	bge.n	8104e70 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8104e8a:	2300      	movs	r3, #0
 8104e8c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8104e8e:	687b      	ldr	r3, [r7, #4]
 8104e90:	2210      	movs	r2, #16
 8104e92:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8104e94:	68fb      	ldr	r3, [r7, #12]
 8104e96:	3301      	adds	r3, #1
 8104e98:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8104e9a:	68fb      	ldr	r3, [r7, #12]
 8104e9c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8104ea0:	d901      	bls.n	8104ea6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8104ea2:	2303      	movs	r3, #3
 8104ea4:	e006      	b.n	8104eb4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8104ea6:	687b      	ldr	r3, [r7, #4]
 8104ea8:	691b      	ldr	r3, [r3, #16]
 8104eaa:	f003 0310 	and.w	r3, r3, #16
 8104eae:	2b10      	cmp	r3, #16
 8104eb0:	d0f0      	beq.n	8104e94 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8104eb2:	2300      	movs	r3, #0
}
 8104eb4:	4618      	mov	r0, r3
 8104eb6:	3714      	adds	r7, #20
 8104eb8:	46bd      	mov	sp, r7
 8104eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104ebe:	4770      	bx	lr

08104ec0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8104ec0:	b480      	push	{r7}
 8104ec2:	b085      	sub	sp, #20
 8104ec4:	af00      	add	r7, sp, #0
 8104ec6:	6078      	str	r0, [r7, #4]
 8104ec8:	460b      	mov	r3, r1
 8104eca:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8104ecc:	687b      	ldr	r3, [r7, #4]
 8104ece:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8104ed0:	68fb      	ldr	r3, [r7, #12]
 8104ed2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8104ed6:	681a      	ldr	r2, [r3, #0]
 8104ed8:	78fb      	ldrb	r3, [r7, #3]
 8104eda:	68f9      	ldr	r1, [r7, #12]
 8104edc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8104ee0:	4313      	orrs	r3, r2
 8104ee2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8104ee4:	2300      	movs	r3, #0
}
 8104ee6:	4618      	mov	r0, r3
 8104ee8:	3714      	adds	r7, #20
 8104eea:	46bd      	mov	sp, r7
 8104eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104ef0:	4770      	bx	lr

08104ef2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8104ef2:	b480      	push	{r7}
 8104ef4:	b085      	sub	sp, #20
 8104ef6:	af00      	add	r7, sp, #0
 8104ef8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8104efa:	687b      	ldr	r3, [r7, #4]
 8104efc:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8104efe:	68fb      	ldr	r3, [r7, #12]
 8104f00:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8104f04:	681b      	ldr	r3, [r3, #0]
 8104f06:	68fa      	ldr	r2, [r7, #12]
 8104f08:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8104f0c:	f023 0303 	bic.w	r3, r3, #3
 8104f10:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8104f12:	68fb      	ldr	r3, [r7, #12]
 8104f14:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8104f18:	685b      	ldr	r3, [r3, #4]
 8104f1a:	68fa      	ldr	r2, [r7, #12]
 8104f1c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8104f20:	f043 0302 	orr.w	r3, r3, #2
 8104f24:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8104f26:	2300      	movs	r3, #0
}
 8104f28:	4618      	mov	r0, r3
 8104f2a:	3714      	adds	r7, #20
 8104f2c:	46bd      	mov	sp, r7
 8104f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104f32:	4770      	bx	lr

08104f34 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8104f34:	b480      	push	{r7}
 8104f36:	b083      	sub	sp, #12
 8104f38:	af00      	add	r7, sp, #0
 8104f3a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8104f3c:	687b      	ldr	r3, [r7, #4]
 8104f3e:	695b      	ldr	r3, [r3, #20]
 8104f40:	f003 0301 	and.w	r3, r3, #1
}
 8104f44:	4618      	mov	r0, r3
 8104f46:	370c      	adds	r7, #12
 8104f48:	46bd      	mov	sp, r7
 8104f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104f4e:	4770      	bx	lr

08104f50 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8104f50:	b480      	push	{r7}
 8104f52:	b085      	sub	sp, #20
 8104f54:	af00      	add	r7, sp, #0
 8104f56:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8104f58:	2300      	movs	r3, #0
 8104f5a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8104f5c:	68fb      	ldr	r3, [r7, #12]
 8104f5e:	3301      	adds	r3, #1
 8104f60:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8104f62:	68fb      	ldr	r3, [r7, #12]
 8104f64:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8104f68:	d901      	bls.n	8104f6e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8104f6a:	2303      	movs	r3, #3
 8104f6c:	e01b      	b.n	8104fa6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8104f6e:	687b      	ldr	r3, [r7, #4]
 8104f70:	691b      	ldr	r3, [r3, #16]
 8104f72:	2b00      	cmp	r3, #0
 8104f74:	daf2      	bge.n	8104f5c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8104f76:	2300      	movs	r3, #0
 8104f78:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8104f7a:	687b      	ldr	r3, [r7, #4]
 8104f7c:	691b      	ldr	r3, [r3, #16]
 8104f7e:	f043 0201 	orr.w	r2, r3, #1
 8104f82:	687b      	ldr	r3, [r7, #4]
 8104f84:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8104f86:	68fb      	ldr	r3, [r7, #12]
 8104f88:	3301      	adds	r3, #1
 8104f8a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8104f8c:	68fb      	ldr	r3, [r7, #12]
 8104f8e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8104f92:	d901      	bls.n	8104f98 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8104f94:	2303      	movs	r3, #3
 8104f96:	e006      	b.n	8104fa6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8104f98:	687b      	ldr	r3, [r7, #4]
 8104f9a:	691b      	ldr	r3, [r3, #16]
 8104f9c:	f003 0301 	and.w	r3, r3, #1
 8104fa0:	2b01      	cmp	r3, #1
 8104fa2:	d0f0      	beq.n	8104f86 <USB_CoreReset+0x36>

  return HAL_OK;
 8104fa4:	2300      	movs	r3, #0
}
 8104fa6:	4618      	mov	r0, r3
 8104fa8:	3714      	adds	r7, #20
 8104faa:	46bd      	mov	sp, r7
 8104fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104fb0:	4770      	bx	lr

08104fb2 <memset>:
 8104fb2:	4402      	add	r2, r0
 8104fb4:	4603      	mov	r3, r0
 8104fb6:	4293      	cmp	r3, r2
 8104fb8:	d100      	bne.n	8104fbc <memset+0xa>
 8104fba:	4770      	bx	lr
 8104fbc:	f803 1b01 	strb.w	r1, [r3], #1
 8104fc0:	e7f9      	b.n	8104fb6 <memset+0x4>
	...

08104fc4 <__libc_init_array>:
 8104fc4:	b570      	push	{r4, r5, r6, lr}
 8104fc6:	4d0d      	ldr	r5, [pc, #52]	@ (8104ffc <__libc_init_array+0x38>)
 8104fc8:	4c0d      	ldr	r4, [pc, #52]	@ (8105000 <__libc_init_array+0x3c>)
 8104fca:	1b64      	subs	r4, r4, r5
 8104fcc:	10a4      	asrs	r4, r4, #2
 8104fce:	2600      	movs	r6, #0
 8104fd0:	42a6      	cmp	r6, r4
 8104fd2:	d109      	bne.n	8104fe8 <__libc_init_array+0x24>
 8104fd4:	4d0b      	ldr	r5, [pc, #44]	@ (8105004 <__libc_init_array+0x40>)
 8104fd6:	4c0c      	ldr	r4, [pc, #48]	@ (8105008 <__libc_init_array+0x44>)
 8104fd8:	f000 f818 	bl	810500c <_init>
 8104fdc:	1b64      	subs	r4, r4, r5
 8104fde:	10a4      	asrs	r4, r4, #2
 8104fe0:	2600      	movs	r6, #0
 8104fe2:	42a6      	cmp	r6, r4
 8104fe4:	d105      	bne.n	8104ff2 <__libc_init_array+0x2e>
 8104fe6:	bd70      	pop	{r4, r5, r6, pc}
 8104fe8:	f855 3b04 	ldr.w	r3, [r5], #4
 8104fec:	4798      	blx	r3
 8104fee:	3601      	adds	r6, #1
 8104ff0:	e7ee      	b.n	8104fd0 <__libc_init_array+0xc>
 8104ff2:	f855 3b04 	ldr.w	r3, [r5], #4
 8104ff6:	4798      	blx	r3
 8104ff8:	3601      	adds	r6, #1
 8104ffa:	e7f2      	b.n	8104fe2 <__libc_init_array+0x1e>
 8104ffc:	08105064 	.word	0x08105064
 8105000:	08105064 	.word	0x08105064
 8105004:	08105064 	.word	0x08105064
 8105008:	08105068 	.word	0x08105068

0810500c <_init>:
 810500c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810500e:	bf00      	nop
 8105010:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8105012:	bc08      	pop	{r3}
 8105014:	469e      	mov	lr, r3
 8105016:	4770      	bx	lr

08105018 <_fini>:
 8105018:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810501a:	bf00      	nop
 810501c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810501e:	bc08      	pop	{r3}
 8105020:	469e      	mov	lr, r3
 8105022:	4770      	bx	lr
