
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.007311                       # Number of seconds simulated
sim_ticks                                  7310749500                       # Number of ticks simulated
final_tick                                 7310749500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 201723                       # Simulator instruction rate (inst/s)
host_op_rate                                   333381                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              205450482                       # Simulator tick rate (ticks/s)
host_mem_usage                                 661512                       # Number of bytes of host memory used
host_seconds                                    35.58                       # Real time elapsed on the host
sim_insts                                     7178123                       # Number of instructions simulated
sim_ops                                      11863041                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   7310749500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           71488                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          162624                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              234112                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        71488                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          71488                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          576                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              576                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1117                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             2541                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 3658                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             9                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   9                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            9778478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           22244504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               32022982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       9778478                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           9778478                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           78788                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 78788                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           78788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           9778478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          22244504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              32101770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples         9.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      1118.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      2539.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 7421                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         3659                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           9                       # Number of write requests accepted
system.mem_ctrl.readBursts                       3659                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         9                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  234048                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                      128                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   234176                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                   576                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                297                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                247                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                294                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                300                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                223                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                182                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                248                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                308                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                213                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                191                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               208                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               216                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               170                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               246                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               164                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               150                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     7310711500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   3659                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     9                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     2775                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      775                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      103                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          712                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     327.011236                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    193.179526                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    340.991010                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           244     34.27%     34.27% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          167     23.46%     57.72% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           95     13.34%     71.07% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           39      5.48%     76.54% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           21      2.95%     79.49% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           17      2.39%     81.88% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           15      2.11%     83.99% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           14      1.97%     85.96% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          100     14.04%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           712                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        71552                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       162496                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 9787231.801609396935                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 22226996.014567315578                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1118                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         2541                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks            9                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     36417750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     80618250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     32574.02                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     31726.98                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrl.totQLat                      48467250                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                117036000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    18285000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      13253.28                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 32003.28                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         32.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      32.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.25                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.25                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.01                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.06                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      2937                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  80.31                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                  0.00                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     1993105.64                       # Average gap between requests
system.mem_ctrl.pageHitRate                     80.11                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   3077340                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1624260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 14986860                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          39951600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              34376700                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               1119840                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        180158760                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         14383680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        1632529140                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              1922208180                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             262.929017                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            7232478000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE        774500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       16900000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF    6799903750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     37452750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       60597000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    395121500                       # Time in different power states
system.mem_ctrl_1.actEnergy                   2063460                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                   1077780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                 11124120                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          35649120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              25627770                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               2850240                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        158513580                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         17677920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        1645937880                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              1900521870                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             259.962658                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            7247107250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       5510000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       15080000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    6853472750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     46031500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       43052250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    347603000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   7310749500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1186295                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1186295                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             45037                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               826142                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   18865                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               1431                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          826142                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             442958                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           383184                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         6520                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7310749500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     2035384                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1056314                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            92                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            26                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   7310749500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   7310749500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      853236                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           118                       # TLB misses on write requests
system.cpu.workload.numSyscalls                  2030                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      7310749500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         14621500                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1177678                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        7641063                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1186295                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             461823                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      13341846                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   90190                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                    8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            77                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           84                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                    853228                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  7829                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           14564788                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.870173                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.336113                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1890898     12.98%     12.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 12673890     87.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                1                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             14564788                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.081134                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.522591                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1623778                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                354195                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  12400101                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                141619                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  45095                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               12504947                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 36773                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  45095                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1790435                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  198885                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          38341                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  12329656                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                162376                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               12428758                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 38188                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                   134                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  40888                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    147                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  21020                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents             1848                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            15757299                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              34905343                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         20145826                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             99201                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              15105612                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   651687                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               3070                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           2059                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    138140                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              2061211                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1090816                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             39326                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            14968                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   12343701                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                8427                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  12172046                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             43930                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          489086                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       707056                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           6379                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      14564788                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.835717                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.370532                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2392742     16.43%     16.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            12172046     83.57%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            1                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        14564788                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              5667      0.05%      0.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8887063     73.01%     73.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               126599      1.04%     74.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1550      0.01%     74.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               17261      0.14%     74.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     74.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     74.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     74.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     74.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     74.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     74.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  849      0.01%     74.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     74.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 3068      0.03%     74.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     74.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1196      0.01%     74.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2758      0.02%     74.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     74.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     74.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                403      0.00%     74.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     74.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     74.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd            5000      0.04%     74.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     74.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     74.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            6005      0.05%     74.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv            1004      0.01%     74.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     74.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult           5001      0.04%     74.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2009467     16.51%     90.97% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1062550      8.73%     99.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           28449      0.23%     99.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           8124      0.07%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               12172046                       # Type of FU issued
system.cpu.iq.rate                           0.832476                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           38793006                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          12720891                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     11991353                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              159804                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             120384                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        70556                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               12086646                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   79733                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           571650                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        53889                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          170                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           61                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        58872                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         6251                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           249                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  45095                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   58145                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  1774                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            12352128                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             36422                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               2061211                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1090816                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               4180                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   964                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             61                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          18772                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        26442                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                45214                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              12100642                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               2035342                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             71404                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      3091655                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1112315                       # Number of branches executed
system.cpu.iew.exec_stores                    1056313                       # Number of stores executed
system.cpu.iew.exec_rate                     0.827592                       # Inst execution rate
system.cpu.iew.wb_sent                       12088443                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      12061909                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   8921700                       # num instructions producing a value
system.cpu.iew.wb_consumers                  12457051                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.824943                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.716197                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          451080                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            2048                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             45044                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     14516906                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.817188                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.386512                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2653865     18.28%     18.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     11863041     81.72%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            1                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     14516906                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              7178123                       # Number of instructions committed
system.cpu.commit.committedOps               11863041                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        3039266                       # Number of memory references committed
system.cpu.commit.loads                       2007322                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1103315                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      63628                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  11824623                       # Number of committed integer instructions.
system.cpu.commit.function_calls                14699                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         2533      0.02%      0.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8656930     72.97%     73.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          126142      1.06%     74.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1342      0.01%     74.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          12144      0.10%     74.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     74.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             786      0.01%     74.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            2796      0.02%     74.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             970      0.01%     74.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           2730      0.02%     74.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           370      0.00%     74.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd         5000      0.04%     74.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         6000      0.05%     74.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv         1000      0.01%     74.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult         5000      0.04%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1989128     16.77%     91.15% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1023901      8.63%     99.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        18194      0.15%     99.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         8043      0.07%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11863041                       # Class of committed instruction
system.cpu.commit.bw_lim_events              11863041                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     14967986                       # The number of ROB reads
system.cpu.rob.rob_writes                    24676138                       # The number of ROB writes
system.cpu.timesIdled                             977                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           56712                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     7178123                       # Number of Instructions Simulated
system.cpu.committedOps                      11863041                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.036953                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.036953                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.490929                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.490929                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 19639781                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9981208                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     70010                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    61934                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   8895021                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  5333389                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 5338649                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   7310749500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            15.998237                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2476646                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             26153                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             94.698352                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            179500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    15.998237                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999890                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999890                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5004477                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5004477                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   7310749500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      1422334                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1422334                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1027976                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1027976                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      2450310                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2450310                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2450310                       # number of overall hits
system.cpu.dcache.overall_hits::total         2450310                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        34884                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         34884                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         3968                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3968                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        38852                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          38852                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        38852                       # number of overall misses
system.cpu.dcache.overall_misses::total         38852                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1004775000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1004775000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     96518000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     96518000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1101293000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1101293000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1101293000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1101293000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1457218                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1457218                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      1031944                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1031944                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      2489162                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2489162                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2489162                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2489162                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.023939                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.023939                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003845                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003845                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.015608                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015608                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015608                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015608                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 28803.319573                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28803.319573                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 24324.092742                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 24324.092742                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 28345.850921                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28345.850921                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 28345.850921                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28345.850921                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3113                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               220                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    14.150000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        16678                       # number of writebacks
system.cpu.dcache.writebacks::total             16678                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12507                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12507                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           10                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           10                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        12517                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12517                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12517                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12517                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        22377                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        22377                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3958                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3958                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        26335                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        26335                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        26335                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        26335                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    470043513                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    470043513                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     92343500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     92343500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    562387013                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    562387013                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    562387013                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    562387013                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015356                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015356                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003835                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003835                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010580                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010580                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010580                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010580                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 21005.653707                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21005.653707                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 23330.848914                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 23330.848914                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 21355.117258                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21355.117258                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 21355.117258                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 21355.117258                       # average overall mshr miss latency
system.cpu.dcache.replacements                  26137                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   7310749500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            15.997712                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              851146                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             46824                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             18.177559                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    15.997712                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999857                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999857                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1753280                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1753280                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   7310749500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       804322                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          804322                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       804322                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           804322                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       804322                       # number of overall hits
system.cpu.icache.overall_hits::total          804322                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst        48906                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         48906                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst        48906                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          48906                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        48906                       # number of overall misses
system.cpu.icache.overall_misses::total         48906                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    732029500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    732029500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    732029500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    732029500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    732029500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    732029500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       853228                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       853228                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       853228                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       853228                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       853228                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       853228                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.057319                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.057319                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.057319                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.057319                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.057319                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.057319                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14968.091850                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14968.091850                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14968.091850                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14968.091850                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14968.091850                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14968.091850                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           95                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    31.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         2081                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2081                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst         2081                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2081                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         2081                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2081                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        46825                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        46825                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst        46825                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        46825                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        46825                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        46825                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    686105500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    686105500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    686105500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    686105500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    686105500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    686105500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.054880                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.054880                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.054880                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.054880                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.054880                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.054880                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14652.546716                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14652.546716                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14652.546716                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14652.546716                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14652.546716                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14652.546716                       # average overall mshr miss latency
system.cpu.icache.replacements                  46808                       # number of replacements
system.l2bus.snoop_filter.tot_requests         146106                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        73128                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests         1006                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops             1589                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops         1589                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   7310749500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               69200                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         18790                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             63371                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq               183                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               3777                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              3777                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          69201                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side       140457                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        78626                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  219083                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side      2996736                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      2741184                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  5737920                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                              9216                       # Total snoops (count)
system.l2bus.snoopTraffic                      135168                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              82377                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.031502                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.174670                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    79782     96.85%     96.85% # Request fanout histogram
system.l2bus.snoop_fanout::1                     2595      3.15%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                82377                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy            106409000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy           117560497                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.6                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            65521222                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.9                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   7310749500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              127.916992                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  89655                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9325                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 9.614477                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     2.164196                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst    86.554871                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data    39.197925                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.016908                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.676210                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.306234                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.999351                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               188637                       # Number of tag accesses
system.l2cache.tags.data_accesses              188637                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   7310749500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks        16678                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        16678                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data         2948                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             2948                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst        43159                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        18042                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        61201                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst           43159                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           20990                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               64149                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          43159                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          20990                       # number of overall hits
system.l2cache.overall_hits::total              64149                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          829                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            829                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         3666                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         4334                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         8000                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          3666                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          5163                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              8829                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         3666                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         5163                       # number of overall misses
system.l2cache.overall_misses::total             8829                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     51140000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     51140000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    175141000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    239973500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    415114500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    175141000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    291113500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    466254500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    175141000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    291113500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    466254500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks        16678                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        16678                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data         3777                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         3777                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst        46825                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        22376                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        69201                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst        46825                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        26153                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           72978                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        46825                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        26153                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          72978                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.219486                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.219486                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.078292                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.193690                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.115605                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.078292                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.197415                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.120982                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.078292                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.197415                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.120982                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 61688.781665                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 61688.781665                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 47774.413530                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 55369.981541                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 51889.312500                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 47774.413530                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 56384.563238                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 52809.434817                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 47774.413530                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 56384.563238                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 52809.434817                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks           2112                       # number of writebacks
system.l2cache.writebacks::total                 2112                       # number of writebacks
system.l2cache.ReadExReq_mshr_misses::.cpu.data          829                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          829                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         3666                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         4334                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         8000                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         3666                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         5163                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         8829                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         3666                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         5163                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         8829                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     49482000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     49482000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    167811000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    231305500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    399116500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst    167811000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    280787500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    448598500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    167811000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    280787500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    448598500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.219486                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.219486                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.078292                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.193690                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.115605                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.078292                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.197415                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.120982                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.078292                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.197415                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.120982                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 59688.781665                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 59688.781665                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 45774.959083                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 53369.981541                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 49889.562500                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 45774.959083                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 54384.563238                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 50809.661343                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 45774.959083                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 54384.563238                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 50809.661343                       # average overall mshr miss latency
system.l2cache.replacements                      9197                       # number of replacements
system.l3bus.snoop_filter.tot_requests          16515                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests         8608                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops               19                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops           19                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED   7310749500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                7999                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty          2116                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict              5795                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                829                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               829                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           8000                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side        25343                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       699840                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                               225                       # Total snoops (count)
system.l3bus.snoopTraffic                         576                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               9054                       # Request fanout histogram
system.l3bus.snoop_fanout::mean              0.002099                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev             0.045764                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     9035     99.79%     99.79% # Request fanout histogram
system.l3bus.snoop_fanout::1                       19      0.21%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 9054                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy             12471500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.2                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            22070000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED   7310749500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             2315.776199                       # Cycle average of tags in use
system.l3cache.tags.total_refs                  10935                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 3658                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 2.989338                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   761.628880                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data  1554.147319                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.185945                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.379430                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.565375                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         3433                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1          661                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2          535                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         2136                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.838135                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                47402                       # Number of tag accesses
system.l3cache.tags.data_accesses               47402                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED   7310749500                       # Cumulative time (in ticks) in various power states
system.l3cache.WritebackDirty_hits::.writebacks         2107                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total         2107                       # number of WritebackDirty hits
system.l3cache.ReadExReq_hits::.cpu.data          307                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total              307                       # number of ReadExReq hits
system.l3cache.ReadSharedReq_hits::.cpu.inst         2548                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.cpu.data         2315                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total         4863                       # number of ReadSharedReq hits
system.l3cache.demand_hits::.cpu.inst            2548                       # number of demand (read+write) hits
system.l3cache.demand_hits::.cpu.data            2622                       # number of demand (read+write) hits
system.l3cache.demand_hits::total                5170                       # number of demand (read+write) hits
system.l3cache.overall_hits::.cpu.inst           2548                       # number of overall hits
system.l3cache.overall_hits::.cpu.data           2622                       # number of overall hits
system.l3cache.overall_hits::total               5170                       # number of overall hits
system.l3cache.ReadExReq_misses::.cpu.data          522                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            522                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst         1118                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data         2019                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         3137                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst          1118                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data          2541                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              3659                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst         1118                       # number of overall misses
system.l3cache.overall_misses::.cpu.data         2541                       # number of overall misses
system.l3cache.overall_misses::total             3659                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     35004000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     35004000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     77959000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data    140144000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    218103000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     77959000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data    175148000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    253107000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     77959000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data    175148000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    253107000                       # number of overall miss cycles
system.l3cache.WritebackDirty_accesses::.writebacks         2107                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total         2107                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu.data          829                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          829                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst         3666                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data         4334                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         8000                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst         3666                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data         5163                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            8829                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst         3666                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data         5163                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           8829                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data     0.629674                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.629674                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst     0.304965                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data     0.465851                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.392125                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst     0.304965                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data     0.492156                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.414430                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst     0.304965                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data     0.492156                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.414430                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 67057.471264                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 67057.471264                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 69730.769231                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 69412.580485                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 69525.980236                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 69730.769231                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 68928.768201                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 69173.817983                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 69730.769231                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 68928.768201                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 69173.817983                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks              9                       # number of writebacks
system.l3cache.writebacks::total                    9                       # number of writebacks
system.l3cache.ReadExReq_mshr_misses::.cpu.data          522                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          522                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst         1118                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data         2019                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         3137                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst         1118                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data         2541                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         3659                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst         1118                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data         2541                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         3659                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     33960000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     33960000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     75725000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data    136106000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    211831000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     75725000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data    170066000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    245791000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     75725000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data    170066000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    245791000                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data     0.629674                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.629674                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.304965                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.465851                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.392125                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst     0.304965                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data     0.492156                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.414430                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst     0.304965                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data     0.492156                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.414430                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 65057.471264                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 65057.471264                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 67732.558140                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67412.580485                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 67526.617788                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 67732.558140                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 66928.768201                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 67174.364580                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 67732.558140                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 66928.768201                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 67174.364580                       # average overall mshr miss latency
system.l3cache.replacements                       225                       # number of replacements
system.membus.snoop_filter.tot_requests          3884                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          225                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   7310749500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3136                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            9                       # Transaction distribution
system.membus.trans_dist::CleanEvict              216                       # Transaction distribution
system.membus.trans_dist::ReadExReq               522                       # Transaction distribution
system.membus.trans_dist::ReadExResp              522                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3137                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         7542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         7542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       234688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       234688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  234688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3659                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3659    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3659                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1960000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            9912750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
