m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dA:/Programs/Quartus
Ebinarytobcd
Z0 w1586695683
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z4 dC:/Users/marie/Documents/GitHub/EIT4-414/ModelSimBinaryToBCD
Z5 8C:/Users/marie/Documents/GitHub/EIT4-414/ModelSimBinaryToBCD/BinaryToBCD.vhd
Z6 FC:/Users/marie/Documents/GitHub/EIT4-414/ModelSimBinaryToBCD/BinaryToBCD.vhd
l0
L6
VP?z;Z31YK=BD^D:07P?Ml0
!s100 A>l]`VBoK:5:Tf1Bliod[3
Z7 OV;C;10.5b;63
32
Z8 !s110 1586695686
!i10b 1
Z9 !s108 1586695685.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/marie/Documents/GitHub/EIT4-414/ModelSimBinaryToBCD/BinaryToBCD.vhd|
Z11 !s107 C:/Users/marie/Documents/GitHub/EIT4-414/ModelSimBinaryToBCD/BinaryToBCD.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Asim
Z14 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z15 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z16 DEx4 work 18 clockdividermodule 0 22 ?318Md7F0>Tj=YVej8PzL2
R1
R2
R3
Z17 DEx4 work 11 binarytobcd 0 22 P?z;Z31YK=BD^D:07P?Ml0
l35
L9
VBkY18Gzn9Hm6ko`Cj_LN_1
!s100 S_aCCa:fdCo>h7hi9]kV72
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Eclockdividermodule
Z18 w1586648680
R14
R1
R15
R2
R3
R4
Z19 8C:/Users/marie/Documents/GitHub/EIT4-414/ModelSimBinaryToBCD/ClockDividerModule.vhd
Z20 FC:/Users/marie/Documents/GitHub/EIT4-414/ModelSimBinaryToBCD/ClockDividerModule.vhd
l0
L7
V?318Md7F0>Tj=YVej8PzL2
!s100 a^A8MlnSJ[YA?Nf>GGDFb1
R7
32
Z21 !s110 1586695685
!i10b 1
R9
Z22 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/marie/Documents/GitHub/EIT4-414/ModelSimBinaryToBCD/ClockDividerModule.vhd|
Z23 !s107 C:/Users/marie/Documents/GitHub/EIT4-414/ModelSimBinaryToBCD/ClockDividerModule.vhd|
!i113 1
R12
R13
Asim
R14
R1
R15
R2
R3
R16
l23
L16
VTghK7Hf;DKg?`VOcEADig2
!s100 <;zV`FBb@08<7Eg@Ci^>e3
R7
32
R21
!i10b 1
R9
R22
R23
!i113 1
R12
R13
