	architecture u0 (
		.clk_clk       (<connected-to-clk_clk>),       //   clk.clk
		.reset_reset_n (<connected-to-reset_reset_n>), // reset.reset_n
		.uart_write    (<connected-to-uart_write>),    //  uart.write
		.uart_read     (<connected-to-uart_read>)      //      .read
	);

