# Lab0: Warmup

æœ¬å®éªŒç”±ä¸¤éƒ¨åˆ†ç»„æˆï¼šé…ç½®å®éªŒç¯å¢ƒï¼Œä½¿ç”¨ Vivadoã€‚

!!! tip "**2023.3.1**æ›´æ–° [Lab0 é™„ä»¶](https://pan.zju.edu.cn/share/d6c6ca8d81cf6d2be5bf6e5246)"

???+ tips "å¼€å§‹ä¹‹å‰"
    * å®éªŒå·¥ç¨‹çš„è·¯å¾„ä¸åº”æœ‰ä¸­æ–‡å’Œç©ºæ ¼ã€‚
    * é»˜è®¤æŒæ¡äº† Verilog åŸºç¡€å¹¶çŸ¥é“å¦‚ä½•è¿›è¡Œæµ‹è¯•ã€‚
    * å¦‚æœä½ çš„æ•°é€»ä¸€è·¯æ‘¸é±¼ï¼Œå¯ä»¥å‚è€ƒï¼š[èœé¸ŸVerilogæ•™ç¨‹](https://www.runoob.com/w3cnote/verilog-tutorial.html)ã€[HDLBits](https://hdlbits.01xz.net/wiki/Main_Page)ã€æ•°é€»åŠ©æ•™çš„æ—¶å€™æ‘¸å‡ºæ¥çš„[slides](https://github.com/Guahao31/for_Computer_Logic/tree/master/slides)ã€‚
    * Slidesä¸­æ‰€æœ‰ä½¿ç”¨ `bd` æ–‡ä»¶ï¼ˆç±»ä¼¼äºæ•°é€»ç”»çš„åŸç†å›¾ï¼‰çš„éƒ¨åˆ†ï¼Œéƒ½æ”¹ä¸ºä½¿ç”¨ Verilog å®Œæˆï¼Œé¿å… Vivado çš„å¥‡æ€ª bug å½±å“ä½ çš„å®éªŒã€‚
    * å¯ä»¥è°ƒæ•´æœ€å¤šçº¿ç¨‹æ•°ï¼ŒåŠ å¿«ç»¼åˆï¼Œå…·ä½“è®¾ç½®å¯å‚è€ƒ[ vivado å¤šçº¿ç¨‹ç¼–è¯‘è®¾ç½®](https://blog.csdn.net/yundanfengqing_nuc/article/details/107866015)ï¼ˆä¹‹åçš„æ–‡æ¡£ä¸­ï¼Œå‚è€ƒåšå®¢æˆ‘ä¼šå°½é‡é€‰æ‹©å¢™å†…å¯æŸ¥çœ‹çš„ï¼‰ã€‚
    * å¯¹äºä½¿ç”¨ Windows ç³»ç»Ÿçš„åŒå­¦ã€‚å·¥ç¨‹å’Œ IP æ–‡ä»¶å‘½åå°½é‡ç®€çŸ­å¹²ç»ƒä¸”ä½äºç¡¬ç›˜æ ¹ç›®å½•ç­‰æµ…å±‚ç›®å½•ã€‚å¦åˆ™åç»­å®éªŒä¼šå‡ºç°è·¯å¾„è¶…å‡º Windows ç³»ç»Ÿæ”¯æŒçš„æœ€å¤§é•¿åº¦ï¼Œä¸€æ—¦å‡ºç°å°±éœ€è¦å°†ä¹‹å‰æ‰€æœ‰çš„ IPä¸€ä¸€æ‰“å¼€å…¨éƒ¨é‡æ–°ç”Ÿæˆé‡æ–°å½’ç½®
    * å°†æ•´å­¦æœŸå®éªŒçš„æ‰€æœ‰ IP æ ¸ç»„ç»‡åˆ°ç»Ÿä¸€çš„æµ…ç›®å½•ä¸­ï¼Œåç»­æ‰€æœ‰å®éªŒçš„ IP Catalog éƒ½å¼•ç”¨è¯¥ç›®å½•ä¸‹çš„ IP
    * åœ¨ä¿®æ”¹æŸäº› IP æ—¶ï¼Œé‡‡ç”¨å³é”® IPï¼Œé€‰æ‹© `Edit in IP Packager` è¿›å…¥è‡ªåŠ¨ç”Ÿæˆçš„å­å·¥ç¨‹ä¸­ä¿®æ”¹ï¼Œä¿®æ”¹å®Œæˆå `Repackage IP`ï¼Œç„¶åå›åˆ°çˆ¶å·¥ç¨‹ä¸­ `Upgrade IP` å³å¯ã€‚å¯ä»¥é¿å…è‡ªè®¤ä¸ºIPæ›´æ–°äº†ï¼Œå®é™…ä¸Šå·¥ç¨‹å¹¶æ²¡è¯†åˆ«åˆ°
    * åœ¨è¿›è¡Œ `Generate Output Product` æ—¶ï¼Œå°½é‡ä»å¤´åˆ°å°¾å‡é€‰æ‹© `Out of Context` æ¨¡å¼ã€‚å¯ä»¥ä¾¿äºä»¿çœŸ
    * Slides ä¸­å­˜åœ¨ä¸€å®šçš„é”™è¯¯ï¼Œè¯·è®¤çœŸé˜…è¯»ï¼Œç»“åˆç†è®ºè¯¾ç¨‹çŸ¥è¯†åˆ†æï¼Œåªè¦ç†è®ºè¯¾è®¤çœŸå­¦ä¹ ï¼Œå®Œå…¨å¯ä»¥è¾¨è¯†å’Œè§£å†³
    * Tools â†’ Settingä¸­å¯ä»¥å¼€å¯ä¸€äº›è®¾ç½®æ–¹ä¾¿å®éªŒ
        - Source File â†’ File Saving ä¸­å¯ä»¥å¼€å¯è‡ªåŠ¨ä¿å­˜æºæ–‡ä»¶ï¼Œå‡å°‘å¼¹çª—è¯¢é—®æ˜¯å¦ä¿å­˜
        - Dispaly â†’ Spacing â†’ Density è°ƒæ•´ä¸º Compact å¯ä»¥åœ¨å°å±å¹•ä¸Šæ˜¾ç¤ºæ›´å¤šå†…å®¹
        - Text Editor ä¸­å¯ä»¥è°ƒæ•´ç¼–è¾‘å™¨ä¸ºå…¶ä»–ç¬¬ä¸‰æ–¹ç¼–è¾‘å™¨ å¦‚ VS Code
        - Text Editor â†’ Fonts and Colors å¯ä»¥è°ƒæ•´ Fonts family å’Œ sizeï¼ŒåŸå§‹çš„å¤ªè´¹çœ¼ç›äº†


â¬†ï¸**å¼€å§‹å®éªŒä¹‹å‰ï¼Œè¯·è®¤çœŸé˜…è¯»ä»¥ä¸Šå»ºè®®**ï¼ˆå¥æœ«ä¸å¸¦å¥å·çš„æ˜¯ä¸Šä¸€å±ŠåŠ©æ•™ [@NonoHh](https://github.com/NonoHh) ç»™æˆ‘ä»¬çš„å»ºè®®ï¼Œæˆ‘æ¬è¿‡æ¥ï¼Œå¾ˆæœ‰ç”¨ï¼‰

!!! warning "æœ¬å®éªŒéœ€è¦æäº¤å®éªŒæŠ¥å‘Šï¼ˆ Lab0-3 åˆæˆä¸€ä»½æäº¤ï¼‰"

!!! warning "æœ¬å®éªŒä¸éœ€è¦éªŒæ”¶"

!!! warning "ä»æœ¬å®éªŒå¼€å§‹ï¼Œæ¯ä¸ªå®éªŒå°èŠ‚ï¼ˆå¦‚ALUã€Register Fileã€FSMï¼‰éƒ½å¯èƒ½å‡ºç°æ€è€ƒé¢˜ï¼Œä½ éœ€è¦åœ¨æŠ¥å‘Šä¸­ç»™å‡ºå¯¹æ€è€ƒé¢˜çš„å›ç­”ï¼Œæ€è€ƒé¢˜çš„æ ¼å¼ç±»ä¼¼äºï¼š"
    !!! question "æ€è€ƒé¢˜"
        è¿™æ˜¯ä¸€ä¸ªæ€è€ƒé¢˜

## ç¯å¢ƒé…ç½®

!!! warning "ä½ å¯ä»¥å…ˆè·³è¿‡â€œç¯å¢ƒé…ç½®â€éƒ¨åˆ†ï¼Œç›¸å…³å†…å®¹è¿˜åœ¨è®¾è®¡ä¸­"

æœ¬å­¦æœŸå®éªŒéœ€è¦ä½¿ç”¨ git è®°å½•å®éªŒè¿‡ç¨‹ï¼ŒåŠ©æ•™ä¼šæ ¹æ®ä½ çš„ git log åˆ¤æ–­å®éªŒå®Œæˆæƒ…å†µï¼Œç¼ºå°‘ log æˆ– commit è¡Œä¸ºå¼‚å¸¸ä¼šå½±å“å®éªŒæˆç»©ã€‚

è¿™éƒ¨åˆ†ä¸ç”¨å†™åœ¨å®éªŒæŠ¥å‘Šä¸­ã€‚

åœ¨å¼€å§‹å®éªŒä¹‹å‰ï¼Œä½ éœ€è¦åœ¨ç”µè„‘ä¸Šé…ç½® `git`, `make`ã€‚

* [é…ç½® git](https://www.windows11.pro/5639.html)ï¼Œå¦‚æœä½ ä¹‹å‰ä»æœªä½¿ç”¨è¿‡ gitï¼Œå¯ä»¥æŸ¥çœ‹â€œå…¶ä»–â€ä¸­â€œ[git åŸºç¡€](../../Other/about_git/)â€ä¸€èŠ‚ã€‚
* [é…ç½® make](https://tehub.com/a/aCYp1uw0tG)ã€‚

é…ç½®ä¹‹åï¼Œè¯·æ–°å»ºä¸€ä¸ªä»“åº“ç©è€ä¸€ä¸‹ï¼Œå¹¶å»ºä¸€ä¸ªâ€œHello Worldâ€å·¥ç¨‹æŸ¥çœ‹ make å·¥å…·æ˜¯å¦èƒ½å¤Ÿæ­£å¸¸ä½¿ç”¨ã€‚

## ä½¿ç”¨Vivado

è¿™ä¸€èŠ‚ä½ å°†å°è¯•ä½¿ç”¨ Vivado å®Œæˆå°é¡¹ç›®ï¼Œä½“éªŒ Vivado çš„å·¥ä½œæµç¨‹ã€‚

!!! warning "slides ä¸­ä½¿ç”¨åˆ° `bd` æ–‡ä»¶çš„åœ°æ–¹éƒ½æ›¿æ¢ä¸º Verilog ä»£ç ã€‚"

???+ note "è¯·é˜…è¯» slidesï¼Œå®Œæˆå®éªŒå¹¶ä¿ç•™æˆªå›¾è¯æ˜è‡ªå·±å®Œæˆäº†å…¨éƒ¨çš„æµç¨‹ï¼Œæˆªå›¾éœ€è¦åœ¨å®éªŒæŠ¥å‘Šä¸­ç»™å‡ºã€‚"
    ä½ çš„å®éªŒæŠ¥å‘Š**å¿…é¡»**åŒ…æ‹¬ï¼š

    * [p38] æµæ°´ç¯ä»¿çœŸæ³¢å½¢ï¼ˆæ³¨æ„ç¼©æ”¾æ¯”ä¾‹ã€æ•°åˆ¶é€‰æ‹©åˆé€‚ï¼‰ 
    * æµæ°´ç¯å·¥ç¨‹å¯¼å…¥æ‰€éœ€æ–‡ä»¶åçš„ç•Œé¢ï¼ˆåŒ…æ‹¬åŠŸèƒ½ä»£ç ã€ä»¿çœŸä»£ç ã€çº¦æŸæ–‡ä»¶ï¼‰
    * [p54] ä¸‹æ¿å›¾ç‰‡ä¸æè¿°
    * [p78] MUX2T1_5 ä»¿çœŸæ³¢å½¢
    * [p87] å«æºæ–‡ä»¶å°è£…å¾—åˆ°çš„ IP Core æˆªå›¾ï¼ˆä¸ slides ä¸­å›¾ç‰‡ç±»ä¼¼ï¼‰
    * [p94] ä¸å«æºæ–‡ä»¶å°è£…å¾—åˆ°çš„ IP Core æˆªå›¾ï¼ˆä¸ slides ä¸­å›¾ç‰‡ç±»ä¼¼ï¼‰
    * [p116] å¯¹ä¸€ä¸ªç®—æ•°é€»è¾‘å•å…ƒè¿›è¡Œä»¿çœŸéªŒè¯ï¼Œéœ€æä¾›ä½¿ç”¨çš„ä»¿çœŸä»£ç ä¸æ³¢å½¢ï¼ˆä¸éœ€è¦å†å†™ MUX äº†ï¼Œä¹‹å‰å®éªŒè¦†ç›–åˆ°äº†ï¼‰
    * [p179] ä½¿ç”¨ *Verilog* å®Œæˆ muxctrl çš„è®¾è®¡ï¼Œç»™å‡ºæºä»£ç 
    * [p184] mulctrl ä¸‹æ¿å›¾ç‰‡ä¸æè¿°

**ä¸è¦æ±‚åœ¨æŠ¥å‘Šç»™å‡ºçš„éƒ¨åˆ†å¯ä»¥è·³è¿‡ï¼Œä¹‹åå®éªŒç”¨åˆ°æ—¶ä¼šç”¨å³å¯ã€‚**

åœ¨ä½ è¿‡å®Œå®éªŒæµç¨‹ä¹‹åï¼Œè¯·å®Œæˆæ€è€ƒé¢˜ï¼š

???+ question "æ€è€ƒé¢˜"
    åŠ©æ•™åœ¨åšã€Šè®¡ç®—æœºä½“ç³»ç»“æ„ã€‹å®éªŒæ—¶ï¼Œåœ¨ `Message Window` ä¸­çœ‹åˆ°äº†ä¸‹åˆ—é”™è¯¯æç¤ºï¼š

    > [Drc 23-20] Rule violation (NSTD-1) Unspecified I/O Standard: 41 out of 41 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: BTN_X[4:0], BTN_Y[3], BTN_Y[0], SW[15], SW[14], SW[13], SW[7], SW[6], SW[5], SW[4], SW[3], SW[2], SW[1], SW[0], VGA_B[3:0]... and (the first 15 of 28 listed).

    è¯·ä½ å¸®åŠ©å¯æ€œçš„åŠ©æ•™è§£å†³è¿™ä¸ªé—®é¢˜ğŸ˜­ï¼Œå®Œæˆå®éªŒï¼

    * ä½ éœ€è¦è¯´æ˜ï¼š
        * è¿™ä¸ª Error æ˜¯å‡ºåœ¨å“ªä¸ªé˜¶æ®µ (Synthesis/Implementation/Generate Bitstream) ï¼Ÿ
        * åŠ©æ•™åº”è¯¥æ€ä¹ˆåšï¼Ÿï¼ˆè¯·è‡³å°‘ç»™å‡ºä¸€ç§å¯èƒ½çš„è§£å†³æ–¹å¼ï¼‰
        * ä½ æ˜¯é€šè¿‡ä»€ä¹ˆé€”å¾„äº†è§£ä¸è§£å†³è¿™ä¸ª Error çš„ï¼Ÿï¼ˆç®€å•è¯´æ˜å³å¯ï¼Œå‚è€ƒå†…å®¹è¯·ç»™å‡ºé“¾æ¥ï¼‰
    * ä½ ä¸éœ€è¦ç†è§£ä¸è¯´æ˜ï¼š
        * è¿™ä¸ªé”™è¯¯åˆ°åº•æ˜¯ä»€ä¹ˆä¸œè¥¿ï¼Œè¿™ä¸ªé”™è¯¯æ˜¯æ€ä¹ˆäº§ç”Ÿçš„ã€‚
    * ä½ å¯èƒ½é€šè¿‡ä»¥ä¸‹é€”å¾„å®Œæˆæœ¬é¢˜ï¼š
        * è®¤çœŸé˜…è¯»**æŠ¥é”™ä¿¡æ¯**ï¼Œè¯´ä¸å®šè§£å†³æ–¹æ¡ˆå°±åœ¨ Error ä¸­äº†ï¼Ÿ
        * ä½¿ç”¨æœç´¢å¼•æ“ï¼ˆæœ€å¥½ä¸è¦ç”¨ Baidu ï¼‰ï¼Œç²˜è´´æŠ¥é”™çš„**å¤´éƒ¨**ï¼Œçœ‹çœ‹èƒ½ä¸èƒ½å€Ÿé‰´å‰äººçš„æ™ºæ…§ã€‚
        * å–„ç”¨[ Xilinx Support](https://support.xilinx.com/)ã€‚
    
    æ„Ÿè°¢ä½ å¸®åŠ©åŠ©æ•™å®Œæˆäº†å®éªŒğŸ˜Šï¼ä¹‹åçš„å®éªŒä¸­ï¼Œå¦‚æœä½ å‘ç°äº†å„ç§æŠ¥é”™ï¼ˆå°¤å…¶æ˜¯ Critical Warnings/Errorsï¼‰ä¹Ÿå¯ä»¥å…ˆå°è¯•é€šè¿‡ä»Šå¤©çš„é€”å¾„è§£å†³ã€‚
