/*
 * Copyright (C) 2011 Freescale Semiconductor, Inc.
 * Jason Liu <r64343@freescale.com>
 *
 * SPDX-License-Identifier:	GPL-2.0+
 *
 * Refer doc/README.imximage for more details about how-to configure
 * and create imximage boot image
 *
 * The syntax is taken as close as possible with the kwbimage
 *
 * Modified for the Technologic Systems' TS-4900 board
 */

/* image version */
IMAGE_VERSION 2

/*
 * Boot Device : one of
 * spi, sd (the board has no nand neither onenand)
 */
BOOT_FROM      sd

/*
 * Device Configuration Data (DCD)
 *
 * Each entry must have the format:
 * Addr-type           Address        Value
 *
 * where:
 *      Addr-type register length (1,2 or 4 bytes)
 *      Address   absolute address of the register
 *      value     value to be stored in the register
 */
DATA 4 0x020e05a8 0x00000030
DATA 4 0x020e05b0 0x00000030
DATA 4 0x020e0524 0x00000030
DATA 4 0x020e051c 0x00000030

DATA 4 0x020e0518 0x00000030
DATA 4 0x020e050c 0x00000030
DATA 4 0x020e05b8 0x00000030
DATA 4 0x020e05c0 0x00000030

DATA 4 0x020e05ac 0x00020030
DATA 4 0x020e05b4 0x00020030
DATA 4 0x020e0528 0x00020030
DATA 4 0x020e0520 0x00020030

DATA 4 0x020e0514 0x00020030
DATA 4 0x020e0510 0x00020030
DATA 4 0x020e05bc 0x00020030
DATA 4 0x020e05c4 0x00020030

DATA 4 0x020e056c 0x00020030
DATA 4 0x020e0578 0x00020030
DATA 4 0x020e0588 0x00020030
DATA 4 0x020e0594 0x00020030

DATA 4 0x020e057c 0x00020030
DATA 4 0x020e0590 0x00003000
DATA 4 0x020e0598 0x00003000
DATA 4 0x020e058c 0x00000000

DATA 4 0x020e059c 0x00003030
DATA 4 0x020e05a0 0x00003030
DATA 4 0x020e0784 0x00000030
DATA 4 0x020e0788 0x00000030

DATA 4 0x020e0794 0x00000030
DATA 4 0x020e079c 0x00000030
DATA 4 0x020e07a0 0x00000030
DATA 4 0x020e07a4 0x00000030

DATA 4 0x020e07a8 0x00000030
DATA 4 0x020e0748 0x00000030
DATA 4 0x020e074c 0x00000030
DATA 4 0x020e0750 0x00020000

DATA 4 0x020e0758 0x00000000
DATA 4 0x020e0774 0x00020000
DATA 4 0x020e078c 0x00000030
DATA 4 0x020e0798 0x000C0000

DATA 4 0x021b081c 0x33333333
DATA 4 0x021b0820 0x33333333
DATA 4 0x021b0824 0x33333333
DATA 4 0x021b0828 0x33333333

DATA 4 0x021b481c 0x33333333
DATA 4 0x021b4820 0x33333333
DATA 4 0x021b4824 0x33333333
DATA 4 0x021b4828 0x33333333

/* MDCTL, Core Control Register 
      DDR3 chips on TS-4900 are H5TQ4G63MFR (x4), which is a 256M x 16 device.
      It has 15 bits for row address (A0-A14),
         10 bits for column address (A0-A9),
         8 banks (BA0-BA2)      
*/
DATA 4 0x021b0000 0x83190000

/* MDMISC, Core MISC reg 
      WALAT (Write Additional Latency) = 1 cycle
      RALAT (Read Additional Latency) = 1 cycle
*/
DATA 4 0x021b0018 0x00000740

/* MDSCR, Special Command reg */
DATA 4 0x021b001c 0x00008000

/* MDCFG0, core timing reg 0 */ 
DATA 4 0x021b000c 0x40435323

/* MDCFG1, core timing reg 1 */ 
DATA 4 0x021b0010 0xB66E8D63

/* MDCFG2, core timing reg 2 */
DATA 4 0x021b0014 0x01FF00DB


/* MDRWD, Core Read/Write Command Delay Register */
DATA 4 0x021b002c 0x000026D2

/* MDOR, Core Out of Reset Delays Register */
DATA 4 0x021b0030 0x005A1023

DATA 4 0x021b0008 0x09444040
// MX6_MMDC_P0_MDPDC
DATA 4 0x021b0004 0x0002002D

/* MDASP, Core Address Space Partition Register */
DATA 4 0x021b0040 0x00000027


/* MDSCR, Special Command reg */
DATA 4 0x021b001c 0x04088032
/*DATA 4 0x021b001c 0x0408803A*/
DATA 4 0x021b001c 0x00008033
/*DATA 4 0x021b001c 0x0000803B*/
DATA 4 0x021b001c 0x00428031
/*DATA 4 0x021b001c 0x00428039*/
DATA 4 0x021b001c 0x19308030
/*DATA 4 0x021b001c 0x19308038 */

DATA 4 0x021b001c 0x04008040
DATA 4 0x021b001c 0x04008048


/* MPZQHWCTRL, PHY ZQ HW control register */
DATA 4 0x021b0800 0xA1380003
DATA 4 0x021b4800 0xA1380003

/* MDREF, Refresh reg */
DATA 4 0x021b0020 0x00005800

/* MPODTCTRL, PHY ODT control reg */
DATA 4 0x021b0818 0x00022227
DATA 4 0x021b4818 0x00022227

/* DQS regs */
DATA 4 0x021b083c 0x434B0350
DATA 4 0x021b0840 0x021A0218
DATA 4 0x021b483c 0x42350231
DATA 4 0x021b4840 0x03650348
DATA 4 0x021b0848 0x4436383B
DATA 4 0x021b4848 0x39393341
DATA 4 0x021b0850 0x35373933
DATA 4 0x021b4850 0x48254A36

DATA 4 0x021b080c 0x001F001F
DATA 4 0x021b0810 0x001F001F

DATA 4 0x021b480c 0x00440044
DATA 4 0x021b4810 0x00440044

DATA 4 0x021b08b8 0x00000800
DATA 4 0x021b48b8 0x00000800

DATA 4 0x021b001c 0x00000000
DATA 4 0x021b0404 0x00011006

/* set the default clock gate to save power */
DATA 4 0x020c4068 0x00C03F3F
DATA 4 0x020c406c 0x0030FC03
DATA 4 0x020c4070 0x0FFFC000
DATA 4 0x020c4074 0x3FF00000
DATA 4 0x020c4078 0x00FFF300
DATA 4 0x020c407c 0x0F0000C3
DATA 4 0x020c4080 0x000003FF

/* enable AXI cache for VDOA/VPU/IPU */
DATA 4 0x020e0010 0xF00000CF
/* set IPU AXI-id0 Qos=0xf(bypass) AXI-id1 Qos=0x7 */
DATA 4 0x020e0018 0x007F007F
DATA 4 0x020e001c 0x007F007F

/*
 * Setup CCM_CCOSR register as follows:
 *
 * cko1_en  = 1	   --> CKO1 enabled
 * cko1_div = 111  --> divide by 8
 * cko1_sel = 1011 --> ahb_clk_root
 *
 * This sets CKO1 at ahb_clk_root/8 = 132/8 = 16.5 MHz
 */
DATA 4 0x020c4060 0x000000fb
