[{"DBLP title": "Latest Advancements to the Industry-Leading EPDA Design Flow for Silicon Photonics: Invited Paper.", "DBLP authors": ["James Pond", "Xu Wang", "Zeqin Lu", "Ellen Schelew", "Gilles Lamant", "Ahmadreza Farsaei"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942039", "OA papers": [{"PaperId": "https://openalex.org/W2998396157", "PaperTitle": "Latest Advancements to the Industry-Leading EPDA Design Flow for Silicon Photonics: Invited Paper", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Lumerical Solutions (Canada)": 4.0, "Cadence Design Systems (United States)": 2.0}, "Authors": ["James Pond", "Xu Wang", "Zeqin Lu", "Ellen Schelew", "Gilles S. C. Lamant", "Ahmadreza Farsaei"]}]}, {"DBLP title": "Spec&Check: An Approach to the Building of Shared-Memory Runtime Checkers for Multicore Chip Design Verification.", "DBLP authors": ["Marleson Graf", "Olav P. Henschel", "Rafael P. Alevato", "Luiz C. V. dos Santos"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942040", "OA papers": [{"PaperId": "https://openalex.org/W2998336129", "PaperTitle": "Spec&Check: An Approach to the Building of Shared-Memory Runtime Checkers for Multicore Chip Design Verification", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Universidade Federal de Santa Catarina": 4.0}, "Authors": ["Marleson Graf", "Olav P. Henschel", "Rafael P. Alevato", "Luiz Eduardo dos Santos"]}]}, {"DBLP title": "Enabling Secure in-Memory Neural Network Computing by Sparse Fast Gradient Encryption.", "DBLP authors": ["Yi Cai", "Xiaoming Chen", "Lu Tian", "Yu Wang", "Huazhong Yang"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942041", "OA papers": [{"PaperId": "https://openalex.org/W2997394243", "PaperTitle": "Enabling Secure in-Memory Neural Network Computing by Sparse Fast Gradient Encryption", "Year": 2019, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Tsinghua University": 4.0, "Institute of Computing Technology": 0.5, "Chinese Academy of Sciences": 0.5}, "Authors": ["Yi Cai", "Xiao-Ming Chen", "Lu Tian", "Yu Wang", "Huazhong Yang"]}]}, {"DBLP title": "Clock Gating Synthesis of Netlist with Cyclic Logic Paths.", "DBLP authors": ["Yonghwi Kwon", "Inhak Han", "Youngsoo Shin"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942042", "OA papers": [{"PaperId": "https://openalex.org/W2998118341", "PaperTitle": "Clock Gating Synthesis of Netlist with Cyclic Logic Paths", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Korea Advanced Institute of Science and Technology": 2.0, "Baum,Concord,MA,USA,01742": 1.0}, "Authors": ["Yonghwi Kwon", "Inhak Han", "Youngsoo Shin"]}]}, {"DBLP title": "Facilitating Deployment Of A Wafer-Based Analytic Software Using Tensor Methods: Invited Paper.", "DBLP authors": ["Li-C. Wang", "Chuanhe Jay Shan", "Ahmed Wahba"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942043", "OA papers": [{"PaperId": "https://openalex.org/W2997366549", "PaperTitle": "Facilitating Deployment Of A Wafer-Based Analytic Software Using Tensor Methods: Invited Paper", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of California, Santa Barbara": 3.0}, "Authors": ["Li-C. Wang", "Chuanhe Jay Shan", "Ahmed Wahba"]}]}, {"DBLP title": "Design Technology for Scalable and Robust Photonic Integrated Circuits: Invited Paper.", "DBLP authors": ["Zheng Zhao", "Jiaqi Gu", "Zhoufeng Ying", "Chenghao Feng", "Ray T. Chen", "David Z. Pan"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942045", "OA papers": [{"PaperId": "https://openalex.org/W2998040261", "PaperTitle": "Design Technology for Scalable and Robust Photonic Integrated Circuits: Invited Paper", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"The University of Texas at Austin": 6.0}, "Authors": ["Zheng Zhao", "Jiaqi Gu", "Zhoufeng Ying", "Chenghao Feng", "Ray T. Chen", "David Z. Pan"]}]}, {"DBLP title": "PABO: Pseudo Agent-Based Multi-Objective Bayesian Hyperparameter Optimization for Efficient Neural Accelerator Design.", "DBLP authors": ["Maryam Parsa", "Aayush Ankit", "Amirkoushyar Ziabari", "Kaushik Roy"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942046", "OA papers": [{"PaperId": "https://openalex.org/W2998297871", "PaperTitle": "PABO: Pseudo Agent-Based Multi-Objective Bayesian Hyperparameter Optimization for Efficient Neural Accelerator Design", "Year": 2019, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Purdue University System": 3.0, "Oak Ridge National Laboratory": 1.0}, "Authors": ["Maryam Parsa", "Aayush Ankit", "Amirkoushyar Ziabari", "Kaushik Roy"]}]}, {"DBLP title": "Is Robust Design-for-Security Robust Enough? Attack on Locked Circuits with Restricted Scan Chain Access.", "DBLP authors": ["Nimisha Limaye", "Abhrajit Sengupta", "Mohammed Nabeel", "Ozgur Sinanoglu"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942047", "OA papers": [{"PaperId": "https://openalex.org/W2996950687", "PaperTitle": "Is Robust Design-for-Security Robust Enough? Attack on Locked Circuits with Restricted Scan Chain Access", "Year": 2019, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"New York University": 4.0}, "Authors": ["Nimisha Limaye", "Abhrajit Sengupta", "Mohammed Nabeel", "Ozgur Sinanoglu"]}]}, {"DBLP title": "Centrifuge: Evaluating full-system HLS-generated heterogenous-accelerator SoCs using FPGA-Acceleration.", "DBLP authors": ["Qijing Huang", "Christopher Yarp", "Sagar Karandikar", "Nathan Pemberton", "Benjamin Brock", "Liang Ma", "Guohao Dai", "Robert Quitt", "Krste Asanovic", "John Wawrzynek"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942048", "OA papers": [{"PaperId": "https://openalex.org/W2998228662", "PaperTitle": "Centrifuge: Evaluating full-system HLS-generated heterogenous-accelerator SoCs using FPGA-Acceleration", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of California, Berkeley": 8.0, "Polytechnic University of Turin": 1.0, "Tsinghua University": 1.0}, "Authors": ["Qijing Huang", "John Wawrzynek", "Christopher Yarp", "Sagar Karandikar", "Nathan Pemberton", "Benjamin Brock", "Liang Ma", "Guohao Dai", "Robert Quitt", "Krste Asanovic"]}]}, {"DBLP title": "IcySAT: Improved SAT-based Attacks on Cyclic Locked Circuits.", "DBLP authors": ["Kaveh Shamsi", "David Z. Pan", "Yier Jin"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942049", "OA papers": [{"PaperId": "https://openalex.org/W2996815821", "PaperTitle": "IcySAT: Improved SAT-based Attacks on Cyclic Locked Circuits", "Year": 2019, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Florida,Dept. of Electrical and Computer Engineering": 2.0, "The University of Texas at Austin": 1.0}, "Authors": ["Kaveh Shamsi", "David Z. Pan", "Yier Jin"]}]}, {"DBLP title": "An All-Digital True Random Number Generator Based on Chaotic Cellular Automata Topology.", "DBLP authors": ["Scott Best", "Xiaolin Xu"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942050", "OA papers": [{"PaperId": "https://openalex.org/W2996954728", "PaperTitle": "An All-Digital True Random Number Generator Based on Chaotic Cellular Automata Topology", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Rambus (United States)": 1.0, "University of Illinois at Chicago": 1.0}, "Authors": ["Scott C. Best", "Xiaolin Xu"]}]}, {"DBLP title": "DEEPEYE: A Deeply Tensor-Compressed Neural Network Hardware Accelerator: Invited Paper.", "DBLP authors": ["Yuan Cheng", "Guangya Li", "Ngai Wong", "Hai-Bao Chen", "Hao Yu"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942052", "OA papers": [{"PaperId": "https://openalex.org/W2997147213", "PaperTitle": "DEEPEYE: A Deeply Tensor-Compressed Neural Network Hardware Accelerator: Invited Paper", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Shanghai Jiao Tong University": 2.0, "Southern University of Science and Technology": 2.0, "Chinese University of Hong Kong": 1.0}, "Authors": ["Yuan Cheng", "Guangya Li", "Ngai Wong", "Hai-Bao Chen", "Hao Yu"]}]}, {"DBLP title": "A Dynamic Programming-Based, Path Balancing Technology Mapping Algorithm Targeting Area Minimization.", "DBLP authors": ["Ghasem Pasandi", "Massoud Pedram"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942053", "OA papers": [{"PaperId": "https://openalex.org/W2998527402", "PaperTitle": "A Dynamic Programming-Based, Path Balancing Technology Mapping Algorithm Targeting Area Minimization", "Year": 2019, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Southern California": 2.0}, "Authors": ["Ghasem Pasandi", "Massoud Pedram"]}]}, {"DBLP title": "INA: Incremental Network Approximation Algorithm for Limited Precision Deep Neural Networks.", "DBLP authors": ["Zheyu Liu", "Kaige Jia", "Weiqiang Liu", "Qi Wei", "Fei Qiao", "Huazhong Yang"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942054", "OA papers": [{"PaperId": "https://openalex.org/W2996999863", "PaperTitle": "INA: Incremental Network Approximation Algorithm for Limited Precision Deep Neural Networks", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"National Engineering Research Center for Information Technology in Agriculture": 4.0, "Nanjing University of Aeronautics and Astronautics": 1.0, "Tsinghua University": 1.0}, "Authors": ["Zheyu Liu", "Kaige Jia", "Weiqiang Liu", "Qi Wei", "Fei Qiao", "Huazhong Yang"]}]}, {"DBLP title": "NAIS: Neural Architecture and Implementation Search and its Applications in Autonomous Driving.", "DBLP authors": ["Cong Hao", "Yao Chen", "Xinheng Liu", "Atif Sarwari", "Daryl Sew", "Ashutosh Dhar", "Bryan Wu", "Dongdong Fu", "Jinjun Xiong", "Wen-Mei Hwu", "Junli Gu", "Deming Chen"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942055", "OA papers": [{"PaperId": "https://openalex.org/W2997442807", "PaperTitle": "NAIS: Neural Architecture and Implementation Search and its Applications in Autonomous Driving", "Year": 2019, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"IBM-Illinois Center for Cognitive Computing Systems Research (C3SR)": 5.0, "XMotors.ai": 5.0, "Advanced Digital Sciences Center": 1.0, "University of Illinois Urbana-Champaign": 1.0}, "Authors": ["Cong Hao", "Wen-mei W. Hwu", "Junli Gu", "Deming Chen", "Yao Shen Chen", "Xinheng Liu", "Atif Sarwari", "Daryl Sew", "Ashutosh Sutra Dhar", "Bryan Wu", "Dongdong Fu", "Jinjun Xiong"]}]}, {"DBLP title": "Re-Tangle: A ReRAM-based Processing-in-Memory Architecture for Transaction-based Blockchain.", "DBLP authors": ["Qian Wang", "Tianyu Wang", "Zhaoyan Shen", "Zhiping Jia", "Mengying Zhao", "Zili Shao"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942056", "OA papers": [{"PaperId": "https://openalex.org/W2997774351", "PaperTitle": "Re-Tangle: A ReRAM-based Processing-in-Memory Architecture for Transaction-based Blockchain", "Year": 2019, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"ShanDong University, Qingdao, China": 5.0, "Chinese University of Hong Kong": 1.0}, "Authors": ["Qian Wang", "Nianqiang Wu", "Zhaoyan Shen", "Zhiping Jia", "Mengying Zhao", "Zili Shao"]}]}, {"DBLP title": "How to Efficiently Handle Complex Values? Implementing Decision Diagrams for Quantum Computing.", "DBLP authors": ["Alwin Zulehner", "Stefan Hillmich", "Robert Wille"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942057", "OA papers": [{"PaperId": "https://openalex.org/W2996803642", "PaperTitle": "How to Efficiently Handle Complex Values? Implementing Decision Diagrams for Quantum Computing", "Year": 2019, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"Johannes Kepler University of Linz": 3.0}, "Authors": ["Alwin Zulehner", "Stefan Hillmich", "Robert Wille"]}]}, {"DBLP title": "Zac: Towards Automatic Optimization and Deployment of Quantized Deep Neural Networks on Embedded Devices.", "DBLP authors": ["Qingcheng Xiao", "Yun Liang"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942058", "OA papers": [{"PaperId": "https://openalex.org/W2996843284", "PaperTitle": "Zac: Towards Automatic Optimization and Deployment of Quantized Deep Neural Networks on Embedded Devices", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Peking University": 2.0}, "Authors": ["Qingcheng Xiao", "Yun Liang"]}]}, {"DBLP title": "Towards Verification-Aware Knowledge Distillation for Neural-Network Controlled Systems: Invited Paper.", "DBLP authors": ["Jiameng Fan", "Chao Huang", "Wenchao Li", "Xin Chen", "Qi Zhu"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942059", "OA papers": [{"PaperId": "https://openalex.org/W2996902490", "PaperTitle": "Towards Verification-Aware Knowledge Distillation for Neural-Network Controlled Systems: Invited Paper", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Boston University": 2.0, "Northwestern University": 2.0, "University of Dayton": 1.0}, "Authors": ["Jiameng Fan", "Chao Ching Huang", "Wenchao Li", "Xin Chen", "Qi Zhu"]}]}, {"DBLP title": "MAGICAL: Toward Fully Automated Analog IC Layout Leveraging Human and Machine Intelligence: Invited Paper.", "DBLP authors": ["Biying Xu", "Keren Zhu", "Mingjie Liu", "Yibo Lin", "Shaolan Li", "Xiyuan Tang", "Nan Sun", "David Z. Pan"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942060", "OA papers": [{"PaperId": "https://openalex.org/W2998328510", "PaperTitle": "MAGICAL: Toward Fully Automated Analog IC Layout Leveraging Human and Machine Intelligence: Invited Paper", "Year": 2019, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"The University of Texas at Austin": 8.0}, "Authors": ["Biying Xu", "Keren Zhu", "Mingjie Liu", "Yibo Lin", "Shaolan Li", "Xiyuan Tang", "Nan Sun", "David Z. Pan"]}]}, {"DBLP title": "Flip-flop State Driven Clock Gating: Concept, Design, and Methodology.", "DBLP authors": ["Gyoung-Hwan Hyun", "Taewhan Kim"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942061", "OA papers": [{"PaperId": "https://openalex.org/W2996859601", "PaperTitle": "Flip-flop State Driven Clock Gating: Concept, Design, and Methodology", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Seoul National University": 2.0}, "Authors": ["Gyounghwan Hyun", "Taewhan Kim"]}]}, {"DBLP title": "BagNet: Berkeley Analog Generator with Layout Optimizer Boosted with Deep Neural Networks.", "DBLP authors": ["Kourosh Hakhamaneshi", "Nick Werblun", "Pieter Abbeel", "Vladimir Stojanovic"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942062", "OA papers": [{"PaperId": "https://openalex.org/W2997143235", "PaperTitle": "BagNet: Berkeley Analog Generator with Layout Optimizer Boosted with Deep Neural Networks", "Year": 2019, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"University of California, Berkeley": 4.0}, "Authors": ["Kourosh Hakhamaneshi", "Nick Werblun", "Pieter Abbeel", "Vladimir Stojanovic"]}]}, {"DBLP title": "GAN-CTS: A Generative Adversarial Framework for Clock Tree Prediction and Optimization.", "DBLP authors": ["Yi-Chen Lu", "Jeehyun Lee", "Anthony Agnesina", "Kambiz Samadi", "Sung Kyu Lim"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942063", "OA papers": [{"PaperId": "https://openalex.org/W2998169401", "PaperTitle": "GAN-CTS: A Generative Adversarial Framework for Clock Tree Prediction and Optimization", "Year": 2019, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Georgia Institute of Technology": 4.0, "Qualcomm (United States)": 1.0}, "Authors": ["Yichen Lu", "Jeehyun Lee", "Anthony Agnesina", "Kambiz Samadi", "Sung Kyu Lim"]}]}, {"DBLP title": "Allocation of State Retention Registers Boosting Practical Applicability to Power Gated Circuits.", "DBLP authors": ["Gyoung-Hwan Hyun", "Taewhan Kim"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942064", "OA papers": [{"PaperId": "https://openalex.org/W2997282871", "PaperTitle": "Allocation of State Retention Registers Boosting Practical Applicability to Power Gated Circuits", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Seoul National University": 2.0}, "Authors": ["Gyounghwan Hyun", "Taewhan Kim"]}]}, {"DBLP title": "WCET Guarantees for Opportunistic Runtime Reconfiguration.", "DBLP authors": ["Marvin Damschen", "Lars Bauer", "J\u00f6rg Henkel"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942065", "OA papers": [{"PaperId": "https://openalex.org/W2998419091", "PaperTitle": "WCET Guarantees for Opportunistic Runtime Reconfiguration", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Karlsruhe Institute of Technology": 3.0}, "Authors": ["Marvin Damschen", "Lars Bauer", "Jorg Henkel"]}]}, {"DBLP title": "VOM: Flow-Path Validation and Control-Sequence Optimization for Multilayered Continuous-Flow Microfluidic Biochips.", "DBLP authors": ["Mengchu Li", "Tsun-Ming Tseng", "Yanlu Ma", "Tsung-Yi Ho", "Ulf Schlichtmann"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942066", "OA papers": [{"PaperId": "https://openalex.org/W2998227659", "PaperTitle": "VOM: Flow-Path Validation and Control-Sequence Optimization for Multilayered Continuous-Flow Microfluidic Biochips", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Technical University of Munich": 4.5, "Institute for Advanced Study": 0.5}, "Authors": ["Mengchu Li", "Tsun-Ming Tseng", "Yan-Lu Ma", "Tsung-Yi Ho", "Ulf Schlichtmann"]}]}, {"DBLP title": "ALWANN: Automatic Layer-Wise Approximation of Deep Neural Network Accelerators without Retraining.", "DBLP authors": ["Vojtech Mrazek", "Zdenek Vas\u00edcek", "Luk\u00e1s Sekanina", "Muhammad Abdullah Hanif", "Muhammad Shafique"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942068", "OA papers": [{"PaperId": "https://openalex.org/W2958306322", "PaperTitle": "ALWANN: Automatic Layer-Wise Approximation of Deep Neural Network Accelerators without Retraining", "Year": 2019, "CitationCount": 56, "EstimatedCitation": 56, "Affiliations": {"TU Wien": 3.0, "Brno University of Technology": 2.0}, "Authors": ["Vojtech Mrazek", "Zdenek Vasicek", "Lukas Sekanina", "Ghulam Abbas", "Muhammad Shafique"]}]}, {"DBLP title": "Efficient Yield Analysis for SRAM and Analog Circuits using Meta-Model based Importance Sampling Method.", "DBLP authors": ["Xiao Shi", "Hao Yan", "Jiajia Zhang", "Qiancun Huang", "Longxing Shi", "Lei He"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942069", "OA papers": [{"PaperId": "https://openalex.org/W2996969031", "PaperTitle": "Efficient Yield Analysis for SRAM and Analog Circuits using Meta-Model based Importance Sampling Method", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Shanghai Fudan Microelectronics (China)": 0.5, "Fudan University": 0.5, "Southeast University": 4.0, "University of California, Los Angeles": 1.0}, "Authors": ["Xiaowei Shi", "Hao Yan", "Jiajia Zhang", "Qiancun Huang", "Longxing Shi", "Lei He"]}]}, {"DBLP title": "Scaling Microfluidics to Complex, Dynamic Protocols: Invited Paper.", "DBLP authors": ["Max Willsey", "Ashley P. Stephenson", "Chris Takahashi", "Bichlien H. Nguyen", "Karin Strauss", "Luis Ceze"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942070", "OA papers": [{"PaperId": "https://openalex.org/W2996921999", "PaperTitle": "Scaling Microfluidics to Complex, Dynamic Protocols: Invited Paper", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Washington": 4.0, "Microsoft Research (United Kingdom)": 2.0}, "Authors": ["Max Willsey", "Ashley P. Stephenson", "Christopher N. Takahashi", "Bichlien H. Nguyen", "Karin Strauss", "Luis Ceze"]}]}, {"DBLP title": "Embedding Binary Perceptrons in FPGA to improve Area, Power and Performance.", "DBLP authors": ["Ankit Wagle", "Elham Azari", "Sarma B. K. Vrudhula"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942071", "OA papers": [{"PaperId": "https://openalex.org/W2998030583", "PaperTitle": "Embedding Binary Perceptrons in FPGA to improve Area, Power and Performance", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Decision Systems (United States)": 1.5, "Arizona State University": 1.5}, "Authors": ["Ankit Wagle", "Elham Azari", "Sarma Vrudhula"]}]}, {"DBLP title": "A PVT-robust Customized 4T Embedded DRAM Cell Array for Accelerating Binary Neural Networks.", "DBLP authors": ["Hyein Shin", "Jaehyeong Sim", "Daewoong Lee", "Lee-Sup Kim"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942072", "OA papers": [{"PaperId": "https://openalex.org/W2998187558", "PaperTitle": "A PVT-robust Customized 4T Embedded DRAM Cell Array for Accelerating Binary Neural Networks", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Korea Advanced Institute of Science and Technology": 4.0}, "Authors": ["Hyein Shin", "Jaehyeong Sim", "Dae-Woong Lee", "Lee-Sup Kim"]}]}, {"DBLP title": "Making the Fault-Tolerance of Emerging Neural Network Accelerators Scalable.", "DBLP authors": ["Tao Liu", "Wujie Wen"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942073", "OA papers": [{"PaperId": "https://openalex.org/W2997019200", "PaperTitle": "Making the Fault-Tolerance of Emerging Neural Network Accelerators Scalable", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Florida International University": 1.0, "Lehigh University": 1.0}, "Authors": ["Tao Liu", "Wujie Wen"]}]}, {"DBLP title": "Dr. CU 2.0: A Scalable Detailed Routing Framework with Correct-by-Construction Design Rule Satisfaction.", "DBLP authors": ["Haocheng Li", "Gengjie Chen", "Bentian Jiang", "Jingsong Chen", "Evangeline F. Y. Young"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942074", "OA papers": [{"PaperId": "https://openalex.org/W2997948262", "PaperTitle": "Dr. CU 2.0: A Scalable Detailed Routing Framework with Correct-by-Construction Design Rule Satisfaction", "Year": 2019, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Chinese University of Hong Kong": 5.0}, "Authors": ["Haocheng Li", "Gengjie Chen", "Bentian Jiang", "Jingsong Chen", "Evangeline F. Y. Young"]}]}, {"DBLP title": "elfPlace: Electrostatics-based Placement for Large-Scale Heterogeneous FPGAs.", "DBLP authors": ["Wuxi Li", "Yibo Lin", "David Z. Pan"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942075", "OA papers": [{"PaperId": "https://openalex.org/W2997871849", "PaperTitle": "elfPlace: Electrostatics-based Placement for Large-Scale Heterogeneous FPGAs", "Year": 2019, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"The University of Texas at Austin": 3.0}, "Authors": ["Wuxi Li", "Yibo Lin", "David Z. Pan"]}]}, {"DBLP title": "Resolving the Trilemma in Logic Encryption.", "DBLP authors": ["Hai Zhou", "Amin Rezaei", "Yuanqi Shen"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942076", "OA papers": [{"PaperId": "https://openalex.org/W2998625813", "PaperTitle": "Resolving the Trilemma in Logic Encryption", "Year": 2019, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Northwestern University": 3.0}, "Authors": ["Hai Zhou", "Amin Rezaei", "Yuanqi Shen"]}]}, {"DBLP title": "Time-Frame Folding: Back to the Sequentiality.", "DBLP authors": ["Po-Chun Chien", "Jie-Hong R. Jiang"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942078", "OA papers": [{"PaperId": "https://openalex.org/W2997041852", "PaperTitle": "Time-Frame Folding: Back to the Sequentiality", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Taiwan University": 2.0}, "Authors": ["Po-Chun Chien", "Jie-Hong R. Jiang"]}]}, {"DBLP title": "Timing-Aware Fill Insertions with Design-Rule and Density Constraints.", "DBLP authors": ["Tingshen Lan", "Xingquan Li", "Jianli Chen", "Jun Yu", "Lei He", "Senhua Dong", "Wenxing Zhu", "Yao-Wen Chang"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942079", "OA papers": [{"PaperId": "https://openalex.org/W2997170843", "PaperTitle": "Timing-Aware Fill Insertions with Design-Rule and Density Constraints", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Fuzhou University": 3.0, "Fudan University": 2.0, "University of California, Los Angeles": 1.0, "Empyrean Software, Inc.,Beijing,China,10000": 1.0, "National Taiwan University": 1.0}, "Authors": ["Tingshen Lan", "Xingquan Li", "Jianli Chen", "Jun Yu", "Lei He", "Dong Senhua", "Wenxing Zhu", "Yao-Wen Chang"]}]}, {"DBLP title": "The Internet of Microfluidic Things: Perspectives on System Architecture and Design Challenges: Invited Paper.", "DBLP authors": ["Mohamed Ibrahim", "Maria Gorlatova", "Krishnendu Chakrabarty"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942080", "OA papers": [{"PaperId": "https://openalex.org/W2997557307", "PaperTitle": "The Internet of Microfluidic Things: Perspectives on System Architecture and Design Challenges: Invited Paper", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Intel (United States)": 1.0, "Duke University": 2.0}, "Authors": ["Ikhlas A. Khan", "Maria Gorlatova", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "A Statistical Timing Model for Low Voltage Design Considering Process Variation.", "DBLP authors": ["Peng Cao", "Zhiyuan Liu", "Jiangping Wu", "Jingjing Guo", "Jun Yang", "Longxing Shi"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942081", "OA papers": [{"PaperId": "https://openalex.org/W2998296300", "PaperTitle": "A Statistical Timing Model for Low Voltage Design Considering Process Variation", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Southeast University": 6.0}, "Authors": ["Peng Cao", "Zhiyuan Liu", "Jiangping Wu", "Jingjing Guo", "Jun Yang", "Longxing Shi"]}]}, {"DBLP title": "High-performance Hardware Architecture for Tensor Singular Value Decomposition: Invited Paper.", "DBLP authors": ["Chunhua Deng", "Miao Yin", "Xiao-Yang Liu", "Xiaodong Wang", "Bo Yuan"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942082", "OA papers": [{"PaperId": "https://openalex.org/W2997310398", "PaperTitle": "High-performance Hardware Architecture for Tensor Singular Value Decomposition: Invited Paper", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Rutgers Sexual and Reproductive Health and Rights": 3.0, "Columbia University": 2.0}, "Authors": ["Chunhua Deng", "Miao Yin", "Xiaoyang Liu", "Xiaodong Wang", "Bo Yuan"]}]}, {"DBLP title": "An Event-driven Neuromorphic System with Biologically Plausible Temporal Dynamics.", "DBLP authors": ["Haowen Fang", "Amar Shrestha", "Ziyi Zhao", "Yilan Li", "Qinru Qiu"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942083", "OA papers": [{"PaperId": "https://openalex.org/W2997371061", "PaperTitle": "An Event-driven Neuromorphic System with Biologically Plausible Temporal Dynamics", "Year": 2019, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Syracuse University": 5.0}, "Authors": ["Haowen Fang", "Amar Shrestha", "Ziyi Zhao", "Yilan Li", "Qinru Qiu"]}]}, {"DBLP title": "Toward Instantaneous Sanitization through Disturbance-induced Errors and Recycling Programming over 3D Flash Memory.", "DBLP authors": ["Wei-Chen Wang", "Ping-Hsien Lin", "Yung-Chun Li", "Chien-Chung Ho", "Yu-Ming Chang", "Yuan-Hao Chang"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942084", "OA papers": [{"PaperId": "https://openalex.org/W2996886535", "PaperTitle": "Toward Instantaneous Sanitization through Disturbance-induced Errors and Recycling Programming over 3D Flash Memory", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Taiwan University": 2.0, "Macronix International (China)": 2.0, "National Chung Cheng University": 1.0, "Institute of Information Science, Academia Sinica": 1.0}, "Authors": ["Weichen Wang", "Ping-Hsien Lin", "Yung-Chun Li", "Chien-Chung Ho", "Yu-Ming Chang", "Yuan-Hao Chang"]}]}, {"DBLP title": "Power-Driven DNN Dataflow Optimization on FPGA.", "DBLP authors": ["Qi Sun", "Tinghuan Chen", "Jin Miao", "Bei Yu"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942085", "OA papers": [{"PaperId": "https://openalex.org/W2998452811", "PaperTitle": "Power-Driven DNN Dataflow Optimization on FPGA", "Year": 2019, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Chinese University of Hong Kong": 3.0, "Cadence Design Systems (United States)": 1.0}, "Authors": ["Frank B. Hu", "Tinghuan Chen", "Jin Miao", "Bei Yu"]}]}, {"DBLP title": "eSRCNN: A Framework for Optimizing Super-Resolution Tasks on Diverse Embedded CNN Accelerators.", "DBLP authors": ["Youngbeom Jung", "Yeongjae Choi", "Jaehyeong Sim", "Lee-Sup Kim"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942086", "OA papers": [{"PaperId": "https://openalex.org/W2997975696", "PaperTitle": "eSRCNN: A Framework for Optimizing Super-Resolution Tasks on Diverse Embedded CNN Accelerators", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Korea Advanced Institute of Science and Technology": 4.0}, "Authors": ["Youngbeom Jung", "Yeongjae Choi", "Jaehyeong Sim", "Lee-Sup Kim"]}]}, {"DBLP title": "Golden Gate: Bridging The Resource-Efficiency Gap Between ASICs and FPGA Prototypes.", "DBLP authors": ["Albert Magyar", "David Biancolin", "John Koenig", "Sanjit Seshia", "Jonathan Bachrach", "Krste Asanovic"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942087", "OA papers": [{"PaperId": "https://openalex.org/W2998273950", "PaperTitle": "Golden Gate: Bridging The Resource-Efficiency Gap Between ASICs and FPGA Prototypes", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of California, Berkeley": 6.0}, "Authors": ["Albert Magyar", "David Biancolin", "John Koenig", "Sanjit A. Seshia", "Jonathan Bachrach", "Krste Asanovic"]}]}, {"DBLP title": "Achieving Routing Integrity in Analog Layout Migration via Cartesian Detection Lines.", "DBLP authors": ["Hao-Yu Chi", "Zi-Jun Lin", "Chia-Hao Hung", "Chien-Nan Jimmy Liu", "Hung-Ming Chen"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942088", "OA papers": [{"PaperId": "https://openalex.org/W2997772208", "PaperTitle": "Achieving Routing Integrity in Analog Layout Migration via Cartesian Detection Lines", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Yang Ming Chiao Tung University": 3.0, "National Central University": 2.0}, "Authors": ["Hao Chi", "Zijun Lin", "Chia-Hao Hung", "Chien-Nan Jimmy Liu", "Hung-Ming Chen"]}]}, {"DBLP title": "ReDESK: A Reconfigurable Dataflow Engine for Sparse Kernels on Heterogeneous Platforms.", "DBLP authors": ["Kai Lu", "Zhaoshi Li", "Leibo Liu", "Jiawei Wang", "Shouyi Yin", "Shaojun Wei"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942089", "OA papers": [{"PaperId": "https://openalex.org/W2998631742", "PaperTitle": "ReDESK: A Reconfigurable Dataflow Engine for Sparse Kernels on Heterogeneous Platforms", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Tsinghua University": 3.0, "Institute of Microelectronics": 3.0}, "Authors": ["Kai Lu", "Zhaoshi Li", "Leibo Liu", "Jiawei Wang", "Shouyi Yin", "Shaojun Wei"]}]}, {"DBLP title": "Graph- and ILP-Based Cut Redistribution for Two-Dimensional Directed Self-Assembly.", "DBLP authors": ["Zhan-Ling Wang", "Yao-Wen Chang"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942090", "OA papers": [{"PaperId": "https://openalex.org/W2998010113", "PaperTitle": "Graph- and ILP-Based Cut Redistribution for Two-Dimensional Directed Self-Assembly", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Taiwan University": 2.0}, "Authors": ["Zhan-Ling Wang", "Yao-Wen Chang"]}]}, {"DBLP title": "Reducing Compilation Effort in Commercial FPGA Emulation Systems Using Machine Learning.", "DBLP authors": ["Anthony Agnesina", "Etienne Lepercq", "Jose Escobedo", "Sung Kyu Lim"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942091", "OA papers": [{"PaperId": "https://openalex.org/W2996864703", "PaperTitle": "Reducing Compilation Effort in Commercial FPGA Emulation Systems Using Machine Learning", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Georgia Institute of Technology": 2.0, "Synopsys (United States)": 2.0}, "Authors": ["Anthony Agnesina", "Etienne Lepercq", "Jose Pablo Escobedo", "Sung Kyu Lim"]}]}, {"DBLP title": "Wavelength-Routed Optical NoCs: Design and EDA - State of the Art and Future Directions: Invited Paper.", "DBLP authors": ["Tsun-Ming Tseng", "Alexandre Truppel", "Mengchu Li", "Mahdi Nikdast", "Ulf Schlichtmann"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942092", "OA papers": [{"PaperId": "https://openalex.org/W2998637246", "PaperTitle": "Wavelength-Routed Optical NoCs: Design and EDA \u2014 State of the Art and Future Directions: Invited Paper", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Technical University of Munich": 4.0, "Colorado State University": 1.0}, "Authors": ["Tsun-Ming Tseng", "Alexandre Truppel", "Mengchu Li", "Mahdi Nikdast", "Ulf Schlichtmann"]}]}, {"DBLP title": "The Role of Multiplicative Complexity in Compiling Low $T$-count Oracle Circuits.", "DBLP authors": ["Giulia Meuli", "Mathias Soeken", "Earl Campbell", "Martin Roetteler", "Giovanni De Micheli"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942093", "OA papers": [{"PaperId": "https://openalex.org/W2997682999", "PaperTitle": "The Role of Multiplicative Complexity in Compiling Low $T$-count Oracle Circuits", "Year": 2019, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Integrated Systems Laboratory, EPFL,Lausanne,CH": 3.0, "University of Sheffield": 1.0, "Microsoft (United States)": 1.0}, "Authors": ["Giulia Meuli", "Mathias Soeken", "Earl T. Campbell", "Martin Roetteler", "Giovanni De Micheli"]}]}, {"DBLP title": "Active Fences against Voltage-based Side Channels in Multi-Tenant FPGAs.", "DBLP authors": ["Jonas Krautter", "Dennis R. E. Gnad", "Falk Schellenberg", "Amir Moradi", "Mehdi Baradaran Tahoori"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942094", "OA papers": [{"PaperId": "https://openalex.org/W2996863257", "PaperTitle": "Active Fences against Voltage-based Side Channels in Multi-Tenant FPGAs", "Year": 2019, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"Karlsruhe Institute of Technology": 3.0, "Ruhr University Bochum": 2.0}, "Authors": ["Jonas Krautter", "Dennis R. E. Gnad", "Falk Schellenberg", "Amir Moradi", "Mehdi B. Tahoori"]}]}, {"DBLP title": "A Uniform Modeling Methodology for Benchmarking DNN Accelerators.", "DBLP authors": ["Indranil Palit", "Qiuwen Lou", "Robert Perricone", "Michael T. Niemier", "Xiaobo Sharon Hu"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942095", "OA papers": [{"PaperId": "https://openalex.org/W2997362251", "PaperTitle": "A Uniform Modeling Methodology for Benchmarking DNN Accelerators", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Valeo Physical Therapy (United States)": 1.0, "University of Notre Dame": 4.0}, "Authors": ["Indranil Palit", "Qiuwen Lou", "Robert Perricone", "Michael Niemier", "Xiaobo Sharon Hu"]}]}, {"DBLP title": "Unlocking the Power of Formal Hardware Verification with CoSA and Symbolic QED: Invited Paper.", "DBLP authors": ["Florian Lonsing", "Karthik Ganesan", "Makai Mann", "Srinivasa Shashank Nuthakki", "Eshan Singh", "Mario Srouji", "Yahan Yang", "Subhasish Mitra", "Clark W. Barrett"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942096", "OA papers": [{"PaperId": "https://openalex.org/W2998033949", "PaperTitle": "Unlocking the Power of Formal Hardware Verification with CoSA and Symbolic QED: Invited Paper", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Stanford University": 9.0}, "Authors": ["Florian Lonsing", "Karthik Ganesan", "Makai Mann", "Srinivasa Shashank Nuthakki", "S. Mani Sarathy", "Mario Srouji", "Yahan Yang", "Subhasish Mitra", "Clark Barrett"]}]}, {"DBLP title": "Accelerating garbage collection for 3D MLC flash memory with SLC blocks.", "DBLP authors": ["Shuai Li", "Wei Tong", "Jingning Liu", "Bing Wu", "Yazhi Feng"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942097", "OA papers": [{"PaperId": "https://openalex.org/W2998013723", "PaperTitle": "Accelerating garbage collection for 3D MLC flash memory with SLC blocks", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Wuhan National Laboratory for Optoelectronics": 2.5, "Huazhong University of Science and Technology": 2.5}, "Authors": ["Shuai Li", "Wei Tong", "Jingning Liu", "Bing Wu", "Feng Yazhi"]}]}, {"DBLP title": "Holistic Power Side-Channel Leakage Assessment: Towards a Robust Multidimensional Metric.", "DBLP authors": ["Alric Althoff", "Jeremy Blackstone", "Ryan Kastner"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942098", "OA papers": [{"PaperId": "https://openalex.org/W2997859314", "PaperTitle": "Holistic Power Side-Channel Leakage Assessment: Towards a Robust Multidimensional Metric", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of California, San Diego": 3.0}, "Authors": ["Alric Althoff", "Jeremy Blackstone", "Ryan Kastner"]}]}, {"DBLP title": "Neural Network-Inspired Analog-to-Digital Conversion to Achieve Super-Resolution with Low-Precision RRAM Devices.", "DBLP authors": ["Weidong Cao", "Liu Ke", "Ayan Chakrabarti", "Xuan Zhang"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942099", "OA papers": [{"PaperId": "https://openalex.org/W2997273453", "PaperTitle": "Neural Network-Inspired Analog-to-Digital Conversion to Achieve Super-Resolution with Low-Precision RRAM Devices", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Washington University in St. Louis": 4.0}, "Authors": ["Weidong Cao", "Liu Ke", "Ayan Chakrabarti", "X. Y. Zhang"]}]}, {"DBLP title": "Security and Complexity Analysis of LUT-based Obfuscation: From Blueprint to Reality.", "DBLP authors": ["Gaurav Kolhe", "Hadi Mardani Kamali", "Miklesh Naicker", "Tyler David Sheaves", "Hamid Mahmoodi", "Sai Manoj P. D.", "Houman Homayoun", "Setareh Rafatirad", "Avesta Sasan"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942100", "OA papers": [{"PaperId": "https://openalex.org/W2998465829", "PaperTitle": "Security and Complexity Analysis of LUT-based Obfuscation: From Blueprint to Reality", "Year": 2019, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"University of California, Davis": 2.0, "George Mason University": 4.0, "San Francisco State University": 3.0}, "Authors": ["Gaurav Kolhe", "Hadi Mardani Kamali", "Miklesh Naicker", "Tyler David Sheaves", "Hamid Mahmoodi", "Sai Manoj Pudukotai Dinakarrao", "Houman Homayoun", "Setareh Rafatirad", "Avesta Sasan"]}]}, {"DBLP title": "ReDRAM: A Reconfigurable Processing-in-DRAM Platform for Accelerating Bulk Bit-Wise Operations.", "DBLP authors": ["Shaahin Angizi", "Deliang Fan"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942101", "OA papers": [{"PaperId": "https://openalex.org/W2997176513", "PaperTitle": "ReDRAM: A Reconfigurable Processing-in-DRAM Platform for Accelerating Bulk Bit-Wise Operations", "Year": 2019, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"University of Central Florida": 1.0, "Arizona State University": 1.0}, "Authors": ["Shaahin Angizi", "Deliang Fan"]}]}, {"DBLP title": "The Impact of Emerging Technologies on Architectures and System-level Management: Invited Paper.", "DBLP authors": ["J\u00f6rg Henkel", "Hussam Amrouch", "Martin Rapp", "Sami Salamin", "Dayane Reis", "Di Gao", "Xunzhao Yin", "Michael T. Niemier", "Cheng Zhuo", "Xiaobo Sharon Hu", "Hsiang-Yun Cheng", "Chia-Lin Yang"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942102", "OA papers": [{"PaperId": "https://openalex.org/W2998048831", "PaperTitle": "The Impact of Emerging Technologies on Architectures and System-level Management: Invited Paper", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Karlsruhe Institute of Technology": 4.0, "University of Notre Dame": 4.0, "Research Center for Information Technology Innovation, Academia Sinica": 1.0, "National Taiwan University": 1.0, "Zhejiang University": 2.0}, "Authors": ["Jorg Henkel", "Xiaobo Sharon Hu", "Hsiang-Yun Cheng", "Chia-Lin Yang", "Hussam Amrouch", "Martin Rapp", "Sami Salamin", "Dayane Reis", "Di Gao", "Xunzhao Yin", "Michael Niemier", "Cheng Zhuo"]}]}, {"DBLP title": "Tucker Tensor Decomposition on FPGA.", "DBLP authors": ["Kaiqi Zhang", "Xiyuan Zhang", "Zheng Zhang"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942103", "OA papers": [{"PaperId": "https://openalex.org/W2998487545", "PaperTitle": "Tucker Tensor Decomposition on FPGA", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of California, Santa Barbara": 3.0}, "Authors": ["Kaiqi Zhang", "Xiyuan Zhang", "Zheng Gang Zhang"]}]}, {"DBLP title": "Cloud Columba: Accessible Design Automation Platform for Production and Inspiration: Invited Paper.", "DBLP authors": ["Tsun-Ming Tseng", "Mengchu Li", "Yushen Zhang", "Tsung-Yi Ho", "Ulf Schlichtmann"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942104", "OA papers": [{"PaperId": "https://openalex.org/W2997526309", "PaperTitle": "Cloud Columba: Accessible Design Automation Platform for Production and Inspiration: Invited Paper", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Technical University of Munich": 4.5, "Institute for Advanced Study": 0.5}, "Authors": ["Tsun-Ming Tseng", "Mengchu Li", "Yu-Shen Zhang", "Tsung-Yi Ho", "Ulf Schlichtmann"]}]}, {"DBLP title": "SPRoute: A Scalable Parallel Negotiation-based Global Router.", "DBLP authors": ["Jiayuan He", "Martin Burtscher", "Rajit Manohar", "Keshav Pingali"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942105", "OA papers": [{"PaperId": "https://openalex.org/W2998517322", "PaperTitle": "SPRoute: A Scalable Parallel Negotiation-based Global Router", "Year": 2019, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"The University of Texas at Austin": 2.0, "Texas State University": 1.0, "Yale University": 1.0}, "Authors": ["Jiayuan He", "Martin Burtscher", "Rajit Manohar", "Keshav Pingali"]}]}, {"DBLP title": "How to Obtain and Run Light and Efficient Deep Learning Networks.", "DBLP authors": ["Fan Chen", "Wei Wen", "Linghao Song", "Jingchi Zhang", "Hai Helen Li", "Yiran Chen"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942106", "OA papers": [{"PaperId": "https://openalex.org/W2998538066", "PaperTitle": "How to Obtain and Run Light and Efficient Deep Learning Networks", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Duke University": 6.0}, "Authors": ["Fan Chen", "Wei Wen", "Linghao Song", "Jingchi Zhang", "Hai Li", "Yi Chen"]}]}, {"DBLP title": "2019 CAD Contest: LEF/DEF Based Global Routing.", "DBLP authors": ["Sergei Dolgov", "Alexander Volkov", "Lutong Wang", "Bangqi Xu"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942107", "OA papers": [{"PaperId": "https://openalex.org/W2997936488", "PaperTitle": "2019 CAD Contest: LEF/DEF Based Global Routing", "Year": 2019, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Mentor Graphics, Fremont, CA, USA#TAB#": 2.0, "University of California, San Diego": 2.0}, "Authors": ["Sergei Dolgov", "Alexander Volkov", "Lutong Wang", "Bangqi Xu"]}]}, {"DBLP title": "A Spectral Convolutional Net for Co-Optimization of Integrated Voltage Regulators and Embedded Inductors.", "DBLP authors": ["Hakki Mert Torun", "Huan Yu", "Nihar Dasari", "Venkata Chaitanya Krishna Chekuri", "Arvind Singh", "Jinwoo Kim", "Sung Kyu Lim", "Saibal Mukhopadhyay", "Madhavan Swaminathan"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942109", "OA papers": [{"PaperId": "https://openalex.org/W2996840464", "PaperTitle": "A Spectral Convolutional Net for Co-Optimization of Integrated Voltage Regulators and Embedded Inductors", "Year": 2019, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"3D Systems (United Kingdom)": 9.0}, "Authors": ["Hakki Mert Torun", "Huan Yu", "Nihar Dasari", "Venkata Chaitanya Krishna Chekuri", "Arvind Singh", "Jinwoo Kim", "Sung Kyu Lim", "Saibal Mukhopadhyay", "Madhavan Swaminathan"]}]}, {"DBLP title": "IncPIRD: Fast Learning-Based Prediction of Incremental IR Drop.", "DBLP authors": ["Chia-Tung Ho", "Andrew B. Kahng"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942110", "OA papers": [{"PaperId": "https://openalex.org/W2996794321", "PaperTitle": "IncPIRD: Fast Learning-Based Prediction of Incremental IR Drop", "Year": 2019, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"University of California, San Diego": 2.0}, "Authors": ["Chia-Tung Ho", "Andrew B. Kahng"]}]}, {"DBLP title": "A General Logic Synthesis Framework for Memristor-based Logic Design.", "DBLP authors": ["Zhenhua Zhu", "Mingyuan Ma", "Jialong Liu", "Liying Xu", "Xiaoming Chen", "Yuchao Yang", "Yu Wang", "Huazhong Yang"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942111", "OA papers": [{"PaperId": "https://openalex.org/W2996952402", "PaperTitle": "A General Logic Synthesis Framework for Memristor-based Logic Design", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Tsinghua University": 5.0, "Peking University": 2.0, "Chinese Academy of Sciences": 0.5, "Institute of Computing Technology": 0.5}, "Authors": ["Zhenhua Zhu", "Mingyuan Ma", "Jialong Liu", "Liying Xu", "Xiao-Ming Chen", "Yuchao Yang", "Yu Wang", "Huazhong Yang"]}]}, {"DBLP title": "SCRIP: Secure Random Clock Execution on Soft Processor Systems to Mitigate Power-based Side Channel Attacks.", "DBLP authors": ["Darshana Jayasinghe", "Aleksandar Ignjatovic", "Sri Parameswaran"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942112", "OA papers": [{"PaperId": "https://openalex.org/W2997725831", "PaperTitle": "SCRIP: Secure Random Clock Execution on Soft Processor Systems to Mitigate Power-based Side Channel Attacks", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"UNSW Sydney": 3.0}, "Authors": ["Darshana Jayasinghe", "Aleksandar Ignjatovic", "Sri Parameswaran"]}]}, {"DBLP title": "Flipcy: Efficient Pattern Redistribution for Enhancing MLC PCM Reliability and Storage Density.", "DBLP authors": ["Muhammad Imran", "Taehyun Kwon", "Jung Min You", "Joon-Sung Yang"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942113", "OA papers": [{"PaperId": "https://openalex.org/W2996801341", "PaperTitle": "Flipcy: Efficient Pattern Redistribution for Enhancing MLC PCM Reliability and Storage Density", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Sungkyunkwan University": 3.0, "Samsung (South Korea)": 1.0}, "Authors": ["Muhammad Imran", "Taehyun Kwon", "Jung-Min You", "Joon-Sung Yang"]}]}, {"DBLP title": "Tagged Sentential Decision Diagrams: Combining Standard and Zero-suppressed Compression and Trimming Rules.", "DBLP authors": ["Liangda Fang", "Biqing Fang", "Hai Wan", "Zeqi Zheng", "Liang Chang", "Quan Yu"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942114", "OA papers": [{"PaperId": "https://openalex.org/W2996878857", "PaperTitle": "Tagged Sentential Decision Diagrams: Combining Standard and Zero-suppressed Compression and Trimming Rules", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Jinan University": 2.0, "Sun Yat-sen University": 2.0, "Guilin University of Elecronic Technology,Guilin,China": 1.0, "Qiannan Normal College For Nationalities": 1.0}, "Authors": ["Liangda Fang", "Biqing Fang", "Hai Wan", "Zeqi Zheng", "Liang Chang", "Quan Yu"]}]}, {"DBLP title": "Workload-Aware Opportunistic Energy Efficiency in Multi-FPGA Platforms.", "DBLP authors": ["Sahand Salamat", "Behnam Khaleghi", "Mohsen Imani", "Tajana Rosing"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942115", "OA papers": [{"PaperId": "https://openalex.org/W2996902831", "PaperTitle": "Workload-Aware Opportunistic Energy Efficiency in Multi-FPGA Platforms", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of California, San Diego": 4.0}, "Authors": ["Sahand Salamat", "Behnam Khaleghi", "Mohsen Imani", "Tajana Rosing"]}]}, {"DBLP title": "Global routing on rhomboidal tiles.", "DBLP authors": ["Nicolai H\u00e4hnle", "Pietro Saccardi"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942116", "OA papers": [{"PaperId": "https://openalex.org/W2996905212", "PaperTitle": "Global routing on rhomboidal tiles", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ABX-CRO Advanced Pharmaceutical Services (Germany)": 1.0, "University of Bonn": 1.0}, "Authors": ["Nicolai Hahnle", "Pietro Saccardi"]}]}, {"DBLP title": "Towards In-Circuit Tuning of Deep Learning Designs.", "DBLP authors": ["Zhiqiang Que", "Daniel Holanda Noronha", "Ruizhe Zhao", "Steven J. E. Wilton", "Wayne Luk"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942117", "OA papers": [{"PaperId": "https://openalex.org/W2997069281", "PaperTitle": "Towards In-Circuit Tuning of Deep Learning Designs", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Imperial College London": 3.0, "University of British Columbia": 2.0}, "Authors": ["Zhiqiang Que", "Daniel Holanda Noronha", "Ruizhe Zhao", "Steven J. E. Wilton", "Wayne Luk"]}]}, {"DBLP title": "PURE: Using Verified Remote Attestation to Obtain Proofs of Update, Reset and Erasure in low-End Embedded Systems.", "DBLP authors": ["Ivan De Oliveira Nunes", "Karim Eldefrawy", "Norrathep Rattanavipanon", "Gene Tsudik"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942118", "OA papers": [{"PaperId": "https://openalex.org/W2997695369", "PaperTitle": "PURE: Using Verified Remote Attestation to Obtain Proofs of Update, Reset and Erasure in low-End Embedded Systems", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of California, Irvine": 3.0, "SRI International": 1.0}, "Authors": ["Ivan De Oliveira Nunes", "Karim Eldefrawy", "Norrathep Rattanavipanon", "Gene Tsudik"]}]}, {"DBLP title": "Approximating Behavioral HW Accelerators through Selective Partial Extractions onto Synthesizable Predictive Models.", "DBLP authors": ["Siyuan Xu", "Benjamin Carri\u00f3n Sch\u00e4fer"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942119", "OA papers": [{"PaperId": "https://openalex.org/W2998387181", "PaperTitle": "Approximating Behavioral HW Accelerators through Selective Partial Extractions onto Synthesizable Predictive Models", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"The University of Texas at Dallas": 2.0}, "Authors": ["Siyuan Xu", "Benjamin W. Schafer"]}]}, {"DBLP title": "DATC RDF-2019: Towards a Complete Academic Reference Design Flow.", "DBLP authors": ["Jianli Chen", "Iris Hui-Ru Jiang", "Jinwook Jung", "Andrew B. Kahng", "Victor N. Kravets", "Yih-Lang Li", "Shih-Ting Lin", "Mingyu Woo"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942120", "OA papers": [{"PaperId": "https://openalex.org/W2998557050", "PaperTitle": "DATC RDF-2019: Towards a Complete Academic Reference Design Flow", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Fuzhou University": 1.0, "National Taiwan University": 1.0, "IBM Research - Thomas J. Watson Research Center": 2.0, "University of California, San Diego": 2.0, "National Yang Ming Chiao Tung University": 2.0}, "Authors": ["Jianli Chen", "Iris Hui-Ru Jiang", "Jinwook Jung", "Andrew B. Kahng", "Victor N. Kravets", "Yih-Lang Li", "Shih-Ting Lin", "Mingyu Woo"]}]}, {"DBLP title": "Tensor Methods for Generating Compact Uncertainty Quantification and Deep Learning Models.", "DBLP authors": ["Chunfeng Cui", "Cole Hawkins", "Zheng Zhang"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942121", "OA papers": [{"PaperId": "https://openalex.org/W2997856995", "PaperTitle": "Tensor Methods for Generating Compact Uncertainty Quantification and Deep Learning Models", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of California, Santa Barbara": 3.0}, "Authors": ["Chunfeng Cui", "Cole Hawkins", "Zheng Gang Zhang"]}]}, {"DBLP title": "FastWave: Accelerating Autoregressive Convolutional Neural Networks on FPGA.", "DBLP authors": ["Shehzeen Hussain", "Mojan Javaheripi", "Paarth Neekhara", "Ryan Kastner", "Farinaz Koushanfar"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942122", "OA papers": [{"PaperId": "https://openalex.org/W2998655561", "PaperTitle": "FastWave: Accelerating Autoregressive Convolutional Neural Networks on FPGA", "Year": 2019, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of California, San Diego": 5.0}, "Authors": ["Shehzeen Hussain", "Mojan Javaheripi", "Paarth Neekhara", "Ryan Kastner", "Farinaz Koushanfar"]}]}, {"DBLP title": "Obstacle-Aware Group-Based Length-Matching Routing for Pre-Assignment Area-I/O Flip-Chip Designs.", "DBLP authors": ["Yu-Hsuan Chang", "Hsiang-Ting Wen", "Yao-Wen Chang"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942123", "OA papers": [{"PaperId": "https://openalex.org/W2998090531", "PaperTitle": "Obstacle-Aware Group-Based Length-Matching Routing for Pre-Assignment Area-I/O Flip-Chip Designs", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Taiwan University": 3.0}, "Authors": ["Yu-Hsuan A. Chang", "Hsiang-Ting Wen", "Yao-Wen Chang"]}]}, {"DBLP title": "Adar: Adversarial Activity Recognition in Wearables.", "DBLP authors": ["Ramesh Kumar Sah", "Hassan Ghasemzadeh"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942124", "OA papers": [{"PaperId": "https://openalex.org/W2998592043", "PaperTitle": "Adar: Adversarial Activity Recognition in Wearables", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Washington State University": 2.0}, "Authors": ["Ramesh Kumar Sah", "Hassan Ghasemzadeh"]}]}, {"DBLP title": "Lagrangian Relaxation-Based Time-Division Multiplexing Optimization for Multi-FPGA Systems.", "DBLP authors": ["Chak-Wa Pui", "Evangeline F. Y. Young"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942125", "OA papers": [{"PaperId": "https://openalex.org/W2997326160", "PaperTitle": "Lagrangian Relaxation-Based Time-Division Multiplexing Optimization for Multi-FPGA Systems", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Chinese University of Hong Kong": 2.0}, "Authors": ["Chak-Wa Pui", "Evangeline F. Y. Young"]}]}, {"DBLP title": "A Deep-Reinforcement-Learning-Based Scheduler for FPGA HLS.", "DBLP authors": ["Hongzheng Chen", "Minghua Shen"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942126", "OA papers": [{"PaperId": "https://openalex.org/W2998290140", "PaperTitle": "A Deep-Reinforcement-Learning-Based Scheduler for FPGA HLS", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Sun Yat-sen University": 2.0}, "Authors": ["H. S. Chen", "Minghua Shen"]}]}, {"DBLP title": "MAGNet: A Modular Accelerator Generator for Neural Networks.", "DBLP authors": ["Rangharajan Venkatesan", "Yakun Sophia Shao", "Miaorong Wang", "Jason Clemons", "Steve Dai", "Matthew Fojtik", "Ben Keller", "Alicia Klinefelter", "Nathaniel Ross Pinckney", "Priyanka Raina", "Yanqing Zhang", "Brian Zimmer", "William J. Dally", "Joel S. Emer", "Stephen W. Keckler", "Brucek Khailany"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942127", "OA papers": [{"PaperId": "https://openalex.org/W2997929983", "PaperTitle": "MAGNet: A Modular Accelerator Generator for Neural Networks", "Year": 2019, "CitationCount": 70, "EstimatedCitation": 70, "Affiliations": {"NVIDIA": 12.0, "Stanford University": 2.0, "Massachusetts Institute of Technology": 2.0}, "Authors": ["Rangharajan Venkatesan", "Priyanka Raina", "Yan-Qing Zhang", "Brian Zimmer", "William J. Dally", "Joel Emer", "Stephen W. Keckler", "Brucek Khailany", "Yakun Sophia Shao", "Miaorong Wang", "Jason Clemons", "Steve Dai", "Matthew Fojtik", "Ben Keller", "Alicia Klinefelter", "Nathaniel Pinckney"]}]}, {"DBLP title": "Machine Learning-Based Hotspot Detection: Fallacies, Pitfalls and Marching Orders.", "DBLP authors": ["Gaurav Rajavendra Reddy", "Kareem Madkour", "Yiorgos Makris"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942128", "OA papers": [{"PaperId": "https://openalex.org/W2998417722", "PaperTitle": "Machine Learning-Based Hotspot Detection: Fallacies, Pitfalls and Marching Orders", "Year": 2019, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"The University of Texas at Dallas": 2.0, "MentorA Siemens Business,Egypt": 1.0}, "Authors": ["Gaurav Rajavendra Reddy", "Kareem Madkour", "Yiorgos Makris"]}]}, {"DBLP title": "An Energy-efficient Processing-in-memory Architecture for Long Short Term Memory in Spin Orbit Torque MRAM.", "DBLP authors": ["Kyeonghan Kim", "Hyein Shin", "Jaehyeong Sim", "Myeonggu Kang", "Lee-Sup Kim"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942129", "OA papers": [{"PaperId": "https://openalex.org/W2996911084", "PaperTitle": "An Energy-efficient Processing-in-memory Architecture for Long Short Term Memory in Spin Orbit Torque MRAM", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Korea Advanced Institute of Science and Technology": 5.0}, "Authors": ["Kyeong Han Kim", "Hyein Shin", "Jaehyeong Sim", "Myeonggu Kang", "Lee-Sup Kim"]}]}, {"DBLP title": "Learning Deep Neural Network Controllers for Dynamical Systems with Safety Guarantees: Invited Paper.", "DBLP authors": ["Jyotirmoy V. Deshmukh", "James Kapinski", "Tomoya Yamaguchi", "Danil V. Prokhorov"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942130", "OA papers": [{"PaperId": "https://openalex.org/W2998402843", "PaperTitle": "Learning Deep Neural Network Controllers for Dynamical Systems with Safety Guarantees: Invited Paper", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Southern California University for Professional Studies": 0.5, "University of Southern California": 0.5, "Toyota Motor Corporation (Switzerland)": 3.0}, "Authors": ["Jyotirmoy V. Deshmukh", "James Kapinski", "Tomoya Yamaguchi", "Danil V. Prokhorov"]}]}, {"DBLP title": "Looking Into the Mirror of Open Source: Invited Paper.", "DBLP authors": ["Andrew B. Kahng"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942131", "OA papers": [{"PaperId": "https://openalex.org/W2997688713", "PaperTitle": "Looking Into the Mirror of Open Source: Invited Paper", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of California, San Diego": 1.0}, "Authors": ["Andrew B. Kahng"]}]}, {"DBLP title": "MUQUT: Multi-Constraint Quantum Circuit Mapping on NISQ Computers: Invited Paper.", "DBLP authors": ["Debjyoti Bhattacharjee", "Abdullah Ash-Saki", "Mahabubul Alam", "Anupam Chattopadhyay", "Swaroop Ghosh"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942132", "OA papers": [{"PaperId": "https://openalex.org/W2997740458", "PaperTitle": "MUQUT: Multi-Constraint Quantum Circuit Mapping on NISQ Computers: Invited Paper", "Year": 2019, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Nanyang Technological University": 2.0, "Pennsylvania State University": 3.0}, "Authors": ["Debjyoti Bhattacharjee", "Abdullah Ash-Saki", "Mahabubul Alam", "Anupam Chattopadhyay", "Swaroop Ghosh"]}]}, {"DBLP title": "GenUnlock: An Automated Genetic Algorithm Framework for Unlocking Logic Encryption.", "DBLP authors": ["Huili Chen", "Cheng Fu", "Jishen Zhao", "Farinaz Koushanfar"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942134", "OA papers": [{"PaperId": "https://openalex.org/W2997769596", "PaperTitle": "GenUnlock: An Automated Genetic Algorithm Framework for Unlocking Logic Encryption", "Year": 2019, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of California\u2014San Diego": 4.0}, "Authors": ["Huili Chen", "Cheng Fu", "Jishen Zhao", "Farinaz Koushanfar"]}]}, {"DBLP title": "Analyzing and Modeling In-Storage Computing Workloads On EISC - An FPGA-Based System-Level Emulation Platform.", "DBLP authors": ["Zhenyuan Ruan", "Tong He", "Jason Cong"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942135", "OA papers": [{"PaperId": "https://openalex.org/W2998188157", "PaperTitle": "Analyzing and Modeling In-Storage Computing Workloads On EISC \u2014 An FPGA-Based System-Level Emulation Platform", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of California, Los Angeles": 3.0}, "Authors": ["Zhenyuan Ruan", "Tong-Chuan He", "Jason Cong"]}]}, {"DBLP title": "Hi-ClockFlow: Multi-Clock Dataflow Automation and Throughput Optimization in High-Level Synthesis.", "DBLP authors": ["Tingyuan Liang", "Jieru Zhao", "Liang Feng", "Sharad Sinha", "Wei Zhang"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942136", "OA papers": [{"PaperId": "https://openalex.org/W2998625809", "PaperTitle": "Hi-ClockFlow: Multi-Clock Dataflow Automation and Throughput Optimization in High-Level Synthesis", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Hong Kong University of Science and Technology": 4.0, "Indian Institute of Technology Indore": 0.5, "Indian Institute of Technology Goa": 0.5}, "Authors": ["Tingyuan Liang", "Jieru Zhao", "Liang Feng", "Sharad Sinha", "Wei Zhang"]}]}, {"DBLP title": "2019 CAD Contest: Logic Regression on High Dimensional Boolean Space.", "DBLP authors": ["Ching-Yi Huang", "Chi-An (Rocky) Wu", "Tung-Yuan Lee", "Chih-Jen (Jacky) Hsu", "Kei-Yong Khoo"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942137", "OA papers": [{"PaperId": "https://openalex.org/W2997649016", "PaperTitle": "2019 CAD Contest: Logic Regression on High Dimensional Boolean Space", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Cadence Taiwan, Inc, Hsinchu, Taiwan": 4.0, "Cadence Design Systems (United States)": 1.0}, "Authors": ["Ching-Yi Huang", "Chi-An Wu", "Tung-Yuan Lee", "Chih-Jen Hsu", "Kei-Yong Khoo"]}]}, {"DBLP title": "Exploiting Randomness in Stochastic Computing.", "DBLP authors": ["Pai-Shun Ting", "John P. Hayes"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942138", "OA papers": [{"PaperId": "https://openalex.org/W2997260564", "PaperTitle": "Exploiting Randomness in Stochastic Computing", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Michigan\u2013Ann Arbor": 2.0}, "Authors": ["Paishun Ting", "John P. Hayes"]}]}, {"DBLP title": "Efficient Uncertainty Modeling for System Design via Mixed Integer Programming.", "DBLP authors": ["Zichang He", "Weilong Cui", "Chunfeng Cui", "Timothy Sherwood", "Zheng Zhang"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942139", "OA papers": [{"PaperId": "https://openalex.org/W2998064039", "PaperTitle": "Efficient Uncertainty Modeling for System Design via Mixed Integer Programming", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of California, Santa Barbara": 5.0}, "Authors": ["Zichang He", "Weilong Cui", "Chunfeng Cui", "Timothy Sherwood", "Zheng Gang Zhang"]}]}, {"DBLP title": "HAML-SSD: A Hardware Accelerated Hotness-Aware Machine Learning based SSD Management.", "DBLP authors": ["Bingzhe Li", "Chunhua Deng", "Jinfeng Yang", "David J. Lilja", "Bo Yuan", "David H. C. Du"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942140", "OA papers": [{"PaperId": "https://openalex.org/W2998204399", "PaperTitle": "HAML-SSD: A Hardware Accelerated Hotness-Aware Machine Learning based SSD Management", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Minnesota": 4.0, "Rutgers Sexual and Reproductive Health and Rights": 2.0}, "Authors": ["Bingzhe Li", "Chunhua Deng", "Jinfeng Yang", "David J. Lilja", "Bo Yuan", "David H. C. Du"]}]}, {"DBLP title": "Power Grid Fixing for Electromigration-induced Voltage Failures.", "DBLP authors": ["Zahi Moudallal", "Valeriy Sukharev", "Farid N. Najm"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942141", "OA papers": [{"PaperId": "https://openalex.org/W2997514656", "PaperTitle": "Power Grid Fixing for Electromigration-induced Voltage Failures", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Toronto": 2.0, "Mentor Technologies": 1.0}, "Authors": ["Zahi Moudallal", "Valeriy Sukharev", "Farid N. Najm"]}]}, {"DBLP title": "CHASE: A Configurable Hardware-Assisted Security Extension for Real-Time Systems.", "DBLP authors": ["Ghada Dessouky", "Shaza Zeitouni", "Ahmad Ibrahim", "Lucas Davi", "Ahmad-Reza Sadeghi"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942142", "OA papers": [{"PaperId": "https://openalex.org/W2964812044", "PaperTitle": "CHASE: A Configurable Hardware-Assisted Security Extension for Real-Time Systems", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Technical University of Darmstadt": 4.0, "University of Duisburg-Essen": 1.0}, "Authors": ["Ghada Dessouky", "Shaza Zeitouni", "Ahmad Asrul Ibrahim", "Lucas Davi", "Ahmad-Reza Sadeghi"]}]}, {"DBLP title": "Searching Parallel Separating Hyperplanes for Effective Compression of Threshold Logic Networks.", "DBLP authors": ["Siang-Yun Lee", "Nian-Ze Lee", "Jie-Hong R. Jiang"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942143", "OA papers": [{"PaperId": "https://openalex.org/W2997259289", "PaperTitle": "Searching Parallel Separating Hyperplanes for Effective Compression of Threshold Logic Networks", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Taiwan University": 3.0}, "Authors": ["Siang Yin Lee", "Nian-Ze Lee", "Jie-Hong R. Jiang"]}]}, {"DBLP title": "Systematic Exploration of High-Radix Integrated Silicon Photonic Switches for Datacenters.", "DBLP authors": ["Zhifei Wang", "Jun Feng", "Xuanqi Chen", "Zhehui Wang", "Jiaxu Zhang", "Shixi Chen", "Jiang Xu"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942144", "OA papers": [{"PaperId": "https://openalex.org/W2998336610", "PaperTitle": "Systematic Exploration of High-Radix Integrated Silicon Photonic Switches for Datacenters", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Hong Kong University of Science and Technology": 6.0}, "Authors": ["Zhifei Wang", "Jun Feng", "Xuanqi Chen", "Jiaxu Zhang", "Shixi Chen", "Jiang Xu"]}]}, {"DBLP title": "LSOracle: a Logic Synthesis Framework Driven by Artificial Intelligence: Invited Paper.", "DBLP authors": ["Walter Lau Neto", "Max Austin", "Scott Temple", "Luca G. Amar\u00f9", "Xifan Tang", "Pierre-Emmanuel Gaillardon"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942145", "OA papers": [{"PaperId": "https://openalex.org/W2997292582", "PaperTitle": "LSOracle: a Logic Synthesis Framework Driven by Artificial Intelligence: Invited Paper", "Year": 2019, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Utah": 5.0, "Synopsys (United States)": 1.0}, "Authors": ["Walter Krause Neto", "Max E Austin", "Scott Temple", "Luca Amaru", "Xifan Tang", "Pierre-Emmanuel Gaillardon"]}]}, {"DBLP title": "Task Mapping-Assisted Laser Power Scaling for Optical Network-on-Chips.", "DBLP authors": ["Yuyang Wang", "Kwang-Ting Cheng"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942146", "OA papers": [{"PaperId": "https://openalex.org/W2997133988", "PaperTitle": "Task Mapping-Assisted Laser Power Scaling for Optical Network-on-Chips", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of California, Santa Barbara": 1.0, "Hong Kong University of Science and Technology": 1.0}, "Authors": ["Yuyang Wang", "Kwang-Ting Cheng"]}]}, {"DBLP title": "Mixed Precision Neural Architecture Search for Energy Efficient Deep Learning.", "DBLP authors": ["ChengYue Gong", "Zixuan Jiang", "Dilin Wang", "Yibo Lin", "Qiang Liu", "David Z. Pan"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942147", "OA papers": [{"PaperId": "https://openalex.org/W2997958863", "PaperTitle": "Mixed Precision Neural Architecture Search for Energy Efficient Deep Learning", "Year": 2019, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"The University of Texas at Austin": 6.0}, "Authors": ["Chengyue Gong", "Zixuan Jiang", "Dilin Wang", "Yibo Lin", "Qiang Liu", "David Z. Pan"]}]}, {"DBLP title": "4D-CGRA: Introducing Branch Dimension to Spatio-Temporal Application Mapping on CGRAs.", "DBLP authors": ["Manupa Karunaratne", "Dhananjaya Wijerathne", "Tulika Mitra", "Li-Shiuan Peh"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942148", "OA papers": [{"PaperId": "https://openalex.org/W2997695358", "PaperTitle": "4D-CGRA: Introducing Branch Dimension to Spatio-Temporal Application Mapping on CGRAs", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"National University of Singapore": 4.0}, "Authors": ["Manupa Karunaratne", "Dhananjaya Wijerathne", "Tulika Mitra", "Li-Shiuan Peh"]}]}, {"DBLP title": "Accelergy: An Architecture-Level Energy Estimation Methodology for Accelerator Designs.", "DBLP authors": ["Yannan Nellie Wu", "Joel S. Emer", "Vivienne Sze"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942149", "OA papers": [{"PaperId": "https://openalex.org/W2998732502", "PaperTitle": "Accelergy: An Architecture-Level Energy Estimation Methodology for Accelerator Designs", "Year": 2019, "CitationCount": 82, "EstimatedCitation": 82, "Affiliations": {"IIT@MIT": 2.0, "NVIDIA, MIT,Westford,MA": 1.0}, "Authors": ["Yannan Nellie Wu", "Joel Emer", "Vivienne Sze"]}]}, {"DBLP title": "SFLL-HLS: Stripped-Functionality Logic Locking Meets High-Level Synthesis.", "DBLP authors": ["Muhammad Yasin", "Chongzhi Zhao", "Jeyavijayan (JV) Rajendran"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942150", "OA papers": [{"PaperId": "https://openalex.org/W2998291624", "PaperTitle": "SFLL-HLS: Stripped-Functionality Logic Locking Meets High-Level Synthesis", "Year": 2019, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Texas A&M University": 3.0}, "Authors": ["Muhammad Yasin", "Chongzhi Zhao", "Jeyavijayan Rajendran"]}]}, {"DBLP title": "Verifying Conformance of Neural Network Models: Invited Paper.", "DBLP authors": ["Monal Narasimhamurthy", "Taisa Kushner", "Souradeep Dutta", "Sriram Sankaranarayanan"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942151", "OA papers": [{"PaperId": "https://openalex.org/W2997505603", "PaperTitle": "Verifying Conformance of Neural Network Models: Invited Paper", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Colorado Boulder": 4.0}, "Authors": ["Monal Narasimhamurthy", "Taisa Kushner", "Souradeep Dutta", "Sriram Sankaranarayanan"]}]}, {"DBLP title": "SCR-QRNG: Side-Channel Resistant Design using Quantum Random Number Generator.", "DBLP authors": ["Jungmin Park", "Seongjoon Cho", "Taejin Lim", "Swarup Bhunia", "Mark M. Tehranipoor"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942152", "OA papers": [{"PaperId": "https://openalex.org/W2998241143", "PaperTitle": "SCR-QRNG: Side-Channel Resistant Design using Quantum Random Number Generator", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Florida": 3.0, "EYL Inc,Seoul,Korea": 2.0}, "Authors": ["Jung-Min Park", "Seong-Joon Cho", "Tae-Jin Lim", "Swarup Bhunia", "Mark Tehranipoor"]}]}, {"DBLP title": "nn-dependability-kit: Engineering Neural Networks for Safety-Critical Autonomous Driving Systems.", "DBLP authors": ["Chih-Hong Cheng", "Chung-Hao Huang", "Georg N\u00fchrenberg"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942153", "OA papers": [{"PaperId": "https://openalex.org/W2997941096", "PaperTitle": "nn-dependability-kit: Engineering Neural Networks for Safety-Critical Autonomous Driving Systems", "Year": 2019, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Fortiss": 3.0}, "Authors": ["Chih-Hong Cheng", "Chung-Hao Huang", "Georg N\u00fchrenberg"]}]}, {"DBLP title": "Multiversion Concurrency Control on Intermittent Systems.", "DBLP authors": ["Wei-Ming Chen", "Yi-Ting Chen", "Pi-Cheng Hsiu", "Tei-Wei Kuo"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942154", "OA papers": [{"PaperId": "https://openalex.org/W2998577050", "PaperTitle": "Multiversion Concurrency Control on Intermittent Systems", "Year": 2019, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Research Center for Information Technology Innovation, Academia Sinica": 1.0, "National Taiwan University": 1.0, "National Chi Nan University": 1.0, "City University of Hong Kong": 1.0}, "Authors": ["Wei Ming Chen", "Yi-Ting Chen", "Pi-Cheng Hsiu", "Tei-Wei Kuo"]}]}, {"DBLP title": "Global Interconnect Optimization.", "DBLP authors": ["Siad Daboul", "Stephan Held", "Bento Natura", "Daniel Rotter"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942155", "OA papers": [{"PaperId": "https://openalex.org/W2997297625", "PaperTitle": "Global Interconnect Optimization", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Bonn": 2.0, "London School of Economics and Political Science": 1.0, "Zalando SE": 1.0}, "Authors": ["Siad Daboul", "Stephan Held", "Bento Natura", "Daniel Rotter"]}]}, {"DBLP title": "Towards HDL-based Synthesis of Reversible Circuits with No Additional Lines.", "DBLP authors": ["Robert Wille", "Majid Haghparast", "Smaran Adarsh", "Tanmay Tanmay"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942156", "OA papers": [{"PaperId": "https://openalex.org/W2996784772", "PaperTitle": "Towards HDL-based Synthesis of Reversible Circuits with No Additional Lines", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Johannes Kepler University of Linz": 1.0, "Islamic Azad University Shahr-e-Rey": 2.0, "JSS Science and Technology University": 1.0}, "Authors": ["Robert Wille", "Majid Haghparast", "Smaran Adarsh", "M. Tanmay"]}]}, {"DBLP title": "Automated Probe Repositioning for On-Die EM Measurements.", "DBLP authors": ["Bastian Richter", "Alexander Wild", "Amir Moradi"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942157", "OA papers": [{"PaperId": "https://openalex.org/W2997729249", "PaperTitle": "Automated Probe Repositioning for On-Die EM Measurements", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Ruhr University Bochum": 2.0, "NXP (Germany)": 1.0}, "Authors": ["Bastian Richter", "Alexander L. Wild", "Amir Moradi"]}]}, {"DBLP title": "Analytical Placement with 3D Poisson's Equation and ADMM Based Optimization for Large-Scale 2.5D Heterogeneous FPGAs.", "DBLP authors": ["Jianli Chen", "Wenxing Zhu", "Jun Yu", "Lei He", "Yao-Wen Chang"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942158", "OA papers": [{"PaperId": "https://openalex.org/W2997112717", "PaperTitle": "Analytical Placement with 3D Poisson's Equation and ADMM Based Optimization for Large-Scale 2.5D Heterogeneous FPGAs", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Center for Discrete Mathematics and Theoretical Computer Science, Fuzhou University, China": 2.0, "Fudan University": 1.0, "University of California, Los Angeles": 1.0, "National Taiwan University": 1.0}, "Authors": ["Jianli Chen", "Wenxing Zhu", "Jun Yu", "Lei He", "Yao-Wen Chang"]}]}, {"DBLP title": "NanoTherm: An Analytical Fourier-Boltzmann Framework for Full Chip Thermal Simulations.", "DBLP authors": ["Shashank Varshney", "Hameedah Sultan", "Palkesh Jain", "Smruti R. Sarangi"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942159", "OA papers": [{"PaperId": "https://openalex.org/W2996830529", "PaperTitle": "NanoTherm: An Analytical Fourier-Boltzmann Framework for Full Chip Thermal Simulations", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Indian Institute of Technology Delhi": 3.0, "Qualcomm (United Kingdom)": 1.0}, "Authors": ["Shashank Varshney", "Hameedah Sultan", "Palkesh Jain", "Smruti R. Sarangi"]}]}, {"DBLP title": "An Agile Precision-Tunable CNN Accelerator based on ReRAM.", "DBLP authors": ["Yintao He", "Ying Wang", "Yongchen Wang", "Huawei Li", "Xiaowei Li"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942163", "OA papers": [{"PaperId": "https://openalex.org/W2998332152", "PaperTitle": "An Agile Precision-Tunable CNN Accelerator based on ReRAM", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Chinese Academy of Sciences": 4.0, "Peng Cheng Laboratory": 1.0}, "Authors": ["Yintao He", "Ying Wang", "Yongchen Wang", "Huawei Li", "Xiaowei Li"]}]}, {"DBLP title": "GeniusRoute: A New Analog Routing Paradigm Using Generative Neural Network Guidance.", "DBLP authors": ["Keren Zhu", "Mingjie Liu", "Yibo Lin", "Biying Xu", "Shaolan Li", "Xiyuan Tang", "Nan Sun", "David Z. Pan"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942164", "OA papers": [{"PaperId": "https://openalex.org/W2997579412", "PaperTitle": "GeniusRoute: A New Analog Routing Paradigm Using Generative Neural Network Guidance", "Year": 2019, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"The University of Texas at Austin": 8.0}, "Authors": ["Keren Zhu", "Mingjie Liu", "Yibo Lin", "Biying Xu", "Shaolan Li", "Xiyuan Tang", "Nan Sun", "David Z. Pan"]}]}, {"DBLP title": "SemiHD: Semi-Supervised Learning Using Hyperdimensional Computing.", "DBLP authors": ["Mohsen Imani", "Samuel Bosch", "Mojan Javaheripi", "Bita Darvish Rouhani", "Xinyu Wu", "Farinaz Koushanfar", "Tajana Rosing"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942165", "OA papers": [{"PaperId": "https://openalex.org/W2996817579", "PaperTitle": "SemiHD: Semi-Supervised Learning Using Hyperdimensional Computing", "Year": 2019, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"La Jolla Alcohol Research": 2.0, "Integrated Systems Laboratory, EPFL, Lausanne, Switzerland#TAB#": 1.0, "University of California, San Diego": 4.0}, "Authors": ["Mohsen Imani", "Samuel Bosch", "Mojan Javaheripi", "Bita Darvish Rouhani", "Xinyu Wu", "Farinaz Koushanfar", "Tajana Rosing"]}]}, {"DBLP title": "Multi-Stage Optimization for Energy-Efficient Active Cell Balancing in Battery Packs.", "DBLP authors": ["Debayan Roy", "Swaminathan Narayanaswamy", "Alma Pr\u00f6bstl", "Samarjit Chakraborty"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942166", "OA papers": [{"PaperId": "https://openalex.org/W2997003230", "PaperTitle": "Multi-Stage Optimization for Energy-Efficient Active Cell Balancing in Battery Packs", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Technical University of Munich": 4.0}, "Authors": ["Debayan Roy", "Swaminathan Narayanaswamy", "Alma Probstl", "Samarjit Chakraborty"]}]}, {"DBLP title": "From Inverse Design to Implementation of Practical Photonics.", "DBLP authors": ["Jinhie Skarda", "Logan Su", "Ki Youl Yang", "Dries Vercruysse", "Neil V. Sapra", "Jelena Vuckovic"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942167", "OA papers": [{"PaperId": "https://openalex.org/W2997743818", "PaperTitle": "From Inverse Design to Implementation of Practical Photonics", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Stanford University": 6.0}, "Authors": ["Jinhie Skarda", "Logan Su", "Ki Youl Yang", "Dries Vercruysse", "Neil V. Sapra", "Jelena Vuckovic"]}]}, {"DBLP title": "A Novel Macro Placement Approach based on Simulated Evolution Algorithm.", "DBLP authors": ["Jai-Ming Lin", "You-Lun Deng", "Ya-Chu Yang", "Jia-Jian Chen", "Yao-Chieh Chen"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942168", "OA papers": [{"PaperId": "https://openalex.org/W2997784719", "PaperTitle": "A Novel Macro Placement Approach based on Simulated Evolution Algorithm", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Cheng Kung University": 5.0}, "Authors": ["Jia-Horng Lin", "You-Lun Deng", "Ya-Chu Yang", "Jiajian Chen", "Yaochieh Chen"]}]}, {"DBLP title": "ACG-Engine: An Inference Accelerator for Content Generative Neural Networks.", "DBLP authors": ["Haobo Xu", "Ying Wang", "Yujie Wang", "Jiajun Li", "Bosheng Liu", "Yinhe Han"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942169", "OA papers": [{"PaperId": "https://openalex.org/W2998325381", "PaperTitle": "ACG-Engine: An Inference Accelerator for Content Generative Neural Networks", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Chinese Academy of Sciences": 3.0, "Institute of Computing Technology": 1.5, "Chinese Academy of Sciences": 0.5, "Intel (United States)": 1.0}, "Authors": ["Haobo Xu", "Ying Wang", "Yujie Wang", "Jiajun Li", "Bosheng Liu", "Yinhe Han"]}]}, {"DBLP title": "Understanding and Exploiting the Internals of GPU Resource Allocation for Critical Systems.", "DBLP authors": ["Alejandro J. Calder\u00f3n", "Leonidas Kosmidis", "Carlos F. Nicol\u00e1s", "Francisco J. Cazorla", "Peio Onaindia"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942170", "OA papers": [{"PaperId": "https://openalex.org/W2997141856", "PaperTitle": "Understanding and Exploiting the Internals of GPU Resource Allocation for Critical Systems", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Ikerlan": 3.0, "Barcelona Supercomputing Center": 2.0}, "Authors": ["Alejandro Calder\u00f3n", "Leonidas Kosmidis", "Carlos Fernando Nicolas", "Francisco J. Cazorla", "Peio Onaindia"]}]}, {"DBLP title": "Specification, Integration, and Benchmarking of Continuous Flow Microfluidic Devices: Invited Paper.", "DBLP authors": ["Radhakrishna Sanka", "Brian Crites", "Jeffrey McDaniel", "Philip Brisk", "Douglas Densmore"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942171", "OA papers": [{"PaperId": "https://openalex.org/W2997776955", "PaperTitle": "Specification, Integration, and Benchmarking of Continuous Flow Microfluidic Devices: Invited Paper", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Boston University": 2.0, "University of California, Riverside": 3.0}, "Authors": ["Radhakrishna Sanka", "Brian Crites", "Jeffrey McDaniel", "Philip Brisk", "Douglas Densmore"]}]}, {"DBLP title": "Open-Source Incubation Ecosystem for Digital Microfluidics - Status and Roadmap: Invited Paper.", "DBLP authors": ["Xing Huang", "Chi-Chun Liang", "Jia Li", "Tsung-Yi Ho", "Chang-Jin Kim"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942172", "OA papers": [{"PaperId": "https://openalex.org/W2998386167", "PaperTitle": "Open-Source Incubation Ecosystem for Digital Microfluidics \u2014 Status and Roadmap: Invited Paper", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Tsing Hua University": 3.0, "University of California, Los Angeles": 2.0}, "Authors": ["Xing Huang", "Chi-Chun Liang", "Jia Li", "Tsung-Yi Ho", "Chang-Jin Kim"]}]}, {"DBLP title": "Karna: A Gate-Sizing based Security Aware EDA Flow for Improved Power Side-Channel Attack Protection.", "DBLP authors": ["Patanjali SLPSK", "Prasanna Karthik Vairam", "Chester Rebeiro", "V. Kamakoti"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942173", "OA papers": [{"PaperId": "https://openalex.org/W2998730820", "PaperTitle": "Karna: A Gate-Sizing based Security Aware EDA Flow for Improved Power Side-Channel Attack Protection", "Year": 2019, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Indian Institute of Technology Madras": 4.0}, "Authors": ["Patanjali Slpsk", "Prasanna Karthik Vairam", "Chester Rebeiro", "V. Kamakoti"]}]}, {"DBLP title": "Efficient Performance Trade-off Modeling for Analog Circuit based on Bayesian Neural Network.", "DBLP authors": ["Zhengqi Gao", "Jun Tao", "Fan Yang", "Yangfeng Su", "Dian Zhou", "Xuan Zeng"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942174", "OA papers": [{"PaperId": "https://openalex.org/W2998431217", "PaperTitle": "Efficient Performance Trade-off Modeling for Analog Circuit based on Bayesian Neural Network", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Shanghai Fudan Microelectronics (China)": 2.0, "Fudan University": 3.0, "University of Texas at Dallas, Dallas, USA": 1.0}, "Authors": ["Zhengqi Gao", "Jun Tao", "Fan Yang", "Yangfeng Su", "Dian Zhou", "Xuan Zeng"]}]}, {"DBLP title": "Endurance Enhancement of Multi-Level Cell Phase Change Memory.", "DBLP authors": ["Cheongwon Lee", "Youngsoo Song", "Youngsoo Shin"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942175", "OA papers": [{"PaperId": "https://openalex.org/W2996769743", "PaperTitle": "Endurance Enhancement of Multi-Level Cell Phase Change Memory", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Korea Advanced Institute of Science and Technology": 2.0, "Samsung (South Korea)": 1.0}, "Authors": ["Cheong-Won Lee", "Youngsoo Song", "Youngsoo Shin"]}]}, {"DBLP title": "Strengthening PUFs using Composition.", "DBLP authors": ["Zhuanhao Wu", "Hiren D. Patel", "Manoj Sachdev", "Mahesh V. Tripunitara"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942176", "OA papers": [{"PaperId": "https://openalex.org/W2998180866", "PaperTitle": "Strengthening PUFs using Composition", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Waterloo": 4.0}, "Authors": ["Zhuanhao Wu", "Hiren D. Patel", "Manoj Sachdev", "Mahesh V. Tripunitara"]}]}, {"DBLP title": "What You Simulate Is What You Synthesize: Designing a Processor Core from C++ Specifications.", "DBLP authors": ["Simon Rokicki", "Davide Pala", "Joseph Paturel", "Olivier Sentieys"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942177", "OA papers": [{"PaperId": "https://openalex.org/W2997740413", "PaperTitle": "What You Simulate Is What You Synthesize: Designing a Processor Core from C++ Specifications", "Year": 2019, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"French Institute for Research in Computer Science and Automation": 2.0, "Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires": 2.0}, "Authors": ["Simon Rokicki", "Davide Pala", "Joseph Paturel", "Olivier Sentieys"]}]}, {"DBLP title": "ROAD: Improving Reliability of Multi-core System via Asymmetric Aging.", "DBLP authors": ["Yu-Guang Chen", "Ing-Chao Lin", "Jian-Ting Ke"], "year": 2019, "doi": "https://doi.org/10.1109/ICCAD45719.2019.8942178", "OA papers": [{"PaperId": "https://openalex.org/W2998558238", "PaperTitle": "ROAD: Improving Reliability of Multi-core System via Asymmetric Aging", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Central University": 1.0, "National Cheng Kung University": 2.0}, "Authors": ["Yuguang Chen", "Ing-Chao Lin", "Jianting Ke"]}]}]