Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug  3 14:42:58 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing -file ./report/operator_double_div6_timing_synth.rpt
| Design       : operator_double_div6
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.150ns  (required time - arrival time)
  Source:                 r_V_ret_5_i_i_reg_697_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_114_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 0.911ns (17.758%)  route 4.219ns (82.242%))
  Logic Levels:           10  (LUT3=1 LUT6=9)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.672     0.672    ap_clk
                         FDRE                                         r  r_V_ret_5_i_i_reg_697_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  r_V_ret_5_i_i_reg_697_reg[1]/Q
                         net (fo=4, unplaced)         0.556     1.509    r_V_ret_5_i_i_reg_697[1]
                         LUT3 (Prop_lut3_I0_O)        0.153     1.662 r  ap_return[28]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.683     2.345    r_in_V[1]
                         LUT6 (Prop_lut6_I0_O)        0.053     2.398 r  ap_return[27]_INST_0_i_2/O
                         net (fo=8, unplaced)         0.378     2.776    grp_lut_div3_chunk_fu_123_ap_return_1[0]
                         LUT6 (Prop_lut6_I1_O)        0.053     2.829 r  ap_return[23]_INST_0_i_2/O
                         net (fo=8, unplaced)         0.378     3.207    grp_lut_div3_chunk_fu_130_ap_return_1[0]
                         LUT6 (Prop_lut6_I1_O)        0.053     3.260 r  ap_return[19]_INST_0_i_2/O
                         net (fo=8, unplaced)         0.378     3.638    grp_lut_div3_chunk_fu_136_ap_return_1[0]
                         LUT6 (Prop_lut6_I1_O)        0.053     3.691 r  ap_return[15]_INST_0_i_2/O
                         net (fo=8, unplaced)         0.378     4.069    grp_lut_div3_chunk_fu_142_ap_return_1[0]
                         LUT6 (Prop_lut6_I1_O)        0.053     4.122 r  ap_return[11]_INST_0_i_2/O
                         net (fo=8, unplaced)         0.378     4.500    grp_lut_div3_chunk_fu_148_ap_return_1[0]
                         LUT6 (Prop_lut6_I1_O)        0.053     4.553 r  ap_return[7]_INST_0_i_2/O
                         net (fo=7, unplaced)         0.375     4.928    grp_lut_div3_chunk_fu_154_ap_return_1[0]
                         LUT6 (Prop_lut6_I1_O)        0.053     4.981 r  ap_return[3]_INST_0_i_2/O
                         net (fo=4, unplaced)         0.364     5.345    call_ret_11_i_i_lut_div3_chunk_fu_160_ap_return_1[0]
                         LUT6 (Prop_lut6_I1_O)        0.053     5.398 r  ap_return[0]_INST_0_i_1/O
                         net (fo=2, unplaced)         0.351     5.749    call_ret_12_i_i_lut_div3_chunk_fu_166_ap_return_0[0]
                         LUT6 (Prop_lut6_I1_O)        0.053     5.802 r  p_Repl2_s_reg_114[0]_i_1/O
                         net (fo=1, unplaced)         0.000     5.802    p_Repl2_s_reg_114[0]_i_1_n_0
                         FDRE                                         r  p_Repl2_s_reg_114_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=120, unset)          0.638     5.638    ap_clk
                         FDRE                                         r  p_Repl2_s_reg_114_reg[0]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
                         FDRE (Setup_fdre_C_D)        0.049     5.652    p_Repl2_s_reg_114_reg[0]
  -------------------------------------------------------------------
                         required time                          5.652    
                         arrival time                          -5.802    
  -------------------------------------------------------------------
                         slack                                 -0.150    




