ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccXQNgWh.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"stm32h7xx_hal_msp.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "Core/Src/stm32h7xx_hal_msp.c"
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB335:
   1:Core/Src/stm32h7xx_hal_msp.c **** 
   2:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Header */
   3:Core/Src/stm32h7xx_hal_msp.c **** /**
   4:Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
   5:Core/Src/stm32h7xx_hal_msp.c ****   * @file         stm32h7xx_hal_msp.c
   6:Core/Src/stm32h7xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   7:Core/Src/stm32h7xx_hal_msp.c ****   *               and de-Initialization codes.
   8:Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
   9:Core/Src/stm32h7xx_hal_msp.c ****   * @attention
  10:Core/Src/stm32h7xx_hal_msp.c ****   *
  11:Core/Src/stm32h7xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  12:Core/Src/stm32h7xx_hal_msp.c ****   * All rights reserved.
  13:Core/Src/stm32h7xx_hal_msp.c ****   *
  14:Core/Src/stm32h7xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  15:Core/Src/stm32h7xx_hal_msp.c ****   * in the root directory of this software component.
  16:Core/Src/stm32h7xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  17:Core/Src/stm32h7xx_hal_msp.c ****   *
  18:Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32h7xx_hal_msp.c ****   */
  20:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32h7xx_hal_msp.c **** 
  22:Core/Src/stm32h7xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32h7xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32h7xx_hal_msp.c **** 
  26:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32h7xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_adc1;
  28:Core/Src/stm32h7xx_hal_msp.c **** 
  29:Core/Src/stm32h7xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  30:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN TD */
  31:Core/Src/stm32h7xx_hal_msp.c **** 
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccXQNgWh.s 			page 2


  32:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END TD */
  33:Core/Src/stm32h7xx_hal_msp.c **** 
  34:Core/Src/stm32h7xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  35:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Define */
  36:Core/Src/stm32h7xx_hal_msp.c **** 
  37:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Define */
  38:Core/Src/stm32h7xx_hal_msp.c **** 
  39:Core/Src/stm32h7xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  40:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  41:Core/Src/stm32h7xx_hal_msp.c **** 
  42:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Macro */
  43:Core/Src/stm32h7xx_hal_msp.c **** 
  44:Core/Src/stm32h7xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  45:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN PV */
  46:Core/Src/stm32h7xx_hal_msp.c **** 
  47:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END PV */
  48:Core/Src/stm32h7xx_hal_msp.c **** 
  49:Core/Src/stm32h7xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  50:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  51:Core/Src/stm32h7xx_hal_msp.c **** 
  52:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END PFP */
  53:Core/Src/stm32h7xx_hal_msp.c **** 
  54:Core/Src/stm32h7xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  55:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  56:Core/Src/stm32h7xx_hal_msp.c **** 
  57:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  58:Core/Src/stm32h7xx_hal_msp.c **** 
  59:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  60:Core/Src/stm32h7xx_hal_msp.c **** 
  61:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END 0 */
  62:Core/Src/stm32h7xx_hal_msp.c **** /**
  63:Core/Src/stm32h7xx_hal_msp.c ****   * Initializes the Global MSP.
  64:Core/Src/stm32h7xx_hal_msp.c ****   */
  65:Core/Src/stm32h7xx_hal_msp.c **** void HAL_MspInit(void)
  66:Core/Src/stm32h7xx_hal_msp.c **** {
  28              		.loc 1 66 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 82B0     		sub	sp, sp, #8
  34              		.cfi_def_cfa_offset 8
  67:Core/Src/stm32h7xx_hal_msp.c **** 
  68:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  69:Core/Src/stm32h7xx_hal_msp.c **** 
  70:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  71:Core/Src/stm32h7xx_hal_msp.c **** 
  72:Core/Src/stm32h7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  35              		.loc 1 72 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 72 3 view .LVU2
  38              		.loc 1 72 3 view .LVU3
  39 0002 074B     		ldr	r3, .L3
  40 0004 D3F8F420 		ldr	r2, [r3, #244]
  41 0008 42F00202 		orr	r2, r2, #2
  42 000c C3F8F420 		str	r2, [r3, #244]
  43              		.loc 1 72 3 view .LVU4
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccXQNgWh.s 			page 3


  44 0010 D3F8F430 		ldr	r3, [r3, #244]
  45 0014 03F00203 		and	r3, r3, #2
  46 0018 0193     		str	r3, [sp, #4]
  47              		.loc 1 72 3 view .LVU5
  48 001a 019B     		ldr	r3, [sp, #4]
  49              	.LBE2:
  50              		.loc 1 72 3 view .LVU6
  73:Core/Src/stm32h7xx_hal_msp.c **** 
  74:Core/Src/stm32h7xx_hal_msp.c ****   /* System interrupt init*/
  75:Core/Src/stm32h7xx_hal_msp.c **** 
  76:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  77:Core/Src/stm32h7xx_hal_msp.c **** 
  78:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  79:Core/Src/stm32h7xx_hal_msp.c **** }
  51              		.loc 1 79 1 is_stmt 0 view .LVU7
  52 001c 02B0     		add	sp, sp, #8
  53              		.cfi_def_cfa_offset 0
  54              		@ sp needed
  55 001e 7047     		bx	lr
  56              	.L4:
  57              		.align	2
  58              	.L3:
  59 0020 00440258 		.word	1476543488
  60              		.cfi_endproc
  61              	.LFE335:
  63              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  64              		.align	1
  65              		.global	HAL_ADC_MspInit
  66              		.syntax unified
  67              		.thumb
  68              		.thumb_func
  70              	HAL_ADC_MspInit:
  71              	.LVL0:
  72              	.LFB336:
  80:Core/Src/stm32h7xx_hal_msp.c **** 
  81:Core/Src/stm32h7xx_hal_msp.c **** /**
  82:Core/Src/stm32h7xx_hal_msp.c **** * @brief ADC MSP Initialization
  83:Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
  84:Core/Src/stm32h7xx_hal_msp.c **** * @param hadc: ADC handle pointer
  85:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
  86:Core/Src/stm32h7xx_hal_msp.c **** */
  87:Core/Src/stm32h7xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  88:Core/Src/stm32h7xx_hal_msp.c **** {
  73              		.loc 1 88 1 is_stmt 1 view -0
  74              		.cfi_startproc
  75              		@ args = 0, pretend = 0, frame = 224
  76              		@ frame_needed = 0, uses_anonymous_args = 0
  77              		.loc 1 88 1 is_stmt 0 view .LVU9
  78 0000 30B5     		push	{r4, r5, lr}
  79              		.cfi_def_cfa_offset 12
  80              		.cfi_offset 4, -12
  81              		.cfi_offset 5, -8
  82              		.cfi_offset 14, -4
  83 0002 B9B0     		sub	sp, sp, #228
  84              		.cfi_def_cfa_offset 240
  85 0004 0446     		mov	r4, r0
  89:Core/Src/stm32h7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccXQNgWh.s 			page 4


  86              		.loc 1 89 3 is_stmt 1 view .LVU10
  87              		.loc 1 89 20 is_stmt 0 view .LVU11
  88 0006 0021     		movs	r1, #0
  89 0008 3391     		str	r1, [sp, #204]
  90 000a 3491     		str	r1, [sp, #208]
  91 000c 3591     		str	r1, [sp, #212]
  92 000e 3691     		str	r1, [sp, #216]
  93 0010 3791     		str	r1, [sp, #220]
  90:Core/Src/stm32h7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
  94              		.loc 1 90 3 is_stmt 1 view .LVU12
  95              		.loc 1 90 28 is_stmt 0 view .LVU13
  96 0012 C022     		movs	r2, #192
  97 0014 02A8     		add	r0, sp, #8
  98              	.LVL1:
  99              		.loc 1 90 28 view .LVU14
 100 0016 FFF7FEFF 		bl	memset
 101              	.LVL2:
  91:Core/Src/stm32h7xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 102              		.loc 1 91 3 is_stmt 1 view .LVU15
 103              		.loc 1 91 10 is_stmt 0 view .LVU16
 104 001a 2268     		ldr	r2, [r4]
 105              		.loc 1 91 5 view .LVU17
 106 001c 334B     		ldr	r3, .L13
 107 001e 9A42     		cmp	r2, r3
 108 0020 01D0     		beq	.L10
 109              	.L5:
  92:Core/Src/stm32h7xx_hal_msp.c ****   {
  93:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  94:Core/Src/stm32h7xx_hal_msp.c **** 
  95:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  96:Core/Src/stm32h7xx_hal_msp.c **** 
  97:Core/Src/stm32h7xx_hal_msp.c ****   /** Initializes the peripherals clock
  98:Core/Src/stm32h7xx_hal_msp.c ****   */
  99:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 100:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2M = 4;
 101:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2N = 10;
 102:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2P = 2;
 103:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2Q = 2;
 104:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2R = 2;
 105:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 106:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 107:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2FRACN = 0.0;
 108:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 109:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 110:Core/Src/stm32h7xx_hal_msp.c ****     {
 111:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 112:Core/Src/stm32h7xx_hal_msp.c ****     }
 113:Core/Src/stm32h7xx_hal_msp.c **** 
 114:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 115:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ADC12_CLK_ENABLE();
 116:Core/Src/stm32h7xx_hal_msp.c **** 
 117:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 118:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 119:Core/Src/stm32h7xx_hal_msp.c ****     PA6     ------> ADC1_INP3
 120:Core/Src/stm32h7xx_hal_msp.c ****     */
 121:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 122:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccXQNgWh.s 			page 5


 123:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 124:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 125:Core/Src/stm32h7xx_hal_msp.c **** 
 126:Core/Src/stm32h7xx_hal_msp.c ****     /* ADC1 DMA Init */
 127:Core/Src/stm32h7xx_hal_msp.c ****     /* ADC1 Init */
 128:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Instance = DMA1_Stream0;
 129:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 130:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 131:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 132:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 133:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 134:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 135:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 136:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 137:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 138:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 139:Core/Src/stm32h7xx_hal_msp.c ****     {
 140:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 141:Core/Src/stm32h7xx_hal_msp.c ****     }
 142:Core/Src/stm32h7xx_hal_msp.c **** 
 143:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 144:Core/Src/stm32h7xx_hal_msp.c **** 
 145:Core/Src/stm32h7xx_hal_msp.c ****     /* ADC1 interrupt Init */
 146:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 147:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(ADC_IRQn);
 148:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 149:Core/Src/stm32h7xx_hal_msp.c **** 
 150:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 151:Core/Src/stm32h7xx_hal_msp.c **** 
 152:Core/Src/stm32h7xx_hal_msp.c ****   }
 153:Core/Src/stm32h7xx_hal_msp.c **** 
 154:Core/Src/stm32h7xx_hal_msp.c **** }
 110              		.loc 1 154 1 view .LVU18
 111 0022 39B0     		add	sp, sp, #228
 112              		.cfi_remember_state
 113              		.cfi_def_cfa_offset 12
 114              		@ sp needed
 115 0024 30BD     		pop	{r4, r5, pc}
 116              	.LVL3:
 117              	.L10:
 118              		.cfi_restore_state
  99:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2M = 4;
 119              		.loc 1 99 5 is_stmt 1 view .LVU19
  99:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2M = 4;
 120              		.loc 1 99 46 is_stmt 0 view .LVU20
 121 0026 4FF40022 		mov	r2, #524288
 122 002a 0023     		movs	r3, #0
 123 002c CDE90223 		strd	r2, [sp, #8]
 100:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2N = 10;
 124              		.loc 1 100 5 is_stmt 1 view .LVU21
 100:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2N = 10;
 125              		.loc 1 100 36 is_stmt 0 view .LVU22
 126 0030 0423     		movs	r3, #4
 127 0032 0493     		str	r3, [sp, #16]
 101:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2P = 2;
 128              		.loc 1 101 5 is_stmt 1 view .LVU23
 101:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2P = 2;
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccXQNgWh.s 			page 6


 129              		.loc 1 101 36 is_stmt 0 view .LVU24
 130 0034 0A23     		movs	r3, #10
 131 0036 0593     		str	r3, [sp, #20]
 102:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2Q = 2;
 132              		.loc 1 102 5 is_stmt 1 view .LVU25
 102:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2Q = 2;
 133              		.loc 1 102 36 is_stmt 0 view .LVU26
 134 0038 0223     		movs	r3, #2
 135 003a 0693     		str	r3, [sp, #24]
 103:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2R = 2;
 136              		.loc 1 103 5 is_stmt 1 view .LVU27
 103:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2R = 2;
 137              		.loc 1 103 36 is_stmt 0 view .LVU28
 138 003c 0793     		str	r3, [sp, #28]
 104:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 139              		.loc 1 104 5 is_stmt 1 view .LVU29
 104:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 140              		.loc 1 104 36 is_stmt 0 view .LVU30
 141 003e 0893     		str	r3, [sp, #32]
 105:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 142              		.loc 1 105 5 is_stmt 1 view .LVU31
 105:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 143              		.loc 1 105 38 is_stmt 0 view .LVU32
 144 0040 C023     		movs	r3, #192
 145 0042 0993     		str	r3, [sp, #36]
 106:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2FRACN = 0.0;
 146              		.loc 1 106 5 is_stmt 1 view .LVU33
 106:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2FRACN = 0.0;
 147              		.loc 1 106 41 is_stmt 0 view .LVU34
 148 0044 2023     		movs	r3, #32
 149 0046 0A93     		str	r3, [sp, #40]
 107:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 150              		.loc 1 107 5 is_stmt 1 view .LVU35
 108:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 151              		.loc 1 108 5 view .LVU36
 109:Core/Src/stm32h7xx_hal_msp.c ****     {
 152              		.loc 1 109 5 view .LVU37
 109:Core/Src/stm32h7xx_hal_msp.c ****     {
 153              		.loc 1 109 9 is_stmt 0 view .LVU38
 154 0048 02A8     		add	r0, sp, #8
 155 004a FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 156              	.LVL4:
 109:Core/Src/stm32h7xx_hal_msp.c ****     {
 157              		.loc 1 109 8 discriminator 1 view .LVU39
 158 004e 0028     		cmp	r0, #0
 159 0050 46D1     		bne	.L11
 160              	.L7:
 115:Core/Src/stm32h7xx_hal_msp.c **** 
 161              		.loc 1 115 5 is_stmt 1 view .LVU40
 162              	.LBB3:
 115:Core/Src/stm32h7xx_hal_msp.c **** 
 163              		.loc 1 115 5 view .LVU41
 115:Core/Src/stm32h7xx_hal_msp.c **** 
 164              		.loc 1 115 5 view .LVU42
 165 0052 274B     		ldr	r3, .L13+4
 166 0054 D3F8D820 		ldr	r2, [r3, #216]
 167 0058 42F02002 		orr	r2, r2, #32
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccXQNgWh.s 			page 7


 168 005c C3F8D820 		str	r2, [r3, #216]
 115:Core/Src/stm32h7xx_hal_msp.c **** 
 169              		.loc 1 115 5 view .LVU43
 170 0060 D3F8D820 		ldr	r2, [r3, #216]
 171 0064 02F02002 		and	r2, r2, #32
 172 0068 0092     		str	r2, [sp]
 115:Core/Src/stm32h7xx_hal_msp.c **** 
 173              		.loc 1 115 5 view .LVU44
 174 006a 009A     		ldr	r2, [sp]
 175              	.LBE3:
 115:Core/Src/stm32h7xx_hal_msp.c **** 
 176              		.loc 1 115 5 view .LVU45
 117:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 177              		.loc 1 117 5 view .LVU46
 178              	.LBB4:
 117:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 179              		.loc 1 117 5 view .LVU47
 117:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 180              		.loc 1 117 5 view .LVU48
 181 006c D3F8E020 		ldr	r2, [r3, #224]
 182 0070 42F00102 		orr	r2, r2, #1
 183 0074 C3F8E020 		str	r2, [r3, #224]
 117:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 184              		.loc 1 117 5 view .LVU49
 185 0078 D3F8E030 		ldr	r3, [r3, #224]
 186 007c 03F00103 		and	r3, r3, #1
 187 0080 0193     		str	r3, [sp, #4]
 117:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 188              		.loc 1 117 5 view .LVU50
 189 0082 019B     		ldr	r3, [sp, #4]
 190              	.LBE4:
 117:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 191              		.loc 1 117 5 view .LVU51
 121:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 192              		.loc 1 121 5 view .LVU52
 121:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 193              		.loc 1 121 25 is_stmt 0 view .LVU53
 194 0084 4023     		movs	r3, #64
 195 0086 3393     		str	r3, [sp, #204]
 122:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 196              		.loc 1 122 5 is_stmt 1 view .LVU54
 122:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 197              		.loc 1 122 26 is_stmt 0 view .LVU55
 198 0088 0323     		movs	r3, #3
 199 008a 3493     		str	r3, [sp, #208]
 123:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 200              		.loc 1 123 5 is_stmt 1 view .LVU56
 123:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 201              		.loc 1 123 26 is_stmt 0 view .LVU57
 202 008c 0025     		movs	r5, #0
 203 008e 3595     		str	r5, [sp, #212]
 124:Core/Src/stm32h7xx_hal_msp.c **** 
 204              		.loc 1 124 5 is_stmt 1 view .LVU58
 205 0090 33A9     		add	r1, sp, #204
 206 0092 1848     		ldr	r0, .L13+8
 207 0094 FFF7FEFF 		bl	HAL_GPIO_Init
 208              	.LVL5:
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccXQNgWh.s 			page 8


 128:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 209              		.loc 1 128 5 view .LVU59
 128:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 210              		.loc 1 128 24 is_stmt 0 view .LVU60
 211 0098 1748     		ldr	r0, .L13+12
 212 009a 184B     		ldr	r3, .L13+16
 213 009c 0360     		str	r3, [r0]
 129:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 214              		.loc 1 129 5 is_stmt 1 view .LVU61
 129:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 215              		.loc 1 129 28 is_stmt 0 view .LVU62
 216 009e 0923     		movs	r3, #9
 217 00a0 4360     		str	r3, [r0, #4]
 130:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 218              		.loc 1 130 5 is_stmt 1 view .LVU63
 130:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 219              		.loc 1 130 30 is_stmt 0 view .LVU64
 220 00a2 8560     		str	r5, [r0, #8]
 131:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 221              		.loc 1 131 5 is_stmt 1 view .LVU65
 131:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 222              		.loc 1 131 30 is_stmt 0 view .LVU66
 223 00a4 C560     		str	r5, [r0, #12]
 132:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 224              		.loc 1 132 5 is_stmt 1 view .LVU67
 132:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 225              		.loc 1 132 27 is_stmt 0 view .LVU68
 226 00a6 4FF48063 		mov	r3, #1024
 227 00aa 0361     		str	r3, [r0, #16]
 133:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 228              		.loc 1 133 5 is_stmt 1 view .LVU69
 133:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 229              		.loc 1 133 40 is_stmt 0 view .LVU70
 230 00ac 4FF40063 		mov	r3, #2048
 231 00b0 4361     		str	r3, [r0, #20]
 134:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 232              		.loc 1 134 5 is_stmt 1 view .LVU71
 134:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 233              		.loc 1 134 37 is_stmt 0 view .LVU72
 234 00b2 4FF40053 		mov	r3, #8192
 235 00b6 8361     		str	r3, [r0, #24]
 135:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 236              		.loc 1 135 5 is_stmt 1 view .LVU73
 135:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 237              		.loc 1 135 25 is_stmt 0 view .LVU74
 238 00b8 4FF48073 		mov	r3, #256
 239 00bc C361     		str	r3, [r0, #28]
 136:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 240              		.loc 1 136 5 is_stmt 1 view .LVU75
 136:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 241              		.loc 1 136 29 is_stmt 0 view .LVU76
 242 00be 0562     		str	r5, [r0, #32]
 137:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 243              		.loc 1 137 5 is_stmt 1 view .LVU77
 137:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 244              		.loc 1 137 29 is_stmt 0 view .LVU78
 245 00c0 4562     		str	r5, [r0, #36]
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccXQNgWh.s 			page 9


 138:Core/Src/stm32h7xx_hal_msp.c ****     {
 246              		.loc 1 138 5 is_stmt 1 view .LVU79
 138:Core/Src/stm32h7xx_hal_msp.c ****     {
 247              		.loc 1 138 9 is_stmt 0 view .LVU80
 248 00c2 FFF7FEFF 		bl	HAL_DMA_Init
 249              	.LVL6:
 138:Core/Src/stm32h7xx_hal_msp.c ****     {
 250              		.loc 1 138 8 discriminator 1 view .LVU81
 251 00c6 70B9     		cbnz	r0, .L12
 252              	.L8:
 143:Core/Src/stm32h7xx_hal_msp.c **** 
 253              		.loc 1 143 5 is_stmt 1 view .LVU82
 143:Core/Src/stm32h7xx_hal_msp.c **** 
 254              		.loc 1 143 5 view .LVU83
 255 00c8 0B4B     		ldr	r3, .L13+12
 256 00ca E364     		str	r3, [r4, #76]
 143:Core/Src/stm32h7xx_hal_msp.c **** 
 257              		.loc 1 143 5 view .LVU84
 258 00cc 9C63     		str	r4, [r3, #56]
 143:Core/Src/stm32h7xx_hal_msp.c **** 
 259              		.loc 1 143 5 view .LVU85
 146:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(ADC_IRQn);
 260              		.loc 1 146 5 view .LVU86
 261 00ce 0022     		movs	r2, #0
 262 00d0 1146     		mov	r1, r2
 263 00d2 1220     		movs	r0, #18
 264 00d4 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 265              	.LVL7:
 147:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 266              		.loc 1 147 5 view .LVU87
 267 00d8 1220     		movs	r0, #18
 268 00da FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 269              	.LVL8:
 270              		.loc 1 154 1 is_stmt 0 view .LVU88
 271 00de A0E7     		b	.L5
 272              	.L11:
 111:Core/Src/stm32h7xx_hal_msp.c ****     }
 273              		.loc 1 111 7 is_stmt 1 view .LVU89
 274 00e0 FFF7FEFF 		bl	Error_Handler
 275              	.LVL9:
 276 00e4 B5E7     		b	.L7
 277              	.L12:
 140:Core/Src/stm32h7xx_hal_msp.c ****     }
 278              		.loc 1 140 7 view .LVU90
 279 00e6 FFF7FEFF 		bl	Error_Handler
 280              	.LVL10:
 281 00ea EDE7     		b	.L8
 282              	.L14:
 283              		.align	2
 284              	.L13:
 285 00ec 00200240 		.word	1073881088
 286 00f0 00440258 		.word	1476543488
 287 00f4 00000258 		.word	1476526080
 288 00f8 00000000 		.word	hdma_adc1
 289 00fc 10000240 		.word	1073872912
 290              		.cfi_endproc
 291              	.LFE336:
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccXQNgWh.s 			page 10


 293              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 294              		.align	1
 295              		.global	HAL_ADC_MspDeInit
 296              		.syntax unified
 297              		.thumb
 298              		.thumb_func
 300              	HAL_ADC_MspDeInit:
 301              	.LVL11:
 302              	.LFB337:
 155:Core/Src/stm32h7xx_hal_msp.c **** 
 156:Core/Src/stm32h7xx_hal_msp.c **** /**
 157:Core/Src/stm32h7xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 158:Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 159:Core/Src/stm32h7xx_hal_msp.c **** * @param hadc: ADC handle pointer
 160:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 161:Core/Src/stm32h7xx_hal_msp.c **** */
 162:Core/Src/stm32h7xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 163:Core/Src/stm32h7xx_hal_msp.c **** {
 303              		.loc 1 163 1 view -0
 304              		.cfi_startproc
 305              		@ args = 0, pretend = 0, frame = 0
 306              		@ frame_needed = 0, uses_anonymous_args = 0
 164:Core/Src/stm32h7xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 307              		.loc 1 164 3 view .LVU92
 308              		.loc 1 164 10 is_stmt 0 view .LVU93
 309 0000 0268     		ldr	r2, [r0]
 310              		.loc 1 164 5 view .LVU94
 311 0002 0C4B     		ldr	r3, .L22
 312 0004 9A42     		cmp	r2, r3
 313 0006 00D0     		beq	.L21
 314 0008 7047     		bx	lr
 315              	.L21:
 163:Core/Src/stm32h7xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 316              		.loc 1 163 1 view .LVU95
 317 000a 10B5     		push	{r4, lr}
 318              		.cfi_def_cfa_offset 8
 319              		.cfi_offset 4, -8
 320              		.cfi_offset 14, -4
 321 000c 0446     		mov	r4, r0
 165:Core/Src/stm32h7xx_hal_msp.c ****   {
 166:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 167:Core/Src/stm32h7xx_hal_msp.c **** 
 168:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 169:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 170:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ADC12_CLK_DISABLE();
 322              		.loc 1 170 5 is_stmt 1 view .LVU96
 323 000e 0A4A     		ldr	r2, .L22+4
 324 0010 D2F8D830 		ldr	r3, [r2, #216]
 325 0014 23F02003 		bic	r3, r3, #32
 326 0018 C2F8D830 		str	r3, [r2, #216]
 171:Core/Src/stm32h7xx_hal_msp.c **** 
 172:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 173:Core/Src/stm32h7xx_hal_msp.c ****     PA6     ------> ADC1_INP3
 174:Core/Src/stm32h7xx_hal_msp.c ****     */
 175:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_6);
 327              		.loc 1 175 5 view .LVU97
 328 001c 4021     		movs	r1, #64
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccXQNgWh.s 			page 11


 329 001e 0748     		ldr	r0, .L22+8
 330              	.LVL12:
 331              		.loc 1 175 5 is_stmt 0 view .LVU98
 332 0020 FFF7FEFF 		bl	HAL_GPIO_DeInit
 333              	.LVL13:
 176:Core/Src/stm32h7xx_hal_msp.c **** 
 177:Core/Src/stm32h7xx_hal_msp.c ****     /* ADC1 DMA DeInit */
 178:Core/Src/stm32h7xx_hal_msp.c ****     HAL_DMA_DeInit(hadc->DMA_Handle);
 334              		.loc 1 178 5 is_stmt 1 view .LVU99
 335 0024 E06C     		ldr	r0, [r4, #76]
 336 0026 FFF7FEFF 		bl	HAL_DMA_DeInit
 337              	.LVL14:
 179:Core/Src/stm32h7xx_hal_msp.c **** 
 180:Core/Src/stm32h7xx_hal_msp.c ****     /* ADC1 interrupt DeInit */
 181:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(ADC_IRQn);
 338              		.loc 1 181 5 view .LVU100
 339 002a 1220     		movs	r0, #18
 340 002c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 341              	.LVL15:
 182:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 183:Core/Src/stm32h7xx_hal_msp.c **** 
 184:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 185:Core/Src/stm32h7xx_hal_msp.c ****   }
 186:Core/Src/stm32h7xx_hal_msp.c **** 
 187:Core/Src/stm32h7xx_hal_msp.c **** }
 342              		.loc 1 187 1 is_stmt 0 view .LVU101
 343 0030 10BD     		pop	{r4, pc}
 344              	.LVL16:
 345              	.L23:
 346              		.loc 1 187 1 view .LVU102
 347 0032 00BF     		.align	2
 348              	.L22:
 349 0034 00200240 		.word	1073881088
 350 0038 00440258 		.word	1476543488
 351 003c 00000258 		.word	1476526080
 352              		.cfi_endproc
 353              	.LFE337:
 355              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 356              		.align	1
 357              		.global	HAL_TIM_Base_MspInit
 358              		.syntax unified
 359              		.thumb
 360              		.thumb_func
 362              	HAL_TIM_Base_MspInit:
 363              	.LVL17:
 364              	.LFB338:
 188:Core/Src/stm32h7xx_hal_msp.c **** 
 189:Core/Src/stm32h7xx_hal_msp.c **** /**
 190:Core/Src/stm32h7xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 191:Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 192:Core/Src/stm32h7xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 193:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 194:Core/Src/stm32h7xx_hal_msp.c **** */
 195:Core/Src/stm32h7xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 196:Core/Src/stm32h7xx_hal_msp.c **** {
 365              		.loc 1 196 1 is_stmt 1 view -0
 366              		.cfi_startproc
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccXQNgWh.s 			page 12


 367              		@ args = 0, pretend = 0, frame = 8
 368              		@ frame_needed = 0, uses_anonymous_args = 0
 369              		@ link register save eliminated.
 197:Core/Src/stm32h7xx_hal_msp.c ****   if(htim_base->Instance==TIM8)
 370              		.loc 1 197 3 view .LVU104
 371              		.loc 1 197 15 is_stmt 0 view .LVU105
 372 0000 0268     		ldr	r2, [r0]
 373              		.loc 1 197 5 view .LVU106
 374 0002 0A4B     		ldr	r3, .L31
 375 0004 9A42     		cmp	r2, r3
 376 0006 00D0     		beq	.L30
 377 0008 7047     		bx	lr
 378              	.L30:
 196:Core/Src/stm32h7xx_hal_msp.c ****   if(htim_base->Instance==TIM8)
 379              		.loc 1 196 1 view .LVU107
 380 000a 82B0     		sub	sp, sp, #8
 381              		.cfi_def_cfa_offset 8
 198:Core/Src/stm32h7xx_hal_msp.c ****   {
 199:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspInit 0 */
 200:Core/Src/stm32h7xx_hal_msp.c **** 
 201:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM8_MspInit 0 */
 202:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 203:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_TIM8_CLK_ENABLE();
 382              		.loc 1 203 5 is_stmt 1 view .LVU108
 383              	.LBB5:
 384              		.loc 1 203 5 view .LVU109
 385              		.loc 1 203 5 view .LVU110
 386 000c 084B     		ldr	r3, .L31+4
 387 000e D3F8F020 		ldr	r2, [r3, #240]
 388 0012 42F00202 		orr	r2, r2, #2
 389 0016 C3F8F020 		str	r2, [r3, #240]
 390              		.loc 1 203 5 view .LVU111
 391 001a D3F8F030 		ldr	r3, [r3, #240]
 392 001e 03F00203 		and	r3, r3, #2
 393 0022 0193     		str	r3, [sp, #4]
 394              		.loc 1 203 5 view .LVU112
 395 0024 019B     		ldr	r3, [sp, #4]
 396              	.LBE5:
 397              		.loc 1 203 5 discriminator 1 view .LVU113
 204:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 205:Core/Src/stm32h7xx_hal_msp.c **** 
 206:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM8_MspInit 1 */
 207:Core/Src/stm32h7xx_hal_msp.c **** 
 208:Core/Src/stm32h7xx_hal_msp.c ****   }
 209:Core/Src/stm32h7xx_hal_msp.c **** 
 210:Core/Src/stm32h7xx_hal_msp.c **** }
 398              		.loc 1 210 1 is_stmt 0 view .LVU114
 399 0026 02B0     		add	sp, sp, #8
 400              		.cfi_def_cfa_offset 0
 401              		@ sp needed
 402 0028 7047     		bx	lr
 403              	.L32:
 404 002a 00BF     		.align	2
 405              	.L31:
 406 002c 00040140 		.word	1073808384
 407 0030 00440258 		.word	1476543488
 408              		.cfi_endproc
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccXQNgWh.s 			page 13


 409              	.LFE338:
 411              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 412              		.align	1
 413              		.global	HAL_TIM_Base_MspDeInit
 414              		.syntax unified
 415              		.thumb
 416              		.thumb_func
 418              	HAL_TIM_Base_MspDeInit:
 419              	.LVL18:
 420              	.LFB339:
 211:Core/Src/stm32h7xx_hal_msp.c **** 
 212:Core/Src/stm32h7xx_hal_msp.c **** /**
 213:Core/Src/stm32h7xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 214:Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 215:Core/Src/stm32h7xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 216:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 217:Core/Src/stm32h7xx_hal_msp.c **** */
 218:Core/Src/stm32h7xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 219:Core/Src/stm32h7xx_hal_msp.c **** {
 421              		.loc 1 219 1 is_stmt 1 view -0
 422              		.cfi_startproc
 423              		@ args = 0, pretend = 0, frame = 0
 424              		@ frame_needed = 0, uses_anonymous_args = 0
 425              		@ link register save eliminated.
 220:Core/Src/stm32h7xx_hal_msp.c ****   if(htim_base->Instance==TIM8)
 426              		.loc 1 220 3 view .LVU116
 427              		.loc 1 220 15 is_stmt 0 view .LVU117
 428 0000 0268     		ldr	r2, [r0]
 429              		.loc 1 220 5 view .LVU118
 430 0002 064B     		ldr	r3, .L36
 431 0004 9A42     		cmp	r2, r3
 432 0006 00D0     		beq	.L35
 433              	.L33:
 221:Core/Src/stm32h7xx_hal_msp.c ****   {
 222:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspDeInit 0 */
 223:Core/Src/stm32h7xx_hal_msp.c **** 
 224:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM8_MspDeInit 0 */
 225:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 226:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_TIM8_CLK_DISABLE();
 227:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
 228:Core/Src/stm32h7xx_hal_msp.c **** 
 229:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM8_MspDeInit 1 */
 230:Core/Src/stm32h7xx_hal_msp.c ****   }
 231:Core/Src/stm32h7xx_hal_msp.c **** 
 232:Core/Src/stm32h7xx_hal_msp.c **** }
 434              		.loc 1 232 1 view .LVU119
 435 0008 7047     		bx	lr
 436              	.L35:
 226:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
 437              		.loc 1 226 5 is_stmt 1 view .LVU120
 438 000a 054A     		ldr	r2, .L36+4
 439 000c D2F8F030 		ldr	r3, [r2, #240]
 440 0010 23F00203 		bic	r3, r3, #2
 441 0014 C2F8F030 		str	r3, [r2, #240]
 442              		.loc 1 232 1 is_stmt 0 view .LVU121
 443 0018 F6E7     		b	.L33
 444              	.L37:
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccXQNgWh.s 			page 14


 445 001a 00BF     		.align	2
 446              	.L36:
 447 001c 00040140 		.word	1073808384
 448 0020 00440258 		.word	1476543488
 449              		.cfi_endproc
 450              	.LFE339:
 452              		.text
 453              	.Letext0:
 454              		.file 2 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h750xx.h"
 455              		.file 3 "C:/Users/gamin/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 456              		.file 4 "C:/Users/gamin/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 457              		.file 5 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h"
 458              		.file 6 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 459              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h"
 460              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 461              		.file 9 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 462              		.file 10 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_adc.h"
 463              		.file 11 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h"
 464              		.file 12 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h"
 465              		.file 13 "Core/Inc/main.h"
 466              		.file 14 "<built-in>"
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccXQNgWh.s 			page 15


DEFINED SYMBOLS
                            *ABS*:00000000 stm32h7xx_hal_msp.c
C:\Users\gamin\AppData\Local\Temp\ccXQNgWh.s:20     .text.HAL_MspInit:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccXQNgWh.s:26     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\gamin\AppData\Local\Temp\ccXQNgWh.s:59     .text.HAL_MspInit:00000020 $d
C:\Users\gamin\AppData\Local\Temp\ccXQNgWh.s:64     .text.HAL_ADC_MspInit:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccXQNgWh.s:70     .text.HAL_ADC_MspInit:00000000 HAL_ADC_MspInit
C:\Users\gamin\AppData\Local\Temp\ccXQNgWh.s:285    .text.HAL_ADC_MspInit:000000ec $d
C:\Users\gamin\AppData\Local\Temp\ccXQNgWh.s:294    .text.HAL_ADC_MspDeInit:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccXQNgWh.s:300    .text.HAL_ADC_MspDeInit:00000000 HAL_ADC_MspDeInit
C:\Users\gamin\AppData\Local\Temp\ccXQNgWh.s:349    .text.HAL_ADC_MspDeInit:00000034 $d
C:\Users\gamin\AppData\Local\Temp\ccXQNgWh.s:356    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccXQNgWh.s:362    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\gamin\AppData\Local\Temp\ccXQNgWh.s:406    .text.HAL_TIM_Base_MspInit:0000002c $d
C:\Users\gamin\AppData\Local\Temp\ccXQNgWh.s:412    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccXQNgWh.s:418    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\gamin\AppData\Local\Temp\ccXQNgWh.s:447    .text.HAL_TIM_Base_MspDeInit:0000001c $d

UNDEFINED SYMBOLS
memset
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
HAL_DMA_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
Error_Handler
hdma_adc1
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_DisableIRQ
