Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Apr  3 15:58:34 2018
| Host         : r103pc04 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_reactionTimer_timing_summary_routed.rpt -rpx TOP_reactionTimer_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_reactionTimer
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.796        0.000                      0                 2551        0.071        0.000                      0                 2551        4.500        0.000                       0                  1218  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
CLK100MHZ  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ           0.796        0.000                      0                 2551        0.071        0.000                      0                 2551        4.500        0.000                       0                  1218  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :            0  Failing Endpoints,  Worst Slack        0.796ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.796ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.768ns  (logic 6.258ns (71.370%)  route 2.510ns (28.630%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT5=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        1.646     5.249    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X13Y54         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.456     5.705 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/Q
                         net (fo=35, routed)          0.651     6.356    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg_n_0_[1]
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.124     6.480 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_26/O
                         net (fo=2, routed)           0.616     7.096    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_9
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.036    11.132 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.134    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    12.652 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[1]
                         net (fo=1, routed)           0.638    13.290    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_104
    SLICE_X12Y50         LUT5 (Prop_lut5_I2_O)        0.124    13.414 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_14/O
                         net (fo=2, routed)           0.603    14.017    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_14_n_0
    DSP48_X0Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        1.617    15.039    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    DSP48_X0Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/CLK
                         clock pessimism              0.259    15.298    
                         clock uncertainty           -0.035    15.263    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.450    14.813    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                         -14.017    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.691ns  (logic 6.258ns (72.004%)  route 2.433ns (27.996%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT5=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        1.646     5.249    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X13Y54         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.456     5.705 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/Q
                         net (fo=35, routed)          0.651     6.356    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg_n_0_[1]
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.124     6.480 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_26/O
                         net (fo=2, routed)           0.616     7.096    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_9
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.036    11.132 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.134    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    12.652 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[12]
                         net (fo=1, routed)           0.629    13.281    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_93
    SLICE_X9Y53          LUT5 (Prop_lut5_I2_O)        0.124    13.405 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_3/O
                         net (fo=2, routed)           0.535    13.940    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_3_n_0
    DSP48_X0Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        1.617    15.039    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    DSP48_X0Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/CLK
                         clock pessimism              0.259    15.298    
                         clock uncertainty           -0.035    15.263    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.450    14.813    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                         -13.940    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.951ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.613ns  (logic 6.258ns (72.660%)  route 2.355ns (27.340%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT5=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        1.646     5.249    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X13Y54         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.456     5.705 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/Q
                         net (fo=35, routed)          0.651     6.356    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg_n_0_[1]
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.124     6.480 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_26/O
                         net (fo=2, routed)           0.616     7.096    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_9
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.036    11.132 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.134    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518    12.652 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[11]
                         net (fo=1, routed)           0.517    13.169    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_94
    SLICE_X12Y52         LUT5 (Prop_lut5_I2_O)        0.124    13.293 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_4/O
                         net (fo=2, routed)           0.568    13.861    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_4_n_0
    DSP48_X0Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        1.617    15.039    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    DSP48_X0Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/CLK
                         clock pessimism              0.259    15.298    
                         clock uncertainty           -0.035    15.263    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450    14.813    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                         -13.861    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             0.955ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.609ns  (logic 6.258ns (72.689%)  route 2.351ns (27.311%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT5=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        1.646     5.249    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X13Y54         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.456     5.705 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/Q
                         net (fo=35, routed)          0.651     6.356    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg_n_0_[1]
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.124     6.480 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_26/O
                         net (fo=2, routed)           0.616     7.096    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_9
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.036    11.132 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.134    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    12.652 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[10]
                         net (fo=1, routed)           0.668    13.320    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_95
    SLICE_X12Y52         LUT5 (Prop_lut5_I2_O)        0.124    13.444 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_5/O
                         net (fo=2, routed)           0.414    13.858    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_5_n_0
    DSP48_X0Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        1.617    15.039    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    DSP48_X0Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/CLK
                         clock pessimism              0.259    15.298    
                         clock uncertainty           -0.035    15.263    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450    14.813    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                         -13.858    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             0.987ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.578ns  (logic 6.258ns (72.957%)  route 2.320ns (27.043%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT5=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        1.646     5.249    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X13Y54         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.456     5.705 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/Q
                         net (fo=35, routed)          0.651     6.356    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg_n_0_[1]
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.124     6.480 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_26/O
                         net (fo=2, routed)           0.616     7.096    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_9
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.036    11.132 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.134    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    12.652 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[13]
                         net (fo=1, routed)           0.637    13.289    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_92
    SLICE_X12Y53         LUT5 (Prop_lut5_I2_O)        0.124    13.413 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_2/O
                         net (fo=2, routed)           0.413    13.826    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_2_n_0
    DSP48_X0Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        1.617    15.039    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    DSP48_X0Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/CLK
                         clock pessimism              0.259    15.298    
                         clock uncertainty           -0.035    15.263    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    14.813    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                         -13.826    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             0.995ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.569ns  (logic 6.258ns (73.033%)  route 2.311ns (26.967%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT5=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        1.646     5.249    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X13Y54         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.456     5.705 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/Q
                         net (fo=35, routed)          0.651     6.356    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg_n_0_[1]
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.124     6.480 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_26/O
                         net (fo=2, routed)           0.616     7.096    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_9
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.036    11.132 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.134    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    12.652 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[5]
                         net (fo=1, routed)           0.626    13.278    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_100
    SLICE_X12Y51         LUT5 (Prop_lut5_I2_O)        0.124    13.402 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_10/O
                         net (fo=2, routed)           0.415    13.817    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_10_n_0
    DSP48_X0Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        1.617    15.039    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    DSP48_X0Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/CLK
                         clock pessimism              0.259    15.298    
                         clock uncertainty           -0.035    15.263    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.450    14.813    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                         -13.817    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             1.005ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.559ns  (logic 6.258ns (73.118%)  route 2.301ns (26.882%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT5=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        1.646     5.249    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X13Y54         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.456     5.705 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/Q
                         net (fo=35, routed)          0.651     6.356    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg_n_0_[1]
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.124     6.480 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_26/O
                         net (fo=2, routed)           0.616     7.096    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_9
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.036    11.132 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.134    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518    12.652 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[9]
                         net (fo=1, routed)           0.627    13.279    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_96
    SLICE_X9Y52          LUT5 (Prop_lut5_I2_O)        0.124    13.403 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_6/O
                         net (fo=2, routed)           0.405    13.807    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_6_n_0
    DSP48_X0Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        1.617    15.039    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    DSP48_X0Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/CLK
                         clock pessimism              0.259    15.298    
                         clock uncertainty           -0.035    15.263    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.450    14.813    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                         -13.807    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.010ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.554ns  (logic 6.258ns (73.160%)  route 2.296ns (26.840%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT5=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        1.646     5.249    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X13Y54         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.456     5.705 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/Q
                         net (fo=35, routed)          0.651     6.356    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg_n_0_[1]
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.124     6.480 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_26/O
                         net (fo=2, routed)           0.616     7.096    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_9
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.036    11.132 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.134    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    12.652 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[7]
                         net (fo=1, routed)           0.612    13.264    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_98
    SLICE_X13Y50         LUT5 (Prop_lut5_I2_O)        0.124    13.388 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_8/O
                         net (fo=2, routed)           0.414    13.803    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_8_n_0
    DSP48_X0Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        1.617    15.039    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    DSP48_X0Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/CLK
                         clock pessimism              0.259    15.298    
                         clock uncertainty           -0.035    15.263    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.450    14.813    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                         -13.803    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.011ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.554ns  (logic 6.258ns (73.162%)  route 2.296ns (26.838%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT5=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        1.646     5.249    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X13Y54         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.456     5.705 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/Q
                         net (fo=35, routed)          0.651     6.356    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg_n_0_[1]
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.124     6.480 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_26/O
                         net (fo=2, routed)           0.616     7.096    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_9
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.036    11.132 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.134    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    12.652 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[4]
                         net (fo=1, routed)           0.613    13.265    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_101
    SLICE_X13Y52         LUT5 (Prop_lut5_I2_O)        0.124    13.389 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_11/O
                         net (fo=2, routed)           0.413    13.802    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_11_n_0
    DSP48_X0Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        1.617    15.039    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    DSP48_X0Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/CLK
                         clock pessimism              0.259    15.298    
                         clock uncertainty           -0.035    15.263    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.450    14.813    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                         -13.802    
  -------------------------------------------------------------------
                         slack                                  1.011    

Slack (MET) :             1.025ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.539ns  (logic 6.258ns (73.288%)  route 2.281ns (26.712%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT5=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        1.646     5.249    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X13Y54         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.456     5.705 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/Q
                         net (fo=35, routed)          0.651     6.356    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg_n_0_[1]
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.124     6.480 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_26/O
                         net (fo=2, routed)           0.616     7.096    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_9
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.036    11.132 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.134    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    12.652 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[2]
                         net (fo=1, routed)           0.610    13.262    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_103
    SLICE_X9Y50          LUT5 (Prop_lut5_I2_O)        0.124    13.386 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_13/O
                         net (fo=2, routed)           0.402    13.788    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_13_n_0
    DSP48_X0Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        1.617    15.039    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    DSP48_X0Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/CLK
                         clock pessimism              0.259    15.298    
                         clock uncertainty           -0.035    15.263    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.450    14.813    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                         -13.788    
  -------------------------------------------------------------------
                         slack                                  1.025    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/out_delay_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateTestProcessor/signalDelayer/limits_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.799%)  route 0.196ns (58.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        0.671     1.591    reactionTimerProcessor/statePrepareProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X1Y48          FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[25]/Q
                         net (fo=1, routed)           0.196     1.928    reactionTimerProcessor/stateTestProcessor/signalDelayer/out_delay_reg[29][24]
    SLICE_X0Y55          FDRE                                         r  reactionTimerProcessor/stateTestProcessor/signalDelayer/limits_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        0.877     2.042    reactionTimerProcessor/stateTestProcessor/signalDelayer/in_100MHzClock_IBUF_BUFG
    SLICE_X0Y55          FDRE                                         r  reactionTimerProcessor/stateTestProcessor/signalDelayer/limits_reg[25]/C
                         clock pessimism             -0.250     1.791    
    SLICE_X0Y55          FDRE (Hold_fdre_C_D)         0.066     1.857    reactionTimerProcessor/stateTestProcessor/signalDelayer/limits_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/out_delay_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateTestProcessor/signalDelayer/limits_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.085%)  route 0.202ns (58.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        0.671     1.591    reactionTimerProcessor/statePrepareProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X1Y48          FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[24]/Q
                         net (fo=1, routed)           0.202     1.934    reactionTimerProcessor/stateTestProcessor/signalDelayer/out_delay_reg[29][23]
    SLICE_X0Y55          FDRE                                         r  reactionTimerProcessor/stateTestProcessor/signalDelayer/limits_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        0.877     2.042    reactionTimerProcessor/stateTestProcessor/signalDelayer/in_100MHzClock_IBUF_BUFG
    SLICE_X0Y55          FDRE                                         r  reactionTimerProcessor/stateTestProcessor/signalDelayer/limits_reg[24]/C
                         clock pessimism             -0.250     1.791    
    SLICE_X0Y55          FDRE (Hold_fdre_C_D)         0.070     1.861    reactionTimerProcessor/stateTestProcessor/signalDelayer/limits_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.209ns (53.777%)  route 0.180ns (46.223%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        0.671     1.591    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/in_100MHzClock_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.755 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_data_reg[10]/Q
                         net (fo=1, routed)           0.180     1.935    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/randMtOut[10]
    SLICE_X1Y50          LUT3 (Prop_lut3_I0_O)        0.045     1.980 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay[11]_i_1/O
                         net (fo=1, routed)           0.000     1.980    reactionTimerProcessor/statePrepareProcessor/out_delay0_in[11]
    SLICE_X1Y50          FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        0.878     2.043    reactionTimerProcessor/statePrepareProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X1Y50          FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.092     1.884    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/out_delay_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateTestProcessor/signalDelayer/limits_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.128ns (38.260%)  route 0.207ns (61.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        0.671     1.591    reactionTimerProcessor/statePrepareProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X1Y48          FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.128     1.719 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[6]/Q
                         net (fo=1, routed)           0.207     1.925    reactionTimerProcessor/stateTestProcessor/signalDelayer/out_delay_reg[29][5]
    SLICE_X0Y53          FDRE                                         r  reactionTimerProcessor/stateTestProcessor/signalDelayer/limits_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        0.877     2.042    reactionTimerProcessor/stateTestProcessor/signalDelayer/in_100MHzClock_IBUF_BUFG
    SLICE_X0Y53          FDRE                                         r  reactionTimerProcessor/stateTestProcessor/signalDelayer/limits_reg[6]/C
                         clock pessimism             -0.250     1.791    
    SLICE_X0Y53          FDRE (Hold_fdre_C_D)         0.018     1.809    reactionTimerProcessor/stateTestProcessor/signalDelayer/limits_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 globalTimer/out_time_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/mtVector_reg_2/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.186ns (28.546%)  route 0.466ns (71.454%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        0.576     1.495    globalTimer/in_100MHzClock_IBUF_BUFG
    SLICE_X11Y51         FDRE                                         r  globalTimer/out_time_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  globalTimer/out_time_reg[18]/Q
                         net (fo=5, routed)           0.217     1.853    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/globalTimerCounter[18]
    SLICE_X8Y50          LUT5 (Prop_lut5_I3_O)        0.045     1.898 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/mtVector_reg_1_i_36/O
                         net (fo=2, routed)           0.249     2.147    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/mtWriteData[18]
    RAMB36_X0Y9          RAMB36E1                                     r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/mtVector_reg_2/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        0.959     2.124    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/in_100MHzClock_IBUF_BUFG
    RAMB36_X0Y9          RAMB36E1                                     r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/mtVector_reg_2/CLKARDCLK
                         clock pessimism             -0.250     1.874    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[18])
                                                      0.155     2.029    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/mtVector_reg_2
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/out_ssdOutput_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        0.600     1.519    reactionTimerProcessor/stateResultProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[26]/Q
                         net (fo=2, routed)           0.066     1.727    reactionTimerProcessor/stateIdleProcessor/out_ssdNumberDisplay_reg[31][26]
    SLICE_X2Y86          LUT5 (Prop_lut5_I0_O)        0.045     1.772 r  reactionTimerProcessor/stateIdleProcessor/out_ssdOutput[26]_i_1/O
                         net (fo=1, routed)           0.000     1.772    reactionTimerProcessor/stateIdleProcessor_n_34
    SLICE_X2Y86          FDRE                                         r  reactionTimerProcessor/out_ssdOutput_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        0.872     2.037    reactionTimerProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  reactionTimerProcessor/out_ssdOutput_reg[26]/C
                         clock pessimism             -0.504     1.532    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.121     1.653    reactionTimerProcessor/out_ssdOutput_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_data_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/out_delay_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.209ns (50.639%)  route 0.204ns (49.361%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        0.671     1.591    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/in_100MHzClock_IBUF_BUFG
    SLICE_X2Y47          FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.164     1.755 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_data_reg[20]/Q
                         net (fo=1, routed)           0.204     1.959    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/randMtOut[20]
    SLICE_X0Y50          LUT3 (Prop_lut3_I0_O)        0.045     2.004 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay[21]_i_1/O
                         net (fo=1, routed)           0.000     2.004    reactionTimerProcessor/statePrepareProcessor/out_delay0_in[21]
    SLICE_X0Y50          FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        0.878     2.043    reactionTimerProcessor/statePrepareProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[21]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.092     1.884    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 startButtonDebouncer/pipeline_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startButtonDebouncer/pipeline_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        0.604     1.523    startButtonDebouncer/in_100MHzClock_IBUF_BUFG
    SLICE_X0Y94          FDSE                                         r  startButtonDebouncer/pipeline_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDSE (Prop_fdse_C_Q)         0.141     1.664 r  startButtonDebouncer/pipeline_reg[0]/Q
                         net (fo=2, routed)           0.065     1.730    startButtonDebouncer/pipeline[0]
    SLICE_X0Y94          FDSE                                         r  startButtonDebouncer/pipeline_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        0.877     2.042    startButtonDebouncer/in_100MHzClock_IBUF_BUFG
    SLICE_X0Y94          FDSE                                         r  startButtonDebouncer/pipeline_reg[1]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X0Y94          FDSE (Hold_fdse_C_D)         0.075     1.598    startButtonDebouncer/pipeline_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.189ns (67.475%)  route 0.091ns (32.525%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        0.574     1.493    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/in_100MHzClock_IBUF_BUFG
    SLICE_X13Y59         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor2_reg[24]/Q
                         net (fo=1, routed)           0.091     1.725    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor2_reg_n_0_[24]
    SLICE_X12Y59         LUT2 (Prop_lut2_I0_O)        0.048     1.773 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor2[23]_i_1/O
                         net (fo=1, routed)           0.000     1.773    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor2Next[23]
    SLICE_X12Y59         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        0.845     2.010    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/in_100MHzClock_IBUF_BUFG
    SLICE_X12Y59         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor2_reg[23]/C
                         clock pessimism             -0.503     1.506    
    SLICE_X12Y59         FDRE (Hold_fdre_C_D)         0.131     1.637    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor2_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/out_delay_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.183ns (40.802%)  route 0.266ns (59.198%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        0.671     1.591    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/in_100MHzClock_IBUF_BUFG
    SLICE_X3Y48          FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_data_reg[6]/Q
                         net (fo=1, routed)           0.266     1.997    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/randMtOut[6]
    SLICE_X1Y50          LUT3 (Prop_lut3_I0_O)        0.042     2.039 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_delay[7]_i_1/O
                         net (fo=1, routed)           0.000     2.039    reactionTimerProcessor/statePrepareProcessor/out_delay0_in[7]
    SLICE_X1Y50          FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1219, routed)        0.878     2.043    reactionTimerProcessor/statePrepareProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X1Y50          FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[7]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.107     1.899    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { in_100MHzClock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y10    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/mtVector_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y9     reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/mtVector_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/mtVector_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9     reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/mtVector_reg_2/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  in_100MHzClock_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X0Y88     clearBestButtonDebouncer/pipeline_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X0Y88     clearBestButtonDebouncer/pipeline_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X0Y88     clearBestButtonDebouncer/pipeline_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X0Y88     clearBestButtonDebouncer/pipeline_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X0Y88     clearBestButtonDebouncer/pipeline_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y53    globalTimer/out_time_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y53    globalTimer/out_time_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y53    globalTimer/out_time_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y53    globalTimer/out_time_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y54    globalTimer/out_time_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y54    globalTimer/out_time_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y54    globalTimer/out_time_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y54    globalTimer/out_time_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y55    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y58    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor2_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y83     clock1kHz/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y83     clock1kHz/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y83     clock1kHz/counter_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y83     clock1kHz/counter_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y84     clock1kHz/counter_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y84     clock1kHz/counter_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y84     clock1kHz/counter_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y84     clock1kHz/counter_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y83     clock1kHz/out_dividedClock_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y50    globalTimer/out_time_reg[12]/C



