/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 344 224)
	(text "system" (rect 5 0 35 12)(font "Arial" ))
	(text "inst" (rect 8 192 20 204)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clk_clk" (rect 0 0 27 12)(font "Arial" ))
		(text "clk_clk" (rect 21 27 48 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "reset_reset_n" (rect 0 0 56 12)(font "Arial" ))
		(text "reset_reset_n" (rect 21 43 77 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 328 32)
		(output)
		(text "new_sdram_controller_0_wire_addr[12..0]" (rect 0 0 167 12)(font "Arial" ))
		(text "new_sdram_controller_0_wire_addr[12..0]" (rect 140 27 307 39)(font "Arial" ))
		(line (pt 328 32)(pt 312 32)(line_width 3))
	)
	(port
		(pt 328 48)
		(output)
		(text "new_sdram_controller_0_wire_ba[1..0]" (rect 0 0 154 12)(font "Arial" ))
		(text "new_sdram_controller_0_wire_ba[1..0]" (rect 153 43 307 55)(font "Arial" ))
		(line (pt 328 48)(pt 312 48)(line_width 3))
	)
	(port
		(pt 328 64)
		(output)
		(text "new_sdram_controller_0_wire_cas_n" (rect 0 0 151 12)(font "Arial" ))
		(text "new_sdram_controller_0_wire_cas_n" (rect 156 59 307 71)(font "Arial" ))
		(line (pt 328 64)(pt 312 64)(line_width 1))
	)
	(port
		(pt 328 80)
		(output)
		(text "new_sdram_controller_0_wire_cke" (rect 0 0 140 12)(font "Arial" ))
		(text "new_sdram_controller_0_wire_cke" (rect 167 75 307 87)(font "Arial" ))
		(line (pt 328 80)(pt 312 80)(line_width 1))
	)
	(port
		(pt 328 96)
		(output)
		(text "new_sdram_controller_0_wire_cs_n" (rect 0 0 146 12)(font "Arial" ))
		(text "new_sdram_controller_0_wire_cs_n" (rect 161 91 307 103)(font "Arial" ))
		(line (pt 328 96)(pt 312 96)(line_width 1))
	)
	(port
		(pt 328 128)
		(output)
		(text "new_sdram_controller_0_wire_dqm[1..0]" (rect 0 0 162 12)(font "Arial" ))
		(text "new_sdram_controller_0_wire_dqm[1..0]" (rect 145 123 307 135)(font "Arial" ))
		(line (pt 328 128)(pt 312 128)(line_width 3))
	)
	(port
		(pt 328 144)
		(output)
		(text "new_sdram_controller_0_wire_ras_n" (rect 0 0 149 12)(font "Arial" ))
		(text "new_sdram_controller_0_wire_ras_n" (rect 158 139 307 151)(font "Arial" ))
		(line (pt 328 144)(pt 312 144)(line_width 1))
	)
	(port
		(pt 328 160)
		(output)
		(text "new_sdram_controller_0_wire_we_n" (rect 0 0 147 12)(font "Arial" ))
		(text "new_sdram_controller_0_wire_we_n" (rect 160 155 307 167)(font "Arial" ))
		(line (pt 328 160)(pt 312 160)(line_width 1))
	)
	(port
		(pt 328 112)
		(bidir)
		(text "new_sdram_controller_0_wire_dq[15..0]" (rect 0 0 159 12)(font "Arial" ))
		(text "new_sdram_controller_0_wire_dq[15..0]" (rect 148 107 307 119)(font "Arial" ))
		(line (pt 328 112)(pt 312 112)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 312 192)(line_width 1))
	)
)
