<?xml version="1.0" encoding="UTF-8"?>


<!-- TMS320C2000 CLA Type2 Registers
     ===================================
     The offsets noted below are based on the base address that is specified in the device file that includes this file
     -->
<module id="CLA2" HW_revision="" XML_version="1" description="CLA2 Registers">
   <register id="MVECT1" acronym="MVECT1" offset="0x0" page="2" width="16" description="Task 1 vector" />
   <register id="MVECT2" acronym="MVECT2" offset="0x1" page="2" width="16" description="Task 2 vector" />
   <register id="MVECT3" acronym="MVECT3" offset="0x2" page="2" width="16" description="Task 3 vector" />
   <register id="MVECT4" acronym="MVECT4" offset="0x3" page="2" width="16" description="Task 4 vector" />
   <register id="MVECT5" acronym="MVECT5" offset="0x4" page="2" width="16" description="Task 5 vector" />
   <register id="MVECT6" acronym="MVECT6" offset="0x5" page="2" width="16" description="Task 6 vector" />
   <register id="MVECT7" acronym="MVECT7" offset="0x6" page="2" width="16" description="Task 7 vector" />
   <register id="MVECT8" acronym="MVECT8" offset="0x7" page="2" width="16" description="Task 8 vector" />
   <register id="MCTL" acronym="MCTL" offset="0x10" page="2" width="16" description="CLA control" >
       <bitfield id="IACKE"     width="1" begin="2" end="2" resetval="0" description= "IACK enable"  range="" rwaccess="RW" />
       <bitfield id="SOFTRESET" width="1" begin="1" end="1" resetval="0" description= "Soft reset"   range="" rwaccess="RW" />
       <bitfield id="HARDRESET" width="1" begin="0" end="0" resetval="0" description= "Hard reset"   range="" rwaccess="RW" />
   </register>
   <register id="MMEMCFG" acronym="MMEMCFG" offset="0x11" page="2" width="16" description="CLA memory configuration" >
       <bitfield id="RAMnCPUE" width="3" begin="10" end="8" resetval="0" description= "Data RAM CPU Access Enable"  range="" rwaccess="RW" />
       <bitfield id="RAMnE" width="3" begin="6" end="4" resetval="0" description= "Data RAM Enable" range="" rwaccess="RW" />
       <bitfield id="PROGE" width="1" begin="0" end="0" resetval="0" description= "Program memory enable" range="" rwaccess="RW" />
   </register>
   <register id="MPISRCSEL1" acronym="MPISRCSEL1" offset="0x14" page="2" width="32" description="CLA interrupt source select 1" >
       <bitfield id="PERINT8SEL" width="4" begin="31" end="28" resetval="0" description= "Task 8 Peripheral Interrupt Input Select" range="" rwaccess="RW" />
       <bitfield id="PERINT7SEL" width="4" begin="27" end="24" resetval="0" description= "Task 7 Peripheral Interrupt Input Select" range="" rwaccess="RW" />
       <bitfield id="PERINT6SEL" width="4" begin="23" end="20" resetval="0" description= "Task 6 Peripheral Interrupt Input Select" range="" rwaccess="RW" />
       <bitfield id="PERINT5SEL" width="4" begin="19" end="16" resetval="0" description= "Task 5 Peripheral Interrupt Input Select" range="" rwaccess="RW" />
       <bitfield id="PERINT4SEL" width="4" begin="15" end="12" resetval="0" description= "Task 4 Peripheral Interrupt Input Select" range="" rwaccess="RW" />
       <bitfield id="PERINT3SEL" width="4" begin="11" end="8" resetval="0" description= "Task 3 Peripheral Interrupt Input Select" range="" rwaccess="RW" />
       <bitfield id="PERINT2SEL" width="4" begin="7" end="4" resetval="0" description= "Task 2 Peripheral Interrupt Input Select" range="" rwaccess="RW" />
       <bitfield id="PERINT1SEL" width="4" begin="3" end="0" resetval="0" description= "Task 1 Peripheral Interrupt Input Select" range="" rwaccess="RW" />
   </register>
   <register id="MPISRCSEL2" acronym="MPISRCSEL2" offset="0x16" page="2" width="32" description="CLA interrupt source select 2" >
       <bitfield id="PERINT16SEL" width="4" begin="31" end="28" resetval="0" description= "Task 16 Peripheral Interrupt Input Select" range="" rwaccess="RW" />
       <bitfield id="PERINT15SEL" width="4" begin="27" end="24" resetval="0" description= "Task 15 Peripheral Interrupt Input Select" range="" rwaccess="RW" />
       <bitfield id="PERINT14SEL" width="4" begin="23" end="20" resetval="0" description= "Task 14 Peripheral Interrupt Input Select" range="" rwaccess="RW" />
       <bitfield id="PERINT13SEL" width="4" begin="19" end="16" resetval="0" description= "Task 13 Peripheral Interrupt Input Select" range="" rwaccess="RW" />
       <bitfield id="PERINT12SEL" width="4" begin="15" end="12" resetval="0" description= "Task 12 Peripheral Interrupt Input Select" range="" rwaccess="RW" />
       <bitfield id="PERINT11SEL" width="4" begin="11" end="8" resetval="0" description= "Task 11 Peripheral Interrupt Input Select" range="" rwaccess="RW" />
       <bitfield id="PERINT10SEL" width="4" begin="7" end="4" resetval="0" description= "Task 10 Peripheral Interrupt Input Select" range="" rwaccess="RW" />
       <bitfield id="PERINT9SEL" width="4" begin="3" end="0" resetval="0" description= "Task 9 Peripheral Interrupt Input Select" range="" rwaccess="RW" />
   </register>
   <register id="MVECTBGRNDACTIVE" acronym="MVECTBGRNDACTIVE" offset="0x1b" page="2" width="16" description="Active register for MVECTBGRND" >
       <bitfield id="i16" width="16" begin="15" end="0" resetval="0" description= "Active register for the Background Task Vector" range="" rwaccess="R" />
   </register>
   <register id="SOFTINTEN" acronym="SOFTINTEN" offset="0x1c" page="2" width="16" description="CLA Software Interrupt Enable Register" >
       <bitfield id="TASK8" width="1" begin="7" end="7" resetval="0" description= "Configure Software Interrupt or End of Task 8 interrupt" range="" rwaccess="RW" />
       <bitfield id="TASK7" width="1" begin="6" end="6" resetval="0" description= "Configure Software Interrupt or End of Task 7 interrupt" range="" rwaccess="RW" />
       <bitfield id="TASK6" width="1" begin="5" end="5" resetval="0" description= "Configure Software Interrupt or End of Task 6 interrupt" range="" rwaccess="RW" />
       <bitfield id="TASK5" width="1" begin="4" end="4" resetval="0" description= "Configure Software Interrupt or End of Task 5 interrupt" range="" rwaccess="RW" />
       <bitfield id="TASK4" width="1" begin="3" end="3" resetval="0" description= "Configure Software Interrupt or End of Task 4 interrupt" range="" rwaccess="RW" />
       <bitfield id="TASK3" width="1" begin="2" end="2" resetval="0" description= "Configure Software Interrupt or End of Task 3 interrupt" range="" rwaccess="RW" />
       <bitfield id="TASK2" width="1" begin="1" end="1" resetval="0" description= "Configure Software Interrupt or End of Task 2 interrupt" range="" rwaccess="RW" />
       <bitfield id="TASK1" width="1" begin="0" end="0" resetval="0" description= "Configure Software Interrupt or End of Task 1 interrupt" range="" rwaccess="RW" />
   </register>
   <register id="MSTSBGRND" acronym="MSTSBGRND" offset="0x1d" page="2" width="16" description="Status register for the background task" >
       <bitfield id="BGOVF" width="1" begin="2" end="2" resetval="0" description= "Background task hardware trigger overflow" range="" rwaccess="R" />
       <bitfield id="BGINTM" width="1" begin="1" end="1" resetval="0" description= "Indicates whether background task can be interrupted" range="" rwaccess="R" />
       <bitfield id="RUN" width="1" begin="0" end="0" resetval="0" description= "Background task run status bit" range="" rwaccess="R" />
   </register>
   <register id="MCTLBGRND" acronym="MCTLBGRND" offset="0x1e" page="2" width="16" description="Control register for the background task" >
       <bitfield id="BGEN" width="1" begin="15" end="15" resetval="0" description= "Enable Background task" range="" rwaccess="RW" />
       <bitfield id="TRIGEN" width="1" begin="1" end="1" resetval="0" description= "Background task hardware trigger enable" range="" rwaccess="RW" />
       <bitfield id="BGSTART" width="1" begin="0" end="0" resetval="0" description= "Background task start bit" range="" rwaccess="RW" />
   </register>
   <register id="MVECTBGRND" acronym="MVECTBGRND" offset="0x1f" page="2" width="16" description="Vector for the background task" >
       <bitfield id="i16" width="16" begin="15" end="0" resetval="0" description= "Background task vector" range="" rwaccess="RW" />
   </register>
   <register id="MIFR" acronym="MIFR" offset="0x20" page="2" width="16" description="CLA interrupt flag" >
       <bitfield id="INT8" width="1" begin="7" end="7" resetval="0" description= "Interrupt 8 flag bit" range="" rwaccess="R" />
       <bitfield id="INT7" width="1" begin="6" end="6" resetval="0" description= "Interrupt 7 flag bit" range="" rwaccess="R" />
       <bitfield id="INT6" width="1" begin="5" end="5" resetval="0" description= "Interrupt 6 flag bit" range="" rwaccess="R" />
       <bitfield id="INT5" width="1" begin="4" end="4" resetval="0" description= "Interrupt 5 flag bit" range="" rwaccess="R" />
       <bitfield id="INT4" width="1" begin="3" end="3" resetval="0" description= "Interrupt 4 flag bit" range="" rwaccess="R" />
       <bitfield id="INT3" width="1" begin="2" end="2" resetval="0" description= "Interrupt 3 flag bit" range="" rwaccess="R" />
       <bitfield id="INT2" width="1" begin="1" end="1" resetval="0" description= "Interrupt 2 flag bit" range="" rwaccess="R" />
       <bitfield id="INT1" width="1" begin="0" end="0" resetval="0" description= "Interrupt 1 flag bit" range="" rwaccess="R" />
   </register>
   <register id="MIOVF" acronym="MIOVF" offset="0x21" page="2" width="16" description="CLA interrupt overflow flag" >
       <bitfield id="INT8" width="1" begin="7" end="7" resetval="0" description= "Interrupt 8 overflow bit" range="" rwaccess="R" />
       <bitfield id="INT7" width="1" begin="6" end="6" resetval="0" description= "Interrupt 7 overflow bit" range="" rwaccess="R" />
       <bitfield id="INT6" width="1" begin="5" end="5" resetval="0" description= "Interrupt 6 overflow bit" range="" rwaccess="R" />
       <bitfield id="INT5" width="1" begin="4" end="4" resetval="0" description= "Interrupt 5 overflow bit" range="" rwaccess="R" />
       <bitfield id="INT4" width="1" begin="3" end="3" resetval="0" description= "Interrupt 4 overflow bit" range="" rwaccess="R" />
       <bitfield id="INT3" width="1" begin="2" end="2" resetval="0" description= "Interrupt 3 overflow bit" range="" rwaccess="R" />
       <bitfield id="INT2" width="1" begin="1" end="1" resetval="0" description= "Interrupt 2 overflow bit" range="" rwaccess="R" />
       <bitfield id="INT1" width="1" begin="0" end="0" resetval="0" description= "Interrupt 1 overflow bit" range="" rwaccess="R" />
   </register>
   <register id="MIFRC" acronym="MIFRC" offset="0x22" page="2" width="16" description="CLA interrupt force" >
       <bitfield id="INT8" width="1" begin="7" end="7" resetval="0" description= "Interrupt 8 force bit" range="" rwaccess="RW" />
       <bitfield id="INT7" width="1" begin="6" end="6" resetval="0" description= "Interrupt 7 force bit" range="" rwaccess="RW" />
       <bitfield id="INT6" width="1" begin="5" end="5" resetval="0" description= "Interrupt 6 force bit" range="" rwaccess="RW" />
       <bitfield id="INT5" width="1" begin="4" end="4" resetval="0" description= "Interrupt 5 force bit" range="" rwaccess="RW" />
       <bitfield id="INT4" width="1" begin="3" end="3" resetval="0" description= "Interrupt 4 force bit" range="" rwaccess="RW" />
       <bitfield id="INT3" width="1" begin="2" end="2" resetval="0" description= "Interrupt 3 force bit" range="" rwaccess="RW" />
       <bitfield id="INT2" width="1" begin="1" end="1" resetval="0" description= "Interrupt 2 force bit" range="" rwaccess="RW" />
       <bitfield id="INT1" width="1" begin="0" end="0" resetval="0" description= "Interrupt 1 force bit" range="" rwaccess="RW" />
   </register>
   <register id="MICLR" acronym="MICLR" offset="0x23" page="2" width="16" description="CLA interrupt flag clear" >
       <bitfield id="INT8" width="1" begin="7" end="7" resetval="0" description= "Interrupt 8 clear bit" range="" rwaccess="RW" />
       <bitfield id="INT7" width="1" begin="6" end="6" resetval="0" description= "Interrupt 7 clear bit" range="" rwaccess="RW" />
       <bitfield id="INT6" width="1" begin="5" end="5" resetval="0" description= "Interrupt 6 clear bit" range="" rwaccess="RW" />
       <bitfield id="INT5" width="1" begin="4" end="4" resetval="0" description= "Interrupt 5 clear bit" range="" rwaccess="RW" />
       <bitfield id="INT4" width="1" begin="3" end="3" resetval="0" description= "Interrupt 4 clear bit" range="" rwaccess="RW" />
       <bitfield id="INT3" width="1" begin="2" end="2" resetval="0" description= "Interrupt 3 clear bit" range="" rwaccess="RW" />
       <bitfield id="INT2" width="1" begin="1" end="1" resetval="0" description= "Interrupt 2 clear bit" range="" rwaccess="RW" />
       <bitfield id="INT1" width="1" begin="0" end="0" resetval="0" description= "Interrupt 1 clear bit" range="" rwaccess="RW" />
   </register>
   <register id="MICLROVF" acronym="MICLROVF" offset="0x24" page="2" width="16" description="CLA interrupt overflow flag clear" >
       <bitfield id="INT8" width="1" begin="7" end="7" resetval="0" description= "Interrupt 8 overflow clear bit" range="" rwaccess="RW" />
       <bitfield id="INT7" width="1" begin="6" end="6" resetval="0" description= "Interrupt 7 overflow clear bit" range="" rwaccess="RW" />
       <bitfield id="INT6" width="1" begin="5" end="5" resetval="0" description= "Interrupt 6 overflow clear bit" range="" rwaccess="RW" />
       <bitfield id="INT5" width="1" begin="4" end="4" resetval="0" description= "Interrupt 5 overflow clear bit" range="" rwaccess="RW" />
       <bitfield id="INT4" width="1" begin="3" end="3" resetval="0" description= "Interrupt 4 overflow clear bit" range="" rwaccess="RW" />
       <bitfield id="INT3" width="1" begin="2" end="2" resetval="0" description= "Interrupt 3 overflow clear bit" range="" rwaccess="RW" />
       <bitfield id="INT2" width="1" begin="1" end="1" resetval="0" description= "Interrupt 2 overflow clear bit" range="" rwaccess="RW" />
       <bitfield id="INT1" width="1" begin="0" end="0" resetval="0" description= "Interrupt 1 overflow clear bit" range="" rwaccess="RW" />
   </register>
   <register id="MIER" acronym="MIER" offset="0x25" page="2" width="16" description="CLA interrupt enable" >
       <bitfield id="INT8" width="1" begin="7" end="7" resetval="0" description= "Interrupt 8 enable bit" range="" rwaccess="RW" />
       <bitfield id="INT7" width="1" begin="6" end="6" resetval="0" description= "Interrupt 7 enable bit" range="" rwaccess="RW" />
       <bitfield id="INT6" width="1" begin="5" end="5" resetval="0" description= "Interrupt 6 enable bit" range="" rwaccess="RW" />
       <bitfield id="INT5" width="1" begin="4" end="4" resetval="0" description= "Interrupt 5 enable bit" range="" rwaccess="RW" />
       <bitfield id="INT4" width="1" begin="3" end="3" resetval="0" description= "Interrupt 4 enable bit" range="" rwaccess="RW" />
       <bitfield id="INT3" width="1" begin="2" end="2" resetval="0" description= "Interrupt 3 enable bit" range="" rwaccess="RW" />
       <bitfield id="INT2" width="1" begin="1" end="1" resetval="0" description= "Interrupt 2 enable bit" range="" rwaccess="RW" />
       <bitfield id="INT1" width="1" begin="0" end="0" resetval="0" description= "Interrupt 1 enable bit" range="" rwaccess="RW" />
   </register>
   <register id="MIRUN" acronym="MIRUN" offset="0x26" page="2" width="16" description="CLA interrupt run status" >
       <bitfield id="INT8" width="1" begin="7" end="7" resetval="0" description= "Interrupt 8 run status" range="" rwaccess="RW" />
       <bitfield id="INT7" width="1" begin="6" end="6" resetval="0" description= "Interrupt 7 run status" range="" rwaccess="RW" />
       <bitfield id="INT6" width="1" begin="5" end="5" resetval="0" description= "Interrupt 6 run status" range="" rwaccess="RW" />
       <bitfield id="INT5" width="1" begin="4" end="4" resetval="0" description= "Interrupt 5 run status" range="" rwaccess="RW" />
       <bitfield id="INT4" width="1" begin="3" end="3" resetval="0" description= "Interrupt 4 run status" range="" rwaccess="RW" />
       <bitfield id="INT3" width="1" begin="2" end="2" resetval="0" description= "Interrupt 3 run status" range="" rwaccess="RW" />
       <bitfield id="INT2" width="1" begin="1" end="1" resetval="0" description= "Interrupt 2 run status" range="" rwaccess="RW" />
       <bitfield id="INT1" width="1" begin="0" end="0" resetval="0" description= "Interrupt 1 run status" range="" rwaccess="RW" />
   </register>
   <register id="MPC" acronym="MPC" offset="0x28" page="2" width="16" description="CLA program counter" />
   <register id="MAR0" acronym="MAR0" offset="0x2a" page="2" width="16" description="CLA auxiliary register 0" />
   <register id="MAR1" acronym="MAR1" offset="0x2b" page="2" width="16" description="CLA auxiliary register 1" />
   <register id="MSTF" acronym="MSTF" offset="0x2e" page="2" width="32" description="CLA floating-point status register" >
       <bitfield id="RPC"      width="16" begin="27" end="12" resetval="0" description= "Return PC"  range="" rwaccess="R" />
       <bitfield id="MEALLOW"  width="1"  begin="11" end="11" resetval="0" description= "Protected write" range="" rwaccess="R" />
       <bitfield id="RND32"    width="1"  begin="9"  end="9"  resetval="0" description= "Rounding mode"   range="" rwaccess="R" />
       <bitfield id="TF"       width="1"  begin="6"  end="6"  resetval="0" description= "Test flag"       range="" rwaccess="R" />
       <bitfield id="ZF"       width="1"  begin="3"  end="3"  resetval="0" description= "Zero flag"       range="" rwaccess="R" />
       <bitfield id="NF"       width="1"  begin="2"  end="2"  resetval="0" description= "Negative flag"   range="" rwaccess="R" />
       <bitfield id="LUF"      width="1"  begin="1"  end="1"  resetval="0" description= "Underflow flag"  range="" rwaccess="R" />
       <bitfield id="LVF"      width="1"  begin="0"  end="0"  resetval="0" description= "Overflow flag"   range="" rwaccess="R" />
   </register>
   <register id="MR0" acronym="MR0" offset="0x30" page="2" width="32" description="CLA result register 0" />
   <register id="MR1" acronym="MR1" offset="0x34" page="2" width="32" description="CLA result register 1" />
   <register id="MR2" acronym="MR2" offset="0x38" page="2" width="32" description="CLA result register 2" />
   <register id="MR3" acronym="MR3" offset="0x3c" page="2" width="32" description="CLA result register 3" />
   <register id="MDEBUGCTL" acronym="MDEBUGCTL" offset="0x40" page="2" width="16" description="CLA Debug Control Register" >
       <bitfield id="DEBUGSTOP"       width="1"  begin="2"  end="2"  resetval="0" description= "Debug stop bit"   range="" rwaccess="R" />
       <bitfield id="SSE"      width="1"  begin="1"  end="1"  resetval="0" description= "Single Step Enable bit"  range="" rwaccess="RW" />
       <bitfield id="ONESHOT"      width="1"  begin="0"  end="0"  resetval="0" description= "One Shot Mode bit"   range="" rwaccess="RW" />
   </register>
   <register id="MDEBUGSS" acronym="MDEBUGSS" offset="0x41" page="2" width="16" description="CLA Debug Step Register" >
       <bitfield id="RUN"      width="1"  begin="1"  end="1"  resetval="0" description= "Run bit"  range="" rwaccess="RW" />
       <bitfield id="SS"      width="1"  begin="0"  end="0"  resetval="0" description= "Single Step Command bit"   range="" rwaccess="RW" />
   </register>
   <register id="MPSACTL" acronym="MPSACTL" offset="0x42" page="2" width="16" description="PSA Control Register" >
       <bitfield id="MPSA2CFG"      width="2"  begin="7"  end="6"  resetval="0" description= "PSA2 Polynomial Configuration"  range="" rwaccess="RW" />
       <bitfield id="MPSA2CLEAR"      width="1"  begin="5"  end="5"  resetval="0" description= "PSA2 Clear"  range="" rwaccess="RW" />
       <bitfield id="MPSA1CLEAR"      width="1"  begin="4"  end="4"  resetval="0" description= "PSA1 Clear"  range="" rwaccess="RW" />
       <bitfield id="MDWDBCYC"      width="1"  begin="3"  end="3"  resetval="0" description= "DWDB logging into PSA2 is on every cycle"  range="" rwaccess="RW" />
       <bitfield id="MDWDBSTART"      width="1"  begin="2"  end="2"  resetval="0" description= "Start logging DWDB onto PSA2"  range="" rwaccess="RW" />
       <bitfield id="MPABCYC"      width="1"  begin="1"  end="1"  resetval="0" description= "PAB logging into PSA1 is on every cycle or when PAB changes"  range="" rwaccess="RW" />
       <bitfield id="MPABSTART"      width="1"  begin="0"  end="0"  resetval="0" description= "Start logging PAB onto PSA1"   range="" rwaccess="RW" />
   </register>
   <register id="MPSA1" acronym="MPSA1" offset="0x44" page="2" width="32" description="CLA PSA1 Register" />
   <register id="MPSA2" acronym="MPSA1" offset="0x46" page="2" width="32" description="CLA PSA2 Register" />
</module>