============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Mar 03 2020  09:33:10 pm
  Module:                 INTER_6
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

           Pin                        Type         Fanout  Load Slew Delay Arrival   
                                                           (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------------
(clock clock_name)               launch                                          0 R 
reg_line_in_reg[17][1]/CP                                          0             0 R 
reg_line_in_reg[17][1]/Q         HS65_LS_DFPRQX18      26 149.2  215  +293     293 F 
gen_filter[4].U_S0/e0[1] 
  addinc_U_0_U_S0_add_18_16/A[3] 
    g473/A                                                              +0     293   
    g473/Z                       HS65_LS_IVX44          3  14.8   51   +68     362 R 
    g456/A                                                              +0     362   
    g456/Z                       HS65_LS_OAI22X11       2  18.0  100   +75     436 F 
  addinc_U_0_U_S0_add_18_16/Z[1] 
  csa_tree_U_S13_add_18_10_groupi/in_0[1] 
    g304/CI                                                             +0     437   
    g304/CO                      HS65_LS_FA1X27         1  11.9   33  +124     561 F 
    g303/A0                                                             +0     561   
    g303/CO                      HS65_LS_FA1X18         1  11.9   38  +116     678 F 
    g302/A0                                                             +0     678   
    g302/CO                      HS65_LS_FA1X18         1  11.9   38  +119     796 F 
    g301/A0                                                             +0     797   
    g301/CO                      HS65_LS_FA1X18         1   7.8   33  +113     910 F 
    g300/A0                                                             +0     910   
    g300/CO                      HS65_LS_FA1X9          1   7.8   43  +120    1030 F 
    g299/A0                                                             +0    1030   
    g299/CO                      HS65_LS_FA1X9          1   7.8   44  +125    1154 F 
    g298/A0                                                             +0    1154   
    g298/CO                      HS65_LS_FA1X9          1   6.6   41  +121    1276 F 
    g297/A0                                                             +0    1276   
    g297/S0                      HS65_LS_FA1X4          1   6.6   64  +221    1497 R 
  csa_tree_U_S13_add_18_10_groupi/out_0[8] 
  csa_tree_U_S14_add_18_10_groupi/in_0[8] 
    g561/A0                                                             +0    1497   
    g561/S0                      HS65_LS_FA1X4          1   6.4   61  +208    1705 F 
    g544/B0                                                             +0    1706   
    g544/CO                      HS65_LS_FA1X4          1   6.6   64  +167    1872 F 
    g543/A0                                                             +0    1872   
    g543/CO                      HS65_LS_FA1X4          1   6.6   64  +167    2039 F 
    g542/A0                                                             +0    2040   
    g542/CO                      HS65_LS_FA1X4          1   6.6   64  +167    2207 F 
    g541/A0                                                             +0    2207   
    g541/CO                      HS65_LS_FA1X4          1   6.6   64  +167    2374 F 
    g540/A0                                                             +0    2374   
    g540/CO                      HS65_LS_FA1X4          1   6.6   64  +167    2541 F 
    g539/A0                                                             +0    2541   
    g539/S0                      HS65_LS_FA1X4          1   5.4   57  +227    2768 R 
  csa_tree_U_S14_add_18_10_groupi/out_0[13] 
  csa_tree_U_S15_add_41_16_groupi/in_0[13] 
    g535/CI                                                             +0    2769   
    g535/S0                      HS65_LS_FA1X4          1   7.7   68  +208    2977 F 
    g259/B0                                                             +0    2977   
    g259/CO                      HS65_LS_FA1X9          1   6.6   41  +134    3111 F 
    g258/A0                                                             +0    3111   
    g258/CO                      HS65_LS_FA1X4          1   4.2   51  +144    3255 F 
    g2/C                                                                +0    3255   
    g2/Z                         HS65_LS_PAO3X4         1   3.8   50  +154    3409 F 
  csa_tree_U_S15_add_41_16_groupi/out_0[16] 
gen_filter[4].U_S0/f2[10] 
reg_out_inter_reg[13][9]/D  <<<  HS65_LS_DFPRQX4                        +0    3409   
reg_out_inter_reg[13][9]/CP      setup                             0  +118    3527 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock_name)               capture                                      3636 R 
                                 adjustments                          -100    3536   
-------------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :       9ps 
Start-point  : reg_line_in_reg[17][1]/CP
End-point    : reg_out_inter_reg[13][9]/D
