
Digital-Keypad-Lock.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004f90  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001b8  0800509c  0800509c  0001509c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005254  08005254  00020084  2**0
                  CONTENTS
  4 .ARM          00000000  08005254  08005254  00020084  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005254  08005254  00020084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005254  08005254  00015254  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005258  08005258  00015258  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000084  20000000  0800525c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000548  20000084  080052e0  00020084  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200005cc  080052e0  000205cc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 12 .debug_info   000161c2  00000000  00000000  000200ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f09  00000000  00000000  0003626f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000eb8  00000000  00000000  00039178  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d88  00000000  00000000  0003a030  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019ac0  00000000  00000000  0003adb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013a24  00000000  00000000  00054878  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c0ca  00000000  00000000  0006829c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000f4366  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003f6c  00000000  00000000  000f43bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000084 	.word	0x20000084
 8000128:	00000000 	.word	0x00000000
 800012c:	08005084 	.word	0x08005084

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000088 	.word	0x20000088
 8000148:	08005084 	.word	0x08005084

0800014c <strcmp>:
 800014c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000150:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000154:	2a01      	cmp	r2, #1
 8000156:	bf28      	it	cs
 8000158:	429a      	cmpcs	r2, r3
 800015a:	d0f7      	beq.n	800014c <strcmp>
 800015c:	1ad0      	subs	r0, r2, r3
 800015e:	4770      	bx	lr

08000160 <strlen>:
 8000160:	4603      	mov	r3, r0
 8000162:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000166:	2a00      	cmp	r2, #0
 8000168:	d1fb      	bne.n	8000162 <strlen+0x2>
 800016a:	1a18      	subs	r0, r3, r0
 800016c:	3801      	subs	r0, #1
 800016e:	4770      	bx	lr

08000170 <Keypad_Init>:
										GPIO_TypeDef* COL4_PORT, uint32_t COL4_PIN,
										GPIO_TypeDef* ROW1_PORT, uint32_t ROW1_PIN,
										GPIO_TypeDef* ROW2_PORT, uint32_t ROW2_PIN,
										GPIO_TypeDef* ROW3_PORT, uint32_t ROW3_PIN,
										GPIO_TypeDef* ROW4_PORT, uint32_t ROW4_PIN)
{
 8000170:	b580      	push	{r7, lr}
 8000172:	b086      	sub	sp, #24
 8000174:	af00      	add	r7, sp, #0
 8000176:	60f8      	str	r0, [r7, #12]
 8000178:	60b9      	str	r1, [r7, #8]
 800017a:	607a      	str	r2, [r7, #4]
 800017c:	603b      	str	r3, [r7, #0]
	KEYPAD->ColPort[0] = COL1_PORT;
 800017e:	68fb      	ldr	r3, [r7, #12]
 8000180:	687a      	ldr	r2, [r7, #4]
 8000182:	631a      	str	r2, [r3, #48]	; 0x30
	KEYPAD->ColPort[1] = COL2_PORT;
 8000184:	68fb      	ldr	r3, [r7, #12]
 8000186:	6a3a      	ldr	r2, [r7, #32]
 8000188:	635a      	str	r2, [r3, #52]	; 0x34
	KEYPAD->ColPort[2] = COL3_PORT;
 800018a:	68fb      	ldr	r3, [r7, #12]
 800018c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800018e:	639a      	str	r2, [r3, #56]	; 0x38
	KEYPAD->ColPort[3] = COL4_PORT;
 8000190:	68fb      	ldr	r3, [r7, #12]
 8000192:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000194:	63da      	str	r2, [r3, #60]	; 0x3c
	KEYPAD->ColPins[0] = COL1_PIN;
 8000196:	68fb      	ldr	r3, [r7, #12]
 8000198:	683a      	ldr	r2, [r7, #0]
 800019a:	611a      	str	r2, [r3, #16]
	KEYPAD->ColPins[1] = COL2_PIN;
 800019c:	68fb      	ldr	r3, [r7, #12]
 800019e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80001a0:	615a      	str	r2, [r3, #20]
	KEYPAD->ColPins[2] = COL3_PIN;
 80001a2:	68fb      	ldr	r3, [r7, #12]
 80001a4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80001a6:	619a      	str	r2, [r3, #24]
	KEYPAD->ColPins[3] = COL4_PIN;
 80001a8:	68fb      	ldr	r3, [r7, #12]
 80001aa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80001ac:	61da      	str	r2, [r3, #28]

	KEYPAD->RowPort[0] = ROW1_PORT;
 80001ae:	68fb      	ldr	r3, [r7, #12]
 80001b0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80001b2:	621a      	str	r2, [r3, #32]
	KEYPAD->RowPort[1] = ROW2_PORT;
 80001b4:	68fb      	ldr	r3, [r7, #12]
 80001b6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80001b8:	625a      	str	r2, [r3, #36]	; 0x24
	KEYPAD->RowPort[2] = ROW3_PORT;
 80001ba:	68fb      	ldr	r3, [r7, #12]
 80001bc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80001be:	629a      	str	r2, [r3, #40]	; 0x28
	KEYPAD->RowPort[3] = ROW4_PORT;
 80001c0:	68fb      	ldr	r3, [r7, #12]
 80001c2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80001c4:	62da      	str	r2, [r3, #44]	; 0x2c
	KEYPAD->RowPins[0] = ROW1_PIN;
 80001c6:	68fb      	ldr	r3, [r7, #12]
 80001c8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80001ca:	601a      	str	r2, [r3, #0]
	KEYPAD->RowPins[1] = ROW2_PIN;
 80001cc:	68fb      	ldr	r3, [r7, #12]
 80001ce:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80001d0:	605a      	str	r2, [r3, #4]
	KEYPAD->RowPins[2] = ROW3_PIN;
 80001d2:	68fb      	ldr	r3, [r7, #12]
 80001d4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80001d6:	609a      	str	r2, [r3, #8]
	KEYPAD->RowPins[3] = ROW4_PIN;
 80001d8:	68fb      	ldr	r3, [r7, #12]
 80001da:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80001dc:	60da      	str	r2, [r3, #12]

	for(int colum = 0; colum < NUMCOLS; colum++)
 80001de:	2300      	movs	r3, #0
 80001e0:	617b      	str	r3, [r7, #20]
 80001e2:	e01b      	b.n	800021c <Keypad_Init+0xac>
	{
		for(int row = 0; row < NUMROWS; row++)
 80001e4:	2300      	movs	r3, #0
 80001e6:	613b      	str	r3, [r7, #16]
 80001e8:	e012      	b.n	8000210 <Keypad_Init+0xa0>
		{
			KEYPAD->MAP[row][colum] = KEYMAP[row][colum];
 80001ea:	693b      	ldr	r3, [r7, #16]
 80001ec:	009b      	lsls	r3, r3, #2
 80001ee:	68ba      	ldr	r2, [r7, #8]
 80001f0:	441a      	add	r2, r3
 80001f2:	697b      	ldr	r3, [r7, #20]
 80001f4:	4413      	add	r3, r2
 80001f6:	7819      	ldrb	r1, [r3, #0]
 80001f8:	68fa      	ldr	r2, [r7, #12]
 80001fa:	693b      	ldr	r3, [r7, #16]
 80001fc:	009b      	lsls	r3, r3, #2
 80001fe:	441a      	add	r2, r3
 8000200:	697b      	ldr	r3, [r7, #20]
 8000202:	4413      	add	r3, r2
 8000204:	3340      	adds	r3, #64	; 0x40
 8000206:	460a      	mov	r2, r1
 8000208:	701a      	strb	r2, [r3, #0]
		for(int row = 0; row < NUMROWS; row++)
 800020a:	693b      	ldr	r3, [r7, #16]
 800020c:	3301      	adds	r3, #1
 800020e:	613b      	str	r3, [r7, #16]
 8000210:	693b      	ldr	r3, [r7, #16]
 8000212:	2b03      	cmp	r3, #3
 8000214:	dde9      	ble.n	80001ea <Keypad_Init+0x7a>
	for(int colum = 0; colum < NUMCOLS; colum++)
 8000216:	697b      	ldr	r3, [r7, #20]
 8000218:	3301      	adds	r3, #1
 800021a:	617b      	str	r3, [r7, #20]
 800021c:	697b      	ldr	r3, [r7, #20]
 800021e:	2b03      	cmp	r3, #3
 8000220:	dde0      	ble.n	80001e4 <Keypad_Init+0x74>
		}
	}

	HAL_GPIO_WritePin(KEYPAD->ColPort[0],KEYPAD->ColPins[0],GPIO_PIN_SET);
 8000222:	68fb      	ldr	r3, [r7, #12]
 8000224:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8000226:	68fb      	ldr	r3, [r7, #12]
 8000228:	691b      	ldr	r3, [r3, #16]
 800022a:	b29b      	uxth	r3, r3
 800022c:	2201      	movs	r2, #1
 800022e:	4619      	mov	r1, r3
 8000230:	f002 fadd 	bl	80027ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(KEYPAD->ColPort[1],KEYPAD->ColPins[1],GPIO_PIN_SET);
 8000234:	68fb      	ldr	r3, [r7, #12]
 8000236:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8000238:	68fb      	ldr	r3, [r7, #12]
 800023a:	695b      	ldr	r3, [r3, #20]
 800023c:	b29b      	uxth	r3, r3
 800023e:	2201      	movs	r2, #1
 8000240:	4619      	mov	r1, r3
 8000242:	f002 fad4 	bl	80027ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(KEYPAD->ColPort[2],KEYPAD->ColPins[2],GPIO_PIN_SET);
 8000246:	68fb      	ldr	r3, [r7, #12]
 8000248:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800024a:	68fb      	ldr	r3, [r7, #12]
 800024c:	699b      	ldr	r3, [r3, #24]
 800024e:	b29b      	uxth	r3, r3
 8000250:	2201      	movs	r2, #1
 8000252:	4619      	mov	r1, r3
 8000254:	f002 facb 	bl	80027ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(KEYPAD->ColPort[3],KEYPAD->ColPins[3],GPIO_PIN_SET);
 8000258:	68fb      	ldr	r3, [r7, #12]
 800025a:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800025c:	68fb      	ldr	r3, [r7, #12]
 800025e:	69db      	ldr	r3, [r3, #28]
 8000260:	b29b      	uxth	r3, r3
 8000262:	2201      	movs	r2, #1
 8000264:	4619      	mov	r1, r3
 8000266:	f002 fac2 	bl	80027ee <HAL_GPIO_WritePin>
}
 800026a:	bf00      	nop
 800026c:	3718      	adds	r7, #24
 800026e:	46bd      	mov	sp, r7
 8000270:	bd80      	pop	{r7, pc}

08000272 <Keypad_Readkey>:
	}

	return 0;
}*/

char Keypad_Readkey(Keypad_HandleTypeDef* KEYPAD) {
 8000272:	b580      	push	{r7, lr}
 8000274:	b084      	sub	sp, #16
 8000276:	af00      	add	r7, sp, #0
 8000278:	6078      	str	r0, [r7, #4]
	KEYPAD->Value = 0;
 800027a:	687b      	ldr	r3, [r7, #4]
 800027c:	2200      	movs	r2, #0
 800027e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	for(int colum = 0; colum < NUMCOLS; colum++)
 8000282:	2300      	movs	r3, #0
 8000284:	60fb      	str	r3, [r7, #12]
 8000286:	e057      	b.n	8000338 <Keypad_Readkey+0xc6>
	{
		HAL_GPIO_WritePin(KEYPAD->ColPort[colum], KEYPAD->ColPins[colum], GPIO_PIN_RESET);
 8000288:	687b      	ldr	r3, [r7, #4]
 800028a:	68fa      	ldr	r2, [r7, #12]
 800028c:	320c      	adds	r2, #12
 800028e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	68fa      	ldr	r2, [r7, #12]
 8000296:	3204      	adds	r2, #4
 8000298:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800029c:	b29b      	uxth	r3, r3
 800029e:	2200      	movs	r2, #0
 80002a0:	4619      	mov	r1, r3
 80002a2:	f002 faa4 	bl	80027ee <HAL_GPIO_WritePin>
		for(int row = 0; row < NUMROWS; row++)
 80002a6:	2300      	movs	r3, #0
 80002a8:	60bb      	str	r3, [r7, #8]
 80002aa:	e030      	b.n	800030e <Keypad_Readkey+0x9c>
		{
			if(HAL_GPIO_ReadPin(KEYPAD->RowPort[row], KEYPAD->RowPins[row]) == 0)
 80002ac:	687b      	ldr	r3, [r7, #4]
 80002ae:	68ba      	ldr	r2, [r7, #8]
 80002b0:	3208      	adds	r2, #8
 80002b2:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80002b6:	687b      	ldr	r3, [r7, #4]
 80002b8:	68ba      	ldr	r2, [r7, #8]
 80002ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80002be:	b29b      	uxth	r3, r3
 80002c0:	4619      	mov	r1, r3
 80002c2:	f002 fa7d 	bl	80027c0 <HAL_GPIO_ReadPin>
 80002c6:	4603      	mov	r3, r0
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d11d      	bne.n	8000308 <Keypad_Readkey+0x96>
			{
				KEYPAD->Value = KEYPAD->MAP[row][colum];
 80002cc:	687a      	ldr	r2, [r7, #4]
 80002ce:	68bb      	ldr	r3, [r7, #8]
 80002d0:	009b      	lsls	r3, r3, #2
 80002d2:	441a      	add	r2, r3
 80002d4:	68fb      	ldr	r3, [r7, #12]
 80002d6:	4413      	add	r3, r2
 80002d8:	3340      	adds	r3, #64	; 0x40
 80002da:	781a      	ldrb	r2, [r3, #0]
 80002dc:	687b      	ldr	r3, [r7, #4]
 80002de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
				HAL_GPIO_WritePin(KEYPAD->ColPort[colum], KEYPAD->ColPins[colum], GPIO_PIN_SET);
 80002e2:	687b      	ldr	r3, [r7, #4]
 80002e4:	68fa      	ldr	r2, [r7, #12]
 80002e6:	320c      	adds	r2, #12
 80002e8:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	68fa      	ldr	r2, [r7, #12]
 80002f0:	3204      	adds	r2, #4
 80002f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80002f6:	b29b      	uxth	r3, r3
 80002f8:	2201      	movs	r2, #1
 80002fa:	4619      	mov	r1, r3
 80002fc:	f002 fa77 	bl	80027ee <HAL_GPIO_WritePin>
				return KEYPAD->Value;
 8000300:	687b      	ldr	r3, [r7, #4]
 8000302:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8000306:	e01b      	b.n	8000340 <Keypad_Readkey+0xce>
		for(int row = 0; row < NUMROWS; row++)
 8000308:	68bb      	ldr	r3, [r7, #8]
 800030a:	3301      	adds	r3, #1
 800030c:	60bb      	str	r3, [r7, #8]
 800030e:	68bb      	ldr	r3, [r7, #8]
 8000310:	2b03      	cmp	r3, #3
 8000312:	ddcb      	ble.n	80002ac <Keypad_Readkey+0x3a>
			}
		}
		HAL_GPIO_WritePin(KEYPAD->ColPort[colum], KEYPAD->ColPins[colum], GPIO_PIN_SET);
 8000314:	687b      	ldr	r3, [r7, #4]
 8000316:	68fa      	ldr	r2, [r7, #12]
 8000318:	320c      	adds	r2, #12
 800031a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800031e:	687b      	ldr	r3, [r7, #4]
 8000320:	68fa      	ldr	r2, [r7, #12]
 8000322:	3204      	adds	r2, #4
 8000324:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000328:	b29b      	uxth	r3, r3
 800032a:	2201      	movs	r2, #1
 800032c:	4619      	mov	r1, r3
 800032e:	f002 fa5e 	bl	80027ee <HAL_GPIO_WritePin>
	for(int colum = 0; colum < NUMCOLS; colum++)
 8000332:	68fb      	ldr	r3, [r7, #12]
 8000334:	3301      	adds	r3, #1
 8000336:	60fb      	str	r3, [r7, #12]
 8000338:	68fb      	ldr	r3, [r7, #12]
 800033a:	2b03      	cmp	r3, #3
 800033c:	dda4      	ble.n	8000288 <Keypad_Readkey+0x16>
	}
	return 0;
 800033e:	2300      	movs	r3, #0
}
 8000340:	4618      	mov	r0, r3
 8000342:	3710      	adds	r7, #16
 8000344:	46bd      	mov	sp, r7
 8000346:	bd80      	pop	{r7, pc}

08000348 <init_global_variables>:
int timer_counter[NUM_TASKS];
int timer_flag[NUM_TASKS];
int TIMER_CYCLE = 10;

void init_global_variables(void)
{
 8000348:	b580      	push	{r7, lr}
 800034a:	af00      	add	r7, sp, #0
    // Input
    gInputState.doorSensor = 1; // Default closed (Pressed)
 800034c:	4b22      	ldr	r3, [pc, #136]	; (80003d8 <init_global_variables+0x90>)
 800034e:	2201      	movs	r2, #1
 8000350:	701a      	strb	r2, [r3, #0]
    gInputState.keySensor = 0;
 8000352:	4b21      	ldr	r3, [pc, #132]	; (80003d8 <init_global_variables+0x90>)
 8000354:	2200      	movs	r2, #0
 8000356:	705a      	strb	r2, [r3, #1]
    gInputState.indoorButton = 0;
 8000358:	4b1f      	ldr	r3, [pc, #124]	; (80003d8 <init_global_variables+0x90>)
 800035a:	2200      	movs	r2, #0
 800035c:	709a      	strb	r2, [r3, #2]
    gInputState.indoorButtonLong = 0;
 800035e:	4b1e      	ldr	r3, [pc, #120]	; (80003d8 <init_global_variables+0x90>)
 8000360:	2200      	movs	r2, #0
 8000362:	70da      	strb	r2, [r3, #3]
    gInputState.batteryLow = 0;
 8000364:	4b1c      	ldr	r3, [pc, #112]	; (80003d8 <init_global_variables+0x90>)
 8000366:	2200      	movs	r2, #0
 8000368:	711a      	strb	r2, [r3, #4]

    // Events
    gKeyEvent.keyChar = 0;
 800036a:	4b1c      	ldr	r3, [pc, #112]	; (80003dc <init_global_variables+0x94>)
 800036c:	2200      	movs	r2, #0
 800036e:	701a      	strb	r2, [r3, #0]
    gKeyEvent.isEnter = 0;
 8000370:	4b1a      	ldr	r3, [pc, #104]	; (80003dc <init_global_variables+0x94>)
 8000372:	2200      	movs	r2, #0
 8000374:	705a      	strb	r2, [r3, #1]
    gKeyEvent.isEnterLong = 0;
 8000376:	4b19      	ldr	r3, [pc, #100]	; (80003dc <init_global_variables+0x94>)
 8000378:	2200      	movs	r2, #0
 800037a:	709a      	strb	r2, [r3, #2]
    gKeyEvent.isBackspace = 0;
 800037c:	4b17      	ldr	r3, [pc, #92]	; (80003dc <init_global_variables+0x94>)
 800037e:	2200      	movs	r2, #0
 8000380:	70da      	strb	r2, [r3, #3]

    // Output
    gOutputStatus.ledGreen = LED_OFF;
 8000382:	4b17      	ldr	r3, [pc, #92]	; (80003e0 <init_global_variables+0x98>)
 8000384:	2200      	movs	r2, #0
 8000386:	701a      	strb	r2, [r3, #0]
    gOutputStatus.ledRed = LED_OFF;
 8000388:	4b15      	ldr	r3, [pc, #84]	; (80003e0 <init_global_variables+0x98>)
 800038a:	2200      	movs	r2, #0
 800038c:	705a      	strb	r2, [r3, #1]
    gOutputStatus.solenoid = SOLENOID_LOCKED;
 800038e:	4b14      	ldr	r3, [pc, #80]	; (80003e0 <init_global_variables+0x98>)
 8000390:	2200      	movs	r2, #0
 8000392:	709a      	strb	r2, [r3, #2]
    gOutputStatus.buzzer = BUZZER_OFF;
 8000394:	4b12      	ldr	r3, [pc, #72]	; (80003e0 <init_global_variables+0x98>)
 8000396:	2200      	movs	r2, #0
 8000398:	70da      	strb	r2, [r3, #3]
    memset(gOutputStatus.lcdLine1, ' ', 16); gOutputStatus.lcdLine1[16] = 0;
 800039a:	2210      	movs	r2, #16
 800039c:	2120      	movs	r1, #32
 800039e:	4811      	ldr	r0, [pc, #68]	; (80003e4 <init_global_variables+0x9c>)
 80003a0:	f004 fa34 	bl	800480c <memset>
 80003a4:	4b0e      	ldr	r3, [pc, #56]	; (80003e0 <init_global_variables+0x98>)
 80003a6:	2200      	movs	r2, #0
 80003a8:	751a      	strb	r2, [r3, #20]
    memset(gOutputStatus.lcdLine2, ' ', 16); gOutputStatus.lcdLine2[16] = 0;
 80003aa:	2210      	movs	r2, #16
 80003ac:	2120      	movs	r1, #32
 80003ae:	480e      	ldr	r0, [pc, #56]	; (80003e8 <init_global_variables+0xa0>)
 80003b0:	f004 fa2c 	bl	800480c <memset>
 80003b4:	4b0a      	ldr	r3, [pc, #40]	; (80003e0 <init_global_variables+0x98>)
 80003b6:	2200      	movs	r2, #0
 80003b8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    // State
    gSystemState.currentState = LOCKED_SLEEP;
 80003bc:	4b0b      	ldr	r3, [pc, #44]	; (80003ec <init_global_variables+0xa4>)
 80003be:	2201      	movs	r2, #1
 80003c0:	701a      	strb	r2, [r3, #0]

    // Default Password: 1234
    strcpy(gPassword, "1234");
 80003c2:	4b0b      	ldr	r3, [pc, #44]	; (80003f0 <init_global_variables+0xa8>)
 80003c4:	4a0b      	ldr	r2, [pc, #44]	; (80003f4 <init_global_variables+0xac>)
 80003c6:	6810      	ldr	r0, [r2, #0]
 80003c8:	6018      	str	r0, [r3, #0]
 80003ca:	7912      	ldrb	r2, [r2, #4]
 80003cc:	711a      	strb	r2, [r3, #4]
    inputBuffer[0] = '\0';
 80003ce:	4b0a      	ldr	r3, [pc, #40]	; (80003f8 <init_global_variables+0xb0>)
 80003d0:	2200      	movs	r2, #0
 80003d2:	701a      	strb	r2, [r3, #0]
}
 80003d4:	bf00      	nop
 80003d6:	bd80      	pop	{r7, pc}
 80003d8:	20000110 	.word	0x20000110
 80003dc:	200001e0 	.word	0x200001e0
 80003e0:	200001b8 	.word	0x200001b8
 80003e4:	200001bc 	.word	0x200001bc
 80003e8:	200001cd 	.word	0x200001cd
 80003ec:	200001f8 	.word	0x200001f8
 80003f0:	2000015c 	.word	0x2000015c
 80003f4:	0800509c 	.word	0x0800509c
 80003f8:	20000130 	.word	0x20000130

080003fc <lcd_send_cmd>:
 * @param lcd: Pointer to the LCD handle
 * @param cmd: Command byte to send
 * @retval None
 */
void lcd_send_cmd(I2C_LCD_HandleTypeDef *lcd, char cmd)
{
 80003fc:	b580      	push	{r7, lr}
 80003fe:	b086      	sub	sp, #24
 8000400:	af02      	add	r7, sp, #8
 8000402:	6078      	str	r0, [r7, #4]
 8000404:	460b      	mov	r3, r1
 8000406:	70fb      	strb	r3, [r7, #3]
	char upper_nibble, lower_nibble;
	uint8_t data_t[4];

	upper_nibble = (cmd & 0xF0);         // Extract upper nibble
 8000408:	78fb      	ldrb	r3, [r7, #3]
 800040a:	f023 030f 	bic.w	r3, r3, #15
 800040e:	73fb      	strb	r3, [r7, #15]
	lower_nibble = ((cmd << 4) & 0xF0);  // Extract lower nibble
 8000410:	78fb      	ldrb	r3, [r7, #3]
 8000412:	011b      	lsls	r3, r3, #4
 8000414:	73bb      	strb	r3, [r7, #14]

	data_t[0] = upper_nibble | 0x0C; // en=1, rs=0
 8000416:	7bfb      	ldrb	r3, [r7, #15]
 8000418:	f043 030c 	orr.w	r3, r3, #12
 800041c:	b2db      	uxtb	r3, r3
 800041e:	723b      	strb	r3, [r7, #8]
	data_t[1] = upper_nibble | 0x08; // en=0, rs=0
 8000420:	7bfb      	ldrb	r3, [r7, #15]
 8000422:	f043 0308 	orr.w	r3, r3, #8
 8000426:	b2db      	uxtb	r3, r3
 8000428:	727b      	strb	r3, [r7, #9]
	data_t[2] = lower_nibble | 0x0C; // en=1, rs=0
 800042a:	7bbb      	ldrb	r3, [r7, #14]
 800042c:	f043 030c 	orr.w	r3, r3, #12
 8000430:	b2db      	uxtb	r3, r3
 8000432:	72bb      	strb	r3, [r7, #10]
	data_t[3] = lower_nibble | 0x08; // en=0, rs=0
 8000434:	7bbb      	ldrb	r3, [r7, #14]
 8000436:	f043 0308 	orr.w	r3, r3, #8
 800043a:	b2db      	uxtb	r3, r3
 800043c:	72fb      	strb	r3, [r7, #11]

	HAL_I2C_Master_Transmit(lcd->hi2c, lcd->address, data_t, 4, 100);
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	6818      	ldr	r0, [r3, #0]
 8000442:	687b      	ldr	r3, [r7, #4]
 8000444:	791b      	ldrb	r3, [r3, #4]
 8000446:	b299      	uxth	r1, r3
 8000448:	f107 0208 	add.w	r2, r7, #8
 800044c:	2364      	movs	r3, #100	; 0x64
 800044e:	9300      	str	r3, [sp, #0]
 8000450:	2304      	movs	r3, #4
 8000452:	f002 fb3d 	bl	8002ad0 <HAL_I2C_Master_Transmit>
}
 8000456:	bf00      	nop
 8000458:	3710      	adds	r7, #16
 800045a:	46bd      	mov	sp, r7
 800045c:	bd80      	pop	{r7, pc}

0800045e <lcd_send_data>:
 * @param lcd: Pointer to the LCD handle
 * @param data: Data byte to send
 * @retval None
 */
void lcd_send_data(I2C_LCD_HandleTypeDef *lcd, char data)
{
 800045e:	b580      	push	{r7, lr}
 8000460:	b086      	sub	sp, #24
 8000462:	af02      	add	r7, sp, #8
 8000464:	6078      	str	r0, [r7, #4]
 8000466:	460b      	mov	r3, r1
 8000468:	70fb      	strb	r3, [r7, #3]
	char upper_nibble, lower_nibble;
	uint8_t data_t[4];

	upper_nibble = (data & 0xF0);         // Extract upper nibble
 800046a:	78fb      	ldrb	r3, [r7, #3]
 800046c:	f023 030f 	bic.w	r3, r3, #15
 8000470:	73fb      	strb	r3, [r7, #15]
	lower_nibble = ((data << 4) & 0xF0);  // Extract lower nibble
 8000472:	78fb      	ldrb	r3, [r7, #3]
 8000474:	011b      	lsls	r3, r3, #4
 8000476:	73bb      	strb	r3, [r7, #14]

	data_t[0] = upper_nibble | 0x0D; // en=1, rs=1
 8000478:	7bfb      	ldrb	r3, [r7, #15]
 800047a:	f043 030d 	orr.w	r3, r3, #13
 800047e:	b2db      	uxtb	r3, r3
 8000480:	723b      	strb	r3, [r7, #8]
	data_t[1] = upper_nibble | 0x09; // en=0, rs=1
 8000482:	7bfb      	ldrb	r3, [r7, #15]
 8000484:	f043 0309 	orr.w	r3, r3, #9
 8000488:	b2db      	uxtb	r3, r3
 800048a:	727b      	strb	r3, [r7, #9]
	data_t[2] = lower_nibble | 0x0D; // en=1, rs=1
 800048c:	7bbb      	ldrb	r3, [r7, #14]
 800048e:	f043 030d 	orr.w	r3, r3, #13
 8000492:	b2db      	uxtb	r3, r3
 8000494:	72bb      	strb	r3, [r7, #10]
	data_t[3] = lower_nibble | 0x09; // en=0, rs=1
 8000496:	7bbb      	ldrb	r3, [r7, #14]
 8000498:	f043 0309 	orr.w	r3, r3, #9
 800049c:	b2db      	uxtb	r3, r3
 800049e:	72fb      	strb	r3, [r7, #11]

	HAL_I2C_Master_Transmit(lcd->hi2c, lcd->address, data_t, 4, 100);
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	6818      	ldr	r0, [r3, #0]
 80004a4:	687b      	ldr	r3, [r7, #4]
 80004a6:	791b      	ldrb	r3, [r3, #4]
 80004a8:	b299      	uxth	r1, r3
 80004aa:	f107 0208 	add.w	r2, r7, #8
 80004ae:	2364      	movs	r3, #100	; 0x64
 80004b0:	9300      	str	r3, [sp, #0]
 80004b2:	2304      	movs	r3, #4
 80004b4:	f002 fb0c 	bl	8002ad0 <HAL_I2C_Master_Transmit>
}
 80004b8:	bf00      	nop
 80004ba:	3710      	adds	r7, #16
 80004bc:	46bd      	mov	sp, r7
 80004be:	bd80      	pop	{r7, pc}

080004c0 <lcd_clear>:
 * @brief Clears the LCD display.
 * @param lcd: Pointer to the LCD handle
 * @retval None
 */
void lcd_clear(I2C_LCD_HandleTypeDef *lcd)
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	b082      	sub	sp, #8
 80004c4:	af00      	add	r7, sp, #0
 80004c6:	6078      	str	r0, [r7, #4]
	// Clear all characters
	lcd_send_cmd(lcd, 0x01);
 80004c8:	2101      	movs	r1, #1
 80004ca:	6878      	ldr	r0, [r7, #4]
 80004cc:	f7ff ff96 	bl	80003fc <lcd_send_cmd>
	HAL_Delay(2);
 80004d0:	2002      	movs	r0, #2
 80004d2:	f001 fe47 	bl	8002164 <HAL_Delay>
}
 80004d6:	bf00      	nop
 80004d8:	3708      	adds	r7, #8
 80004da:	46bd      	mov	sp, r7
 80004dc:	bd80      	pop	{r7, pc}

080004de <lcd_gotoxy>:
 * @param col: Column number (0-15)
 * @param row: Row number (0 or 1)
 * @retval None
 */
void lcd_gotoxy(I2C_LCD_HandleTypeDef *lcd, int col, int row)
{
 80004de:	b580      	push	{r7, lr}
 80004e0:	b086      	sub	sp, #24
 80004e2:	af00      	add	r7, sp, #0
 80004e4:	60f8      	str	r0, [r7, #12]
 80004e6:	60b9      	str	r1, [r7, #8]
 80004e8:	607a      	str	r2, [r7, #4]
	uint8_t address;

	switch (row)
 80004ea:	687b      	ldr	r3, [r7, #4]
 80004ec:	2b00      	cmp	r3, #0
 80004ee:	d003      	beq.n	80004f8 <lcd_gotoxy+0x1a>
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	2b01      	cmp	r3, #1
 80004f4:	d005      	beq.n	8000502 <lcd_gotoxy+0x24>
	{
		case 0: address = 0x80 + col; break;  // First row
		case 1: address = 0xC0 + col; break;  // Second row
		default: return;  // Ignore invalid row numbers
 80004f6:	e00e      	b.n	8000516 <lcd_gotoxy+0x38>
		case 0: address = 0x80 + col; break;  // First row
 80004f8:	68bb      	ldr	r3, [r7, #8]
 80004fa:	b2db      	uxtb	r3, r3
 80004fc:	3b80      	subs	r3, #128	; 0x80
 80004fe:	75fb      	strb	r3, [r7, #23]
 8000500:	e004      	b.n	800050c <lcd_gotoxy+0x2e>
		case 1: address = 0xC0 + col; break;  // Second row
 8000502:	68bb      	ldr	r3, [r7, #8]
 8000504:	b2db      	uxtb	r3, r3
 8000506:	3b40      	subs	r3, #64	; 0x40
 8000508:	75fb      	strb	r3, [r7, #23]
 800050a:	bf00      	nop
	}

	lcd_send_cmd(lcd, address);  // Send command to move the cursor
 800050c:	7dfb      	ldrb	r3, [r7, #23]
 800050e:	4619      	mov	r1, r3
 8000510:	68f8      	ldr	r0, [r7, #12]
 8000512:	f7ff ff73 	bl	80003fc <lcd_send_cmd>
}
 8000516:	3718      	adds	r7, #24
 8000518:	46bd      	mov	sp, r7
 800051a:	bd80      	pop	{r7, pc}

0800051c <lcd_init>:
 * @brief Initializes the LCD in 4-bit mode.
 * @param lcd: Pointer to the LCD handle
 * @retval None
 */
void lcd_init(I2C_LCD_HandleTypeDef *lcd)
{
 800051c:	b580      	push	{r7, lr}
 800051e:	b082      	sub	sp, #8
 8000520:	af00      	add	r7, sp, #0
 8000522:	6078      	str	r0, [r7, #4]
	HAL_Delay(50);  // Wait for LCD power-up
 8000524:	2032      	movs	r0, #50	; 0x32
 8000526:	f001 fe1d 	bl	8002164 <HAL_Delay>
	lcd_send_cmd(lcd, 0x30);  // Wake up command
 800052a:	2130      	movs	r1, #48	; 0x30
 800052c:	6878      	ldr	r0, [r7, #4]
 800052e:	f7ff ff65 	bl	80003fc <lcd_send_cmd>
	HAL_Delay(5);
 8000532:	2005      	movs	r0, #5
 8000534:	f001 fe16 	bl	8002164 <HAL_Delay>
	lcd_send_cmd(lcd, 0x30);  // Wake up command
 8000538:	2130      	movs	r1, #48	; 0x30
 800053a:	6878      	ldr	r0, [r7, #4]
 800053c:	f7ff ff5e 	bl	80003fc <lcd_send_cmd>
	HAL_Delay(1);
 8000540:	2001      	movs	r0, #1
 8000542:	f001 fe0f 	bl	8002164 <HAL_Delay>
	lcd_send_cmd(lcd, 0x30);  // Wake up command
 8000546:	2130      	movs	r1, #48	; 0x30
 8000548:	6878      	ldr	r0, [r7, #4]
 800054a:	f7ff ff57 	bl	80003fc <lcd_send_cmd>
	HAL_Delay(10);
 800054e:	200a      	movs	r0, #10
 8000550:	f001 fe08 	bl	8002164 <HAL_Delay>
	lcd_send_cmd(lcd, 0x20);  // Set to 4-bit mode
 8000554:	2120      	movs	r1, #32
 8000556:	6878      	ldr	r0, [r7, #4]
 8000558:	f7ff ff50 	bl	80003fc <lcd_send_cmd>
	HAL_Delay(10);
 800055c:	200a      	movs	r0, #10
 800055e:	f001 fe01 	bl	8002164 <HAL_Delay>

	// LCD configuration commands
	lcd_send_cmd(lcd, 0x28);  // 4-bit mode, 2 lines, 5x8 font
 8000562:	2128      	movs	r1, #40	; 0x28
 8000564:	6878      	ldr	r0, [r7, #4]
 8000566:	f7ff ff49 	bl	80003fc <lcd_send_cmd>
	HAL_Delay(1);
 800056a:	2001      	movs	r0, #1
 800056c:	f001 fdfa 	bl	8002164 <HAL_Delay>
	lcd_send_cmd(lcd, 0x08);  // Display off, cursor off, blink off
 8000570:	2108      	movs	r1, #8
 8000572:	6878      	ldr	r0, [r7, #4]
 8000574:	f7ff ff42 	bl	80003fc <lcd_send_cmd>
	HAL_Delay(1);
 8000578:	2001      	movs	r0, #1
 800057a:	f001 fdf3 	bl	8002164 <HAL_Delay>
	lcd_send_cmd(lcd, 0x01);  // Clear display
 800057e:	2101      	movs	r1, #1
 8000580:	6878      	ldr	r0, [r7, #4]
 8000582:	f7ff ff3b 	bl	80003fc <lcd_send_cmd>
	HAL_Delay(2);
 8000586:	2002      	movs	r0, #2
 8000588:	f001 fdec 	bl	8002164 <HAL_Delay>
	lcd_send_cmd(lcd, 0x06);  // Entry mode: cursor moves right
 800058c:	2106      	movs	r1, #6
 800058e:	6878      	ldr	r0, [r7, #4]
 8000590:	f7ff ff34 	bl	80003fc <lcd_send_cmd>
	HAL_Delay(1);
 8000594:	2001      	movs	r0, #1
 8000596:	f001 fde5 	bl	8002164 <HAL_Delay>
	lcd_send_cmd(lcd, 0x0C);  // Display on, cursor off, blink off
 800059a:	210c      	movs	r1, #12
 800059c:	6878      	ldr	r0, [r7, #4]
 800059e:	f7ff ff2d 	bl	80003fc <lcd_send_cmd>
}
 80005a2:	bf00      	nop
 80005a4:	3708      	adds	r7, #8
 80005a6:	46bd      	mov	sp, r7
 80005a8:	bd80      	pop	{r7, pc}

080005aa <lcd_puts>:
 * @param lcd: Pointer to the LCD handle
 * @param str: Null-terminated string to display
 * @retval None
 */
void lcd_puts(I2C_LCD_HandleTypeDef *lcd, char *str)
{
 80005aa:	b580      	push	{r7, lr}
 80005ac:	b082      	sub	sp, #8
 80005ae:	af00      	add	r7, sp, #0
 80005b0:	6078      	str	r0, [r7, #4]
 80005b2:	6039      	str	r1, [r7, #0]
	while (*str) lcd_send_data(lcd, *str++);  // Send each character in the string
 80005b4:	e007      	b.n	80005c6 <lcd_puts+0x1c>
 80005b6:	683b      	ldr	r3, [r7, #0]
 80005b8:	1c5a      	adds	r2, r3, #1
 80005ba:	603a      	str	r2, [r7, #0]
 80005bc:	781b      	ldrb	r3, [r3, #0]
 80005be:	4619      	mov	r1, r3
 80005c0:	6878      	ldr	r0, [r7, #4]
 80005c2:	f7ff ff4c 	bl	800045e <lcd_send_data>
 80005c6:	683b      	ldr	r3, [r7, #0]
 80005c8:	781b      	ldrb	r3, [r3, #0]
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	d1f3      	bne.n	80005b6 <lcd_puts+0xc>
}
 80005ce:	bf00      	nop
 80005d0:	bf00      	nop
 80005d2:	3708      	adds	r7, #8
 80005d4:	46bd      	mov	sp, r7
 80005d6:	bd80      	pop	{r7, pc}

080005d8 <Input_Init>:
// --- Static variables for edge detection ---
static char last_keypad_char = 0;
static uint8_t last_enter_state = 0;
static uint8_t last_backspace_state = 0;

void Input_Init(void) {
 80005d8:	b480      	push	{r7}
 80005da:	af00      	add	r7, sp, #0
    last_keypad_char = 0;
 80005dc:	4b06      	ldr	r3, [pc, #24]	; (80005f8 <Input_Init+0x20>)
 80005de:	2200      	movs	r2, #0
 80005e0:	701a      	strb	r2, [r3, #0]
    last_enter_state = 0;
 80005e2:	4b06      	ldr	r3, [pc, #24]	; (80005fc <Input_Init+0x24>)
 80005e4:	2200      	movs	r2, #0
 80005e6:	701a      	strb	r2, [r3, #0]
    last_backspace_state = 0;
 80005e8:	4b05      	ldr	r3, [pc, #20]	; (8000600 <Input_Init+0x28>)
 80005ea:	2200      	movs	r2, #0
 80005ec:	701a      	strb	r2, [r3, #0]
}
 80005ee:	bf00      	nop
 80005f0:	46bd      	mov	sp, r7
 80005f2:	bc80      	pop	{r7}
 80005f4:	4770      	bx	lr
 80005f6:	bf00      	nop
 80005f8:	200000a0 	.word	0x200000a0
 80005fc:	200000a1 	.word	0x200000a1
 8000600:	200000a2 	.word	0x200000a2

08000604 <Input_Process>:

void Input_Process(void) {
 8000604:	b580      	push	{r7, lr}
 8000606:	b082      	sub	sp, #8
 8000608:	af00      	add	r7, sp, #0

    // --- Handle Keypad 4x4 (Char Input) ---
    char current_key = Keypad_Readkey(&hKeypad);
 800060a:	4837      	ldr	r0, [pc, #220]	; (80006e8 <Input_Process+0xe4>)
 800060c:	f7ff fe31 	bl	8000272 <Keypad_Readkey>
 8000610:	4603      	mov	r3, r0
 8000612:	71fb      	strb	r3, [r7, #7]
     * This handles:
     * - Pressing a key (0 -> 'A'): Trigger 'A'.
     * - Holding 'A' ('A' -> 'A'): Ignored.
     * - Sliding to 'B' without release ('A' -> 'B'): Trigger 'B'.
     */
    if (current_key != 0 && current_key != last_keypad_char)
 8000614:	79fb      	ldrb	r3, [r7, #7]
 8000616:	2b00      	cmp	r3, #0
 8000618:	d008      	beq.n	800062c <Input_Process+0x28>
 800061a:	4b34      	ldr	r3, [pc, #208]	; (80006ec <Input_Process+0xe8>)
 800061c:	781b      	ldrb	r3, [r3, #0]
 800061e:	79fa      	ldrb	r2, [r7, #7]
 8000620:	429a      	cmp	r2, r3
 8000622:	d003      	beq.n	800062c <Input_Process+0x28>
    {
        gKeyEvent.keyChar = current_key; // Post event
 8000624:	4a32      	ldr	r2, [pc, #200]	; (80006f0 <Input_Process+0xec>)
 8000626:	79fb      	ldrb	r3, [r7, #7]
 8000628:	7013      	strb	r3, [r2, #0]
 800062a:	e002      	b.n	8000632 <Input_Process+0x2e>
    } else {
        gKeyEvent.keyChar = 0; // Clear event slot
 800062c:	4b30      	ldr	r3, [pc, #192]	; (80006f0 <Input_Process+0xec>)
 800062e:	2200      	movs	r2, #0
 8000630:	701a      	strb	r2, [r3, #0]
    }
    last_keypad_char = current_key; // Update history
 8000632:	4a2e      	ldr	r2, [pc, #184]	; (80006ec <Input_Process+0xe8>)
 8000634:	79fb      	ldrb	r3, [r7, #7]
 8000636:	7013      	strb	r3, [r2, #0]

    // --- Handle Enter Button (Edge + Long Press) ---
    uint8_t enter_curr = is_button_pressed(ENTER_BUTTON_INDEX);
 8000638:	2003      	movs	r0, #3
 800063a:	f000 f8fd 	bl	8000838 <is_button_pressed>
 800063e:	4603      	mov	r3, r0
 8000640:	71bb      	strb	r3, [r7, #6]
    uint8_t enter_long = is_button_pressed_1s(ENTER_BUTTON_INDEX);
 8000642:	2003      	movs	r0, #3
 8000644:	f000 f912 	bl	800086c <is_button_pressed_1s>
 8000648:	4603      	mov	r3, r0
 800064a:	717b      	strb	r3, [r7, #5]

    // Reset flags
    gKeyEvent.isEnter = 0;
 800064c:	4b28      	ldr	r3, [pc, #160]	; (80006f0 <Input_Process+0xec>)
 800064e:	2200      	movs	r2, #0
 8000650:	705a      	strb	r2, [r3, #1]
    gKeyEvent.isEnterLong = 0;
 8000652:	4b27      	ldr	r3, [pc, #156]	; (80006f0 <Input_Process+0xec>)
 8000654:	2200      	movs	r2, #0
 8000656:	709a      	strb	r2, [r3, #2]

    // Single press detection (Rising Edge: 0 -> 1)
    if (enter_curr == 1 && last_enter_state == 0) {
 8000658:	79bb      	ldrb	r3, [r7, #6]
 800065a:	2b01      	cmp	r3, #1
 800065c:	d106      	bne.n	800066c <Input_Process+0x68>
 800065e:	4b25      	ldr	r3, [pc, #148]	; (80006f4 <Input_Process+0xf0>)
 8000660:	781b      	ldrb	r3, [r3, #0]
 8000662:	2b00      	cmp	r3, #0
 8000664:	d102      	bne.n	800066c <Input_Process+0x68>
        gKeyEvent.isEnter = 1;
 8000666:	4b22      	ldr	r3, [pc, #136]	; (80006f0 <Input_Process+0xec>)
 8000668:	2201      	movs	r2, #1
 800066a:	705a      	strb	r2, [r3, #1]
    }

    // Long press detection (Handled by input_reading timer)
    if (enter_long == 1)
 800066c:	797b      	ldrb	r3, [r7, #5]
 800066e:	2b01      	cmp	r3, #1
 8000670:	d102      	bne.n	8000678 <Input_Process+0x74>
    {
        gKeyEvent.isEnterLong = 1;
 8000672:	4b1f      	ldr	r3, [pc, #124]	; (80006f0 <Input_Process+0xec>)
 8000674:	2201      	movs	r2, #1
 8000676:	709a      	strb	r2, [r3, #2]
    }
    last_enter_state = enter_curr;
 8000678:	4a1e      	ldr	r2, [pc, #120]	; (80006f4 <Input_Process+0xf0>)
 800067a:	79bb      	ldrb	r3, [r7, #6]
 800067c:	7013      	strb	r3, [r2, #0]

    // --- Handle Backspace Button (Edge only) ---
    uint8_t back_curr = is_button_pressed(BACKSPACE_BUTTON_INDEX);
 800067e:	2004      	movs	r0, #4
 8000680:	f000 f8da 	bl	8000838 <is_button_pressed>
 8000684:	4603      	mov	r3, r0
 8000686:	713b      	strb	r3, [r7, #4]
    gKeyEvent.isBackspace = 0;
 8000688:	4b19      	ldr	r3, [pc, #100]	; (80006f0 <Input_Process+0xec>)
 800068a:	2200      	movs	r2, #0
 800068c:	70da      	strb	r2, [r3, #3]

    // Single press detection (Rising Edge: 0 -> 1)
    if (back_curr == 1 && last_backspace_state == 0)
 800068e:	793b      	ldrb	r3, [r7, #4]
 8000690:	2b01      	cmp	r3, #1
 8000692:	d106      	bne.n	80006a2 <Input_Process+0x9e>
 8000694:	4b18      	ldr	r3, [pc, #96]	; (80006f8 <Input_Process+0xf4>)
 8000696:	781b      	ldrb	r3, [r3, #0]
 8000698:	2b00      	cmp	r3, #0
 800069a:	d102      	bne.n	80006a2 <Input_Process+0x9e>
    {
        gKeyEvent.isBackspace = 1;
 800069c:	4b14      	ldr	r3, [pc, #80]	; (80006f0 <Input_Process+0xec>)
 800069e:	2201      	movs	r2, #1
 80006a0:	70da      	strb	r2, [r3, #3]
    }
    last_backspace_state = back_curr;
 80006a2:	4a15      	ldr	r2, [pc, #84]	; (80006f8 <Input_Process+0xf4>)
 80006a4:	793b      	ldrb	r3, [r7, #4]
 80006a6:	7013      	strb	r3, [r2, #0]

    // --- Update System Input State ---
    gInputState.doorSensor = is_button_pressed(DOOR_SENSOR_INDEX);
 80006a8:	2000      	movs	r0, #0
 80006aa:	f000 f8c5 	bl	8000838 <is_button_pressed>
 80006ae:	4603      	mov	r3, r0
 80006b0:	b2da      	uxtb	r2, r3
 80006b2:	4b12      	ldr	r3, [pc, #72]	; (80006fc <Input_Process+0xf8>)
 80006b4:	701a      	strb	r2, [r3, #0]

    // Mechanical Key Sensor
    gInputState.keySensor = is_button_pressed(KEY_SENSOR_INDEX);
 80006b6:	2001      	movs	r0, #1
 80006b8:	f000 f8be 	bl	8000838 <is_button_pressed>
 80006bc:	4603      	mov	r3, r0
 80006be:	b2da      	uxtb	r2, r3
 80006c0:	4b0e      	ldr	r3, [pc, #56]	; (80006fc <Input_Process+0xf8>)
 80006c2:	705a      	strb	r2, [r3, #1]

    // Indoor Unlock Button
    gInputState.indoorButton = is_button_pressed(INDOOR_BUTTON_INDEX);
 80006c4:	2002      	movs	r0, #2
 80006c6:	f000 f8b7 	bl	8000838 <is_button_pressed>
 80006ca:	4603      	mov	r3, r0
 80006cc:	b2da      	uxtb	r2, r3
 80006ce:	4b0b      	ldr	r3, [pc, #44]	; (80006fc <Input_Process+0xf8>)
 80006d0:	709a      	strb	r2, [r3, #2]
    gInputState.indoorButtonLong = is_button_pressed_1s(INDOOR_BUTTON_INDEX);
 80006d2:	2002      	movs	r0, #2
 80006d4:	f000 f8ca 	bl	800086c <is_button_pressed_1s>
 80006d8:	4603      	mov	r3, r0
 80006da:	b2da      	uxtb	r2, r3
 80006dc:	4b07      	ldr	r3, [pc, #28]	; (80006fc <Input_Process+0xf8>)
 80006de:	70da      	strb	r2, [r3, #3]
}
 80006e0:	bf00      	nop
 80006e2:	3708      	adds	r7, #8
 80006e4:	46bd      	mov	sp, r7
 80006e6:	bd80      	pop	{r7, pc}
 80006e8:	20000164 	.word	0x20000164
 80006ec:	200000a0 	.word	0x200000a0
 80006f0:	200001e0 	.word	0x200001e0
 80006f4:	200000a1 	.word	0x200000a1
 80006f8:	200000a2 	.word	0x200000a2
 80006fc:	20000110 	.word	0x20000110

08000700 <read_button>:
//after the button is pressed more than 1 second.
static uint16_t counterForButtonPress1s[N0_OF_BUTTONS];


GPIO_PinState read_button(int index)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	b082      	sub	sp, #8
 8000704:	af00      	add	r7, sp, #0
 8000706:	6078      	str	r0, [r7, #4]
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	2b04      	cmp	r3, #4
 800070c:	d82f      	bhi.n	800076e <read_button+0x6e>
 800070e:	a201      	add	r2, pc, #4	; (adr r2, 8000714 <read_button+0x14>)
 8000710:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000714:	08000729 	.word	0x08000729
 8000718:	08000737 	.word	0x08000737
 800071c:	08000745 	.word	0x08000745
 8000720:	08000753 	.word	0x08000753
 8000724:	08000761 	.word	0x08000761
    switch (index)
    {
        case DOOR_SENSOR_INDEX:
        	return HAL_GPIO_ReadPin(DOOR_SENSOR_GPIO_Port, DOOR_SENSOR_Pin);
 8000728:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800072c:	4812      	ldr	r0, [pc, #72]	; (8000778 <read_button+0x78>)
 800072e:	f002 f847 	bl	80027c0 <HAL_GPIO_ReadPin>
 8000732:	4603      	mov	r3, r0
 8000734:	e01c      	b.n	8000770 <read_button+0x70>
        case KEY_SENSOR_INDEX:
        	return HAL_GPIO_ReadPin(KEY_SENSOR_GPIO_Port, KEY_SENSOR_Pin);
 8000736:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800073a:	480f      	ldr	r0, [pc, #60]	; (8000778 <read_button+0x78>)
 800073c:	f002 f840 	bl	80027c0 <HAL_GPIO_ReadPin>
 8000740:	4603      	mov	r3, r0
 8000742:	e015      	b.n	8000770 <read_button+0x70>
        case INDOOR_BUTTON_INDEX:
        	return HAL_GPIO_ReadPin(BUTTON_GPIO_Port, BUTTON_Pin);
 8000744:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000748:	480b      	ldr	r0, [pc, #44]	; (8000778 <read_button+0x78>)
 800074a:	f002 f839 	bl	80027c0 <HAL_GPIO_ReadPin>
 800074e:	4603      	mov	r3, r0
 8000750:	e00e      	b.n	8000770 <read_button+0x70>
        case ENTER_BUTTON_INDEX:
        	return HAL_GPIO_ReadPin(ENTER_GPIO_Port, ENTER_Pin);
 8000752:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000756:	4809      	ldr	r0, [pc, #36]	; (800077c <read_button+0x7c>)
 8000758:	f002 f832 	bl	80027c0 <HAL_GPIO_ReadPin>
 800075c:	4603      	mov	r3, r0
 800075e:	e007      	b.n	8000770 <read_button+0x70>
        case BACKSPACE_BUTTON_INDEX:
        	return HAL_GPIO_ReadPin(BACKSPACE_GPIO_Port, BACKSPACE_Pin);
 8000760:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000764:	4805      	ldr	r0, [pc, #20]	; (800077c <read_button+0x7c>)
 8000766:	f002 f82b 	bl	80027c0 <HAL_GPIO_ReadPin>
 800076a:	4603      	mov	r3, r0
 800076c:	e000      	b.n	8000770 <read_button+0x70>
        default:
        	return GPIO_PIN_SET;
 800076e:	2301      	movs	r3, #1
    }
}
 8000770:	4618      	mov	r0, r3
 8000772:	3708      	adds	r7, #8
 8000774:	46bd      	mov	sp, r7
 8000776:	bd80      	pop	{r7, pc}
 8000778:	40011000 	.word	0x40011000
 800077c:	40010c00 	.word	0x40010c00

08000780 <button_reading>:


void button_reading(void) {
 8000780:	b590      	push	{r4, r7, lr}
 8000782:	b083      	sub	sp, #12
 8000784:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < N0_OF_BUTTONS; i++)
 8000786:	2300      	movs	r3, #0
 8000788:	71fb      	strb	r3, [r7, #7]
 800078a:	e042      	b.n	8000812 <button_reading+0x92>
	{
		debounceButtonBuffer2[i] = debounceButtonBuffer1[i];
 800078c:	79fa      	ldrb	r2, [r7, #7]
 800078e:	79fb      	ldrb	r3, [r7, #7]
 8000790:	4924      	ldr	r1, [pc, #144]	; (8000824 <button_reading+0xa4>)
 8000792:	5c89      	ldrb	r1, [r1, r2]
 8000794:	4a24      	ldr	r2, [pc, #144]	; (8000828 <button_reading+0xa8>)
 8000796:	54d1      	strb	r1, [r2, r3]
		debounceButtonBuffer1[i] = read_button(i);
 8000798:	79fb      	ldrb	r3, [r7, #7]
 800079a:	79fc      	ldrb	r4, [r7, #7]
 800079c:	4618      	mov	r0, r3
 800079e:	f7ff ffaf 	bl	8000700 <read_button>
 80007a2:	4603      	mov	r3, r0
 80007a4:	461a      	mov	r2, r3
 80007a6:	4b1f      	ldr	r3, [pc, #124]	; (8000824 <button_reading+0xa4>)
 80007a8:	551a      	strb	r2, [r3, r4]
		if (debounceButtonBuffer1[i] == debounceButtonBuffer2[i])
 80007aa:	79fb      	ldrb	r3, [r7, #7]
 80007ac:	4a1d      	ldr	r2, [pc, #116]	; (8000824 <button_reading+0xa4>)
 80007ae:	5cd2      	ldrb	r2, [r2, r3]
 80007b0:	79fb      	ldrb	r3, [r7, #7]
 80007b2:	491d      	ldr	r1, [pc, #116]	; (8000828 <button_reading+0xa8>)
 80007b4:	5ccb      	ldrb	r3, [r1, r3]
 80007b6:	429a      	cmp	r2, r3
 80007b8:	d128      	bne.n	800080c <button_reading+0x8c>
		{
			buttonBuffer[i] = debounceButtonBuffer1[i];
 80007ba:	79fa      	ldrb	r2, [r7, #7]
 80007bc:	79fb      	ldrb	r3, [r7, #7]
 80007be:	4919      	ldr	r1, [pc, #100]	; (8000824 <button_reading+0xa4>)
 80007c0:	5c89      	ldrb	r1, [r1, r2]
 80007c2:	4a1a      	ldr	r2, [pc, #104]	; (800082c <button_reading+0xac>)
 80007c4:	54d1      	strb	r1, [r2, r3]
			if (buttonBuffer[i] == BUTTON_IS_PRESSED)
 80007c6:	79fb      	ldrb	r3, [r7, #7]
 80007c8:	4a18      	ldr	r2, [pc, #96]	; (800082c <button_reading+0xac>)
 80007ca:	5cd3      	ldrb	r3, [r2, r3]
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d114      	bne.n	80007fa <button_reading+0x7a>
			{
				 //if a button is pressed, we start counting
				 if(counterForButtonPress1s[i] < DURATION_FOR_AUTO_INCREASING){
 80007d0:	79fb      	ldrb	r3, [r7, #7]
 80007d2:	4a17      	ldr	r2, [pc, #92]	; (8000830 <button_reading+0xb0>)
 80007d4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80007d8:	2b63      	cmp	r3, #99	; 0x63
 80007da:	d809      	bhi.n	80007f0 <button_reading+0x70>
					 counterForButtonPress1s[i]++;
 80007dc:	79fb      	ldrb	r3, [r7, #7]
 80007de:	4a14      	ldr	r2, [pc, #80]	; (8000830 <button_reading+0xb0>)
 80007e0:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80007e4:	3201      	adds	r2, #1
 80007e6:	b291      	uxth	r1, r2
 80007e8:	4a11      	ldr	r2, [pc, #68]	; (8000830 <button_reading+0xb0>)
 80007ea:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 80007ee:	e00d      	b.n	800080c <button_reading+0x8c>
				 } else {
					 //the flag is turned on when 1 second has passed
					 //since the button is pressed.
					 flagForButtonPress1s[i] = 1;
 80007f0:	79fb      	ldrb	r3, [r7, #7]
 80007f2:	4a10      	ldr	r2, [pc, #64]	; (8000834 <button_reading+0xb4>)
 80007f4:	2101      	movs	r1, #1
 80007f6:	54d1      	strb	r1, [r2, r3]
 80007f8:	e008      	b.n	800080c <button_reading+0x8c>
					 //todo
				 }
			} else {
				 counterForButtonPress1s[i] = 0;
 80007fa:	79fb      	ldrb	r3, [r7, #7]
 80007fc:	4a0c      	ldr	r2, [pc, #48]	; (8000830 <button_reading+0xb0>)
 80007fe:	2100      	movs	r1, #0
 8000800:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				 flagForButtonPress1s[i] = 0;
 8000804:	79fb      	ldrb	r3, [r7, #7]
 8000806:	4a0b      	ldr	r2, [pc, #44]	; (8000834 <button_reading+0xb4>)
 8000808:	2100      	movs	r1, #0
 800080a:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < N0_OF_BUTTONS; i++)
 800080c:	79fb      	ldrb	r3, [r7, #7]
 800080e:	3301      	adds	r3, #1
 8000810:	71fb      	strb	r3, [r7, #7]
 8000812:	79fb      	ldrb	r3, [r7, #7]
 8000814:	2b04      	cmp	r3, #4
 8000816:	d9b9      	bls.n	800078c <button_reading+0xc>
			}
		}
	}
}
 8000818:	bf00      	nop
 800081a:	bf00      	nop
 800081c:	370c      	adds	r7, #12
 800081e:	46bd      	mov	sp, r7
 8000820:	bd90      	pop	{r4, r7, pc}
 8000822:	bf00      	nop
 8000824:	200000ac 	.word	0x200000ac
 8000828:	200000b4 	.word	0x200000b4
 800082c:	200000a4 	.word	0x200000a4
 8000830:	200000c4 	.word	0x200000c4
 8000834:	200000bc 	.word	0x200000bc

08000838 <is_button_pressed>:

unsigned int is_button_pressed(unsigned int index) {
 8000838:	b480      	push	{r7}
 800083a:	b083      	sub	sp, #12
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
	if(index >= N0_OF_BUTTONS) return 0;
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	2b04      	cmp	r3, #4
 8000844:	d901      	bls.n	800084a <is_button_pressed+0x12>
 8000846:	2300      	movs	r3, #0
 8000848:	e008      	b.n	800085c <is_button_pressed+0x24>
	return (buttonBuffer[index] == BUTTON_IS_PRESSED);
 800084a:	4a07      	ldr	r2, [pc, #28]	; (8000868 <is_button_pressed+0x30>)
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	4413      	add	r3, r2
 8000850:	781b      	ldrb	r3, [r3, #0]
 8000852:	2b00      	cmp	r3, #0
 8000854:	bf0c      	ite	eq
 8000856:	2301      	moveq	r3, #1
 8000858:	2300      	movne	r3, #0
 800085a:	b2db      	uxtb	r3, r3
}
 800085c:	4618      	mov	r0, r3
 800085e:	370c      	adds	r7, #12
 8000860:	46bd      	mov	sp, r7
 8000862:	bc80      	pop	{r7}
 8000864:	4770      	bx	lr
 8000866:	bf00      	nop
 8000868:	200000a4 	.word	0x200000a4

0800086c <is_button_pressed_1s>:


unsigned int is_button_pressed_1s(unsigned int index){
 800086c:	b480      	push	{r7}
 800086e:	b083      	sub	sp, #12
 8000870:	af00      	add	r7, sp, #0
 8000872:	6078      	str	r0, [r7, #4]
	if(index >= N0_OF_BUTTONS) return 0;
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	2b04      	cmp	r3, #4
 8000878:	d901      	bls.n	800087e <is_button_pressed_1s+0x12>
 800087a:	2300      	movs	r3, #0
 800087c:	e008      	b.n	8000890 <is_button_pressed_1s+0x24>
	return (flagForButtonPress1s[index] == 1);
 800087e:	4a07      	ldr	r2, [pc, #28]	; (800089c <is_button_pressed_1s+0x30>)
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	4413      	add	r3, r2
 8000884:	781b      	ldrb	r3, [r3, #0]
 8000886:	2b01      	cmp	r3, #1
 8000888:	bf0c      	ite	eq
 800088a:	2301      	moveq	r3, #1
 800088c:	2300      	movne	r3, #0
 800088e:	b2db      	uxtb	r3, r3
}
 8000890:	4618      	mov	r0, r3
 8000892:	370c      	adds	r7, #12
 8000894:	46bd      	mov	sp, r7
 8000896:	bc80      	pop	{r7}
 8000898:	4770      	bx	lr
 800089a:	bf00      	nop
 800089c:	200000bc 	.word	0x200000bc

080008a0 <KMP_BuildLPS>:
/**
Build LPS array for 4-character pattern
**/

void KMP_BuildLPS(const uint8_t *pattern, uint16_t *lps)
{
 80008a0:	b480      	push	{r7}
 80008a2:	b085      	sub	sp, #20
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
 80008a8:	6039      	str	r1, [r7, #0]
    uint16_t len = 0;
 80008aa:	2300      	movs	r3, #0
 80008ac:	81fb      	strh	r3, [r7, #14]
    lps[0] = 0;
 80008ae:	683b      	ldr	r3, [r7, #0]
 80008b0:	2200      	movs	r2, #0
 80008b2:	801a      	strh	r2, [r3, #0]
    uint16_t i = 1;
 80008b4:	2301      	movs	r3, #1
 80008b6:	81bb      	strh	r3, [r7, #12]
    
    while (i < PASSWORD_LENGTH) {
 80008b8:	e02c      	b.n	8000914 <KMP_BuildLPS+0x74>
        if (pattern[i] == pattern[len]) {
 80008ba:	89bb      	ldrh	r3, [r7, #12]
 80008bc:	687a      	ldr	r2, [r7, #4]
 80008be:	4413      	add	r3, r2
 80008c0:	781a      	ldrb	r2, [r3, #0]
 80008c2:	89fb      	ldrh	r3, [r7, #14]
 80008c4:	6879      	ldr	r1, [r7, #4]
 80008c6:	440b      	add	r3, r1
 80008c8:	781b      	ldrb	r3, [r3, #0]
 80008ca:	429a      	cmp	r2, r3
 80008cc:	d10c      	bne.n	80008e8 <KMP_BuildLPS+0x48>
            len++;
 80008ce:	89fb      	ldrh	r3, [r7, #14]
 80008d0:	3301      	adds	r3, #1
 80008d2:	81fb      	strh	r3, [r7, #14]
            lps[i] = len;
 80008d4:	89bb      	ldrh	r3, [r7, #12]
 80008d6:	005b      	lsls	r3, r3, #1
 80008d8:	683a      	ldr	r2, [r7, #0]
 80008da:	4413      	add	r3, r2
 80008dc:	89fa      	ldrh	r2, [r7, #14]
 80008de:	801a      	strh	r2, [r3, #0]
            i++;
 80008e0:	89bb      	ldrh	r3, [r7, #12]
 80008e2:	3301      	adds	r3, #1
 80008e4:	81bb      	strh	r3, [r7, #12]
 80008e6:	e015      	b.n	8000914 <KMP_BuildLPS+0x74>
        } else {
            if (len != 0) {
 80008e8:	89fb      	ldrh	r3, [r7, #14]
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d009      	beq.n	8000902 <KMP_BuildLPS+0x62>
                len = lps[len - 1];
 80008ee:	89fb      	ldrh	r3, [r7, #14]
 80008f0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80008f4:	3b01      	subs	r3, #1
 80008f6:	005b      	lsls	r3, r3, #1
 80008f8:	683a      	ldr	r2, [r7, #0]
 80008fa:	4413      	add	r3, r2
 80008fc:	881b      	ldrh	r3, [r3, #0]
 80008fe:	81fb      	strh	r3, [r7, #14]
 8000900:	e008      	b.n	8000914 <KMP_BuildLPS+0x74>
            } else {
                lps[i] = 0;
 8000902:	89bb      	ldrh	r3, [r7, #12]
 8000904:	005b      	lsls	r3, r3, #1
 8000906:	683a      	ldr	r2, [r7, #0]
 8000908:	4413      	add	r3, r2
 800090a:	2200      	movs	r2, #0
 800090c:	801a      	strh	r2, [r3, #0]
                i++;
 800090e:	89bb      	ldrh	r3, [r7, #12]
 8000910:	3301      	adds	r3, #1
 8000912:	81bb      	strh	r3, [r7, #12]
    while (i < PASSWORD_LENGTH) {
 8000914:	89bb      	ldrh	r3, [r7, #12]
 8000916:	2b03      	cmp	r3, #3
 8000918:	d9cf      	bls.n	80008ba <KMP_BuildLPS+0x1a>
            }
        }
    }
}
 800091a:	bf00      	nop
 800091c:	bf00      	nop
 800091e:	3714      	adds	r7, #20
 8000920:	46bd      	mov	sp, r7
 8000922:	bc80      	pop	{r7}
 8000924:	4770      	bx	lr
	...

08000928 <KMP_FindPassword>:

bool KMP_FindPassword(const uint8_t *input, uint16_t length)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b086      	sub	sp, #24
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
 8000930:	460b      	mov	r3, r1
 8000932:	807b      	strh	r3, [r7, #2]
    if (length < PASSWORD_LENGTH) {
 8000934:	887b      	ldrh	r3, [r7, #2]
 8000936:	2b03      	cmp	r3, #3
 8000938:	d801      	bhi.n	800093e <KMP_FindPassword+0x16>
        return false;
 800093a:	2300      	movs	r3, #0
 800093c:	e040      	b.n	80009c0 <KMP_FindPassword+0x98>
    }
    
    // Build LPS array
	uint16_t lps[PASSWORD_LENGTH];
	KMP_BuildLPS((const uint8_t*)gPassword, lps);
 800093e:	f107 030c 	add.w	r3, r7, #12
 8000942:	4619      	mov	r1, r3
 8000944:	4820      	ldr	r0, [pc, #128]	; (80009c8 <KMP_FindPassword+0xa0>)
 8000946:	f7ff ffab 	bl	80008a0 <KMP_BuildLPS>

	uint16_t i = 0;  // Index for input
 800094a:	2300      	movs	r3, #0
 800094c:	82fb      	strh	r3, [r7, #22]
	uint16_t j = 0;  // Index for password
 800094e:	2300      	movs	r3, #0
 8000950:	82bb      	strh	r3, [r7, #20]
    
    while (i < length) {
 8000952:	e030      	b.n	80009b6 <KMP_FindPassword+0x8e>
        if (gPassword[j] == input[i]) {
 8000954:	8abb      	ldrh	r3, [r7, #20]
 8000956:	4a1c      	ldr	r2, [pc, #112]	; (80009c8 <KMP_FindPassword+0xa0>)
 8000958:	5cd2      	ldrb	r2, [r2, r3]
 800095a:	8afb      	ldrh	r3, [r7, #22]
 800095c:	6879      	ldr	r1, [r7, #4]
 800095e:	440b      	add	r3, r1
 8000960:	781b      	ldrb	r3, [r3, #0]
 8000962:	429a      	cmp	r2, r3
 8000964:	d105      	bne.n	8000972 <KMP_FindPassword+0x4a>
            i++;
 8000966:	8afb      	ldrh	r3, [r7, #22]
 8000968:	3301      	adds	r3, #1
 800096a:	82fb      	strh	r3, [r7, #22]
            j++;
 800096c:	8abb      	ldrh	r3, [r7, #20]
 800096e:	3301      	adds	r3, #1
 8000970:	82bb      	strh	r3, [r7, #20]
        }
        
        if (j == PASSWORD_LENGTH) {
 8000972:	8abb      	ldrh	r3, [r7, #20]
 8000974:	2b04      	cmp	r3, #4
 8000976:	d101      	bne.n	800097c <KMP_FindPassword+0x54>
            // Password found!
            return true;
 8000978:	2301      	movs	r3, #1
 800097a:	e021      	b.n	80009c0 <KMP_FindPassword+0x98>
        } else if (i < length && gPassword[j] != input[i]) {
 800097c:	8afa      	ldrh	r2, [r7, #22]
 800097e:	887b      	ldrh	r3, [r7, #2]
 8000980:	429a      	cmp	r2, r3
 8000982:	d218      	bcs.n	80009b6 <KMP_FindPassword+0x8e>
 8000984:	8abb      	ldrh	r3, [r7, #20]
 8000986:	4a10      	ldr	r2, [pc, #64]	; (80009c8 <KMP_FindPassword+0xa0>)
 8000988:	5cd2      	ldrb	r2, [r2, r3]
 800098a:	8afb      	ldrh	r3, [r7, #22]
 800098c:	6879      	ldr	r1, [r7, #4]
 800098e:	440b      	add	r3, r1
 8000990:	781b      	ldrb	r3, [r3, #0]
 8000992:	429a      	cmp	r2, r3
 8000994:	d00f      	beq.n	80009b6 <KMP_FindPassword+0x8e>
            if (j != 0) {
 8000996:	8abb      	ldrh	r3, [r7, #20]
 8000998:	2b00      	cmp	r3, #0
 800099a:	d009      	beq.n	80009b0 <KMP_FindPassword+0x88>
                j = lps[j - 1];
 800099c:	8abb      	ldrh	r3, [r7, #20]
 800099e:	3b01      	subs	r3, #1
 80009a0:	005b      	lsls	r3, r3, #1
 80009a2:	f107 0218 	add.w	r2, r7, #24
 80009a6:	4413      	add	r3, r2
 80009a8:	f833 3c0c 	ldrh.w	r3, [r3, #-12]
 80009ac:	82bb      	strh	r3, [r7, #20]
 80009ae:	e002      	b.n	80009b6 <KMP_FindPassword+0x8e>
            } else {
                i++;
 80009b0:	8afb      	ldrh	r3, [r7, #22]
 80009b2:	3301      	adds	r3, #1
 80009b4:	82fb      	strh	r3, [r7, #22]
    while (i < length) {
 80009b6:	8afa      	ldrh	r2, [r7, #22]
 80009b8:	887b      	ldrh	r3, [r7, #2]
 80009ba:	429a      	cmp	r2, r3
 80009bc:	d3ca      	bcc.n	8000954 <KMP_FindPassword+0x2c>
            }
        }
    }
    
    return false;  // Password not found
 80009be:	2300      	movs	r3, #0
}
 80009c0:	4618      	mov	r0, r3
 80009c2:	3718      	adds	r7, #24
 80009c4:	46bd      	mov	sp, r7
 80009c6:	bd80      	pop	{r7, pc}
 80009c8:	2000015c 	.word	0x2000015c

080009cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b08e      	sub	sp, #56	; 0x38
 80009d0:	af0e      	add	r7, sp, #56	; 0x38
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009d2:	f001 fb65 	bl	80020a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009d6:	f000 f86d 	bl	8000ab4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009da:	f000 f921 	bl	8000c20 <MX_GPIO_Init>
  MX_TIM2_Init();
 80009de:	f000 f8d3 	bl	8000b88 <MX_TIM2_Init>
  MX_I2C1_Init();
 80009e2:	f000 f8a3 	bl	8000b2c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start_IT(&htim2);
 80009e6:	4829      	ldr	r0, [pc, #164]	; (8000a8c <main+0xc0>)
 80009e8:	f003 fb36 	bl	8004058 <HAL_TIM_Base_Start_IT>

	// LCD Driver
	lcd1.hi2c = &hi2c1;     // I2C from MX
 80009ec:	4b28      	ldr	r3, [pc, #160]	; (8000a90 <main+0xc4>)
 80009ee:	4a29      	ldr	r2, [pc, #164]	; (8000a94 <main+0xc8>)
 80009f0:	601a      	str	r2, [r3, #0]
	lcd1.address = 0x27;
 80009f2:	4b27      	ldr	r3, [pc, #156]	; (8000a90 <main+0xc4>)
 80009f4:	2227      	movs	r2, #39	; 0x27
 80009f6:	711a      	strb	r2, [r3, #4]
	lcd_init(&lcd1);
 80009f8:	4825      	ldr	r0, [pc, #148]	; (8000a90 <main+0xc4>)
 80009fa:	f7ff fd8f 	bl	800051c <lcd_init>
	lcd_clear(&lcd1);
 80009fe:	4824      	ldr	r0, [pc, #144]	; (8000a90 <main+0xc4>)
 8000a00:	f7ff fd5e 	bl	80004c0 <lcd_clear>

	// Global Variables
	init_global_variables();
 8000a04:	f7ff fca0 	bl	8000348 <init_global_variables>

	// Khi to Scheduler
	SCH_Init();
 8000a08:	f000 fc10 	bl	800122c <SCH_Init>

	// Khi to Keypad Driver
	Keypad_Init(&hKeypad, KEYMAP,
 8000a0c:	2308      	movs	r3, #8
 8000a0e:	930d      	str	r3, [sp, #52]	; 0x34
 8000a10:	4b21      	ldr	r3, [pc, #132]	; (8000a98 <main+0xcc>)
 8000a12:	930c      	str	r3, [sp, #48]	; 0x30
 8000a14:	2304      	movs	r3, #4
 8000a16:	930b      	str	r3, [sp, #44]	; 0x2c
 8000a18:	4b1f      	ldr	r3, [pc, #124]	; (8000a98 <main+0xcc>)
 8000a1a:	930a      	str	r3, [sp, #40]	; 0x28
 8000a1c:	2302      	movs	r3, #2
 8000a1e:	9309      	str	r3, [sp, #36]	; 0x24
 8000a20:	4b1d      	ldr	r3, [pc, #116]	; (8000a98 <main+0xcc>)
 8000a22:	9308      	str	r3, [sp, #32]
 8000a24:	2301      	movs	r3, #1
 8000a26:	9307      	str	r3, [sp, #28]
 8000a28:	4b1b      	ldr	r3, [pc, #108]	; (8000a98 <main+0xcc>)
 8000a2a:	9306      	str	r3, [sp, #24]
 8000a2c:	2380      	movs	r3, #128	; 0x80
 8000a2e:	9305      	str	r3, [sp, #20]
 8000a30:	4b19      	ldr	r3, [pc, #100]	; (8000a98 <main+0xcc>)
 8000a32:	9304      	str	r3, [sp, #16]
 8000a34:	2340      	movs	r3, #64	; 0x40
 8000a36:	9303      	str	r3, [sp, #12]
 8000a38:	4b17      	ldr	r3, [pc, #92]	; (8000a98 <main+0xcc>)
 8000a3a:	9302      	str	r3, [sp, #8]
 8000a3c:	2320      	movs	r3, #32
 8000a3e:	9301      	str	r3, [sp, #4]
 8000a40:	4b15      	ldr	r3, [pc, #84]	; (8000a98 <main+0xcc>)
 8000a42:	9300      	str	r3, [sp, #0]
 8000a44:	2310      	movs	r3, #16
 8000a46:	4a14      	ldr	r2, [pc, #80]	; (8000a98 <main+0xcc>)
 8000a48:	4914      	ldr	r1, [pc, #80]	; (8000a9c <main+0xd0>)
 8000a4a:	4815      	ldr	r0, [pc, #84]	; (8000aa0 <main+0xd4>)
 8000a4c:	f7ff fb90 	bl	8000170 <Keypad_Init>
				ROW2_GPIO_Port, ROW2_Pin,
				ROW3_GPIO_Port, ROW3_Pin,
				ROW4_GPIO_Port, ROW4_Pin);

	// Logic Modules Initialization
	Input_Init();
 8000a50:	f7ff fdc2 	bl	80005d8 <Input_Init>
	Output_Init();
 8000a54:	f000 fb48 	bl	80010e8 <Output_Init>
	State_Init();
 8000a58:	f000 fe1e 	bl	8001698 <State_Init>

	SCH_Add_Task(button_reading, 0, 10);
 8000a5c:	220a      	movs	r2, #10
 8000a5e:	2100      	movs	r1, #0
 8000a60:	4810      	ldr	r0, [pc, #64]	; (8000aa4 <main+0xd8>)
 8000a62:	f000 fc01 	bl	8001268 <SCH_Add_Task>
	SCH_Add_Task(Input_Process,  1, 10);
 8000a66:	220a      	movs	r2, #10
 8000a68:	2101      	movs	r1, #1
 8000a6a:	480f      	ldr	r0, [pc, #60]	; (8000aa8 <main+0xdc>)
 8000a6c:	f000 fbfc 	bl	8001268 <SCH_Add_Task>
	SCH_Add_Task(State_Process,  2, 10);
 8000a70:	220a      	movs	r2, #10
 8000a72:	2102      	movs	r1, #2
 8000a74:	480d      	ldr	r0, [pc, #52]	; (8000aac <main+0xe0>)
 8000a76:	f000 fbf7 	bl	8001268 <SCH_Add_Task>
	SCH_Add_Task(Output_Process, 3, 20);
 8000a7a:	2214      	movs	r2, #20
 8000a7c:	2103      	movs	r1, #3
 8000a7e:	480c      	ldr	r0, [pc, #48]	; (8000ab0 <main+0xe4>)
 8000a80:	f000 fbf2 	bl	8001268 <SCH_Add_Task>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		SCH_Dispatch_Tasks();
 8000a84:	f000 fcda 	bl	800143c <SCH_Dispatch_Tasks>
 8000a88:	e7fc      	b.n	8000a84 <main+0xb8>
 8000a8a:	bf00      	nop
 8000a8c:	20000250 	.word	0x20000250
 8000a90:	20000128 	.word	0x20000128
 8000a94:	200001fc 	.word	0x200001fc
 8000a98:	40010800 	.word	0x40010800
 8000a9c:	20000000 	.word	0x20000000
 8000aa0:	20000164 	.word	0x20000164
 8000aa4:	08000781 	.word	0x08000781
 8000aa8:	08000605 	.word	0x08000605
 8000aac:	080016c1 	.word	0x080016c1
 8000ab0:	08001155 	.word	0x08001155

08000ab4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b090      	sub	sp, #64	; 0x40
 8000ab8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000aba:	f107 0318 	add.w	r3, r7, #24
 8000abe:	2228      	movs	r2, #40	; 0x28
 8000ac0:	2100      	movs	r1, #0
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	f003 fea2 	bl	800480c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ac8:	1d3b      	adds	r3, r7, #4
 8000aca:	2200      	movs	r2, #0
 8000acc:	601a      	str	r2, [r3, #0]
 8000ace:	605a      	str	r2, [r3, #4]
 8000ad0:	609a      	str	r2, [r3, #8]
 8000ad2:	60da      	str	r2, [r3, #12]
 8000ad4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ad6:	2302      	movs	r3, #2
 8000ad8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ada:	2301      	movs	r3, #1
 8000adc:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ade:	2310      	movs	r3, #16
 8000ae0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ae6:	f107 0318 	add.w	r3, r7, #24
 8000aea:	4618      	mov	r0, r3
 8000aec:	f002 fe6a 	bl	80037c4 <HAL_RCC_OscConfig>
 8000af0:	4603      	mov	r3, r0
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d001      	beq.n	8000afa <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000af6:	f000 f925 	bl	8000d44 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000afa:	230f      	movs	r3, #15
 8000afc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000afe:	2300      	movs	r3, #0
 8000b00:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b02:	2300      	movs	r3, #0
 8000b04:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b06:	2300      	movs	r3, #0
 8000b08:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000b0e:	1d3b      	adds	r3, r7, #4
 8000b10:	2100      	movs	r1, #0
 8000b12:	4618      	mov	r0, r3
 8000b14:	f003 f8d6 	bl	8003cc4 <HAL_RCC_ClockConfig>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d001      	beq.n	8000b22 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000b1e:	f000 f911 	bl	8000d44 <Error_Handler>
  }
}
 8000b22:	bf00      	nop
 8000b24:	3740      	adds	r7, #64	; 0x40
 8000b26:	46bd      	mov	sp, r7
 8000b28:	bd80      	pop	{r7, pc}
	...

08000b2c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000b30:	4b12      	ldr	r3, [pc, #72]	; (8000b7c <MX_I2C1_Init+0x50>)
 8000b32:	4a13      	ldr	r2, [pc, #76]	; (8000b80 <MX_I2C1_Init+0x54>)
 8000b34:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000b36:	4b11      	ldr	r3, [pc, #68]	; (8000b7c <MX_I2C1_Init+0x50>)
 8000b38:	4a12      	ldr	r2, [pc, #72]	; (8000b84 <MX_I2C1_Init+0x58>)
 8000b3a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000b3c:	4b0f      	ldr	r3, [pc, #60]	; (8000b7c <MX_I2C1_Init+0x50>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000b42:	4b0e      	ldr	r3, [pc, #56]	; (8000b7c <MX_I2C1_Init+0x50>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b48:	4b0c      	ldr	r3, [pc, #48]	; (8000b7c <MX_I2C1_Init+0x50>)
 8000b4a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000b4e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b50:	4b0a      	ldr	r3, [pc, #40]	; (8000b7c <MX_I2C1_Init+0x50>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000b56:	4b09      	ldr	r3, [pc, #36]	; (8000b7c <MX_I2C1_Init+0x50>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b5c:	4b07      	ldr	r3, [pc, #28]	; (8000b7c <MX_I2C1_Init+0x50>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b62:	4b06      	ldr	r3, [pc, #24]	; (8000b7c <MX_I2C1_Init+0x50>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000b68:	4804      	ldr	r0, [pc, #16]	; (8000b7c <MX_I2C1_Init+0x50>)
 8000b6a:	f001 fe59 	bl	8002820 <HAL_I2C_Init>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d001      	beq.n	8000b78 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000b74:	f000 f8e6 	bl	8000d44 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000b78:	bf00      	nop
 8000b7a:	bd80      	pop	{r7, pc}
 8000b7c:	200001fc 	.word	0x200001fc
 8000b80:	40005400 	.word	0x40005400
 8000b84:	000186a0 	.word	0x000186a0

08000b88 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b086      	sub	sp, #24
 8000b8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b8e:	f107 0308 	add.w	r3, r7, #8
 8000b92:	2200      	movs	r2, #0
 8000b94:	601a      	str	r2, [r3, #0]
 8000b96:	605a      	str	r2, [r3, #4]
 8000b98:	609a      	str	r2, [r3, #8]
 8000b9a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b9c:	463b      	mov	r3, r7
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	601a      	str	r2, [r3, #0]
 8000ba2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000ba4:	4b1d      	ldr	r3, [pc, #116]	; (8000c1c <MX_TIM2_Init+0x94>)
 8000ba6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000baa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000bac:	4b1b      	ldr	r3, [pc, #108]	; (8000c1c <MX_TIM2_Init+0x94>)
 8000bae:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000bb2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bb4:	4b19      	ldr	r3, [pc, #100]	; (8000c1c <MX_TIM2_Init+0x94>)
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000bba:	4b18      	ldr	r3, [pc, #96]	; (8000c1c <MX_TIM2_Init+0x94>)
 8000bbc:	2209      	movs	r2, #9
 8000bbe:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000bc0:	4b16      	ldr	r3, [pc, #88]	; (8000c1c <MX_TIM2_Init+0x94>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000bc6:	4b15      	ldr	r3, [pc, #84]	; (8000c1c <MX_TIM2_Init+0x94>)
 8000bc8:	2200      	movs	r2, #0
 8000bca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000bcc:	4813      	ldr	r0, [pc, #76]	; (8000c1c <MX_TIM2_Init+0x94>)
 8000bce:	f003 f9f3 	bl	8003fb8 <HAL_TIM_Base_Init>
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d001      	beq.n	8000bdc <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000bd8:	f000 f8b4 	bl	8000d44 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000bdc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000be0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000be2:	f107 0308 	add.w	r3, r7, #8
 8000be6:	4619      	mov	r1, r3
 8000be8:	480c      	ldr	r0, [pc, #48]	; (8000c1c <MX_TIM2_Init+0x94>)
 8000bea:	f003 fb77 	bl	80042dc <HAL_TIM_ConfigClockSource>
 8000bee:	4603      	mov	r3, r0
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d001      	beq.n	8000bf8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000bf4:	f000 f8a6 	bl	8000d44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000c00:	463b      	mov	r3, r7
 8000c02:	4619      	mov	r1, r3
 8000c04:	4805      	ldr	r0, [pc, #20]	; (8000c1c <MX_TIM2_Init+0x94>)
 8000c06:	f003 fd59 	bl	80046bc <HAL_TIMEx_MasterConfigSynchronization>
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d001      	beq.n	8000c14 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000c10:	f000 f898 	bl	8000d44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000c14:	bf00      	nop
 8000c16:	3718      	adds	r7, #24
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	bd80      	pop	{r7, pc}
 8000c1c:	20000250 	.word	0x20000250

08000c20 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b088      	sub	sp, #32
 8000c24:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c26:	f107 0310 	add.w	r3, r7, #16
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	601a      	str	r2, [r3, #0]
 8000c2e:	605a      	str	r2, [r3, #4]
 8000c30:	609a      	str	r2, [r3, #8]
 8000c32:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c34:	4b39      	ldr	r3, [pc, #228]	; (8000d1c <MX_GPIO_Init+0xfc>)
 8000c36:	699b      	ldr	r3, [r3, #24]
 8000c38:	4a38      	ldr	r2, [pc, #224]	; (8000d1c <MX_GPIO_Init+0xfc>)
 8000c3a:	f043 0310 	orr.w	r3, r3, #16
 8000c3e:	6193      	str	r3, [r2, #24]
 8000c40:	4b36      	ldr	r3, [pc, #216]	; (8000d1c <MX_GPIO_Init+0xfc>)
 8000c42:	699b      	ldr	r3, [r3, #24]
 8000c44:	f003 0310 	and.w	r3, r3, #16
 8000c48:	60fb      	str	r3, [r7, #12]
 8000c4a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c4c:	4b33      	ldr	r3, [pc, #204]	; (8000d1c <MX_GPIO_Init+0xfc>)
 8000c4e:	699b      	ldr	r3, [r3, #24]
 8000c50:	4a32      	ldr	r2, [pc, #200]	; (8000d1c <MX_GPIO_Init+0xfc>)
 8000c52:	f043 0304 	orr.w	r3, r3, #4
 8000c56:	6193      	str	r3, [r2, #24]
 8000c58:	4b30      	ldr	r3, [pc, #192]	; (8000d1c <MX_GPIO_Init+0xfc>)
 8000c5a:	699b      	ldr	r3, [r3, #24]
 8000c5c:	f003 0304 	and.w	r3, r3, #4
 8000c60:	60bb      	str	r3, [r7, #8]
 8000c62:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c64:	4b2d      	ldr	r3, [pc, #180]	; (8000d1c <MX_GPIO_Init+0xfc>)
 8000c66:	699b      	ldr	r3, [r3, #24]
 8000c68:	4a2c      	ldr	r2, [pc, #176]	; (8000d1c <MX_GPIO_Init+0xfc>)
 8000c6a:	f043 0308 	orr.w	r3, r3, #8
 8000c6e:	6193      	str	r3, [r2, #24]
 8000c70:	4b2a      	ldr	r3, [pc, #168]	; (8000d1c <MX_GPIO_Init+0xfc>)
 8000c72:	699b      	ldr	r3, [r3, #24]
 8000c74:	f003 0308 	and.w	r3, r3, #8
 8000c78:	607b      	str	r3, [r7, #4]
 8000c7a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, COL1_Pin|COL2_Pin|COL3_Pin|COL4_Pin, GPIO_PIN_RESET);
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	21f0      	movs	r1, #240	; 0xf0
 8000c80:	4827      	ldr	r0, [pc, #156]	; (8000d20 <MX_GPIO_Init+0x100>)
 8000c82:	f001 fdb4 	bl	80027ee <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, BUZZER_Pin|RELAY_Pin|LED_GREEN_Pin|LED_RED_Pin, GPIO_PIN_RESET);
 8000c86:	2200      	movs	r2, #0
 8000c88:	211b      	movs	r1, #27
 8000c8a:	4826      	ldr	r0, [pc, #152]	; (8000d24 <MX_GPIO_Init+0x104>)
 8000c8c:	f001 fdaf 	bl	80027ee <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DOOR_SENSOR_Pin KEY_SENSOR_Pin BUTTON_Pin */
  GPIO_InitStruct.Pin = DOOR_SENSOR_Pin|KEY_SENSOR_Pin|BUTTON_Pin;
 8000c90:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8000c94:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c96:	2300      	movs	r3, #0
 8000c98:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c9a:	2301      	movs	r3, #1
 8000c9c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c9e:	f107 0310 	add.w	r3, r7, #16
 8000ca2:	4619      	mov	r1, r3
 8000ca4:	4820      	ldr	r0, [pc, #128]	; (8000d28 <MX_GPIO_Init+0x108>)
 8000ca6:	f001 fc07 	bl	80024b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ROW1_Pin ROW2_Pin ROW3_Pin ROW4_Pin */
  GPIO_InitStruct.Pin = ROW1_Pin|ROW2_Pin|ROW3_Pin|ROW4_Pin;
 8000caa:	230f      	movs	r3, #15
 8000cac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cae:	2300      	movs	r3, #0
 8000cb0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000cb2:	2301      	movs	r3, #1
 8000cb4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cb6:	f107 0310 	add.w	r3, r7, #16
 8000cba:	4619      	mov	r1, r3
 8000cbc:	4818      	ldr	r0, [pc, #96]	; (8000d20 <MX_GPIO_Init+0x100>)
 8000cbe:	f001 fbfb 	bl	80024b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : COL1_Pin COL2_Pin COL3_Pin COL4_Pin */
  GPIO_InitStruct.Pin = COL1_Pin|COL2_Pin|COL3_Pin|COL4_Pin;
 8000cc2:	23f0      	movs	r3, #240	; 0xf0
 8000cc4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cc6:	2301      	movs	r3, #1
 8000cc8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cce:	2302      	movs	r3, #2
 8000cd0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cd2:	f107 0310 	add.w	r3, r7, #16
 8000cd6:	4619      	mov	r1, r3
 8000cd8:	4811      	ldr	r0, [pc, #68]	; (8000d20 <MX_GPIO_Init+0x100>)
 8000cda:	f001 fbed 	bl	80024b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUZZER_Pin RELAY_Pin LED_GREEN_Pin LED_RED_Pin */
  GPIO_InitStruct.Pin = BUZZER_Pin|RELAY_Pin|LED_GREEN_Pin|LED_RED_Pin;
 8000cde:	231b      	movs	r3, #27
 8000ce0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ce2:	2301      	movs	r3, #1
 8000ce4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cea:	2302      	movs	r3, #2
 8000cec:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cee:	f107 0310 	add.w	r3, r7, #16
 8000cf2:	4619      	mov	r1, r3
 8000cf4:	480b      	ldr	r0, [pc, #44]	; (8000d24 <MX_GPIO_Init+0x104>)
 8000cf6:	f001 fbdf 	bl	80024b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ENTER_Pin BACKSPACE_Pin */
  GPIO_InitStruct.Pin = ENTER_Pin|BACKSPACE_Pin;
 8000cfa:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8000cfe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d00:	2300      	movs	r3, #0
 8000d02:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d04:	2300      	movs	r3, #0
 8000d06:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d08:	f107 0310 	add.w	r3, r7, #16
 8000d0c:	4619      	mov	r1, r3
 8000d0e:	4805      	ldr	r0, [pc, #20]	; (8000d24 <MX_GPIO_Init+0x104>)
 8000d10:	f001 fbd2 	bl	80024b8 <HAL_GPIO_Init>

}
 8000d14:	bf00      	nop
 8000d16:	3720      	adds	r7, #32
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	bd80      	pop	{r7, pc}
 8000d1c:	40021000 	.word	0x40021000
 8000d20:	40010800 	.word	0x40010800
 8000d24:	40010c00 	.word	0x40010c00
 8000d28:	40011000 	.word	0x40011000

08000d2c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b082      	sub	sp, #8
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
	SCH_Update();
 8000d34:	f000 fb3e 	bl	80013b4 <SCH_Update>
	timerRun();
 8000d38:	f001 f95c 	bl	8001ff4 <timerRun>
}
 8000d3c:	bf00      	nop
 8000d3e:	3708      	adds	r7, #8
 8000d40:	46bd      	mov	sp, r7
 8000d42:	bd80      	pop	{r7, pc}

08000d44 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d44:	b480      	push	{r7}
 8000d46:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d48:	b672      	cpsid	i
}
 8000d4a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000d4c:	e7fe      	b.n	8000d4c <Error_Handler+0x8>

08000d4e <center_text>:

/**
 * @brief Centers text on a 16-char line.
 */
static void center_text(char *dest, const char *src)
{
 8000d4e:	b580      	push	{r7, lr}
 8000d50:	b084      	sub	sp, #16
 8000d52:	af00      	add	r7, sp, #0
 8000d54:	6078      	str	r0, [r7, #4]
 8000d56:	6039      	str	r1, [r7, #0]
    size_t len = strlen(src);
 8000d58:	6838      	ldr	r0, [r7, #0]
 8000d5a:	f7ff fa01 	bl	8000160 <strlen>
 8000d5e:	60f8      	str	r0, [r7, #12]
    if (len > 16) len = 16;
 8000d60:	68fb      	ldr	r3, [r7, #12]
 8000d62:	2b10      	cmp	r3, #16
 8000d64:	d901      	bls.n	8000d6a <center_text+0x1c>
 8000d66:	2310      	movs	r3, #16
 8000d68:	60fb      	str	r3, [r7, #12]
    size_t pad_left = (16 - len) / 2;
 8000d6a:	68fb      	ldr	r3, [r7, #12]
 8000d6c:	f1c3 0310 	rsb	r3, r3, #16
 8000d70:	085b      	lsrs	r3, r3, #1
 8000d72:	60bb      	str	r3, [r7, #8]
    memset(dest, ' ', 16);
 8000d74:	2210      	movs	r2, #16
 8000d76:	2120      	movs	r1, #32
 8000d78:	6878      	ldr	r0, [r7, #4]
 8000d7a:	f003 fd47 	bl	800480c <memset>
    memcpy(dest + pad_left, src, len);
 8000d7e:	687a      	ldr	r2, [r7, #4]
 8000d80:	68bb      	ldr	r3, [r7, #8]
 8000d82:	4413      	add	r3, r2
 8000d84:	68fa      	ldr	r2, [r7, #12]
 8000d86:	6839      	ldr	r1, [r7, #0]
 8000d88:	4618      	mov	r0, r3
 8000d8a:	f003 fd31 	bl	80047f0 <memcpy>
    dest[16] = '\0';
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	3310      	adds	r3, #16
 8000d92:	2200      	movs	r2, #0
 8000d94:	701a      	strb	r2, [r3, #0]
}
 8000d96:	bf00      	nop
 8000d98:	3710      	adds	r7, #16
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	bd80      	pop	{r7, pc}
	...

08000da0 <format_password_display>:
/**
 * @brief Logic display enter string: Sliding Window (4 chars) + Masking (1s)
 * Output writes to gOutputStatus.lcdLine2 at index 6-9.
 */
static void format_password_display(void)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b08e      	sub	sp, #56	; 0x38
 8000da4:	af00      	add	r7, sp, #0
    char displayBuffer[17];
    memset(displayBuffer, ' ', 16); // Fill with spaces
 8000da6:	1d3b      	adds	r3, r7, #4
 8000da8:	2210      	movs	r2, #16
 8000daa:	2120      	movs	r1, #32
 8000dac:	4618      	mov	r0, r3
 8000dae:	f003 fd2d 	bl	800480c <memset>
    displayBuffer[16] = '\0';
 8000db2:	2300      	movs	r3, #0
 8000db4:	753b      	strb	r3, [r7, #20]

    int currentLen = strlen(inputBuffer);
 8000db6:	482e      	ldr	r0, [pc, #184]	; (8000e70 <format_password_display+0xd0>)
 8000db8:	f7ff f9d2 	bl	8000160 <strlen>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	62bb      	str	r3, [r7, #40]	; 0x28

    // 1. Detect new character input to restart visibility timer
    if (currentLen > lastInputLen)
 8000dc0:	4b2c      	ldr	r3, [pc, #176]	; (8000e74 <format_password_display+0xd4>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000dc6:	429a      	cmp	r2, r3
 8000dc8:	dd09      	ble.n	8000dde <format_password_display+0x3e>
    {
        setTimer(MASK_TIMER_ID, MASK_TIMEOUT_MS / TIMER_CYCLE); // Start 1s timer
 8000dca:	4b2b      	ldr	r3, [pc, #172]	; (8000e78 <format_password_display+0xd8>)
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000dd2:	fb92 f3f3 	sdiv	r3, r2, r3
 8000dd6:	4619      	mov	r1, r3
 8000dd8:	2004      	movs	r0, #4
 8000dda:	f001 f8e7 	bl	8001fac <setTimer>
    }
    lastInputLen = currentLen;
 8000dde:	4a25      	ldr	r2, [pc, #148]	; (8000e74 <format_password_display+0xd4>)
 8000de0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000de2:	6013      	str	r3, [r2, #0]

    // 2. Sliding Window Logic: Determine which 4 characters to show
    // If len <= 4: Show [0]..[len-1]
    // If len > 4:  Show [len-4]..[len-1]
    int startIdx = (currentLen > 4) ? (currentLen - 4) : 0;
 8000de4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000de6:	2b04      	cmp	r3, #4
 8000de8:	bfb8      	it	lt
 8000dea:	2304      	movlt	r3, #4
 8000dec:	3b04      	subs	r3, #4
 8000dee:	627b      	str	r3, [r7, #36]	; 0x24
    int endIdx = currentLen;
 8000df0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000df2:	623b      	str	r3, [r7, #32]
    int windowLen = endIdx - startIdx;
 8000df4:	6a3a      	ldr	r2, [r7, #32]
 8000df6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000df8:	1ad3      	subs	r3, r2, r3
 8000dfa:	61fb      	str	r3, [r7, #28]
    // 3. Render characters into a temp 4-char buffer
    // Target position on LCD: Index 6, 7, 8, 9 (Center of 16 chars)
    // 012345 6789 012345
    // "      XXXX      "

    int lcdIdx = 6; // Start writing at index 6
 8000dfc:	2306      	movs	r3, #6
 8000dfe:	637b      	str	r3, [r7, #52]	; 0x34

    for (int i = 0; i < windowLen; i++) {
 8000e00:	2300      	movs	r3, #0
 8000e02:	633b      	str	r3, [r7, #48]	; 0x30
 8000e04:	e026      	b.n	8000e54 <format_password_display+0xb4>
        int originalIdx = startIdx + i;
 8000e06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000e08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000e0a:	4413      	add	r3, r2
 8000e0c:	61bb      	str	r3, [r7, #24]
        char charToShow = inputBuffer[originalIdx];
 8000e0e:	4a18      	ldr	r2, [pc, #96]	; (8000e70 <format_password_display+0xd0>)
 8000e10:	69bb      	ldr	r3, [r7, #24]
 8000e12:	4413      	add	r3, r2
 8000e14:	781b      	ldrb	r3, [r3, #0]
 8000e16:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

        // Masking Logic:
        // - Older chars are always '*'
        // - The very last char is visible ONLY if MASK_TIMER is running
        if (originalIdx == (currentLen - 1)) {
 8000e1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e1c:	3b01      	subs	r3, #1
 8000e1e:	69ba      	ldr	r2, [r7, #24]
 8000e20:	429a      	cmp	r2, r3
 8000e22:	d107      	bne.n	8000e34 <format_password_display+0x94>
            // Check if timer is still running (flag == 0 means running)
            if (timer_counter[MASK_TIMER_ID] > 0) {
 8000e24:	4b15      	ldr	r3, [pc, #84]	; (8000e7c <format_password_display+0xdc>)
 8000e26:	691b      	ldr	r3, [r3, #16]
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	dc06      	bgt.n	8000e3a <format_password_display+0x9a>
                // Keep char visible
            } else {
                charToShow = '*';
 8000e2c:	232a      	movs	r3, #42	; 0x2a
 8000e2e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8000e32:	e002      	b.n	8000e3a <format_password_display+0x9a>
            }
        } else {
            charToShow = '*';
 8000e34:	232a      	movs	r3, #42	; 0x2a
 8000e36:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        }

        displayBuffer[lcdIdx++] = charToShow;
 8000e3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000e3c:	1c5a      	adds	r2, r3, #1
 8000e3e:	637a      	str	r2, [r7, #52]	; 0x34
 8000e40:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8000e44:	4413      	add	r3, r2
 8000e46:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8000e4a:	f803 2c34 	strb.w	r2, [r3, #-52]
    for (int i = 0; i < windowLen; i++) {
 8000e4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000e50:	3301      	adds	r3, #1
 8000e52:	633b      	str	r3, [r7, #48]	; 0x30
 8000e54:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000e56:	69fb      	ldr	r3, [r7, #28]
 8000e58:	429a      	cmp	r2, r3
 8000e5a:	dbd4      	blt.n	8000e06 <format_password_display+0x66>
    }

    // Copy to global output
    strcpy(gOutputStatus.lcdLine2, displayBuffer);
 8000e5c:	1d3b      	adds	r3, r7, #4
 8000e5e:	4619      	mov	r1, r3
 8000e60:	4807      	ldr	r0, [pc, #28]	; (8000e80 <format_password_display+0xe0>)
 8000e62:	f003 fcfb 	bl	800485c <strcpy>
}
 8000e66:	bf00      	nop
 8000e68:	3738      	adds	r7, #56	; 0x38
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd80      	pop	{r7, pc}
 8000e6e:	bf00      	nop
 8000e70:	20000130 	.word	0x20000130
 8000e74:	200000f8 	.word	0x200000f8
 8000e78:	20000010 	.word	0x20000010
 8000e7c:	20000148 	.word	0x20000148
 8000e80:	200001cd 	.word	0x200001cd

08000e84 <MapStateToVisuals>:

/**
 * @brief Maps current FSM State to Visuals (LCD Text & LED Colors)
 */
static void MapStateToVisuals(void)
{
 8000e84:	b590      	push	{r4, r7, lr}
 8000e86:	b089      	sub	sp, #36	; 0x24
 8000e88:	af00      	add	r7, sp, #0
    // However, in this design, we trust global variables set by FSM for actuators,
    // and we focus mainly on LCD text generation here.

    char tempStr[17];

    switch (gSystemState.currentState) {
 8000e8a:	4b77      	ldr	r3, [pc, #476]	; (8001068 <MapStateToVisuals+0x1e4>)
 8000e8c:	781b      	ldrb	r3, [r3, #0]
 8000e8e:	3b01      	subs	r3, #1
 8000e90:	2b0d      	cmp	r3, #13
 8000e92:	f200 80e3 	bhi.w	800105c <MapStateToVisuals+0x1d8>
 8000e96:	a201      	add	r2, pc, #4	; (adr r2, 8000e9c <MapStateToVisuals+0x18>)
 8000e98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e9c:	08000ed5 	.word	0x08000ed5
 8000ea0:	08000ee7 	.word	0x08000ee7
 8000ea4:	08000ef9 	.word	0x08000ef9
 8000ea8:	08000f0b 	.word	0x08000f0b
 8000eac:	08000f19 	.word	0x08000f19
 8000eb0:	08000f7d 	.word	0x08000f7d
 8000eb4:	08000fd1 	.word	0x08000fd1
 8000eb8:	08000fe3 	.word	0x08000fe3
 8000ebc:	08000ff5 	.word	0x08000ff5
 8000ec0:	08001003 	.word	0x08001003
 8000ec4:	08001015 	.word	0x08001015
 8000ec8:	08001027 	.word	0x08001027
 8000ecc:	08001039 	.word	0x08001039
 8000ed0:	0800104b 	.word	0x0800104b

        case LOCKED_SLEEP:
            center_text(gOutputStatus.lcdLine1, " ");
 8000ed4:	4965      	ldr	r1, [pc, #404]	; (800106c <MapStateToVisuals+0x1e8>)
 8000ed6:	4866      	ldr	r0, [pc, #408]	; (8001070 <MapStateToVisuals+0x1ec>)
 8000ed8:	f7ff ff39 	bl	8000d4e <center_text>
            center_text(gOutputStatus.lcdLine2, " ");
 8000edc:	4963      	ldr	r1, [pc, #396]	; (800106c <MapStateToVisuals+0x1e8>)
 8000ede:	4865      	ldr	r0, [pc, #404]	; (8001074 <MapStateToVisuals+0x1f0>)
 8000ee0:	f7ff ff35 	bl	8000d4e <center_text>
            break;
 8000ee4:	e0bb      	b.n	800105e <MapStateToVisuals+0x1da>

        case LOCKED_WAKEUP:
            center_text(gOutputStatus.lcdLine1, "LOCK WAKE UP");
 8000ee6:	4964      	ldr	r1, [pc, #400]	; (8001078 <MapStateToVisuals+0x1f4>)
 8000ee8:	4861      	ldr	r0, [pc, #388]	; (8001070 <MapStateToVisuals+0x1ec>)
 8000eea:	f7ff ff30 	bl	8000d4e <center_text>
            center_text(gOutputStatus.lcdLine2, "Checking...");
 8000eee:	4963      	ldr	r1, [pc, #396]	; (800107c <MapStateToVisuals+0x1f8>)
 8000ef0:	4860      	ldr	r0, [pc, #384]	; (8001074 <MapStateToVisuals+0x1f0>)
 8000ef2:	f7ff ff2c 	bl	8000d4e <center_text>
            break;
 8000ef6:	e0b2      	b.n	800105e <MapStateToVisuals+0x1da>

        case BATTERY_WARNING:
            center_text(gOutputStatus.lcdLine1, "WARNING");
 8000ef8:	4961      	ldr	r1, [pc, #388]	; (8001080 <MapStateToVisuals+0x1fc>)
 8000efa:	485d      	ldr	r0, [pc, #372]	; (8001070 <MapStateToVisuals+0x1ec>)
 8000efc:	f7ff ff27 	bl	8000d4e <center_text>
            center_text(gOutputStatus.lcdLine2, "LOW BATTERY!");
 8000f00:	4960      	ldr	r1, [pc, #384]	; (8001084 <MapStateToVisuals+0x200>)
 8000f02:	485c      	ldr	r0, [pc, #368]	; (8001074 <MapStateToVisuals+0x1f0>)
 8000f04:	f7ff ff23 	bl	8000d4e <center_text>
            break;
 8000f08:	e0a9      	b.n	800105e <MapStateToVisuals+0x1da>

        case LOCKED_ENTRY:
            center_text(gOutputStatus.lcdLine1, "ENTER PASSWORD:");
 8000f0a:	495f      	ldr	r1, [pc, #380]	; (8001088 <MapStateToVisuals+0x204>)
 8000f0c:	4858      	ldr	r0, [pc, #352]	; (8001070 <MapStateToVisuals+0x1ec>)
 8000f0e:	f7ff ff1e 	bl	8000d4e <center_text>
            format_password_display(); // Handle complex masking
 8000f12:	f7ff ff45 	bl	8000da0 <format_password_display>
            break;
 8000f16:	e0a2      	b.n	800105e <MapStateToVisuals+0x1da>

        case LOCKED_VERIFY:
            // Display static error messages based on input buffer analysis
            // The state stays here for 3s (controlled by FSM timer)
            if (strlen(inputBuffer) < PASSWORD_LENGTH || strlen(inputBuffer) > MAX_INPUT_LENGTH) {
 8000f18:	485c      	ldr	r0, [pc, #368]	; (800108c <MapStateToVisuals+0x208>)
 8000f1a:	f7ff f921 	bl	8000160 <strlen>
 8000f1e:	4603      	mov	r3, r0
 8000f20:	2b03      	cmp	r3, #3
 8000f22:	d905      	bls.n	8000f30 <MapStateToVisuals+0xac>
 8000f24:	4859      	ldr	r0, [pc, #356]	; (800108c <MapStateToVisuals+0x208>)
 8000f26:	f7ff f91b 	bl	8000160 <strlen>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	2b14      	cmp	r3, #20
 8000f2e:	d908      	bls.n	8000f42 <MapStateToVisuals+0xbe>
                center_text(gOutputStatus.lcdLine1, "Input string");
 8000f30:	4957      	ldr	r1, [pc, #348]	; (8001090 <MapStateToVisuals+0x20c>)
 8000f32:	484f      	ldr	r0, [pc, #316]	; (8001070 <MapStateToVisuals+0x1ec>)
 8000f34:	f7ff ff0b 	bl	8000d4e <center_text>
                center_text(gOutputStatus.lcdLine2, "format error");
 8000f38:	4956      	ldr	r1, [pc, #344]	; (8001094 <MapStateToVisuals+0x210>)
 8000f3a:	484e      	ldr	r0, [pc, #312]	; (8001074 <MapStateToVisuals+0x1f0>)
 8000f3c:	f7ff ff07 	bl	8000d4e <center_text>
                // Calculate tries left: n = 3 - (failedAttempts % 3)
                int triesLeft = 3 - (gSystemTimers.failedAttempts % 3);
                sprintf(tempStr, "%d tries left", triesLeft);
                center_text(gOutputStatus.lcdLine2, tempStr);
            }
            break;
 8000f40:	e08d      	b.n	800105e <MapStateToVisuals+0x1da>
                center_text(gOutputStatus.lcdLine1, "Wrong password");
 8000f42:	4955      	ldr	r1, [pc, #340]	; (8001098 <MapStateToVisuals+0x214>)
 8000f44:	484a      	ldr	r0, [pc, #296]	; (8001070 <MapStateToVisuals+0x1ec>)
 8000f46:	f7ff ff02 	bl	8000d4e <center_text>
                int triesLeft = 3 - (gSystemTimers.failedAttempts % 3);
 8000f4a:	4b54      	ldr	r3, [pc, #336]	; (800109c <MapStateToVisuals+0x218>)
 8000f4c:	6819      	ldr	r1, [r3, #0]
 8000f4e:	4b54      	ldr	r3, [pc, #336]	; (80010a0 <MapStateToVisuals+0x21c>)
 8000f50:	fba3 2301 	umull	r2, r3, r3, r1
 8000f54:	085a      	lsrs	r2, r3, #1
 8000f56:	4613      	mov	r3, r2
 8000f58:	005b      	lsls	r3, r3, #1
 8000f5a:	4413      	add	r3, r2
 8000f5c:	1aca      	subs	r2, r1, r3
 8000f5e:	f1c2 0303 	rsb	r3, r2, #3
 8000f62:	617b      	str	r3, [r7, #20]
                sprintf(tempStr, "%d tries left", triesLeft);
 8000f64:	463b      	mov	r3, r7
 8000f66:	697a      	ldr	r2, [r7, #20]
 8000f68:	494e      	ldr	r1, [pc, #312]	; (80010a4 <MapStateToVisuals+0x220>)
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	f003 fc56 	bl	800481c <siprintf>
                center_text(gOutputStatus.lcdLine2, tempStr);
 8000f70:	463b      	mov	r3, r7
 8000f72:	4619      	mov	r1, r3
 8000f74:	483f      	ldr	r0, [pc, #252]	; (8001074 <MapStateToVisuals+0x1f0>)
 8000f76:	f7ff feea 	bl	8000d4e <center_text>
            break;
 8000f7a:	e070      	b.n	800105e <MapStateToVisuals+0x1da>

        case PENALTY_TIMER:
            center_text(gOutputStatus.lcdLine1, "Lockout warning");
 8000f7c:	494a      	ldr	r1, [pc, #296]	; (80010a8 <MapStateToVisuals+0x224>)
 8000f7e:	483c      	ldr	r0, [pc, #240]	; (8001070 <MapStateToVisuals+0x1ec>)
 8000f80:	f7ff fee5 	bl	8000d4e <center_text>
            // Calculate remaining minutes
            if (gSystemTimers.penaltyEndTick > HAL_GetTick()) {
 8000f84:	4b45      	ldr	r3, [pc, #276]	; (800109c <MapStateToVisuals+0x218>)
 8000f86:	689c      	ldr	r4, [r3, #8]
 8000f88:	f001 f8e2 	bl	8002150 <HAL_GetTick>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	429c      	cmp	r4, r3
 8000f90:	d919      	bls.n	8000fc6 <MapStateToVisuals+0x142>
                uint32_t diff = gSystemTimers.penaltyEndTick - HAL_GetTick();
 8000f92:	4b42      	ldr	r3, [pc, #264]	; (800109c <MapStateToVisuals+0x218>)
 8000f94:	689c      	ldr	r4, [r3, #8]
 8000f96:	f001 f8db 	bl	8002150 <HAL_GetTick>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	1ae3      	subs	r3, r4, r3
 8000f9e:	61fb      	str	r3, [r7, #28]
                uint32_t min = (diff / 60000) + 1; // Round up
 8000fa0:	69fb      	ldr	r3, [r7, #28]
 8000fa2:	4a42      	ldr	r2, [pc, #264]	; (80010ac <MapStateToVisuals+0x228>)
 8000fa4:	fba2 2303 	umull	r2, r3, r2, r3
 8000fa8:	0b9b      	lsrs	r3, r3, #14
 8000faa:	3301      	adds	r3, #1
 8000fac:	61bb      	str	r3, [r7, #24]
                sprintf(tempStr, "%lu minutes", min);
 8000fae:	463b      	mov	r3, r7
 8000fb0:	69ba      	ldr	r2, [r7, #24]
 8000fb2:	493f      	ldr	r1, [pc, #252]	; (80010b0 <MapStateToVisuals+0x22c>)
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	f003 fc31 	bl	800481c <siprintf>
                center_text(gOutputStatus.lcdLine2, tempStr);
 8000fba:	463b      	mov	r3, r7
 8000fbc:	4619      	mov	r1, r3
 8000fbe:	482d      	ldr	r0, [pc, #180]	; (8001074 <MapStateToVisuals+0x1f0>)
 8000fc0:	f7ff fec5 	bl	8000d4e <center_text>
            } else {
                center_text(gOutputStatus.lcdLine2, "Wait...");
            }
            break;
 8000fc4:	e04b      	b.n	800105e <MapStateToVisuals+0x1da>
                center_text(gOutputStatus.lcdLine2, "Wait...");
 8000fc6:	493b      	ldr	r1, [pc, #236]	; (80010b4 <MapStateToVisuals+0x230>)
 8000fc8:	482a      	ldr	r0, [pc, #168]	; (8001074 <MapStateToVisuals+0x1f0>)
 8000fca:	f7ff fec0 	bl	8000d4e <center_text>
            break;
 8000fce:	e046      	b.n	800105e <MapStateToVisuals+0x1da>

        case PERMANENT_LOCKOUT:
            center_text(gOutputStatus.lcdLine1, "Use the key");
 8000fd0:	4939      	ldr	r1, [pc, #228]	; (80010b8 <MapStateToVisuals+0x234>)
 8000fd2:	4827      	ldr	r0, [pc, #156]	; (8001070 <MapStateToVisuals+0x1ec>)
 8000fd4:	f7ff febb 	bl	8000d4e <center_text>
            center_text(gOutputStatus.lcdLine2, "to unlock!");
 8000fd8:	4938      	ldr	r1, [pc, #224]	; (80010bc <MapStateToVisuals+0x238>)
 8000fda:	4826      	ldr	r0, [pc, #152]	; (8001074 <MapStateToVisuals+0x1f0>)
 8000fdc:	f7ff feb7 	bl	8000d4e <center_text>
            break;
 8000fe0:	e03d      	b.n	800105e <MapStateToVisuals+0x1da>

        case UNLOCKED_WAITOPEN:
            center_text(gOutputStatus.lcdLine1, "Successful");
 8000fe2:	4937      	ldr	r1, [pc, #220]	; (80010c0 <MapStateToVisuals+0x23c>)
 8000fe4:	4822      	ldr	r0, [pc, #136]	; (8001070 <MapStateToVisuals+0x1ec>)
 8000fe6:	f7ff feb2 	bl	8000d4e <center_text>
            center_text(gOutputStatus.lcdLine2, "authentication");
 8000fea:	4936      	ldr	r1, [pc, #216]	; (80010c4 <MapStateToVisuals+0x240>)
 8000fec:	4821      	ldr	r0, [pc, #132]	; (8001074 <MapStateToVisuals+0x1f0>)
 8000fee:	f7ff feae 	bl	8000d4e <center_text>
            break;
 8000ff2:	e034      	b.n	800105e <MapStateToVisuals+0x1da>

        case UNLOCKED_SETPASSWORD:
            center_text(gOutputStatus.lcdLine1, "New password:");
 8000ff4:	4934      	ldr	r1, [pc, #208]	; (80010c8 <MapStateToVisuals+0x244>)
 8000ff6:	481e      	ldr	r0, [pc, #120]	; (8001070 <MapStateToVisuals+0x1ec>)
 8000ff8:	f7ff fea9 	bl	8000d4e <center_text>
            format_password_display(); // Use same logic as entry
 8000ffc:	f7ff fed0 	bl	8000da0 <format_password_display>
            break;
 8001000:	e02d      	b.n	800105e <MapStateToVisuals+0x1da>

        case UNLOCKED_DOOROPEN:
            // Optional: Can display "Door Open" or keep generic
            center_text(gOutputStatus.lcdLine1, "DOOR OPEN");
 8001002:	4932      	ldr	r1, [pc, #200]	; (80010cc <MapStateToVisuals+0x248>)
 8001004:	481a      	ldr	r0, [pc, #104]	; (8001070 <MapStateToVisuals+0x1ec>)
 8001006:	f7ff fea2 	bl	8000d4e <center_text>
            center_text(gOutputStatus.lcdLine2, " ");
 800100a:	4918      	ldr	r1, [pc, #96]	; (800106c <MapStateToVisuals+0x1e8>)
 800100c:	4819      	ldr	r0, [pc, #100]	; (8001074 <MapStateToVisuals+0x1f0>)
 800100e:	f7ff fe9e 	bl	8000d4e <center_text>
            break;
 8001012:	e024      	b.n	800105e <MapStateToVisuals+0x1da>

        case ALARM_FORGOTCLOSE:
            center_text(gOutputStatus.lcdLine1, "Close door!");
 8001014:	492e      	ldr	r1, [pc, #184]	; (80010d0 <MapStateToVisuals+0x24c>)
 8001016:	4816      	ldr	r0, [pc, #88]	; (8001070 <MapStateToVisuals+0x1ec>)
 8001018:	f7ff fe99 	bl	8000d4e <center_text>
            center_text(gOutputStatus.lcdLine2, "!!!");
 800101c:	492d      	ldr	r1, [pc, #180]	; (80010d4 <MapStateToVisuals+0x250>)
 800101e:	4815      	ldr	r0, [pc, #84]	; (8001074 <MapStateToVisuals+0x1f0>)
 8001020:	f7ff fe95 	bl	8000d4e <center_text>
            break;
 8001024:	e01b      	b.n	800105e <MapStateToVisuals+0x1da>

        case UNLOCKED_WAITCLOSE:
            center_text(gOutputStatus.lcdLine1, "Waiting for");
 8001026:	492c      	ldr	r1, [pc, #176]	; (80010d8 <MapStateToVisuals+0x254>)
 8001028:	4811      	ldr	r0, [pc, #68]	; (8001070 <MapStateToVisuals+0x1ec>)
 800102a:	f7ff fe90 	bl	8000d4e <center_text>
            center_text(gOutputStatus.lcdLine2, "Locking...");
 800102e:	492b      	ldr	r1, [pc, #172]	; (80010dc <MapStateToVisuals+0x258>)
 8001030:	4810      	ldr	r0, [pc, #64]	; (8001074 <MapStateToVisuals+0x1f0>)
 8001032:	f7ff fe8c 	bl	8000d4e <center_text>
            break;
 8001036:	e012      	b.n	800105e <MapStateToVisuals+0x1da>

        case UNLOCKED_ALWAYSOPEN:
            center_text(gOutputStatus.lcdLine1, "The door");
 8001038:	4929      	ldr	r1, [pc, #164]	; (80010e0 <MapStateToVisuals+0x25c>)
 800103a:	480d      	ldr	r0, [pc, #52]	; (8001070 <MapStateToVisuals+0x1ec>)
 800103c:	f7ff fe87 	bl	8000d4e <center_text>
            center_text(gOutputStatus.lcdLine2, "always open!");
 8001040:	4928      	ldr	r1, [pc, #160]	; (80010e4 <MapStateToVisuals+0x260>)
 8001042:	480c      	ldr	r0, [pc, #48]	; (8001074 <MapStateToVisuals+0x1f0>)
 8001044:	f7ff fe83 	bl	8000d4e <center_text>
            break;
 8001048:	e009      	b.n	800105e <MapStateToVisuals+0x1da>

        case LOCKED_RELOCK:
            center_text(gOutputStatus.lcdLine1, "Locking...");
 800104a:	4924      	ldr	r1, [pc, #144]	; (80010dc <MapStateToVisuals+0x258>)
 800104c:	4808      	ldr	r0, [pc, #32]	; (8001070 <MapStateToVisuals+0x1ec>)
 800104e:	f7ff fe7e 	bl	8000d4e <center_text>
            center_text(gOutputStatus.lcdLine2, " ");
 8001052:	4906      	ldr	r1, [pc, #24]	; (800106c <MapStateToVisuals+0x1e8>)
 8001054:	4807      	ldr	r0, [pc, #28]	; (8001074 <MapStateToVisuals+0x1f0>)
 8001056:	f7ff fe7a 	bl	8000d4e <center_text>
            break;
 800105a:	e000      	b.n	800105e <MapStateToVisuals+0x1da>

        default:
            break;
 800105c:	bf00      	nop
    }
}
 800105e:	bf00      	nop
 8001060:	3724      	adds	r7, #36	; 0x24
 8001062:	46bd      	mov	sp, r7
 8001064:	bd90      	pop	{r4, r7, pc}
 8001066:	bf00      	nop
 8001068:	200001f8 	.word	0x200001f8
 800106c:	080050a4 	.word	0x080050a4
 8001070:	200001bc 	.word	0x200001bc
 8001074:	200001cd 	.word	0x200001cd
 8001078:	080050a8 	.word	0x080050a8
 800107c:	080050b8 	.word	0x080050b8
 8001080:	080050c4 	.word	0x080050c4
 8001084:	080050cc 	.word	0x080050cc
 8001088:	080050dc 	.word	0x080050dc
 800108c:	20000130 	.word	0x20000130
 8001090:	080050ec 	.word	0x080050ec
 8001094:	080050fc 	.word	0x080050fc
 8001098:	0800510c 	.word	0x0800510c
 800109c:	20000118 	.word	0x20000118
 80010a0:	aaaaaaab 	.word	0xaaaaaaab
 80010a4:	0800511c 	.word	0x0800511c
 80010a8:	0800512c 	.word	0x0800512c
 80010ac:	45e7b273 	.word	0x45e7b273
 80010b0:	0800513c 	.word	0x0800513c
 80010b4:	08005148 	.word	0x08005148
 80010b8:	08005150 	.word	0x08005150
 80010bc:	0800515c 	.word	0x0800515c
 80010c0:	08005168 	.word	0x08005168
 80010c4:	08005174 	.word	0x08005174
 80010c8:	08005184 	.word	0x08005184
 80010cc:	08005194 	.word	0x08005194
 80010d0:	080051a0 	.word	0x080051a0
 80010d4:	080051ac 	.word	0x080051ac
 80010d8:	080051b0 	.word	0x080051b0
 80010dc:	080051bc 	.word	0x080051bc
 80010e0:	080051c8 	.word	0x080051c8
 80010e4:	080051d4 	.word	0x080051d4

080010e8 <Output_Init>:

// --- Public API ---

void Output_Init(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	af00      	add	r7, sp, #0
    // Hardware Init States
    HAL_GPIO_WritePin(GPIOB, LED_GREEN_Pin, GPIO_PIN_RESET);
 80010ec:	2200      	movs	r2, #0
 80010ee:	2108      	movs	r1, #8
 80010f0:	4813      	ldr	r0, [pc, #76]	; (8001140 <Output_Init+0x58>)
 80010f2:	f001 fb7c 	bl	80027ee <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, LED_RED_Pin, GPIO_PIN_RESET);
 80010f6:	2200      	movs	r2, #0
 80010f8:	2110      	movs	r1, #16
 80010fa:	4811      	ldr	r0, [pc, #68]	; (8001140 <Output_Init+0x58>)
 80010fc:	f001 fb77 	bl	80027ee <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, BUZZER_Pin, GPIO_PIN_RESET);
 8001100:	2200      	movs	r2, #0
 8001102:	2101      	movs	r1, #1
 8001104:	480e      	ldr	r0, [pc, #56]	; (8001140 <Output_Init+0x58>)
 8001106:	f001 fb72 	bl	80027ee <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, RELAY_Pin, GPIO_PIN_RESET);
 800110a:	2200      	movs	r2, #0
 800110c:	2102      	movs	r1, #2
 800110e:	480c      	ldr	r0, [pc, #48]	; (8001140 <Output_Init+0x58>)
 8001110:	f001 fb6d 	bl	80027ee <HAL_GPIO_WritePin>

    // LCD Init
    lcd_init(&lcd1);
 8001114:	480b      	ldr	r0, [pc, #44]	; (8001144 <Output_Init+0x5c>)
 8001116:	f7ff fa01 	bl	800051c <lcd_init>
    lcd_clear(&lcd1);
 800111a:	480a      	ldr	r0, [pc, #40]	; (8001144 <Output_Init+0x5c>)
 800111c:	f7ff f9d0 	bl	80004c0 <lcd_clear>

    // Clear Buffers
    memset(prevLcdLine1, 0, 17);
 8001120:	2211      	movs	r2, #17
 8001122:	2100      	movs	r1, #0
 8001124:	4808      	ldr	r0, [pc, #32]	; (8001148 <Output_Init+0x60>)
 8001126:	f003 fb71 	bl	800480c <memset>
    memset(prevLcdLine2, 0, 17);
 800112a:	2211      	movs	r2, #17
 800112c:	2100      	movs	r1, #0
 800112e:	4807      	ldr	r0, [pc, #28]	; (800114c <Output_Init+0x64>)
 8001130:	f003 fb6c 	bl	800480c <memset>
    lastInputLen = 0;
 8001134:	4b06      	ldr	r3, [pc, #24]	; (8001150 <Output_Init+0x68>)
 8001136:	2200      	movs	r2, #0
 8001138:	601a      	str	r2, [r3, #0]
}
 800113a:	bf00      	nop
 800113c:	bd80      	pop	{r7, pc}
 800113e:	bf00      	nop
 8001140:	40010c00 	.word	0x40010c00
 8001144:	20000128 	.word	0x20000128
 8001148:	200000d0 	.word	0x200000d0
 800114c:	200000e4 	.word	0x200000e4
 8001150:	200000f8 	.word	0x200000f8

08001154 <Output_Process>:

void Output_Process(void)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	af00      	add	r7, sp, #0
    // 1. Determine what to show based on State
    MapStateToVisuals();
 8001158:	f7ff fe94 	bl	8000e84 <MapStateToVisuals>

    // 2. Hardware Actuation (LEDs, Buzzer, Solenoid)
    // Controlled directly by gOutputStatus set by FSM (state_processing)
    HAL_GPIO_WritePin(GPIOB, LED_GREEN_Pin, (gOutputStatus.ledGreen == LED_ON) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800115c:	4b2c      	ldr	r3, [pc, #176]	; (8001210 <Output_Process+0xbc>)
 800115e:	781b      	ldrb	r3, [r3, #0]
 8001160:	2b01      	cmp	r3, #1
 8001162:	bf0c      	ite	eq
 8001164:	2301      	moveq	r3, #1
 8001166:	2300      	movne	r3, #0
 8001168:	b2db      	uxtb	r3, r3
 800116a:	461a      	mov	r2, r3
 800116c:	2108      	movs	r1, #8
 800116e:	4829      	ldr	r0, [pc, #164]	; (8001214 <Output_Process+0xc0>)
 8001170:	f001 fb3d 	bl	80027ee <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, LED_RED_Pin, (gOutputStatus.ledRed == LED_ON) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001174:	4b26      	ldr	r3, [pc, #152]	; (8001210 <Output_Process+0xbc>)
 8001176:	785b      	ldrb	r3, [r3, #1]
 8001178:	2b01      	cmp	r3, #1
 800117a:	bf0c      	ite	eq
 800117c:	2301      	moveq	r3, #1
 800117e:	2300      	movne	r3, #0
 8001180:	b2db      	uxtb	r3, r3
 8001182:	461a      	mov	r2, r3
 8001184:	2110      	movs	r1, #16
 8001186:	4823      	ldr	r0, [pc, #140]	; (8001214 <Output_Process+0xc0>)
 8001188:	f001 fb31 	bl	80027ee <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, BUZZER_Pin, (gOutputStatus.buzzer == BUZZER_ON) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800118c:	4b20      	ldr	r3, [pc, #128]	; (8001210 <Output_Process+0xbc>)
 800118e:	78db      	ldrb	r3, [r3, #3]
 8001190:	2b01      	cmp	r3, #1
 8001192:	bf0c      	ite	eq
 8001194:	2301      	moveq	r3, #1
 8001196:	2300      	movne	r3, #0
 8001198:	b2db      	uxtb	r3, r3
 800119a:	461a      	mov	r2, r3
 800119c:	2101      	movs	r1, #1
 800119e:	481d      	ldr	r0, [pc, #116]	; (8001214 <Output_Process+0xc0>)
 80011a0:	f001 fb25 	bl	80027ee <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, RELAY_Pin, (gOutputStatus.solenoid == SOLENOID_UNLOCKED) ? GPIO_PIN_SET : GPIO_PIN_RESET); // Active High or Low depends on Relay module, assuming Active High here
 80011a4:	4b1a      	ldr	r3, [pc, #104]	; (8001210 <Output_Process+0xbc>)
 80011a6:	789b      	ldrb	r3, [r3, #2]
 80011a8:	2b01      	cmp	r3, #1
 80011aa:	bf0c      	ite	eq
 80011ac:	2301      	moveq	r3, #1
 80011ae:	2300      	movne	r3, #0
 80011b0:	b2db      	uxtb	r3, r3
 80011b2:	461a      	mov	r2, r3
 80011b4:	2102      	movs	r1, #2
 80011b6:	4817      	ldr	r0, [pc, #92]	; (8001214 <Output_Process+0xc0>)
 80011b8:	f001 fb19 	bl	80027ee <HAL_GPIO_WritePin>

    // 3. LCD Update (Only if changed)
    if (strcmp(gOutputStatus.lcdLine1, prevLcdLine1) != 0) {
 80011bc:	4916      	ldr	r1, [pc, #88]	; (8001218 <Output_Process+0xc4>)
 80011be:	4817      	ldr	r0, [pc, #92]	; (800121c <Output_Process+0xc8>)
 80011c0:	f7fe ffc4 	bl	800014c <strcmp>
 80011c4:	4603      	mov	r3, r0
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d00c      	beq.n	80011e4 <Output_Process+0x90>
        lcd_gotoxy(&lcd1, 0, 0);
 80011ca:	2200      	movs	r2, #0
 80011cc:	2100      	movs	r1, #0
 80011ce:	4814      	ldr	r0, [pc, #80]	; (8001220 <Output_Process+0xcc>)
 80011d0:	f7ff f985 	bl	80004de <lcd_gotoxy>
        lcd_puts(&lcd1, gOutputStatus.lcdLine1);
 80011d4:	4911      	ldr	r1, [pc, #68]	; (800121c <Output_Process+0xc8>)
 80011d6:	4812      	ldr	r0, [pc, #72]	; (8001220 <Output_Process+0xcc>)
 80011d8:	f7ff f9e7 	bl	80005aa <lcd_puts>
        strcpy(prevLcdLine1, gOutputStatus.lcdLine1);
 80011dc:	490f      	ldr	r1, [pc, #60]	; (800121c <Output_Process+0xc8>)
 80011de:	480e      	ldr	r0, [pc, #56]	; (8001218 <Output_Process+0xc4>)
 80011e0:	f003 fb3c 	bl	800485c <strcpy>
    }

    if (strcmp(gOutputStatus.lcdLine2, prevLcdLine2) != 0) {
 80011e4:	490f      	ldr	r1, [pc, #60]	; (8001224 <Output_Process+0xd0>)
 80011e6:	4810      	ldr	r0, [pc, #64]	; (8001228 <Output_Process+0xd4>)
 80011e8:	f7fe ffb0 	bl	800014c <strcmp>
 80011ec:	4603      	mov	r3, r0
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d00c      	beq.n	800120c <Output_Process+0xb8>
        lcd_gotoxy(&lcd1, 0, 1);
 80011f2:	2201      	movs	r2, #1
 80011f4:	2100      	movs	r1, #0
 80011f6:	480a      	ldr	r0, [pc, #40]	; (8001220 <Output_Process+0xcc>)
 80011f8:	f7ff f971 	bl	80004de <lcd_gotoxy>
        lcd_puts(&lcd1, gOutputStatus.lcdLine2);
 80011fc:	490a      	ldr	r1, [pc, #40]	; (8001228 <Output_Process+0xd4>)
 80011fe:	4808      	ldr	r0, [pc, #32]	; (8001220 <Output_Process+0xcc>)
 8001200:	f7ff f9d3 	bl	80005aa <lcd_puts>
        strcpy(prevLcdLine2, gOutputStatus.lcdLine2);
 8001204:	4908      	ldr	r1, [pc, #32]	; (8001228 <Output_Process+0xd4>)
 8001206:	4807      	ldr	r0, [pc, #28]	; (8001224 <Output_Process+0xd0>)
 8001208:	f003 fb28 	bl	800485c <strcpy>
    }
}
 800120c:	bf00      	nop
 800120e:	bd80      	pop	{r7, pc}
 8001210:	200001b8 	.word	0x200001b8
 8001214:	40010c00 	.word	0x40010c00
 8001218:	200000d0 	.word	0x200000d0
 800121c:	200001bc 	.word	0x200001bc
 8001220:	20000128 	.word	0x20000128
 8001224:	200000e4 	.word	0x200000e4
 8001228:	200001cd 	.word	0x200001cd

0800122c <SCH_Init>:
sTask SCH_tasks_G[SCH_MAX_TASKS];
uint8_t SCH_task_count = 0;
uint8_t Error_code_G = 0;

void SCH_Init(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b082      	sub	sp, #8
 8001230:	af00      	add	r7, sp, #0
    for (uint8_t i = 0; i < SCH_MAX_TASKS; i++)
 8001232:	2300      	movs	r3, #0
 8001234:	71fb      	strb	r3, [r7, #7]
 8001236:	e006      	b.n	8001246 <SCH_Init+0x1a>
        SCH_Delete_Task(i);
 8001238:	79fb      	ldrb	r3, [r7, #7]
 800123a:	4618      	mov	r0, r3
 800123c:	f000 f930 	bl	80014a0 <SCH_Delete_Task>
    for (uint8_t i = 0; i < SCH_MAX_TASKS; i++)
 8001240:	79fb      	ldrb	r3, [r7, #7]
 8001242:	3301      	adds	r3, #1
 8001244:	71fb      	strb	r3, [r7, #7]
 8001246:	79fb      	ldrb	r3, [r7, #7]
 8001248:	2b27      	cmp	r3, #39	; 0x27
 800124a:	d9f5      	bls.n	8001238 <SCH_Init+0xc>

    SCH_task_count = 0;
 800124c:	4b04      	ldr	r3, [pc, #16]	; (8001260 <SCH_Init+0x34>)
 800124e:	2200      	movs	r2, #0
 8001250:	701a      	strb	r2, [r3, #0]
    Error_code_G = 0;
 8001252:	4b04      	ldr	r3, [pc, #16]	; (8001264 <SCH_Init+0x38>)
 8001254:	2200      	movs	r2, #0
 8001256:	701a      	strb	r2, [r3, #0]
}
 8001258:	bf00      	nop
 800125a:	3708      	adds	r7, #8
 800125c:	46bd      	mov	sp, r7
 800125e:	bd80      	pop	{r7, pc}
 8001260:	200000fc 	.word	0x200000fc
 8001264:	200000fd 	.word	0x200000fd

08001268 <SCH_Add_Task>:

uint8_t SCH_Add_Task(void (*pFunction)(), uint32_t DELAY, uint32_t PERIOD)
{
 8001268:	b4b0      	push	{r4, r5, r7}
 800126a:	b087      	sub	sp, #28
 800126c:	af00      	add	r7, sp, #0
 800126e:	60f8      	str	r0, [r7, #12]
 8001270:	60b9      	str	r1, [r7, #8]
 8001272:	607a      	str	r2, [r7, #4]
    if (SCH_task_count >= SCH_MAX_TASKS)
 8001274:	4b4c      	ldr	r3, [pc, #304]	; (80013a8 <SCH_Add_Task+0x140>)
 8001276:	781b      	ldrb	r3, [r3, #0]
 8001278:	2b27      	cmp	r3, #39	; 0x27
 800127a:	d904      	bls.n	8001286 <SCH_Add_Task+0x1e>
    {
        Error_code_G = ERROR_SCH_TOO_MANY_TASKS;
 800127c:	4b4b      	ldr	r3, [pc, #300]	; (80013ac <SCH_Add_Task+0x144>)
 800127e:	2201      	movs	r2, #1
 8001280:	701a      	strb	r2, [r3, #0]
        return SCH_MAX_TASKS;
 8001282:	2328      	movs	r3, #40	; 0x28
 8001284:	e08b      	b.n	800139e <SCH_Add_Task+0x136>
    }

    uint8_t index = 0;
 8001286:	2300      	movs	r3, #0
 8001288:	75fb      	strb	r3, [r7, #23]
    while (index < SCH_task_count && DELAY >= SCH_tasks_G[index].Delay)
 800128a:	e00e      	b.n	80012aa <SCH_Add_Task+0x42>
    {
        DELAY -= SCH_tasks_G[index].Delay;
 800128c:	7dfa      	ldrb	r2, [r7, #23]
 800128e:	4948      	ldr	r1, [pc, #288]	; (80013b0 <SCH_Add_Task+0x148>)
 8001290:	4613      	mov	r3, r2
 8001292:	009b      	lsls	r3, r3, #2
 8001294:	4413      	add	r3, r2
 8001296:	009b      	lsls	r3, r3, #2
 8001298:	440b      	add	r3, r1
 800129a:	3304      	adds	r3, #4
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	68ba      	ldr	r2, [r7, #8]
 80012a0:	1ad3      	subs	r3, r2, r3
 80012a2:	60bb      	str	r3, [r7, #8]
        index++;
 80012a4:	7dfb      	ldrb	r3, [r7, #23]
 80012a6:	3301      	adds	r3, #1
 80012a8:	75fb      	strb	r3, [r7, #23]
    while (index < SCH_task_count && DELAY >= SCH_tasks_G[index].Delay)
 80012aa:	4b3f      	ldr	r3, [pc, #252]	; (80013a8 <SCH_Add_Task+0x140>)
 80012ac:	781b      	ldrb	r3, [r3, #0]
 80012ae:	7dfa      	ldrb	r2, [r7, #23]
 80012b0:	429a      	cmp	r2, r3
 80012b2:	d20b      	bcs.n	80012cc <SCH_Add_Task+0x64>
 80012b4:	7dfa      	ldrb	r2, [r7, #23]
 80012b6:	493e      	ldr	r1, [pc, #248]	; (80013b0 <SCH_Add_Task+0x148>)
 80012b8:	4613      	mov	r3, r2
 80012ba:	009b      	lsls	r3, r3, #2
 80012bc:	4413      	add	r3, r2
 80012be:	009b      	lsls	r3, r3, #2
 80012c0:	440b      	add	r3, r1
 80012c2:	3304      	adds	r3, #4
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	68ba      	ldr	r2, [r7, #8]
 80012c8:	429a      	cmp	r2, r3
 80012ca:	d2df      	bcs.n	800128c <SCH_Add_Task+0x24>
    }

    for (uint8_t i = SCH_task_count; i > index; i--)
 80012cc:	4b36      	ldr	r3, [pc, #216]	; (80013a8 <SCH_Add_Task+0x140>)
 80012ce:	781b      	ldrb	r3, [r3, #0]
 80012d0:	75bb      	strb	r3, [r7, #22]
 80012d2:	e017      	b.n	8001304 <SCH_Add_Task+0x9c>
        SCH_tasks_G[i] = SCH_tasks_G[i - 1];
 80012d4:	7dbb      	ldrb	r3, [r7, #22]
 80012d6:	1e5a      	subs	r2, r3, #1
 80012d8:	7db9      	ldrb	r1, [r7, #22]
 80012da:	4835      	ldr	r0, [pc, #212]	; (80013b0 <SCH_Add_Task+0x148>)
 80012dc:	460b      	mov	r3, r1
 80012de:	009b      	lsls	r3, r3, #2
 80012e0:	440b      	add	r3, r1
 80012e2:	009b      	lsls	r3, r3, #2
 80012e4:	4418      	add	r0, r3
 80012e6:	4932      	ldr	r1, [pc, #200]	; (80013b0 <SCH_Add_Task+0x148>)
 80012e8:	4613      	mov	r3, r2
 80012ea:	009b      	lsls	r3, r3, #2
 80012ec:	4413      	add	r3, r2
 80012ee:	009b      	lsls	r3, r3, #2
 80012f0:	440b      	add	r3, r1
 80012f2:	4604      	mov	r4, r0
 80012f4:	461d      	mov	r5, r3
 80012f6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80012f8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80012fa:	682b      	ldr	r3, [r5, #0]
 80012fc:	6023      	str	r3, [r4, #0]
    for (uint8_t i = SCH_task_count; i > index; i--)
 80012fe:	7dbb      	ldrb	r3, [r7, #22]
 8001300:	3b01      	subs	r3, #1
 8001302:	75bb      	strb	r3, [r7, #22]
 8001304:	7dba      	ldrb	r2, [r7, #22]
 8001306:	7dfb      	ldrb	r3, [r7, #23]
 8001308:	429a      	cmp	r2, r3
 800130a:	d8e3      	bhi.n	80012d4 <SCH_Add_Task+0x6c>

    SCH_tasks_G[index].pTask = pFunction;
 800130c:	7dfa      	ldrb	r2, [r7, #23]
 800130e:	4928      	ldr	r1, [pc, #160]	; (80013b0 <SCH_Add_Task+0x148>)
 8001310:	4613      	mov	r3, r2
 8001312:	009b      	lsls	r3, r3, #2
 8001314:	4413      	add	r3, r2
 8001316:	009b      	lsls	r3, r3, #2
 8001318:	440b      	add	r3, r1
 800131a:	68fa      	ldr	r2, [r7, #12]
 800131c:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[index].Delay = DELAY;
 800131e:	7dfa      	ldrb	r2, [r7, #23]
 8001320:	4923      	ldr	r1, [pc, #140]	; (80013b0 <SCH_Add_Task+0x148>)
 8001322:	4613      	mov	r3, r2
 8001324:	009b      	lsls	r3, r3, #2
 8001326:	4413      	add	r3, r2
 8001328:	009b      	lsls	r3, r3, #2
 800132a:	440b      	add	r3, r1
 800132c:	3304      	adds	r3, #4
 800132e:	68ba      	ldr	r2, [r7, #8]
 8001330:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[index].Period = PERIOD;
 8001332:	7dfa      	ldrb	r2, [r7, #23]
 8001334:	491e      	ldr	r1, [pc, #120]	; (80013b0 <SCH_Add_Task+0x148>)
 8001336:	4613      	mov	r3, r2
 8001338:	009b      	lsls	r3, r3, #2
 800133a:	4413      	add	r3, r2
 800133c:	009b      	lsls	r3, r3, #2
 800133e:	440b      	add	r3, r1
 8001340:	3308      	adds	r3, #8
 8001342:	687a      	ldr	r2, [r7, #4]
 8001344:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[index].RunMe = 0;
 8001346:	7dfa      	ldrb	r2, [r7, #23]
 8001348:	4919      	ldr	r1, [pc, #100]	; (80013b0 <SCH_Add_Task+0x148>)
 800134a:	4613      	mov	r3, r2
 800134c:	009b      	lsls	r3, r3, #2
 800134e:	4413      	add	r3, r2
 8001350:	009b      	lsls	r3, r3, #2
 8001352:	440b      	add	r3, r1
 8001354:	330c      	adds	r3, #12
 8001356:	2200      	movs	r2, #0
 8001358:	701a      	strb	r2, [r3, #0]

    if (index < SCH_task_count)
 800135a:	4b13      	ldr	r3, [pc, #76]	; (80013a8 <SCH_Add_Task+0x140>)
 800135c:	781b      	ldrb	r3, [r3, #0]
 800135e:	7dfa      	ldrb	r2, [r7, #23]
 8001360:	429a      	cmp	r2, r3
 8001362:	d215      	bcs.n	8001390 <SCH_Add_Task+0x128>
        SCH_tasks_G[index + 1].Delay -= DELAY;
 8001364:	7dfb      	ldrb	r3, [r7, #23]
 8001366:	1c5a      	adds	r2, r3, #1
 8001368:	4911      	ldr	r1, [pc, #68]	; (80013b0 <SCH_Add_Task+0x148>)
 800136a:	4613      	mov	r3, r2
 800136c:	009b      	lsls	r3, r3, #2
 800136e:	4413      	add	r3, r2
 8001370:	009b      	lsls	r3, r3, #2
 8001372:	440b      	add	r3, r1
 8001374:	3304      	adds	r3, #4
 8001376:	6819      	ldr	r1, [r3, #0]
 8001378:	7dfb      	ldrb	r3, [r7, #23]
 800137a:	1c5a      	adds	r2, r3, #1
 800137c:	68bb      	ldr	r3, [r7, #8]
 800137e:	1ac9      	subs	r1, r1, r3
 8001380:	480b      	ldr	r0, [pc, #44]	; (80013b0 <SCH_Add_Task+0x148>)
 8001382:	4613      	mov	r3, r2
 8001384:	009b      	lsls	r3, r3, #2
 8001386:	4413      	add	r3, r2
 8001388:	009b      	lsls	r3, r3, #2
 800138a:	4403      	add	r3, r0
 800138c:	3304      	adds	r3, #4
 800138e:	6019      	str	r1, [r3, #0]

    SCH_task_count++;
 8001390:	4b05      	ldr	r3, [pc, #20]	; (80013a8 <SCH_Add_Task+0x140>)
 8001392:	781b      	ldrb	r3, [r3, #0]
 8001394:	3301      	adds	r3, #1
 8001396:	b2da      	uxtb	r2, r3
 8001398:	4b03      	ldr	r3, [pc, #12]	; (80013a8 <SCH_Add_Task+0x140>)
 800139a:	701a      	strb	r2, [r3, #0]
    return index;
 800139c:	7dfb      	ldrb	r3, [r7, #23]
}
 800139e:	4618      	mov	r0, r3
 80013a0:	371c      	adds	r7, #28
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bcb0      	pop	{r4, r5, r7}
 80013a6:	4770      	bx	lr
 80013a8:	200000fc 	.word	0x200000fc
 80013ac:	200000fd 	.word	0x200000fd
 80013b0:	20000298 	.word	0x20000298

080013b4 <SCH_Update>:

void SCH_Update(void)
{
 80013b4:	b480      	push	{r7}
 80013b6:	b083      	sub	sp, #12
 80013b8:	af00      	add	r7, sp, #0
    if (SCH_task_count == 0) return;
 80013ba:	4b1e      	ldr	r3, [pc, #120]	; (8001434 <SCH_Update+0x80>)
 80013bc:	781b      	ldrb	r3, [r3, #0]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d033      	beq.n	800142a <SCH_Update+0x76>

    if (SCH_tasks_G[0].Delay > 0)
 80013c2:	4b1d      	ldr	r3, [pc, #116]	; (8001438 <SCH_Update+0x84>)
 80013c4:	685b      	ldr	r3, [r3, #4]
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d004      	beq.n	80013d4 <SCH_Update+0x20>
        SCH_tasks_G[0].Delay--;
 80013ca:	4b1b      	ldr	r3, [pc, #108]	; (8001438 <SCH_Update+0x84>)
 80013cc:	685b      	ldr	r3, [r3, #4]
 80013ce:	3b01      	subs	r3, #1
 80013d0:	4a19      	ldr	r2, [pc, #100]	; (8001438 <SCH_Update+0x84>)
 80013d2:	6053      	str	r3, [r2, #4]

    for (uint8_t i = 0; i < SCH_task_count && SCH_tasks_G[i].Delay == 0; i++)
 80013d4:	2300      	movs	r3, #0
 80013d6:	71fb      	strb	r3, [r7, #7]
 80013d8:	e016      	b.n	8001408 <SCH_Update+0x54>
        SCH_tasks_G[i].RunMe++;
 80013da:	79fa      	ldrb	r2, [r7, #7]
 80013dc:	4916      	ldr	r1, [pc, #88]	; (8001438 <SCH_Update+0x84>)
 80013de:	4613      	mov	r3, r2
 80013e0:	009b      	lsls	r3, r3, #2
 80013e2:	4413      	add	r3, r2
 80013e4:	009b      	lsls	r3, r3, #2
 80013e6:	440b      	add	r3, r1
 80013e8:	330c      	adds	r3, #12
 80013ea:	781b      	ldrb	r3, [r3, #0]
 80013ec:	3301      	adds	r3, #1
 80013ee:	b2d8      	uxtb	r0, r3
 80013f0:	4911      	ldr	r1, [pc, #68]	; (8001438 <SCH_Update+0x84>)
 80013f2:	4613      	mov	r3, r2
 80013f4:	009b      	lsls	r3, r3, #2
 80013f6:	4413      	add	r3, r2
 80013f8:	009b      	lsls	r3, r3, #2
 80013fa:	440b      	add	r3, r1
 80013fc:	330c      	adds	r3, #12
 80013fe:	4602      	mov	r2, r0
 8001400:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < SCH_task_count && SCH_tasks_G[i].Delay == 0; i++)
 8001402:	79fb      	ldrb	r3, [r7, #7]
 8001404:	3301      	adds	r3, #1
 8001406:	71fb      	strb	r3, [r7, #7]
 8001408:	4b0a      	ldr	r3, [pc, #40]	; (8001434 <SCH_Update+0x80>)
 800140a:	781b      	ldrb	r3, [r3, #0]
 800140c:	79fa      	ldrb	r2, [r7, #7]
 800140e:	429a      	cmp	r2, r3
 8001410:	d20c      	bcs.n	800142c <SCH_Update+0x78>
 8001412:	79fa      	ldrb	r2, [r7, #7]
 8001414:	4908      	ldr	r1, [pc, #32]	; (8001438 <SCH_Update+0x84>)
 8001416:	4613      	mov	r3, r2
 8001418:	009b      	lsls	r3, r3, #2
 800141a:	4413      	add	r3, r2
 800141c:	009b      	lsls	r3, r3, #2
 800141e:	440b      	add	r3, r1
 8001420:	3304      	adds	r3, #4
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	2b00      	cmp	r3, #0
 8001426:	d0d8      	beq.n	80013da <SCH_Update+0x26>
 8001428:	e000      	b.n	800142c <SCH_Update+0x78>
    if (SCH_task_count == 0) return;
 800142a:	bf00      	nop
}
 800142c:	370c      	adds	r7, #12
 800142e:	46bd      	mov	sp, r7
 8001430:	bc80      	pop	{r7}
 8001432:	4770      	bx	lr
 8001434:	200000fc 	.word	0x200000fc
 8001438:	20000298 	.word	0x20000298

0800143c <SCH_Dispatch_Tasks>:

void SCH_Dispatch_Tasks(void)
{
 800143c:	b5b0      	push	{r4, r5, r7, lr}
 800143e:	b086      	sub	sp, #24
 8001440:	af00      	add	r7, sp, #0
    if (SCH_task_count == 0) return;
 8001442:	4b15      	ldr	r3, [pc, #84]	; (8001498 <SCH_Dispatch_Tasks+0x5c>)
 8001444:	781b      	ldrb	r3, [r3, #0]
 8001446:	2b00      	cmp	r3, #0
 8001448:	d022      	beq.n	8001490 <SCH_Dispatch_Tasks+0x54>

    if (SCH_tasks_G[0].RunMe > 0)
 800144a:	4b14      	ldr	r3, [pc, #80]	; (800149c <SCH_Dispatch_Tasks+0x60>)
 800144c:	7b1b      	ldrb	r3, [r3, #12]
 800144e:	2b00      	cmp	r3, #0
 8001450:	d01f      	beq.n	8001492 <SCH_Dispatch_Tasks+0x56>
    {
        void (*pTask)() = SCH_tasks_G[0].pTask;
 8001452:	4b12      	ldr	r3, [pc, #72]	; (800149c <SCH_Dispatch_Tasks+0x60>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	617b      	str	r3, [r7, #20]

        SCH_tasks_G[0].RunMe--;
 8001458:	4b10      	ldr	r3, [pc, #64]	; (800149c <SCH_Dispatch_Tasks+0x60>)
 800145a:	7b1b      	ldrb	r3, [r3, #12]
 800145c:	3b01      	subs	r3, #1
 800145e:	b2da      	uxtb	r2, r3
 8001460:	4b0e      	ldr	r3, [pc, #56]	; (800149c <SCH_Dispatch_Tasks+0x60>)
 8001462:	731a      	strb	r2, [r3, #12]
        (*pTask)();
 8001464:	697b      	ldr	r3, [r7, #20]
 8001466:	4798      	blx	r3

        sTask tmp = SCH_tasks_G[0];
 8001468:	4b0c      	ldr	r3, [pc, #48]	; (800149c <SCH_Dispatch_Tasks+0x60>)
 800146a:	463c      	mov	r4, r7
 800146c:	461d      	mov	r5, r3
 800146e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001470:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001472:	682b      	ldr	r3, [r5, #0]
 8001474:	6023      	str	r3, [r4, #0]
        SCH_Delete_Task(0);
 8001476:	2000      	movs	r0, #0
 8001478:	f000 f812 	bl	80014a0 <SCH_Delete_Task>

        if (tmp.Period > 0)
 800147c:	68bb      	ldr	r3, [r7, #8]
 800147e:	2b00      	cmp	r3, #0
 8001480:	d007      	beq.n	8001492 <SCH_Dispatch_Tasks+0x56>
            SCH_Add_Task(tmp.pTask, tmp.Period, tmp.Period);
 8001482:	683b      	ldr	r3, [r7, #0]
 8001484:	68b9      	ldr	r1, [r7, #8]
 8001486:	68ba      	ldr	r2, [r7, #8]
 8001488:	4618      	mov	r0, r3
 800148a:	f7ff feed 	bl	8001268 <SCH_Add_Task>
 800148e:	e000      	b.n	8001492 <SCH_Dispatch_Tasks+0x56>
    if (SCH_task_count == 0) return;
 8001490:	bf00      	nop
    }
}
 8001492:	3718      	adds	r7, #24
 8001494:	46bd      	mov	sp, r7
 8001496:	bdb0      	pop	{r4, r5, r7, pc}
 8001498:	200000fc 	.word	0x200000fc
 800149c:	20000298 	.word	0x20000298

080014a0 <SCH_Delete_Task>:

uint8_t SCH_Delete_Task(const uint8_t index)
{
 80014a0:	b4b0      	push	{r4, r5, r7}
 80014a2:	b085      	sub	sp, #20
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	4603      	mov	r3, r0
 80014a8:	71fb      	strb	r3, [r7, #7]
    if (index >= SCH_task_count) return RETURN_ERROR;
 80014aa:	4b31      	ldr	r3, [pc, #196]	; (8001570 <SCH_Delete_Task+0xd0>)
 80014ac:	781b      	ldrb	r3, [r3, #0]
 80014ae:	79fa      	ldrb	r2, [r7, #7]
 80014b0:	429a      	cmp	r2, r3
 80014b2:	d301      	bcc.n	80014b8 <SCH_Delete_Task+0x18>
 80014b4:	2301      	movs	r3, #1
 80014b6:	e056      	b.n	8001566 <SCH_Delete_Task+0xc6>

    for (uint8_t i = index; i < SCH_task_count - 1; i++)
 80014b8:	79fb      	ldrb	r3, [r7, #7]
 80014ba:	73fb      	strb	r3, [r7, #15]
 80014bc:	e017      	b.n	80014ee <SCH_Delete_Task+0x4e>
        SCH_tasks_G[i] = SCH_tasks_G[i + 1];
 80014be:	7bfb      	ldrb	r3, [r7, #15]
 80014c0:	1c5a      	adds	r2, r3, #1
 80014c2:	7bf9      	ldrb	r1, [r7, #15]
 80014c4:	482b      	ldr	r0, [pc, #172]	; (8001574 <SCH_Delete_Task+0xd4>)
 80014c6:	460b      	mov	r3, r1
 80014c8:	009b      	lsls	r3, r3, #2
 80014ca:	440b      	add	r3, r1
 80014cc:	009b      	lsls	r3, r3, #2
 80014ce:	4418      	add	r0, r3
 80014d0:	4928      	ldr	r1, [pc, #160]	; (8001574 <SCH_Delete_Task+0xd4>)
 80014d2:	4613      	mov	r3, r2
 80014d4:	009b      	lsls	r3, r3, #2
 80014d6:	4413      	add	r3, r2
 80014d8:	009b      	lsls	r3, r3, #2
 80014da:	440b      	add	r3, r1
 80014dc:	4604      	mov	r4, r0
 80014de:	461d      	mov	r5, r3
 80014e0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80014e2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80014e4:	682b      	ldr	r3, [r5, #0]
 80014e6:	6023      	str	r3, [r4, #0]
    for (uint8_t i = index; i < SCH_task_count - 1; i++)
 80014e8:	7bfb      	ldrb	r3, [r7, #15]
 80014ea:	3301      	adds	r3, #1
 80014ec:	73fb      	strb	r3, [r7, #15]
 80014ee:	7bfa      	ldrb	r2, [r7, #15]
 80014f0:	4b1f      	ldr	r3, [pc, #124]	; (8001570 <SCH_Delete_Task+0xd0>)
 80014f2:	781b      	ldrb	r3, [r3, #0]
 80014f4:	3b01      	subs	r3, #1
 80014f6:	429a      	cmp	r2, r3
 80014f8:	dbe1      	blt.n	80014be <SCH_Delete_Task+0x1e>

    SCH_tasks_G[SCH_task_count - 1].pTask = 0;
 80014fa:	4b1d      	ldr	r3, [pc, #116]	; (8001570 <SCH_Delete_Task+0xd0>)
 80014fc:	781b      	ldrb	r3, [r3, #0]
 80014fe:	1e5a      	subs	r2, r3, #1
 8001500:	491c      	ldr	r1, [pc, #112]	; (8001574 <SCH_Delete_Task+0xd4>)
 8001502:	4613      	mov	r3, r2
 8001504:	009b      	lsls	r3, r3, #2
 8001506:	4413      	add	r3, r2
 8001508:	009b      	lsls	r3, r3, #2
 800150a:	440b      	add	r3, r1
 800150c:	2200      	movs	r2, #0
 800150e:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[SCH_task_count - 1].Delay = 0;
 8001510:	4b17      	ldr	r3, [pc, #92]	; (8001570 <SCH_Delete_Task+0xd0>)
 8001512:	781b      	ldrb	r3, [r3, #0]
 8001514:	1e5a      	subs	r2, r3, #1
 8001516:	4917      	ldr	r1, [pc, #92]	; (8001574 <SCH_Delete_Task+0xd4>)
 8001518:	4613      	mov	r3, r2
 800151a:	009b      	lsls	r3, r3, #2
 800151c:	4413      	add	r3, r2
 800151e:	009b      	lsls	r3, r3, #2
 8001520:	440b      	add	r3, r1
 8001522:	3304      	adds	r3, #4
 8001524:	2200      	movs	r2, #0
 8001526:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[SCH_task_count - 1].Period = 0;
 8001528:	4b11      	ldr	r3, [pc, #68]	; (8001570 <SCH_Delete_Task+0xd0>)
 800152a:	781b      	ldrb	r3, [r3, #0]
 800152c:	1e5a      	subs	r2, r3, #1
 800152e:	4911      	ldr	r1, [pc, #68]	; (8001574 <SCH_Delete_Task+0xd4>)
 8001530:	4613      	mov	r3, r2
 8001532:	009b      	lsls	r3, r3, #2
 8001534:	4413      	add	r3, r2
 8001536:	009b      	lsls	r3, r3, #2
 8001538:	440b      	add	r3, r1
 800153a:	3308      	adds	r3, #8
 800153c:	2200      	movs	r2, #0
 800153e:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[SCH_task_count - 1].RunMe = 0;
 8001540:	4b0b      	ldr	r3, [pc, #44]	; (8001570 <SCH_Delete_Task+0xd0>)
 8001542:	781b      	ldrb	r3, [r3, #0]
 8001544:	1e5a      	subs	r2, r3, #1
 8001546:	490b      	ldr	r1, [pc, #44]	; (8001574 <SCH_Delete_Task+0xd4>)
 8001548:	4613      	mov	r3, r2
 800154a:	009b      	lsls	r3, r3, #2
 800154c:	4413      	add	r3, r2
 800154e:	009b      	lsls	r3, r3, #2
 8001550:	440b      	add	r3, r1
 8001552:	330c      	adds	r3, #12
 8001554:	2200      	movs	r2, #0
 8001556:	701a      	strb	r2, [r3, #0]

    SCH_task_count--;
 8001558:	4b05      	ldr	r3, [pc, #20]	; (8001570 <SCH_Delete_Task+0xd0>)
 800155a:	781b      	ldrb	r3, [r3, #0]
 800155c:	3b01      	subs	r3, #1
 800155e:	b2da      	uxtb	r2, r3
 8001560:	4b03      	ldr	r3, [pc, #12]	; (8001570 <SCH_Delete_Task+0xd0>)
 8001562:	701a      	strb	r2, [r3, #0]
    return RETURN_NORMAL;
 8001564:	2300      	movs	r3, #0
}
 8001566:	4618      	mov	r0, r3
 8001568:	3714      	adds	r7, #20
 800156a:	46bd      	mov	sp, r7
 800156c:	bcb0      	pop	{r4, r5, r7}
 800156e:	4770      	bx	lr
 8001570:	200000fc 	.word	0x200000fc
 8001574:	20000298 	.word	0x20000298

08001578 <input_clear>:
static bool isShowingError = false; // Flag to hold VERIFY state for 3s error display

// --- Helper Functions ---

/* Clear input buffer */
static void input_clear(void) {
 8001578:	b480      	push	{r7}
 800157a:	af00      	add	r7, sp, #0
    inputLen = 0;
 800157c:	4b04      	ldr	r3, [pc, #16]	; (8001590 <input_clear+0x18>)
 800157e:	2200      	movs	r2, #0
 8001580:	801a      	strh	r2, [r3, #0]
    inputBuffer[0] = '\0';
 8001582:	4b04      	ldr	r3, [pc, #16]	; (8001594 <input_clear+0x1c>)
 8001584:	2200      	movs	r2, #0
 8001586:	701a      	strb	r2, [r3, #0]
}
 8001588:	bf00      	nop
 800158a:	46bd      	mov	sp, r7
 800158c:	bc80      	pop	{r7}
 800158e:	4770      	bx	lr
 8001590:	200000fe 	.word	0x200000fe
 8001594:	20000130 	.word	0x20000130

08001598 <input_append>:

/* Append char to buffer (limit 20 chars) */
static void input_append(char c) {
 8001598:	b480      	push	{r7}
 800159a:	b083      	sub	sp, #12
 800159c:	af00      	add	r7, sp, #0
 800159e:	4603      	mov	r3, r0
 80015a0:	71fb      	strb	r3, [r7, #7]
    if (inputLen < MAX_INPUT_LENGTH) {
 80015a2:	4b0c      	ldr	r3, [pc, #48]	; (80015d4 <input_append+0x3c>)
 80015a4:	881b      	ldrh	r3, [r3, #0]
 80015a6:	2b13      	cmp	r3, #19
 80015a8:	d80f      	bhi.n	80015ca <input_append+0x32>
        inputBuffer[inputLen++] = c;
 80015aa:	4b0a      	ldr	r3, [pc, #40]	; (80015d4 <input_append+0x3c>)
 80015ac:	881b      	ldrh	r3, [r3, #0]
 80015ae:	1c5a      	adds	r2, r3, #1
 80015b0:	b291      	uxth	r1, r2
 80015b2:	4a08      	ldr	r2, [pc, #32]	; (80015d4 <input_append+0x3c>)
 80015b4:	8011      	strh	r1, [r2, #0]
 80015b6:	4619      	mov	r1, r3
 80015b8:	4a07      	ldr	r2, [pc, #28]	; (80015d8 <input_append+0x40>)
 80015ba:	79fb      	ldrb	r3, [r7, #7]
 80015bc:	5453      	strb	r3, [r2, r1]
        inputBuffer[inputLen] = '\0';
 80015be:	4b05      	ldr	r3, [pc, #20]	; (80015d4 <input_append+0x3c>)
 80015c0:	881b      	ldrh	r3, [r3, #0]
 80015c2:	461a      	mov	r2, r3
 80015c4:	4b04      	ldr	r3, [pc, #16]	; (80015d8 <input_append+0x40>)
 80015c6:	2100      	movs	r1, #0
 80015c8:	5499      	strb	r1, [r3, r2]
    }
}
 80015ca:	bf00      	nop
 80015cc:	370c      	adds	r7, #12
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bc80      	pop	{r7}
 80015d2:	4770      	bx	lr
 80015d4:	200000fe 	.word	0x200000fe
 80015d8:	20000130 	.word	0x20000130

080015dc <input_backspace>:

/* Remove last char */
static void input_backspace(void) {
 80015dc:	b480      	push	{r7}
 80015de:	af00      	add	r7, sp, #0
    if (inputLen > 0) {
 80015e0:	4b09      	ldr	r3, [pc, #36]	; (8001608 <input_backspace+0x2c>)
 80015e2:	881b      	ldrh	r3, [r3, #0]
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d00b      	beq.n	8001600 <input_backspace+0x24>
        inputLen--;
 80015e8:	4b07      	ldr	r3, [pc, #28]	; (8001608 <input_backspace+0x2c>)
 80015ea:	881b      	ldrh	r3, [r3, #0]
 80015ec:	3b01      	subs	r3, #1
 80015ee:	b29a      	uxth	r2, r3
 80015f0:	4b05      	ldr	r3, [pc, #20]	; (8001608 <input_backspace+0x2c>)
 80015f2:	801a      	strh	r2, [r3, #0]
        inputBuffer[inputLen] = '\0';
 80015f4:	4b04      	ldr	r3, [pc, #16]	; (8001608 <input_backspace+0x2c>)
 80015f6:	881b      	ldrh	r3, [r3, #0]
 80015f8:	461a      	mov	r2, r3
 80015fa:	4b04      	ldr	r3, [pc, #16]	; (800160c <input_backspace+0x30>)
 80015fc:	2100      	movs	r1, #0
 80015fe:	5499      	strb	r1, [r3, r2]
    }
}
 8001600:	bf00      	nop
 8001602:	46bd      	mov	sp, r7
 8001604:	bc80      	pop	{r7}
 8001606:	4770      	bx	lr
 8001608:	200000fe 	.word	0x200000fe
 800160c:	20000130 	.word	0x20000130

08001610 <verify_password>:

/* Verify password using KMP */
static bool verify_password(void) {
 8001610:	b580      	push	{r7, lr}
 8001612:	af00      	add	r7, sp, #0
    if (inputLen < PASSWORD_LENGTH) return false;
 8001614:	4b07      	ldr	r3, [pc, #28]	; (8001634 <verify_password+0x24>)
 8001616:	881b      	ldrh	r3, [r3, #0]
 8001618:	2b03      	cmp	r3, #3
 800161a:	d801      	bhi.n	8001620 <verify_password+0x10>
 800161c:	2300      	movs	r3, #0
 800161e:	e006      	b.n	800162e <verify_password+0x1e>
    return KMP_FindPassword((const uint8_t*)inputBuffer, (uint16_t)inputLen);
 8001620:	4b04      	ldr	r3, [pc, #16]	; (8001634 <verify_password+0x24>)
 8001622:	881b      	ldrh	r3, [r3, #0]
 8001624:	4619      	mov	r1, r3
 8001626:	4804      	ldr	r0, [pc, #16]	; (8001638 <verify_password+0x28>)
 8001628:	f7ff f97e 	bl	8000928 <KMP_FindPassword>
 800162c:	4603      	mov	r3, r0
}
 800162e:	4618      	mov	r0, r3
 8001630:	bd80      	pop	{r7, pc}
 8001632:	bf00      	nop
 8001634:	200000fe 	.word	0x200000fe
 8001638:	20000130 	.word	0x20000130

0800163c <activate_penalty>:

/* Calculate penalty end time based on level */
static void activate_penalty(uint8_t level) {
 800163c:	b580      	push	{r7, lr}
 800163e:	b084      	sub	sp, #16
 8001640:	af00      	add	r7, sp, #0
 8001642:	4603      	mov	r3, r0
 8001644:	71fb      	strb	r3, [r7, #7]
    uint32_t minutes = 0;
 8001646:	2300      	movs	r3, #0
 8001648:	60fb      	str	r3, [r7, #12]
    if (level > 0 && level <= MAX_PENALTY_LEVEL) {
 800164a:	79fb      	ldrb	r3, [r7, #7]
 800164c:	2b00      	cmp	r3, #0
 800164e:	d00a      	beq.n	8001666 <activate_penalty+0x2a>
 8001650:	2204      	movs	r2, #4
 8001652:	79fb      	ldrb	r3, [r7, #7]
 8001654:	4293      	cmp	r3, r2
 8001656:	d806      	bhi.n	8001666 <activate_penalty+0x2a>
        minutes = penalty_minutes[level - 1];
 8001658:	79fb      	ldrb	r3, [r7, #7]
 800165a:	3b01      	subs	r3, #1
 800165c:	4a0c      	ldr	r2, [pc, #48]	; (8001690 <activate_penalty+0x54>)
 800165e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001662:	60fb      	str	r3, [r7, #12]
 8001664:	e005      	b.n	8001672 <activate_penalty+0x36>
    } else {
        minutes = penalty_minutes[MAX_PENALTY_LEVEL - 1];
 8001666:	2304      	movs	r3, #4
 8001668:	3b01      	subs	r3, #1
 800166a:	4a09      	ldr	r2, [pc, #36]	; (8001690 <activate_penalty+0x54>)
 800166c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001670:	60fb      	str	r3, [r7, #12]
    }
    gSystemTimers.penaltyEndTick = HAL_GetTick() + (minutes * 60 * 1000);
 8001672:	f000 fd6d 	bl	8002150 <HAL_GetTick>
 8001676:	4602      	mov	r2, r0
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	f64e 2160 	movw	r1, #60000	; 0xea60
 800167e:	fb01 f303 	mul.w	r3, r1, r3
 8001682:	4413      	add	r3, r2
 8001684:	4a03      	ldr	r2, [pc, #12]	; (8001694 <activate_penalty+0x58>)
 8001686:	6093      	str	r3, [r2, #8]
}
 8001688:	bf00      	nop
 800168a:	3710      	adds	r7, #16
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}
 8001690:	080051e4 	.word	0x080051e4
 8001694:	20000118 	.word	0x20000118

08001698 <State_Init>:

// --- Main API ---

void State_Init(void) {
 8001698:	b580      	push	{r7, lr}
 800169a:	af00      	add	r7, sp, #0
    gSystemState.currentState = LOCKED_SLEEP;
 800169c:	4b06      	ldr	r3, [pc, #24]	; (80016b8 <State_Init+0x20>)
 800169e:	2201      	movs	r2, #1
 80016a0:	701a      	strb	r2, [r3, #0]
    gSystemTimers.failedAttempts = 0;
 80016a2:	4b06      	ldr	r3, [pc, #24]	; (80016bc <State_Init+0x24>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	601a      	str	r2, [r3, #0]
    gSystemTimers.penaltyLevel = 0;
 80016a8:	4b04      	ldr	r3, [pc, #16]	; (80016bc <State_Init+0x24>)
 80016aa:	2200      	movs	r2, #0
 80016ac:	711a      	strb	r2, [r3, #4]
    input_clear();
 80016ae:	f7ff ff63 	bl	8001578 <input_clear>
}
 80016b2:	bf00      	nop
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	200001f8 	.word	0x200001f8
 80016bc:	20000118 	.word	0x20000118

080016c0 <State_Process>:

void State_Process(void) {
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b082      	sub	sp, #8
 80016c4:	af00      	add	r7, sp, #0
    // --- GLOBAL OVERRIDES (Highest Priority) ---

    /* Mechanical Key OR Indoor Button (Short Press)
     * Acts as Master Unlock in locked states.
     */
    if (gInputState.keySensor == 1 ||
 80016c6:	4bb3      	ldr	r3, [pc, #716]	; (8001994 <State_Process+0x2d4>)
 80016c8:	785b      	ldrb	r3, [r3, #1]
 80016ca:	2b01      	cmp	r3, #1
 80016cc:	d007      	beq.n	80016de <State_Process+0x1e>
       (gInputState.indoorButton == 1 && gInputState.doorSensor == 1))
 80016ce:	4bb1      	ldr	r3, [pc, #708]	; (8001994 <State_Process+0x2d4>)
 80016d0:	789b      	ldrb	r3, [r3, #2]
    if (gInputState.keySensor == 1 ||
 80016d2:	2b01      	cmp	r3, #1
 80016d4:	d129      	bne.n	800172a <State_Process+0x6a>
       (gInputState.indoorButton == 1 && gInputState.doorSensor == 1))
 80016d6:	4baf      	ldr	r3, [pc, #700]	; (8001994 <State_Process+0x2d4>)
 80016d8:	781b      	ldrb	r3, [r3, #0]
 80016da:	2b01      	cmp	r3, #1
 80016dc:	d125      	bne.n	800172a <State_Process+0x6a>
    {
        // Override conditions: Not already open logic (to prevent state hopping)
        if (gSystemState.currentState <= PERMANENT_LOCKOUT ||
 80016de:	4bae      	ldr	r3, [pc, #696]	; (8001998 <State_Process+0x2d8>)
 80016e0:	781b      	ldrb	r3, [r3, #0]
 80016e2:	2b07      	cmp	r3, #7
 80016e4:	d907      	bls.n	80016f6 <State_Process+0x36>
            gSystemState.currentState == LOCKED_RELOCK ||
 80016e6:	4bac      	ldr	r3, [pc, #688]	; (8001998 <State_Process+0x2d8>)
 80016e8:	781b      	ldrb	r3, [r3, #0]
        if (gSystemState.currentState <= PERMANENT_LOCKOUT ||
 80016ea:	2b0e      	cmp	r3, #14
 80016ec:	d003      	beq.n	80016f6 <State_Process+0x36>
            gSystemState.currentState == ALARM_FORGOTCLOSE) // Emergency open even if alarming
 80016ee:	4baa      	ldr	r3, [pc, #680]	; (8001998 <State_Process+0x2d8>)
 80016f0:	781b      	ldrb	r3, [r3, #0]
            gSystemState.currentState == LOCKED_RELOCK ||
 80016f2:	2b0b      	cmp	r3, #11
 80016f4:	d119      	bne.n	800172a <State_Process+0x6a>
        {
            gSystemState.currentState = UNLOCKED_WAITOPEN;
 80016f6:	4ba8      	ldr	r3, [pc, #672]	; (8001998 <State_Process+0x2d8>)
 80016f8:	2208      	movs	r2, #8
 80016fa:	701a      	strb	r2, [r3, #0]
            setTimer(UNLOCK_WINDOW_ID, TIMEOUT_10S_CYCLES);
 80016fc:	4ba7      	ldr	r3, [pc, #668]	; (800199c <State_Process+0x2dc>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	f242 7210 	movw	r2, #10000	; 0x2710
 8001704:	fb92 f3f3 	sdiv	r3, r2, r3
 8001708:	4619      	mov	r1, r3
 800170a:	2003      	movs	r0, #3
 800170c:	f000 fc4e 	bl	8001fac <setTimer>

            // Reset Penalties
            gSystemTimers.failedAttempts = 0;
 8001710:	4ba3      	ldr	r3, [pc, #652]	; (80019a0 <State_Process+0x2e0>)
 8001712:	2200      	movs	r2, #0
 8001714:	601a      	str	r2, [r3, #0]
            gSystemTimers.penaltyEndTick = 0;
 8001716:	4ba2      	ldr	r3, [pc, #648]	; (80019a0 <State_Process+0x2e0>)
 8001718:	2200      	movs	r2, #0
 800171a:	609a      	str	r2, [r3, #8]

            // Consume events
            gInputState.keySensor = 0;
 800171c:	4b9d      	ldr	r3, [pc, #628]	; (8001994 <State_Process+0x2d4>)
 800171e:	2200      	movs	r2, #0
 8001720:	705a      	strb	r2, [r3, #1]
            gInputState.indoorButton = 0;
 8001722:	4b9c      	ldr	r3, [pc, #624]	; (8001994 <State_Process+0x2d4>)
 8001724:	2200      	movs	r2, #0
 8001726:	709a      	strb	r2, [r3, #2]
            return; // Exit immediately to next cycle
 8001728:	e306      	b.n	8001d38 <State_Process+0x678>
        }
    }

    // --- STATE MACHINE LOGIC ---

    switch (gSystemState.currentState) {
 800172a:	4b9b      	ldr	r3, [pc, #620]	; (8001998 <State_Process+0x2d8>)
 800172c:	781b      	ldrb	r3, [r3, #0]
 800172e:	3b01      	subs	r3, #1
 8001730:	2b0d      	cmp	r3, #13
 8001732:	f200 82e4 	bhi.w	8001cfe <State_Process+0x63e>
 8001736:	a201      	add	r2, pc, #4	; (adr r2, 800173c <State_Process+0x7c>)
 8001738:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800173c:	08001775 	.word	0x08001775
 8001740:	0800178d 	.word	0x0800178d
 8001744:	080017d1 	.word	0x080017d1
 8001748:	080017fb 	.word	0x080017fb
 800174c:	0800187f 	.word	0x0800187f
 8001750:	080019e7 	.word	0x080019e7
 8001754:	08001a25 	.word	0x08001a25
 8001758:	08001a37 	.word	0x08001a37
 800175c:	08001a9b 	.word	0x08001a9b
 8001760:	08001b5f 	.word	0x08001b5f
 8001764:	08001bd7 	.word	0x08001bd7
 8001768:	08001c4b 	.word	0x08001c4b
 800176c:	08001ca5 	.word	0x08001ca5
 8001770:	08001cc9 	.word	0x08001cc9
        case LOCKED_SLEEP:
            // Transitions:
            // Any Key -> Wakeup
            if (gKeyEvent.keyChar != 0)
 8001774:	4b8b      	ldr	r3, [pc, #556]	; (80019a4 <State_Process+0x2e4>)
 8001776:	781b      	ldrb	r3, [r3, #0]
 8001778:	2b00      	cmp	r3, #0
 800177a:	f000 82c4 	beq.w	8001d06 <State_Process+0x646>
            {
                gSystemState.currentState = LOCKED_WAKEUP;
 800177e:	4b86      	ldr	r3, [pc, #536]	; (8001998 <State_Process+0x2d8>)
 8001780:	2202      	movs	r2, #2
 8001782:	701a      	strb	r2, [r3, #0]
                gKeyEvent.keyChar = 0;
 8001784:	4b87      	ldr	r3, [pc, #540]	; (80019a4 <State_Process+0x2e4>)
 8001786:	2200      	movs	r2, #0
 8001788:	701a      	strb	r2, [r3, #0]
            }
            break;
 800178a:	e2bc      	b.n	8001d06 <State_Process+0x646>

        case LOCKED_WAKEUP:
            // Logic: Check Battery
            if (gInputState.batteryLow)
 800178c:	4b81      	ldr	r3, [pc, #516]	; (8001994 <State_Process+0x2d4>)
 800178e:	791b      	ldrb	r3, [r3, #4]
 8001790:	2b00      	cmp	r3, #0
 8001792:	d00d      	beq.n	80017b0 <State_Process+0xf0>
            {
                gSystemState.currentState = BATTERY_WARNING;
 8001794:	4b80      	ldr	r3, [pc, #512]	; (8001998 <State_Process+0x2d8>)
 8001796:	2203      	movs	r2, #3
 8001798:	701a      	strb	r2, [r3, #0]
                setTimer(WARNING_TASK_ID, TIMEOUT_3S_CYCLES);
 800179a:	4b80      	ldr	r3, [pc, #512]	; (800199c <State_Process+0x2dc>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80017a2:	fb92 f3f3 	sdiv	r3, r2, r3
 80017a6:	4619      	mov	r1, r3
 80017a8:	2001      	movs	r0, #1
 80017aa:	f000 fbff 	bl	8001fac <setTimer>
            } else {
                gSystemState.currentState = LOCKED_ENTRY;
                input_clear();
                setTimer(ENTRY_TIMEOUT_ID, TIMEOUT_30S_CYCLES);
            }
            break;
 80017ae:	e2c3      	b.n	8001d38 <State_Process+0x678>
                gSystemState.currentState = LOCKED_ENTRY;
 80017b0:	4b79      	ldr	r3, [pc, #484]	; (8001998 <State_Process+0x2d8>)
 80017b2:	2204      	movs	r2, #4
 80017b4:	701a      	strb	r2, [r3, #0]
                input_clear();
 80017b6:	f7ff fedf 	bl	8001578 <input_clear>
                setTimer(ENTRY_TIMEOUT_ID, TIMEOUT_30S_CYCLES);
 80017ba:	4b78      	ldr	r3, [pc, #480]	; (800199c <State_Process+0x2dc>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f247 5230 	movw	r2, #30000	; 0x7530
 80017c2:	fb92 f3f3 	sdiv	r3, r2, r3
 80017c6:	4619      	mov	r1, r3
 80017c8:	2002      	movs	r0, #2
 80017ca:	f000 fbef 	bl	8001fac <setTimer>
            break;
 80017ce:	e2b3      	b.n	8001d38 <State_Process+0x678>

        case BATTERY_WARNING:
            // Transitions: After 3s -> Locked Entry
            if (timer_flag[WARNING_TASK_ID] == 1)
 80017d0:	4b75      	ldr	r3, [pc, #468]	; (80019a8 <State_Process+0x2e8>)
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	2b01      	cmp	r3, #1
 80017d6:	f040 8298 	bne.w	8001d0a <State_Process+0x64a>
            {
                gSystemState.currentState = LOCKED_ENTRY;
 80017da:	4b6f      	ldr	r3, [pc, #444]	; (8001998 <State_Process+0x2d8>)
 80017dc:	2204      	movs	r2, #4
 80017de:	701a      	strb	r2, [r3, #0]
                input_clear();
 80017e0:	f7ff feca 	bl	8001578 <input_clear>
                setTimer(ENTRY_TIMEOUT_ID, TIMEOUT_30S_CYCLES);
 80017e4:	4b6d      	ldr	r3, [pc, #436]	; (800199c <State_Process+0x2dc>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	f247 5230 	movw	r2, #30000	; 0x7530
 80017ec:	fb92 f3f3 	sdiv	r3, r2, r3
 80017f0:	4619      	mov	r1, r3
 80017f2:	2002      	movs	r0, #2
 80017f4:	f000 fbda 	bl	8001fac <setTimer>
            }
            break;
 80017f8:	e287      	b.n	8001d0a <State_Process+0x64a>

        case LOCKED_ENTRY:
            // Transitions:
            // 1. Timeout 30s -> Sleep
            if (timer_flag[ENTRY_TIMEOUT_ID] == 1)
 80017fa:	4b6b      	ldr	r3, [pc, #428]	; (80019a8 <State_Process+0x2e8>)
 80017fc:	689b      	ldr	r3, [r3, #8]
 80017fe:	2b01      	cmp	r3, #1
 8001800:	d103      	bne.n	800180a <State_Process+0x14a>
            {
                gSystemState.currentState = LOCKED_SLEEP;
 8001802:	4b65      	ldr	r3, [pc, #404]	; (8001998 <State_Process+0x2d8>)
 8001804:	2201      	movs	r2, #1
 8001806:	701a      	strb	r2, [r3, #0]
            {
                input_append(gKeyEvent.keyChar);
                setTimer(ENTRY_TIMEOUT_ID, TIMEOUT_30S_CYCLES); // Reset timeout
                gKeyEvent.keyChar = 0;
            }
            break;
 8001808:	e281      	b.n	8001d0e <State_Process+0x64e>
            else if (gKeyEvent.isEnter)
 800180a:	4b66      	ldr	r3, [pc, #408]	; (80019a4 <State_Process+0x2e4>)
 800180c:	785b      	ldrb	r3, [r3, #1]
 800180e:	2b00      	cmp	r3, #0
 8001810:	d009      	beq.n	8001826 <State_Process+0x166>
                gSystemState.currentState = LOCKED_VERIFY;
 8001812:	4b61      	ldr	r3, [pc, #388]	; (8001998 <State_Process+0x2d8>)
 8001814:	2205      	movs	r2, #5
 8001816:	701a      	strb	r2, [r3, #0]
                isShowingError = false; // Reset error flag
 8001818:	4b64      	ldr	r3, [pc, #400]	; (80019ac <State_Process+0x2ec>)
 800181a:	2200      	movs	r2, #0
 800181c:	701a      	strb	r2, [r3, #0]
                gKeyEvent.isEnter = 0;
 800181e:	4b61      	ldr	r3, [pc, #388]	; (80019a4 <State_Process+0x2e4>)
 8001820:	2200      	movs	r2, #0
 8001822:	705a      	strb	r2, [r3, #1]
            break;
 8001824:	e273      	b.n	8001d0e <State_Process+0x64e>
            else if (gKeyEvent.isBackspace)
 8001826:	4b5f      	ldr	r3, [pc, #380]	; (80019a4 <State_Process+0x2e4>)
 8001828:	78db      	ldrb	r3, [r3, #3]
 800182a:	2b00      	cmp	r3, #0
 800182c:	d00f      	beq.n	800184e <State_Process+0x18e>
                input_backspace();
 800182e:	f7ff fed5 	bl	80015dc <input_backspace>
                setTimer(ENTRY_TIMEOUT_ID, TIMEOUT_30S_CYCLES); // Reset timeout
 8001832:	4b5a      	ldr	r3, [pc, #360]	; (800199c <State_Process+0x2dc>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	f247 5230 	movw	r2, #30000	; 0x7530
 800183a:	fb92 f3f3 	sdiv	r3, r2, r3
 800183e:	4619      	mov	r1, r3
 8001840:	2002      	movs	r0, #2
 8001842:	f000 fbb3 	bl	8001fac <setTimer>
                gKeyEvent.isBackspace = 0;
 8001846:	4b57      	ldr	r3, [pc, #348]	; (80019a4 <State_Process+0x2e4>)
 8001848:	2200      	movs	r2, #0
 800184a:	70da      	strb	r2, [r3, #3]
            break;
 800184c:	e25f      	b.n	8001d0e <State_Process+0x64e>
            else if (gKeyEvent.keyChar != 0)
 800184e:	4b55      	ldr	r3, [pc, #340]	; (80019a4 <State_Process+0x2e4>)
 8001850:	781b      	ldrb	r3, [r3, #0]
 8001852:	2b00      	cmp	r3, #0
 8001854:	f000 825b 	beq.w	8001d0e <State_Process+0x64e>
                input_append(gKeyEvent.keyChar);
 8001858:	4b52      	ldr	r3, [pc, #328]	; (80019a4 <State_Process+0x2e4>)
 800185a:	781b      	ldrb	r3, [r3, #0]
 800185c:	4618      	mov	r0, r3
 800185e:	f7ff fe9b 	bl	8001598 <input_append>
                setTimer(ENTRY_TIMEOUT_ID, TIMEOUT_30S_CYCLES); // Reset timeout
 8001862:	4b4e      	ldr	r3, [pc, #312]	; (800199c <State_Process+0x2dc>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f247 5230 	movw	r2, #30000	; 0x7530
 800186a:	fb92 f3f3 	sdiv	r3, r2, r3
 800186e:	4619      	mov	r1, r3
 8001870:	2002      	movs	r0, #2
 8001872:	f000 fb9b 	bl	8001fac <setTimer>
                gKeyEvent.keyChar = 0;
 8001876:	4b4b      	ldr	r3, [pc, #300]	; (80019a4 <State_Process+0x2e4>)
 8001878:	2200      	movs	r2, #0
 800187a:	701a      	strb	r2, [r3, #0]
            break;
 800187c:	e247      	b.n	8001d0e <State_Process+0x64e>

        case LOCKED_VERIFY:
            // Logic: Check password
            // If just entered state (isShowingError == false)
            if (!isShowingError)
 800187e:	4b4b      	ldr	r3, [pc, #300]	; (80019ac <State_Process+0x2ec>)
 8001880:	781b      	ldrb	r3, [r3, #0]
 8001882:	f083 0301 	eor.w	r3, r3, #1
 8001886:	b2db      	uxtb	r3, r3
 8001888:	2b00      	cmp	r3, #0
 800188a:	f000 8097 	beq.w	80019bc <State_Process+0x2fc>
            {
                bool isCorrect = verify_password();
 800188e:	f7ff febf 	bl	8001610 <verify_password>
 8001892:	4603      	mov	r3, r0
 8001894:	71fb      	strb	r3, [r7, #7]

                // Case A: Format Error (Len < 4 or > 20)
                if (inputLen < PASSWORD_LENGTH || inputLen > MAX_INPUT_LENGTH)
 8001896:	4b46      	ldr	r3, [pc, #280]	; (80019b0 <State_Process+0x2f0>)
 8001898:	881b      	ldrh	r3, [r3, #0]
 800189a:	2b03      	cmp	r3, #3
 800189c:	d903      	bls.n	80018a6 <State_Process+0x1e6>
 800189e:	4b44      	ldr	r3, [pc, #272]	; (80019b0 <State_Process+0x2f0>)
 80018a0:	881b      	ldrh	r3, [r3, #0]
 80018a2:	2b14      	cmp	r3, #20
 80018a4:	d90d      	bls.n	80018c2 <State_Process+0x202>
                {
                    isShowingError = true;
 80018a6:	4b41      	ldr	r3, [pc, #260]	; (80019ac <State_Process+0x2ec>)
 80018a8:	2201      	movs	r2, #1
 80018aa:	701a      	strb	r2, [r3, #0]
                    setTimer(WARNING_TASK_ID, TIMEOUT_3S_CYCLES); // Show error 3s
 80018ac:	4b3b      	ldr	r3, [pc, #236]	; (800199c <State_Process+0x2dc>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80018b4:	fb92 f3f3 	sdiv	r3, r2, r3
 80018b8:	4619      	mov	r1, r3
 80018ba:	2001      	movs	r0, #1
 80018bc:	f000 fb76 	bl	8001fac <setTimer>
                    gSystemState.currentState = LOCKED_ENTRY;
                    input_clear();
                    setTimer(ENTRY_TIMEOUT_ID, TIMEOUT_30S_CYCLES);
                }
            }
            break;
 80018c0:	e227      	b.n	8001d12 <State_Process+0x652>
                else if (isCorrect)
 80018c2:	79fb      	ldrb	r3, [r7, #7]
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d012      	beq.n	80018ee <State_Process+0x22e>
                    gSystemState.currentState = UNLOCKED_WAITOPEN;
 80018c8:	4b33      	ldr	r3, [pc, #204]	; (8001998 <State_Process+0x2d8>)
 80018ca:	2208      	movs	r2, #8
 80018cc:	701a      	strb	r2, [r3, #0]
                    setTimer(UNLOCK_WINDOW_ID, TIMEOUT_10S_CYCLES);
 80018ce:	4b33      	ldr	r3, [pc, #204]	; (800199c <State_Process+0x2dc>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	f242 7210 	movw	r2, #10000	; 0x2710
 80018d6:	fb92 f3f3 	sdiv	r3, r2, r3
 80018da:	4619      	mov	r1, r3
 80018dc:	2003      	movs	r0, #3
 80018de:	f000 fb65 	bl	8001fac <setTimer>
                    gSystemTimers.failedAttempts = 0;
 80018e2:	4b2f      	ldr	r3, [pc, #188]	; (80019a0 <State_Process+0x2e0>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	601a      	str	r2, [r3, #0]
                    input_clear();
 80018e8:	f7ff fe46 	bl	8001578 <input_clear>
            break;
 80018ec:	e211      	b.n	8001d12 <State_Process+0x652>
                    gSystemTimers.failedAttempts++;
 80018ee:	4b2c      	ldr	r3, [pc, #176]	; (80019a0 <State_Process+0x2e0>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	3301      	adds	r3, #1
 80018f4:	4a2a      	ldr	r2, [pc, #168]	; (80019a0 <State_Process+0x2e0>)
 80018f6:	6013      	str	r3, [r2, #0]
                    input_clear();
 80018f8:	f7ff fe3e 	bl	8001578 <input_clear>
                    if ((gSystemTimers.failedAttempts % 3) == 0)
 80018fc:	4b28      	ldr	r3, [pc, #160]	; (80019a0 <State_Process+0x2e0>)
 80018fe:	6819      	ldr	r1, [r3, #0]
 8001900:	4b2c      	ldr	r3, [pc, #176]	; (80019b4 <State_Process+0x2f4>)
 8001902:	fba3 2301 	umull	r2, r3, r3, r1
 8001906:	085a      	lsrs	r2, r3, #1
 8001908:	4613      	mov	r3, r2
 800190a:	005b      	lsls	r3, r3, #1
 800190c:	4413      	add	r3, r2
 800190e:	1aca      	subs	r2, r1, r3
 8001910:	2a00      	cmp	r2, #0
 8001912:	d130      	bne.n	8001976 <State_Process+0x2b6>
                        if (gSystemTimers.failedAttempts >= 15)
 8001914:	4b22      	ldr	r3, [pc, #136]	; (80019a0 <State_Process+0x2e0>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	2b0e      	cmp	r3, #14
 800191a:	d910      	bls.n	800193e <State_Process+0x27e>
                            gSystemState.currentState = PERMANENT_LOCKOUT;
 800191c:	4b1e      	ldr	r3, [pc, #120]	; (8001998 <State_Process+0x2d8>)
 800191e:	2207      	movs	r2, #7
 8001920:	701a      	strb	r2, [r3, #0]
                            gOutputStatus.buzzer = BUZZER_ON;
 8001922:	4b25      	ldr	r3, [pc, #148]	; (80019b8 <State_Process+0x2f8>)
 8001924:	2201      	movs	r2, #1
 8001926:	70da      	strb	r2, [r3, #3]
                            setTimer(BUZZER_TASK_ID, TIMEOUT_10S_CYCLES);
 8001928:	4b1c      	ldr	r3, [pc, #112]	; (800199c <State_Process+0x2dc>)
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	f242 7210 	movw	r2, #10000	; 0x2710
 8001930:	fb92 f3f3 	sdiv	r3, r2, r3
 8001934:	4619      	mov	r1, r3
 8001936:	2000      	movs	r0, #0
 8001938:	f000 fb38 	bl	8001fac <setTimer>
            break;
 800193c:	e1e9      	b.n	8001d12 <State_Process+0x652>
                            uint8_t level = gSystemTimers.failedAttempts / 3;
 800193e:	4b18      	ldr	r3, [pc, #96]	; (80019a0 <State_Process+0x2e0>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	4a1c      	ldr	r2, [pc, #112]	; (80019b4 <State_Process+0x2f4>)
 8001944:	fba2 2303 	umull	r2, r3, r2, r3
 8001948:	085b      	lsrs	r3, r3, #1
 800194a:	71bb      	strb	r3, [r7, #6]
                            activate_penalty(level);
 800194c:	79bb      	ldrb	r3, [r7, #6]
 800194e:	4618      	mov	r0, r3
 8001950:	f7ff fe74 	bl	800163c <activate_penalty>
                            gSystemState.currentState = PENALTY_TIMER;
 8001954:	4b10      	ldr	r3, [pc, #64]	; (8001998 <State_Process+0x2d8>)
 8001956:	2206      	movs	r2, #6
 8001958:	701a      	strb	r2, [r3, #0]
                            gOutputStatus.buzzer = BUZZER_ON;
 800195a:	4b17      	ldr	r3, [pc, #92]	; (80019b8 <State_Process+0x2f8>)
 800195c:	2201      	movs	r2, #1
 800195e:	70da      	strb	r2, [r3, #3]
                            setTimer(BUZZER_TASK_ID, TIMEOUT_10S_CYCLES);
 8001960:	4b0e      	ldr	r3, [pc, #56]	; (800199c <State_Process+0x2dc>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	f242 7210 	movw	r2, #10000	; 0x2710
 8001968:	fb92 f3f3 	sdiv	r3, r2, r3
 800196c:	4619      	mov	r1, r3
 800196e:	2000      	movs	r0, #0
 8001970:	f000 fb1c 	bl	8001fac <setTimer>
            break;
 8001974:	e1cd      	b.n	8001d12 <State_Process+0x652>
                        isShowingError = true;
 8001976:	4b0d      	ldr	r3, [pc, #52]	; (80019ac <State_Process+0x2ec>)
 8001978:	2201      	movs	r2, #1
 800197a:	701a      	strb	r2, [r3, #0]
                        setTimer(WARNING_TASK_ID, TIMEOUT_3S_CYCLES); // Show error 3s
 800197c:	4b07      	ldr	r3, [pc, #28]	; (800199c <State_Process+0x2dc>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001984:	fb92 f3f3 	sdiv	r3, r2, r3
 8001988:	4619      	mov	r1, r3
 800198a:	2001      	movs	r0, #1
 800198c:	f000 fb0e 	bl	8001fac <setTimer>
            break;
 8001990:	e1bf      	b.n	8001d12 <State_Process+0x652>
 8001992:	bf00      	nop
 8001994:	20000110 	.word	0x20000110
 8001998:	200001f8 	.word	0x200001f8
 800199c:	20000010 	.word	0x20000010
 80019a0:	20000118 	.word	0x20000118
 80019a4:	200001e0 	.word	0x200001e0
 80019a8:	200001e4 	.word	0x200001e4
 80019ac:	20000100 	.word	0x20000100
 80019b0:	200000fe 	.word	0x200000fe
 80019b4:	aaaaaaab 	.word	0xaaaaaaab
 80019b8:	200001b8 	.word	0x200001b8
                if (timer_flag[WARNING_TASK_ID] == 1)
 80019bc:	4bb0      	ldr	r3, [pc, #704]	; (8001c80 <State_Process+0x5c0>)
 80019be:	685b      	ldr	r3, [r3, #4]
 80019c0:	2b01      	cmp	r3, #1
 80019c2:	f040 81a6 	bne.w	8001d12 <State_Process+0x652>
                    gSystemState.currentState = LOCKED_ENTRY;
 80019c6:	4baf      	ldr	r3, [pc, #700]	; (8001c84 <State_Process+0x5c4>)
 80019c8:	2204      	movs	r2, #4
 80019ca:	701a      	strb	r2, [r3, #0]
                    input_clear();
 80019cc:	f7ff fdd4 	bl	8001578 <input_clear>
                    setTimer(ENTRY_TIMEOUT_ID, TIMEOUT_30S_CYCLES);
 80019d0:	4bad      	ldr	r3, [pc, #692]	; (8001c88 <State_Process+0x5c8>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	f247 5230 	movw	r2, #30000	; 0x7530
 80019d8:	fb92 f3f3 	sdiv	r3, r2, r3
 80019dc:	4619      	mov	r1, r3
 80019de:	2002      	movs	r0, #2
 80019e0:	f000 fae4 	bl	8001fac <setTimer>
            break;
 80019e4:	e195      	b.n	8001d12 <State_Process+0x652>

        case PENALTY_TIMER:
            // Logic: Wait for penalty end
            // 1. Buzzer timeout (10s)
            if (timer_flag[BUZZER_TASK_ID] == 1)
 80019e6:	4ba6      	ldr	r3, [pc, #664]	; (8001c80 <State_Process+0x5c0>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	2b01      	cmp	r3, #1
 80019ec:	d102      	bne.n	80019f4 <State_Process+0x334>
            {
                gOutputStatus.buzzer = BUZZER_OFF;
 80019ee:	4ba7      	ldr	r3, [pc, #668]	; (8001c8c <State_Process+0x5cc>)
 80019f0:	2200      	movs	r2, #0
 80019f2:	70da      	strb	r2, [r3, #3]
            }
            // 2. Check Penalty Time
            if (HAL_GetTick() >= gSystemTimers.penaltyEndTick)
 80019f4:	f000 fbac 	bl	8002150 <HAL_GetTick>
 80019f8:	4602      	mov	r2, r0
 80019fa:	4ba5      	ldr	r3, [pc, #660]	; (8001c90 <State_Process+0x5d0>)
 80019fc:	689b      	ldr	r3, [r3, #8]
 80019fe:	429a      	cmp	r2, r3
 8001a00:	f0c0 8189 	bcc.w	8001d16 <State_Process+0x656>
            {
                gSystemState.currentState = LOCKED_ENTRY;
 8001a04:	4b9f      	ldr	r3, [pc, #636]	; (8001c84 <State_Process+0x5c4>)
 8001a06:	2204      	movs	r2, #4
 8001a08:	701a      	strb	r2, [r3, #0]
                input_clear();
 8001a0a:	f7ff fdb5 	bl	8001578 <input_clear>
                setTimer(ENTRY_TIMEOUT_ID, TIMEOUT_30S_CYCLES);
 8001a0e:	4b9e      	ldr	r3, [pc, #632]	; (8001c88 <State_Process+0x5c8>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f247 5230 	movw	r2, #30000	; 0x7530
 8001a16:	fb92 f3f3 	sdiv	r3, r2, r3
 8001a1a:	4619      	mov	r1, r3
 8001a1c:	2002      	movs	r0, #2
 8001a1e:	f000 fac5 	bl	8001fac <setTimer>
            }
            break;
 8001a22:	e178      	b.n	8001d16 <State_Process+0x656>

        case PERMANENT_LOCKOUT:
            // Logic: Infinite loop until Master Key (Handled in Global Overrides)
            // Buzzer timeout
            if (timer_flag[BUZZER_TASK_ID] == 1)
 8001a24:	4b96      	ldr	r3, [pc, #600]	; (8001c80 <State_Process+0x5c0>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	2b01      	cmp	r3, #1
 8001a2a:	f040 8176 	bne.w	8001d1a <State_Process+0x65a>
            {
                gOutputStatus.buzzer = BUZZER_OFF;
 8001a2e:	4b97      	ldr	r3, [pc, #604]	; (8001c8c <State_Process+0x5cc>)
 8001a30:	2200      	movs	r2, #0
 8001a32:	70da      	strb	r2, [r3, #3]
            }
            break;
 8001a34:	e171      	b.n	8001d1a <State_Process+0x65a>

        case UNLOCKED_WAITOPEN:
            // Transitions:
            // 1. Door Opens -> DoorOpen
            if (gInputState.doorSensor == 0)
 8001a36:	4b97      	ldr	r3, [pc, #604]	; (8001c94 <State_Process+0x5d4>)
 8001a38:	781b      	ldrb	r3, [r3, #0]
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d10d      	bne.n	8001a5a <State_Process+0x39a>
            {
                gSystemState.currentState = UNLOCKED_DOOROPEN;
 8001a3e:	4b91      	ldr	r3, [pc, #580]	; (8001c84 <State_Process+0x5c4>)
 8001a40:	220a      	movs	r2, #10
 8001a42:	701a      	strb	r2, [r3, #0]
                setTimer(UNLOCK_WINDOW_ID, TIMEOUT_30S_CYCLES);
 8001a44:	4b90      	ldr	r3, [pc, #576]	; (8001c88 <State_Process+0x5c8>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	f247 5230 	movw	r2, #30000	; 0x7530
 8001a4c:	fb92 f3f3 	sdiv	r3, r2, r3
 8001a50:	4619      	mov	r1, r3
 8001a52:	2003      	movs	r0, #3
 8001a54:	f000 faaa 	bl	8001fac <setTimer>
                gSystemState.currentState = UNLOCKED_SETPASSWORD;
                input_clear();
                setTimer(ENTRY_TIMEOUT_ID, TIMEOUT_30S_CYCLES);
                gKeyEvent.isEnterLong = 0;
            }
            break;
 8001a58:	e161      	b.n	8001d1e <State_Process+0x65e>
            else if (timer_flag[UNLOCK_WINDOW_ID] == 1)
 8001a5a:	4b89      	ldr	r3, [pc, #548]	; (8001c80 <State_Process+0x5c0>)
 8001a5c:	68db      	ldr	r3, [r3, #12]
 8001a5e:	2b01      	cmp	r3, #1
 8001a60:	d103      	bne.n	8001a6a <State_Process+0x3aa>
                gSystemState.currentState = LOCKED_RELOCK;
 8001a62:	4b88      	ldr	r3, [pc, #544]	; (8001c84 <State_Process+0x5c4>)
 8001a64:	220e      	movs	r2, #14
 8001a66:	701a      	strb	r2, [r3, #0]
            break;
 8001a68:	e159      	b.n	8001d1e <State_Process+0x65e>
            else if (gKeyEvent.isEnterLong)
 8001a6a:	4b8b      	ldr	r3, [pc, #556]	; (8001c98 <State_Process+0x5d8>)
 8001a6c:	789b      	ldrb	r3, [r3, #2]
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	f000 8155 	beq.w	8001d1e <State_Process+0x65e>
                gSystemState.currentState = UNLOCKED_SETPASSWORD;
 8001a74:	4b83      	ldr	r3, [pc, #524]	; (8001c84 <State_Process+0x5c4>)
 8001a76:	2209      	movs	r2, #9
 8001a78:	701a      	strb	r2, [r3, #0]
                input_clear();
 8001a7a:	f7ff fd7d 	bl	8001578 <input_clear>
                setTimer(ENTRY_TIMEOUT_ID, TIMEOUT_30S_CYCLES);
 8001a7e:	4b82      	ldr	r3, [pc, #520]	; (8001c88 <State_Process+0x5c8>)
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	f247 5230 	movw	r2, #30000	; 0x7530
 8001a86:	fb92 f3f3 	sdiv	r3, r2, r3
 8001a8a:	4619      	mov	r1, r3
 8001a8c:	2002      	movs	r0, #2
 8001a8e:	f000 fa8d 	bl	8001fac <setTimer>
                gKeyEvent.isEnterLong = 0;
 8001a92:	4b81      	ldr	r3, [pc, #516]	; (8001c98 <State_Process+0x5d8>)
 8001a94:	2200      	movs	r2, #0
 8001a96:	709a      	strb	r2, [r3, #2]
            break;
 8001a98:	e141      	b.n	8001d1e <State_Process+0x65e>

        case UNLOCKED_SETPASSWORD:
            // Logic: Input new password
            // 1. Timeout 30s -> WaitOpen
            if (timer_flag[ENTRY_TIMEOUT_ID] == 1)
 8001a9a:	4b79      	ldr	r3, [pc, #484]	; (8001c80 <State_Process+0x5c0>)
 8001a9c:	689b      	ldr	r3, [r3, #8]
 8001a9e:	2b01      	cmp	r3, #1
 8001aa0:	d10d      	bne.n	8001abe <State_Process+0x3fe>
            {
                gSystemState.currentState = UNLOCKED_WAITOPEN;
 8001aa2:	4b78      	ldr	r3, [pc, #480]	; (8001c84 <State_Process+0x5c4>)
 8001aa4:	2208      	movs	r2, #8
 8001aa6:	701a      	strb	r2, [r3, #0]
                setTimer(UNLOCK_WINDOW_ID, TIMEOUT_10S_CYCLES);
 8001aa8:	4b77      	ldr	r3, [pc, #476]	; (8001c88 <State_Process+0x5c8>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	f242 7210 	movw	r2, #10000	; 0x2710
 8001ab0:	fb92 f3f3 	sdiv	r3, r2, r3
 8001ab4:	4619      	mov	r1, r3
 8001ab6:	2003      	movs	r0, #3
 8001ab8:	f000 fa78 	bl	8001fac <setTimer>
            {
                input_backspace();
                setTimer(ENTRY_TIMEOUT_ID, TIMEOUT_30S_CYCLES);
                gKeyEvent.isBackspace = 0;
            }
            break;
 8001abc:	e131      	b.n	8001d22 <State_Process+0x662>
            else if (gKeyEvent.isEnter)
 8001abe:	4b76      	ldr	r3, [pc, #472]	; (8001c98 <State_Process+0x5d8>)
 8001ac0:	785b      	ldrb	r3, [r3, #1]
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d01b      	beq.n	8001afe <State_Process+0x43e>
                if (inputLen == PASSWORD_LENGTH)
 8001ac6:	4b75      	ldr	r3, [pc, #468]	; (8001c9c <State_Process+0x5dc>)
 8001ac8:	881b      	ldrh	r3, [r3, #0]
 8001aca:	2b04      	cmp	r3, #4
 8001acc:	d106      	bne.n	8001adc <State_Process+0x41c>
                    State_SetPassword(inputBuffer); // Update global password
 8001ace:	4874      	ldr	r0, [pc, #464]	; (8001ca0 <State_Process+0x5e0>)
 8001ad0:	f000 f940 	bl	8001d54 <State_SetPassword>
                    gSystemState.currentState = LOCKED_RELOCK;
 8001ad4:	4b6b      	ldr	r3, [pc, #428]	; (8001c84 <State_Process+0x5c4>)
 8001ad6:	220e      	movs	r2, #14
 8001ad8:	701a      	strb	r2, [r3, #0]
 8001ada:	e00c      	b.n	8001af6 <State_Process+0x436>
                    gSystemState.currentState = UNLOCKED_WAITOPEN;
 8001adc:	4b69      	ldr	r3, [pc, #420]	; (8001c84 <State_Process+0x5c4>)
 8001ade:	2208      	movs	r2, #8
 8001ae0:	701a      	strb	r2, [r3, #0]
                    setTimer(UNLOCK_WINDOW_ID, TIMEOUT_10S_CYCLES);
 8001ae2:	4b69      	ldr	r3, [pc, #420]	; (8001c88 <State_Process+0x5c8>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	f242 7210 	movw	r2, #10000	; 0x2710
 8001aea:	fb92 f3f3 	sdiv	r3, r2, r3
 8001aee:	4619      	mov	r1, r3
 8001af0:	2003      	movs	r0, #3
 8001af2:	f000 fa5b 	bl	8001fac <setTimer>
                gKeyEvent.isEnter = 0;
 8001af6:	4b68      	ldr	r3, [pc, #416]	; (8001c98 <State_Process+0x5d8>)
 8001af8:	2200      	movs	r2, #0
 8001afa:	705a      	strb	r2, [r3, #1]
            break;
 8001afc:	e111      	b.n	8001d22 <State_Process+0x662>
            else if (gKeyEvent.keyChar != 0)
 8001afe:	4b66      	ldr	r3, [pc, #408]	; (8001c98 <State_Process+0x5d8>)
 8001b00:	781b      	ldrb	r3, [r3, #0]
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d016      	beq.n	8001b34 <State_Process+0x474>
                if (inputLen < PASSWORD_LENGTH)
 8001b06:	4b65      	ldr	r3, [pc, #404]	; (8001c9c <State_Process+0x5dc>)
 8001b08:	881b      	ldrh	r3, [r3, #0]
 8001b0a:	2b03      	cmp	r3, #3
 8001b0c:	d804      	bhi.n	8001b18 <State_Process+0x458>
                    input_append(gKeyEvent.keyChar);
 8001b0e:	4b62      	ldr	r3, [pc, #392]	; (8001c98 <State_Process+0x5d8>)
 8001b10:	781b      	ldrb	r3, [r3, #0]
 8001b12:	4618      	mov	r0, r3
 8001b14:	f7ff fd40 	bl	8001598 <input_append>
                setTimer(ENTRY_TIMEOUT_ID, TIMEOUT_30S_CYCLES);
 8001b18:	4b5b      	ldr	r3, [pc, #364]	; (8001c88 <State_Process+0x5c8>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f247 5230 	movw	r2, #30000	; 0x7530
 8001b20:	fb92 f3f3 	sdiv	r3, r2, r3
 8001b24:	4619      	mov	r1, r3
 8001b26:	2002      	movs	r0, #2
 8001b28:	f000 fa40 	bl	8001fac <setTimer>
                gKeyEvent.keyChar = 0;
 8001b2c:	4b5a      	ldr	r3, [pc, #360]	; (8001c98 <State_Process+0x5d8>)
 8001b2e:	2200      	movs	r2, #0
 8001b30:	701a      	strb	r2, [r3, #0]
            break;
 8001b32:	e0f6      	b.n	8001d22 <State_Process+0x662>
            else if (gKeyEvent.isBackspace)
 8001b34:	4b58      	ldr	r3, [pc, #352]	; (8001c98 <State_Process+0x5d8>)
 8001b36:	78db      	ldrb	r3, [r3, #3]
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	f000 80f2 	beq.w	8001d22 <State_Process+0x662>
                input_backspace();
 8001b3e:	f7ff fd4d 	bl	80015dc <input_backspace>
                setTimer(ENTRY_TIMEOUT_ID, TIMEOUT_30S_CYCLES);
 8001b42:	4b51      	ldr	r3, [pc, #324]	; (8001c88 <State_Process+0x5c8>)
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f247 5230 	movw	r2, #30000	; 0x7530
 8001b4a:	fb92 f3f3 	sdiv	r3, r2, r3
 8001b4e:	4619      	mov	r1, r3
 8001b50:	2002      	movs	r0, #2
 8001b52:	f000 fa2b 	bl	8001fac <setTimer>
                gKeyEvent.isBackspace = 0;
 8001b56:	4b50      	ldr	r3, [pc, #320]	; (8001c98 <State_Process+0x5d8>)
 8001b58:	2200      	movs	r2, #0
 8001b5a:	70da      	strb	r2, [r3, #3]
            break;
 8001b5c:	e0e1      	b.n	8001d22 <State_Process+0x662>

        case UNLOCKED_DOOROPEN:
            // Transitions:
            // 1. Door Closes -> WaitClose
            if (gInputState.doorSensor == 1)
 8001b5e:	4b4d      	ldr	r3, [pc, #308]	; (8001c94 <State_Process+0x5d4>)
 8001b60:	781b      	ldrb	r3, [r3, #0]
 8001b62:	2b01      	cmp	r3, #1
 8001b64:	d10d      	bne.n	8001b82 <State_Process+0x4c2>
            {
                gSystemState.currentState = UNLOCKED_WAITCLOSE;
 8001b66:	4b47      	ldr	r3, [pc, #284]	; (8001c84 <State_Process+0x5c4>)
 8001b68:	220c      	movs	r2, #12
 8001b6a:	701a      	strb	r2, [r3, #0]
                setTimer(UNLOCK_WINDOW_ID, TIMEOUT_10S_CYCLES);
 8001b6c:	4b46      	ldr	r3, [pc, #280]	; (8001c88 <State_Process+0x5c8>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	f242 7210 	movw	r2, #10000	; 0x2710
 8001b74:	fb92 f3f3 	sdiv	r3, r2, r3
 8001b78:	4619      	mov	r1, r3
 8001b7a:	2003      	movs	r0, #3
 8001b7c:	f000 fa16 	bl	8001fac <setTimer>
                gSystemTimers.alarmRepeatTick = HAL_GetTick() + ALARM_REPEAT_MS;
                // Start Buzzer 10s
                gOutputStatus.buzzer = BUZZER_ON;
                setTimer(BUZZER_TASK_ID, TIMEOUT_10S_CYCLES);
            }
            break;
 8001b80:	e0d1      	b.n	8001d26 <State_Process+0x666>
            else if (gInputState.indoorButtonLong)
 8001b82:	4b44      	ldr	r3, [pc, #272]	; (8001c94 <State_Process+0x5d4>)
 8001b84:	78db      	ldrb	r3, [r3, #3]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d006      	beq.n	8001b98 <State_Process+0x4d8>
                gSystemState.currentState = UNLOCKED_ALWAYSOPEN;
 8001b8a:	4b3e      	ldr	r3, [pc, #248]	; (8001c84 <State_Process+0x5c4>)
 8001b8c:	220d      	movs	r2, #13
 8001b8e:	701a      	strb	r2, [r3, #0]
                gInputState.indoorButtonLong = 0;
 8001b90:	4b40      	ldr	r3, [pc, #256]	; (8001c94 <State_Process+0x5d4>)
 8001b92:	2200      	movs	r2, #0
 8001b94:	70da      	strb	r2, [r3, #3]
            break;
 8001b96:	e0c6      	b.n	8001d26 <State_Process+0x666>
            else if (timer_flag[UNLOCK_WINDOW_ID] == 1)
 8001b98:	4b39      	ldr	r3, [pc, #228]	; (8001c80 <State_Process+0x5c0>)
 8001b9a:	68db      	ldr	r3, [r3, #12]
 8001b9c:	2b01      	cmp	r3, #1
 8001b9e:	f040 80c2 	bne.w	8001d26 <State_Process+0x666>
                gSystemState.currentState = ALARM_FORGOTCLOSE;
 8001ba2:	4b38      	ldr	r3, [pc, #224]	; (8001c84 <State_Process+0x5c4>)
 8001ba4:	220b      	movs	r2, #11
 8001ba6:	701a      	strb	r2, [r3, #0]
                gSystemTimers.alarmRepeatTick = HAL_GetTick() + ALARM_REPEAT_MS;
 8001ba8:	f000 fad2 	bl	8002150 <HAL_GetTick>
 8001bac:	4603      	mov	r3, r0
 8001bae:	f503 2392 	add.w	r3, r3, #299008	; 0x49000
 8001bb2:	f503 7378 	add.w	r3, r3, #992	; 0x3e0
 8001bb6:	4a36      	ldr	r2, [pc, #216]	; (8001c90 <State_Process+0x5d0>)
 8001bb8:	60d3      	str	r3, [r2, #12]
                gOutputStatus.buzzer = BUZZER_ON;
 8001bba:	4b34      	ldr	r3, [pc, #208]	; (8001c8c <State_Process+0x5cc>)
 8001bbc:	2201      	movs	r2, #1
 8001bbe:	70da      	strb	r2, [r3, #3]
                setTimer(BUZZER_TASK_ID, TIMEOUT_10S_CYCLES);
 8001bc0:	4b31      	ldr	r3, [pc, #196]	; (8001c88 <State_Process+0x5c8>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f242 7210 	movw	r2, #10000	; 0x2710
 8001bc8:	fb92 f3f3 	sdiv	r3, r2, r3
 8001bcc:	4619      	mov	r1, r3
 8001bce:	2000      	movs	r0, #0
 8001bd0:	f000 f9ec 	bl	8001fac <setTimer>
            break;
 8001bd4:	e0a7      	b.n	8001d26 <State_Process+0x666>

        case ALARM_FORGOTCLOSE:
            // Transitions:
            // 1. Door Closes -> WaitClose
            if (gInputState.doorSensor == 1)
 8001bd6:	4b2f      	ldr	r3, [pc, #188]	; (8001c94 <State_Process+0x5d4>)
 8001bd8:	781b      	ldrb	r3, [r3, #0]
 8001bda:	2b01      	cmp	r3, #1
 8001bdc:	d10f      	bne.n	8001bfe <State_Process+0x53e>
            {
                gSystemState.currentState = UNLOCKED_WAITCLOSE;
 8001bde:	4b29      	ldr	r3, [pc, #164]	; (8001c84 <State_Process+0x5c4>)
 8001be0:	220c      	movs	r2, #12
 8001be2:	701a      	strb	r2, [r3, #0]
                setTimer(UNLOCK_WINDOW_ID, TIMEOUT_10S_CYCLES);
 8001be4:	4b28      	ldr	r3, [pc, #160]	; (8001c88 <State_Process+0x5c8>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	f242 7210 	movw	r2, #10000	; 0x2710
 8001bec:	fb92 f3f3 	sdiv	r3, r2, r3
 8001bf0:	4619      	mov	r1, r3
 8001bf2:	2003      	movs	r0, #3
 8001bf4:	f000 f9da 	bl	8001fac <setTimer>
                gOutputStatus.buzzer = BUZZER_OFF; // Stop alarm
 8001bf8:	4b24      	ldr	r3, [pc, #144]	; (8001c8c <State_Process+0x5cc>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	70da      	strb	r2, [r3, #3]
            }
            // 2. Buzzer Timeout (10s)
            if (timer_flag[BUZZER_TASK_ID] == 1)
 8001bfe:	4b20      	ldr	r3, [pc, #128]	; (8001c80 <State_Process+0x5c0>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	2b01      	cmp	r3, #1
 8001c04:	d102      	bne.n	8001c0c <State_Process+0x54c>
            {
                gOutputStatus.buzzer = BUZZER_OFF;
 8001c06:	4b21      	ldr	r3, [pc, #132]	; (8001c8c <State_Process+0x5cc>)
 8001c08:	2200      	movs	r2, #0
 8001c0a:	70da      	strb	r2, [r3, #3]
            }
            // 3. Repeat Alarm (5 min)
            if (HAL_GetTick() >= gSystemTimers.alarmRepeatTick)
 8001c0c:	f000 faa0 	bl	8002150 <HAL_GetTick>
 8001c10:	4602      	mov	r2, r0
 8001c12:	4b1f      	ldr	r3, [pc, #124]	; (8001c90 <State_Process+0x5d0>)
 8001c14:	68db      	ldr	r3, [r3, #12]
 8001c16:	429a      	cmp	r2, r3
 8001c18:	f0c0 8087 	bcc.w	8001d2a <State_Process+0x66a>
            {
                gSystemTimers.alarmRepeatTick = HAL_GetTick() + ALARM_REPEAT_MS;
 8001c1c:	f000 fa98 	bl	8002150 <HAL_GetTick>
 8001c20:	4603      	mov	r3, r0
 8001c22:	f503 2392 	add.w	r3, r3, #299008	; 0x49000
 8001c26:	f503 7378 	add.w	r3, r3, #992	; 0x3e0
 8001c2a:	4a19      	ldr	r2, [pc, #100]	; (8001c90 <State_Process+0x5d0>)
 8001c2c:	60d3      	str	r3, [r2, #12]
                gOutputStatus.buzzer = BUZZER_ON;
 8001c2e:	4b17      	ldr	r3, [pc, #92]	; (8001c8c <State_Process+0x5cc>)
 8001c30:	2201      	movs	r2, #1
 8001c32:	70da      	strb	r2, [r3, #3]
                setTimer(BUZZER_TASK_ID, TIMEOUT_10S_CYCLES);
 8001c34:	4b14      	ldr	r3, [pc, #80]	; (8001c88 <State_Process+0x5c8>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f242 7210 	movw	r2, #10000	; 0x2710
 8001c3c:	fb92 f3f3 	sdiv	r3, r2, r3
 8001c40:	4619      	mov	r1, r3
 8001c42:	2000      	movs	r0, #0
 8001c44:	f000 f9b2 	bl	8001fac <setTimer>
            }
            break;
 8001c48:	e06f      	b.n	8001d2a <State_Process+0x66a>

        case UNLOCKED_WAITCLOSE:
            // Transitions:
            // 1. Door Opens again -> DoorOpen
            if (gInputState.doorSensor == 0)
 8001c4a:	4b12      	ldr	r3, [pc, #72]	; (8001c94 <State_Process+0x5d4>)
 8001c4c:	781b      	ldrb	r3, [r3, #0]
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d10d      	bne.n	8001c6e <State_Process+0x5ae>
            {
                gSystemState.currentState = UNLOCKED_DOOROPEN;
 8001c52:	4b0c      	ldr	r3, [pc, #48]	; (8001c84 <State_Process+0x5c4>)
 8001c54:	220a      	movs	r2, #10
 8001c56:	701a      	strb	r2, [r3, #0]
                setTimer(UNLOCK_WINDOW_ID, TIMEOUT_30S_CYCLES);
 8001c58:	4b0b      	ldr	r3, [pc, #44]	; (8001c88 <State_Process+0x5c8>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	f247 5230 	movw	r2, #30000	; 0x7530
 8001c60:	fb92 f3f3 	sdiv	r3, r2, r3
 8001c64:	4619      	mov	r1, r3
 8001c66:	2003      	movs	r0, #3
 8001c68:	f000 f9a0 	bl	8001fac <setTimer>
            // 2. Timeout 10s -> Relock
            else if (timer_flag[UNLOCK_WINDOW_ID] == 1)
            {
                gSystemState.currentState = LOCKED_RELOCK;
            }
            break;
 8001c6c:	e05f      	b.n	8001d2e <State_Process+0x66e>
            else if (timer_flag[UNLOCK_WINDOW_ID] == 1)
 8001c6e:	4b04      	ldr	r3, [pc, #16]	; (8001c80 <State_Process+0x5c0>)
 8001c70:	68db      	ldr	r3, [r3, #12]
 8001c72:	2b01      	cmp	r3, #1
 8001c74:	d15b      	bne.n	8001d2e <State_Process+0x66e>
                gSystemState.currentState = LOCKED_RELOCK;
 8001c76:	4b03      	ldr	r3, [pc, #12]	; (8001c84 <State_Process+0x5c4>)
 8001c78:	220e      	movs	r2, #14
 8001c7a:	701a      	strb	r2, [r3, #0]
            break;
 8001c7c:	e057      	b.n	8001d2e <State_Process+0x66e>
 8001c7e:	bf00      	nop
 8001c80:	200001e4 	.word	0x200001e4
 8001c84:	200001f8 	.word	0x200001f8
 8001c88:	20000010 	.word	0x20000010
 8001c8c:	200001b8 	.word	0x200001b8
 8001c90:	20000118 	.word	0x20000118
 8001c94:	20000110 	.word	0x20000110
 8001c98:	200001e0 	.word	0x200001e0
 8001c9c:	200000fe 	.word	0x200000fe
 8001ca0:	20000130 	.word	0x20000130

        case UNLOCKED_ALWAYSOPEN:
            // Transitions:
            // 1. Door Closes -> WaitClose (As per user logic)
            if (gInputState.doorSensor == 1)
 8001ca4:	4b26      	ldr	r3, [pc, #152]	; (8001d40 <State_Process+0x680>)
 8001ca6:	781b      	ldrb	r3, [r3, #0]
 8001ca8:	2b01      	cmp	r3, #1
 8001caa:	d142      	bne.n	8001d32 <State_Process+0x672>
            {
                gSystemState.currentState = UNLOCKED_WAITCLOSE;
 8001cac:	4b25      	ldr	r3, [pc, #148]	; (8001d44 <State_Process+0x684>)
 8001cae:	220c      	movs	r2, #12
 8001cb0:	701a      	strb	r2, [r3, #0]
                setTimer(UNLOCK_WINDOW_ID, TIMEOUT_10S_CYCLES);
 8001cb2:	4b25      	ldr	r3, [pc, #148]	; (8001d48 <State_Process+0x688>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f242 7210 	movw	r2, #10000	; 0x2710
 8001cba:	fb92 f3f3 	sdiv	r3, r2, r3
 8001cbe:	4619      	mov	r1, r3
 8001cc0:	2003      	movs	r0, #3
 8001cc2:	f000 f973 	bl	8001fac <setTimer>
            }
            break;
 8001cc6:	e034      	b.n	8001d32 <State_Process+0x672>

        case LOCKED_RELOCK:
            // Logic: Wait 3s then Sleep
            // Note: Reuse WARNING timer for 3s delay
            if (timer_flag[WARNING_TASK_ID] == 0 && timer_counter[WARNING_TASK_ID] == 0)
 8001cc8:	4b20      	ldr	r3, [pc, #128]	; (8001d4c <State_Process+0x68c>)
 8001cca:	685b      	ldr	r3, [r3, #4]
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d10e      	bne.n	8001cee <State_Process+0x62e>
 8001cd0:	4b1f      	ldr	r3, [pc, #124]	; (8001d50 <State_Process+0x690>)
 8001cd2:	685b      	ldr	r3, [r3, #4]
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d10a      	bne.n	8001cee <State_Process+0x62e>
            {
                // First entry into state: Set timer
                 setTimer(WARNING_TASK_ID, TIMEOUT_3S_CYCLES);
 8001cd8:	4b1b      	ldr	r3, [pc, #108]	; (8001d48 <State_Process+0x688>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001ce0:	fb92 f3f3 	sdiv	r3, r2, r3
 8001ce4:	4619      	mov	r1, r3
 8001ce6:	2001      	movs	r0, #1
 8001ce8:	f000 f960 	bl	8001fac <setTimer>
            }
            else if (timer_flag[WARNING_TASK_ID] == 1)
            {
                gSystemState.currentState = LOCKED_SLEEP;
            }
            break;
 8001cec:	e023      	b.n	8001d36 <State_Process+0x676>
            else if (timer_flag[WARNING_TASK_ID] == 1)
 8001cee:	4b17      	ldr	r3, [pc, #92]	; (8001d4c <State_Process+0x68c>)
 8001cf0:	685b      	ldr	r3, [r3, #4]
 8001cf2:	2b01      	cmp	r3, #1
 8001cf4:	d11f      	bne.n	8001d36 <State_Process+0x676>
                gSystemState.currentState = LOCKED_SLEEP;
 8001cf6:	4b13      	ldr	r3, [pc, #76]	; (8001d44 <State_Process+0x684>)
 8001cf8:	2201      	movs	r2, #1
 8001cfa:	701a      	strb	r2, [r3, #0]
            break;
 8001cfc:	e01b      	b.n	8001d36 <State_Process+0x676>

        default:
            gSystemState.currentState = LOCKED_SLEEP;
 8001cfe:	4b11      	ldr	r3, [pc, #68]	; (8001d44 <State_Process+0x684>)
 8001d00:	2201      	movs	r2, #1
 8001d02:	701a      	strb	r2, [r3, #0]
            break;
 8001d04:	e018      	b.n	8001d38 <State_Process+0x678>
            break;
 8001d06:	bf00      	nop
 8001d08:	e016      	b.n	8001d38 <State_Process+0x678>
            break;
 8001d0a:	bf00      	nop
 8001d0c:	e014      	b.n	8001d38 <State_Process+0x678>
            break;
 8001d0e:	bf00      	nop
 8001d10:	e012      	b.n	8001d38 <State_Process+0x678>
            break;
 8001d12:	bf00      	nop
 8001d14:	e010      	b.n	8001d38 <State_Process+0x678>
            break;
 8001d16:	bf00      	nop
 8001d18:	e00e      	b.n	8001d38 <State_Process+0x678>
            break;
 8001d1a:	bf00      	nop
 8001d1c:	e00c      	b.n	8001d38 <State_Process+0x678>
            break;
 8001d1e:	bf00      	nop
 8001d20:	e00a      	b.n	8001d38 <State_Process+0x678>
            break;
 8001d22:	bf00      	nop
 8001d24:	e008      	b.n	8001d38 <State_Process+0x678>
            break;
 8001d26:	bf00      	nop
 8001d28:	e006      	b.n	8001d38 <State_Process+0x678>
            break;
 8001d2a:	bf00      	nop
 8001d2c:	e004      	b.n	8001d38 <State_Process+0x678>
            break;
 8001d2e:	bf00      	nop
 8001d30:	e002      	b.n	8001d38 <State_Process+0x678>
            break;
 8001d32:	bf00      	nop
 8001d34:	e000      	b.n	8001d38 <State_Process+0x678>
            break;
 8001d36:	bf00      	nop
    }
}
 8001d38:	3708      	adds	r7, #8
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bd80      	pop	{r7, pc}
 8001d3e:	bf00      	nop
 8001d40:	20000110 	.word	0x20000110
 8001d44:	200001f8 	.word	0x200001f8
 8001d48:	20000010 	.word	0x20000010
 8001d4c:	200001e4 	.word	0x200001e4
 8001d50:	20000148 	.word	0x20000148

08001d54 <State_SetPassword>:

// --- API Implementation ---
bool State_SetPassword(const char *newPass) {
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b082      	sub	sp, #8
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
    if (strlen(newPass) != PASSWORD_LENGTH) return false;
 8001d5c:	6878      	ldr	r0, [r7, #4]
 8001d5e:	f7fe f9ff 	bl	8000160 <strlen>
 8001d62:	4603      	mov	r3, r0
 8001d64:	2b04      	cmp	r3, #4
 8001d66:	d001      	beq.n	8001d6c <State_SetPassword+0x18>
 8001d68:	2300      	movs	r3, #0
 8001d6a:	e004      	b.n	8001d76 <State_SetPassword+0x22>
    strcpy(gPassword, newPass);
 8001d6c:	6879      	ldr	r1, [r7, #4]
 8001d6e:	4804      	ldr	r0, [pc, #16]	; (8001d80 <State_SetPassword+0x2c>)
 8001d70:	f002 fd74 	bl	800485c <strcpy>
    return true;
 8001d74:	2301      	movs	r3, #1
}
 8001d76:	4618      	mov	r0, r3
 8001d78:	3708      	adds	r7, #8
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	bf00      	nop
 8001d80:	2000015c 	.word	0x2000015c

08001d84 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d84:	b480      	push	{r7}
 8001d86:	b085      	sub	sp, #20
 8001d88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001d8a:	4b15      	ldr	r3, [pc, #84]	; (8001de0 <HAL_MspInit+0x5c>)
 8001d8c:	699b      	ldr	r3, [r3, #24]
 8001d8e:	4a14      	ldr	r2, [pc, #80]	; (8001de0 <HAL_MspInit+0x5c>)
 8001d90:	f043 0301 	orr.w	r3, r3, #1
 8001d94:	6193      	str	r3, [r2, #24]
 8001d96:	4b12      	ldr	r3, [pc, #72]	; (8001de0 <HAL_MspInit+0x5c>)
 8001d98:	699b      	ldr	r3, [r3, #24]
 8001d9a:	f003 0301 	and.w	r3, r3, #1
 8001d9e:	60bb      	str	r3, [r7, #8]
 8001da0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001da2:	4b0f      	ldr	r3, [pc, #60]	; (8001de0 <HAL_MspInit+0x5c>)
 8001da4:	69db      	ldr	r3, [r3, #28]
 8001da6:	4a0e      	ldr	r2, [pc, #56]	; (8001de0 <HAL_MspInit+0x5c>)
 8001da8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001dac:	61d3      	str	r3, [r2, #28]
 8001dae:	4b0c      	ldr	r3, [pc, #48]	; (8001de0 <HAL_MspInit+0x5c>)
 8001db0:	69db      	ldr	r3, [r3, #28]
 8001db2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001db6:	607b      	str	r3, [r7, #4]
 8001db8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001dba:	4b0a      	ldr	r3, [pc, #40]	; (8001de4 <HAL_MspInit+0x60>)
 8001dbc:	685b      	ldr	r3, [r3, #4]
 8001dbe:	60fb      	str	r3, [r7, #12]
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001dc6:	60fb      	str	r3, [r7, #12]
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001dce:	60fb      	str	r3, [r7, #12]
 8001dd0:	4a04      	ldr	r2, [pc, #16]	; (8001de4 <HAL_MspInit+0x60>)
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001dd6:	bf00      	nop
 8001dd8:	3714      	adds	r7, #20
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bc80      	pop	{r7}
 8001dde:	4770      	bx	lr
 8001de0:	40021000 	.word	0x40021000
 8001de4:	40010000 	.word	0x40010000

08001de8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b088      	sub	sp, #32
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001df0:	f107 0310 	add.w	r3, r7, #16
 8001df4:	2200      	movs	r2, #0
 8001df6:	601a      	str	r2, [r3, #0]
 8001df8:	605a      	str	r2, [r3, #4]
 8001dfa:	609a      	str	r2, [r3, #8]
 8001dfc:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	4a19      	ldr	r2, [pc, #100]	; (8001e68 <HAL_I2C_MspInit+0x80>)
 8001e04:	4293      	cmp	r3, r2
 8001e06:	d12b      	bne.n	8001e60 <HAL_I2C_MspInit+0x78>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e08:	4b18      	ldr	r3, [pc, #96]	; (8001e6c <HAL_I2C_MspInit+0x84>)
 8001e0a:	699b      	ldr	r3, [r3, #24]
 8001e0c:	4a17      	ldr	r2, [pc, #92]	; (8001e6c <HAL_I2C_MspInit+0x84>)
 8001e0e:	f043 0308 	orr.w	r3, r3, #8
 8001e12:	6193      	str	r3, [r2, #24]
 8001e14:	4b15      	ldr	r3, [pc, #84]	; (8001e6c <HAL_I2C_MspInit+0x84>)
 8001e16:	699b      	ldr	r3, [r3, #24]
 8001e18:	f003 0308 	and.w	r3, r3, #8
 8001e1c:	60fb      	str	r3, [r7, #12]
 8001e1e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001e20:	23c0      	movs	r3, #192	; 0xc0
 8001e22:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e24:	2312      	movs	r3, #18
 8001e26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e28:	2303      	movs	r3, #3
 8001e2a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e2c:	f107 0310 	add.w	r3, r7, #16
 8001e30:	4619      	mov	r1, r3
 8001e32:	480f      	ldr	r0, [pc, #60]	; (8001e70 <HAL_I2C_MspInit+0x88>)
 8001e34:	f000 fb40 	bl	80024b8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001e38:	4b0c      	ldr	r3, [pc, #48]	; (8001e6c <HAL_I2C_MspInit+0x84>)
 8001e3a:	69db      	ldr	r3, [r3, #28]
 8001e3c:	4a0b      	ldr	r2, [pc, #44]	; (8001e6c <HAL_I2C_MspInit+0x84>)
 8001e3e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001e42:	61d3      	str	r3, [r2, #28]
 8001e44:	4b09      	ldr	r3, [pc, #36]	; (8001e6c <HAL_I2C_MspInit+0x84>)
 8001e46:	69db      	ldr	r3, [r3, #28]
 8001e48:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e4c:	60bb      	str	r3, [r7, #8]
 8001e4e:	68bb      	ldr	r3, [r7, #8]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8001e50:	2200      	movs	r2, #0
 8001e52:	2100      	movs	r1, #0
 8001e54:	2020      	movs	r0, #32
 8001e56:	f000 fa80 	bl	800235a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8001e5a:	2020      	movs	r0, #32
 8001e5c:	f000 fa99 	bl	8002392 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001e60:	bf00      	nop
 8001e62:	3720      	adds	r7, #32
 8001e64:	46bd      	mov	sp, r7
 8001e66:	bd80      	pop	{r7, pc}
 8001e68:	40005400 	.word	0x40005400
 8001e6c:	40021000 	.word	0x40021000
 8001e70:	40010c00 	.word	0x40010c00

08001e74 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b084      	sub	sp, #16
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e84:	d113      	bne.n	8001eae <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001e86:	4b0c      	ldr	r3, [pc, #48]	; (8001eb8 <HAL_TIM_Base_MspInit+0x44>)
 8001e88:	69db      	ldr	r3, [r3, #28]
 8001e8a:	4a0b      	ldr	r2, [pc, #44]	; (8001eb8 <HAL_TIM_Base_MspInit+0x44>)
 8001e8c:	f043 0301 	orr.w	r3, r3, #1
 8001e90:	61d3      	str	r3, [r2, #28]
 8001e92:	4b09      	ldr	r3, [pc, #36]	; (8001eb8 <HAL_TIM_Base_MspInit+0x44>)
 8001e94:	69db      	ldr	r3, [r3, #28]
 8001e96:	f003 0301 	and.w	r3, r3, #1
 8001e9a:	60fb      	str	r3, [r7, #12]
 8001e9c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	2100      	movs	r1, #0
 8001ea2:	201c      	movs	r0, #28
 8001ea4:	f000 fa59 	bl	800235a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001ea8:	201c      	movs	r0, #28
 8001eaa:	f000 fa72 	bl	8002392 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001eae:	bf00      	nop
 8001eb0:	3710      	adds	r7, #16
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}
 8001eb6:	bf00      	nop
 8001eb8:	40021000 	.word	0x40021000

08001ebc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ec0:	e7fe      	b.n	8001ec0 <NMI_Handler+0x4>

08001ec2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ec2:	b480      	push	{r7}
 8001ec4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ec6:	e7fe      	b.n	8001ec6 <HardFault_Handler+0x4>

08001ec8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ecc:	e7fe      	b.n	8001ecc <MemManage_Handler+0x4>

08001ece <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ece:	b480      	push	{r7}
 8001ed0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ed2:	e7fe      	b.n	8001ed2 <BusFault_Handler+0x4>

08001ed4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ed8:	e7fe      	b.n	8001ed8 <UsageFault_Handler+0x4>

08001eda <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001eda:	b480      	push	{r7}
 8001edc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ede:	bf00      	nop
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	bc80      	pop	{r7}
 8001ee4:	4770      	bx	lr

08001ee6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ee6:	b480      	push	{r7}
 8001ee8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001eea:	bf00      	nop
 8001eec:	46bd      	mov	sp, r7
 8001eee:	bc80      	pop	{r7}
 8001ef0:	4770      	bx	lr

08001ef2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ef2:	b480      	push	{r7}
 8001ef4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ef6:	bf00      	nop
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bc80      	pop	{r7}
 8001efc:	4770      	bx	lr

08001efe <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001efe:	b580      	push	{r7, lr}
 8001f00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f02:	f000 f913 	bl	800212c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f06:	bf00      	nop
 8001f08:	bd80      	pop	{r7, pc}
	...

08001f0c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001f10:	4802      	ldr	r0, [pc, #8]	; (8001f1c <TIM2_IRQHandler+0x10>)
 8001f12:	f002 f8f3 	bl	80040fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001f16:	bf00      	nop
 8001f18:	bd80      	pop	{r7, pc}
 8001f1a:	bf00      	nop
 8001f1c:	20000250 	.word	0x20000250

08001f20 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8001f24:	4802      	ldr	r0, [pc, #8]	; (8001f30 <I2C1_ER_IRQHandler+0x10>)
 8001f26:	f000 fed1 	bl	8002ccc <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8001f2a:	bf00      	nop
 8001f2c:	bd80      	pop	{r7, pc}
 8001f2e:	bf00      	nop
 8001f30:	200001fc 	.word	0x200001fc

08001f34 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b086      	sub	sp, #24
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f3c:	4a14      	ldr	r2, [pc, #80]	; (8001f90 <_sbrk+0x5c>)
 8001f3e:	4b15      	ldr	r3, [pc, #84]	; (8001f94 <_sbrk+0x60>)
 8001f40:	1ad3      	subs	r3, r2, r3
 8001f42:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f44:	697b      	ldr	r3, [r7, #20]
 8001f46:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f48:	4b13      	ldr	r3, [pc, #76]	; (8001f98 <_sbrk+0x64>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d102      	bne.n	8001f56 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f50:	4b11      	ldr	r3, [pc, #68]	; (8001f98 <_sbrk+0x64>)
 8001f52:	4a12      	ldr	r2, [pc, #72]	; (8001f9c <_sbrk+0x68>)
 8001f54:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f56:	4b10      	ldr	r3, [pc, #64]	; (8001f98 <_sbrk+0x64>)
 8001f58:	681a      	ldr	r2, [r3, #0]
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	4413      	add	r3, r2
 8001f5e:	693a      	ldr	r2, [r7, #16]
 8001f60:	429a      	cmp	r2, r3
 8001f62:	d207      	bcs.n	8001f74 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f64:	f002 fc1a 	bl	800479c <__errno>
 8001f68:	4603      	mov	r3, r0
 8001f6a:	220c      	movs	r2, #12
 8001f6c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f6e:	f04f 33ff 	mov.w	r3, #4294967295
 8001f72:	e009      	b.n	8001f88 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f74:	4b08      	ldr	r3, [pc, #32]	; (8001f98 <_sbrk+0x64>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f7a:	4b07      	ldr	r3, [pc, #28]	; (8001f98 <_sbrk+0x64>)
 8001f7c:	681a      	ldr	r2, [r3, #0]
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	4413      	add	r3, r2
 8001f82:	4a05      	ldr	r2, [pc, #20]	; (8001f98 <_sbrk+0x64>)
 8001f84:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f86:	68fb      	ldr	r3, [r7, #12]
}
 8001f88:	4618      	mov	r0, r3
 8001f8a:	3718      	adds	r7, #24
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	bd80      	pop	{r7, pc}
 8001f90:	20005000 	.word	0x20005000
 8001f94:	00000400 	.word	0x00000400
 8001f98:	20000104 	.word	0x20000104
 8001f9c:	200005d0 	.word	0x200005d0

08001fa0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001fa4:	bf00      	nop
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	bc80      	pop	{r7}
 8001faa:	4770      	bx	lr

08001fac <setTimer>:
 */
#include "timer.h"


void setTimer(int task_id, int duration)
{
 8001fac:	b480      	push	{r7}
 8001fae:	b083      	sub	sp, #12
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
 8001fb4:	6039      	str	r1, [r7, #0]
	if (task_id >= 0 && task_id < NUM_TASKS)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	db10      	blt.n	8001fde <setTimer+0x32>
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	2b04      	cmp	r3, #4
 8001fc0:	dc0d      	bgt.n	8001fde <setTimer+0x32>
	{
		timer_counter[task_id] = duration/TIMER_CYCLE;
 8001fc2:	4b09      	ldr	r3, [pc, #36]	; (8001fe8 <setTimer+0x3c>)
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	683a      	ldr	r2, [r7, #0]
 8001fc8:	fb92 f2f3 	sdiv	r2, r2, r3
 8001fcc:	4907      	ldr	r1, [pc, #28]	; (8001fec <setTimer+0x40>)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		timer_flag[task_id] = 0;
 8001fd4:	4a06      	ldr	r2, [pc, #24]	; (8001ff0 <setTimer+0x44>)
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	2100      	movs	r1, #0
 8001fda:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	}
}
 8001fde:	bf00      	nop
 8001fe0:	370c      	adds	r7, #12
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bc80      	pop	{r7}
 8001fe6:	4770      	bx	lr
 8001fe8:	20000010 	.word	0x20000010
 8001fec:	20000148 	.word	0x20000148
 8001ff0:	200001e4 	.word	0x200001e4

08001ff4 <timerRun>:


void timerRun()
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	b083      	sub	sp, #12
 8001ff8:	af00      	add	r7, sp, #0
	for (int i = 0; i < NUM_TASKS; i++)
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	607b      	str	r3, [r7, #4]
 8001ffe:	e01c      	b.n	800203a <timerRun+0x46>
	{
		if (timer_counter[i] > 0)
 8002000:	4a12      	ldr	r2, [pc, #72]	; (800204c <timerRun+0x58>)
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002008:	2b00      	cmp	r3, #0
 800200a:	dd13      	ble.n	8002034 <timerRun+0x40>
		{
			timer_counter[i]--;
 800200c:	4a0f      	ldr	r2, [pc, #60]	; (800204c <timerRun+0x58>)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002014:	1e5a      	subs	r2, r3, #1
 8002016:	490d      	ldr	r1, [pc, #52]	; (800204c <timerRun+0x58>)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if (timer_counter[i] <= 0)
 800201e:	4a0b      	ldr	r2, [pc, #44]	; (800204c <timerRun+0x58>)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002026:	2b00      	cmp	r3, #0
 8002028:	dc04      	bgt.n	8002034 <timerRun+0x40>
			{
				timer_flag[i] = 1;
 800202a:	4a09      	ldr	r2, [pc, #36]	; (8002050 <timerRun+0x5c>)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	2101      	movs	r1, #1
 8002030:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < NUM_TASKS; i++)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	3301      	adds	r3, #1
 8002038:	607b      	str	r3, [r7, #4]
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	2b04      	cmp	r3, #4
 800203e:	dddf      	ble.n	8002000 <timerRun+0xc>
			}
		}
	}
}
 8002040:	bf00      	nop
 8002042:	bf00      	nop
 8002044:	370c      	adds	r7, #12
 8002046:	46bd      	mov	sp, r7
 8002048:	bc80      	pop	{r7}
 800204a:	4770      	bx	lr
 800204c:	20000148 	.word	0x20000148
 8002050:	200001e4 	.word	0x200001e4

08002054 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002054:	f7ff ffa4 	bl	8001fa0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002058:	480b      	ldr	r0, [pc, #44]	; (8002088 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800205a:	490c      	ldr	r1, [pc, #48]	; (800208c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800205c:	4a0c      	ldr	r2, [pc, #48]	; (8002090 <LoopFillZerobss+0x16>)
  movs r3, #0
 800205e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002060:	e002      	b.n	8002068 <LoopCopyDataInit>

08002062 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002062:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002064:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002066:	3304      	adds	r3, #4

08002068 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002068:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800206a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800206c:	d3f9      	bcc.n	8002062 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800206e:	4a09      	ldr	r2, [pc, #36]	; (8002094 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002070:	4c09      	ldr	r4, [pc, #36]	; (8002098 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002072:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002074:	e001      	b.n	800207a <LoopFillZerobss>

08002076 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002076:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002078:	3204      	adds	r2, #4

0800207a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800207a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800207c:	d3fb      	bcc.n	8002076 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800207e:	f002 fb93 	bl	80047a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002082:	f7fe fca3 	bl	80009cc <main>
  bx lr
 8002086:	4770      	bx	lr
  ldr r0, =_sdata
 8002088:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800208c:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 8002090:	0800525c 	.word	0x0800525c
  ldr r2, =_sbss
 8002094:	20000084 	.word	0x20000084
  ldr r4, =_ebss
 8002098:	200005cc 	.word	0x200005cc

0800209c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800209c:	e7fe      	b.n	800209c <ADC1_2_IRQHandler>
	...

080020a0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80020a4:	4b08      	ldr	r3, [pc, #32]	; (80020c8 <HAL_Init+0x28>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	4a07      	ldr	r2, [pc, #28]	; (80020c8 <HAL_Init+0x28>)
 80020aa:	f043 0310 	orr.w	r3, r3, #16
 80020ae:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80020b0:	2003      	movs	r0, #3
 80020b2:	f000 f947 	bl	8002344 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80020b6:	200f      	movs	r0, #15
 80020b8:	f000 f808 	bl	80020cc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80020bc:	f7ff fe62 	bl	8001d84 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80020c0:	2300      	movs	r3, #0
}
 80020c2:	4618      	mov	r0, r3
 80020c4:	bd80      	pop	{r7, pc}
 80020c6:	bf00      	nop
 80020c8:	40022000 	.word	0x40022000

080020cc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b082      	sub	sp, #8
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80020d4:	4b12      	ldr	r3, [pc, #72]	; (8002120 <HAL_InitTick+0x54>)
 80020d6:	681a      	ldr	r2, [r3, #0]
 80020d8:	4b12      	ldr	r3, [pc, #72]	; (8002124 <HAL_InitTick+0x58>)
 80020da:	781b      	ldrb	r3, [r3, #0]
 80020dc:	4619      	mov	r1, r3
 80020de:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80020e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80020e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80020ea:	4618      	mov	r0, r3
 80020ec:	f000 f95f 	bl	80023ae <HAL_SYSTICK_Config>
 80020f0:	4603      	mov	r3, r0
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d001      	beq.n	80020fa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80020f6:	2301      	movs	r3, #1
 80020f8:	e00e      	b.n	8002118 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2b0f      	cmp	r3, #15
 80020fe:	d80a      	bhi.n	8002116 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002100:	2200      	movs	r2, #0
 8002102:	6879      	ldr	r1, [r7, #4]
 8002104:	f04f 30ff 	mov.w	r0, #4294967295
 8002108:	f000 f927 	bl	800235a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800210c:	4a06      	ldr	r2, [pc, #24]	; (8002128 <HAL_InitTick+0x5c>)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002112:	2300      	movs	r3, #0
 8002114:	e000      	b.n	8002118 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002116:	2301      	movs	r3, #1
}
 8002118:	4618      	mov	r0, r3
 800211a:	3708      	adds	r7, #8
 800211c:	46bd      	mov	sp, r7
 800211e:	bd80      	pop	{r7, pc}
 8002120:	20000014 	.word	0x20000014
 8002124:	2000001c 	.word	0x2000001c
 8002128:	20000018 	.word	0x20000018

0800212c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800212c:	b480      	push	{r7}
 800212e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002130:	4b05      	ldr	r3, [pc, #20]	; (8002148 <HAL_IncTick+0x1c>)
 8002132:	781b      	ldrb	r3, [r3, #0]
 8002134:	461a      	mov	r2, r3
 8002136:	4b05      	ldr	r3, [pc, #20]	; (800214c <HAL_IncTick+0x20>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	4413      	add	r3, r2
 800213c:	4a03      	ldr	r2, [pc, #12]	; (800214c <HAL_IncTick+0x20>)
 800213e:	6013      	str	r3, [r2, #0]
}
 8002140:	bf00      	nop
 8002142:	46bd      	mov	sp, r7
 8002144:	bc80      	pop	{r7}
 8002146:	4770      	bx	lr
 8002148:	2000001c 	.word	0x2000001c
 800214c:	200005b8 	.word	0x200005b8

08002150 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002150:	b480      	push	{r7}
 8002152:	af00      	add	r7, sp, #0
  return uwTick;
 8002154:	4b02      	ldr	r3, [pc, #8]	; (8002160 <HAL_GetTick+0x10>)
 8002156:	681b      	ldr	r3, [r3, #0]
}
 8002158:	4618      	mov	r0, r3
 800215a:	46bd      	mov	sp, r7
 800215c:	bc80      	pop	{r7}
 800215e:	4770      	bx	lr
 8002160:	200005b8 	.word	0x200005b8

08002164 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b084      	sub	sp, #16
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800216c:	f7ff fff0 	bl	8002150 <HAL_GetTick>
 8002170:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	f1b3 3fff 	cmp.w	r3, #4294967295
 800217c:	d005      	beq.n	800218a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800217e:	4b0a      	ldr	r3, [pc, #40]	; (80021a8 <HAL_Delay+0x44>)
 8002180:	781b      	ldrb	r3, [r3, #0]
 8002182:	461a      	mov	r2, r3
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	4413      	add	r3, r2
 8002188:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800218a:	bf00      	nop
 800218c:	f7ff ffe0 	bl	8002150 <HAL_GetTick>
 8002190:	4602      	mov	r2, r0
 8002192:	68bb      	ldr	r3, [r7, #8]
 8002194:	1ad3      	subs	r3, r2, r3
 8002196:	68fa      	ldr	r2, [r7, #12]
 8002198:	429a      	cmp	r2, r3
 800219a:	d8f7      	bhi.n	800218c <HAL_Delay+0x28>
  {
  }
}
 800219c:	bf00      	nop
 800219e:	bf00      	nop
 80021a0:	3710      	adds	r7, #16
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	bf00      	nop
 80021a8:	2000001c 	.word	0x2000001c

080021ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021ac:	b480      	push	{r7}
 80021ae:	b085      	sub	sp, #20
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	f003 0307 	and.w	r3, r3, #7
 80021ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80021bc:	4b0c      	ldr	r3, [pc, #48]	; (80021f0 <__NVIC_SetPriorityGrouping+0x44>)
 80021be:	68db      	ldr	r3, [r3, #12]
 80021c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80021c2:	68ba      	ldr	r2, [r7, #8]
 80021c4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80021c8:	4013      	ands	r3, r2
 80021ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80021d0:	68bb      	ldr	r3, [r7, #8]
 80021d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80021d4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80021d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80021dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80021de:	4a04      	ldr	r2, [pc, #16]	; (80021f0 <__NVIC_SetPriorityGrouping+0x44>)
 80021e0:	68bb      	ldr	r3, [r7, #8]
 80021e2:	60d3      	str	r3, [r2, #12]
}
 80021e4:	bf00      	nop
 80021e6:	3714      	adds	r7, #20
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bc80      	pop	{r7}
 80021ec:	4770      	bx	lr
 80021ee:	bf00      	nop
 80021f0:	e000ed00 	.word	0xe000ed00

080021f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80021f4:	b480      	push	{r7}
 80021f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80021f8:	4b04      	ldr	r3, [pc, #16]	; (800220c <__NVIC_GetPriorityGrouping+0x18>)
 80021fa:	68db      	ldr	r3, [r3, #12]
 80021fc:	0a1b      	lsrs	r3, r3, #8
 80021fe:	f003 0307 	and.w	r3, r3, #7
}
 8002202:	4618      	mov	r0, r3
 8002204:	46bd      	mov	sp, r7
 8002206:	bc80      	pop	{r7}
 8002208:	4770      	bx	lr
 800220a:	bf00      	nop
 800220c:	e000ed00 	.word	0xe000ed00

08002210 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002210:	b480      	push	{r7}
 8002212:	b083      	sub	sp, #12
 8002214:	af00      	add	r7, sp, #0
 8002216:	4603      	mov	r3, r0
 8002218:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800221a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800221e:	2b00      	cmp	r3, #0
 8002220:	db0b      	blt.n	800223a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002222:	79fb      	ldrb	r3, [r7, #7]
 8002224:	f003 021f 	and.w	r2, r3, #31
 8002228:	4906      	ldr	r1, [pc, #24]	; (8002244 <__NVIC_EnableIRQ+0x34>)
 800222a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800222e:	095b      	lsrs	r3, r3, #5
 8002230:	2001      	movs	r0, #1
 8002232:	fa00 f202 	lsl.w	r2, r0, r2
 8002236:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800223a:	bf00      	nop
 800223c:	370c      	adds	r7, #12
 800223e:	46bd      	mov	sp, r7
 8002240:	bc80      	pop	{r7}
 8002242:	4770      	bx	lr
 8002244:	e000e100 	.word	0xe000e100

08002248 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002248:	b480      	push	{r7}
 800224a:	b083      	sub	sp, #12
 800224c:	af00      	add	r7, sp, #0
 800224e:	4603      	mov	r3, r0
 8002250:	6039      	str	r1, [r7, #0]
 8002252:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002254:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002258:	2b00      	cmp	r3, #0
 800225a:	db0a      	blt.n	8002272 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	b2da      	uxtb	r2, r3
 8002260:	490c      	ldr	r1, [pc, #48]	; (8002294 <__NVIC_SetPriority+0x4c>)
 8002262:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002266:	0112      	lsls	r2, r2, #4
 8002268:	b2d2      	uxtb	r2, r2
 800226a:	440b      	add	r3, r1
 800226c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002270:	e00a      	b.n	8002288 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	b2da      	uxtb	r2, r3
 8002276:	4908      	ldr	r1, [pc, #32]	; (8002298 <__NVIC_SetPriority+0x50>)
 8002278:	79fb      	ldrb	r3, [r7, #7]
 800227a:	f003 030f 	and.w	r3, r3, #15
 800227e:	3b04      	subs	r3, #4
 8002280:	0112      	lsls	r2, r2, #4
 8002282:	b2d2      	uxtb	r2, r2
 8002284:	440b      	add	r3, r1
 8002286:	761a      	strb	r2, [r3, #24]
}
 8002288:	bf00      	nop
 800228a:	370c      	adds	r7, #12
 800228c:	46bd      	mov	sp, r7
 800228e:	bc80      	pop	{r7}
 8002290:	4770      	bx	lr
 8002292:	bf00      	nop
 8002294:	e000e100 	.word	0xe000e100
 8002298:	e000ed00 	.word	0xe000ed00

0800229c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800229c:	b480      	push	{r7}
 800229e:	b089      	sub	sp, #36	; 0x24
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	60f8      	str	r0, [r7, #12]
 80022a4:	60b9      	str	r1, [r7, #8]
 80022a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	f003 0307 	and.w	r3, r3, #7
 80022ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80022b0:	69fb      	ldr	r3, [r7, #28]
 80022b2:	f1c3 0307 	rsb	r3, r3, #7
 80022b6:	2b04      	cmp	r3, #4
 80022b8:	bf28      	it	cs
 80022ba:	2304      	movcs	r3, #4
 80022bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022be:	69fb      	ldr	r3, [r7, #28]
 80022c0:	3304      	adds	r3, #4
 80022c2:	2b06      	cmp	r3, #6
 80022c4:	d902      	bls.n	80022cc <NVIC_EncodePriority+0x30>
 80022c6:	69fb      	ldr	r3, [r7, #28]
 80022c8:	3b03      	subs	r3, #3
 80022ca:	e000      	b.n	80022ce <NVIC_EncodePriority+0x32>
 80022cc:	2300      	movs	r3, #0
 80022ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022d0:	f04f 32ff 	mov.w	r2, #4294967295
 80022d4:	69bb      	ldr	r3, [r7, #24]
 80022d6:	fa02 f303 	lsl.w	r3, r2, r3
 80022da:	43da      	mvns	r2, r3
 80022dc:	68bb      	ldr	r3, [r7, #8]
 80022de:	401a      	ands	r2, r3
 80022e0:	697b      	ldr	r3, [r7, #20]
 80022e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80022e4:	f04f 31ff 	mov.w	r1, #4294967295
 80022e8:	697b      	ldr	r3, [r7, #20]
 80022ea:	fa01 f303 	lsl.w	r3, r1, r3
 80022ee:	43d9      	mvns	r1, r3
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022f4:	4313      	orrs	r3, r2
         );
}
 80022f6:	4618      	mov	r0, r3
 80022f8:	3724      	adds	r7, #36	; 0x24
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bc80      	pop	{r7}
 80022fe:	4770      	bx	lr

08002300 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b082      	sub	sp, #8
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	3b01      	subs	r3, #1
 800230c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002310:	d301      	bcc.n	8002316 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002312:	2301      	movs	r3, #1
 8002314:	e00f      	b.n	8002336 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002316:	4a0a      	ldr	r2, [pc, #40]	; (8002340 <SysTick_Config+0x40>)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	3b01      	subs	r3, #1
 800231c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800231e:	210f      	movs	r1, #15
 8002320:	f04f 30ff 	mov.w	r0, #4294967295
 8002324:	f7ff ff90 	bl	8002248 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002328:	4b05      	ldr	r3, [pc, #20]	; (8002340 <SysTick_Config+0x40>)
 800232a:	2200      	movs	r2, #0
 800232c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800232e:	4b04      	ldr	r3, [pc, #16]	; (8002340 <SysTick_Config+0x40>)
 8002330:	2207      	movs	r2, #7
 8002332:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002334:	2300      	movs	r3, #0
}
 8002336:	4618      	mov	r0, r3
 8002338:	3708      	adds	r7, #8
 800233a:	46bd      	mov	sp, r7
 800233c:	bd80      	pop	{r7, pc}
 800233e:	bf00      	nop
 8002340:	e000e010 	.word	0xe000e010

08002344 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b082      	sub	sp, #8
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800234c:	6878      	ldr	r0, [r7, #4]
 800234e:	f7ff ff2d 	bl	80021ac <__NVIC_SetPriorityGrouping>
}
 8002352:	bf00      	nop
 8002354:	3708      	adds	r7, #8
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}

0800235a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800235a:	b580      	push	{r7, lr}
 800235c:	b086      	sub	sp, #24
 800235e:	af00      	add	r7, sp, #0
 8002360:	4603      	mov	r3, r0
 8002362:	60b9      	str	r1, [r7, #8]
 8002364:	607a      	str	r2, [r7, #4]
 8002366:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002368:	2300      	movs	r3, #0
 800236a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800236c:	f7ff ff42 	bl	80021f4 <__NVIC_GetPriorityGrouping>
 8002370:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002372:	687a      	ldr	r2, [r7, #4]
 8002374:	68b9      	ldr	r1, [r7, #8]
 8002376:	6978      	ldr	r0, [r7, #20]
 8002378:	f7ff ff90 	bl	800229c <NVIC_EncodePriority>
 800237c:	4602      	mov	r2, r0
 800237e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002382:	4611      	mov	r1, r2
 8002384:	4618      	mov	r0, r3
 8002386:	f7ff ff5f 	bl	8002248 <__NVIC_SetPriority>
}
 800238a:	bf00      	nop
 800238c:	3718      	adds	r7, #24
 800238e:	46bd      	mov	sp, r7
 8002390:	bd80      	pop	{r7, pc}

08002392 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002392:	b580      	push	{r7, lr}
 8002394:	b082      	sub	sp, #8
 8002396:	af00      	add	r7, sp, #0
 8002398:	4603      	mov	r3, r0
 800239a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800239c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023a0:	4618      	mov	r0, r3
 80023a2:	f7ff ff35 	bl	8002210 <__NVIC_EnableIRQ>
}
 80023a6:	bf00      	nop
 80023a8:	3708      	adds	r7, #8
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}

080023ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80023ae:	b580      	push	{r7, lr}
 80023b0:	b082      	sub	sp, #8
 80023b2:	af00      	add	r7, sp, #0
 80023b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80023b6:	6878      	ldr	r0, [r7, #4]
 80023b8:	f7ff ffa2 	bl	8002300 <SysTick_Config>
 80023bc:	4603      	mov	r3, r0
}
 80023be:	4618      	mov	r0, r3
 80023c0:	3708      	adds	r7, #8
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bd80      	pop	{r7, pc}
	...

080023c8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b084      	sub	sp, #16
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80023d0:	2300      	movs	r3, #0
 80023d2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80023da:	b2db      	uxtb	r3, r3
 80023dc:	2b02      	cmp	r3, #2
 80023de:	d005      	beq.n	80023ec <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	2204      	movs	r2, #4
 80023e4:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80023e6:	2301      	movs	r3, #1
 80023e8:	73fb      	strb	r3, [r7, #15]
 80023ea:	e051      	b.n	8002490 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	681a      	ldr	r2, [r3, #0]
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f022 020e 	bic.w	r2, r2, #14
 80023fa:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	681a      	ldr	r2, [r3, #0]
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f022 0201 	bic.w	r2, r2, #1
 800240a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	4a22      	ldr	r2, [pc, #136]	; (800249c <HAL_DMA_Abort_IT+0xd4>)
 8002412:	4293      	cmp	r3, r2
 8002414:	d029      	beq.n	800246a <HAL_DMA_Abort_IT+0xa2>
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	4a21      	ldr	r2, [pc, #132]	; (80024a0 <HAL_DMA_Abort_IT+0xd8>)
 800241c:	4293      	cmp	r3, r2
 800241e:	d022      	beq.n	8002466 <HAL_DMA_Abort_IT+0x9e>
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	4a1f      	ldr	r2, [pc, #124]	; (80024a4 <HAL_DMA_Abort_IT+0xdc>)
 8002426:	4293      	cmp	r3, r2
 8002428:	d01a      	beq.n	8002460 <HAL_DMA_Abort_IT+0x98>
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	4a1e      	ldr	r2, [pc, #120]	; (80024a8 <HAL_DMA_Abort_IT+0xe0>)
 8002430:	4293      	cmp	r3, r2
 8002432:	d012      	beq.n	800245a <HAL_DMA_Abort_IT+0x92>
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	4a1c      	ldr	r2, [pc, #112]	; (80024ac <HAL_DMA_Abort_IT+0xe4>)
 800243a:	4293      	cmp	r3, r2
 800243c:	d00a      	beq.n	8002454 <HAL_DMA_Abort_IT+0x8c>
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	4a1b      	ldr	r2, [pc, #108]	; (80024b0 <HAL_DMA_Abort_IT+0xe8>)
 8002444:	4293      	cmp	r3, r2
 8002446:	d102      	bne.n	800244e <HAL_DMA_Abort_IT+0x86>
 8002448:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800244c:	e00e      	b.n	800246c <HAL_DMA_Abort_IT+0xa4>
 800244e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002452:	e00b      	b.n	800246c <HAL_DMA_Abort_IT+0xa4>
 8002454:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002458:	e008      	b.n	800246c <HAL_DMA_Abort_IT+0xa4>
 800245a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800245e:	e005      	b.n	800246c <HAL_DMA_Abort_IT+0xa4>
 8002460:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002464:	e002      	b.n	800246c <HAL_DMA_Abort_IT+0xa4>
 8002466:	2310      	movs	r3, #16
 8002468:	e000      	b.n	800246c <HAL_DMA_Abort_IT+0xa4>
 800246a:	2301      	movs	r3, #1
 800246c:	4a11      	ldr	r2, [pc, #68]	; (80024b4 <HAL_DMA_Abort_IT+0xec>)
 800246e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	2201      	movs	r2, #1
 8002474:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	2200      	movs	r2, #0
 800247c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002484:	2b00      	cmp	r3, #0
 8002486:	d003      	beq.n	8002490 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800248c:	6878      	ldr	r0, [r7, #4]
 800248e:	4798      	blx	r3
    } 
  }
  return status;
 8002490:	7bfb      	ldrb	r3, [r7, #15]
}
 8002492:	4618      	mov	r0, r3
 8002494:	3710      	adds	r7, #16
 8002496:	46bd      	mov	sp, r7
 8002498:	bd80      	pop	{r7, pc}
 800249a:	bf00      	nop
 800249c:	40020008 	.word	0x40020008
 80024a0:	4002001c 	.word	0x4002001c
 80024a4:	40020030 	.word	0x40020030
 80024a8:	40020044 	.word	0x40020044
 80024ac:	40020058 	.word	0x40020058
 80024b0:	4002006c 	.word	0x4002006c
 80024b4:	40020000 	.word	0x40020000

080024b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80024b8:	b480      	push	{r7}
 80024ba:	b08b      	sub	sp, #44	; 0x2c
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
 80024c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80024c2:	2300      	movs	r3, #0
 80024c4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80024c6:	2300      	movs	r3, #0
 80024c8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80024ca:	e169      	b.n	80027a0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80024cc:	2201      	movs	r2, #1
 80024ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024d0:	fa02 f303 	lsl.w	r3, r2, r3
 80024d4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	69fa      	ldr	r2, [r7, #28]
 80024dc:	4013      	ands	r3, r2
 80024de:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80024e0:	69ba      	ldr	r2, [r7, #24]
 80024e2:	69fb      	ldr	r3, [r7, #28]
 80024e4:	429a      	cmp	r2, r3
 80024e6:	f040 8158 	bne.w	800279a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80024ea:	683b      	ldr	r3, [r7, #0]
 80024ec:	685b      	ldr	r3, [r3, #4]
 80024ee:	4a9a      	ldr	r2, [pc, #616]	; (8002758 <HAL_GPIO_Init+0x2a0>)
 80024f0:	4293      	cmp	r3, r2
 80024f2:	d05e      	beq.n	80025b2 <HAL_GPIO_Init+0xfa>
 80024f4:	4a98      	ldr	r2, [pc, #608]	; (8002758 <HAL_GPIO_Init+0x2a0>)
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d875      	bhi.n	80025e6 <HAL_GPIO_Init+0x12e>
 80024fa:	4a98      	ldr	r2, [pc, #608]	; (800275c <HAL_GPIO_Init+0x2a4>)
 80024fc:	4293      	cmp	r3, r2
 80024fe:	d058      	beq.n	80025b2 <HAL_GPIO_Init+0xfa>
 8002500:	4a96      	ldr	r2, [pc, #600]	; (800275c <HAL_GPIO_Init+0x2a4>)
 8002502:	4293      	cmp	r3, r2
 8002504:	d86f      	bhi.n	80025e6 <HAL_GPIO_Init+0x12e>
 8002506:	4a96      	ldr	r2, [pc, #600]	; (8002760 <HAL_GPIO_Init+0x2a8>)
 8002508:	4293      	cmp	r3, r2
 800250a:	d052      	beq.n	80025b2 <HAL_GPIO_Init+0xfa>
 800250c:	4a94      	ldr	r2, [pc, #592]	; (8002760 <HAL_GPIO_Init+0x2a8>)
 800250e:	4293      	cmp	r3, r2
 8002510:	d869      	bhi.n	80025e6 <HAL_GPIO_Init+0x12e>
 8002512:	4a94      	ldr	r2, [pc, #592]	; (8002764 <HAL_GPIO_Init+0x2ac>)
 8002514:	4293      	cmp	r3, r2
 8002516:	d04c      	beq.n	80025b2 <HAL_GPIO_Init+0xfa>
 8002518:	4a92      	ldr	r2, [pc, #584]	; (8002764 <HAL_GPIO_Init+0x2ac>)
 800251a:	4293      	cmp	r3, r2
 800251c:	d863      	bhi.n	80025e6 <HAL_GPIO_Init+0x12e>
 800251e:	4a92      	ldr	r2, [pc, #584]	; (8002768 <HAL_GPIO_Init+0x2b0>)
 8002520:	4293      	cmp	r3, r2
 8002522:	d046      	beq.n	80025b2 <HAL_GPIO_Init+0xfa>
 8002524:	4a90      	ldr	r2, [pc, #576]	; (8002768 <HAL_GPIO_Init+0x2b0>)
 8002526:	4293      	cmp	r3, r2
 8002528:	d85d      	bhi.n	80025e6 <HAL_GPIO_Init+0x12e>
 800252a:	2b12      	cmp	r3, #18
 800252c:	d82a      	bhi.n	8002584 <HAL_GPIO_Init+0xcc>
 800252e:	2b12      	cmp	r3, #18
 8002530:	d859      	bhi.n	80025e6 <HAL_GPIO_Init+0x12e>
 8002532:	a201      	add	r2, pc, #4	; (adr r2, 8002538 <HAL_GPIO_Init+0x80>)
 8002534:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002538:	080025b3 	.word	0x080025b3
 800253c:	0800258d 	.word	0x0800258d
 8002540:	0800259f 	.word	0x0800259f
 8002544:	080025e1 	.word	0x080025e1
 8002548:	080025e7 	.word	0x080025e7
 800254c:	080025e7 	.word	0x080025e7
 8002550:	080025e7 	.word	0x080025e7
 8002554:	080025e7 	.word	0x080025e7
 8002558:	080025e7 	.word	0x080025e7
 800255c:	080025e7 	.word	0x080025e7
 8002560:	080025e7 	.word	0x080025e7
 8002564:	080025e7 	.word	0x080025e7
 8002568:	080025e7 	.word	0x080025e7
 800256c:	080025e7 	.word	0x080025e7
 8002570:	080025e7 	.word	0x080025e7
 8002574:	080025e7 	.word	0x080025e7
 8002578:	080025e7 	.word	0x080025e7
 800257c:	08002595 	.word	0x08002595
 8002580:	080025a9 	.word	0x080025a9
 8002584:	4a79      	ldr	r2, [pc, #484]	; (800276c <HAL_GPIO_Init+0x2b4>)
 8002586:	4293      	cmp	r3, r2
 8002588:	d013      	beq.n	80025b2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800258a:	e02c      	b.n	80025e6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	68db      	ldr	r3, [r3, #12]
 8002590:	623b      	str	r3, [r7, #32]
          break;
 8002592:	e029      	b.n	80025e8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	68db      	ldr	r3, [r3, #12]
 8002598:	3304      	adds	r3, #4
 800259a:	623b      	str	r3, [r7, #32]
          break;
 800259c:	e024      	b.n	80025e8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	68db      	ldr	r3, [r3, #12]
 80025a2:	3308      	adds	r3, #8
 80025a4:	623b      	str	r3, [r7, #32]
          break;
 80025a6:	e01f      	b.n	80025e8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	68db      	ldr	r3, [r3, #12]
 80025ac:	330c      	adds	r3, #12
 80025ae:	623b      	str	r3, [r7, #32]
          break;
 80025b0:	e01a      	b.n	80025e8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80025b2:	683b      	ldr	r3, [r7, #0]
 80025b4:	689b      	ldr	r3, [r3, #8]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d102      	bne.n	80025c0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80025ba:	2304      	movs	r3, #4
 80025bc:	623b      	str	r3, [r7, #32]
          break;
 80025be:	e013      	b.n	80025e8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	689b      	ldr	r3, [r3, #8]
 80025c4:	2b01      	cmp	r3, #1
 80025c6:	d105      	bne.n	80025d4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80025c8:	2308      	movs	r3, #8
 80025ca:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	69fa      	ldr	r2, [r7, #28]
 80025d0:	611a      	str	r2, [r3, #16]
          break;
 80025d2:	e009      	b.n	80025e8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80025d4:	2308      	movs	r3, #8
 80025d6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	69fa      	ldr	r2, [r7, #28]
 80025dc:	615a      	str	r2, [r3, #20]
          break;
 80025de:	e003      	b.n	80025e8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80025e0:	2300      	movs	r3, #0
 80025e2:	623b      	str	r3, [r7, #32]
          break;
 80025e4:	e000      	b.n	80025e8 <HAL_GPIO_Init+0x130>
          break;
 80025e6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80025e8:	69bb      	ldr	r3, [r7, #24]
 80025ea:	2bff      	cmp	r3, #255	; 0xff
 80025ec:	d801      	bhi.n	80025f2 <HAL_GPIO_Init+0x13a>
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	e001      	b.n	80025f6 <HAL_GPIO_Init+0x13e>
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	3304      	adds	r3, #4
 80025f6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80025f8:	69bb      	ldr	r3, [r7, #24]
 80025fa:	2bff      	cmp	r3, #255	; 0xff
 80025fc:	d802      	bhi.n	8002604 <HAL_GPIO_Init+0x14c>
 80025fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002600:	009b      	lsls	r3, r3, #2
 8002602:	e002      	b.n	800260a <HAL_GPIO_Init+0x152>
 8002604:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002606:	3b08      	subs	r3, #8
 8002608:	009b      	lsls	r3, r3, #2
 800260a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800260c:	697b      	ldr	r3, [r7, #20]
 800260e:	681a      	ldr	r2, [r3, #0]
 8002610:	210f      	movs	r1, #15
 8002612:	693b      	ldr	r3, [r7, #16]
 8002614:	fa01 f303 	lsl.w	r3, r1, r3
 8002618:	43db      	mvns	r3, r3
 800261a:	401a      	ands	r2, r3
 800261c:	6a39      	ldr	r1, [r7, #32]
 800261e:	693b      	ldr	r3, [r7, #16]
 8002620:	fa01 f303 	lsl.w	r3, r1, r3
 8002624:	431a      	orrs	r2, r3
 8002626:	697b      	ldr	r3, [r7, #20]
 8002628:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	685b      	ldr	r3, [r3, #4]
 800262e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002632:	2b00      	cmp	r3, #0
 8002634:	f000 80b1 	beq.w	800279a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002638:	4b4d      	ldr	r3, [pc, #308]	; (8002770 <HAL_GPIO_Init+0x2b8>)
 800263a:	699b      	ldr	r3, [r3, #24]
 800263c:	4a4c      	ldr	r2, [pc, #304]	; (8002770 <HAL_GPIO_Init+0x2b8>)
 800263e:	f043 0301 	orr.w	r3, r3, #1
 8002642:	6193      	str	r3, [r2, #24]
 8002644:	4b4a      	ldr	r3, [pc, #296]	; (8002770 <HAL_GPIO_Init+0x2b8>)
 8002646:	699b      	ldr	r3, [r3, #24]
 8002648:	f003 0301 	and.w	r3, r3, #1
 800264c:	60bb      	str	r3, [r7, #8]
 800264e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002650:	4a48      	ldr	r2, [pc, #288]	; (8002774 <HAL_GPIO_Init+0x2bc>)
 8002652:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002654:	089b      	lsrs	r3, r3, #2
 8002656:	3302      	adds	r3, #2
 8002658:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800265c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800265e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002660:	f003 0303 	and.w	r3, r3, #3
 8002664:	009b      	lsls	r3, r3, #2
 8002666:	220f      	movs	r2, #15
 8002668:	fa02 f303 	lsl.w	r3, r2, r3
 800266c:	43db      	mvns	r3, r3
 800266e:	68fa      	ldr	r2, [r7, #12]
 8002670:	4013      	ands	r3, r2
 8002672:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	4a40      	ldr	r2, [pc, #256]	; (8002778 <HAL_GPIO_Init+0x2c0>)
 8002678:	4293      	cmp	r3, r2
 800267a:	d013      	beq.n	80026a4 <HAL_GPIO_Init+0x1ec>
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	4a3f      	ldr	r2, [pc, #252]	; (800277c <HAL_GPIO_Init+0x2c4>)
 8002680:	4293      	cmp	r3, r2
 8002682:	d00d      	beq.n	80026a0 <HAL_GPIO_Init+0x1e8>
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	4a3e      	ldr	r2, [pc, #248]	; (8002780 <HAL_GPIO_Init+0x2c8>)
 8002688:	4293      	cmp	r3, r2
 800268a:	d007      	beq.n	800269c <HAL_GPIO_Init+0x1e4>
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	4a3d      	ldr	r2, [pc, #244]	; (8002784 <HAL_GPIO_Init+0x2cc>)
 8002690:	4293      	cmp	r3, r2
 8002692:	d101      	bne.n	8002698 <HAL_GPIO_Init+0x1e0>
 8002694:	2303      	movs	r3, #3
 8002696:	e006      	b.n	80026a6 <HAL_GPIO_Init+0x1ee>
 8002698:	2304      	movs	r3, #4
 800269a:	e004      	b.n	80026a6 <HAL_GPIO_Init+0x1ee>
 800269c:	2302      	movs	r3, #2
 800269e:	e002      	b.n	80026a6 <HAL_GPIO_Init+0x1ee>
 80026a0:	2301      	movs	r3, #1
 80026a2:	e000      	b.n	80026a6 <HAL_GPIO_Init+0x1ee>
 80026a4:	2300      	movs	r3, #0
 80026a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80026a8:	f002 0203 	and.w	r2, r2, #3
 80026ac:	0092      	lsls	r2, r2, #2
 80026ae:	4093      	lsls	r3, r2
 80026b0:	68fa      	ldr	r2, [r7, #12]
 80026b2:	4313      	orrs	r3, r2
 80026b4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80026b6:	492f      	ldr	r1, [pc, #188]	; (8002774 <HAL_GPIO_Init+0x2bc>)
 80026b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026ba:	089b      	lsrs	r3, r3, #2
 80026bc:	3302      	adds	r3, #2
 80026be:	68fa      	ldr	r2, [r7, #12]
 80026c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80026c4:	683b      	ldr	r3, [r7, #0]
 80026c6:	685b      	ldr	r3, [r3, #4]
 80026c8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d006      	beq.n	80026de <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80026d0:	4b2d      	ldr	r3, [pc, #180]	; (8002788 <HAL_GPIO_Init+0x2d0>)
 80026d2:	689a      	ldr	r2, [r3, #8]
 80026d4:	492c      	ldr	r1, [pc, #176]	; (8002788 <HAL_GPIO_Init+0x2d0>)
 80026d6:	69bb      	ldr	r3, [r7, #24]
 80026d8:	4313      	orrs	r3, r2
 80026da:	608b      	str	r3, [r1, #8]
 80026dc:	e006      	b.n	80026ec <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80026de:	4b2a      	ldr	r3, [pc, #168]	; (8002788 <HAL_GPIO_Init+0x2d0>)
 80026e0:	689a      	ldr	r2, [r3, #8]
 80026e2:	69bb      	ldr	r3, [r7, #24]
 80026e4:	43db      	mvns	r3, r3
 80026e6:	4928      	ldr	r1, [pc, #160]	; (8002788 <HAL_GPIO_Init+0x2d0>)
 80026e8:	4013      	ands	r3, r2
 80026ea:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80026ec:	683b      	ldr	r3, [r7, #0]
 80026ee:	685b      	ldr	r3, [r3, #4]
 80026f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d006      	beq.n	8002706 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80026f8:	4b23      	ldr	r3, [pc, #140]	; (8002788 <HAL_GPIO_Init+0x2d0>)
 80026fa:	68da      	ldr	r2, [r3, #12]
 80026fc:	4922      	ldr	r1, [pc, #136]	; (8002788 <HAL_GPIO_Init+0x2d0>)
 80026fe:	69bb      	ldr	r3, [r7, #24]
 8002700:	4313      	orrs	r3, r2
 8002702:	60cb      	str	r3, [r1, #12]
 8002704:	e006      	b.n	8002714 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002706:	4b20      	ldr	r3, [pc, #128]	; (8002788 <HAL_GPIO_Init+0x2d0>)
 8002708:	68da      	ldr	r2, [r3, #12]
 800270a:	69bb      	ldr	r3, [r7, #24]
 800270c:	43db      	mvns	r3, r3
 800270e:	491e      	ldr	r1, [pc, #120]	; (8002788 <HAL_GPIO_Init+0x2d0>)
 8002710:	4013      	ands	r3, r2
 8002712:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	685b      	ldr	r3, [r3, #4]
 8002718:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800271c:	2b00      	cmp	r3, #0
 800271e:	d006      	beq.n	800272e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002720:	4b19      	ldr	r3, [pc, #100]	; (8002788 <HAL_GPIO_Init+0x2d0>)
 8002722:	685a      	ldr	r2, [r3, #4]
 8002724:	4918      	ldr	r1, [pc, #96]	; (8002788 <HAL_GPIO_Init+0x2d0>)
 8002726:	69bb      	ldr	r3, [r7, #24]
 8002728:	4313      	orrs	r3, r2
 800272a:	604b      	str	r3, [r1, #4]
 800272c:	e006      	b.n	800273c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800272e:	4b16      	ldr	r3, [pc, #88]	; (8002788 <HAL_GPIO_Init+0x2d0>)
 8002730:	685a      	ldr	r2, [r3, #4]
 8002732:	69bb      	ldr	r3, [r7, #24]
 8002734:	43db      	mvns	r3, r3
 8002736:	4914      	ldr	r1, [pc, #80]	; (8002788 <HAL_GPIO_Init+0x2d0>)
 8002738:	4013      	ands	r3, r2
 800273a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	685b      	ldr	r3, [r3, #4]
 8002740:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002744:	2b00      	cmp	r3, #0
 8002746:	d021      	beq.n	800278c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002748:	4b0f      	ldr	r3, [pc, #60]	; (8002788 <HAL_GPIO_Init+0x2d0>)
 800274a:	681a      	ldr	r2, [r3, #0]
 800274c:	490e      	ldr	r1, [pc, #56]	; (8002788 <HAL_GPIO_Init+0x2d0>)
 800274e:	69bb      	ldr	r3, [r7, #24]
 8002750:	4313      	orrs	r3, r2
 8002752:	600b      	str	r3, [r1, #0]
 8002754:	e021      	b.n	800279a <HAL_GPIO_Init+0x2e2>
 8002756:	bf00      	nop
 8002758:	10320000 	.word	0x10320000
 800275c:	10310000 	.word	0x10310000
 8002760:	10220000 	.word	0x10220000
 8002764:	10210000 	.word	0x10210000
 8002768:	10120000 	.word	0x10120000
 800276c:	10110000 	.word	0x10110000
 8002770:	40021000 	.word	0x40021000
 8002774:	40010000 	.word	0x40010000
 8002778:	40010800 	.word	0x40010800
 800277c:	40010c00 	.word	0x40010c00
 8002780:	40011000 	.word	0x40011000
 8002784:	40011400 	.word	0x40011400
 8002788:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800278c:	4b0b      	ldr	r3, [pc, #44]	; (80027bc <HAL_GPIO_Init+0x304>)
 800278e:	681a      	ldr	r2, [r3, #0]
 8002790:	69bb      	ldr	r3, [r7, #24]
 8002792:	43db      	mvns	r3, r3
 8002794:	4909      	ldr	r1, [pc, #36]	; (80027bc <HAL_GPIO_Init+0x304>)
 8002796:	4013      	ands	r3, r2
 8002798:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800279a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800279c:	3301      	adds	r3, #1
 800279e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	681a      	ldr	r2, [r3, #0]
 80027a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027a6:	fa22 f303 	lsr.w	r3, r2, r3
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	f47f ae8e 	bne.w	80024cc <HAL_GPIO_Init+0x14>
  }
}
 80027b0:	bf00      	nop
 80027b2:	bf00      	nop
 80027b4:	372c      	adds	r7, #44	; 0x2c
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bc80      	pop	{r7}
 80027ba:	4770      	bx	lr
 80027bc:	40010400 	.word	0x40010400

080027c0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80027c0:	b480      	push	{r7}
 80027c2:	b085      	sub	sp, #20
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
 80027c8:	460b      	mov	r3, r1
 80027ca:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	689a      	ldr	r2, [r3, #8]
 80027d0:	887b      	ldrh	r3, [r7, #2]
 80027d2:	4013      	ands	r3, r2
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d002      	beq.n	80027de <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80027d8:	2301      	movs	r3, #1
 80027da:	73fb      	strb	r3, [r7, #15]
 80027dc:	e001      	b.n	80027e2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80027de:	2300      	movs	r3, #0
 80027e0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80027e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80027e4:	4618      	mov	r0, r3
 80027e6:	3714      	adds	r7, #20
 80027e8:	46bd      	mov	sp, r7
 80027ea:	bc80      	pop	{r7}
 80027ec:	4770      	bx	lr

080027ee <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80027ee:	b480      	push	{r7}
 80027f0:	b083      	sub	sp, #12
 80027f2:	af00      	add	r7, sp, #0
 80027f4:	6078      	str	r0, [r7, #4]
 80027f6:	460b      	mov	r3, r1
 80027f8:	807b      	strh	r3, [r7, #2]
 80027fa:	4613      	mov	r3, r2
 80027fc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80027fe:	787b      	ldrb	r3, [r7, #1]
 8002800:	2b00      	cmp	r3, #0
 8002802:	d003      	beq.n	800280c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002804:	887a      	ldrh	r2, [r7, #2]
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800280a:	e003      	b.n	8002814 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800280c:	887b      	ldrh	r3, [r7, #2]
 800280e:	041a      	lsls	r2, r3, #16
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	611a      	str	r2, [r3, #16]
}
 8002814:	bf00      	nop
 8002816:	370c      	adds	r7, #12
 8002818:	46bd      	mov	sp, r7
 800281a:	bc80      	pop	{r7}
 800281c:	4770      	bx	lr
	...

08002820 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b084      	sub	sp, #16
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2b00      	cmp	r3, #0
 800282c:	d101      	bne.n	8002832 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800282e:	2301      	movs	r3, #1
 8002830:	e12b      	b.n	8002a8a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002838:	b2db      	uxtb	r3, r3
 800283a:	2b00      	cmp	r3, #0
 800283c:	d106      	bne.n	800284c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	2200      	movs	r2, #0
 8002842:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002846:	6878      	ldr	r0, [r7, #4]
 8002848:	f7ff face 	bl	8001de8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2224      	movs	r2, #36	; 0x24
 8002850:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	681a      	ldr	r2, [r3, #0]
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f022 0201 	bic.w	r2, r2, #1
 8002862:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	681a      	ldr	r2, [r3, #0]
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002872:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	681a      	ldr	r2, [r3, #0]
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002882:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002884:	f001 fb66 	bl	8003f54 <HAL_RCC_GetPCLK1Freq>
 8002888:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	685b      	ldr	r3, [r3, #4]
 800288e:	4a81      	ldr	r2, [pc, #516]	; (8002a94 <HAL_I2C_Init+0x274>)
 8002890:	4293      	cmp	r3, r2
 8002892:	d807      	bhi.n	80028a4 <HAL_I2C_Init+0x84>
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	4a80      	ldr	r2, [pc, #512]	; (8002a98 <HAL_I2C_Init+0x278>)
 8002898:	4293      	cmp	r3, r2
 800289a:	bf94      	ite	ls
 800289c:	2301      	movls	r3, #1
 800289e:	2300      	movhi	r3, #0
 80028a0:	b2db      	uxtb	r3, r3
 80028a2:	e006      	b.n	80028b2 <HAL_I2C_Init+0x92>
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	4a7d      	ldr	r2, [pc, #500]	; (8002a9c <HAL_I2C_Init+0x27c>)
 80028a8:	4293      	cmp	r3, r2
 80028aa:	bf94      	ite	ls
 80028ac:	2301      	movls	r3, #1
 80028ae:	2300      	movhi	r3, #0
 80028b0:	b2db      	uxtb	r3, r3
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d001      	beq.n	80028ba <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80028b6:	2301      	movs	r3, #1
 80028b8:	e0e7      	b.n	8002a8a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	4a78      	ldr	r2, [pc, #480]	; (8002aa0 <HAL_I2C_Init+0x280>)
 80028be:	fba2 2303 	umull	r2, r3, r2, r3
 80028c2:	0c9b      	lsrs	r3, r3, #18
 80028c4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	685b      	ldr	r3, [r3, #4]
 80028cc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	68ba      	ldr	r2, [r7, #8]
 80028d6:	430a      	orrs	r2, r1
 80028d8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	6a1b      	ldr	r3, [r3, #32]
 80028e0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	685b      	ldr	r3, [r3, #4]
 80028e8:	4a6a      	ldr	r2, [pc, #424]	; (8002a94 <HAL_I2C_Init+0x274>)
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d802      	bhi.n	80028f4 <HAL_I2C_Init+0xd4>
 80028ee:	68bb      	ldr	r3, [r7, #8]
 80028f0:	3301      	adds	r3, #1
 80028f2:	e009      	b.n	8002908 <HAL_I2C_Init+0xe8>
 80028f4:	68bb      	ldr	r3, [r7, #8]
 80028f6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80028fa:	fb02 f303 	mul.w	r3, r2, r3
 80028fe:	4a69      	ldr	r2, [pc, #420]	; (8002aa4 <HAL_I2C_Init+0x284>)
 8002900:	fba2 2303 	umull	r2, r3, r2, r3
 8002904:	099b      	lsrs	r3, r3, #6
 8002906:	3301      	adds	r3, #1
 8002908:	687a      	ldr	r2, [r7, #4]
 800290a:	6812      	ldr	r2, [r2, #0]
 800290c:	430b      	orrs	r3, r1
 800290e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	69db      	ldr	r3, [r3, #28]
 8002916:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800291a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	685b      	ldr	r3, [r3, #4]
 8002922:	495c      	ldr	r1, [pc, #368]	; (8002a94 <HAL_I2C_Init+0x274>)
 8002924:	428b      	cmp	r3, r1
 8002926:	d819      	bhi.n	800295c <HAL_I2C_Init+0x13c>
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	1e59      	subs	r1, r3, #1
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	685b      	ldr	r3, [r3, #4]
 8002930:	005b      	lsls	r3, r3, #1
 8002932:	fbb1 f3f3 	udiv	r3, r1, r3
 8002936:	1c59      	adds	r1, r3, #1
 8002938:	f640 73fc 	movw	r3, #4092	; 0xffc
 800293c:	400b      	ands	r3, r1
 800293e:	2b00      	cmp	r3, #0
 8002940:	d00a      	beq.n	8002958 <HAL_I2C_Init+0x138>
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	1e59      	subs	r1, r3, #1
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	685b      	ldr	r3, [r3, #4]
 800294a:	005b      	lsls	r3, r3, #1
 800294c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002950:	3301      	adds	r3, #1
 8002952:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002956:	e051      	b.n	80029fc <HAL_I2C_Init+0x1dc>
 8002958:	2304      	movs	r3, #4
 800295a:	e04f      	b.n	80029fc <HAL_I2C_Init+0x1dc>
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	689b      	ldr	r3, [r3, #8]
 8002960:	2b00      	cmp	r3, #0
 8002962:	d111      	bne.n	8002988 <HAL_I2C_Init+0x168>
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	1e58      	subs	r0, r3, #1
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6859      	ldr	r1, [r3, #4]
 800296c:	460b      	mov	r3, r1
 800296e:	005b      	lsls	r3, r3, #1
 8002970:	440b      	add	r3, r1
 8002972:	fbb0 f3f3 	udiv	r3, r0, r3
 8002976:	3301      	adds	r3, #1
 8002978:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800297c:	2b00      	cmp	r3, #0
 800297e:	bf0c      	ite	eq
 8002980:	2301      	moveq	r3, #1
 8002982:	2300      	movne	r3, #0
 8002984:	b2db      	uxtb	r3, r3
 8002986:	e012      	b.n	80029ae <HAL_I2C_Init+0x18e>
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	1e58      	subs	r0, r3, #1
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6859      	ldr	r1, [r3, #4]
 8002990:	460b      	mov	r3, r1
 8002992:	009b      	lsls	r3, r3, #2
 8002994:	440b      	add	r3, r1
 8002996:	0099      	lsls	r1, r3, #2
 8002998:	440b      	add	r3, r1
 800299a:	fbb0 f3f3 	udiv	r3, r0, r3
 800299e:	3301      	adds	r3, #1
 80029a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	bf0c      	ite	eq
 80029a8:	2301      	moveq	r3, #1
 80029aa:	2300      	movne	r3, #0
 80029ac:	b2db      	uxtb	r3, r3
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d001      	beq.n	80029b6 <HAL_I2C_Init+0x196>
 80029b2:	2301      	movs	r3, #1
 80029b4:	e022      	b.n	80029fc <HAL_I2C_Init+0x1dc>
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	689b      	ldr	r3, [r3, #8]
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d10e      	bne.n	80029dc <HAL_I2C_Init+0x1bc>
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	1e58      	subs	r0, r3, #1
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6859      	ldr	r1, [r3, #4]
 80029c6:	460b      	mov	r3, r1
 80029c8:	005b      	lsls	r3, r3, #1
 80029ca:	440b      	add	r3, r1
 80029cc:	fbb0 f3f3 	udiv	r3, r0, r3
 80029d0:	3301      	adds	r3, #1
 80029d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029d6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80029da:	e00f      	b.n	80029fc <HAL_I2C_Init+0x1dc>
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	1e58      	subs	r0, r3, #1
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6859      	ldr	r1, [r3, #4]
 80029e4:	460b      	mov	r3, r1
 80029e6:	009b      	lsls	r3, r3, #2
 80029e8:	440b      	add	r3, r1
 80029ea:	0099      	lsls	r1, r3, #2
 80029ec:	440b      	add	r3, r1
 80029ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80029f2:	3301      	adds	r3, #1
 80029f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029f8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80029fc:	6879      	ldr	r1, [r7, #4]
 80029fe:	6809      	ldr	r1, [r1, #0]
 8002a00:	4313      	orrs	r3, r2
 8002a02:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	69da      	ldr	r2, [r3, #28]
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6a1b      	ldr	r3, [r3, #32]
 8002a16:	431a      	orrs	r2, r3
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	430a      	orrs	r2, r1
 8002a1e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	689b      	ldr	r3, [r3, #8]
 8002a26:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002a2a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002a2e:	687a      	ldr	r2, [r7, #4]
 8002a30:	6911      	ldr	r1, [r2, #16]
 8002a32:	687a      	ldr	r2, [r7, #4]
 8002a34:	68d2      	ldr	r2, [r2, #12]
 8002a36:	4311      	orrs	r1, r2
 8002a38:	687a      	ldr	r2, [r7, #4]
 8002a3a:	6812      	ldr	r2, [r2, #0]
 8002a3c:	430b      	orrs	r3, r1
 8002a3e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	68db      	ldr	r3, [r3, #12]
 8002a46:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	695a      	ldr	r2, [r3, #20]
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	699b      	ldr	r3, [r3, #24]
 8002a52:	431a      	orrs	r2, r3
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	430a      	orrs	r2, r1
 8002a5a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	681a      	ldr	r2, [r3, #0]
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f042 0201 	orr.w	r2, r2, #1
 8002a6a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2200      	movs	r2, #0
 8002a70:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2220      	movs	r2, #32
 8002a76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2200      	movs	r2, #0
 8002a84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002a88:	2300      	movs	r3, #0
}
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	3710      	adds	r7, #16
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	bd80      	pop	{r7, pc}
 8002a92:	bf00      	nop
 8002a94:	000186a0 	.word	0x000186a0
 8002a98:	001e847f 	.word	0x001e847f
 8002a9c:	003d08ff 	.word	0x003d08ff
 8002aa0:	431bde83 	.word	0x431bde83
 8002aa4:	10624dd3 	.word	0x10624dd3

08002aa8 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	b083      	sub	sp, #12
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	695b      	ldr	r3, [r3, #20]
 8002ab6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002aba:	2b80      	cmp	r3, #128	; 0x80
 8002abc:	d103      	bne.n	8002ac6 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	611a      	str	r2, [r3, #16]
  }
}
 8002ac6:	bf00      	nop
 8002ac8:	370c      	adds	r7, #12
 8002aca:	46bd      	mov	sp, r7
 8002acc:	bc80      	pop	{r7}
 8002ace:	4770      	bx	lr

08002ad0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b088      	sub	sp, #32
 8002ad4:	af02      	add	r7, sp, #8
 8002ad6:	60f8      	str	r0, [r7, #12]
 8002ad8:	607a      	str	r2, [r7, #4]
 8002ada:	461a      	mov	r2, r3
 8002adc:	460b      	mov	r3, r1
 8002ade:	817b      	strh	r3, [r7, #10]
 8002ae0:	4613      	mov	r3, r2
 8002ae2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002ae4:	f7ff fb34 	bl	8002150 <HAL_GetTick>
 8002ae8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002af0:	b2db      	uxtb	r3, r3
 8002af2:	2b20      	cmp	r3, #32
 8002af4:	f040 80e0 	bne.w	8002cb8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002af8:	697b      	ldr	r3, [r7, #20]
 8002afa:	9300      	str	r3, [sp, #0]
 8002afc:	2319      	movs	r3, #25
 8002afe:	2201      	movs	r2, #1
 8002b00:	4970      	ldr	r1, [pc, #448]	; (8002cc4 <HAL_I2C_Master_Transmit+0x1f4>)
 8002b02:	68f8      	ldr	r0, [r7, #12]
 8002b04:	f000 fc86 	bl	8003414 <I2C_WaitOnFlagUntilTimeout>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d001      	beq.n	8002b12 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002b0e:	2302      	movs	r3, #2
 8002b10:	e0d3      	b.n	8002cba <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b18:	2b01      	cmp	r3, #1
 8002b1a:	d101      	bne.n	8002b20 <HAL_I2C_Master_Transmit+0x50>
 8002b1c:	2302      	movs	r3, #2
 8002b1e:	e0cc      	b.n	8002cba <HAL_I2C_Master_Transmit+0x1ea>
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	2201      	movs	r2, #1
 8002b24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f003 0301 	and.w	r3, r3, #1
 8002b32:	2b01      	cmp	r3, #1
 8002b34:	d007      	beq.n	8002b46 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	681a      	ldr	r2, [r3, #0]
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f042 0201 	orr.w	r2, r2, #1
 8002b44:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	681a      	ldr	r2, [r3, #0]
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002b54:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	2221      	movs	r2, #33	; 0x21
 8002b5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	2210      	movs	r2, #16
 8002b62:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	2200      	movs	r2, #0
 8002b6a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	687a      	ldr	r2, [r7, #4]
 8002b70:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	893a      	ldrh	r2, [r7, #8]
 8002b76:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b7c:	b29a      	uxth	r2, r3
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	4a50      	ldr	r2, [pc, #320]	; (8002cc8 <HAL_I2C_Master_Transmit+0x1f8>)
 8002b86:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002b88:	8979      	ldrh	r1, [r7, #10]
 8002b8a:	697b      	ldr	r3, [r7, #20]
 8002b8c:	6a3a      	ldr	r2, [r7, #32]
 8002b8e:	68f8      	ldr	r0, [r7, #12]
 8002b90:	f000 fb16 	bl	80031c0 <I2C_MasterRequestWrite>
 8002b94:	4603      	mov	r3, r0
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d001      	beq.n	8002b9e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	e08d      	b.n	8002cba <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	613b      	str	r3, [r7, #16]
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	695b      	ldr	r3, [r3, #20]
 8002ba8:	613b      	str	r3, [r7, #16]
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	699b      	ldr	r3, [r3, #24]
 8002bb0:	613b      	str	r3, [r7, #16]
 8002bb2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002bb4:	e066      	b.n	8002c84 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002bb6:	697a      	ldr	r2, [r7, #20]
 8002bb8:	6a39      	ldr	r1, [r7, #32]
 8002bba:	68f8      	ldr	r0, [r7, #12]
 8002bbc:	f000 fd44 	bl	8003648 <I2C_WaitOnTXEFlagUntilTimeout>
 8002bc0:	4603      	mov	r3, r0
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d00d      	beq.n	8002be2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bca:	2b04      	cmp	r3, #4
 8002bcc:	d107      	bne.n	8002bde <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	681a      	ldr	r2, [r3, #0]
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002bdc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002bde:	2301      	movs	r3, #1
 8002be0:	e06b      	b.n	8002cba <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002be6:	781a      	ldrb	r2, [r3, #0]
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bf2:	1c5a      	adds	r2, r3, #1
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bfc:	b29b      	uxth	r3, r3
 8002bfe:	3b01      	subs	r3, #1
 8002c00:	b29a      	uxth	r2, r3
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c0a:	3b01      	subs	r3, #1
 8002c0c:	b29a      	uxth	r2, r3
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	695b      	ldr	r3, [r3, #20]
 8002c18:	f003 0304 	and.w	r3, r3, #4
 8002c1c:	2b04      	cmp	r3, #4
 8002c1e:	d11b      	bne.n	8002c58 <HAL_I2C_Master_Transmit+0x188>
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d017      	beq.n	8002c58 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c2c:	781a      	ldrb	r2, [r3, #0]
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c38:	1c5a      	adds	r2, r3, #1
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c42:	b29b      	uxth	r3, r3
 8002c44:	3b01      	subs	r3, #1
 8002c46:	b29a      	uxth	r2, r3
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c50:	3b01      	subs	r3, #1
 8002c52:	b29a      	uxth	r2, r3
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c58:	697a      	ldr	r2, [r7, #20]
 8002c5a:	6a39      	ldr	r1, [r7, #32]
 8002c5c:	68f8      	ldr	r0, [r7, #12]
 8002c5e:	f000 fd3b 	bl	80036d8 <I2C_WaitOnBTFFlagUntilTimeout>
 8002c62:	4603      	mov	r3, r0
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d00d      	beq.n	8002c84 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c6c:	2b04      	cmp	r3, #4
 8002c6e:	d107      	bne.n	8002c80 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	681a      	ldr	r2, [r3, #0]
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c7e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002c80:	2301      	movs	r3, #1
 8002c82:	e01a      	b.n	8002cba <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d194      	bne.n	8002bb6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	681a      	ldr	r2, [r3, #0]
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c9a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	2220      	movs	r2, #32
 8002ca0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	2200      	movs	r2, #0
 8002cb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	e000      	b.n	8002cba <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002cb8:	2302      	movs	r3, #2
  }
}
 8002cba:	4618      	mov	r0, r3
 8002cbc:	3718      	adds	r7, #24
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	bd80      	pop	{r7, pc}
 8002cc2:	bf00      	nop
 8002cc4:	00100002 	.word	0x00100002
 8002cc8:	ffff0000 	.word	0xffff0000

08002ccc <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b08a      	sub	sp, #40	; 0x28
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	695b      	ldr	r3, [r3, #20]
 8002cda:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	685b      	ldr	r3, [r3, #4]
 8002ce2:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002cee:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002cf0:	6a3b      	ldr	r3, [r7, #32]
 8002cf2:	0a1b      	lsrs	r3, r3, #8
 8002cf4:	f003 0301 	and.w	r3, r3, #1
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d016      	beq.n	8002d2a <HAL_I2C_ER_IRQHandler+0x5e>
 8002cfc:	69fb      	ldr	r3, [r7, #28]
 8002cfe:	0a1b      	lsrs	r3, r3, #8
 8002d00:	f003 0301 	and.w	r3, r3, #1
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d010      	beq.n	8002d2a <HAL_I2C_ER_IRQHandler+0x5e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8002d08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d0a:	f043 0301 	orr.w	r3, r3, #1
 8002d0e:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002d18:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	681a      	ldr	r2, [r3, #0]
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002d28:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002d2a:	6a3b      	ldr	r3, [r7, #32]
 8002d2c:	0a5b      	lsrs	r3, r3, #9
 8002d2e:	f003 0301 	and.w	r3, r3, #1
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d00e      	beq.n	8002d54 <HAL_I2C_ER_IRQHandler+0x88>
 8002d36:	69fb      	ldr	r3, [r7, #28]
 8002d38:	0a1b      	lsrs	r3, r3, #8
 8002d3a:	f003 0301 	and.w	r3, r3, #1
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d008      	beq.n	8002d54 <HAL_I2C_ER_IRQHandler+0x88>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8002d42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d44:	f043 0302 	orr.w	r3, r3, #2
 8002d48:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8002d52:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002d54:	6a3b      	ldr	r3, [r7, #32]
 8002d56:	0a9b      	lsrs	r3, r3, #10
 8002d58:	f003 0301 	and.w	r3, r3, #1
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d03f      	beq.n	8002de0 <HAL_I2C_ER_IRQHandler+0x114>
 8002d60:	69fb      	ldr	r3, [r7, #28]
 8002d62:	0a1b      	lsrs	r3, r3, #8
 8002d64:	f003 0301 	and.w	r3, r3, #1
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d039      	beq.n	8002de0 <HAL_I2C_ER_IRQHandler+0x114>
  {
    tmp1 = CurrentMode;
 8002d6c:	7efb      	ldrb	r3, [r7, #27]
 8002d6e:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d74:	b29b      	uxth	r3, r3
 8002d76:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d7e:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d84:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8002d86:	7ebb      	ldrb	r3, [r7, #26]
 8002d88:	2b20      	cmp	r3, #32
 8002d8a:	d112      	bne.n	8002db2 <HAL_I2C_ER_IRQHandler+0xe6>
 8002d8c:	697b      	ldr	r3, [r7, #20]
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d10f      	bne.n	8002db2 <HAL_I2C_ER_IRQHandler+0xe6>
 8002d92:	7cfb      	ldrb	r3, [r7, #19]
 8002d94:	2b21      	cmp	r3, #33	; 0x21
 8002d96:	d008      	beq.n	8002daa <HAL_I2C_ER_IRQHandler+0xde>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8002d98:	7cfb      	ldrb	r3, [r7, #19]
 8002d9a:	2b29      	cmp	r3, #41	; 0x29
 8002d9c:	d005      	beq.n	8002daa <HAL_I2C_ER_IRQHandler+0xde>
 8002d9e:	7cfb      	ldrb	r3, [r7, #19]
 8002da0:	2b28      	cmp	r3, #40	; 0x28
 8002da2:	d106      	bne.n	8002db2 <HAL_I2C_ER_IRQHandler+0xe6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	2b21      	cmp	r3, #33	; 0x21
 8002da8:	d103      	bne.n	8002db2 <HAL_I2C_ER_IRQHandler+0xe6>
    {
      I2C_Slave_AF(hi2c);
 8002daa:	6878      	ldr	r0, [r7, #4]
 8002dac:	f000 f862 	bl	8002e74 <I2C_Slave_AF>
 8002db0:	e016      	b.n	8002de0 <HAL_I2C_ER_IRQHandler+0x114>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002dba:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8002dbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dbe:	f043 0304 	orr.w	r3, r3, #4
 8002dc2:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8002dc4:	7efb      	ldrb	r3, [r7, #27]
 8002dc6:	2b10      	cmp	r3, #16
 8002dc8:	d002      	beq.n	8002dd0 <HAL_I2C_ER_IRQHandler+0x104>
 8002dca:	7efb      	ldrb	r3, [r7, #27]
 8002dcc:	2b40      	cmp	r3, #64	; 0x40
 8002dce:	d107      	bne.n	8002de0 <HAL_I2C_ER_IRQHandler+0x114>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	681a      	ldr	r2, [r3, #0]
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002dde:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002de0:	6a3b      	ldr	r3, [r7, #32]
 8002de2:	0adb      	lsrs	r3, r3, #11
 8002de4:	f003 0301 	and.w	r3, r3, #1
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d00e      	beq.n	8002e0a <HAL_I2C_ER_IRQHandler+0x13e>
 8002dec:	69fb      	ldr	r3, [r7, #28]
 8002dee:	0a1b      	lsrs	r3, r3, #8
 8002df0:	f003 0301 	and.w	r3, r3, #1
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d008      	beq.n	8002e0a <HAL_I2C_ER_IRQHandler+0x13e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8002df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dfa:	f043 0308 	orr.w	r3, r3, #8
 8002dfe:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8002e08:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8002e0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d008      	beq.n	8002e22 <HAL_I2C_ER_IRQHandler+0x156>
  {
    hi2c->ErrorCode |= error;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002e14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e16:	431a      	orrs	r2, r3
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8002e1c:	6878      	ldr	r0, [r7, #4]
 8002e1e:	f000 f89d 	bl	8002f5c <I2C_ITError>
  }
}
 8002e22:	bf00      	nop
 8002e24:	3728      	adds	r7, #40	; 0x28
 8002e26:	46bd      	mov	sp, r7
 8002e28:	bd80      	pop	{r7, pc}

08002e2a <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002e2a:	b480      	push	{r7}
 8002e2c:	b083      	sub	sp, #12
 8002e2e:	af00      	add	r7, sp, #0
 8002e30:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8002e32:	bf00      	nop
 8002e34:	370c      	adds	r7, #12
 8002e36:	46bd      	mov	sp, r7
 8002e38:	bc80      	pop	{r7}
 8002e3a:	4770      	bx	lr

08002e3c <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002e3c:	b480      	push	{r7}
 8002e3e:	b083      	sub	sp, #12
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8002e44:	bf00      	nop
 8002e46:	370c      	adds	r7, #12
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	bc80      	pop	{r7}
 8002e4c:	4770      	bx	lr

08002e4e <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8002e4e:	b480      	push	{r7}
 8002e50:	b083      	sub	sp, #12
 8002e52:	af00      	add	r7, sp, #0
 8002e54:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8002e56:	bf00      	nop
 8002e58:	370c      	adds	r7, #12
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	bc80      	pop	{r7}
 8002e5e:	4770      	bx	lr

08002e60 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002e60:	b480      	push	{r7}
 8002e62:	b083      	sub	sp, #12
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8002e68:	bf00      	nop
 8002e6a:	370c      	adds	r7, #12
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	bc80      	pop	{r7}
 8002e70:	4770      	bx	lr
	...

08002e74 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b084      	sub	sp, #16
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e82:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e88:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8002e8a:	68bb      	ldr	r3, [r7, #8]
 8002e8c:	2b08      	cmp	r3, #8
 8002e8e:	d002      	beq.n	8002e96 <I2C_Slave_AF+0x22>
 8002e90:	68bb      	ldr	r3, [r7, #8]
 8002e92:	2b20      	cmp	r3, #32
 8002e94:	d129      	bne.n	8002eea <I2C_Slave_AF+0x76>
 8002e96:	7bfb      	ldrb	r3, [r7, #15]
 8002e98:	2b28      	cmp	r3, #40	; 0x28
 8002e9a:	d126      	bne.n	8002eea <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	4a2e      	ldr	r2, [pc, #184]	; (8002f58 <I2C_Slave_AF+0xe4>)
 8002ea0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	685a      	ldr	r2, [r3, #4]
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002eb0:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002eba:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	681a      	ldr	r2, [r3, #0]
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002eca:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	2200      	movs	r2, #0
 8002ed0:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	2220      	movs	r2, #32
 8002ed6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	2200      	movs	r2, #0
 8002ede:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8002ee2:	6878      	ldr	r0, [r7, #4]
 8002ee4:	f7ff ffaa 	bl	8002e3c <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8002ee8:	e031      	b.n	8002f4e <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8002eea:	7bfb      	ldrb	r3, [r7, #15]
 8002eec:	2b21      	cmp	r3, #33	; 0x21
 8002eee:	d129      	bne.n	8002f44 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	4a19      	ldr	r2, [pc, #100]	; (8002f58 <I2C_Slave_AF+0xe4>)
 8002ef4:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	2221      	movs	r2, #33	; 0x21
 8002efa:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	2220      	movs	r2, #32
 8002f00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2200      	movs	r2, #0
 8002f08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	685a      	ldr	r2, [r3, #4]
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002f1a:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002f24:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	681a      	ldr	r2, [r3, #0]
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002f34:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 8002f36:	6878      	ldr	r0, [r7, #4]
 8002f38:	f7ff fdb6 	bl	8002aa8 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8002f3c:	6878      	ldr	r0, [r7, #4]
 8002f3e:	f7ff ff74 	bl	8002e2a <HAL_I2C_SlaveTxCpltCallback>
}
 8002f42:	e004      	b.n	8002f4e <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002f4c:	615a      	str	r2, [r3, #20]
}
 8002f4e:	bf00      	nop
 8002f50:	3710      	adds	r7, #16
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bd80      	pop	{r7, pc}
 8002f56:	bf00      	nop
 8002f58:	ffff0000 	.word	0xffff0000

08002f5c <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b084      	sub	sp, #16
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f6a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002f72:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8002f74:	7bbb      	ldrb	r3, [r7, #14]
 8002f76:	2b10      	cmp	r3, #16
 8002f78:	d002      	beq.n	8002f80 <I2C_ITError+0x24>
 8002f7a:	7bbb      	ldrb	r3, [r7, #14]
 8002f7c:	2b40      	cmp	r3, #64	; 0x40
 8002f7e:	d10a      	bne.n	8002f96 <I2C_ITError+0x3a>
 8002f80:	7bfb      	ldrb	r3, [r7, #15]
 8002f82:	2b22      	cmp	r3, #34	; 0x22
 8002f84:	d107      	bne.n	8002f96 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	681a      	ldr	r2, [r3, #0]
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002f94:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8002f96:	7bfb      	ldrb	r3, [r7, #15]
 8002f98:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8002f9c:	2b28      	cmp	r3, #40	; 0x28
 8002f9e:	d107      	bne.n	8002fb0 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2228      	movs	r2, #40	; 0x28
 8002faa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8002fae:	e015      	b.n	8002fdc <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	685b      	ldr	r3, [r3, #4]
 8002fb6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002fba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002fbe:	d00a      	beq.n	8002fd6 <I2C_ITError+0x7a>
 8002fc0:	7bfb      	ldrb	r3, [r7, #15]
 8002fc2:	2b60      	cmp	r3, #96	; 0x60
 8002fc4:	d007      	beq.n	8002fd6 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	2220      	movs	r2, #32
 8002fca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	2200      	movs	r2, #0
 8002fda:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	685b      	ldr	r3, [r3, #4]
 8002fe2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002fe6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002fea:	d162      	bne.n	80030b2 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	685a      	ldr	r2, [r3, #4]
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002ffa:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003000:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003004:	b2db      	uxtb	r3, r3
 8003006:	2b01      	cmp	r3, #1
 8003008:	d020      	beq.n	800304c <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800300e:	4a6a      	ldr	r2, [pc, #424]	; (80031b8 <I2C_ITError+0x25c>)
 8003010:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003016:	4618      	mov	r0, r3
 8003018:	f7ff f9d6 	bl	80023c8 <HAL_DMA_Abort_IT>
 800301c:	4603      	mov	r3, r0
 800301e:	2b00      	cmp	r3, #0
 8003020:	f000 8089 	beq.w	8003136 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	681a      	ldr	r2, [r3, #0]
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f022 0201 	bic.w	r2, r2, #1
 8003032:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	2220      	movs	r2, #32
 8003038:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003040:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003042:	687a      	ldr	r2, [r7, #4]
 8003044:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003046:	4610      	mov	r0, r2
 8003048:	4798      	blx	r3
 800304a:	e074      	b.n	8003136 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003050:	4a59      	ldr	r2, [pc, #356]	; (80031b8 <I2C_ITError+0x25c>)
 8003052:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003058:	4618      	mov	r0, r3
 800305a:	f7ff f9b5 	bl	80023c8 <HAL_DMA_Abort_IT>
 800305e:	4603      	mov	r3, r0
 8003060:	2b00      	cmp	r3, #0
 8003062:	d068      	beq.n	8003136 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	695b      	ldr	r3, [r3, #20]
 800306a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800306e:	2b40      	cmp	r3, #64	; 0x40
 8003070:	d10b      	bne.n	800308a <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	691a      	ldr	r2, [r3, #16]
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800307c:	b2d2      	uxtb	r2, r2
 800307e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003084:	1c5a      	adds	r2, r3, #1
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	681a      	ldr	r2, [r3, #0]
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f022 0201 	bic.w	r2, r2, #1
 8003098:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	2220      	movs	r2, #32
 800309e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80030a8:	687a      	ldr	r2, [r7, #4]
 80030aa:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80030ac:	4610      	mov	r0, r2
 80030ae:	4798      	blx	r3
 80030b0:	e041      	b.n	8003136 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030b8:	b2db      	uxtb	r3, r3
 80030ba:	2b60      	cmp	r3, #96	; 0x60
 80030bc:	d125      	bne.n	800310a <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	2220      	movs	r2, #32
 80030c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	2200      	movs	r2, #0
 80030ca:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	695b      	ldr	r3, [r3, #20]
 80030d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030d6:	2b40      	cmp	r3, #64	; 0x40
 80030d8:	d10b      	bne.n	80030f2 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	691a      	ldr	r2, [r3, #16]
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030e4:	b2d2      	uxtb	r2, r2
 80030e6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030ec:	1c5a      	adds	r2, r3, #1
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	681a      	ldr	r2, [r3, #0]
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f022 0201 	bic.w	r2, r2, #1
 8003100:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8003102:	6878      	ldr	r0, [r7, #4]
 8003104:	f7ff feac 	bl	8002e60 <HAL_I2C_AbortCpltCallback>
 8003108:	e015      	b.n	8003136 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	695b      	ldr	r3, [r3, #20]
 8003110:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003114:	2b40      	cmp	r3, #64	; 0x40
 8003116:	d10b      	bne.n	8003130 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	691a      	ldr	r2, [r3, #16]
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003122:	b2d2      	uxtb	r2, r2
 8003124:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800312a:	1c5a      	adds	r2, r3, #1
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8003130:	6878      	ldr	r0, [r7, #4]
 8003132:	f7ff fe8c 	bl	8002e4e <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800313a:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800313c:	68bb      	ldr	r3, [r7, #8]
 800313e:	f003 0301 	and.w	r3, r3, #1
 8003142:	2b00      	cmp	r3, #0
 8003144:	d10e      	bne.n	8003164 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8003146:	68bb      	ldr	r3, [r7, #8]
 8003148:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800314c:	2b00      	cmp	r3, #0
 800314e:	d109      	bne.n	8003164 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8003150:	68bb      	ldr	r3, [r7, #8]
 8003152:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8003156:	2b00      	cmp	r3, #0
 8003158:	d104      	bne.n	8003164 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800315a:	68bb      	ldr	r3, [r7, #8]
 800315c:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8003160:	2b00      	cmp	r3, #0
 8003162:	d007      	beq.n	8003174 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	685a      	ldr	r2, [r3, #4]
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003172:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800317a:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003180:	f003 0304 	and.w	r3, r3, #4
 8003184:	2b04      	cmp	r3, #4
 8003186:	d113      	bne.n	80031b0 <I2C_ITError+0x254>
 8003188:	7bfb      	ldrb	r3, [r7, #15]
 800318a:	2b28      	cmp	r3, #40	; 0x28
 800318c:	d110      	bne.n	80031b0 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	4a0a      	ldr	r2, [pc, #40]	; (80031bc <I2C_ITError+0x260>)
 8003192:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2200      	movs	r2, #0
 8003198:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	2220      	movs	r2, #32
 800319e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	2200      	movs	r2, #0
 80031a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80031aa:	6878      	ldr	r0, [r7, #4]
 80031ac:	f7ff fe46 	bl	8002e3c <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80031b0:	bf00      	nop
 80031b2:	3710      	adds	r7, #16
 80031b4:	46bd      	mov	sp, r7
 80031b6:	bd80      	pop	{r7, pc}
 80031b8:	080032c5 	.word	0x080032c5
 80031bc:	ffff0000 	.word	0xffff0000

080031c0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b088      	sub	sp, #32
 80031c4:	af02      	add	r7, sp, #8
 80031c6:	60f8      	str	r0, [r7, #12]
 80031c8:	607a      	str	r2, [r7, #4]
 80031ca:	603b      	str	r3, [r7, #0]
 80031cc:	460b      	mov	r3, r1
 80031ce:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031d4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80031d6:	697b      	ldr	r3, [r7, #20]
 80031d8:	2b08      	cmp	r3, #8
 80031da:	d006      	beq.n	80031ea <I2C_MasterRequestWrite+0x2a>
 80031dc:	697b      	ldr	r3, [r7, #20]
 80031de:	2b01      	cmp	r3, #1
 80031e0:	d003      	beq.n	80031ea <I2C_MasterRequestWrite+0x2a>
 80031e2:	697b      	ldr	r3, [r7, #20]
 80031e4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80031e8:	d108      	bne.n	80031fc <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	681a      	ldr	r2, [r3, #0]
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80031f8:	601a      	str	r2, [r3, #0]
 80031fa:	e00b      	b.n	8003214 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003200:	2b12      	cmp	r3, #18
 8003202:	d107      	bne.n	8003214 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	681a      	ldr	r2, [r3, #0]
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003212:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	9300      	str	r3, [sp, #0]
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2200      	movs	r2, #0
 800321c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003220:	68f8      	ldr	r0, [r7, #12]
 8003222:	f000 f8f7 	bl	8003414 <I2C_WaitOnFlagUntilTimeout>
 8003226:	4603      	mov	r3, r0
 8003228:	2b00      	cmp	r3, #0
 800322a:	d00d      	beq.n	8003248 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003236:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800323a:	d103      	bne.n	8003244 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003242:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003244:	2303      	movs	r3, #3
 8003246:	e035      	b.n	80032b4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	691b      	ldr	r3, [r3, #16]
 800324c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003250:	d108      	bne.n	8003264 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003252:	897b      	ldrh	r3, [r7, #10]
 8003254:	b2db      	uxtb	r3, r3
 8003256:	461a      	mov	r2, r3
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003260:	611a      	str	r2, [r3, #16]
 8003262:	e01b      	b.n	800329c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003264:	897b      	ldrh	r3, [r7, #10]
 8003266:	11db      	asrs	r3, r3, #7
 8003268:	b2db      	uxtb	r3, r3
 800326a:	f003 0306 	and.w	r3, r3, #6
 800326e:	b2db      	uxtb	r3, r3
 8003270:	f063 030f 	orn	r3, r3, #15
 8003274:	b2da      	uxtb	r2, r3
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	687a      	ldr	r2, [r7, #4]
 8003280:	490e      	ldr	r1, [pc, #56]	; (80032bc <I2C_MasterRequestWrite+0xfc>)
 8003282:	68f8      	ldr	r0, [r7, #12]
 8003284:	f000 f940 	bl	8003508 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003288:	4603      	mov	r3, r0
 800328a:	2b00      	cmp	r3, #0
 800328c:	d001      	beq.n	8003292 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800328e:	2301      	movs	r3, #1
 8003290:	e010      	b.n	80032b4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003292:	897b      	ldrh	r3, [r7, #10]
 8003294:	b2da      	uxtb	r2, r3
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800329c:	683b      	ldr	r3, [r7, #0]
 800329e:	687a      	ldr	r2, [r7, #4]
 80032a0:	4907      	ldr	r1, [pc, #28]	; (80032c0 <I2C_MasterRequestWrite+0x100>)
 80032a2:	68f8      	ldr	r0, [r7, #12]
 80032a4:	f000 f930 	bl	8003508 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80032a8:	4603      	mov	r3, r0
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d001      	beq.n	80032b2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80032ae:	2301      	movs	r3, #1
 80032b0:	e000      	b.n	80032b4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80032b2:	2300      	movs	r3, #0
}
 80032b4:	4618      	mov	r0, r3
 80032b6:	3718      	adds	r7, #24
 80032b8:	46bd      	mov	sp, r7
 80032ba:	bd80      	pop	{r7, pc}
 80032bc:	00010008 	.word	0x00010008
 80032c0:	00010002 	.word	0x00010002

080032c4 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b086      	sub	sp, #24
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80032cc:	2300      	movs	r3, #0
 80032ce:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032d4:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80032d6:	697b      	ldr	r3, [r7, #20]
 80032d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032dc:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80032de:	4b4b      	ldr	r3, [pc, #300]	; (800340c <I2C_DMAAbort+0x148>)
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	08db      	lsrs	r3, r3, #3
 80032e4:	4a4a      	ldr	r2, [pc, #296]	; (8003410 <I2C_DMAAbort+0x14c>)
 80032e6:	fba2 2303 	umull	r2, r3, r2, r3
 80032ea:	0a1a      	lsrs	r2, r3, #8
 80032ec:	4613      	mov	r3, r2
 80032ee:	009b      	lsls	r3, r3, #2
 80032f0:	4413      	add	r3, r2
 80032f2:	00da      	lsls	r2, r3, #3
 80032f4:	1ad3      	subs	r3, r2, r3
 80032f6:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d106      	bne.n	800330c <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80032fe:	697b      	ldr	r3, [r7, #20]
 8003300:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003302:	f043 0220 	orr.w	r2, r3, #32
 8003306:	697b      	ldr	r3, [r7, #20]
 8003308:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 800330a:	e00a      	b.n	8003322 <I2C_DMAAbort+0x5e>
    }
    count--;
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	3b01      	subs	r3, #1
 8003310:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8003312:	697b      	ldr	r3, [r7, #20]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800331c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003320:	d0ea      	beq.n	80032f8 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8003322:	697b      	ldr	r3, [r7, #20]
 8003324:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003326:	2b00      	cmp	r3, #0
 8003328:	d003      	beq.n	8003332 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800332a:	697b      	ldr	r3, [r7, #20]
 800332c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800332e:	2200      	movs	r2, #0
 8003330:	629a      	str	r2, [r3, #40]	; 0x28
  }
  if (hi2c->hdmarx != NULL)
 8003332:	697b      	ldr	r3, [r7, #20]
 8003334:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003336:	2b00      	cmp	r3, #0
 8003338:	d003      	beq.n	8003342 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800333a:	697b      	ldr	r3, [r7, #20]
 800333c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800333e:	2200      	movs	r2, #0
 8003340:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003342:	697b      	ldr	r3, [r7, #20]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	681a      	ldr	r2, [r3, #0]
 8003348:	697b      	ldr	r3, [r7, #20]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003350:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8003352:	697b      	ldr	r3, [r7, #20]
 8003354:	2200      	movs	r2, #0
 8003356:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8003358:	697b      	ldr	r3, [r7, #20]
 800335a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800335c:	2b00      	cmp	r3, #0
 800335e:	d003      	beq.n	8003368 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8003360:	697b      	ldr	r3, [r7, #20]
 8003362:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003364:	2200      	movs	r2, #0
 8003366:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 8003368:	697b      	ldr	r3, [r7, #20]
 800336a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800336c:	2b00      	cmp	r3, #0
 800336e:	d003      	beq.n	8003378 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8003370:	697b      	ldr	r3, [r7, #20]
 8003372:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003374:	2200      	movs	r2, #0
 8003376:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8003378:	697b      	ldr	r3, [r7, #20]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	681a      	ldr	r2, [r3, #0]
 800337e:	697b      	ldr	r3, [r7, #20]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f022 0201 	bic.w	r2, r2, #1
 8003386:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8003388:	697b      	ldr	r3, [r7, #20]
 800338a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800338e:	b2db      	uxtb	r3, r3
 8003390:	2b60      	cmp	r3, #96	; 0x60
 8003392:	d10e      	bne.n	80033b2 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8003394:	697b      	ldr	r3, [r7, #20]
 8003396:	2220      	movs	r2, #32
 8003398:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800339c:	697b      	ldr	r3, [r7, #20]
 800339e:	2200      	movs	r2, #0
 80033a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80033a4:	697b      	ldr	r3, [r7, #20]
 80033a6:	2200      	movs	r2, #0
 80033a8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80033aa:	6978      	ldr	r0, [r7, #20]
 80033ac:	f7ff fd58 	bl	8002e60 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80033b0:	e027      	b.n	8003402 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80033b2:	7cfb      	ldrb	r3, [r7, #19]
 80033b4:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80033b8:	2b28      	cmp	r3, #40	; 0x28
 80033ba:	d117      	bne.n	80033ec <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80033bc:	697b      	ldr	r3, [r7, #20]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	681a      	ldr	r2, [r3, #0]
 80033c2:	697b      	ldr	r3, [r7, #20]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f042 0201 	orr.w	r2, r2, #1
 80033ca:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80033cc:	697b      	ldr	r3, [r7, #20]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	681a      	ldr	r2, [r3, #0]
 80033d2:	697b      	ldr	r3, [r7, #20]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80033da:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80033dc:	697b      	ldr	r3, [r7, #20]
 80033de:	2200      	movs	r2, #0
 80033e0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80033e2:	697b      	ldr	r3, [r7, #20]
 80033e4:	2228      	movs	r2, #40	; 0x28
 80033e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80033ea:	e007      	b.n	80033fc <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 80033ec:	697b      	ldr	r3, [r7, #20]
 80033ee:	2220      	movs	r2, #32
 80033f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80033f4:	697b      	ldr	r3, [r7, #20]
 80033f6:	2200      	movs	r2, #0
 80033f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80033fc:	6978      	ldr	r0, [r7, #20]
 80033fe:	f7ff fd26 	bl	8002e4e <HAL_I2C_ErrorCallback>
}
 8003402:	bf00      	nop
 8003404:	3718      	adds	r7, #24
 8003406:	46bd      	mov	sp, r7
 8003408:	bd80      	pop	{r7, pc}
 800340a:	bf00      	nop
 800340c:	20000014 	.word	0x20000014
 8003410:	14f8b589 	.word	0x14f8b589

08003414 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b084      	sub	sp, #16
 8003418:	af00      	add	r7, sp, #0
 800341a:	60f8      	str	r0, [r7, #12]
 800341c:	60b9      	str	r1, [r7, #8]
 800341e:	603b      	str	r3, [r7, #0]
 8003420:	4613      	mov	r3, r2
 8003422:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003424:	e048      	b.n	80034b8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003426:	683b      	ldr	r3, [r7, #0]
 8003428:	f1b3 3fff 	cmp.w	r3, #4294967295
 800342c:	d044      	beq.n	80034b8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800342e:	f7fe fe8f 	bl	8002150 <HAL_GetTick>
 8003432:	4602      	mov	r2, r0
 8003434:	69bb      	ldr	r3, [r7, #24]
 8003436:	1ad3      	subs	r3, r2, r3
 8003438:	683a      	ldr	r2, [r7, #0]
 800343a:	429a      	cmp	r2, r3
 800343c:	d302      	bcc.n	8003444 <I2C_WaitOnFlagUntilTimeout+0x30>
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	2b00      	cmp	r3, #0
 8003442:	d139      	bne.n	80034b8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003444:	68bb      	ldr	r3, [r7, #8]
 8003446:	0c1b      	lsrs	r3, r3, #16
 8003448:	b2db      	uxtb	r3, r3
 800344a:	2b01      	cmp	r3, #1
 800344c:	d10d      	bne.n	800346a <I2C_WaitOnFlagUntilTimeout+0x56>
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	695b      	ldr	r3, [r3, #20]
 8003454:	43da      	mvns	r2, r3
 8003456:	68bb      	ldr	r3, [r7, #8]
 8003458:	4013      	ands	r3, r2
 800345a:	b29b      	uxth	r3, r3
 800345c:	2b00      	cmp	r3, #0
 800345e:	bf0c      	ite	eq
 8003460:	2301      	moveq	r3, #1
 8003462:	2300      	movne	r3, #0
 8003464:	b2db      	uxtb	r3, r3
 8003466:	461a      	mov	r2, r3
 8003468:	e00c      	b.n	8003484 <I2C_WaitOnFlagUntilTimeout+0x70>
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	699b      	ldr	r3, [r3, #24]
 8003470:	43da      	mvns	r2, r3
 8003472:	68bb      	ldr	r3, [r7, #8]
 8003474:	4013      	ands	r3, r2
 8003476:	b29b      	uxth	r3, r3
 8003478:	2b00      	cmp	r3, #0
 800347a:	bf0c      	ite	eq
 800347c:	2301      	moveq	r3, #1
 800347e:	2300      	movne	r3, #0
 8003480:	b2db      	uxtb	r3, r3
 8003482:	461a      	mov	r2, r3
 8003484:	79fb      	ldrb	r3, [r7, #7]
 8003486:	429a      	cmp	r2, r3
 8003488:	d116      	bne.n	80034b8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	2200      	movs	r2, #0
 800348e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	2220      	movs	r2, #32
 8003494:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	2200      	movs	r2, #0
 800349c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034a4:	f043 0220 	orr.w	r2, r3, #32
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	2200      	movs	r2, #0
 80034b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80034b4:	2301      	movs	r3, #1
 80034b6:	e023      	b.n	8003500 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80034b8:	68bb      	ldr	r3, [r7, #8]
 80034ba:	0c1b      	lsrs	r3, r3, #16
 80034bc:	b2db      	uxtb	r3, r3
 80034be:	2b01      	cmp	r3, #1
 80034c0:	d10d      	bne.n	80034de <I2C_WaitOnFlagUntilTimeout+0xca>
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	695b      	ldr	r3, [r3, #20]
 80034c8:	43da      	mvns	r2, r3
 80034ca:	68bb      	ldr	r3, [r7, #8]
 80034cc:	4013      	ands	r3, r2
 80034ce:	b29b      	uxth	r3, r3
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	bf0c      	ite	eq
 80034d4:	2301      	moveq	r3, #1
 80034d6:	2300      	movne	r3, #0
 80034d8:	b2db      	uxtb	r3, r3
 80034da:	461a      	mov	r2, r3
 80034dc:	e00c      	b.n	80034f8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	699b      	ldr	r3, [r3, #24]
 80034e4:	43da      	mvns	r2, r3
 80034e6:	68bb      	ldr	r3, [r7, #8]
 80034e8:	4013      	ands	r3, r2
 80034ea:	b29b      	uxth	r3, r3
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	bf0c      	ite	eq
 80034f0:	2301      	moveq	r3, #1
 80034f2:	2300      	movne	r3, #0
 80034f4:	b2db      	uxtb	r3, r3
 80034f6:	461a      	mov	r2, r3
 80034f8:	79fb      	ldrb	r3, [r7, #7]
 80034fa:	429a      	cmp	r2, r3
 80034fc:	d093      	beq.n	8003426 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80034fe:	2300      	movs	r3, #0
}
 8003500:	4618      	mov	r0, r3
 8003502:	3710      	adds	r7, #16
 8003504:	46bd      	mov	sp, r7
 8003506:	bd80      	pop	{r7, pc}

08003508 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b084      	sub	sp, #16
 800350c:	af00      	add	r7, sp, #0
 800350e:	60f8      	str	r0, [r7, #12]
 8003510:	60b9      	str	r1, [r7, #8]
 8003512:	607a      	str	r2, [r7, #4]
 8003514:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003516:	e071      	b.n	80035fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	695b      	ldr	r3, [r3, #20]
 800351e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003522:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003526:	d123      	bne.n	8003570 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	681a      	ldr	r2, [r3, #0]
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003536:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003540:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	2200      	movs	r2, #0
 8003546:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	2220      	movs	r2, #32
 800354c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	2200      	movs	r2, #0
 8003554:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800355c:	f043 0204 	orr.w	r2, r3, #4
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	2200      	movs	r2, #0
 8003568:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800356c:	2301      	movs	r3, #1
 800356e:	e067      	b.n	8003640 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003576:	d041      	beq.n	80035fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003578:	f7fe fdea 	bl	8002150 <HAL_GetTick>
 800357c:	4602      	mov	r2, r0
 800357e:	683b      	ldr	r3, [r7, #0]
 8003580:	1ad3      	subs	r3, r2, r3
 8003582:	687a      	ldr	r2, [r7, #4]
 8003584:	429a      	cmp	r2, r3
 8003586:	d302      	bcc.n	800358e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2b00      	cmp	r3, #0
 800358c:	d136      	bne.n	80035fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800358e:	68bb      	ldr	r3, [r7, #8]
 8003590:	0c1b      	lsrs	r3, r3, #16
 8003592:	b2db      	uxtb	r3, r3
 8003594:	2b01      	cmp	r3, #1
 8003596:	d10c      	bne.n	80035b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	695b      	ldr	r3, [r3, #20]
 800359e:	43da      	mvns	r2, r3
 80035a0:	68bb      	ldr	r3, [r7, #8]
 80035a2:	4013      	ands	r3, r2
 80035a4:	b29b      	uxth	r3, r3
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	bf14      	ite	ne
 80035aa:	2301      	movne	r3, #1
 80035ac:	2300      	moveq	r3, #0
 80035ae:	b2db      	uxtb	r3, r3
 80035b0:	e00b      	b.n	80035ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	699b      	ldr	r3, [r3, #24]
 80035b8:	43da      	mvns	r2, r3
 80035ba:	68bb      	ldr	r3, [r7, #8]
 80035bc:	4013      	ands	r3, r2
 80035be:	b29b      	uxth	r3, r3
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	bf14      	ite	ne
 80035c4:	2301      	movne	r3, #1
 80035c6:	2300      	moveq	r3, #0
 80035c8:	b2db      	uxtb	r3, r3
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d016      	beq.n	80035fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	2200      	movs	r2, #0
 80035d2:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	2220      	movs	r2, #32
 80035d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	2200      	movs	r2, #0
 80035e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035e8:	f043 0220 	orr.w	r2, r3, #32
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	2200      	movs	r2, #0
 80035f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80035f8:	2301      	movs	r3, #1
 80035fa:	e021      	b.n	8003640 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80035fc:	68bb      	ldr	r3, [r7, #8]
 80035fe:	0c1b      	lsrs	r3, r3, #16
 8003600:	b2db      	uxtb	r3, r3
 8003602:	2b01      	cmp	r3, #1
 8003604:	d10c      	bne.n	8003620 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	695b      	ldr	r3, [r3, #20]
 800360c:	43da      	mvns	r2, r3
 800360e:	68bb      	ldr	r3, [r7, #8]
 8003610:	4013      	ands	r3, r2
 8003612:	b29b      	uxth	r3, r3
 8003614:	2b00      	cmp	r3, #0
 8003616:	bf14      	ite	ne
 8003618:	2301      	movne	r3, #1
 800361a:	2300      	moveq	r3, #0
 800361c:	b2db      	uxtb	r3, r3
 800361e:	e00b      	b.n	8003638 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	699b      	ldr	r3, [r3, #24]
 8003626:	43da      	mvns	r2, r3
 8003628:	68bb      	ldr	r3, [r7, #8]
 800362a:	4013      	ands	r3, r2
 800362c:	b29b      	uxth	r3, r3
 800362e:	2b00      	cmp	r3, #0
 8003630:	bf14      	ite	ne
 8003632:	2301      	movne	r3, #1
 8003634:	2300      	moveq	r3, #0
 8003636:	b2db      	uxtb	r3, r3
 8003638:	2b00      	cmp	r3, #0
 800363a:	f47f af6d 	bne.w	8003518 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800363e:	2300      	movs	r3, #0
}
 8003640:	4618      	mov	r0, r3
 8003642:	3710      	adds	r7, #16
 8003644:	46bd      	mov	sp, r7
 8003646:	bd80      	pop	{r7, pc}

08003648 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003648:	b580      	push	{r7, lr}
 800364a:	b084      	sub	sp, #16
 800364c:	af00      	add	r7, sp, #0
 800364e:	60f8      	str	r0, [r7, #12]
 8003650:	60b9      	str	r1, [r7, #8]
 8003652:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003654:	e034      	b.n	80036c0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003656:	68f8      	ldr	r0, [r7, #12]
 8003658:	f000 f886 	bl	8003768 <I2C_IsAcknowledgeFailed>
 800365c:	4603      	mov	r3, r0
 800365e:	2b00      	cmp	r3, #0
 8003660:	d001      	beq.n	8003666 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003662:	2301      	movs	r3, #1
 8003664:	e034      	b.n	80036d0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003666:	68bb      	ldr	r3, [r7, #8]
 8003668:	f1b3 3fff 	cmp.w	r3, #4294967295
 800366c:	d028      	beq.n	80036c0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800366e:	f7fe fd6f 	bl	8002150 <HAL_GetTick>
 8003672:	4602      	mov	r2, r0
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	1ad3      	subs	r3, r2, r3
 8003678:	68ba      	ldr	r2, [r7, #8]
 800367a:	429a      	cmp	r2, r3
 800367c:	d302      	bcc.n	8003684 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800367e:	68bb      	ldr	r3, [r7, #8]
 8003680:	2b00      	cmp	r3, #0
 8003682:	d11d      	bne.n	80036c0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	695b      	ldr	r3, [r3, #20]
 800368a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800368e:	2b80      	cmp	r3, #128	; 0x80
 8003690:	d016      	beq.n	80036c0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	2200      	movs	r2, #0
 8003696:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	2220      	movs	r2, #32
 800369c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	2200      	movs	r2, #0
 80036a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ac:	f043 0220 	orr.w	r2, r3, #32
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	2200      	movs	r2, #0
 80036b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80036bc:	2301      	movs	r3, #1
 80036be:	e007      	b.n	80036d0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	695b      	ldr	r3, [r3, #20]
 80036c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036ca:	2b80      	cmp	r3, #128	; 0x80
 80036cc:	d1c3      	bne.n	8003656 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80036ce:	2300      	movs	r3, #0
}
 80036d0:	4618      	mov	r0, r3
 80036d2:	3710      	adds	r7, #16
 80036d4:	46bd      	mov	sp, r7
 80036d6:	bd80      	pop	{r7, pc}

080036d8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b084      	sub	sp, #16
 80036dc:	af00      	add	r7, sp, #0
 80036de:	60f8      	str	r0, [r7, #12]
 80036e0:	60b9      	str	r1, [r7, #8]
 80036e2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80036e4:	e034      	b.n	8003750 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80036e6:	68f8      	ldr	r0, [r7, #12]
 80036e8:	f000 f83e 	bl	8003768 <I2C_IsAcknowledgeFailed>
 80036ec:	4603      	mov	r3, r0
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d001      	beq.n	80036f6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80036f2:	2301      	movs	r3, #1
 80036f4:	e034      	b.n	8003760 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036f6:	68bb      	ldr	r3, [r7, #8]
 80036f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036fc:	d028      	beq.n	8003750 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036fe:	f7fe fd27 	bl	8002150 <HAL_GetTick>
 8003702:	4602      	mov	r2, r0
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	1ad3      	subs	r3, r2, r3
 8003708:	68ba      	ldr	r2, [r7, #8]
 800370a:	429a      	cmp	r2, r3
 800370c:	d302      	bcc.n	8003714 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800370e:	68bb      	ldr	r3, [r7, #8]
 8003710:	2b00      	cmp	r3, #0
 8003712:	d11d      	bne.n	8003750 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	695b      	ldr	r3, [r3, #20]
 800371a:	f003 0304 	and.w	r3, r3, #4
 800371e:	2b04      	cmp	r3, #4
 8003720:	d016      	beq.n	8003750 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	2200      	movs	r2, #0
 8003726:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	2220      	movs	r2, #32
 800372c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	2200      	movs	r2, #0
 8003734:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800373c:	f043 0220 	orr.w	r2, r3, #32
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	2200      	movs	r2, #0
 8003748:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800374c:	2301      	movs	r3, #1
 800374e:	e007      	b.n	8003760 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	695b      	ldr	r3, [r3, #20]
 8003756:	f003 0304 	and.w	r3, r3, #4
 800375a:	2b04      	cmp	r3, #4
 800375c:	d1c3      	bne.n	80036e6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800375e:	2300      	movs	r3, #0
}
 8003760:	4618      	mov	r0, r3
 8003762:	3710      	adds	r7, #16
 8003764:	46bd      	mov	sp, r7
 8003766:	bd80      	pop	{r7, pc}

08003768 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003768:	b480      	push	{r7}
 800376a:	b083      	sub	sp, #12
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	695b      	ldr	r3, [r3, #20]
 8003776:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800377a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800377e:	d11b      	bne.n	80037b8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003788:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	2200      	movs	r2, #0
 800378e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2220      	movs	r2, #32
 8003794:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2200      	movs	r2, #0
 800379c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037a4:	f043 0204 	orr.w	r2, r3, #4
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2200      	movs	r2, #0
 80037b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80037b4:	2301      	movs	r3, #1
 80037b6:	e000      	b.n	80037ba <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80037b8:	2300      	movs	r3, #0
}
 80037ba:	4618      	mov	r0, r3
 80037bc:	370c      	adds	r7, #12
 80037be:	46bd      	mov	sp, r7
 80037c0:	bc80      	pop	{r7}
 80037c2:	4770      	bx	lr

080037c4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b086      	sub	sp, #24
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d101      	bne.n	80037d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80037d2:	2301      	movs	r3, #1
 80037d4:	e26c      	b.n	8003cb0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f003 0301 	and.w	r3, r3, #1
 80037de:	2b00      	cmp	r3, #0
 80037e0:	f000 8087 	beq.w	80038f2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80037e4:	4b92      	ldr	r3, [pc, #584]	; (8003a30 <HAL_RCC_OscConfig+0x26c>)
 80037e6:	685b      	ldr	r3, [r3, #4]
 80037e8:	f003 030c 	and.w	r3, r3, #12
 80037ec:	2b04      	cmp	r3, #4
 80037ee:	d00c      	beq.n	800380a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80037f0:	4b8f      	ldr	r3, [pc, #572]	; (8003a30 <HAL_RCC_OscConfig+0x26c>)
 80037f2:	685b      	ldr	r3, [r3, #4]
 80037f4:	f003 030c 	and.w	r3, r3, #12
 80037f8:	2b08      	cmp	r3, #8
 80037fa:	d112      	bne.n	8003822 <HAL_RCC_OscConfig+0x5e>
 80037fc:	4b8c      	ldr	r3, [pc, #560]	; (8003a30 <HAL_RCC_OscConfig+0x26c>)
 80037fe:	685b      	ldr	r3, [r3, #4]
 8003800:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003804:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003808:	d10b      	bne.n	8003822 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800380a:	4b89      	ldr	r3, [pc, #548]	; (8003a30 <HAL_RCC_OscConfig+0x26c>)
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003812:	2b00      	cmp	r3, #0
 8003814:	d06c      	beq.n	80038f0 <HAL_RCC_OscConfig+0x12c>
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	685b      	ldr	r3, [r3, #4]
 800381a:	2b00      	cmp	r3, #0
 800381c:	d168      	bne.n	80038f0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800381e:	2301      	movs	r3, #1
 8003820:	e246      	b.n	8003cb0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	685b      	ldr	r3, [r3, #4]
 8003826:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800382a:	d106      	bne.n	800383a <HAL_RCC_OscConfig+0x76>
 800382c:	4b80      	ldr	r3, [pc, #512]	; (8003a30 <HAL_RCC_OscConfig+0x26c>)
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	4a7f      	ldr	r2, [pc, #508]	; (8003a30 <HAL_RCC_OscConfig+0x26c>)
 8003832:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003836:	6013      	str	r3, [r2, #0]
 8003838:	e02e      	b.n	8003898 <HAL_RCC_OscConfig+0xd4>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	685b      	ldr	r3, [r3, #4]
 800383e:	2b00      	cmp	r3, #0
 8003840:	d10c      	bne.n	800385c <HAL_RCC_OscConfig+0x98>
 8003842:	4b7b      	ldr	r3, [pc, #492]	; (8003a30 <HAL_RCC_OscConfig+0x26c>)
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	4a7a      	ldr	r2, [pc, #488]	; (8003a30 <HAL_RCC_OscConfig+0x26c>)
 8003848:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800384c:	6013      	str	r3, [r2, #0]
 800384e:	4b78      	ldr	r3, [pc, #480]	; (8003a30 <HAL_RCC_OscConfig+0x26c>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	4a77      	ldr	r2, [pc, #476]	; (8003a30 <HAL_RCC_OscConfig+0x26c>)
 8003854:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003858:	6013      	str	r3, [r2, #0]
 800385a:	e01d      	b.n	8003898 <HAL_RCC_OscConfig+0xd4>
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	685b      	ldr	r3, [r3, #4]
 8003860:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003864:	d10c      	bne.n	8003880 <HAL_RCC_OscConfig+0xbc>
 8003866:	4b72      	ldr	r3, [pc, #456]	; (8003a30 <HAL_RCC_OscConfig+0x26c>)
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	4a71      	ldr	r2, [pc, #452]	; (8003a30 <HAL_RCC_OscConfig+0x26c>)
 800386c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003870:	6013      	str	r3, [r2, #0]
 8003872:	4b6f      	ldr	r3, [pc, #444]	; (8003a30 <HAL_RCC_OscConfig+0x26c>)
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	4a6e      	ldr	r2, [pc, #440]	; (8003a30 <HAL_RCC_OscConfig+0x26c>)
 8003878:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800387c:	6013      	str	r3, [r2, #0]
 800387e:	e00b      	b.n	8003898 <HAL_RCC_OscConfig+0xd4>
 8003880:	4b6b      	ldr	r3, [pc, #428]	; (8003a30 <HAL_RCC_OscConfig+0x26c>)
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	4a6a      	ldr	r2, [pc, #424]	; (8003a30 <HAL_RCC_OscConfig+0x26c>)
 8003886:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800388a:	6013      	str	r3, [r2, #0]
 800388c:	4b68      	ldr	r3, [pc, #416]	; (8003a30 <HAL_RCC_OscConfig+0x26c>)
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	4a67      	ldr	r2, [pc, #412]	; (8003a30 <HAL_RCC_OscConfig+0x26c>)
 8003892:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003896:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	685b      	ldr	r3, [r3, #4]
 800389c:	2b00      	cmp	r3, #0
 800389e:	d013      	beq.n	80038c8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038a0:	f7fe fc56 	bl	8002150 <HAL_GetTick>
 80038a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038a6:	e008      	b.n	80038ba <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038a8:	f7fe fc52 	bl	8002150 <HAL_GetTick>
 80038ac:	4602      	mov	r2, r0
 80038ae:	693b      	ldr	r3, [r7, #16]
 80038b0:	1ad3      	subs	r3, r2, r3
 80038b2:	2b64      	cmp	r3, #100	; 0x64
 80038b4:	d901      	bls.n	80038ba <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80038b6:	2303      	movs	r3, #3
 80038b8:	e1fa      	b.n	8003cb0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038ba:	4b5d      	ldr	r3, [pc, #372]	; (8003a30 <HAL_RCC_OscConfig+0x26c>)
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d0f0      	beq.n	80038a8 <HAL_RCC_OscConfig+0xe4>
 80038c6:	e014      	b.n	80038f2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038c8:	f7fe fc42 	bl	8002150 <HAL_GetTick>
 80038cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80038ce:	e008      	b.n	80038e2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038d0:	f7fe fc3e 	bl	8002150 <HAL_GetTick>
 80038d4:	4602      	mov	r2, r0
 80038d6:	693b      	ldr	r3, [r7, #16]
 80038d8:	1ad3      	subs	r3, r2, r3
 80038da:	2b64      	cmp	r3, #100	; 0x64
 80038dc:	d901      	bls.n	80038e2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80038de:	2303      	movs	r3, #3
 80038e0:	e1e6      	b.n	8003cb0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80038e2:	4b53      	ldr	r3, [pc, #332]	; (8003a30 <HAL_RCC_OscConfig+0x26c>)
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d1f0      	bne.n	80038d0 <HAL_RCC_OscConfig+0x10c>
 80038ee:	e000      	b.n	80038f2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f003 0302 	and.w	r3, r3, #2
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d063      	beq.n	80039c6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80038fe:	4b4c      	ldr	r3, [pc, #304]	; (8003a30 <HAL_RCC_OscConfig+0x26c>)
 8003900:	685b      	ldr	r3, [r3, #4]
 8003902:	f003 030c 	and.w	r3, r3, #12
 8003906:	2b00      	cmp	r3, #0
 8003908:	d00b      	beq.n	8003922 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800390a:	4b49      	ldr	r3, [pc, #292]	; (8003a30 <HAL_RCC_OscConfig+0x26c>)
 800390c:	685b      	ldr	r3, [r3, #4]
 800390e:	f003 030c 	and.w	r3, r3, #12
 8003912:	2b08      	cmp	r3, #8
 8003914:	d11c      	bne.n	8003950 <HAL_RCC_OscConfig+0x18c>
 8003916:	4b46      	ldr	r3, [pc, #280]	; (8003a30 <HAL_RCC_OscConfig+0x26c>)
 8003918:	685b      	ldr	r3, [r3, #4]
 800391a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800391e:	2b00      	cmp	r3, #0
 8003920:	d116      	bne.n	8003950 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003922:	4b43      	ldr	r3, [pc, #268]	; (8003a30 <HAL_RCC_OscConfig+0x26c>)
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f003 0302 	and.w	r3, r3, #2
 800392a:	2b00      	cmp	r3, #0
 800392c:	d005      	beq.n	800393a <HAL_RCC_OscConfig+0x176>
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	691b      	ldr	r3, [r3, #16]
 8003932:	2b01      	cmp	r3, #1
 8003934:	d001      	beq.n	800393a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003936:	2301      	movs	r3, #1
 8003938:	e1ba      	b.n	8003cb0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800393a:	4b3d      	ldr	r3, [pc, #244]	; (8003a30 <HAL_RCC_OscConfig+0x26c>)
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	695b      	ldr	r3, [r3, #20]
 8003946:	00db      	lsls	r3, r3, #3
 8003948:	4939      	ldr	r1, [pc, #228]	; (8003a30 <HAL_RCC_OscConfig+0x26c>)
 800394a:	4313      	orrs	r3, r2
 800394c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800394e:	e03a      	b.n	80039c6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	691b      	ldr	r3, [r3, #16]
 8003954:	2b00      	cmp	r3, #0
 8003956:	d020      	beq.n	800399a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003958:	4b36      	ldr	r3, [pc, #216]	; (8003a34 <HAL_RCC_OscConfig+0x270>)
 800395a:	2201      	movs	r2, #1
 800395c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800395e:	f7fe fbf7 	bl	8002150 <HAL_GetTick>
 8003962:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003964:	e008      	b.n	8003978 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003966:	f7fe fbf3 	bl	8002150 <HAL_GetTick>
 800396a:	4602      	mov	r2, r0
 800396c:	693b      	ldr	r3, [r7, #16]
 800396e:	1ad3      	subs	r3, r2, r3
 8003970:	2b02      	cmp	r3, #2
 8003972:	d901      	bls.n	8003978 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003974:	2303      	movs	r3, #3
 8003976:	e19b      	b.n	8003cb0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003978:	4b2d      	ldr	r3, [pc, #180]	; (8003a30 <HAL_RCC_OscConfig+0x26c>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f003 0302 	and.w	r3, r3, #2
 8003980:	2b00      	cmp	r3, #0
 8003982:	d0f0      	beq.n	8003966 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003984:	4b2a      	ldr	r3, [pc, #168]	; (8003a30 <HAL_RCC_OscConfig+0x26c>)
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	695b      	ldr	r3, [r3, #20]
 8003990:	00db      	lsls	r3, r3, #3
 8003992:	4927      	ldr	r1, [pc, #156]	; (8003a30 <HAL_RCC_OscConfig+0x26c>)
 8003994:	4313      	orrs	r3, r2
 8003996:	600b      	str	r3, [r1, #0]
 8003998:	e015      	b.n	80039c6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800399a:	4b26      	ldr	r3, [pc, #152]	; (8003a34 <HAL_RCC_OscConfig+0x270>)
 800399c:	2200      	movs	r2, #0
 800399e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039a0:	f7fe fbd6 	bl	8002150 <HAL_GetTick>
 80039a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80039a6:	e008      	b.n	80039ba <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039a8:	f7fe fbd2 	bl	8002150 <HAL_GetTick>
 80039ac:	4602      	mov	r2, r0
 80039ae:	693b      	ldr	r3, [r7, #16]
 80039b0:	1ad3      	subs	r3, r2, r3
 80039b2:	2b02      	cmp	r3, #2
 80039b4:	d901      	bls.n	80039ba <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80039b6:	2303      	movs	r3, #3
 80039b8:	e17a      	b.n	8003cb0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80039ba:	4b1d      	ldr	r3, [pc, #116]	; (8003a30 <HAL_RCC_OscConfig+0x26c>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f003 0302 	and.w	r3, r3, #2
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d1f0      	bne.n	80039a8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f003 0308 	and.w	r3, r3, #8
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d03a      	beq.n	8003a48 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	699b      	ldr	r3, [r3, #24]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d019      	beq.n	8003a0e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80039da:	4b17      	ldr	r3, [pc, #92]	; (8003a38 <HAL_RCC_OscConfig+0x274>)
 80039dc:	2201      	movs	r2, #1
 80039de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039e0:	f7fe fbb6 	bl	8002150 <HAL_GetTick>
 80039e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80039e6:	e008      	b.n	80039fa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80039e8:	f7fe fbb2 	bl	8002150 <HAL_GetTick>
 80039ec:	4602      	mov	r2, r0
 80039ee:	693b      	ldr	r3, [r7, #16]
 80039f0:	1ad3      	subs	r3, r2, r3
 80039f2:	2b02      	cmp	r3, #2
 80039f4:	d901      	bls.n	80039fa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80039f6:	2303      	movs	r3, #3
 80039f8:	e15a      	b.n	8003cb0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80039fa:	4b0d      	ldr	r3, [pc, #52]	; (8003a30 <HAL_RCC_OscConfig+0x26c>)
 80039fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039fe:	f003 0302 	and.w	r3, r3, #2
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d0f0      	beq.n	80039e8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003a06:	2001      	movs	r0, #1
 8003a08:	f000 fab8 	bl	8003f7c <RCC_Delay>
 8003a0c:	e01c      	b.n	8003a48 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a0e:	4b0a      	ldr	r3, [pc, #40]	; (8003a38 <HAL_RCC_OscConfig+0x274>)
 8003a10:	2200      	movs	r2, #0
 8003a12:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a14:	f7fe fb9c 	bl	8002150 <HAL_GetTick>
 8003a18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a1a:	e00f      	b.n	8003a3c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a1c:	f7fe fb98 	bl	8002150 <HAL_GetTick>
 8003a20:	4602      	mov	r2, r0
 8003a22:	693b      	ldr	r3, [r7, #16]
 8003a24:	1ad3      	subs	r3, r2, r3
 8003a26:	2b02      	cmp	r3, #2
 8003a28:	d908      	bls.n	8003a3c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003a2a:	2303      	movs	r3, #3
 8003a2c:	e140      	b.n	8003cb0 <HAL_RCC_OscConfig+0x4ec>
 8003a2e:	bf00      	nop
 8003a30:	40021000 	.word	0x40021000
 8003a34:	42420000 	.word	0x42420000
 8003a38:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a3c:	4b9e      	ldr	r3, [pc, #632]	; (8003cb8 <HAL_RCC_OscConfig+0x4f4>)
 8003a3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a40:	f003 0302 	and.w	r3, r3, #2
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d1e9      	bne.n	8003a1c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f003 0304 	and.w	r3, r3, #4
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	f000 80a6 	beq.w	8003ba2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a56:	2300      	movs	r3, #0
 8003a58:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a5a:	4b97      	ldr	r3, [pc, #604]	; (8003cb8 <HAL_RCC_OscConfig+0x4f4>)
 8003a5c:	69db      	ldr	r3, [r3, #28]
 8003a5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d10d      	bne.n	8003a82 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a66:	4b94      	ldr	r3, [pc, #592]	; (8003cb8 <HAL_RCC_OscConfig+0x4f4>)
 8003a68:	69db      	ldr	r3, [r3, #28]
 8003a6a:	4a93      	ldr	r2, [pc, #588]	; (8003cb8 <HAL_RCC_OscConfig+0x4f4>)
 8003a6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a70:	61d3      	str	r3, [r2, #28]
 8003a72:	4b91      	ldr	r3, [pc, #580]	; (8003cb8 <HAL_RCC_OscConfig+0x4f4>)
 8003a74:	69db      	ldr	r3, [r3, #28]
 8003a76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a7a:	60bb      	str	r3, [r7, #8]
 8003a7c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a7e:	2301      	movs	r3, #1
 8003a80:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a82:	4b8e      	ldr	r3, [pc, #568]	; (8003cbc <HAL_RCC_OscConfig+0x4f8>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d118      	bne.n	8003ac0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003a8e:	4b8b      	ldr	r3, [pc, #556]	; (8003cbc <HAL_RCC_OscConfig+0x4f8>)
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	4a8a      	ldr	r2, [pc, #552]	; (8003cbc <HAL_RCC_OscConfig+0x4f8>)
 8003a94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a98:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a9a:	f7fe fb59 	bl	8002150 <HAL_GetTick>
 8003a9e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003aa0:	e008      	b.n	8003ab4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003aa2:	f7fe fb55 	bl	8002150 <HAL_GetTick>
 8003aa6:	4602      	mov	r2, r0
 8003aa8:	693b      	ldr	r3, [r7, #16]
 8003aaa:	1ad3      	subs	r3, r2, r3
 8003aac:	2b64      	cmp	r3, #100	; 0x64
 8003aae:	d901      	bls.n	8003ab4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003ab0:	2303      	movs	r3, #3
 8003ab2:	e0fd      	b.n	8003cb0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ab4:	4b81      	ldr	r3, [pc, #516]	; (8003cbc <HAL_RCC_OscConfig+0x4f8>)
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d0f0      	beq.n	8003aa2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	68db      	ldr	r3, [r3, #12]
 8003ac4:	2b01      	cmp	r3, #1
 8003ac6:	d106      	bne.n	8003ad6 <HAL_RCC_OscConfig+0x312>
 8003ac8:	4b7b      	ldr	r3, [pc, #492]	; (8003cb8 <HAL_RCC_OscConfig+0x4f4>)
 8003aca:	6a1b      	ldr	r3, [r3, #32]
 8003acc:	4a7a      	ldr	r2, [pc, #488]	; (8003cb8 <HAL_RCC_OscConfig+0x4f4>)
 8003ace:	f043 0301 	orr.w	r3, r3, #1
 8003ad2:	6213      	str	r3, [r2, #32]
 8003ad4:	e02d      	b.n	8003b32 <HAL_RCC_OscConfig+0x36e>
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	68db      	ldr	r3, [r3, #12]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d10c      	bne.n	8003af8 <HAL_RCC_OscConfig+0x334>
 8003ade:	4b76      	ldr	r3, [pc, #472]	; (8003cb8 <HAL_RCC_OscConfig+0x4f4>)
 8003ae0:	6a1b      	ldr	r3, [r3, #32]
 8003ae2:	4a75      	ldr	r2, [pc, #468]	; (8003cb8 <HAL_RCC_OscConfig+0x4f4>)
 8003ae4:	f023 0301 	bic.w	r3, r3, #1
 8003ae8:	6213      	str	r3, [r2, #32]
 8003aea:	4b73      	ldr	r3, [pc, #460]	; (8003cb8 <HAL_RCC_OscConfig+0x4f4>)
 8003aec:	6a1b      	ldr	r3, [r3, #32]
 8003aee:	4a72      	ldr	r2, [pc, #456]	; (8003cb8 <HAL_RCC_OscConfig+0x4f4>)
 8003af0:	f023 0304 	bic.w	r3, r3, #4
 8003af4:	6213      	str	r3, [r2, #32]
 8003af6:	e01c      	b.n	8003b32 <HAL_RCC_OscConfig+0x36e>
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	68db      	ldr	r3, [r3, #12]
 8003afc:	2b05      	cmp	r3, #5
 8003afe:	d10c      	bne.n	8003b1a <HAL_RCC_OscConfig+0x356>
 8003b00:	4b6d      	ldr	r3, [pc, #436]	; (8003cb8 <HAL_RCC_OscConfig+0x4f4>)
 8003b02:	6a1b      	ldr	r3, [r3, #32]
 8003b04:	4a6c      	ldr	r2, [pc, #432]	; (8003cb8 <HAL_RCC_OscConfig+0x4f4>)
 8003b06:	f043 0304 	orr.w	r3, r3, #4
 8003b0a:	6213      	str	r3, [r2, #32]
 8003b0c:	4b6a      	ldr	r3, [pc, #424]	; (8003cb8 <HAL_RCC_OscConfig+0x4f4>)
 8003b0e:	6a1b      	ldr	r3, [r3, #32]
 8003b10:	4a69      	ldr	r2, [pc, #420]	; (8003cb8 <HAL_RCC_OscConfig+0x4f4>)
 8003b12:	f043 0301 	orr.w	r3, r3, #1
 8003b16:	6213      	str	r3, [r2, #32]
 8003b18:	e00b      	b.n	8003b32 <HAL_RCC_OscConfig+0x36e>
 8003b1a:	4b67      	ldr	r3, [pc, #412]	; (8003cb8 <HAL_RCC_OscConfig+0x4f4>)
 8003b1c:	6a1b      	ldr	r3, [r3, #32]
 8003b1e:	4a66      	ldr	r2, [pc, #408]	; (8003cb8 <HAL_RCC_OscConfig+0x4f4>)
 8003b20:	f023 0301 	bic.w	r3, r3, #1
 8003b24:	6213      	str	r3, [r2, #32]
 8003b26:	4b64      	ldr	r3, [pc, #400]	; (8003cb8 <HAL_RCC_OscConfig+0x4f4>)
 8003b28:	6a1b      	ldr	r3, [r3, #32]
 8003b2a:	4a63      	ldr	r2, [pc, #396]	; (8003cb8 <HAL_RCC_OscConfig+0x4f4>)
 8003b2c:	f023 0304 	bic.w	r3, r3, #4
 8003b30:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	68db      	ldr	r3, [r3, #12]
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d015      	beq.n	8003b66 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b3a:	f7fe fb09 	bl	8002150 <HAL_GetTick>
 8003b3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b40:	e00a      	b.n	8003b58 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b42:	f7fe fb05 	bl	8002150 <HAL_GetTick>
 8003b46:	4602      	mov	r2, r0
 8003b48:	693b      	ldr	r3, [r7, #16]
 8003b4a:	1ad3      	subs	r3, r2, r3
 8003b4c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b50:	4293      	cmp	r3, r2
 8003b52:	d901      	bls.n	8003b58 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003b54:	2303      	movs	r3, #3
 8003b56:	e0ab      	b.n	8003cb0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b58:	4b57      	ldr	r3, [pc, #348]	; (8003cb8 <HAL_RCC_OscConfig+0x4f4>)
 8003b5a:	6a1b      	ldr	r3, [r3, #32]
 8003b5c:	f003 0302 	and.w	r3, r3, #2
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d0ee      	beq.n	8003b42 <HAL_RCC_OscConfig+0x37e>
 8003b64:	e014      	b.n	8003b90 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b66:	f7fe faf3 	bl	8002150 <HAL_GetTick>
 8003b6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b6c:	e00a      	b.n	8003b84 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b6e:	f7fe faef 	bl	8002150 <HAL_GetTick>
 8003b72:	4602      	mov	r2, r0
 8003b74:	693b      	ldr	r3, [r7, #16]
 8003b76:	1ad3      	subs	r3, r2, r3
 8003b78:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b7c:	4293      	cmp	r3, r2
 8003b7e:	d901      	bls.n	8003b84 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003b80:	2303      	movs	r3, #3
 8003b82:	e095      	b.n	8003cb0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b84:	4b4c      	ldr	r3, [pc, #304]	; (8003cb8 <HAL_RCC_OscConfig+0x4f4>)
 8003b86:	6a1b      	ldr	r3, [r3, #32]
 8003b88:	f003 0302 	and.w	r3, r3, #2
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d1ee      	bne.n	8003b6e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003b90:	7dfb      	ldrb	r3, [r7, #23]
 8003b92:	2b01      	cmp	r3, #1
 8003b94:	d105      	bne.n	8003ba2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b96:	4b48      	ldr	r3, [pc, #288]	; (8003cb8 <HAL_RCC_OscConfig+0x4f4>)
 8003b98:	69db      	ldr	r3, [r3, #28]
 8003b9a:	4a47      	ldr	r2, [pc, #284]	; (8003cb8 <HAL_RCC_OscConfig+0x4f4>)
 8003b9c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ba0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	69db      	ldr	r3, [r3, #28]
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	f000 8081 	beq.w	8003cae <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003bac:	4b42      	ldr	r3, [pc, #264]	; (8003cb8 <HAL_RCC_OscConfig+0x4f4>)
 8003bae:	685b      	ldr	r3, [r3, #4]
 8003bb0:	f003 030c 	and.w	r3, r3, #12
 8003bb4:	2b08      	cmp	r3, #8
 8003bb6:	d061      	beq.n	8003c7c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	69db      	ldr	r3, [r3, #28]
 8003bbc:	2b02      	cmp	r3, #2
 8003bbe:	d146      	bne.n	8003c4e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bc0:	4b3f      	ldr	r3, [pc, #252]	; (8003cc0 <HAL_RCC_OscConfig+0x4fc>)
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bc6:	f7fe fac3 	bl	8002150 <HAL_GetTick>
 8003bca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003bcc:	e008      	b.n	8003be0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003bce:	f7fe fabf 	bl	8002150 <HAL_GetTick>
 8003bd2:	4602      	mov	r2, r0
 8003bd4:	693b      	ldr	r3, [r7, #16]
 8003bd6:	1ad3      	subs	r3, r2, r3
 8003bd8:	2b02      	cmp	r3, #2
 8003bda:	d901      	bls.n	8003be0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003bdc:	2303      	movs	r3, #3
 8003bde:	e067      	b.n	8003cb0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003be0:	4b35      	ldr	r3, [pc, #212]	; (8003cb8 <HAL_RCC_OscConfig+0x4f4>)
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d1f0      	bne.n	8003bce <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6a1b      	ldr	r3, [r3, #32]
 8003bf0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003bf4:	d108      	bne.n	8003c08 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003bf6:	4b30      	ldr	r3, [pc, #192]	; (8003cb8 <HAL_RCC_OscConfig+0x4f4>)
 8003bf8:	685b      	ldr	r3, [r3, #4]
 8003bfa:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	689b      	ldr	r3, [r3, #8]
 8003c02:	492d      	ldr	r1, [pc, #180]	; (8003cb8 <HAL_RCC_OscConfig+0x4f4>)
 8003c04:	4313      	orrs	r3, r2
 8003c06:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003c08:	4b2b      	ldr	r3, [pc, #172]	; (8003cb8 <HAL_RCC_OscConfig+0x4f4>)
 8003c0a:	685b      	ldr	r3, [r3, #4]
 8003c0c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6a19      	ldr	r1, [r3, #32]
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c18:	430b      	orrs	r3, r1
 8003c1a:	4927      	ldr	r1, [pc, #156]	; (8003cb8 <HAL_RCC_OscConfig+0x4f4>)
 8003c1c:	4313      	orrs	r3, r2
 8003c1e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003c20:	4b27      	ldr	r3, [pc, #156]	; (8003cc0 <HAL_RCC_OscConfig+0x4fc>)
 8003c22:	2201      	movs	r2, #1
 8003c24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c26:	f7fe fa93 	bl	8002150 <HAL_GetTick>
 8003c2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003c2c:	e008      	b.n	8003c40 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c2e:	f7fe fa8f 	bl	8002150 <HAL_GetTick>
 8003c32:	4602      	mov	r2, r0
 8003c34:	693b      	ldr	r3, [r7, #16]
 8003c36:	1ad3      	subs	r3, r2, r3
 8003c38:	2b02      	cmp	r3, #2
 8003c3a:	d901      	bls.n	8003c40 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003c3c:	2303      	movs	r3, #3
 8003c3e:	e037      	b.n	8003cb0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003c40:	4b1d      	ldr	r3, [pc, #116]	; (8003cb8 <HAL_RCC_OscConfig+0x4f4>)
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d0f0      	beq.n	8003c2e <HAL_RCC_OscConfig+0x46a>
 8003c4c:	e02f      	b.n	8003cae <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c4e:	4b1c      	ldr	r3, [pc, #112]	; (8003cc0 <HAL_RCC_OscConfig+0x4fc>)
 8003c50:	2200      	movs	r2, #0
 8003c52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c54:	f7fe fa7c 	bl	8002150 <HAL_GetTick>
 8003c58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c5a:	e008      	b.n	8003c6e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c5c:	f7fe fa78 	bl	8002150 <HAL_GetTick>
 8003c60:	4602      	mov	r2, r0
 8003c62:	693b      	ldr	r3, [r7, #16]
 8003c64:	1ad3      	subs	r3, r2, r3
 8003c66:	2b02      	cmp	r3, #2
 8003c68:	d901      	bls.n	8003c6e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003c6a:	2303      	movs	r3, #3
 8003c6c:	e020      	b.n	8003cb0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c6e:	4b12      	ldr	r3, [pc, #72]	; (8003cb8 <HAL_RCC_OscConfig+0x4f4>)
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d1f0      	bne.n	8003c5c <HAL_RCC_OscConfig+0x498>
 8003c7a:	e018      	b.n	8003cae <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	69db      	ldr	r3, [r3, #28]
 8003c80:	2b01      	cmp	r3, #1
 8003c82:	d101      	bne.n	8003c88 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003c84:	2301      	movs	r3, #1
 8003c86:	e013      	b.n	8003cb0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003c88:	4b0b      	ldr	r3, [pc, #44]	; (8003cb8 <HAL_RCC_OscConfig+0x4f4>)
 8003c8a:	685b      	ldr	r3, [r3, #4]
 8003c8c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6a1b      	ldr	r3, [r3, #32]
 8003c98:	429a      	cmp	r2, r3
 8003c9a:	d106      	bne.n	8003caa <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ca6:	429a      	cmp	r2, r3
 8003ca8:	d001      	beq.n	8003cae <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8003caa:	2301      	movs	r3, #1
 8003cac:	e000      	b.n	8003cb0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8003cae:	2300      	movs	r3, #0
}
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	3718      	adds	r7, #24
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	bd80      	pop	{r7, pc}
 8003cb8:	40021000 	.word	0x40021000
 8003cbc:	40007000 	.word	0x40007000
 8003cc0:	42420060 	.word	0x42420060

08003cc4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	b084      	sub	sp, #16
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	6078      	str	r0, [r7, #4]
 8003ccc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d101      	bne.n	8003cd8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003cd4:	2301      	movs	r3, #1
 8003cd6:	e0d0      	b.n	8003e7a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003cd8:	4b6a      	ldr	r3, [pc, #424]	; (8003e84 <HAL_RCC_ClockConfig+0x1c0>)
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f003 0307 	and.w	r3, r3, #7
 8003ce0:	683a      	ldr	r2, [r7, #0]
 8003ce2:	429a      	cmp	r2, r3
 8003ce4:	d910      	bls.n	8003d08 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ce6:	4b67      	ldr	r3, [pc, #412]	; (8003e84 <HAL_RCC_ClockConfig+0x1c0>)
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f023 0207 	bic.w	r2, r3, #7
 8003cee:	4965      	ldr	r1, [pc, #404]	; (8003e84 <HAL_RCC_ClockConfig+0x1c0>)
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	4313      	orrs	r3, r2
 8003cf4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cf6:	4b63      	ldr	r3, [pc, #396]	; (8003e84 <HAL_RCC_ClockConfig+0x1c0>)
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f003 0307 	and.w	r3, r3, #7
 8003cfe:	683a      	ldr	r2, [r7, #0]
 8003d00:	429a      	cmp	r2, r3
 8003d02:	d001      	beq.n	8003d08 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003d04:	2301      	movs	r3, #1
 8003d06:	e0b8      	b.n	8003e7a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f003 0302 	and.w	r3, r3, #2
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d020      	beq.n	8003d56 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f003 0304 	and.w	r3, r3, #4
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d005      	beq.n	8003d2c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003d20:	4b59      	ldr	r3, [pc, #356]	; (8003e88 <HAL_RCC_ClockConfig+0x1c4>)
 8003d22:	685b      	ldr	r3, [r3, #4]
 8003d24:	4a58      	ldr	r2, [pc, #352]	; (8003e88 <HAL_RCC_ClockConfig+0x1c4>)
 8003d26:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003d2a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f003 0308 	and.w	r3, r3, #8
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d005      	beq.n	8003d44 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003d38:	4b53      	ldr	r3, [pc, #332]	; (8003e88 <HAL_RCC_ClockConfig+0x1c4>)
 8003d3a:	685b      	ldr	r3, [r3, #4]
 8003d3c:	4a52      	ldr	r2, [pc, #328]	; (8003e88 <HAL_RCC_ClockConfig+0x1c4>)
 8003d3e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003d42:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d44:	4b50      	ldr	r3, [pc, #320]	; (8003e88 <HAL_RCC_ClockConfig+0x1c4>)
 8003d46:	685b      	ldr	r3, [r3, #4]
 8003d48:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	689b      	ldr	r3, [r3, #8]
 8003d50:	494d      	ldr	r1, [pc, #308]	; (8003e88 <HAL_RCC_ClockConfig+0x1c4>)
 8003d52:	4313      	orrs	r3, r2
 8003d54:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f003 0301 	and.w	r3, r3, #1
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d040      	beq.n	8003de4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	685b      	ldr	r3, [r3, #4]
 8003d66:	2b01      	cmp	r3, #1
 8003d68:	d107      	bne.n	8003d7a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d6a:	4b47      	ldr	r3, [pc, #284]	; (8003e88 <HAL_RCC_ClockConfig+0x1c4>)
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d115      	bne.n	8003da2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d76:	2301      	movs	r3, #1
 8003d78:	e07f      	b.n	8003e7a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	685b      	ldr	r3, [r3, #4]
 8003d7e:	2b02      	cmp	r3, #2
 8003d80:	d107      	bne.n	8003d92 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d82:	4b41      	ldr	r3, [pc, #260]	; (8003e88 <HAL_RCC_ClockConfig+0x1c4>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d109      	bne.n	8003da2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d8e:	2301      	movs	r3, #1
 8003d90:	e073      	b.n	8003e7a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d92:	4b3d      	ldr	r3, [pc, #244]	; (8003e88 <HAL_RCC_ClockConfig+0x1c4>)
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f003 0302 	and.w	r3, r3, #2
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d101      	bne.n	8003da2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d9e:	2301      	movs	r3, #1
 8003da0:	e06b      	b.n	8003e7a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003da2:	4b39      	ldr	r3, [pc, #228]	; (8003e88 <HAL_RCC_ClockConfig+0x1c4>)
 8003da4:	685b      	ldr	r3, [r3, #4]
 8003da6:	f023 0203 	bic.w	r2, r3, #3
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	685b      	ldr	r3, [r3, #4]
 8003dae:	4936      	ldr	r1, [pc, #216]	; (8003e88 <HAL_RCC_ClockConfig+0x1c4>)
 8003db0:	4313      	orrs	r3, r2
 8003db2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003db4:	f7fe f9cc 	bl	8002150 <HAL_GetTick>
 8003db8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003dba:	e00a      	b.n	8003dd2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003dbc:	f7fe f9c8 	bl	8002150 <HAL_GetTick>
 8003dc0:	4602      	mov	r2, r0
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	1ad3      	subs	r3, r2, r3
 8003dc6:	f241 3288 	movw	r2, #5000	; 0x1388
 8003dca:	4293      	cmp	r3, r2
 8003dcc:	d901      	bls.n	8003dd2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003dce:	2303      	movs	r3, #3
 8003dd0:	e053      	b.n	8003e7a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003dd2:	4b2d      	ldr	r3, [pc, #180]	; (8003e88 <HAL_RCC_ClockConfig+0x1c4>)
 8003dd4:	685b      	ldr	r3, [r3, #4]
 8003dd6:	f003 020c 	and.w	r2, r3, #12
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	685b      	ldr	r3, [r3, #4]
 8003dde:	009b      	lsls	r3, r3, #2
 8003de0:	429a      	cmp	r2, r3
 8003de2:	d1eb      	bne.n	8003dbc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003de4:	4b27      	ldr	r3, [pc, #156]	; (8003e84 <HAL_RCC_ClockConfig+0x1c0>)
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f003 0307 	and.w	r3, r3, #7
 8003dec:	683a      	ldr	r2, [r7, #0]
 8003dee:	429a      	cmp	r2, r3
 8003df0:	d210      	bcs.n	8003e14 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003df2:	4b24      	ldr	r3, [pc, #144]	; (8003e84 <HAL_RCC_ClockConfig+0x1c0>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f023 0207 	bic.w	r2, r3, #7
 8003dfa:	4922      	ldr	r1, [pc, #136]	; (8003e84 <HAL_RCC_ClockConfig+0x1c0>)
 8003dfc:	683b      	ldr	r3, [r7, #0]
 8003dfe:	4313      	orrs	r3, r2
 8003e00:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e02:	4b20      	ldr	r3, [pc, #128]	; (8003e84 <HAL_RCC_ClockConfig+0x1c0>)
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f003 0307 	and.w	r3, r3, #7
 8003e0a:	683a      	ldr	r2, [r7, #0]
 8003e0c:	429a      	cmp	r2, r3
 8003e0e:	d001      	beq.n	8003e14 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003e10:	2301      	movs	r3, #1
 8003e12:	e032      	b.n	8003e7a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f003 0304 	and.w	r3, r3, #4
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d008      	beq.n	8003e32 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003e20:	4b19      	ldr	r3, [pc, #100]	; (8003e88 <HAL_RCC_ClockConfig+0x1c4>)
 8003e22:	685b      	ldr	r3, [r3, #4]
 8003e24:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	68db      	ldr	r3, [r3, #12]
 8003e2c:	4916      	ldr	r1, [pc, #88]	; (8003e88 <HAL_RCC_ClockConfig+0x1c4>)
 8003e2e:	4313      	orrs	r3, r2
 8003e30:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f003 0308 	and.w	r3, r3, #8
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d009      	beq.n	8003e52 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003e3e:	4b12      	ldr	r3, [pc, #72]	; (8003e88 <HAL_RCC_ClockConfig+0x1c4>)
 8003e40:	685b      	ldr	r3, [r3, #4]
 8003e42:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	691b      	ldr	r3, [r3, #16]
 8003e4a:	00db      	lsls	r3, r3, #3
 8003e4c:	490e      	ldr	r1, [pc, #56]	; (8003e88 <HAL_RCC_ClockConfig+0x1c4>)
 8003e4e:	4313      	orrs	r3, r2
 8003e50:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003e52:	f000 f821 	bl	8003e98 <HAL_RCC_GetSysClockFreq>
 8003e56:	4602      	mov	r2, r0
 8003e58:	4b0b      	ldr	r3, [pc, #44]	; (8003e88 <HAL_RCC_ClockConfig+0x1c4>)
 8003e5a:	685b      	ldr	r3, [r3, #4]
 8003e5c:	091b      	lsrs	r3, r3, #4
 8003e5e:	f003 030f 	and.w	r3, r3, #15
 8003e62:	490a      	ldr	r1, [pc, #40]	; (8003e8c <HAL_RCC_ClockConfig+0x1c8>)
 8003e64:	5ccb      	ldrb	r3, [r1, r3]
 8003e66:	fa22 f303 	lsr.w	r3, r2, r3
 8003e6a:	4a09      	ldr	r2, [pc, #36]	; (8003e90 <HAL_RCC_ClockConfig+0x1cc>)
 8003e6c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003e6e:	4b09      	ldr	r3, [pc, #36]	; (8003e94 <HAL_RCC_ClockConfig+0x1d0>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	4618      	mov	r0, r3
 8003e74:	f7fe f92a 	bl	80020cc <HAL_InitTick>

  return HAL_OK;
 8003e78:	2300      	movs	r3, #0
}
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	3710      	adds	r7, #16
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	bd80      	pop	{r7, pc}
 8003e82:	bf00      	nop
 8003e84:	40022000 	.word	0x40022000
 8003e88:	40021000 	.word	0x40021000
 8003e8c:	080051f4 	.word	0x080051f4
 8003e90:	20000014 	.word	0x20000014
 8003e94:	20000018 	.word	0x20000018

08003e98 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e98:	b480      	push	{r7}
 8003e9a:	b087      	sub	sp, #28
 8003e9c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	60fb      	str	r3, [r7, #12]
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	60bb      	str	r3, [r7, #8]
 8003ea6:	2300      	movs	r3, #0
 8003ea8:	617b      	str	r3, [r7, #20]
 8003eaa:	2300      	movs	r3, #0
 8003eac:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003eae:	2300      	movs	r3, #0
 8003eb0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003eb2:	4b1e      	ldr	r3, [pc, #120]	; (8003f2c <HAL_RCC_GetSysClockFreq+0x94>)
 8003eb4:	685b      	ldr	r3, [r3, #4]
 8003eb6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	f003 030c 	and.w	r3, r3, #12
 8003ebe:	2b04      	cmp	r3, #4
 8003ec0:	d002      	beq.n	8003ec8 <HAL_RCC_GetSysClockFreq+0x30>
 8003ec2:	2b08      	cmp	r3, #8
 8003ec4:	d003      	beq.n	8003ece <HAL_RCC_GetSysClockFreq+0x36>
 8003ec6:	e027      	b.n	8003f18 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003ec8:	4b19      	ldr	r3, [pc, #100]	; (8003f30 <HAL_RCC_GetSysClockFreq+0x98>)
 8003eca:	613b      	str	r3, [r7, #16]
      break;
 8003ecc:	e027      	b.n	8003f1e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	0c9b      	lsrs	r3, r3, #18
 8003ed2:	f003 030f 	and.w	r3, r3, #15
 8003ed6:	4a17      	ldr	r2, [pc, #92]	; (8003f34 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003ed8:	5cd3      	ldrb	r3, [r2, r3]
 8003eda:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d010      	beq.n	8003f08 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003ee6:	4b11      	ldr	r3, [pc, #68]	; (8003f2c <HAL_RCC_GetSysClockFreq+0x94>)
 8003ee8:	685b      	ldr	r3, [r3, #4]
 8003eea:	0c5b      	lsrs	r3, r3, #17
 8003eec:	f003 0301 	and.w	r3, r3, #1
 8003ef0:	4a11      	ldr	r2, [pc, #68]	; (8003f38 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003ef2:	5cd3      	ldrb	r3, [r2, r3]
 8003ef4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	4a0d      	ldr	r2, [pc, #52]	; (8003f30 <HAL_RCC_GetSysClockFreq+0x98>)
 8003efa:	fb02 f203 	mul.w	r2, r2, r3
 8003efe:	68bb      	ldr	r3, [r7, #8]
 8003f00:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f04:	617b      	str	r3, [r7, #20]
 8003f06:	e004      	b.n	8003f12 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	4a0c      	ldr	r2, [pc, #48]	; (8003f3c <HAL_RCC_GetSysClockFreq+0xa4>)
 8003f0c:	fb02 f303 	mul.w	r3, r2, r3
 8003f10:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003f12:	697b      	ldr	r3, [r7, #20]
 8003f14:	613b      	str	r3, [r7, #16]
      break;
 8003f16:	e002      	b.n	8003f1e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003f18:	4b05      	ldr	r3, [pc, #20]	; (8003f30 <HAL_RCC_GetSysClockFreq+0x98>)
 8003f1a:	613b      	str	r3, [r7, #16]
      break;
 8003f1c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003f1e:	693b      	ldr	r3, [r7, #16]
}
 8003f20:	4618      	mov	r0, r3
 8003f22:	371c      	adds	r7, #28
 8003f24:	46bd      	mov	sp, r7
 8003f26:	bc80      	pop	{r7}
 8003f28:	4770      	bx	lr
 8003f2a:	bf00      	nop
 8003f2c:	40021000 	.word	0x40021000
 8003f30:	007a1200 	.word	0x007a1200
 8003f34:	0800520c 	.word	0x0800520c
 8003f38:	0800521c 	.word	0x0800521c
 8003f3c:	003d0900 	.word	0x003d0900

08003f40 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003f40:	b480      	push	{r7}
 8003f42:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003f44:	4b02      	ldr	r3, [pc, #8]	; (8003f50 <HAL_RCC_GetHCLKFreq+0x10>)
 8003f46:	681b      	ldr	r3, [r3, #0]
}
 8003f48:	4618      	mov	r0, r3
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	bc80      	pop	{r7}
 8003f4e:	4770      	bx	lr
 8003f50:	20000014 	.word	0x20000014

08003f54 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003f58:	f7ff fff2 	bl	8003f40 <HAL_RCC_GetHCLKFreq>
 8003f5c:	4602      	mov	r2, r0
 8003f5e:	4b05      	ldr	r3, [pc, #20]	; (8003f74 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003f60:	685b      	ldr	r3, [r3, #4]
 8003f62:	0a1b      	lsrs	r3, r3, #8
 8003f64:	f003 0307 	and.w	r3, r3, #7
 8003f68:	4903      	ldr	r1, [pc, #12]	; (8003f78 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003f6a:	5ccb      	ldrb	r3, [r1, r3]
 8003f6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f70:	4618      	mov	r0, r3
 8003f72:	bd80      	pop	{r7, pc}
 8003f74:	40021000 	.word	0x40021000
 8003f78:	08005204 	.word	0x08005204

08003f7c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003f7c:	b480      	push	{r7}
 8003f7e:	b085      	sub	sp, #20
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003f84:	4b0a      	ldr	r3, [pc, #40]	; (8003fb0 <RCC_Delay+0x34>)
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	4a0a      	ldr	r2, [pc, #40]	; (8003fb4 <RCC_Delay+0x38>)
 8003f8a:	fba2 2303 	umull	r2, r3, r2, r3
 8003f8e:	0a5b      	lsrs	r3, r3, #9
 8003f90:	687a      	ldr	r2, [r7, #4]
 8003f92:	fb02 f303 	mul.w	r3, r2, r3
 8003f96:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003f98:	bf00      	nop
  }
  while (Delay --);
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	1e5a      	subs	r2, r3, #1
 8003f9e:	60fa      	str	r2, [r7, #12]
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d1f9      	bne.n	8003f98 <RCC_Delay+0x1c>
}
 8003fa4:	bf00      	nop
 8003fa6:	bf00      	nop
 8003fa8:	3714      	adds	r7, #20
 8003faa:	46bd      	mov	sp, r7
 8003fac:	bc80      	pop	{r7}
 8003fae:	4770      	bx	lr
 8003fb0:	20000014 	.word	0x20000014
 8003fb4:	10624dd3 	.word	0x10624dd3

08003fb8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	b082      	sub	sp, #8
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d101      	bne.n	8003fca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003fc6:	2301      	movs	r3, #1
 8003fc8:	e041      	b.n	800404e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003fd0:	b2db      	uxtb	r3, r3
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d106      	bne.n	8003fe4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	2200      	movs	r2, #0
 8003fda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003fde:	6878      	ldr	r0, [r7, #4]
 8003fe0:	f7fd ff48 	bl	8001e74 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2202      	movs	r2, #2
 8003fe8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681a      	ldr	r2, [r3, #0]
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	3304      	adds	r3, #4
 8003ff4:	4619      	mov	r1, r3
 8003ff6:	4610      	mov	r0, r2
 8003ff8:	f000 fa5c 	bl	80044b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2201      	movs	r2, #1
 8004000:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2201      	movs	r2, #1
 8004008:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2201      	movs	r2, #1
 8004010:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	2201      	movs	r2, #1
 8004018:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	2201      	movs	r2, #1
 8004020:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2201      	movs	r2, #1
 8004028:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2201      	movs	r2, #1
 8004030:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2201      	movs	r2, #1
 8004038:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2201      	movs	r2, #1
 8004040:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2201      	movs	r2, #1
 8004048:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800404c:	2300      	movs	r3, #0
}
 800404e:	4618      	mov	r0, r3
 8004050:	3708      	adds	r7, #8
 8004052:	46bd      	mov	sp, r7
 8004054:	bd80      	pop	{r7, pc}
	...

08004058 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004058:	b480      	push	{r7}
 800405a:	b085      	sub	sp, #20
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004066:	b2db      	uxtb	r3, r3
 8004068:	2b01      	cmp	r3, #1
 800406a:	d001      	beq.n	8004070 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800406c:	2301      	movs	r3, #1
 800406e:	e03a      	b.n	80040e6 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2202      	movs	r2, #2
 8004074:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	68da      	ldr	r2, [r3, #12]
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f042 0201 	orr.w	r2, r2, #1
 8004086:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	4a18      	ldr	r2, [pc, #96]	; (80040f0 <HAL_TIM_Base_Start_IT+0x98>)
 800408e:	4293      	cmp	r3, r2
 8004090:	d00e      	beq.n	80040b0 <HAL_TIM_Base_Start_IT+0x58>
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800409a:	d009      	beq.n	80040b0 <HAL_TIM_Base_Start_IT+0x58>
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	4a14      	ldr	r2, [pc, #80]	; (80040f4 <HAL_TIM_Base_Start_IT+0x9c>)
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d004      	beq.n	80040b0 <HAL_TIM_Base_Start_IT+0x58>
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	4a13      	ldr	r2, [pc, #76]	; (80040f8 <HAL_TIM_Base_Start_IT+0xa0>)
 80040ac:	4293      	cmp	r3, r2
 80040ae:	d111      	bne.n	80040d4 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	689b      	ldr	r3, [r3, #8]
 80040b6:	f003 0307 	and.w	r3, r3, #7
 80040ba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	2b06      	cmp	r3, #6
 80040c0:	d010      	beq.n	80040e4 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	681a      	ldr	r2, [r3, #0]
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f042 0201 	orr.w	r2, r2, #1
 80040d0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040d2:	e007      	b.n	80040e4 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	681a      	ldr	r2, [r3, #0]
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f042 0201 	orr.w	r2, r2, #1
 80040e2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80040e4:	2300      	movs	r3, #0
}
 80040e6:	4618      	mov	r0, r3
 80040e8:	3714      	adds	r7, #20
 80040ea:	46bd      	mov	sp, r7
 80040ec:	bc80      	pop	{r7}
 80040ee:	4770      	bx	lr
 80040f0:	40012c00 	.word	0x40012c00
 80040f4:	40000400 	.word	0x40000400
 80040f8:	40000800 	.word	0x40000800

080040fc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	b084      	sub	sp, #16
 8004100:	af00      	add	r7, sp, #0
 8004102:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	68db      	ldr	r3, [r3, #12]
 800410a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	691b      	ldr	r3, [r3, #16]
 8004112:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004114:	68bb      	ldr	r3, [r7, #8]
 8004116:	f003 0302 	and.w	r3, r3, #2
 800411a:	2b00      	cmp	r3, #0
 800411c:	d020      	beq.n	8004160 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	f003 0302 	and.w	r3, r3, #2
 8004124:	2b00      	cmp	r3, #0
 8004126:	d01b      	beq.n	8004160 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f06f 0202 	mvn.w	r2, #2
 8004130:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	2201      	movs	r2, #1
 8004136:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	699b      	ldr	r3, [r3, #24]
 800413e:	f003 0303 	and.w	r3, r3, #3
 8004142:	2b00      	cmp	r3, #0
 8004144:	d003      	beq.n	800414e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004146:	6878      	ldr	r0, [r7, #4]
 8004148:	f000 f998 	bl	800447c <HAL_TIM_IC_CaptureCallback>
 800414c:	e005      	b.n	800415a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800414e:	6878      	ldr	r0, [r7, #4]
 8004150:	f000 f98b 	bl	800446a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004154:	6878      	ldr	r0, [r7, #4]
 8004156:	f000 f99a 	bl	800448e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	2200      	movs	r2, #0
 800415e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004160:	68bb      	ldr	r3, [r7, #8]
 8004162:	f003 0304 	and.w	r3, r3, #4
 8004166:	2b00      	cmp	r3, #0
 8004168:	d020      	beq.n	80041ac <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	f003 0304 	and.w	r3, r3, #4
 8004170:	2b00      	cmp	r3, #0
 8004172:	d01b      	beq.n	80041ac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f06f 0204 	mvn.w	r2, #4
 800417c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2202      	movs	r2, #2
 8004182:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	699b      	ldr	r3, [r3, #24]
 800418a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800418e:	2b00      	cmp	r3, #0
 8004190:	d003      	beq.n	800419a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004192:	6878      	ldr	r0, [r7, #4]
 8004194:	f000 f972 	bl	800447c <HAL_TIM_IC_CaptureCallback>
 8004198:	e005      	b.n	80041a6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800419a:	6878      	ldr	r0, [r7, #4]
 800419c:	f000 f965 	bl	800446a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041a0:	6878      	ldr	r0, [r7, #4]
 80041a2:	f000 f974 	bl	800448e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2200      	movs	r2, #0
 80041aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80041ac:	68bb      	ldr	r3, [r7, #8]
 80041ae:	f003 0308 	and.w	r3, r3, #8
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d020      	beq.n	80041f8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	f003 0308 	and.w	r3, r3, #8
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d01b      	beq.n	80041f8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f06f 0208 	mvn.w	r2, #8
 80041c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2204      	movs	r2, #4
 80041ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	69db      	ldr	r3, [r3, #28]
 80041d6:	f003 0303 	and.w	r3, r3, #3
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d003      	beq.n	80041e6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80041de:	6878      	ldr	r0, [r7, #4]
 80041e0:	f000 f94c 	bl	800447c <HAL_TIM_IC_CaptureCallback>
 80041e4:	e005      	b.n	80041f2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80041e6:	6878      	ldr	r0, [r7, #4]
 80041e8:	f000 f93f 	bl	800446a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041ec:	6878      	ldr	r0, [r7, #4]
 80041ee:	f000 f94e 	bl	800448e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	2200      	movs	r2, #0
 80041f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80041f8:	68bb      	ldr	r3, [r7, #8]
 80041fa:	f003 0310 	and.w	r3, r3, #16
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d020      	beq.n	8004244 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	f003 0310 	and.w	r3, r3, #16
 8004208:	2b00      	cmp	r3, #0
 800420a:	d01b      	beq.n	8004244 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f06f 0210 	mvn.w	r2, #16
 8004214:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	2208      	movs	r2, #8
 800421a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	69db      	ldr	r3, [r3, #28]
 8004222:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004226:	2b00      	cmp	r3, #0
 8004228:	d003      	beq.n	8004232 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800422a:	6878      	ldr	r0, [r7, #4]
 800422c:	f000 f926 	bl	800447c <HAL_TIM_IC_CaptureCallback>
 8004230:	e005      	b.n	800423e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004232:	6878      	ldr	r0, [r7, #4]
 8004234:	f000 f919 	bl	800446a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004238:	6878      	ldr	r0, [r7, #4]
 800423a:	f000 f928 	bl	800448e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2200      	movs	r2, #0
 8004242:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004244:	68bb      	ldr	r3, [r7, #8]
 8004246:	f003 0301 	and.w	r3, r3, #1
 800424a:	2b00      	cmp	r3, #0
 800424c:	d00c      	beq.n	8004268 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	f003 0301 	and.w	r3, r3, #1
 8004254:	2b00      	cmp	r3, #0
 8004256:	d007      	beq.n	8004268 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f06f 0201 	mvn.w	r2, #1
 8004260:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004262:	6878      	ldr	r0, [r7, #4]
 8004264:	f7fc fd62 	bl	8000d2c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004268:	68bb      	ldr	r3, [r7, #8]
 800426a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800426e:	2b00      	cmp	r3, #0
 8004270:	d00c      	beq.n	800428c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004278:	2b00      	cmp	r3, #0
 800427a:	d007      	beq.n	800428c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004284:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004286:	6878      	ldr	r0, [r7, #4]
 8004288:	f000 fa7f 	bl	800478a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800428c:	68bb      	ldr	r3, [r7, #8]
 800428e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004292:	2b00      	cmp	r3, #0
 8004294:	d00c      	beq.n	80042b0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800429c:	2b00      	cmp	r3, #0
 800429e:	d007      	beq.n	80042b0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80042a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80042aa:	6878      	ldr	r0, [r7, #4]
 80042ac:	f000 f8f8 	bl	80044a0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80042b0:	68bb      	ldr	r3, [r7, #8]
 80042b2:	f003 0320 	and.w	r3, r3, #32
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d00c      	beq.n	80042d4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	f003 0320 	and.w	r3, r3, #32
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d007      	beq.n	80042d4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f06f 0220 	mvn.w	r2, #32
 80042cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80042ce:	6878      	ldr	r0, [r7, #4]
 80042d0:	f000 fa52 	bl	8004778 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80042d4:	bf00      	nop
 80042d6:	3710      	adds	r7, #16
 80042d8:	46bd      	mov	sp, r7
 80042da:	bd80      	pop	{r7, pc}

080042dc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b084      	sub	sp, #16
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
 80042e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80042e6:	2300      	movs	r3, #0
 80042e8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80042f0:	2b01      	cmp	r3, #1
 80042f2:	d101      	bne.n	80042f8 <HAL_TIM_ConfigClockSource+0x1c>
 80042f4:	2302      	movs	r3, #2
 80042f6:	e0b4      	b.n	8004462 <HAL_TIM_ConfigClockSource+0x186>
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2201      	movs	r2, #1
 80042fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2202      	movs	r2, #2
 8004304:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	689b      	ldr	r3, [r3, #8]
 800430e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004310:	68bb      	ldr	r3, [r7, #8]
 8004312:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004316:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004318:	68bb      	ldr	r3, [r7, #8]
 800431a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800431e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	68ba      	ldr	r2, [r7, #8]
 8004326:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004330:	d03e      	beq.n	80043b0 <HAL_TIM_ConfigClockSource+0xd4>
 8004332:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004336:	f200 8087 	bhi.w	8004448 <HAL_TIM_ConfigClockSource+0x16c>
 800433a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800433e:	f000 8086 	beq.w	800444e <HAL_TIM_ConfigClockSource+0x172>
 8004342:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004346:	d87f      	bhi.n	8004448 <HAL_TIM_ConfigClockSource+0x16c>
 8004348:	2b70      	cmp	r3, #112	; 0x70
 800434a:	d01a      	beq.n	8004382 <HAL_TIM_ConfigClockSource+0xa6>
 800434c:	2b70      	cmp	r3, #112	; 0x70
 800434e:	d87b      	bhi.n	8004448 <HAL_TIM_ConfigClockSource+0x16c>
 8004350:	2b60      	cmp	r3, #96	; 0x60
 8004352:	d050      	beq.n	80043f6 <HAL_TIM_ConfigClockSource+0x11a>
 8004354:	2b60      	cmp	r3, #96	; 0x60
 8004356:	d877      	bhi.n	8004448 <HAL_TIM_ConfigClockSource+0x16c>
 8004358:	2b50      	cmp	r3, #80	; 0x50
 800435a:	d03c      	beq.n	80043d6 <HAL_TIM_ConfigClockSource+0xfa>
 800435c:	2b50      	cmp	r3, #80	; 0x50
 800435e:	d873      	bhi.n	8004448 <HAL_TIM_ConfigClockSource+0x16c>
 8004360:	2b40      	cmp	r3, #64	; 0x40
 8004362:	d058      	beq.n	8004416 <HAL_TIM_ConfigClockSource+0x13a>
 8004364:	2b40      	cmp	r3, #64	; 0x40
 8004366:	d86f      	bhi.n	8004448 <HAL_TIM_ConfigClockSource+0x16c>
 8004368:	2b30      	cmp	r3, #48	; 0x30
 800436a:	d064      	beq.n	8004436 <HAL_TIM_ConfigClockSource+0x15a>
 800436c:	2b30      	cmp	r3, #48	; 0x30
 800436e:	d86b      	bhi.n	8004448 <HAL_TIM_ConfigClockSource+0x16c>
 8004370:	2b20      	cmp	r3, #32
 8004372:	d060      	beq.n	8004436 <HAL_TIM_ConfigClockSource+0x15a>
 8004374:	2b20      	cmp	r3, #32
 8004376:	d867      	bhi.n	8004448 <HAL_TIM_ConfigClockSource+0x16c>
 8004378:	2b00      	cmp	r3, #0
 800437a:	d05c      	beq.n	8004436 <HAL_TIM_ConfigClockSource+0x15a>
 800437c:	2b10      	cmp	r3, #16
 800437e:	d05a      	beq.n	8004436 <HAL_TIM_ConfigClockSource+0x15a>
 8004380:	e062      	b.n	8004448 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6818      	ldr	r0, [r3, #0]
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	6899      	ldr	r1, [r3, #8]
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	685a      	ldr	r2, [r3, #4]
 800438e:	683b      	ldr	r3, [r7, #0]
 8004390:	68db      	ldr	r3, [r3, #12]
 8004392:	f000 f974 	bl	800467e <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	689b      	ldr	r3, [r3, #8]
 800439c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800439e:	68bb      	ldr	r3, [r7, #8]
 80043a0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80043a4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	68ba      	ldr	r2, [r7, #8]
 80043ac:	609a      	str	r2, [r3, #8]
      break;
 80043ae:	e04f      	b.n	8004450 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6818      	ldr	r0, [r3, #0]
 80043b4:	683b      	ldr	r3, [r7, #0]
 80043b6:	6899      	ldr	r1, [r3, #8]
 80043b8:	683b      	ldr	r3, [r7, #0]
 80043ba:	685a      	ldr	r2, [r3, #4]
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	68db      	ldr	r3, [r3, #12]
 80043c0:	f000 f95d 	bl	800467e <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	689a      	ldr	r2, [r3, #8]
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80043d2:	609a      	str	r2, [r3, #8]
      break;
 80043d4:	e03c      	b.n	8004450 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6818      	ldr	r0, [r3, #0]
 80043da:	683b      	ldr	r3, [r7, #0]
 80043dc:	6859      	ldr	r1, [r3, #4]
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	68db      	ldr	r3, [r3, #12]
 80043e2:	461a      	mov	r2, r3
 80043e4:	f000 f8d4 	bl	8004590 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	2150      	movs	r1, #80	; 0x50
 80043ee:	4618      	mov	r0, r3
 80043f0:	f000 f92b 	bl	800464a <TIM_ITRx_SetConfig>
      break;
 80043f4:	e02c      	b.n	8004450 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6818      	ldr	r0, [r3, #0]
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	6859      	ldr	r1, [r3, #4]
 80043fe:	683b      	ldr	r3, [r7, #0]
 8004400:	68db      	ldr	r3, [r3, #12]
 8004402:	461a      	mov	r2, r3
 8004404:	f000 f8f2 	bl	80045ec <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	2160      	movs	r1, #96	; 0x60
 800440e:	4618      	mov	r0, r3
 8004410:	f000 f91b 	bl	800464a <TIM_ITRx_SetConfig>
      break;
 8004414:	e01c      	b.n	8004450 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6818      	ldr	r0, [r3, #0]
 800441a:	683b      	ldr	r3, [r7, #0]
 800441c:	6859      	ldr	r1, [r3, #4]
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	68db      	ldr	r3, [r3, #12]
 8004422:	461a      	mov	r2, r3
 8004424:	f000 f8b4 	bl	8004590 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	2140      	movs	r1, #64	; 0x40
 800442e:	4618      	mov	r0, r3
 8004430:	f000 f90b 	bl	800464a <TIM_ITRx_SetConfig>
      break;
 8004434:	e00c      	b.n	8004450 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681a      	ldr	r2, [r3, #0]
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	4619      	mov	r1, r3
 8004440:	4610      	mov	r0, r2
 8004442:	f000 f902 	bl	800464a <TIM_ITRx_SetConfig>
      break;
 8004446:	e003      	b.n	8004450 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004448:	2301      	movs	r3, #1
 800444a:	73fb      	strb	r3, [r7, #15]
      break;
 800444c:	e000      	b.n	8004450 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800444e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2201      	movs	r2, #1
 8004454:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2200      	movs	r2, #0
 800445c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004460:	7bfb      	ldrb	r3, [r7, #15]
}
 8004462:	4618      	mov	r0, r3
 8004464:	3710      	adds	r7, #16
 8004466:	46bd      	mov	sp, r7
 8004468:	bd80      	pop	{r7, pc}

0800446a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800446a:	b480      	push	{r7}
 800446c:	b083      	sub	sp, #12
 800446e:	af00      	add	r7, sp, #0
 8004470:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004472:	bf00      	nop
 8004474:	370c      	adds	r7, #12
 8004476:	46bd      	mov	sp, r7
 8004478:	bc80      	pop	{r7}
 800447a:	4770      	bx	lr

0800447c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800447c:	b480      	push	{r7}
 800447e:	b083      	sub	sp, #12
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004484:	bf00      	nop
 8004486:	370c      	adds	r7, #12
 8004488:	46bd      	mov	sp, r7
 800448a:	bc80      	pop	{r7}
 800448c:	4770      	bx	lr

0800448e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800448e:	b480      	push	{r7}
 8004490:	b083      	sub	sp, #12
 8004492:	af00      	add	r7, sp, #0
 8004494:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004496:	bf00      	nop
 8004498:	370c      	adds	r7, #12
 800449a:	46bd      	mov	sp, r7
 800449c:	bc80      	pop	{r7}
 800449e:	4770      	bx	lr

080044a0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80044a0:	b480      	push	{r7}
 80044a2:	b083      	sub	sp, #12
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80044a8:	bf00      	nop
 80044aa:	370c      	adds	r7, #12
 80044ac:	46bd      	mov	sp, r7
 80044ae:	bc80      	pop	{r7}
 80044b0:	4770      	bx	lr
	...

080044b4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80044b4:	b480      	push	{r7}
 80044b6:	b085      	sub	sp, #20
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]
 80044bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	4a2f      	ldr	r2, [pc, #188]	; (8004584 <TIM_Base_SetConfig+0xd0>)
 80044c8:	4293      	cmp	r3, r2
 80044ca:	d00b      	beq.n	80044e4 <TIM_Base_SetConfig+0x30>
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044d2:	d007      	beq.n	80044e4 <TIM_Base_SetConfig+0x30>
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	4a2c      	ldr	r2, [pc, #176]	; (8004588 <TIM_Base_SetConfig+0xd4>)
 80044d8:	4293      	cmp	r3, r2
 80044da:	d003      	beq.n	80044e4 <TIM_Base_SetConfig+0x30>
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	4a2b      	ldr	r2, [pc, #172]	; (800458c <TIM_Base_SetConfig+0xd8>)
 80044e0:	4293      	cmp	r3, r2
 80044e2:	d108      	bne.n	80044f6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80044ea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80044ec:	683b      	ldr	r3, [r7, #0]
 80044ee:	685b      	ldr	r3, [r3, #4]
 80044f0:	68fa      	ldr	r2, [r7, #12]
 80044f2:	4313      	orrs	r3, r2
 80044f4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	4a22      	ldr	r2, [pc, #136]	; (8004584 <TIM_Base_SetConfig+0xd0>)
 80044fa:	4293      	cmp	r3, r2
 80044fc:	d00b      	beq.n	8004516 <TIM_Base_SetConfig+0x62>
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004504:	d007      	beq.n	8004516 <TIM_Base_SetConfig+0x62>
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	4a1f      	ldr	r2, [pc, #124]	; (8004588 <TIM_Base_SetConfig+0xd4>)
 800450a:	4293      	cmp	r3, r2
 800450c:	d003      	beq.n	8004516 <TIM_Base_SetConfig+0x62>
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	4a1e      	ldr	r2, [pc, #120]	; (800458c <TIM_Base_SetConfig+0xd8>)
 8004512:	4293      	cmp	r3, r2
 8004514:	d108      	bne.n	8004528 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800451c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800451e:	683b      	ldr	r3, [r7, #0]
 8004520:	68db      	ldr	r3, [r3, #12]
 8004522:	68fa      	ldr	r2, [r7, #12]
 8004524:	4313      	orrs	r3, r2
 8004526:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800452e:	683b      	ldr	r3, [r7, #0]
 8004530:	695b      	ldr	r3, [r3, #20]
 8004532:	4313      	orrs	r3, r2
 8004534:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	68fa      	ldr	r2, [r7, #12]
 800453a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	689a      	ldr	r2, [r3, #8]
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004544:	683b      	ldr	r3, [r7, #0]
 8004546:	681a      	ldr	r2, [r3, #0]
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	4a0d      	ldr	r2, [pc, #52]	; (8004584 <TIM_Base_SetConfig+0xd0>)
 8004550:	4293      	cmp	r3, r2
 8004552:	d103      	bne.n	800455c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004554:	683b      	ldr	r3, [r7, #0]
 8004556:	691a      	ldr	r2, [r3, #16]
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2201      	movs	r2, #1
 8004560:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	691b      	ldr	r3, [r3, #16]
 8004566:	f003 0301 	and.w	r3, r3, #1
 800456a:	2b00      	cmp	r3, #0
 800456c:	d005      	beq.n	800457a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	691b      	ldr	r3, [r3, #16]
 8004572:	f023 0201 	bic.w	r2, r3, #1
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	611a      	str	r2, [r3, #16]
  }
}
 800457a:	bf00      	nop
 800457c:	3714      	adds	r7, #20
 800457e:	46bd      	mov	sp, r7
 8004580:	bc80      	pop	{r7}
 8004582:	4770      	bx	lr
 8004584:	40012c00 	.word	0x40012c00
 8004588:	40000400 	.word	0x40000400
 800458c:	40000800 	.word	0x40000800

08004590 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004590:	b480      	push	{r7}
 8004592:	b087      	sub	sp, #28
 8004594:	af00      	add	r7, sp, #0
 8004596:	60f8      	str	r0, [r7, #12]
 8004598:	60b9      	str	r1, [r7, #8]
 800459a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	6a1b      	ldr	r3, [r3, #32]
 80045a0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	6a1b      	ldr	r3, [r3, #32]
 80045a6:	f023 0201 	bic.w	r2, r3, #1
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	699b      	ldr	r3, [r3, #24]
 80045b2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80045b4:	693b      	ldr	r3, [r7, #16]
 80045b6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80045ba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	011b      	lsls	r3, r3, #4
 80045c0:	693a      	ldr	r2, [r7, #16]
 80045c2:	4313      	orrs	r3, r2
 80045c4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80045c6:	697b      	ldr	r3, [r7, #20]
 80045c8:	f023 030a 	bic.w	r3, r3, #10
 80045cc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80045ce:	697a      	ldr	r2, [r7, #20]
 80045d0:	68bb      	ldr	r3, [r7, #8]
 80045d2:	4313      	orrs	r3, r2
 80045d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	693a      	ldr	r2, [r7, #16]
 80045da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	697a      	ldr	r2, [r7, #20]
 80045e0:	621a      	str	r2, [r3, #32]
}
 80045e2:	bf00      	nop
 80045e4:	371c      	adds	r7, #28
 80045e6:	46bd      	mov	sp, r7
 80045e8:	bc80      	pop	{r7}
 80045ea:	4770      	bx	lr

080045ec <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80045ec:	b480      	push	{r7}
 80045ee:	b087      	sub	sp, #28
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	60f8      	str	r0, [r7, #12]
 80045f4:	60b9      	str	r1, [r7, #8]
 80045f6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	6a1b      	ldr	r3, [r3, #32]
 80045fc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	6a1b      	ldr	r3, [r3, #32]
 8004602:	f023 0210 	bic.w	r2, r3, #16
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	699b      	ldr	r3, [r3, #24]
 800460e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004610:	693b      	ldr	r3, [r7, #16]
 8004612:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004616:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	031b      	lsls	r3, r3, #12
 800461c:	693a      	ldr	r2, [r7, #16]
 800461e:	4313      	orrs	r3, r2
 8004620:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004622:	697b      	ldr	r3, [r7, #20]
 8004624:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004628:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800462a:	68bb      	ldr	r3, [r7, #8]
 800462c:	011b      	lsls	r3, r3, #4
 800462e:	697a      	ldr	r2, [r7, #20]
 8004630:	4313      	orrs	r3, r2
 8004632:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	693a      	ldr	r2, [r7, #16]
 8004638:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	697a      	ldr	r2, [r7, #20]
 800463e:	621a      	str	r2, [r3, #32]
}
 8004640:	bf00      	nop
 8004642:	371c      	adds	r7, #28
 8004644:	46bd      	mov	sp, r7
 8004646:	bc80      	pop	{r7}
 8004648:	4770      	bx	lr

0800464a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800464a:	b480      	push	{r7}
 800464c:	b085      	sub	sp, #20
 800464e:	af00      	add	r7, sp, #0
 8004650:	6078      	str	r0, [r7, #4]
 8004652:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	689b      	ldr	r3, [r3, #8]
 8004658:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004660:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004662:	683a      	ldr	r2, [r7, #0]
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	4313      	orrs	r3, r2
 8004668:	f043 0307 	orr.w	r3, r3, #7
 800466c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	68fa      	ldr	r2, [r7, #12]
 8004672:	609a      	str	r2, [r3, #8]
}
 8004674:	bf00      	nop
 8004676:	3714      	adds	r7, #20
 8004678:	46bd      	mov	sp, r7
 800467a:	bc80      	pop	{r7}
 800467c:	4770      	bx	lr

0800467e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800467e:	b480      	push	{r7}
 8004680:	b087      	sub	sp, #28
 8004682:	af00      	add	r7, sp, #0
 8004684:	60f8      	str	r0, [r7, #12]
 8004686:	60b9      	str	r1, [r7, #8]
 8004688:	607a      	str	r2, [r7, #4]
 800468a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	689b      	ldr	r3, [r3, #8]
 8004690:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004692:	697b      	ldr	r3, [r7, #20]
 8004694:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004698:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800469a:	683b      	ldr	r3, [r7, #0]
 800469c:	021a      	lsls	r2, r3, #8
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	431a      	orrs	r2, r3
 80046a2:	68bb      	ldr	r3, [r7, #8]
 80046a4:	4313      	orrs	r3, r2
 80046a6:	697a      	ldr	r2, [r7, #20]
 80046a8:	4313      	orrs	r3, r2
 80046aa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	697a      	ldr	r2, [r7, #20]
 80046b0:	609a      	str	r2, [r3, #8]
}
 80046b2:	bf00      	nop
 80046b4:	371c      	adds	r7, #28
 80046b6:	46bd      	mov	sp, r7
 80046b8:	bc80      	pop	{r7}
 80046ba:	4770      	bx	lr

080046bc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80046bc:	b480      	push	{r7}
 80046be:	b085      	sub	sp, #20
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
 80046c4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80046cc:	2b01      	cmp	r3, #1
 80046ce:	d101      	bne.n	80046d4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80046d0:	2302      	movs	r3, #2
 80046d2:	e046      	b.n	8004762 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2201      	movs	r2, #1
 80046d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2202      	movs	r2, #2
 80046e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	685b      	ldr	r3, [r3, #4]
 80046ea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	689b      	ldr	r3, [r3, #8]
 80046f2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046fa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80046fc:	683b      	ldr	r3, [r7, #0]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	68fa      	ldr	r2, [r7, #12]
 8004702:	4313      	orrs	r3, r2
 8004704:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	68fa      	ldr	r2, [r7, #12]
 800470c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	4a16      	ldr	r2, [pc, #88]	; (800476c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004714:	4293      	cmp	r3, r2
 8004716:	d00e      	beq.n	8004736 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004720:	d009      	beq.n	8004736 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	4a12      	ldr	r2, [pc, #72]	; (8004770 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004728:	4293      	cmp	r3, r2
 800472a:	d004      	beq.n	8004736 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	4a10      	ldr	r2, [pc, #64]	; (8004774 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004732:	4293      	cmp	r3, r2
 8004734:	d10c      	bne.n	8004750 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004736:	68bb      	ldr	r3, [r7, #8]
 8004738:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800473c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	685b      	ldr	r3, [r3, #4]
 8004742:	68ba      	ldr	r2, [r7, #8]
 8004744:	4313      	orrs	r3, r2
 8004746:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	68ba      	ldr	r2, [r7, #8]
 800474e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2201      	movs	r2, #1
 8004754:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2200      	movs	r2, #0
 800475c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004760:	2300      	movs	r3, #0
}
 8004762:	4618      	mov	r0, r3
 8004764:	3714      	adds	r7, #20
 8004766:	46bd      	mov	sp, r7
 8004768:	bc80      	pop	{r7}
 800476a:	4770      	bx	lr
 800476c:	40012c00 	.word	0x40012c00
 8004770:	40000400 	.word	0x40000400
 8004774:	40000800 	.word	0x40000800

08004778 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004778:	b480      	push	{r7}
 800477a:	b083      	sub	sp, #12
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004780:	bf00      	nop
 8004782:	370c      	adds	r7, #12
 8004784:	46bd      	mov	sp, r7
 8004786:	bc80      	pop	{r7}
 8004788:	4770      	bx	lr

0800478a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800478a:	b480      	push	{r7}
 800478c:	b083      	sub	sp, #12
 800478e:	af00      	add	r7, sp, #0
 8004790:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004792:	bf00      	nop
 8004794:	370c      	adds	r7, #12
 8004796:	46bd      	mov	sp, r7
 8004798:	bc80      	pop	{r7}
 800479a:	4770      	bx	lr

0800479c <__errno>:
 800479c:	4b01      	ldr	r3, [pc, #4]	; (80047a4 <__errno+0x8>)
 800479e:	6818      	ldr	r0, [r3, #0]
 80047a0:	4770      	bx	lr
 80047a2:	bf00      	nop
 80047a4:	20000020 	.word	0x20000020

080047a8 <__libc_init_array>:
 80047a8:	b570      	push	{r4, r5, r6, lr}
 80047aa:	2600      	movs	r6, #0
 80047ac:	4d0c      	ldr	r5, [pc, #48]	; (80047e0 <__libc_init_array+0x38>)
 80047ae:	4c0d      	ldr	r4, [pc, #52]	; (80047e4 <__libc_init_array+0x3c>)
 80047b0:	1b64      	subs	r4, r4, r5
 80047b2:	10a4      	asrs	r4, r4, #2
 80047b4:	42a6      	cmp	r6, r4
 80047b6:	d109      	bne.n	80047cc <__libc_init_array+0x24>
 80047b8:	f000 fc64 	bl	8005084 <_init>
 80047bc:	2600      	movs	r6, #0
 80047be:	4d0a      	ldr	r5, [pc, #40]	; (80047e8 <__libc_init_array+0x40>)
 80047c0:	4c0a      	ldr	r4, [pc, #40]	; (80047ec <__libc_init_array+0x44>)
 80047c2:	1b64      	subs	r4, r4, r5
 80047c4:	10a4      	asrs	r4, r4, #2
 80047c6:	42a6      	cmp	r6, r4
 80047c8:	d105      	bne.n	80047d6 <__libc_init_array+0x2e>
 80047ca:	bd70      	pop	{r4, r5, r6, pc}
 80047cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80047d0:	4798      	blx	r3
 80047d2:	3601      	adds	r6, #1
 80047d4:	e7ee      	b.n	80047b4 <__libc_init_array+0xc>
 80047d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80047da:	4798      	blx	r3
 80047dc:	3601      	adds	r6, #1
 80047de:	e7f2      	b.n	80047c6 <__libc_init_array+0x1e>
 80047e0:	08005254 	.word	0x08005254
 80047e4:	08005254 	.word	0x08005254
 80047e8:	08005254 	.word	0x08005254
 80047ec:	08005258 	.word	0x08005258

080047f0 <memcpy>:
 80047f0:	440a      	add	r2, r1
 80047f2:	4291      	cmp	r1, r2
 80047f4:	f100 33ff 	add.w	r3, r0, #4294967295
 80047f8:	d100      	bne.n	80047fc <memcpy+0xc>
 80047fa:	4770      	bx	lr
 80047fc:	b510      	push	{r4, lr}
 80047fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004802:	4291      	cmp	r1, r2
 8004804:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004808:	d1f9      	bne.n	80047fe <memcpy+0xe>
 800480a:	bd10      	pop	{r4, pc}

0800480c <memset>:
 800480c:	4603      	mov	r3, r0
 800480e:	4402      	add	r2, r0
 8004810:	4293      	cmp	r3, r2
 8004812:	d100      	bne.n	8004816 <memset+0xa>
 8004814:	4770      	bx	lr
 8004816:	f803 1b01 	strb.w	r1, [r3], #1
 800481a:	e7f9      	b.n	8004810 <memset+0x4>

0800481c <siprintf>:
 800481c:	b40e      	push	{r1, r2, r3}
 800481e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004822:	b500      	push	{lr}
 8004824:	b09c      	sub	sp, #112	; 0x70
 8004826:	ab1d      	add	r3, sp, #116	; 0x74
 8004828:	9002      	str	r0, [sp, #8]
 800482a:	9006      	str	r0, [sp, #24]
 800482c:	9107      	str	r1, [sp, #28]
 800482e:	9104      	str	r1, [sp, #16]
 8004830:	4808      	ldr	r0, [pc, #32]	; (8004854 <siprintf+0x38>)
 8004832:	4909      	ldr	r1, [pc, #36]	; (8004858 <siprintf+0x3c>)
 8004834:	f853 2b04 	ldr.w	r2, [r3], #4
 8004838:	9105      	str	r1, [sp, #20]
 800483a:	6800      	ldr	r0, [r0, #0]
 800483c:	a902      	add	r1, sp, #8
 800483e:	9301      	str	r3, [sp, #4]
 8004840:	f000 f870 	bl	8004924 <_svfiprintf_r>
 8004844:	2200      	movs	r2, #0
 8004846:	9b02      	ldr	r3, [sp, #8]
 8004848:	701a      	strb	r2, [r3, #0]
 800484a:	b01c      	add	sp, #112	; 0x70
 800484c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004850:	b003      	add	sp, #12
 8004852:	4770      	bx	lr
 8004854:	20000020 	.word	0x20000020
 8004858:	ffff0208 	.word	0xffff0208

0800485c <strcpy>:
 800485c:	4603      	mov	r3, r0
 800485e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004862:	f803 2b01 	strb.w	r2, [r3], #1
 8004866:	2a00      	cmp	r2, #0
 8004868:	d1f9      	bne.n	800485e <strcpy+0x2>
 800486a:	4770      	bx	lr

0800486c <__ssputs_r>:
 800486c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004870:	688e      	ldr	r6, [r1, #8]
 8004872:	4682      	mov	sl, r0
 8004874:	429e      	cmp	r6, r3
 8004876:	460c      	mov	r4, r1
 8004878:	4690      	mov	r8, r2
 800487a:	461f      	mov	r7, r3
 800487c:	d838      	bhi.n	80048f0 <__ssputs_r+0x84>
 800487e:	898a      	ldrh	r2, [r1, #12]
 8004880:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004884:	d032      	beq.n	80048ec <__ssputs_r+0x80>
 8004886:	6825      	ldr	r5, [r4, #0]
 8004888:	6909      	ldr	r1, [r1, #16]
 800488a:	3301      	adds	r3, #1
 800488c:	eba5 0901 	sub.w	r9, r5, r1
 8004890:	6965      	ldr	r5, [r4, #20]
 8004892:	444b      	add	r3, r9
 8004894:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004898:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800489c:	106d      	asrs	r5, r5, #1
 800489e:	429d      	cmp	r5, r3
 80048a0:	bf38      	it	cc
 80048a2:	461d      	movcc	r5, r3
 80048a4:	0553      	lsls	r3, r2, #21
 80048a6:	d531      	bpl.n	800490c <__ssputs_r+0xa0>
 80048a8:	4629      	mov	r1, r5
 80048aa:	f000 fb45 	bl	8004f38 <_malloc_r>
 80048ae:	4606      	mov	r6, r0
 80048b0:	b950      	cbnz	r0, 80048c8 <__ssputs_r+0x5c>
 80048b2:	230c      	movs	r3, #12
 80048b4:	f04f 30ff 	mov.w	r0, #4294967295
 80048b8:	f8ca 3000 	str.w	r3, [sl]
 80048bc:	89a3      	ldrh	r3, [r4, #12]
 80048be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80048c2:	81a3      	strh	r3, [r4, #12]
 80048c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80048c8:	464a      	mov	r2, r9
 80048ca:	6921      	ldr	r1, [r4, #16]
 80048cc:	f7ff ff90 	bl	80047f0 <memcpy>
 80048d0:	89a3      	ldrh	r3, [r4, #12]
 80048d2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80048d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80048da:	81a3      	strh	r3, [r4, #12]
 80048dc:	6126      	str	r6, [r4, #16]
 80048de:	444e      	add	r6, r9
 80048e0:	6026      	str	r6, [r4, #0]
 80048e2:	463e      	mov	r6, r7
 80048e4:	6165      	str	r5, [r4, #20]
 80048e6:	eba5 0509 	sub.w	r5, r5, r9
 80048ea:	60a5      	str	r5, [r4, #8]
 80048ec:	42be      	cmp	r6, r7
 80048ee:	d900      	bls.n	80048f2 <__ssputs_r+0x86>
 80048f0:	463e      	mov	r6, r7
 80048f2:	4632      	mov	r2, r6
 80048f4:	4641      	mov	r1, r8
 80048f6:	6820      	ldr	r0, [r4, #0]
 80048f8:	f000 fab8 	bl	8004e6c <memmove>
 80048fc:	68a3      	ldr	r3, [r4, #8]
 80048fe:	6822      	ldr	r2, [r4, #0]
 8004900:	1b9b      	subs	r3, r3, r6
 8004902:	4432      	add	r2, r6
 8004904:	2000      	movs	r0, #0
 8004906:	60a3      	str	r3, [r4, #8]
 8004908:	6022      	str	r2, [r4, #0]
 800490a:	e7db      	b.n	80048c4 <__ssputs_r+0x58>
 800490c:	462a      	mov	r2, r5
 800490e:	f000 fb6d 	bl	8004fec <_realloc_r>
 8004912:	4606      	mov	r6, r0
 8004914:	2800      	cmp	r0, #0
 8004916:	d1e1      	bne.n	80048dc <__ssputs_r+0x70>
 8004918:	4650      	mov	r0, sl
 800491a:	6921      	ldr	r1, [r4, #16]
 800491c:	f000 fac0 	bl	8004ea0 <_free_r>
 8004920:	e7c7      	b.n	80048b2 <__ssputs_r+0x46>
	...

08004924 <_svfiprintf_r>:
 8004924:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004928:	4698      	mov	r8, r3
 800492a:	898b      	ldrh	r3, [r1, #12]
 800492c:	4607      	mov	r7, r0
 800492e:	061b      	lsls	r3, r3, #24
 8004930:	460d      	mov	r5, r1
 8004932:	4614      	mov	r4, r2
 8004934:	b09d      	sub	sp, #116	; 0x74
 8004936:	d50e      	bpl.n	8004956 <_svfiprintf_r+0x32>
 8004938:	690b      	ldr	r3, [r1, #16]
 800493a:	b963      	cbnz	r3, 8004956 <_svfiprintf_r+0x32>
 800493c:	2140      	movs	r1, #64	; 0x40
 800493e:	f000 fafb 	bl	8004f38 <_malloc_r>
 8004942:	6028      	str	r0, [r5, #0]
 8004944:	6128      	str	r0, [r5, #16]
 8004946:	b920      	cbnz	r0, 8004952 <_svfiprintf_r+0x2e>
 8004948:	230c      	movs	r3, #12
 800494a:	603b      	str	r3, [r7, #0]
 800494c:	f04f 30ff 	mov.w	r0, #4294967295
 8004950:	e0d1      	b.n	8004af6 <_svfiprintf_r+0x1d2>
 8004952:	2340      	movs	r3, #64	; 0x40
 8004954:	616b      	str	r3, [r5, #20]
 8004956:	2300      	movs	r3, #0
 8004958:	9309      	str	r3, [sp, #36]	; 0x24
 800495a:	2320      	movs	r3, #32
 800495c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004960:	2330      	movs	r3, #48	; 0x30
 8004962:	f04f 0901 	mov.w	r9, #1
 8004966:	f8cd 800c 	str.w	r8, [sp, #12]
 800496a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8004b10 <_svfiprintf_r+0x1ec>
 800496e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004972:	4623      	mov	r3, r4
 8004974:	469a      	mov	sl, r3
 8004976:	f813 2b01 	ldrb.w	r2, [r3], #1
 800497a:	b10a      	cbz	r2, 8004980 <_svfiprintf_r+0x5c>
 800497c:	2a25      	cmp	r2, #37	; 0x25
 800497e:	d1f9      	bne.n	8004974 <_svfiprintf_r+0x50>
 8004980:	ebba 0b04 	subs.w	fp, sl, r4
 8004984:	d00b      	beq.n	800499e <_svfiprintf_r+0x7a>
 8004986:	465b      	mov	r3, fp
 8004988:	4622      	mov	r2, r4
 800498a:	4629      	mov	r1, r5
 800498c:	4638      	mov	r0, r7
 800498e:	f7ff ff6d 	bl	800486c <__ssputs_r>
 8004992:	3001      	adds	r0, #1
 8004994:	f000 80aa 	beq.w	8004aec <_svfiprintf_r+0x1c8>
 8004998:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800499a:	445a      	add	r2, fp
 800499c:	9209      	str	r2, [sp, #36]	; 0x24
 800499e:	f89a 3000 	ldrb.w	r3, [sl]
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	f000 80a2 	beq.w	8004aec <_svfiprintf_r+0x1c8>
 80049a8:	2300      	movs	r3, #0
 80049aa:	f04f 32ff 	mov.w	r2, #4294967295
 80049ae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80049b2:	f10a 0a01 	add.w	sl, sl, #1
 80049b6:	9304      	str	r3, [sp, #16]
 80049b8:	9307      	str	r3, [sp, #28]
 80049ba:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80049be:	931a      	str	r3, [sp, #104]	; 0x68
 80049c0:	4654      	mov	r4, sl
 80049c2:	2205      	movs	r2, #5
 80049c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80049c8:	4851      	ldr	r0, [pc, #324]	; (8004b10 <_svfiprintf_r+0x1ec>)
 80049ca:	f000 fa41 	bl	8004e50 <memchr>
 80049ce:	9a04      	ldr	r2, [sp, #16]
 80049d0:	b9d8      	cbnz	r0, 8004a0a <_svfiprintf_r+0xe6>
 80049d2:	06d0      	lsls	r0, r2, #27
 80049d4:	bf44      	itt	mi
 80049d6:	2320      	movmi	r3, #32
 80049d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80049dc:	0711      	lsls	r1, r2, #28
 80049de:	bf44      	itt	mi
 80049e0:	232b      	movmi	r3, #43	; 0x2b
 80049e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80049e6:	f89a 3000 	ldrb.w	r3, [sl]
 80049ea:	2b2a      	cmp	r3, #42	; 0x2a
 80049ec:	d015      	beq.n	8004a1a <_svfiprintf_r+0xf6>
 80049ee:	4654      	mov	r4, sl
 80049f0:	2000      	movs	r0, #0
 80049f2:	f04f 0c0a 	mov.w	ip, #10
 80049f6:	9a07      	ldr	r2, [sp, #28]
 80049f8:	4621      	mov	r1, r4
 80049fa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80049fe:	3b30      	subs	r3, #48	; 0x30
 8004a00:	2b09      	cmp	r3, #9
 8004a02:	d94e      	bls.n	8004aa2 <_svfiprintf_r+0x17e>
 8004a04:	b1b0      	cbz	r0, 8004a34 <_svfiprintf_r+0x110>
 8004a06:	9207      	str	r2, [sp, #28]
 8004a08:	e014      	b.n	8004a34 <_svfiprintf_r+0x110>
 8004a0a:	eba0 0308 	sub.w	r3, r0, r8
 8004a0e:	fa09 f303 	lsl.w	r3, r9, r3
 8004a12:	4313      	orrs	r3, r2
 8004a14:	46a2      	mov	sl, r4
 8004a16:	9304      	str	r3, [sp, #16]
 8004a18:	e7d2      	b.n	80049c0 <_svfiprintf_r+0x9c>
 8004a1a:	9b03      	ldr	r3, [sp, #12]
 8004a1c:	1d19      	adds	r1, r3, #4
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	9103      	str	r1, [sp, #12]
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	bfbb      	ittet	lt
 8004a26:	425b      	neglt	r3, r3
 8004a28:	f042 0202 	orrlt.w	r2, r2, #2
 8004a2c:	9307      	strge	r3, [sp, #28]
 8004a2e:	9307      	strlt	r3, [sp, #28]
 8004a30:	bfb8      	it	lt
 8004a32:	9204      	strlt	r2, [sp, #16]
 8004a34:	7823      	ldrb	r3, [r4, #0]
 8004a36:	2b2e      	cmp	r3, #46	; 0x2e
 8004a38:	d10c      	bne.n	8004a54 <_svfiprintf_r+0x130>
 8004a3a:	7863      	ldrb	r3, [r4, #1]
 8004a3c:	2b2a      	cmp	r3, #42	; 0x2a
 8004a3e:	d135      	bne.n	8004aac <_svfiprintf_r+0x188>
 8004a40:	9b03      	ldr	r3, [sp, #12]
 8004a42:	3402      	adds	r4, #2
 8004a44:	1d1a      	adds	r2, r3, #4
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	9203      	str	r2, [sp, #12]
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	bfb8      	it	lt
 8004a4e:	f04f 33ff 	movlt.w	r3, #4294967295
 8004a52:	9305      	str	r3, [sp, #20]
 8004a54:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8004b20 <_svfiprintf_r+0x1fc>
 8004a58:	2203      	movs	r2, #3
 8004a5a:	4650      	mov	r0, sl
 8004a5c:	7821      	ldrb	r1, [r4, #0]
 8004a5e:	f000 f9f7 	bl	8004e50 <memchr>
 8004a62:	b140      	cbz	r0, 8004a76 <_svfiprintf_r+0x152>
 8004a64:	2340      	movs	r3, #64	; 0x40
 8004a66:	eba0 000a 	sub.w	r0, r0, sl
 8004a6a:	fa03 f000 	lsl.w	r0, r3, r0
 8004a6e:	9b04      	ldr	r3, [sp, #16]
 8004a70:	3401      	adds	r4, #1
 8004a72:	4303      	orrs	r3, r0
 8004a74:	9304      	str	r3, [sp, #16]
 8004a76:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004a7a:	2206      	movs	r2, #6
 8004a7c:	4825      	ldr	r0, [pc, #148]	; (8004b14 <_svfiprintf_r+0x1f0>)
 8004a7e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004a82:	f000 f9e5 	bl	8004e50 <memchr>
 8004a86:	2800      	cmp	r0, #0
 8004a88:	d038      	beq.n	8004afc <_svfiprintf_r+0x1d8>
 8004a8a:	4b23      	ldr	r3, [pc, #140]	; (8004b18 <_svfiprintf_r+0x1f4>)
 8004a8c:	bb1b      	cbnz	r3, 8004ad6 <_svfiprintf_r+0x1b2>
 8004a8e:	9b03      	ldr	r3, [sp, #12]
 8004a90:	3307      	adds	r3, #7
 8004a92:	f023 0307 	bic.w	r3, r3, #7
 8004a96:	3308      	adds	r3, #8
 8004a98:	9303      	str	r3, [sp, #12]
 8004a9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004a9c:	4433      	add	r3, r6
 8004a9e:	9309      	str	r3, [sp, #36]	; 0x24
 8004aa0:	e767      	b.n	8004972 <_svfiprintf_r+0x4e>
 8004aa2:	460c      	mov	r4, r1
 8004aa4:	2001      	movs	r0, #1
 8004aa6:	fb0c 3202 	mla	r2, ip, r2, r3
 8004aaa:	e7a5      	b.n	80049f8 <_svfiprintf_r+0xd4>
 8004aac:	2300      	movs	r3, #0
 8004aae:	f04f 0c0a 	mov.w	ip, #10
 8004ab2:	4619      	mov	r1, r3
 8004ab4:	3401      	adds	r4, #1
 8004ab6:	9305      	str	r3, [sp, #20]
 8004ab8:	4620      	mov	r0, r4
 8004aba:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004abe:	3a30      	subs	r2, #48	; 0x30
 8004ac0:	2a09      	cmp	r2, #9
 8004ac2:	d903      	bls.n	8004acc <_svfiprintf_r+0x1a8>
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d0c5      	beq.n	8004a54 <_svfiprintf_r+0x130>
 8004ac8:	9105      	str	r1, [sp, #20]
 8004aca:	e7c3      	b.n	8004a54 <_svfiprintf_r+0x130>
 8004acc:	4604      	mov	r4, r0
 8004ace:	2301      	movs	r3, #1
 8004ad0:	fb0c 2101 	mla	r1, ip, r1, r2
 8004ad4:	e7f0      	b.n	8004ab8 <_svfiprintf_r+0x194>
 8004ad6:	ab03      	add	r3, sp, #12
 8004ad8:	9300      	str	r3, [sp, #0]
 8004ada:	462a      	mov	r2, r5
 8004adc:	4638      	mov	r0, r7
 8004ade:	4b0f      	ldr	r3, [pc, #60]	; (8004b1c <_svfiprintf_r+0x1f8>)
 8004ae0:	a904      	add	r1, sp, #16
 8004ae2:	f3af 8000 	nop.w
 8004ae6:	1c42      	adds	r2, r0, #1
 8004ae8:	4606      	mov	r6, r0
 8004aea:	d1d6      	bne.n	8004a9a <_svfiprintf_r+0x176>
 8004aec:	89ab      	ldrh	r3, [r5, #12]
 8004aee:	065b      	lsls	r3, r3, #25
 8004af0:	f53f af2c 	bmi.w	800494c <_svfiprintf_r+0x28>
 8004af4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004af6:	b01d      	add	sp, #116	; 0x74
 8004af8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004afc:	ab03      	add	r3, sp, #12
 8004afe:	9300      	str	r3, [sp, #0]
 8004b00:	462a      	mov	r2, r5
 8004b02:	4638      	mov	r0, r7
 8004b04:	4b05      	ldr	r3, [pc, #20]	; (8004b1c <_svfiprintf_r+0x1f8>)
 8004b06:	a904      	add	r1, sp, #16
 8004b08:	f000 f87c 	bl	8004c04 <_printf_i>
 8004b0c:	e7eb      	b.n	8004ae6 <_svfiprintf_r+0x1c2>
 8004b0e:	bf00      	nop
 8004b10:	0800521e 	.word	0x0800521e
 8004b14:	08005228 	.word	0x08005228
 8004b18:	00000000 	.word	0x00000000
 8004b1c:	0800486d 	.word	0x0800486d
 8004b20:	08005224 	.word	0x08005224

08004b24 <_printf_common>:
 8004b24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004b28:	4616      	mov	r6, r2
 8004b2a:	4699      	mov	r9, r3
 8004b2c:	688a      	ldr	r2, [r1, #8]
 8004b2e:	690b      	ldr	r3, [r1, #16]
 8004b30:	4607      	mov	r7, r0
 8004b32:	4293      	cmp	r3, r2
 8004b34:	bfb8      	it	lt
 8004b36:	4613      	movlt	r3, r2
 8004b38:	6033      	str	r3, [r6, #0]
 8004b3a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004b3e:	460c      	mov	r4, r1
 8004b40:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004b44:	b10a      	cbz	r2, 8004b4a <_printf_common+0x26>
 8004b46:	3301      	adds	r3, #1
 8004b48:	6033      	str	r3, [r6, #0]
 8004b4a:	6823      	ldr	r3, [r4, #0]
 8004b4c:	0699      	lsls	r1, r3, #26
 8004b4e:	bf42      	ittt	mi
 8004b50:	6833      	ldrmi	r3, [r6, #0]
 8004b52:	3302      	addmi	r3, #2
 8004b54:	6033      	strmi	r3, [r6, #0]
 8004b56:	6825      	ldr	r5, [r4, #0]
 8004b58:	f015 0506 	ands.w	r5, r5, #6
 8004b5c:	d106      	bne.n	8004b6c <_printf_common+0x48>
 8004b5e:	f104 0a19 	add.w	sl, r4, #25
 8004b62:	68e3      	ldr	r3, [r4, #12]
 8004b64:	6832      	ldr	r2, [r6, #0]
 8004b66:	1a9b      	subs	r3, r3, r2
 8004b68:	42ab      	cmp	r3, r5
 8004b6a:	dc28      	bgt.n	8004bbe <_printf_common+0x9a>
 8004b6c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004b70:	1e13      	subs	r3, r2, #0
 8004b72:	6822      	ldr	r2, [r4, #0]
 8004b74:	bf18      	it	ne
 8004b76:	2301      	movne	r3, #1
 8004b78:	0692      	lsls	r2, r2, #26
 8004b7a:	d42d      	bmi.n	8004bd8 <_printf_common+0xb4>
 8004b7c:	4649      	mov	r1, r9
 8004b7e:	4638      	mov	r0, r7
 8004b80:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004b84:	47c0      	blx	r8
 8004b86:	3001      	adds	r0, #1
 8004b88:	d020      	beq.n	8004bcc <_printf_common+0xa8>
 8004b8a:	6823      	ldr	r3, [r4, #0]
 8004b8c:	68e5      	ldr	r5, [r4, #12]
 8004b8e:	f003 0306 	and.w	r3, r3, #6
 8004b92:	2b04      	cmp	r3, #4
 8004b94:	bf18      	it	ne
 8004b96:	2500      	movne	r5, #0
 8004b98:	6832      	ldr	r2, [r6, #0]
 8004b9a:	f04f 0600 	mov.w	r6, #0
 8004b9e:	68a3      	ldr	r3, [r4, #8]
 8004ba0:	bf08      	it	eq
 8004ba2:	1aad      	subeq	r5, r5, r2
 8004ba4:	6922      	ldr	r2, [r4, #16]
 8004ba6:	bf08      	it	eq
 8004ba8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004bac:	4293      	cmp	r3, r2
 8004bae:	bfc4      	itt	gt
 8004bb0:	1a9b      	subgt	r3, r3, r2
 8004bb2:	18ed      	addgt	r5, r5, r3
 8004bb4:	341a      	adds	r4, #26
 8004bb6:	42b5      	cmp	r5, r6
 8004bb8:	d11a      	bne.n	8004bf0 <_printf_common+0xcc>
 8004bba:	2000      	movs	r0, #0
 8004bbc:	e008      	b.n	8004bd0 <_printf_common+0xac>
 8004bbe:	2301      	movs	r3, #1
 8004bc0:	4652      	mov	r2, sl
 8004bc2:	4649      	mov	r1, r9
 8004bc4:	4638      	mov	r0, r7
 8004bc6:	47c0      	blx	r8
 8004bc8:	3001      	adds	r0, #1
 8004bca:	d103      	bne.n	8004bd4 <_printf_common+0xb0>
 8004bcc:	f04f 30ff 	mov.w	r0, #4294967295
 8004bd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004bd4:	3501      	adds	r5, #1
 8004bd6:	e7c4      	b.n	8004b62 <_printf_common+0x3e>
 8004bd8:	2030      	movs	r0, #48	; 0x30
 8004bda:	18e1      	adds	r1, r4, r3
 8004bdc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004be0:	1c5a      	adds	r2, r3, #1
 8004be2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004be6:	4422      	add	r2, r4
 8004be8:	3302      	adds	r3, #2
 8004bea:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004bee:	e7c5      	b.n	8004b7c <_printf_common+0x58>
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	4622      	mov	r2, r4
 8004bf4:	4649      	mov	r1, r9
 8004bf6:	4638      	mov	r0, r7
 8004bf8:	47c0      	blx	r8
 8004bfa:	3001      	adds	r0, #1
 8004bfc:	d0e6      	beq.n	8004bcc <_printf_common+0xa8>
 8004bfe:	3601      	adds	r6, #1
 8004c00:	e7d9      	b.n	8004bb6 <_printf_common+0x92>
	...

08004c04 <_printf_i>:
 8004c04:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004c08:	460c      	mov	r4, r1
 8004c0a:	7e27      	ldrb	r7, [r4, #24]
 8004c0c:	4691      	mov	r9, r2
 8004c0e:	2f78      	cmp	r7, #120	; 0x78
 8004c10:	4680      	mov	r8, r0
 8004c12:	469a      	mov	sl, r3
 8004c14:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004c16:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004c1a:	d807      	bhi.n	8004c2c <_printf_i+0x28>
 8004c1c:	2f62      	cmp	r7, #98	; 0x62
 8004c1e:	d80a      	bhi.n	8004c36 <_printf_i+0x32>
 8004c20:	2f00      	cmp	r7, #0
 8004c22:	f000 80d9 	beq.w	8004dd8 <_printf_i+0x1d4>
 8004c26:	2f58      	cmp	r7, #88	; 0x58
 8004c28:	f000 80a4 	beq.w	8004d74 <_printf_i+0x170>
 8004c2c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004c30:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004c34:	e03a      	b.n	8004cac <_printf_i+0xa8>
 8004c36:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004c3a:	2b15      	cmp	r3, #21
 8004c3c:	d8f6      	bhi.n	8004c2c <_printf_i+0x28>
 8004c3e:	a001      	add	r0, pc, #4	; (adr r0, 8004c44 <_printf_i+0x40>)
 8004c40:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8004c44:	08004c9d 	.word	0x08004c9d
 8004c48:	08004cb1 	.word	0x08004cb1
 8004c4c:	08004c2d 	.word	0x08004c2d
 8004c50:	08004c2d 	.word	0x08004c2d
 8004c54:	08004c2d 	.word	0x08004c2d
 8004c58:	08004c2d 	.word	0x08004c2d
 8004c5c:	08004cb1 	.word	0x08004cb1
 8004c60:	08004c2d 	.word	0x08004c2d
 8004c64:	08004c2d 	.word	0x08004c2d
 8004c68:	08004c2d 	.word	0x08004c2d
 8004c6c:	08004c2d 	.word	0x08004c2d
 8004c70:	08004dbf 	.word	0x08004dbf
 8004c74:	08004ce1 	.word	0x08004ce1
 8004c78:	08004da1 	.word	0x08004da1
 8004c7c:	08004c2d 	.word	0x08004c2d
 8004c80:	08004c2d 	.word	0x08004c2d
 8004c84:	08004de1 	.word	0x08004de1
 8004c88:	08004c2d 	.word	0x08004c2d
 8004c8c:	08004ce1 	.word	0x08004ce1
 8004c90:	08004c2d 	.word	0x08004c2d
 8004c94:	08004c2d 	.word	0x08004c2d
 8004c98:	08004da9 	.word	0x08004da9
 8004c9c:	680b      	ldr	r3, [r1, #0]
 8004c9e:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004ca2:	1d1a      	adds	r2, r3, #4
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	600a      	str	r2, [r1, #0]
 8004ca8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004cac:	2301      	movs	r3, #1
 8004cae:	e0a4      	b.n	8004dfa <_printf_i+0x1f6>
 8004cb0:	6825      	ldr	r5, [r4, #0]
 8004cb2:	6808      	ldr	r0, [r1, #0]
 8004cb4:	062e      	lsls	r6, r5, #24
 8004cb6:	f100 0304 	add.w	r3, r0, #4
 8004cba:	d50a      	bpl.n	8004cd2 <_printf_i+0xce>
 8004cbc:	6805      	ldr	r5, [r0, #0]
 8004cbe:	600b      	str	r3, [r1, #0]
 8004cc0:	2d00      	cmp	r5, #0
 8004cc2:	da03      	bge.n	8004ccc <_printf_i+0xc8>
 8004cc4:	232d      	movs	r3, #45	; 0x2d
 8004cc6:	426d      	negs	r5, r5
 8004cc8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004ccc:	230a      	movs	r3, #10
 8004cce:	485e      	ldr	r0, [pc, #376]	; (8004e48 <_printf_i+0x244>)
 8004cd0:	e019      	b.n	8004d06 <_printf_i+0x102>
 8004cd2:	f015 0f40 	tst.w	r5, #64	; 0x40
 8004cd6:	6805      	ldr	r5, [r0, #0]
 8004cd8:	600b      	str	r3, [r1, #0]
 8004cda:	bf18      	it	ne
 8004cdc:	b22d      	sxthne	r5, r5
 8004cde:	e7ef      	b.n	8004cc0 <_printf_i+0xbc>
 8004ce0:	680b      	ldr	r3, [r1, #0]
 8004ce2:	6825      	ldr	r5, [r4, #0]
 8004ce4:	1d18      	adds	r0, r3, #4
 8004ce6:	6008      	str	r0, [r1, #0]
 8004ce8:	0628      	lsls	r0, r5, #24
 8004cea:	d501      	bpl.n	8004cf0 <_printf_i+0xec>
 8004cec:	681d      	ldr	r5, [r3, #0]
 8004cee:	e002      	b.n	8004cf6 <_printf_i+0xf2>
 8004cf0:	0669      	lsls	r1, r5, #25
 8004cf2:	d5fb      	bpl.n	8004cec <_printf_i+0xe8>
 8004cf4:	881d      	ldrh	r5, [r3, #0]
 8004cf6:	2f6f      	cmp	r7, #111	; 0x6f
 8004cf8:	bf0c      	ite	eq
 8004cfa:	2308      	moveq	r3, #8
 8004cfc:	230a      	movne	r3, #10
 8004cfe:	4852      	ldr	r0, [pc, #328]	; (8004e48 <_printf_i+0x244>)
 8004d00:	2100      	movs	r1, #0
 8004d02:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004d06:	6866      	ldr	r6, [r4, #4]
 8004d08:	2e00      	cmp	r6, #0
 8004d0a:	bfa8      	it	ge
 8004d0c:	6821      	ldrge	r1, [r4, #0]
 8004d0e:	60a6      	str	r6, [r4, #8]
 8004d10:	bfa4      	itt	ge
 8004d12:	f021 0104 	bicge.w	r1, r1, #4
 8004d16:	6021      	strge	r1, [r4, #0]
 8004d18:	b90d      	cbnz	r5, 8004d1e <_printf_i+0x11a>
 8004d1a:	2e00      	cmp	r6, #0
 8004d1c:	d04d      	beq.n	8004dba <_printf_i+0x1b6>
 8004d1e:	4616      	mov	r6, r2
 8004d20:	fbb5 f1f3 	udiv	r1, r5, r3
 8004d24:	fb03 5711 	mls	r7, r3, r1, r5
 8004d28:	5dc7      	ldrb	r7, [r0, r7]
 8004d2a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004d2e:	462f      	mov	r7, r5
 8004d30:	42bb      	cmp	r3, r7
 8004d32:	460d      	mov	r5, r1
 8004d34:	d9f4      	bls.n	8004d20 <_printf_i+0x11c>
 8004d36:	2b08      	cmp	r3, #8
 8004d38:	d10b      	bne.n	8004d52 <_printf_i+0x14e>
 8004d3a:	6823      	ldr	r3, [r4, #0]
 8004d3c:	07df      	lsls	r7, r3, #31
 8004d3e:	d508      	bpl.n	8004d52 <_printf_i+0x14e>
 8004d40:	6923      	ldr	r3, [r4, #16]
 8004d42:	6861      	ldr	r1, [r4, #4]
 8004d44:	4299      	cmp	r1, r3
 8004d46:	bfde      	ittt	le
 8004d48:	2330      	movle	r3, #48	; 0x30
 8004d4a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004d4e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004d52:	1b92      	subs	r2, r2, r6
 8004d54:	6122      	str	r2, [r4, #16]
 8004d56:	464b      	mov	r3, r9
 8004d58:	4621      	mov	r1, r4
 8004d5a:	4640      	mov	r0, r8
 8004d5c:	f8cd a000 	str.w	sl, [sp]
 8004d60:	aa03      	add	r2, sp, #12
 8004d62:	f7ff fedf 	bl	8004b24 <_printf_common>
 8004d66:	3001      	adds	r0, #1
 8004d68:	d14c      	bne.n	8004e04 <_printf_i+0x200>
 8004d6a:	f04f 30ff 	mov.w	r0, #4294967295
 8004d6e:	b004      	add	sp, #16
 8004d70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d74:	4834      	ldr	r0, [pc, #208]	; (8004e48 <_printf_i+0x244>)
 8004d76:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004d7a:	680e      	ldr	r6, [r1, #0]
 8004d7c:	6823      	ldr	r3, [r4, #0]
 8004d7e:	f856 5b04 	ldr.w	r5, [r6], #4
 8004d82:	061f      	lsls	r7, r3, #24
 8004d84:	600e      	str	r6, [r1, #0]
 8004d86:	d514      	bpl.n	8004db2 <_printf_i+0x1ae>
 8004d88:	07d9      	lsls	r1, r3, #31
 8004d8a:	bf44      	itt	mi
 8004d8c:	f043 0320 	orrmi.w	r3, r3, #32
 8004d90:	6023      	strmi	r3, [r4, #0]
 8004d92:	b91d      	cbnz	r5, 8004d9c <_printf_i+0x198>
 8004d94:	6823      	ldr	r3, [r4, #0]
 8004d96:	f023 0320 	bic.w	r3, r3, #32
 8004d9a:	6023      	str	r3, [r4, #0]
 8004d9c:	2310      	movs	r3, #16
 8004d9e:	e7af      	b.n	8004d00 <_printf_i+0xfc>
 8004da0:	6823      	ldr	r3, [r4, #0]
 8004da2:	f043 0320 	orr.w	r3, r3, #32
 8004da6:	6023      	str	r3, [r4, #0]
 8004da8:	2378      	movs	r3, #120	; 0x78
 8004daa:	4828      	ldr	r0, [pc, #160]	; (8004e4c <_printf_i+0x248>)
 8004dac:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004db0:	e7e3      	b.n	8004d7a <_printf_i+0x176>
 8004db2:	065e      	lsls	r6, r3, #25
 8004db4:	bf48      	it	mi
 8004db6:	b2ad      	uxthmi	r5, r5
 8004db8:	e7e6      	b.n	8004d88 <_printf_i+0x184>
 8004dba:	4616      	mov	r6, r2
 8004dbc:	e7bb      	b.n	8004d36 <_printf_i+0x132>
 8004dbe:	680b      	ldr	r3, [r1, #0]
 8004dc0:	6826      	ldr	r6, [r4, #0]
 8004dc2:	1d1d      	adds	r5, r3, #4
 8004dc4:	6960      	ldr	r0, [r4, #20]
 8004dc6:	600d      	str	r5, [r1, #0]
 8004dc8:	0635      	lsls	r5, r6, #24
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	d501      	bpl.n	8004dd2 <_printf_i+0x1ce>
 8004dce:	6018      	str	r0, [r3, #0]
 8004dd0:	e002      	b.n	8004dd8 <_printf_i+0x1d4>
 8004dd2:	0671      	lsls	r1, r6, #25
 8004dd4:	d5fb      	bpl.n	8004dce <_printf_i+0x1ca>
 8004dd6:	8018      	strh	r0, [r3, #0]
 8004dd8:	2300      	movs	r3, #0
 8004dda:	4616      	mov	r6, r2
 8004ddc:	6123      	str	r3, [r4, #16]
 8004dde:	e7ba      	b.n	8004d56 <_printf_i+0x152>
 8004de0:	680b      	ldr	r3, [r1, #0]
 8004de2:	1d1a      	adds	r2, r3, #4
 8004de4:	600a      	str	r2, [r1, #0]
 8004de6:	681e      	ldr	r6, [r3, #0]
 8004de8:	2100      	movs	r1, #0
 8004dea:	4630      	mov	r0, r6
 8004dec:	6862      	ldr	r2, [r4, #4]
 8004dee:	f000 f82f 	bl	8004e50 <memchr>
 8004df2:	b108      	cbz	r0, 8004df8 <_printf_i+0x1f4>
 8004df4:	1b80      	subs	r0, r0, r6
 8004df6:	6060      	str	r0, [r4, #4]
 8004df8:	6863      	ldr	r3, [r4, #4]
 8004dfa:	6123      	str	r3, [r4, #16]
 8004dfc:	2300      	movs	r3, #0
 8004dfe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004e02:	e7a8      	b.n	8004d56 <_printf_i+0x152>
 8004e04:	4632      	mov	r2, r6
 8004e06:	4649      	mov	r1, r9
 8004e08:	4640      	mov	r0, r8
 8004e0a:	6923      	ldr	r3, [r4, #16]
 8004e0c:	47d0      	blx	sl
 8004e0e:	3001      	adds	r0, #1
 8004e10:	d0ab      	beq.n	8004d6a <_printf_i+0x166>
 8004e12:	6823      	ldr	r3, [r4, #0]
 8004e14:	079b      	lsls	r3, r3, #30
 8004e16:	d413      	bmi.n	8004e40 <_printf_i+0x23c>
 8004e18:	68e0      	ldr	r0, [r4, #12]
 8004e1a:	9b03      	ldr	r3, [sp, #12]
 8004e1c:	4298      	cmp	r0, r3
 8004e1e:	bfb8      	it	lt
 8004e20:	4618      	movlt	r0, r3
 8004e22:	e7a4      	b.n	8004d6e <_printf_i+0x16a>
 8004e24:	2301      	movs	r3, #1
 8004e26:	4632      	mov	r2, r6
 8004e28:	4649      	mov	r1, r9
 8004e2a:	4640      	mov	r0, r8
 8004e2c:	47d0      	blx	sl
 8004e2e:	3001      	adds	r0, #1
 8004e30:	d09b      	beq.n	8004d6a <_printf_i+0x166>
 8004e32:	3501      	adds	r5, #1
 8004e34:	68e3      	ldr	r3, [r4, #12]
 8004e36:	9903      	ldr	r1, [sp, #12]
 8004e38:	1a5b      	subs	r3, r3, r1
 8004e3a:	42ab      	cmp	r3, r5
 8004e3c:	dcf2      	bgt.n	8004e24 <_printf_i+0x220>
 8004e3e:	e7eb      	b.n	8004e18 <_printf_i+0x214>
 8004e40:	2500      	movs	r5, #0
 8004e42:	f104 0619 	add.w	r6, r4, #25
 8004e46:	e7f5      	b.n	8004e34 <_printf_i+0x230>
 8004e48:	0800522f 	.word	0x0800522f
 8004e4c:	08005240 	.word	0x08005240

08004e50 <memchr>:
 8004e50:	4603      	mov	r3, r0
 8004e52:	b510      	push	{r4, lr}
 8004e54:	b2c9      	uxtb	r1, r1
 8004e56:	4402      	add	r2, r0
 8004e58:	4293      	cmp	r3, r2
 8004e5a:	4618      	mov	r0, r3
 8004e5c:	d101      	bne.n	8004e62 <memchr+0x12>
 8004e5e:	2000      	movs	r0, #0
 8004e60:	e003      	b.n	8004e6a <memchr+0x1a>
 8004e62:	7804      	ldrb	r4, [r0, #0]
 8004e64:	3301      	adds	r3, #1
 8004e66:	428c      	cmp	r4, r1
 8004e68:	d1f6      	bne.n	8004e58 <memchr+0x8>
 8004e6a:	bd10      	pop	{r4, pc}

08004e6c <memmove>:
 8004e6c:	4288      	cmp	r0, r1
 8004e6e:	b510      	push	{r4, lr}
 8004e70:	eb01 0402 	add.w	r4, r1, r2
 8004e74:	d902      	bls.n	8004e7c <memmove+0x10>
 8004e76:	4284      	cmp	r4, r0
 8004e78:	4623      	mov	r3, r4
 8004e7a:	d807      	bhi.n	8004e8c <memmove+0x20>
 8004e7c:	1e43      	subs	r3, r0, #1
 8004e7e:	42a1      	cmp	r1, r4
 8004e80:	d008      	beq.n	8004e94 <memmove+0x28>
 8004e82:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004e86:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004e8a:	e7f8      	b.n	8004e7e <memmove+0x12>
 8004e8c:	4601      	mov	r1, r0
 8004e8e:	4402      	add	r2, r0
 8004e90:	428a      	cmp	r2, r1
 8004e92:	d100      	bne.n	8004e96 <memmove+0x2a>
 8004e94:	bd10      	pop	{r4, pc}
 8004e96:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004e9a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004e9e:	e7f7      	b.n	8004e90 <memmove+0x24>

08004ea0 <_free_r>:
 8004ea0:	b538      	push	{r3, r4, r5, lr}
 8004ea2:	4605      	mov	r5, r0
 8004ea4:	2900      	cmp	r1, #0
 8004ea6:	d043      	beq.n	8004f30 <_free_r+0x90>
 8004ea8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004eac:	1f0c      	subs	r4, r1, #4
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	bfb8      	it	lt
 8004eb2:	18e4      	addlt	r4, r4, r3
 8004eb4:	f000 f8d0 	bl	8005058 <__malloc_lock>
 8004eb8:	4a1e      	ldr	r2, [pc, #120]	; (8004f34 <_free_r+0x94>)
 8004eba:	6813      	ldr	r3, [r2, #0]
 8004ebc:	4610      	mov	r0, r2
 8004ebe:	b933      	cbnz	r3, 8004ece <_free_r+0x2e>
 8004ec0:	6063      	str	r3, [r4, #4]
 8004ec2:	6014      	str	r4, [r2, #0]
 8004ec4:	4628      	mov	r0, r5
 8004ec6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004eca:	f000 b8cb 	b.w	8005064 <__malloc_unlock>
 8004ece:	42a3      	cmp	r3, r4
 8004ed0:	d90a      	bls.n	8004ee8 <_free_r+0x48>
 8004ed2:	6821      	ldr	r1, [r4, #0]
 8004ed4:	1862      	adds	r2, r4, r1
 8004ed6:	4293      	cmp	r3, r2
 8004ed8:	bf01      	itttt	eq
 8004eda:	681a      	ldreq	r2, [r3, #0]
 8004edc:	685b      	ldreq	r3, [r3, #4]
 8004ede:	1852      	addeq	r2, r2, r1
 8004ee0:	6022      	streq	r2, [r4, #0]
 8004ee2:	6063      	str	r3, [r4, #4]
 8004ee4:	6004      	str	r4, [r0, #0]
 8004ee6:	e7ed      	b.n	8004ec4 <_free_r+0x24>
 8004ee8:	461a      	mov	r2, r3
 8004eea:	685b      	ldr	r3, [r3, #4]
 8004eec:	b10b      	cbz	r3, 8004ef2 <_free_r+0x52>
 8004eee:	42a3      	cmp	r3, r4
 8004ef0:	d9fa      	bls.n	8004ee8 <_free_r+0x48>
 8004ef2:	6811      	ldr	r1, [r2, #0]
 8004ef4:	1850      	adds	r0, r2, r1
 8004ef6:	42a0      	cmp	r0, r4
 8004ef8:	d10b      	bne.n	8004f12 <_free_r+0x72>
 8004efa:	6820      	ldr	r0, [r4, #0]
 8004efc:	4401      	add	r1, r0
 8004efe:	1850      	adds	r0, r2, r1
 8004f00:	4283      	cmp	r3, r0
 8004f02:	6011      	str	r1, [r2, #0]
 8004f04:	d1de      	bne.n	8004ec4 <_free_r+0x24>
 8004f06:	6818      	ldr	r0, [r3, #0]
 8004f08:	685b      	ldr	r3, [r3, #4]
 8004f0a:	4401      	add	r1, r0
 8004f0c:	6011      	str	r1, [r2, #0]
 8004f0e:	6053      	str	r3, [r2, #4]
 8004f10:	e7d8      	b.n	8004ec4 <_free_r+0x24>
 8004f12:	d902      	bls.n	8004f1a <_free_r+0x7a>
 8004f14:	230c      	movs	r3, #12
 8004f16:	602b      	str	r3, [r5, #0]
 8004f18:	e7d4      	b.n	8004ec4 <_free_r+0x24>
 8004f1a:	6820      	ldr	r0, [r4, #0]
 8004f1c:	1821      	adds	r1, r4, r0
 8004f1e:	428b      	cmp	r3, r1
 8004f20:	bf01      	itttt	eq
 8004f22:	6819      	ldreq	r1, [r3, #0]
 8004f24:	685b      	ldreq	r3, [r3, #4]
 8004f26:	1809      	addeq	r1, r1, r0
 8004f28:	6021      	streq	r1, [r4, #0]
 8004f2a:	6063      	str	r3, [r4, #4]
 8004f2c:	6054      	str	r4, [r2, #4]
 8004f2e:	e7c9      	b.n	8004ec4 <_free_r+0x24>
 8004f30:	bd38      	pop	{r3, r4, r5, pc}
 8004f32:	bf00      	nop
 8004f34:	20000108 	.word	0x20000108

08004f38 <_malloc_r>:
 8004f38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f3a:	1ccd      	adds	r5, r1, #3
 8004f3c:	f025 0503 	bic.w	r5, r5, #3
 8004f40:	3508      	adds	r5, #8
 8004f42:	2d0c      	cmp	r5, #12
 8004f44:	bf38      	it	cc
 8004f46:	250c      	movcc	r5, #12
 8004f48:	2d00      	cmp	r5, #0
 8004f4a:	4606      	mov	r6, r0
 8004f4c:	db01      	blt.n	8004f52 <_malloc_r+0x1a>
 8004f4e:	42a9      	cmp	r1, r5
 8004f50:	d903      	bls.n	8004f5a <_malloc_r+0x22>
 8004f52:	230c      	movs	r3, #12
 8004f54:	6033      	str	r3, [r6, #0]
 8004f56:	2000      	movs	r0, #0
 8004f58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004f5a:	f000 f87d 	bl	8005058 <__malloc_lock>
 8004f5e:	4921      	ldr	r1, [pc, #132]	; (8004fe4 <_malloc_r+0xac>)
 8004f60:	680a      	ldr	r2, [r1, #0]
 8004f62:	4614      	mov	r4, r2
 8004f64:	b99c      	cbnz	r4, 8004f8e <_malloc_r+0x56>
 8004f66:	4f20      	ldr	r7, [pc, #128]	; (8004fe8 <_malloc_r+0xb0>)
 8004f68:	683b      	ldr	r3, [r7, #0]
 8004f6a:	b923      	cbnz	r3, 8004f76 <_malloc_r+0x3e>
 8004f6c:	4621      	mov	r1, r4
 8004f6e:	4630      	mov	r0, r6
 8004f70:	f000 f862 	bl	8005038 <_sbrk_r>
 8004f74:	6038      	str	r0, [r7, #0]
 8004f76:	4629      	mov	r1, r5
 8004f78:	4630      	mov	r0, r6
 8004f7a:	f000 f85d 	bl	8005038 <_sbrk_r>
 8004f7e:	1c43      	adds	r3, r0, #1
 8004f80:	d123      	bne.n	8004fca <_malloc_r+0x92>
 8004f82:	230c      	movs	r3, #12
 8004f84:	4630      	mov	r0, r6
 8004f86:	6033      	str	r3, [r6, #0]
 8004f88:	f000 f86c 	bl	8005064 <__malloc_unlock>
 8004f8c:	e7e3      	b.n	8004f56 <_malloc_r+0x1e>
 8004f8e:	6823      	ldr	r3, [r4, #0]
 8004f90:	1b5b      	subs	r3, r3, r5
 8004f92:	d417      	bmi.n	8004fc4 <_malloc_r+0x8c>
 8004f94:	2b0b      	cmp	r3, #11
 8004f96:	d903      	bls.n	8004fa0 <_malloc_r+0x68>
 8004f98:	6023      	str	r3, [r4, #0]
 8004f9a:	441c      	add	r4, r3
 8004f9c:	6025      	str	r5, [r4, #0]
 8004f9e:	e004      	b.n	8004faa <_malloc_r+0x72>
 8004fa0:	6863      	ldr	r3, [r4, #4]
 8004fa2:	42a2      	cmp	r2, r4
 8004fa4:	bf0c      	ite	eq
 8004fa6:	600b      	streq	r3, [r1, #0]
 8004fa8:	6053      	strne	r3, [r2, #4]
 8004faa:	4630      	mov	r0, r6
 8004fac:	f000 f85a 	bl	8005064 <__malloc_unlock>
 8004fb0:	f104 000b 	add.w	r0, r4, #11
 8004fb4:	1d23      	adds	r3, r4, #4
 8004fb6:	f020 0007 	bic.w	r0, r0, #7
 8004fba:	1ac2      	subs	r2, r0, r3
 8004fbc:	d0cc      	beq.n	8004f58 <_malloc_r+0x20>
 8004fbe:	1a1b      	subs	r3, r3, r0
 8004fc0:	50a3      	str	r3, [r4, r2]
 8004fc2:	e7c9      	b.n	8004f58 <_malloc_r+0x20>
 8004fc4:	4622      	mov	r2, r4
 8004fc6:	6864      	ldr	r4, [r4, #4]
 8004fc8:	e7cc      	b.n	8004f64 <_malloc_r+0x2c>
 8004fca:	1cc4      	adds	r4, r0, #3
 8004fcc:	f024 0403 	bic.w	r4, r4, #3
 8004fd0:	42a0      	cmp	r0, r4
 8004fd2:	d0e3      	beq.n	8004f9c <_malloc_r+0x64>
 8004fd4:	1a21      	subs	r1, r4, r0
 8004fd6:	4630      	mov	r0, r6
 8004fd8:	f000 f82e 	bl	8005038 <_sbrk_r>
 8004fdc:	3001      	adds	r0, #1
 8004fde:	d1dd      	bne.n	8004f9c <_malloc_r+0x64>
 8004fe0:	e7cf      	b.n	8004f82 <_malloc_r+0x4a>
 8004fe2:	bf00      	nop
 8004fe4:	20000108 	.word	0x20000108
 8004fe8:	2000010c 	.word	0x2000010c

08004fec <_realloc_r>:
 8004fec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004fee:	4607      	mov	r7, r0
 8004ff0:	4614      	mov	r4, r2
 8004ff2:	460e      	mov	r6, r1
 8004ff4:	b921      	cbnz	r1, 8005000 <_realloc_r+0x14>
 8004ff6:	4611      	mov	r1, r2
 8004ff8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004ffc:	f7ff bf9c 	b.w	8004f38 <_malloc_r>
 8005000:	b922      	cbnz	r2, 800500c <_realloc_r+0x20>
 8005002:	f7ff ff4d 	bl	8004ea0 <_free_r>
 8005006:	4625      	mov	r5, r4
 8005008:	4628      	mov	r0, r5
 800500a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800500c:	f000 f830 	bl	8005070 <_malloc_usable_size_r>
 8005010:	42a0      	cmp	r0, r4
 8005012:	d20f      	bcs.n	8005034 <_realloc_r+0x48>
 8005014:	4621      	mov	r1, r4
 8005016:	4638      	mov	r0, r7
 8005018:	f7ff ff8e 	bl	8004f38 <_malloc_r>
 800501c:	4605      	mov	r5, r0
 800501e:	2800      	cmp	r0, #0
 8005020:	d0f2      	beq.n	8005008 <_realloc_r+0x1c>
 8005022:	4631      	mov	r1, r6
 8005024:	4622      	mov	r2, r4
 8005026:	f7ff fbe3 	bl	80047f0 <memcpy>
 800502a:	4631      	mov	r1, r6
 800502c:	4638      	mov	r0, r7
 800502e:	f7ff ff37 	bl	8004ea0 <_free_r>
 8005032:	e7e9      	b.n	8005008 <_realloc_r+0x1c>
 8005034:	4635      	mov	r5, r6
 8005036:	e7e7      	b.n	8005008 <_realloc_r+0x1c>

08005038 <_sbrk_r>:
 8005038:	b538      	push	{r3, r4, r5, lr}
 800503a:	2300      	movs	r3, #0
 800503c:	4d05      	ldr	r5, [pc, #20]	; (8005054 <_sbrk_r+0x1c>)
 800503e:	4604      	mov	r4, r0
 8005040:	4608      	mov	r0, r1
 8005042:	602b      	str	r3, [r5, #0]
 8005044:	f7fc ff76 	bl	8001f34 <_sbrk>
 8005048:	1c43      	adds	r3, r0, #1
 800504a:	d102      	bne.n	8005052 <_sbrk_r+0x1a>
 800504c:	682b      	ldr	r3, [r5, #0]
 800504e:	b103      	cbz	r3, 8005052 <_sbrk_r+0x1a>
 8005050:	6023      	str	r3, [r4, #0]
 8005052:	bd38      	pop	{r3, r4, r5, pc}
 8005054:	200005bc 	.word	0x200005bc

08005058 <__malloc_lock>:
 8005058:	4801      	ldr	r0, [pc, #4]	; (8005060 <__malloc_lock+0x8>)
 800505a:	f000 b811 	b.w	8005080 <__retarget_lock_acquire_recursive>
 800505e:	bf00      	nop
 8005060:	200005c4 	.word	0x200005c4

08005064 <__malloc_unlock>:
 8005064:	4801      	ldr	r0, [pc, #4]	; (800506c <__malloc_unlock+0x8>)
 8005066:	f000 b80c 	b.w	8005082 <__retarget_lock_release_recursive>
 800506a:	bf00      	nop
 800506c:	200005c4 	.word	0x200005c4

08005070 <_malloc_usable_size_r>:
 8005070:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005074:	1f18      	subs	r0, r3, #4
 8005076:	2b00      	cmp	r3, #0
 8005078:	bfbc      	itt	lt
 800507a:	580b      	ldrlt	r3, [r1, r0]
 800507c:	18c0      	addlt	r0, r0, r3
 800507e:	4770      	bx	lr

08005080 <__retarget_lock_acquire_recursive>:
 8005080:	4770      	bx	lr

08005082 <__retarget_lock_release_recursive>:
 8005082:	4770      	bx	lr

08005084 <_init>:
 8005084:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005086:	bf00      	nop
 8005088:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800508a:	bc08      	pop	{r3}
 800508c:	469e      	mov	lr, r3
 800508e:	4770      	bx	lr

08005090 <_fini>:
 8005090:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005092:	bf00      	nop
 8005094:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005096:	bc08      	pop	{r3}
 8005098:	469e      	mov	lr, r3
 800509a:	4770      	bx	lr
