<def f='linux-5.3.1/drivers/gpu/drm/i915/gt/intel_engine.h' l='93' ll='101'/>
<use f='linux-5.3.1/drivers/gpu/drm/i915/gt/intel_engine.h' l='104' c='hangcheck_action_to_str'/>
<doc f='linux-5.3.1/drivers/gpu/drm/i915/gt/intel_engine.h' l='90'>/* seqno size is actually only a uint32, but since we plan to use MI_FLUSH_DW to
 * do the writes, and that must have qw aligned offsets, simply pretend it&apos;s 8b.
 */</doc>
<use f='linux-5.3.1/drivers/gpu/drm/i915/gt/intel_hangcheck.c' l='32'/>
<use f='linux-5.3.1/drivers/gpu/drm/i915/gt/intel_hangcheck.c' l='85' c='head_stuck'/>
<use f='linux-5.3.1/drivers/gpu/drm/i915/gt/intel_hangcheck.c' l='103' c='engine_stuck'/>
<use f='linux-5.3.1/drivers/gpu/drm/i915/gt/intel_hangcheck.c' l='107' c='engine_stuck'/>
<use f='linux-5.3.1/drivers/gpu/drm/i915/gt/intel_hangcheck.c' l='149' c='hangcheck_get_action'/>
