Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 18:49:45 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type max -max_paths 10 -sort_by group -input_pins -file postlogopt_timing_max.rpt
| Design       : mkPktMerge
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_0/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.103ns (27.625%)  route 0.270ns (72.376%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 1.791 - 1.000 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
                                                                      r  CLK_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.529     0.529 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.529    CLK_IBUF_inst/OUT
                                                                      r  CLK_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.529 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.270     0.799    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.866 r  CLK_IBUF_BUFG_inst/O
                         net (fo=355, unplaced)       0.270     1.136    fo/fifo_3/CLK_IBUF_BUFG
                                                                      r  fo/fifo_3/rp_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     1.239 r  fo/fifo_3/rp_reg[3]/Q
                         net (fo=6, unplaced)         0.270     1.508    fo/fifo_3/ram3/Q[3]
                         RAMB36E2                                     r  fo/fifo_3/ram3/mem_reg_0/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  CLK
                         net (fo=0)                   0.000     1.000    CLK_IBUF_inst/I
                                                                      r  CLK_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     1.219 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.219    CLK_IBUF_inst/OUT
                                                                      r  CLK_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.219 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.476    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.059     1.535 r  CLK_IBUF_BUFG_inst/O
                         net (fo=355, unplaced)       0.256     1.791    fo/fifo_3/ram3/CLK_IBUF_BUFG
                                                                      r  fo/fifo_3/ram3/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.331     2.122    
                         clock uncertainty           -0.035     2.087    
                         RAMB36E2 (Setup_RAMB36E2_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.342     1.745    fo/fifo_3/ram3/mem_reg_0
  -------------------------------------------------------------------
                         required time                          1.745    
                         arrival time                          -1.508    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.103ns (27.625%)  route 0.270ns (72.376%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 1.791 - 1.000 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
                                                                      r  CLK_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.529     0.529 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.529    CLK_IBUF_inst/OUT
                                                                      r  CLK_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.529 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.270     0.799    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.866 r  CLK_IBUF_BUFG_inst/O
                         net (fo=355, unplaced)       0.270     1.136    fo/fifo_3/CLK_IBUF_BUFG
                                                                      r  fo/fifo_3/rp_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     1.239 r  fo/fifo_3/rp_reg[3]/Q
                         net (fo=6, unplaced)         0.270     1.508    fo/fifo_3/ram3/Q[3]
                         RAMB36E2                                     r  fo/fifo_3/ram3/mem_reg_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  CLK
                         net (fo=0)                   0.000     1.000    CLK_IBUF_inst/I
                                                                      r  CLK_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     1.219 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.219    CLK_IBUF_inst/OUT
                                                                      r  CLK_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.219 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.476    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.059     1.535 r  CLK_IBUF_BUFG_inst/O
                         net (fo=355, unplaced)       0.256     1.791    fo/fifo_3/ram3/CLK_IBUF_BUFG
                                                                      r  fo/fifo_3/ram3/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.331     2.122    
                         clock uncertainty           -0.035     2.087    
                         RAMB36E2 (Setup_RAMB36E2_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.342     1.745    fo/fifo_3/ram3/mem_reg_1
  -------------------------------------------------------------------
                         required time                          1.745    
                         arrival time                          -1.508    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_2/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E2 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.103ns (27.625%)  route 0.270ns (72.376%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 1.791 - 1.000 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
                                                                      r  CLK_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.529     0.529 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.529    CLK_IBUF_inst/OUT
                                                                      r  CLK_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.529 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.270     0.799    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.866 r  CLK_IBUF_BUFG_inst/O
                         net (fo=355, unplaced)       0.270     1.136    fo/fifo_3/CLK_IBUF_BUFG
                                                                      r  fo/fifo_3/rp_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     1.239 r  fo/fifo_3/rp_reg[3]/Q
                         net (fo=6, unplaced)         0.270     1.508    fo/fifo_3/ram3/Q[3]
                         RAMB18E2                                     r  fo/fifo_3/ram3/mem_reg_2/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  CLK
                         net (fo=0)                   0.000     1.000    CLK_IBUF_inst/I
                                                                      r  CLK_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     1.219 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.219    CLK_IBUF_inst/OUT
                                                                      r  CLK_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.219 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.476    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.059     1.535 r  CLK_IBUF_BUFG_inst/O
                         net (fo=355, unplaced)       0.256     1.791    fo/fifo_3/ram3/CLK_IBUF_BUFG
                                                                      r  fo/fifo_3/ram3/mem_reg_2/CLKBWRCLK
                         clock pessimism              0.331     2.122    
                         clock uncertainty           -0.035     2.087    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.342     1.745    fo/fifo_3/ram3/mem_reg_2
  -------------------------------------------------------------------
                         required time                          1.745    
                         arrival time                          -1.508    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.103ns (27.625%)  route 0.270ns (72.376%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 1.791 - 1.000 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
                                                                      r  CLK_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.529     0.529 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.529    CLK_IBUF_inst/OUT
                                                                      r  CLK_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.529 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.270     0.799    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.866 r  CLK_IBUF_BUFG_inst/O
                         net (fo=355, unplaced)       0.270     1.136    fo/fifo_3/CLK_IBUF_BUFG
                                                                      r  fo/fifo_3/rp_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     1.239 r  fo/fifo_3/rp_reg[2]/Q
                         net (fo=7, unplaced)         0.270     1.508    fo/fifo_3/ram3/Q[2]
                         RAMB36E2                                     r  fo/fifo_3/ram3/mem_reg_0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  CLK
                         net (fo=0)                   0.000     1.000    CLK_IBUF_inst/I
                                                                      r  CLK_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     1.219 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.219    CLK_IBUF_inst/OUT
                                                                      r  CLK_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.219 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.476    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.059     1.535 r  CLK_IBUF_BUFG_inst/O
                         net (fo=355, unplaced)       0.256     1.791    fo/fifo_3/ram3/CLK_IBUF_BUFG
                                                                      r  fo/fifo_3/ram3/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.331     2.122    
                         clock uncertainty           -0.035     2.087    
                         RAMB36E2 (Setup_RAMB36E2_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.338     1.749    fo/fifo_3/ram3/mem_reg_0
  -------------------------------------------------------------------
                         required time                          1.749    
                         arrival time                          -1.508    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_1/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.103ns (27.625%)  route 0.270ns (72.376%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 1.791 - 1.000 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
                                                                      r  CLK_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.529     0.529 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.529    CLK_IBUF_inst/OUT
                                                                      r  CLK_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.529 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.270     0.799    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.866 r  CLK_IBUF_BUFG_inst/O
                         net (fo=355, unplaced)       0.270     1.136    fo/fifo_3/CLK_IBUF_BUFG
                                                                      r  fo/fifo_3/rp_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     1.239 r  fo/fifo_3/rp_reg[2]/Q
                         net (fo=7, unplaced)         0.270     1.508    fo/fifo_3/ram3/Q[2]
                         RAMB36E2                                     r  fo/fifo_3/ram3/mem_reg_1/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  CLK
                         net (fo=0)                   0.000     1.000    CLK_IBUF_inst/I
                                                                      r  CLK_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     1.219 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.219    CLK_IBUF_inst/OUT
                                                                      r  CLK_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.219 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.476    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.059     1.535 r  CLK_IBUF_BUFG_inst/O
                         net (fo=355, unplaced)       0.256     1.791    fo/fifo_3/ram3/CLK_IBUF_BUFG
                                                                      r  fo/fifo_3/ram3/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.331     2.122    
                         clock uncertainty           -0.035     2.087    
                         RAMB36E2 (Setup_RAMB36E2_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.338     1.749    fo/fifo_3/ram3/mem_reg_1
  -------------------------------------------------------------------
                         required time                          1.749    
                         arrival time                          -1.508    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_2/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.103ns (27.625%)  route 0.270ns (72.376%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 1.791 - 1.000 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
                                                                      r  CLK_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.529     0.529 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.529    CLK_IBUF_inst/OUT
                                                                      r  CLK_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.529 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.270     0.799    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.866 r  CLK_IBUF_BUFG_inst/O
                         net (fo=355, unplaced)       0.270     1.136    fo/fifo_3/CLK_IBUF_BUFG
                                                                      r  fo/fifo_3/rp_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     1.239 r  fo/fifo_3/rp_reg[2]/Q
                         net (fo=7, unplaced)         0.270     1.508    fo/fifo_3/ram3/Q[2]
                         RAMB18E2                                     r  fo/fifo_3/ram3/mem_reg_2/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  CLK
                         net (fo=0)                   0.000     1.000    CLK_IBUF_inst/I
                                                                      r  CLK_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     1.219 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.219    CLK_IBUF_inst/OUT
                                                                      r  CLK_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.219 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.476    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.059     1.535 r  CLK_IBUF_BUFG_inst/O
                         net (fo=355, unplaced)       0.256     1.791    fo/fifo_3/ram3/CLK_IBUF_BUFG
                                                                      r  fo/fifo_3/ram3/mem_reg_2/CLKBWRCLK
                         clock pessimism              0.331     2.122    
                         clock uncertainty           -0.035     2.087    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.336     1.751    fo/fifo_3/ram3/mem_reg_2
  -------------------------------------------------------------------
                         required time                          1.751    
                         arrival time                          -1.508    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.103ns (27.625%)  route 0.270ns (72.376%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 1.791 - 1.000 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
                                                                      r  CLK_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.529     0.529 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.529    CLK_IBUF_inst/OUT
                                                                      r  CLK_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.529 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.270     0.799    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.866 r  CLK_IBUF_BUFG_inst/O
                         net (fo=355, unplaced)       0.270     1.136    fo/fifo_3/CLK_IBUF_BUFG
                                                                      r  fo/fifo_3/rp_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     1.239 r  fo/fifo_3/rp_reg[4]/Q
                         net (fo=5, unplaced)         0.270     1.508    fo/fifo_3/ram3/Q[4]
                         RAMB36E2                                     r  fo/fifo_3/ram3/mem_reg_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  CLK
                         net (fo=0)                   0.000     1.000    CLK_IBUF_inst/I
                                                                      r  CLK_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     1.219 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.219    CLK_IBUF_inst/OUT
                                                                      r  CLK_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.219 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.476    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.059     1.535 r  CLK_IBUF_BUFG_inst/O
                         net (fo=355, unplaced)       0.256     1.791    fo/fifo_3/ram3/CLK_IBUF_BUFG
                                                                      r  fo/fifo_3/ram3/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.331     2.122    
                         clock uncertainty           -0.035     2.087    
                         RAMB36E2 (Setup_RAMB36E2_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.334     1.753    fo/fifo_3/ram3/mem_reg_0
  -------------------------------------------------------------------
                         required time                          1.753    
                         arrival time                          -1.508    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_1/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.103ns (27.625%)  route 0.270ns (72.376%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 1.791 - 1.000 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
                                                                      r  CLK_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.529     0.529 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.529    CLK_IBUF_inst/OUT
                                                                      r  CLK_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.529 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.270     0.799    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.866 r  CLK_IBUF_BUFG_inst/O
                         net (fo=355, unplaced)       0.270     1.136    fo/fifo_3/CLK_IBUF_BUFG
                                                                      r  fo/fifo_3/rp_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     1.239 r  fo/fifo_3/rp_reg[4]/Q
                         net (fo=5, unplaced)         0.270     1.508    fo/fifo_3/ram3/Q[4]
                         RAMB36E2                                     r  fo/fifo_3/ram3/mem_reg_1/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  CLK
                         net (fo=0)                   0.000     1.000    CLK_IBUF_inst/I
                                                                      r  CLK_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     1.219 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.219    CLK_IBUF_inst/OUT
                                                                      r  CLK_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.219 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.476    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.059     1.535 r  CLK_IBUF_BUFG_inst/O
                         net (fo=355, unplaced)       0.256     1.791    fo/fifo_3/ram3/CLK_IBUF_BUFG
                                                                      r  fo/fifo_3/ram3/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.331     2.122    
                         clock uncertainty           -0.035     2.087    
                         RAMB36E2 (Setup_RAMB36E2_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.334     1.753    fo/fifo_3/ram3/mem_reg_1
  -------------------------------------------------------------------
                         required time                          1.753    
                         arrival time                          -1.508    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_2/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E2 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.103ns (27.625%)  route 0.270ns (72.376%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 1.791 - 1.000 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
                                                                      r  CLK_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.529     0.529 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.529    CLK_IBUF_inst/OUT
                                                                      r  CLK_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.529 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.270     0.799    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.866 r  CLK_IBUF_BUFG_inst/O
                         net (fo=355, unplaced)       0.270     1.136    fo/fifo_3/CLK_IBUF_BUFG
                                                                      r  fo/fifo_3/rp_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     1.239 r  fo/fifo_3/rp_reg[4]/Q
                         net (fo=5, unplaced)         0.270     1.508    fo/fifo_3/ram3/Q[4]
                         RAMB18E2                                     r  fo/fifo_3/ram3/mem_reg_2/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  CLK
                         net (fo=0)                   0.000     1.000    CLK_IBUF_inst/I
                                                                      r  CLK_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     1.219 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.219    CLK_IBUF_inst/OUT
                                                                      r  CLK_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.219 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.476    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.059     1.535 r  CLK_IBUF_BUFG_inst/O
                         net (fo=355, unplaced)       0.256     1.791    fo/fifo_3/ram3/CLK_IBUF_BUFG
                                                                      r  fo/fifo_3/ram3/mem_reg_2/CLKBWRCLK
                         clock pessimism              0.331     2.122    
                         clock uncertainty           -0.035     2.087    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.334     1.753    fo/fifo_3/ram3/mem_reg_2
  -------------------------------------------------------------------
                         required time                          1.753    
                         arrival time                          -1.508    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_0/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.103ns (27.625%)  route 0.270ns (72.376%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 1.791 - 1.000 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
                                                                      r  CLK_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.529     0.529 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.529    CLK_IBUF_inst/OUT
                                                                      r  CLK_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.529 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.270     0.799    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.866 r  CLK_IBUF_BUFG_inst/O
                         net (fo=355, unplaced)       0.270     1.136    fo/fifo_3/CLK_IBUF_BUFG
                                                                      r  fo/fifo_3/rp_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     1.239 r  fo/fifo_3/rp_reg[0]/Q
                         net (fo=9, unplaced)         0.270     1.508    fo/fifo_3/ram3/Q[0]
                         RAMB36E2                                     r  fo/fifo_3/ram3/mem_reg_0/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  CLK
                         net (fo=0)                   0.000     1.000    CLK_IBUF_inst/I
                                                                      r  CLK_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     1.219 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.219    CLK_IBUF_inst/OUT
                                                                      r  CLK_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.219 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.476    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.059     1.535 r  CLK_IBUF_BUFG_inst/O
                         net (fo=355, unplaced)       0.256     1.791    fo/fifo_3/ram3/CLK_IBUF_BUFG
                                                                      r  fo/fifo_3/ram3/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.331     2.122    
                         clock uncertainty           -0.035     2.087    
                         RAMB36E2 (Setup_RAMB36E2_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.329     1.758    fo/fifo_3/ram3/mem_reg_0
  -------------------------------------------------------------------
                         required time                          1.758    
                         arrival time                          -1.508    
  -------------------------------------------------------------------
                         slack                                  0.249    




