[14:26:31] VERBOSE  Running 'OpenROAD.CTS'…                                                            step.py:1088

[14:26:31] VERBOSE  Logging subprocess to openlane_run/9-openroad-cts/openroad-cts.log…                step.py:1268

Reading timing models for corner nom_tt_025C_1v80…                                                                 

Reading timing library for the 'nom_tt_025C_1v80' corner at                                                        
'/root/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…                            

Reading timing models for corner nom_ff_n40C_1v95…                                                                 

Reading timing library for the 'nom_ff_n40C_1v95' corner at                                                        
'/root/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib'…                            

Reading timing models for corner nom_ss_100C_1v60…                                                                 

Reading timing library for the 'nom_ss_100C_1v60' corner at                                                        
'/root/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib'…                            

Reading OpenROAD database at '/content/openlane_run/8-openroad-detailedplacement/hac_deskew_dut.odb'…              

Reading design constraints file at '/content/openlane_ipynb/openlane/scripts/base.sdc'…                            

[INFO] Using clock clk…                                                                                            

[INFO] Setting output delay to: 2                                                                                  

[INFO] Setting input delay to: 2                                                                                   

[INFO] Setting load to: 0.033442                                                                                   

[INFO] Setting clock uncertainty to: 0.25                                                                          

[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375                      

[INFO] Setting timing derate to: 5%                                                                                

[INFO] Setting RC values…                                                                                          

[INFO] Configuring cts characterization…                                                                           

[INFO] Performing clock tree synthesis…                                                                            

[INFO] Looking for the following net(s): clk                                                                       

[INFO] Running Clock Tree Synthesis…                                                                               

[INFO CTS-0050] Root buffer is sky130_fd_sc_hd__clkbuf_16.                                                         

[INFO CTS-0051] Sink buffer is sky130_fd_sc_hd__clkbuf_8.                                                          

[INFO CTS-0052] The following clock buffers will be used for CTS:                                                  

sky130_fd_sc_hd__clkbuf_2                                                                                          

sky130_fd_sc_hd__clkbuf_4                                                                                          

sky130_fd_sc_hd__clkbuf_8                                                                                          

[INFO CTS-0049] Characterization buffer is sky130_fd_sc_hd__clkbuf_8.                                              

[INFO CTS-0007] Net "clk" found for clock "clk".                                                                   

[INFO CTS-0010]  Clock net "clk" has 101 sinks.                                                                    

[INFO CTS-0008] TritonCTS found 1 clock nets.                                                                      

[INFO CTS-0097] Characterization used 3 buffer(s) types.                                                           

[INFO CTS-0200] 0 placement blockages have been identified.                                                        

[INFO CTS-0201] 0 placed hard macros will be treated like blockages.                                               

[INFO CTS-0027] Generating H-Tree topology for net clk.                                                            

[INFO CTS-0028]  Total number of sinks: 101.                                                                       

[INFO CTS-0029]  Sinks will be clustered in groups of up to 25 and with maximum cluster diameter of 50.0 um.       

[INFO CTS-0030]  Number of static layers: 0.                                                                       

[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).                                                            

[INFO CTS-0023]  Original sink region: [(105145, 63860), (419715, 537140)].                                        

[INFO CTS-0024]  Normalized sink region: [(7.73125, 4.69559), (30.8614, 39.4956)].                                 

[INFO CTS-0025]     Width:  23.1301.                                                                               

[INFO CTS-0026]     Height: 34.8000.                                                                               

Level 1                                                                                                            

Direction: Vertical                                                                                                

Sinks per sub-region: 51                                                                                           

Sub-region size: 23.1301 X 17.4000                                                                                 

[INFO CTS-0034]     Segment length (rounded): 8.                                                                   

Level 2                                                                                                            

Direction: Horizontal                                                                                              

Sinks per sub-region: 26                                                                                           

Sub-region size: 11.5651 X 17.4000                                                                                 

[INFO CTS-0034]     Segment length (rounded): 6.                                                                   

Level 3                                                                                                            

Direction: Vertical                                                                                                

Sinks per sub-region: 13                                                                                           

Sub-region size: 11.5651 X 8.7000                                                                                  

[INFO CTS-0034]     Segment length (rounded): 4.                                                                   

[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.                                                  

[INFO CTS-0035]  Number of sinks covered: 101.                                                                     

[INFO CTS-0018]     Created 9 clock buffers.                                                                       

[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.                                                

[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.                                                

[INFO CTS-0015]     Created 9 clock nets.                                                                          

[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1, 11:1, 12:2, 13:1, 15:1, 22:1..           

[INFO CTS-0017]     Max level of the clock tree: 3.                                                                

[INFO CTS-0098] Clock net "clk"                                                                                    

[INFO CTS-0099]  Sinks 108                                                                                         

[INFO CTS-0100]  Leaf buffers 0                                                                                    

[INFO CTS-0101]  Average sink wire length 778.97 um                                                                

[INFO CTS-0102]  Path depth 2 - 2                                                                                  

[INFO CTS-0207]  Leaf load cells 7                                                                                 

[INFO] Repairing long wires on clock nets…                                                                         

[INFO RSZ-0058] Using max wire length 6335um.                                                                      

Setting global connections for newly added cells…                                                                  

[INFO] Setting global connections...                                                                               

Writing OpenROAD database to '/content/openlane_run/9-openroad-cts/hac_deskew_dut.odb'…                            

Writing netlist to '/content/openlane_run/9-openroad-cts/hac_deskew_dut.nl.v'…                                     

Writing powered netlist to '/content/openlane_run/9-openroad-cts/hac_deskew_dut.pnl.v'…                            

Writing layout to '/content/openlane_run/9-openroad-cts/hac_deskew_dut.def'…                                       

Writing timing constraints to '/content/openlane_run/9-openroad-cts/hac_deskew_dut.sdc'…                           

[INFO] Legalizing…                                                                                                 

Placement Analysis                                                                                                 

---------------------------------                                                                                  

total displacement         38.8 u                                                                                  

average displacement        0.0 u                                                                                  

max displacement            6.1 u                                                                                  

original HPWL           56609.5 u                                                                                  

legalized HPWL          57354.5 u                                                                                  

delta HPWL                    1 %                                                                                  

                                                                                                                   

[INFO DPL-0020] Mirrored 359 instances                                                                             

[INFO DPL-0021] HPWL before           57354.5 u                                                                    

[INFO DPL-0022] HPWL after            56578.4 u                                                                    

[INFO DPL-0023] HPWL delta               -1.4 %                                                                    

Setting global connections for newly added cells…                                                                  

[INFO] Setting global connections...                                                                               

Writing OpenROAD database to '/content/openlane_run/9-openroad-cts/hac_deskew_dut.odb'…                            

Writing netlist to '/content/openlane_run/9-openroad-cts/hac_deskew_dut.nl.v'…                                     

Writing powered netlist to '/content/openlane_run/9-openroad-cts/hac_deskew_dut.pnl.v'…                            

Writing layout to '/content/openlane_run/9-openroad-cts/hac_deskew_dut.def'…                                       

Writing timing constraints to '/content/openlane_run/9-openroad-cts/hac_deskew_dut.sdc'…                           

Format 	Path
nl 	openlane_run/9-openroad-cts/hac_deskew_dut.nl.v
pnl 	openlane_run/9-openroad-cts/hac_deskew_dut.pnl.v
def 	openlane_run/9-openroad-cts/hac_deskew_dut.def
odb 	openlane_run/9-openroad-cts/hac_deskew_dut.odb
sdc 	openlane_run/9-openroad-cts/hac_deskew_dut.sdc