// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module compute_layer_0_0 (
        ap_clk,
        ap_rst,
        data_0_V_read,
        data_1_V_read,
        data_2_V_read,
        data_3_V_read,
        data_4_V_read,
        data_5_V_read,
        data_6_V_read,
        data_7_V_read,
        data_8_V_read,
        data_9_V_read,
        data_10_V_read,
        data_11_V_read,
        data_12_V_read,
        data_13_V_read,
        data_14_V_read,
        data_15_V_read,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] data_0_V_read;
input  [17:0] data_1_V_read;
input  [17:0] data_2_V_read;
input  [17:0] data_3_V_read;
input  [17:0] data_4_V_read;
input  [17:0] data_5_V_read;
input  [17:0] data_6_V_read;
input  [17:0] data_7_V_read;
input  [17:0] data_8_V_read;
input  [17:0] data_9_V_read;
input  [17:0] data_10_V_read;
input  [17:0] data_11_V_read;
input  [17:0] data_12_V_read;
input  [17:0] data_13_V_read;
input  [17:0] data_14_V_read;
input  [17:0] data_15_V_read;
output  [17:0] ap_return;
input   ap_ce;

reg[17:0] ap_return;

reg   [17:0] data_5_V_read_7_reg_1638;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_pp0_stage0_11001;
reg   [17:0] data_5_V_read_7_reg_1638_pp0_iter1_reg;
reg   [17:0] tmp_30_reg_1719;
reg   [17:0] tmp_30_1_reg_1724;
reg   [15:0] tmp_164_reg_1729;
reg   [17:0] tmp_30_3_reg_1734;
reg   [17:0] tmp_30_4_reg_1739;
reg   [17:0] tmp_30_6_reg_1744;
reg   [17:0] tmp_30_7_reg_1749;
reg   [17:0] tmp_30_8_reg_1754;
reg   [17:0] tmp_30_9_reg_1759;
reg   [16:0] tmp_167_reg_1764;
reg   [17:0] tmp_30_s_reg_1769;
reg   [17:0] tmp_30_2_reg_1774;
reg   [17:0] tmp_30_10_reg_1779;
reg   [16:0] tmp_170_reg_1784;
reg   [17:0] tmp_30_11_reg_1789;
wire   [17:0] tmp3_fu_1569_p2;
reg   [17:0] tmp3_reg_1794;
wire   [17:0] tmp7_fu_1575_p2;
reg   [17:0] tmp7_reg_1799;
wire   [17:0] tmp8_fu_1580_p2;
reg   [17:0] tmp8_reg_1804;
wire   [17:0] tmp10_fu_1593_p2;
reg   [17:0] tmp10_reg_1809;
reg   [17:0] tmp10_reg_1809_pp0_iter3_reg;
wire   [17:0] tmp13_fu_1614_p2;
reg   [17:0] tmp13_reg_1814;
reg   [17:0] tmp13_reg_1814_pp0_iter3_reg;
wire   [17:0] tmp2_fu_1624_p2;
reg   [17:0] tmp2_reg_1819;
wire  signed [13:0] grp_fu_210_p1;
wire    ap_block_pp0_stage0;
wire   [13:0] grp_fu_211_p1;
wire  signed [11:0] grp_fu_213_p1;
wire  signed [13:0] grp_fu_214_p1;
wire   [14:0] grp_fu_215_p1;
wire   [13:0] grp_fu_216_p1;
wire  signed [13:0] grp_fu_217_p1;
wire  signed [11:0] grp_fu_218_p1;
wire  signed [9:0] grp_fu_219_p1;
wire   [13:0] grp_fu_220_p1;
wire  signed [10:0] grp_fu_221_p1;
wire  signed [14:0] grp_fu_222_p1;
wire  signed [10:0] grp_fu_223_p1;
wire  signed [14:0] grp_fu_224_p1;
wire  signed [15:0] grp_fu_225_p1;
wire   [29:0] grp_fu_222_p2;
wire   [29:0] grp_fu_216_p2;
wire   [27:0] grp_fu_219_p2;
wire   [29:0] grp_fu_213_p2;
wire   [29:0] grp_fu_215_p2;
wire   [29:0] grp_fu_217_p2;
wire   [29:0] grp_fu_214_p2;
wire   [29:0] grp_fu_220_p2;
wire   [29:0] grp_fu_211_p2;
wire   [28:0] grp_fu_221_p2;
wire   [29:0] grp_fu_218_p2;
wire   [29:0] grp_fu_210_p2;
wire   [29:0] grp_fu_225_p2;
wire   [28:0] grp_fu_223_p2;
wire   [29:0] grp_fu_224_p2;
wire   [18:0] p_shl1_fu_1527_p3;
wire   [29:0] p_shl_fu_1520_p3;
wire  signed [29:0] p_shl1_cast_fu_1534_p1;
wire   [29:0] p_Val2_s_58_fu_1538_p2;
wire  signed [17:0] tmp_165_fu_1517_p1;
wire   [17:0] tmp4_fu_1560_p2;
wire   [17:0] tmp5_fu_1564_p2;
wire   [17:0] tmp_30_5_fu_1544_p4;
wire  signed [17:0] tmp_168_fu_1554_p1;
wire   [17:0] tmp11_fu_1584_p2;
wire   [17:0] tmp12_fu_1588_p2;
wire  signed [17:0] tmp_171_fu_1557_p1;
wire   [17:0] tmp16_fu_1603_p2;
wire   [17:0] tmp14_fu_1599_p2;
wire   [17:0] tmp15_fu_1608_p2;
wire   [17:0] tmp6_fu_1620_p2;
wire   [17:0] tmp9_fu_1629_p2;
reg    grp_fu_210_ce;
reg    grp_fu_211_ce;
reg    grp_fu_213_ce;
reg    grp_fu_214_ce;
reg    grp_fu_215_ce;
reg    grp_fu_216_ce;
reg    grp_fu_217_ce;
reg    grp_fu_218_ce;
reg    grp_fu_219_ce;
reg    grp_fu_220_ce;
reg    grp_fu_221_ce;
reg    grp_fu_222_ce;
reg    grp_fu_223_ce;
reg    grp_fu_224_ce;
reg    grp_fu_225_ce;
wire   [17:0] res_V_write_assign_fu_1633_p2;
reg    ap_ce_reg;
reg  signed [17:0] data_0_V_read_int_reg;
reg  signed [17:0] data_1_V_read_int_reg;
reg  signed [17:0] data_2_V_read_int_reg;
reg  signed [17:0] data_3_V_read_int_reg;
reg  signed [17:0] data_4_V_read_int_reg;
reg   [17:0] data_5_V_read_int_reg;
reg  signed [17:0] data_6_V_read_int_reg;
reg  signed [17:0] data_7_V_read_int_reg;
reg  signed [17:0] data_8_V_read_int_reg;
reg  signed [17:0] data_9_V_read_int_reg;
reg  signed [17:0] data_10_V_read_int_reg;
reg  signed [17:0] data_11_V_read_int_reg;
reg  signed [17:0] data_12_V_read_int_reg;
reg  signed [17:0] data_13_V_read_int_reg;
reg  signed [17:0] data_14_V_read_int_reg;
reg  signed [17:0] data_15_V_read_int_reg;
reg   [17:0] ap_return_int_reg;

myproject_mul_18sFfa #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
myproject_mul_18sFfa_U3261(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_12_V_read_int_reg),
    .din1(grp_fu_210_p1),
    .ce(grp_fu_210_ce),
    .dout(grp_fu_210_p2)
);

myproject_mul_18sCeG #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
myproject_mul_18sCeG_U3262(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_9_V_read_int_reg),
    .din1(grp_fu_211_p1),
    .ce(grp_fu_211_ce),
    .dout(grp_fu_211_p2)
);

myproject_mul_18sKfY #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 30 ))
myproject_mul_18sKfY_U3263(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_3_V_read_int_reg),
    .din1(grp_fu_213_p1),
    .ce(grp_fu_213_ce),
    .dout(grp_fu_213_p2)
);

myproject_mul_18sFfa #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
myproject_mul_18sFfa_U3264(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_7_V_read_int_reg),
    .din1(grp_fu_214_p1),
    .ce(grp_fu_214_ce),
    .dout(grp_fu_214_p2)
);

myproject_mul_18sHfu #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
myproject_mul_18sHfu_U3265(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_4_V_read_int_reg),
    .din1(grp_fu_215_p1),
    .ce(grp_fu_215_ce),
    .dout(grp_fu_215_p2)
);

myproject_mul_18sCeG #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
myproject_mul_18sCeG_U3266(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_1_V_read_int_reg),
    .din1(grp_fu_216_p1),
    .ce(grp_fu_216_ce),
    .dout(grp_fu_216_p2)
);

myproject_mul_18sFfa #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
myproject_mul_18sFfa_U3267(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_6_V_read_int_reg),
    .din1(grp_fu_217_p1),
    .ce(grp_fu_217_ce),
    .dout(grp_fu_217_p2)
);

myproject_mul_18sKfY #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 30 ))
myproject_mul_18sKfY_U3268(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_11_V_read_int_reg),
    .din1(grp_fu_218_p1),
    .ce(grp_fu_218_ce),
    .dout(grp_fu_218_p2)
);

myproject_mul_18sGfk #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 28 ))
myproject_mul_18sGfk_U3269(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_2_V_read_int_reg),
    .din1(grp_fu_219_p1),
    .ce(grp_fu_219_ce),
    .dout(grp_fu_219_p2)
);

myproject_mul_18sCeG #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
myproject_mul_18sCeG_U3270(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_8_V_read_int_reg),
    .din1(grp_fu_220_p1),
    .ce(grp_fu_220_ce),
    .dout(grp_fu_220_p2)
);

myproject_mul_18sRg6 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 29 ))
myproject_mul_18sRg6_U3271(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_10_V_read_int_reg),
    .din1(grp_fu_221_p1),
    .ce(grp_fu_221_ce),
    .dout(grp_fu_221_p2)
);

myproject_mul_18sMgi #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
myproject_mul_18sMgi_U3272(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_0_V_read_int_reg),
    .din1(grp_fu_222_p1),
    .ce(grp_fu_222_ce),
    .dout(grp_fu_222_p2)
);

myproject_mul_18sRg6 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 29 ))
myproject_mul_18sRg6_U3273(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_14_V_read_int_reg),
    .din1(grp_fu_223_p1),
    .ce(grp_fu_223_ce),
    .dout(grp_fu_223_p2)
);

myproject_mul_18sMgi #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
myproject_mul_18sMgi_U3274(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_15_V_read_int_reg),
    .din1(grp_fu_224_p1),
    .ce(grp_fu_224_ce),
    .dout(grp_fu_224_p2)
);

myproject_mul_18sUhA #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 30 ))
myproject_mul_18sUhA_U3275(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_13_V_read_int_reg),
    .din1(grp_fu_225_p1),
    .ce(grp_fu_225_ce),
    .dout(grp_fu_225_p2)
);

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_int_reg <= res_V_write_assign_fu_1633_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        data_0_V_read_int_reg <= data_0_V_read;
        data_10_V_read_int_reg <= data_10_V_read;
        data_11_V_read_int_reg <= data_11_V_read;
        data_12_V_read_int_reg <= data_12_V_read;
        data_13_V_read_int_reg <= data_13_V_read;
        data_14_V_read_int_reg <= data_14_V_read;
        data_15_V_read_int_reg <= data_15_V_read;
        data_1_V_read_int_reg <= data_1_V_read;
        data_2_V_read_int_reg <= data_2_V_read;
        data_3_V_read_int_reg <= data_3_V_read;
        data_4_V_read_int_reg <= data_4_V_read;
        data_5_V_read_int_reg <= data_5_V_read;
        data_6_V_read_int_reg <= data_6_V_read;
        data_7_V_read_int_reg <= data_7_V_read;
        data_8_V_read_int_reg <= data_8_V_read;
        data_9_V_read_int_reg <= data_9_V_read;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        data_5_V_read_7_reg_1638 <= data_5_V_read_int_reg;
        data_5_V_read_7_reg_1638_pp0_iter1_reg <= data_5_V_read_7_reg_1638;
        tmp10_reg_1809 <= tmp10_fu_1593_p2;
        tmp10_reg_1809_pp0_iter3_reg <= tmp10_reg_1809;
        tmp13_reg_1814 <= tmp13_fu_1614_p2;
        tmp13_reg_1814_pp0_iter3_reg <= tmp13_reg_1814;
        tmp2_reg_1819 <= tmp2_fu_1624_p2;
        tmp3_reg_1794 <= tmp3_fu_1569_p2;
        tmp7_reg_1799 <= tmp7_fu_1575_p2;
        tmp8_reg_1804 <= tmp8_fu_1580_p2;
        tmp_164_reg_1729 <= {{grp_fu_219_p2[27:12]}};
        tmp_167_reg_1764 <= {{grp_fu_221_p2[28:12]}};
        tmp_170_reg_1784 <= {{grp_fu_223_p2[28:12]}};
        tmp_30_10_reg_1779 <= {{grp_fu_225_p2[29:12]}};
        tmp_30_11_reg_1789 <= {{grp_fu_224_p2[29:12]}};
        tmp_30_1_reg_1724 <= {{grp_fu_216_p2[29:12]}};
        tmp_30_2_reg_1774 <= {{grp_fu_210_p2[29:12]}};
        tmp_30_3_reg_1734 <= {{grp_fu_213_p2[29:12]}};
        tmp_30_4_reg_1739 <= {{grp_fu_215_p2[29:12]}};
        tmp_30_6_reg_1744 <= {{grp_fu_217_p2[29:12]}};
        tmp_30_7_reg_1749 <= {{grp_fu_214_p2[29:12]}};
        tmp_30_8_reg_1754 <= {{grp_fu_220_p2[29:12]}};
        tmp_30_9_reg_1759 <= {{grp_fu_211_p2[29:12]}};
        tmp_30_reg_1719 <= {{grp_fu_222_p2[29:12]}};
        tmp_30_s_reg_1769 <= {{grp_fu_218_p2[29:12]}};
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return = ap_return_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return = res_V_write_assign_fu_1633_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_210_ce = 1'b1;
    end else begin
        grp_fu_210_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_211_ce = 1'b1;
    end else begin
        grp_fu_211_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_213_ce = 1'b1;
    end else begin
        grp_fu_213_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_214_ce = 1'b1;
    end else begin
        grp_fu_214_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_215_ce = 1'b1;
    end else begin
        grp_fu_215_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_216_ce = 1'b1;
    end else begin
        grp_fu_216_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_217_ce = 1'b1;
    end else begin
        grp_fu_217_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_218_ce = 1'b1;
    end else begin
        grp_fu_218_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_219_ce = 1'b1;
    end else begin
        grp_fu_219_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_220_ce = 1'b1;
    end else begin
        grp_fu_220_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_221_ce = 1'b1;
    end else begin
        grp_fu_221_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_222_ce = 1'b1;
    end else begin
        grp_fu_222_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_223_ce = 1'b1;
    end else begin
        grp_fu_223_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_224_ce = 1'b1;
    end else begin
        grp_fu_224_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_225_ce = 1'b1;
    end else begin
        grp_fu_225_ce = 1'b0;
    end
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign grp_fu_210_p1 = 30'd1073737657;

assign grp_fu_211_p1 = 30'd4472;

assign grp_fu_213_p1 = 30'd1073739878;

assign grp_fu_214_p1 = 30'd1073734936;

assign grp_fu_215_p1 = 30'd12146;

assign grp_fu_216_p1 = 30'd5268;

assign grp_fu_217_p1 = 30'd1073736850;

assign grp_fu_218_p1 = 30'd1073739948;

assign grp_fu_219_p1 = 28'd268435137;

assign grp_fu_220_p1 = 30'd6162;

assign grp_fu_221_p1 = 29'd536870142;

assign grp_fu_222_p1 = 30'd1073730218;

assign grp_fu_223_p1 = 29'd536870229;

assign grp_fu_224_p1 = 30'd1073728156;

assign grp_fu_225_p1 = 30'd1073722360;

assign p_Val2_s_58_fu_1538_p2 = ($signed(p_shl_fu_1520_p3) - $signed(p_shl1_cast_fu_1534_p1));

assign p_shl1_cast_fu_1534_p1 = $signed(p_shl1_fu_1527_p3);

assign p_shl1_fu_1527_p3 = {{data_5_V_read_7_reg_1638_pp0_iter1_reg}, {1'd0}};

assign p_shl_fu_1520_p3 = {{data_5_V_read_7_reg_1638_pp0_iter1_reg}, {12'd0}};

assign res_V_write_assign_fu_1633_p2 = (tmp2_reg_1819 + tmp9_fu_1629_p2);

assign tmp10_fu_1593_p2 = (tmp11_fu_1584_p2 + tmp12_fu_1588_p2);

assign tmp11_fu_1584_p2 = (tmp_30_9_reg_1759 + tmp_30_8_reg_1754);

assign tmp12_fu_1588_p2 = ($signed(tmp_30_s_reg_1769) + $signed(tmp_168_fu_1554_p1));

assign tmp13_fu_1614_p2 = (tmp14_fu_1599_p2 + tmp15_fu_1608_p2);

assign tmp14_fu_1599_p2 = (tmp_30_10_reg_1779 + tmp_30_2_reg_1774);

assign tmp15_fu_1608_p2 = ($signed(tmp_171_fu_1557_p1) + $signed(tmp16_fu_1603_p2));

assign tmp16_fu_1603_p2 = ($signed(tmp_30_11_reg_1789) + $signed(18'd257039));

assign tmp2_fu_1624_p2 = (tmp3_reg_1794 + tmp6_fu_1620_p2);

assign tmp3_fu_1569_p2 = (tmp4_fu_1560_p2 + tmp5_fu_1564_p2);

assign tmp4_fu_1560_p2 = (tmp_30_1_reg_1724 + tmp_30_reg_1719);

assign tmp5_fu_1564_p2 = ($signed(tmp_30_3_reg_1734) + $signed(tmp_165_fu_1517_p1));

assign tmp6_fu_1620_p2 = (tmp7_reg_1799 + tmp8_reg_1804);

assign tmp7_fu_1575_p2 = (tmp_30_5_fu_1544_p4 + tmp_30_4_reg_1739);

assign tmp8_fu_1580_p2 = (tmp_30_7_reg_1749 + tmp_30_6_reg_1744);

assign tmp9_fu_1629_p2 = (tmp10_reg_1809_pp0_iter3_reg + tmp13_reg_1814_pp0_iter3_reg);

assign tmp_165_fu_1517_p1 = $signed(tmp_164_reg_1729);

assign tmp_168_fu_1554_p1 = $signed(tmp_167_reg_1764);

assign tmp_171_fu_1557_p1 = $signed(tmp_170_reg_1784);

assign tmp_30_5_fu_1544_p4 = {{p_Val2_s_58_fu_1538_p2[29:12]}};

endmodule //compute_layer_0_0
