<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4814" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4814{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4814{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4814{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4814{left:189px;bottom:943px;letter-spacing:-0.15px;}
#t5_4814{left:526px;bottom:943px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t6_4814{left:526px;bottom:926px;letter-spacing:-0.12px;}
#t7_4814{left:526px;bottom:909px;letter-spacing:-0.11px;}
#t8_4814{left:526px;bottom:892px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t9_4814{left:526px;bottom:875px;letter-spacing:-0.11px;word-spacing:-0.51px;}
#ta_4814{left:526px;bottom:859px;letter-spacing:-0.11px;}
#tb_4814{left:526px;bottom:842px;letter-spacing:-0.14px;}
#tc_4814{left:189px;bottom:817px;letter-spacing:-0.14px;}
#td_4814{left:526px;bottom:817px;letter-spacing:-0.14px;}
#te_4814{left:81px;bottom:793px;letter-spacing:-0.18px;}
#tf_4814{left:138px;bottom:793px;letter-spacing:-0.17px;}
#tg_4814{left:188px;bottom:793px;letter-spacing:-0.16px;}
#th_4814{left:433px;bottom:793px;letter-spacing:-0.13px;}
#ti_4814{left:526px;bottom:793px;letter-spacing:-0.12px;}
#tj_4814{left:189px;bottom:768px;letter-spacing:-0.14px;}
#tk_4814{left:526px;bottom:768px;letter-spacing:-0.11px;}
#tl_4814{left:526px;bottom:752px;letter-spacing:-0.1px;}
#tm_4814{left:81px;bottom:727px;letter-spacing:-0.16px;}
#tn_4814{left:138px;bottom:727px;letter-spacing:-0.17px;}
#to_4814{left:188px;bottom:727px;letter-spacing:-0.14px;}
#tp_4814{left:433px;bottom:727px;letter-spacing:-0.14px;}
#tq_4814{left:526px;bottom:727px;letter-spacing:-0.11px;}
#tr_4814{left:526px;bottom:710px;letter-spacing:-0.13px;}
#ts_4814{left:526px;bottom:689px;letter-spacing:-0.12px;}
#tt_4814{left:189px;bottom:664px;}
#tu_4814{left:526px;bottom:664px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tv_4814{left:526px;bottom:643px;letter-spacing:-0.12px;}
#tw_4814{left:526px;bottom:626px;letter-spacing:-0.12px;word-spacing:-0.26px;}
#tx_4814{left:189px;bottom:602px;}
#ty_4814{left:526px;bottom:602px;letter-spacing:-0.12px;}
#tz_4814{left:526px;bottom:580px;letter-spacing:-0.12px;}
#t10_4814{left:526px;bottom:564px;letter-spacing:-0.12px;}
#t11_4814{left:189px;bottom:539px;letter-spacing:-0.12px;}
#t12_4814{left:526px;bottom:539px;letter-spacing:-0.14px;}
#t13_4814{left:189px;bottom:515px;}
#t14_4814{left:526px;bottom:515px;letter-spacing:-0.12px;}
#t15_4814{left:526px;bottom:493px;letter-spacing:-0.12px;}
#t16_4814{left:526px;bottom:477px;letter-spacing:-0.11px;}
#t17_4814{left:189px;bottom:452px;}
#t18_4814{left:526px;bottom:452px;letter-spacing:-0.12px;}
#t19_4814{left:526px;bottom:431px;letter-spacing:-0.12px;}
#t1a_4814{left:526px;bottom:414px;letter-spacing:-0.12px;word-spacing:-0.32px;}
#t1b_4814{left:526px;bottom:397px;letter-spacing:-0.11px;}
#t1c_4814{left:189px;bottom:373px;}
#t1d_4814{left:526px;bottom:373px;letter-spacing:-0.12px;}
#t1e_4814{left:526px;bottom:351px;letter-spacing:-0.12px;}
#t1f_4814{left:526px;bottom:334px;letter-spacing:-0.11px;word-spacing:-0.71px;}
#t1g_4814{left:526px;bottom:318px;letter-spacing:-0.11px;}
#t1h_4814{left:189px;bottom:293px;}
#t1i_4814{left:526px;bottom:293px;letter-spacing:-0.12px;}
#t1j_4814{left:526px;bottom:272px;letter-spacing:-0.12px;}
#t1k_4814{left:526px;bottom:255px;letter-spacing:-0.12px;}
#t1l_4814{left:189px;bottom:231px;}
#t1m_4814{left:526px;bottom:231px;letter-spacing:-0.12px;}
#t1n_4814{left:526px;bottom:209px;letter-spacing:-0.12px;}
#t1o_4814{left:526px;bottom:192px;letter-spacing:-0.11px;}
#t1p_4814{left:189px;bottom:168px;}
#t1q_4814{left:526px;bottom:168px;letter-spacing:-0.14px;}
#t1r_4814{left:89px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1s_4814{left:175px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t1t_4814{left:124px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t1u_4814{left:90px;bottom:1049px;letter-spacing:0.12px;word-spacing:-0.03px;}
#t1v_4814{left:213px;bottom:1031px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t1w_4814{left:100px;bottom:1008px;letter-spacing:-0.12px;}
#t1x_4814{left:101px;bottom:991px;letter-spacing:-0.13px;}
#t1y_4814{left:224px;bottom:991px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t1z_4814{left:455px;bottom:991px;letter-spacing:-0.16px;}
#t20_4814{left:640px;bottom:991px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t21_4814{left:87px;bottom:967px;letter-spacing:-0.18px;}
#t22_4814{left:143px;bottom:967px;letter-spacing:-0.14px;}

.s1_4814{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4814{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4814{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4814{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4814{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4814" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4814Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4814" style="-webkit-user-select: none;"><object width="935" height="1210" data="4814/4814.svg" type="image/svg+xml" id="pdf4814" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4814" class="t s1_4814">2-292 </span><span id="t2_4814" class="t s1_4814">Vol. 4 </span>
<span id="t3_4814" class="t s2_4814">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4814" class="t s3_4814">31:0 </span><span id="t5_4814" class="t s3_4814">Total energy consumed by all devices in the platform </span>
<span id="t6_4814" class="t s3_4814">that receive power from integrated power delivery </span>
<span id="t7_4814" class="t s3_4814">mechanism, included platform devices are processor </span>
<span id="t8_4814" class="t s3_4814">cores, SOC, memory, add-on or peripheral devices that </span>
<span id="t9_4814" class="t s3_4814">get powered directly from the platform power delivery </span>
<span id="ta_4814" class="t s3_4814">means. The energy units are specified in the </span>
<span id="tb_4814" class="t s3_4814">MSR_RAPL_POWER_UNIT.Enery_Status_Unit. </span>
<span id="tc_4814" class="t s3_4814">63:32 </span><span id="td_4814" class="t s3_4814">Reserved </span>
<span id="te_4814" class="t s3_4814">64EH </span><span id="tf_4814" class="t s3_4814">1614 </span><span id="tg_4814" class="t s3_4814">MSR_PPERF </span><span id="th_4814" class="t s3_4814">Thread </span><span id="ti_4814" class="t s3_4814">Productive Performance Count (R/O) </span>
<span id="tj_4814" class="t s3_4814">63:0 </span><span id="tk_4814" class="t s3_4814">Hardware’s view of workload scalability. See Section </span>
<span id="tl_4814" class="t s3_4814">15.4.5.1. </span>
<span id="tm_4814" class="t s3_4814">64FH </span><span id="tn_4814" class="t s3_4814">1615 </span><span id="to_4814" class="t s3_4814">MSR_CORE_PERF_LIMIT_REASONS </span><span id="tp_4814" class="t s3_4814">Package </span><span id="tq_4814" class="t s3_4814">Indicator of Frequency Clipping in Processor Cores </span>
<span id="tr_4814" class="t s3_4814">(R/W) </span>
<span id="ts_4814" class="t s3_4814">(Frequency refers to processor core frequency.) </span>
<span id="tt_4814" class="t s3_4814">0 </span><span id="tu_4814" class="t s3_4814">PROCHOT Status (R0) </span>
<span id="tv_4814" class="t s3_4814">When set, frequency is reduced below the operating </span>
<span id="tw_4814" class="t s3_4814">system request due to assertion of external PROCHOT. </span>
<span id="tx_4814" class="t s3_4814">1 </span><span id="ty_4814" class="t s3_4814">Thermal Status (R0) </span>
<span id="tz_4814" class="t s3_4814">When set, frequency is reduced below the operating </span>
<span id="t10_4814" class="t s3_4814">system request due to a thermal event. </span>
<span id="t11_4814" class="t s3_4814">3:2 </span><span id="t12_4814" class="t s3_4814">Reserved </span>
<span id="t13_4814" class="t s3_4814">4 </span><span id="t14_4814" class="t s3_4814">Residency State Regulation Status (R0) </span>
<span id="t15_4814" class="t s3_4814">When set, frequency is reduced below the operating </span>
<span id="t16_4814" class="t s3_4814">system request due to residency state regulation limit. </span>
<span id="t17_4814" class="t s3_4814">5 </span><span id="t18_4814" class="t s3_4814">Running Average Thermal Limit Status (R0) </span>
<span id="t19_4814" class="t s3_4814">When set, frequency is reduced below the operating </span>
<span id="t1a_4814" class="t s3_4814">system request due to Running Average Thermal Limit </span>
<span id="t1b_4814" class="t s3_4814">(RATL). </span>
<span id="t1c_4814" class="t s3_4814">6 </span><span id="t1d_4814" class="t s3_4814">VR Therm Alert Status (R0) </span>
<span id="t1e_4814" class="t s3_4814">When set, frequency is reduced below the operating </span>
<span id="t1f_4814" class="t s3_4814">system request due to a thermal alert from a processor </span>
<span id="t1g_4814" class="t s3_4814">Voltage Regulator (VR). </span>
<span id="t1h_4814" class="t s3_4814">7 </span><span id="t1i_4814" class="t s3_4814">VR Therm Design Current Status (R0) </span>
<span id="t1j_4814" class="t s3_4814">When set, frequency is reduced below the operating </span>
<span id="t1k_4814" class="t s3_4814">system request due to VR thermal design current limit. </span>
<span id="t1l_4814" class="t s3_4814">8 </span><span id="t1m_4814" class="t s3_4814">Other Status (R0) </span>
<span id="t1n_4814" class="t s3_4814">When set, frequency is reduced below the operating </span>
<span id="t1o_4814" class="t s3_4814">system request due to electrical or other constraints. </span>
<span id="t1p_4814" class="t s3_4814">9 </span><span id="t1q_4814" class="t s3_4814">Reserved </span>
<span id="t1r_4814" class="t s4_4814">Table 2-39. </span><span id="t1s_4814" class="t s4_4814">Additional MSRs Supported by 6th Generation, 7th Generation, 8th Generation, 9th Generation, </span>
<span id="t1t_4814" class="t s4_4814">10th Generation, 11th Generation, 12th Generation, and 13th Generation Intel® Core™ Processors, </span>
<span id="t1u_4814" class="t s4_4814">Intel® Xeon® Scalable Processor Family, 2nd, 3rd, and 4th Generation Intel® Xeon® Scalable Processor Family, </span>
<span id="t1v_4814" class="t s4_4814">8th Generation Intel® Core™ i3 Processors, and Intel® Xeon® E Processors </span>
<span id="t1w_4814" class="t s5_4814">Register </span>
<span id="t1x_4814" class="t s5_4814">Address </span><span id="t1y_4814" class="t s5_4814">Register Name / Bit Fields </span><span id="t1z_4814" class="t s5_4814">Scope </span><span id="t20_4814" class="t s5_4814">Bit Description </span>
<span id="t21_4814" class="t s5_4814">Hex </span><span id="t22_4814" class="t s5_4814">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
