// Seed: 459329966
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd44,
    parameter id_3 = 32'd26,
    parameter id_4 = 32'd22,
    parameter id_5 = 32'd65
) (
    _id_1,
    id_2,
    _id_3,
    _id_4,
    _id_5
);
  inout wire _id_5;
  input wire _id_4;
  inout wire _id_3;
  output logic [7:0] id_2;
  inout wire _id_1;
  logic [7:0] id_6, id_7, id_8;
  wire [id_5 : 1] id_9;
  assign id_5 = id_7;
  wire id_10;
  assign id_2[(id_4)] = 1;
  assign id_6[id_3>=id_4-:id_1] = -1;
  supply1 id_11;
  assign id_11 = id_1 * -1;
  wire id_12;
  module_0 modCall_1 (
      id_10,
      id_11,
      id_11,
      id_9,
      id_9,
      id_9,
      id_10
  );
  wire id_13;
endmodule
