<stg><name>VMRouterDispatcher_AddStub</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %HLSReducedStubLayer_index_V_wr = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %HLSReducedStubLayer_index_V_write)

]]></node>
<StgValue><ssdm name="HLSReducedStubLayer_index_V_wr"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %HLSReducedStubLayer_pt_V_write_1 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %HLSReducedStubLayer_pt_V_write)

]]></node>
<StgValue><ssdm name="HLSReducedStubLayer_pt_V_write_1"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %HLSReducedStubLayer_r_V_write_s = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %HLSReducedStubLayer_r_V_write)

]]></node>
<StgValue><ssdm name="HLSReducedStubLayer_r_V_write_s"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %HLSReducedStubLayer_phi_V_writ = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %HLSReducedStubLayer_phi_V_write)

]]></node>
<StgValue><ssdm name="HLSReducedStubLayer_phi_V_writ"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %HLSReducedStubLayer_z_V_write_s = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %HLSReducedStubLayer_z_V_write)

]]></node>
<StgValue><ssdm name="HLSReducedStubLayer_z_V_write_s"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="18" op_0_bw="18" op_1_bw="4">
<![CDATA[
:5  %mrv = insertvalue { i4, i3, i2, i3, i6 } undef, i4 %HLSReducedStubLayer_z_V_write_s, 0

]]></node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="18" op_0_bw="18" op_1_bw="3">
<![CDATA[
:6  %mrv_1 = insertvalue { i4, i3, i2, i3, i6 } %mrv, i3 %HLSReducedStubLayer_phi_V_writ, 1

]]></node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="18" op_0_bw="18" op_1_bw="2">
<![CDATA[
:7  %mrv_2 = insertvalue { i4, i3, i2, i3, i6 } %mrv_1, i2 %HLSReducedStubLayer_r_V_write_s, 2

]]></node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="18" op_0_bw="18" op_1_bw="3">
<![CDATA[
:8  %mrv_3 = insertvalue { i4, i3, i2, i3, i6 } %mrv_2, i3 %HLSReducedStubLayer_pt_V_write_1, 3

]]></node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="18" op_0_bw="18" op_1_bw="6">
<![CDATA[
:9  %mrv_4 = insertvalue { i4, i3, i2, i3, i6 } %mrv_3, i6 %HLSReducedStubLayer_index_V_wr, 4

]]></node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="18">
<![CDATA[
:10  ret { i4, i3, i2, i3, i6 } %mrv_4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
