.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001110000000000
000000000000000000

.io_tile 5 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000010000000100010
000011010000110000
000000110000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 6 0
000000111000000010
000100001000000000
000010000000000000
000010110000000001
000000000000000110
000000000000110000
001100011000000000
000000000000000000
000000000000000000
000100000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 7 0
000000000000000010
000000000000001000
000000000000000000
000000000000000001
000000000000100110
000000000000011100
001100000000000000
000000000000000000
000000111000000000
000100001000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000011000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000010000000000010
000101010000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001100000000011000
000000000000100000
000000000000000000
000100000000000000
000001111000000010
000000000001000000
000000000000000000
000000000000000001
000000000000000001
000000000000000000

.io_tile 10 0
000000000001000000
001100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000001110000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 11 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000011110001
000000000011110000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000001
000001010000000000
000011011000000000

.io_tile 12 0
000000000000000000
001100000000000000
010000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
110000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000100000000000000001000000000000000000000000000
000000000000000000000000000001000000000010000000000000
111000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000011010000100000100000100
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000101000000000000000000000000000100000000
000000000000000000100000000111000000000010000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 1
000000000000001000000000010011000000000000
000000000000001111000011111001101000000000
111000000000001000000000001000000000000000
000000000000000111000000001101000000000000
010000000000000000000011101111000000000000
110000000000001111000000001111000000000000
000000000000001000000000011000000000000000
000000000000001101000011100101000000000000
000000000000000001000111001011100000000000
000000000000000000100100001011000000000000
000010100000000011100000000000000000000000
000001000000001111000011110011000000000000
000000000000000000000000001111100000000100
000000000000000001000000000011100000000000
010000000000000000000111000000000000000000
010000000000000000000010000101000000000000

.logic_tile 4 1
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000000000001
111000000000001000000110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000010000000000000101000000000000000100000000
000000000000100000000000000000000000000001000010000000

.logic_tile 5 1
000000000000000000000000000000000000000000100111000001
000000000000000000000000000000001010000000000010000100
111000000000000101000111101011111101110011000000100000
000000000000000000100000000001011011000000000000000000
110000000000000111100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000
000000001111000111100000000101100000000000000110000000
000000000000100000000010110000000000000001000011000001
000000000000000000000000000001100000000000000110000100
000000000000000000000000000000100000000001000010000001
000001000000000000000000000111100000010110100110000111
000010100000001001000010010000000000010110100001000000
000000000000000000000111000000000000000000000000000000
000000000000000000000110110000000000000000000000000000
110000000000000001100000000000000000000000000000000000
000000000000000000000000001111000000000010000000000000

.logic_tile 6 1
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000000000001100000000000001000000000
000000000000000000000011110000100000000000000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001100110011000000000000
000000000000100000000000000000001001001100111000000000
000000000001000000000000000000001111110011000000000000
000000000000001000000011110000001000001100111000000000
000010000000001011000011010000001100110011000000000000
000000000000001000000000010011001000001100111000000000
000000000000000011000011010000100000110011000000000000
000010000000000000000000000111101000001100111000000000
000001000101010000000000000000000000110011000000000000
000000000000001000000000010011101000001100111000000000
000000000000001011000011000000100000110011000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000001000000100100000001
000010000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111001000000100000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000001000
001000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000110000111001000001100110100000000
000000000000000000000000000000100000110011000000000000
000000000001000011100000000000001010000011110100000000
000000000000000000100000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000100000000010000000000000000000000000000000
000000000000000000000000011000000000001100110100000000
000000000000000000000010001011001011110011000000000000
010000000001000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000010101000000000000000000100000000
000000000000000000000100001001000000000010000000000000
111000000000000000000000010000000000000000100100000000
000000000000000000000010000000001001000000000000000100
110000000000000000000000000000000000000000000100000000
100000000000000000000000000011000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000100000100
000000000000000000000000000000010000000000000000000000
110000000000001000000000000000000001000000100100000000
000000000000000011000000000000001110000000000000000100

.logic_tile 2 2
000000000000001000000000011001101110000010100000000000
000000000000001001000010010001011001001001000000000010
111000000000001011100000000011101100101000000000000000
000000000000001011100000000000010000101000000001000000
010000100000001000000000000000011010000100000100000000
100000000000000101000000000000010000000000000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000001111011000000110100000000100
000000000000000000000010000001001000001000000000000000
000000000000000000000111000011100001100000010000100000
000000000000000001000100000000001101100000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000001000000

.ramt_tile 3 2
000000000000000000000000000011100000000000
000000010000000000000000000011001010000000
101000000000000111000000001000000000000000
000000010100000111100000000001000000000000
110000000000000111100011110101000000001000
110000000000000000000011101101100000000000
000010000000000000000011111000000000000000
000001000010000000000011011101000000000000
000010100000001000000111001111000000001000
000000000000001011000100001101000000000000
000000000000000011100010001000000000000000
000000000000000111000000001011000000000000
000000000010001000000111001011000000000000
000000000110001001000000000001100000000000
110000000000000000000000001000000000000000
010000000000000000000010001111000000000000

.logic_tile 4 2
000000000000000000000000001011111101000010000000000000
000000000000000000000000001001101110000011010000000100
111000000000000000000000011000000000000000000100000000
000000000000000000000010100101000000000010000001000000
010000000000011000000010100111000001100000010000000000
000000000000000101000100000000101101100000010000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000010110000000000000000000000000000
000000000000000000000000000000000000000000100100000001
000000000000000000000000000000001011000000000000000000
000000000000000001000010011111001110000110100000000100
000000000000001101000011010011011010001000000000000000
000000000000000011100010010000011010000100000100000100
000000001100000000000011010000010000000000000000000000
110000000000001011100000001011101111000110000000000000
000000000000001001100000000111011100001010000010000000

.logic_tile 5 2
000000000000000101000000000000000000000000001000000000
000000000000000101100010110000001011000000000000001000
000000000000000101000000000000001011001100111000000000
000000000000001101100010110000011000110011000010000000
000000000000000000000010100000001000001100111000000000
000000000000000000000000000000001000110011000000000100
000000000000000000000000000001101000001100111000000000
000000000000000101000000000000000000110011000000000001
000000000000000000000000000000001000001100111000000000
000100000000000000000000000000001001110011000000000001
000000000001010000000000000000001000001100111000000000
000000000000100000000000000000001000110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000100000110011000000000000

.logic_tile 6 2
000000000001000000000010110111001000001100111000000000
000000000000000000000011000000000000110011000000010000
101000000000000000000010100000001000111100001000000000
000000000000000111000010100000000000111100000000000000
010000000000000000000000000001111111100010010000000000
010000000000000000000010100111101001001001100000000000
000000000000000101000010100011100000000000000100000010
000000000100000101000000000000000000000001000000000001
000000000000001001100000000000000001000000100110000000
000000000000001001000010100000001101000000000000000000
000000000000001000000000010101111011110011110000000000
000000000000000101000010101111011110000000000000000000
000000000000001101000000001001011010100010000000000000
000000000000000011100010110001101100000100010000000000
000000000000001101000000000111101100001100000000000100
000000000000001001100000001101011100000000000000000000

.logic_tile 7 2
000000000000000101000000000001100001100000010010000000
000000000000000000100000000000001011100000010000000000
001000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000001000100000000000000000000000000000000
000000000000100000000011100000000000000000000000000000
000000001101000000000000000000000000000000000000000000
000000000000000101100000000011000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000010
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000001000000000010000000000000000000000000000
000000000000000011000010000000000000000000000000000000
001000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
110000000000000000000110000000000000000000000100000000
110000000000000000000000000001000000000010000000000000
000000000001000000000000000111000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000001000000000000000100000000
000000000110000000000000000000100000000001000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000000000000

.logic_tile 9 2
000000000000000000000000000101111000111100010000000000
000000000000000000000010101001111011111101000000100000
101000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000110000101100000000000000100000000
000000000000001101000010100000100000000001000000000000
000000000000000000000000000101101010100000000000000000
000000000000000000000000000000111011100000000000000000
000000000000000000000000010011100000000000000000000000
000000000000000000000010010000100000000001000000000000
000000000000000000000110001000000000001001000010000000
000000000000000000000000001101001111000110000011000100
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000100000000001000010000000
111010000000000000000000011000000000000000000100000000
000001000000000000000011010011000000000010000000000000
110000000000000001100000000000000001000000100100000000
100000000000000000000010100000001100000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000001001100000010111100000000000000100000100
000000000000000001000010000000100000000001000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000010001001000000000010000000000100
110000000000000000000110000000011100000100000100000000
000000000000000000000000000000010000000000000000000000

.logic_tile 2 3
000000100000000000000000000000000001000000100100000001
000000001000000000000011110000001011000000000000000000
111010000000000000000000011000000000000000000100000000
000001000000001111000011101101000000000010000000000001
110000000000000000000000011000000000000000000100000000
000000000000000000000011101001000000000010000000000010
000000000000001000000111110001100000000000000100000000
000000000000000111000011110000000000000001000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001010000000000000000010
000000000000000000000010000000001010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000010000000000000000000000

.ramb_tile 3 3
010000000000000000000110101001100001000000
001000001010001111000011110101101000000000
111000000000000000000110110000000000000000
000000000000001111000010111011000000000000
110000000000000000000000000101100000000000
011001000000000000000000001001000000000000
000000000000011111100000010000000000000000
001000000000100101100010100111000000000000
000000100000000001000010000101100000000000
001010000010000000000111100001100000000000
000000000000000000000000000000000000000000
001000000000000000000000000011000000000000
000000000100001000000000001001000000000000
001001000010000111000000001001100000000000
110010100000000011100000011000000000000000
111001000000000000000011001111000000000000

.logic_tile 4 3
000000000000000000000000010011000000000000000100000000
000000000000100000000010000000000000000001000000000100
111000000000010000000000000000000001000000100100000000
000000000000100000000000000000001011000000000001000000
010000000000000000000000001000000000000000000100000000
000000000000000000000010110101000000000010000001000000
000000000000000101000000000001000000000000000100000000
000000000000000000100010110000100000000001000001000000
000000000000000001000000000000000001000000100110000000
000000000000000000000000000000001111000000000000000000
000000000000000001100000000000000000000000100110000000
000000000000000000000000000000001011000000000000000000
000000000001000001100000000011100000000000000110000000
000001000000000000000000000000000000000001000000000000
110000000000000000000110000111000000000000000100000000
000000000000000000000000000000000000000001000001000000

.logic_tile 5 3
000010000001011000000000000000001000111100001000000000
000000000000001001000000000000000000111100000000010000
111000000000000111100111010101000000000000000111000000
000000001110011101000111100000000000000001000010000100
010000000000100111000111000000011000000100000110000001
110000000000000000000100000000010000000000000010000001
000000000000000011100010111001011001100101010000000000
000000000000000000100010001111001011100110100000000000
000010000000100000000000000000000001000000100111000000
000000000001000101000000000000001010000000000000000110
000000000000100000000010000000000001000000100110000001
000000000000000000000000000000001000000000000010000000
000000000001010000000000001000000000000000000110000001
000000000000000000000000001001000000000010000010000000
110000000000000000000000001101101101001000100000000000
000000000000000000000010101011101111100010000000000000

.logic_tile 6 3
000000000100000000000010100001000000000000001000000000
000010000000000000000111100000100000000000000000001000
101000001100000000000000010000000001000000001000000000
000000000000000000000010000000001011000000000000000000
010001000000000000000000010101001000001100111100100000
010000100000000000000010000000100000110011000011100100
000000000000000000000000000111001000001100111100100100
000000000000000000000010110000100000110011000011000101
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001100110011000011100000
000000001100001000000000000111101000001100111110000000
000000000000010001000000000000000000110011000010100000
000000000000100000000110000000001001001100111100000000
000000000000000000000000000000001001110011000001100011
110000000000000001100110000111101000001100111110000000
000000000000000000000000000000100000110011000000100001

.logic_tile 7 3
000010100000000001100000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
001000000000000000000000000101100000000000000100000000
000001000000000000000000000000000000000001000000000000
110000000000000000000000001111111100100000000000000000
110000000000000000000000000111111101000000000000000000
000000000000000001100000000000000000000000000000000000
000000001110000000100000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000010100000000000000010010000000000000000000000000000
000000000000000000000111000000000000000000000100000000
000000000010000000000000000001000000000010000000000000
000000000000000000000011100000000000000000000000000000
000000001100000000000100000000000000000000000000000000
000000000000000001100000010000000000000000000000000000
000000000000000000100010010000000000000000000000000000

.logic_tile 8 3
000000001000000000000111100000000000000000000000000000
000000000000000000000110110000000000000000000000000000
001001000000000101100010101000000000000000000100000000
000000100000001111000000000001000000000010000010000000
010000000000000000000010100101000000000000000100000000
010000000000000000000010100000100000000001000000000000
000001000000001101000000000000011010000100000100000000
000010100000001001000000000000000000000000000000000000
000000001110000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000000000000
000000000001010000000000000000011110110000000000000000
000000001000100000000000000000011001110000000000000010
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000000000111000000011001000000110000000000
000000000000000000000000000000001010000000110000100000

.logic_tile 9 3
000000000110001111100000000001000000010110100000000000
000000000001000001100000000000000000010110100010000000
001000000000000000000000000011000001001001000000100000
000000000000000101000000000000001010001001000001100101
010000000000000000000111100000000000000000000000000000
110000000001000000000000000000000000000000000000000000
000001000000001011100000000001000000000000000000000000
000010000000001011100000000000000000000001000000000000
000000000110000000000000001000000000000000000100000000
000010000001000001000000000001000000000010000000000000
000000000010001111100000000011101111000000010000000000
000000000000000111000000001111001100001001010000000100
000000000000100001000000000000000000000000000000000000
000000000001010000100010100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.ramb_tile 10 3
010000000000000111000000001011100000001000
001000000000000000000010011001101110000000
111000000000001111100000001000000000000000
000000000010000111100011110111000000000000
010000000000001000000011011011000000000000
011000000000001111000011110001100000000000
000000000000000000000111101000000000000000
001000001000000000000000000001000000000000
000001000000000000000010000011100000001000
001010000000000000000100001101000000000000
000000000000000001100011100000000000000000
001000000000000000100100001101000000000000
000000000000000111000000001101000000000000
001000000001000000100000001101000000000000
110000000001001011100000000000000000000000
111000001000000011000000000001000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.io_tile 13 3
000000000000000000
000100000000000000
000001111000000000
000000000000000000
000000000000000000
000001110000000000
000100000000000000
000000000000010000
000000000000000000
000000000000000000
000000000010000010
000000000001110000
000000000000000000
000000000000010001
000000000000000001
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000000000000000000000000000000000100000000
001000000000000000000010101001000000000010000001000000
111000000000001000000000000000000001000000100110000000
000000000000001011000000000000001011000000000000000000
010000100000000101000010110000000000000000000100000000
101001001010000000000011010101000000000010000000000000
000000000000000000000010110001100000000000000100000000
001000000000000101000011000000000000000001000000000001
000000000000000000000000000101000000000000000110000000
001000000000000000000000000000100000000001000000000000
000000000000000000000000001000000000000000000100000100
001000000000000000000000000101000000000010000000000000
000000000000000000000000000000000001000000100100000000
001000000000000000000000000000001011000000000000000010
000000000000000000000000000101000000000000000110000000
001000000000000000000000000000100000000001000000000000

.logic_tile 2 4
010000000000001000000000000000011100000100000100000000
001000000000001111000000000000000000000000000000000000
111000000000000000000000001001011100000110100000000000
000000000110000000000011111101011100000100000000000000
110000000000000000000000010000011010000100000100000000
001000000000000001000011100000000000000000000000000010
000010100000011000000000010000011000000100000100000000
001001000000100111000010010000010000000000000000000000
000000000000000001000000000101011111010010100000000000
001000000000000000000000000001001101000001000000000000
000000000000000011100000010000000000000000100100000000
001000000000000001100011010000001011000000000000000010
000000000000000001000000010000000000000000000100000001
001000000000000000000010100111000000000010000000000000
000000000000001000000000011001011100000110000000000000
001000000000000101000011011111001111000010100000000000

.ramt_tile 3 4
000000000000000111100110110101100001000000
000000010000001111000011101101101010000001
101000000000000111100000000000000000000000
000001010010000111100000000001000000000000
010000101100001000000011101011000000000000
010000000000000101000100001101000000000000
000000000000000111100111101000000000000000
000000000000000000000011100111000000000000
000000100001000101000000000101000000000000
000000000000000111000000000011000000000000
000000000000000000000010001000000000000000
000001000000000000000100001011000000000000
000000000000000000000000000001000000000000
000000000000000000000000000001100000000001
010000000000000000000000001000000000000000
010000000000000111000000000001000000000000

.logic_tile 4 4
010000000000000000000000000011000000000000000100000000
001000000000000000000000000000000000000001000000000000
111000100000000000000000001000000000000000000100000000
000000000000000111000000001111000000000010000001000000
010000000000000000000000001000000000000000000100000000
001000000000000101000000001011000000000010000000000100
000000000000000000010000001000000000000000000100000000
001000000110000000000000000111000000000010000000000001
000000000000000001100000000000000000000000000100000000
001000000000000000000011101011000000000010000000000000
000000000000000000000000010000001110000100000100000000
001000000000000000000010100000010000000000000000000100
000000000000000000000110000000001010000100000100000000
001000000100000000000000000000000000000000000010000000
110000000000001000000000000001100000000000000110000000
001000000000000001000010100000000000000001000000000000

.logic_tile 5 4
010000000000000101000110000011111011000010000000000000
001001000000100101000000000001101100001000000000000000
111000000100000011100010110101101111100000000000000000
000000000000000101000010010101001001000000100000000000
010000000000000101000000001101101011110011000000000000
001000001000000111100010100001011010000000000000000000
000010100000101001100110000001111100110011000000000000
001001000001001001100110100001111100000000000000000000
000000001100001001000110111000001100010101010000000000
001000000000000101000010000111010000101010100000000000
000000000000001101000010000011011111100000000000000000
001000000000000001000010001001111100000000000000000000
000000000000000001000000000000000000000000100100000000
001000000000000000000000000000001010000000000010000000
110000000000000101100110001011011011100010000000000000
001000000000000000100000000001011011000100010000000000

.logic_tile 6 4
010000000000001000000010110000001000001100110100100000
001000000000000001000111000000001000110011000010010001
101000000000000101000000000101000000111001110000000000
000000100000010101000010100000001001111001110010000010
010001001100000001000010000101101101100010100000000000
111000100000000000000010101001011111011100000000000000
000000000000001000000010100111000000010110100100100000
001000000001000101000000000000100000010110100011000000
000000000000100000000110011011111001100010000000000000
001000000011000000000110101011001001001000100000000000
000000000000000101100110110011011001110011000000000000
001000000000010000000010101101101110000000000000000000
000000000100000000000110000111100000001100110100000001
001000000000000000000000000000101111110011000011100000
110000000000001000000010111000011010101010100000000000
001000100000000101000010001011010000010101010000000000

.logic_tile 7 4
010001000000000000000000000011100000000000001000000000
001000100010000000000000000000100000000000000000001000
000001000000000111100000000111011110001100111000000001
000000000000000000100000000000010000110011000000000000
000000001000000111100000000000001000001100111000000000
001000000000000000100000000000001101110011000000000001
000000000000000000000000000000001000001100111000000001
001000000000000000000000000000001110110011000000000000
000000000100000000000000000000001001001100111010000000
001000000000000000000011100000001110110011000000000000
000000000000000000000011100000001001001100111010000000
001000000000000000000100000000001000110011000000000000
000000000000000001000000000111001000001100111010000000
001000000000000001000010010000100000110011000000000000
000000000110000011100011100101001000001100111000000000
001000000000000000100100000000000000110011000000000010

.logic_tile 8 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000110000000000000001000000000000000000000000000
001000000000000000000000001101000000000010000000000000
000000000000000000000010100000000000000000000000000000
001000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010100000000000000000001000000000000000000100000000
001001000000000000000000000101000000000010000010000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000

.logic_tile 9 4
010000000000000000000000010000011110000100000100000000
001000000110000000000011100000000000000000000000000101
101000000000000000000000010000011100000100000100000000
000000000000000000000010010000010000000000000000000101
010000000110000000000000010000000000000000000000000000
011000000000000000000010010000000000000000000000000000
000000000000000000000000000000001100000100000110000000
001000000000000000000000000000010000000000000000000100
000000000000000000000000011101001111000000010000000000
001000000000000000000010010111111111000110100001000000
000000000000000011100000010000000000000000000000000000
001000000000000000100010010000000000000000000000000000
000000001110000000000110001011111111000001010000000000
001000000000000000000110101111011001001001000001000000
000000000000001011100111100111000000000000000100000101
001010101010001001100110100000100000000001000000000000

.ramt_tile 10 4
000000000000001111100000000011000000001000
000000010000000111100000000101001000000000
101000000000001000000000000000000000000000
000000010000001011000000000001000000000000
110000000000000111100000000111000000000000
110000001100001001000000000111100000000000
000000000000000000000000001000000000000000
000000000000000000000011111111000000000000
000001000000000111100000001011100000000000
000010000001010000100000000011000000010000
000000000000001001000011101000000000000000
000001000000001011000000001011000000000000
000001000000000111000010011101000000000000
000010000000000000000011100111000000100000
010000000000000111100000001000000000000000
010000000000000000000011101101000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000000
000000000100000000
000000000100000000
000000000100000001
000000000100000000
000000000100000000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100000010
000000000100000000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 5
010000000000000011100010000000000000000000000000000000
001000000000000000100011100000000000000000000000000000
111000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
010000000000000111000000000000000000000000100100000001
101000000000000000100011110000001001000000000000000000
000000000000000000000000000000000001000000100100000000
001000000000000000000000000000001110000000000010000000
000000000000001000000000000000000000000000000000000000
001000000000001111000000000000000000000000000000000000
000000000000000000000000000011001010010000110000000000
001000000000000000000000001001001011000000100000000000
000000000000000000000000001000000000000000000100000000
001000000000000000000000000001000000000010000010000000
000000000000001000000000000000000000000000100100000000
001000000000001011000000000000001000000000000000000010

.logic_tile 2 5
110000000000000101000110110000000000000000000000000000
001000000100001111100111111011000000000010000000000000
001000000000000101100010110011011100000110100100100000
001000000000001101000011101101001010001001100000000000
110000000000001101000010100000000000000000000000000000
111000000000000111000110110000000000000000000000000000
000000000000000011100010101011111001010111000100000000
001000000001000101000110110001111011000011000000100000
000001000000000000000000011001101010000110100100000001
001010100000000111000010010001101001000101010000000000
000000000000000000000000000001111010010111100100000000
001000000000000001000010000001101001000001000010000000
000000100000000000000011100111101010000110100110000000
001001000000000000010000001101101010000101010000000000
000000000000000111000000010101111111010111100100000000
001000000000000000100011010101101010000010000000000010

.ramb_tile 3 5
010000000000000000000111101111100000000000
001000000000000001000100000011101100000000
111000000000000001000000001000000000000000
000000000000000000100010011101000000000000
110100000001000000000000000111100000000000
111000001000100000000010000001000000000000
000000100000001011100000001000000000000000
001001000000000111000010000001000000000000
000000000000000000000000001011100000000000
001000000000000111000000001001000000000000
000000000000000001000000000000000000000000
001000000000001001100000001101000000000000
000010000000000000000111001001000000000000
001000000000000000000100000111100000000000
010000000000001001000000001000000000000000
111000000000000111000011110101000000000000

.logic_tile 4 5
010000000101010011100000001000000000000000000100000000
001000000000000101100000001111000000000010000000100000
111000000000000000000000000000000000000000000100000000
000000000000000101000000000001000000000010000000000000
110010100000001000000000000000000000000000100110000000
001000000000001011000000000000001101000000000000000000
000000000000000000000000000001000000000000000110000000
001000000001000000000000000000000000000001000000000000
000000000110001000000000011000000000000000000100000000
001000000000000101000010100001000000000010000010000000
000000000000000000000000000011000000000000000110000000
001000000000000000000000000000000000000001000000000000
000000000000000101100000000000000000000000000100000001
001000000000000000000000000111000000000010000000000000
000000000000000000000110100000000000000000000100000000
001000001010000000000000000101000000000010000010000000

.logic_tile 5 5
010001000000001011100011100000001010000100000100000000
001000100000000001000100000000010000000000000000000000
111000000000100111000000000000000000000000100100000000
000000000001010000000000000000001110000000000000000000
010001001110000101000000010000001000000100000100000000
001000000000000101000010000000010000000000000000000000
000001000000001000000000000000001011100000000000000000
001010100000000001000011100101001011010000000000000000
000000000000100000000000000000000001000000100100000000
001000000000000000000000000000001111000000000000000000
000000001000000000000000001011111100100010000000000000
001000000000000001000010000001101000000100010000000000
000000000000001000000000000000011010000100000110000000
001000000000001001000000000000000000000000000000000000
110000000000000000000110000001000000000000000100000000
001000000000000000000000000000000000000001000000000000

.logic_tile 6 5
010000000000100000000111001000000001100000010000000000
001000000000000000000110101111001011010000100000000010
101000001110001101000010101101001101100000000000000000
000010100000000001000010110001111010010000100000000000
000000000000000111000110001000000000000000000100000000
001000000000000000000111110101000000000010000000000100
000000000000000101000110110001111110000000000000000000
001000000001000101100110001101000000000010100000000010
000000000000000000000000010000001010000100000100000000
001000000000010000000010110000010000000000000000000000
000000000000101001100010010001011101101000010100000000
001000000001001001100010101001101011000000011000000100
000001001010100000000000000011111100111100000000000000
001010101101010000000000000101100000000000000000000000
110000000000001001100011101001111101100000000000000000
001000000000001001000100001001111110000000000000000000

.logic_tile 7 5
010000000000000000000010101000001000001100110000000000
001000000000000000000000001001000000110011000000010001
101000000000000000000111010000000000000000000000000000
000000000000000000000111110000000000000000000000000000
110000000000000101000110101000000000000000000100000000
011000000001010000000000001111000000000010000000000101
000000000001000000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000001000000001000000110010011111100000001000000000000
001010000000000111000111010011011111010110000001000000
000000000000000001000010110000001010010100000000000100
001000000000000000000110010111010000101000000010000000
000000000000000000000010001001101000100110000000000000
001010000001001001000100001011111010011000100000000000
000000000000000000000010010000000001001100110000000000
001000000000000000000110011011001111110011000000000000

.logic_tile 8 5
010000000000000000000110000101100000000000001000000000
001000000000000000000000000000000000000000000000001000
101000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
010000001010000000000010001111001000000001011100000000
111000000000000000000000000111100000010100000000000000
000000000000001111100000000111101000001000010100000000
001000000000000001000000000000001001001000010000000000
000000000000000000000000000101100000010110100100000000
001000001110000000000000000000000000010110100000000000
000000000000000000000000000111101111011111110000000100
001000000000000000000000001111111010111111110000000000
000000000000000000000110011000000001111001110000000000
001000000000000000000010000111001010110110110001000000
010000000000000001100110000111111111001000010100000000
111000000000000000000000000000011010001000010000000000

.logic_tile 9 5
010000000000101000000000000000000001000000001000000000
001000000001010111000000000000001010000000000000001000
101000000000000000000000010001100001000000001000000000
000000001010000000000010000000101100000000000000000000
010011101000100001000010100000001000001100110100000000
111011000001010000000100000101001101110011001000000001
000000000000000001100000010000000001001111000000000000
001000000000001101000010000000001010001111000000000010
000000000000000000000000010111011110010000100000100000
001000000001000001000010000011011000010000010000000000
000000000010000111100000000000011010000011110100000000
001000000000000000100000000000000000000011110000000000
000000000000101000000000001000011010001100110100000000
001000000001010101000000000101011010110011001000100000
110000000000000111100000010000000000000000000000000000
111000000000000000000011000000000000000000000000000000

.ramb_tile 10 5
010000000000100000000010001001000000000000
001000000110010000000111111101101001000000
111000000000000011100111110000000000000000
000010000000001111100011100101000000000000
010000000010011111100010001011000000000000
111000000001011111100000000101100000000000
000000000010000111000010011000000000000000
001000000000010000100011111101000000000000
000000000000000000000111001111100000000000
001000000000000000000000001001000000001000
000000000000000000000000001000000000000000
001000000000000000000000000001000000000000
000000000000001000000000000111000000000000
001000000000000011000000000101000000000000
010000000000000000000000001000000000000000
011000001000001111000000001001000000000000

.logic_tile 11 5
010010100000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001011100000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
001001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000001000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000111100000000000000000000000000110000000
100000000000000000000000000011000000000010000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001000000000000000000000000000100110000000
000000000000001011000000000000001010000000000000000000
000000000000000000000000010000011100000100000110000000
000000000000000000000011010000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000101000000010010000000000000000000000000000
000000000001011111000111110000000000000000000000000000
111000000000001000000000010111111010101110100000000000
000000000000001001000011100111001010101100000000000000
010000000000101000000111110101011100101010000000000000
100010000001011001000010011101101101010111100000000000
000000000000000111100000011001011101101011110000000000
000000000000001001000010010011111011001001000000000000
000001000000101000000000001101101110100110110000000000
000000000001010111000010100111011100010000110000000000
000000000000001011100000000111000000000000000100000000
000000000000000101100010100000000000000001000000000001
000000000000100011100000010011111111101011110000000000
000010000000000101000010100001001000000110000000000000
000000000000000011100000001001111100101111010000000000
000000000000000101100000000011101001000001010000000000

.ramt_tile 3 6
000000100000001000000111101001100000000000
000001010000000011000110001111001010000001
101000001010001111100111110000000000000000
000001010010101111100011010101000000000000
010000000000001111000000001001100000000000
010000000000000111000000000001100000000000
000000000000001000000000010000000000000000
000000000000000011000011101001000000000000
000000000000000000000000000101100000000000
000000001110010000000000000001000000000000
000000000000000000010111001000000000000000
000000000000000111000000001101000000000000
000000000000001000000000001111000000000010
000000000010001001000000001001000000000000
110000000000000000000011101000000000000000
010000000000000000000000001011000000000000

.logic_tile 4 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000000001000000000000000000100000000
000000000100001011000000001011000000000010000010000000
110000000000000000010000011000000000000000000110000000
000000000000000000000011000001000000000010000000000000
000010000000001000000000000000000000000000000000000000
000001000000001001000000000000000000000000000000000000
000000000001000000000000000101000000000000000100000000
000000000000100000000000000000100000000001000010000000
000000000000100000000010001000000000000000000100000010
000000000001010000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 5 6
000000000000000001100111100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111001000000000000000110000000000001100000010000000100
000000100000000000000100000111001110010000100000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100101000000001101101010101000010100000011
000010100001000000000000001001011000111000100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000111011100000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
110000000000000000000000000000001110111100110000000000
000000000000001001000000000000001001111100110000100000

.logic_tile 6 6
100000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
101000000000000000000000011000000000010110100010000000
101000000000000000000011111101000000101001010000000000
010000000000001000000110100000001111000010000100000000
010000000000001001000000001111001010000001000000000100
000000000000000101000011100000011010010111110000000000
000000000000000000000110001011000000101011110000100000
000001000010000001000111001000011010000001010000000000
000010100000000000000000001001010000000010100001000001
000000000000000000000000000000011011000010000100000000
000000000000000000000000001011011111000001000000000000
000000000000000001000010101101001100000000100000000000
000000000000001101000100001001001011100000000000000000
000010000000000000000000000000001110000100000000000000
000001000000000000000011100000010000000000000000000000

.logic_tile 7 6
000001000000100000000110100000000000000000000000000000
000010000001010000000100000000000000000000000000000000
101000000000001000000000000011000000000000000100000000
000000000000000011000000000000000000000001000000000010
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000110100101111011000100000000000000
000000000000000111000000001001101010101100000001000000
000000000000000000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000000000000000000000000011000000100000100000100
000000000000000000000000000000000000000000000000100011

.logic_tile 8 6
000000000000000000000011110000000000000000000000000000
000001000001000000000110010000000000000000000000000000
101000000000000001100111000000000000000000000000000000
000000000110000000100000000000000000000000000000000000
010000001010000101100111100001011000000000000000000000
110000000000000000000000001001101010000001000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000011000000100000100000010
000000000000000000000000000000010000000000000010000000
000000000000010000000000000000011010000100000100000100
000000000000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 6
000000000000001011100000001011011100000001110000000000
000000000000001111000010100111011010000011110000000000
101000000000001101000000001001101001000000100000000000
000000001010001111000010110001111010101000010000000000
110000000000000011100010110101000001001111000000000000
110000000000000111000110100101101100101111010010000000
000000000000000101000010111011111000010111110000000000
000000000000001101100111101101000000010110100000000000
000000000000001001100111000101000000010110100000000010
000000000000000001000000000001000000000000000000000000
000000000000001000000110001101101001100001010000000000
000000000000000001000000000001111110010000000000000000
000000000000000000000110000000001101101100010100000000
000000000000000000000000000011011100011100100000100000
000000000001001001100000001101011010100000000000000000
000000001110100011000000000001101000110000010000000000

.ramt_tile 10 6
000010100000000000000000001111000001010000
000001010000000000000000001011101100000000
101000000010001000000011101000000000000000
000000010000001011000000001111000000000000
110000000000000111000000000111000000000000
110000000000000000000000000101000000001000
000010100000000000000000001000000000000000
000000000000000000000011101101000000000000
000000000000000111100000001111100000000000
000000000000000000100000000001000000010000
000000000000001000000011111000000000000000
000000000000001111000011001001000000000000
000000000000000000000010001011100000001000
000000000000001001000111111111100000000000
110001000000010011100111110000000000000000
110000000000001111100011110011000000000000

.logic_tile 11 6
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
101000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.io_tile 13 6
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 7
000000000000001000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000000100000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000100100111000010100001000000000000001000000000
000000000001000000100100000000100000000000000000001000
000000000000000000000000010101100000000000001000000000
000000000000000000000011000000000000000000000000000000
000000000010000000000000000011001000001100111000000000
000001000000000000000000000000000000110011000000100000
000000000000000101000000000111001000001100111010000000
000000000000000000100000000000100000110011000000000000
000000100000000111000000000000001001001100111000000000
000001000000000000000000000000001110110011000010000000
000000000000000000000011100000001001001100111010000000
000000000000000000000000000000001101110011000000000000
000000000000000000000011100001001000001100111010000000
000000000000000000000000000000000000110011000000000000
000000000000000111000000000001101000001100111000000000
000000000000000000000000000000100000110011000000000010

.ramb_tile 3 7
000000000000000000000011101001100001000000
000000000000000001000000000011101011000000
111000000000000011100111101000000000000000
000000000000000111100000000101000000000000
010000100000000000000111001001000000000000
110001001010000000000100000111100000000000
000000000000000000000011100000000000000000
000000000000000001000011101011000000000000
000000000000000111000011100011000000000000
000000000000000000100110001011000000000000
000000000000000000000000001000000000000000
000000000000000001000000001111000000000000
000000000000010000000000000001100000000000
000000000000000000000000000001000000000000
010000000000000111000000001000000000000000
010000000000000000100010011101000000000000

.logic_tile 4 7
000010100000000001000010000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000000000000000000011100111011010001001000000000000
000000000000000000000100000001101110101011110000000000
110000000001000000000000000000000000000000000000000000
000000000000110000000000000000000000000000000000000000
000000000000000111000111000000011010000100000110000000
000000000000000000100000000000010000000000000000000000
000010101000000000000000000001000000000000000110000000
000000001110000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000001000000111000000000000000000000000000000
000000000100001011000000000000000000000000000000000000
000000100000000000000000001000000000000000000110000000
000000000000000000000000001001000000000010000000000000

.logic_tile 5 7
100000000000001000000000000000000000010110100100100000
000000000000000001000010110001000000101001011011100110
001000000000001000000000001101001110100010000000000000
101000000000001011000000000111101100000100010000000000
110001000000000011100011100000000001111001110000000000
010000000000000000000100001001001000110110110000000000
000001000000100000000000010001001110101010100100100001
000000100011000000000011010000010000101010101011000010
000000000000000111100000010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100110000101111100010000110000000000
000000000000000000000000001111111000000000100000000000
110000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000

.logic_tile 6 7
000000000000000000000000010111100001111001110000000000
000000100000000000000011100000001100111001110000100000
101000000000011000000110000000001000101011110100000001
000000001010000001000100000111010000010111110000000100
010000000000000000000110000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000001000001110010101000000000000
000000000000000000000000001001011110101010000000000000
000000000000000000000000000001100000010110100000000000
000000000000000000000000000000100000010110100001000000
000000000000000000000000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000001000000001000000110100000000000000000000000000000
000010000000000001000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
010000000000000101000000000000000000000000000000000000

.logic_tile 7 7
000000000000100000000000010111111100111111110000000000
000000000000010000000011100111000000111110100000000000
101000000000001001100000001111000001111111110000000000
000000000000000101100000000111001100100110010000000000
010000000000001001100000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
000000000000000000000010100101011011100010100000000001
000000000000100000000000000101011000100001010000000000
000000000000010000000000000000000000000000100100000000
000000000000100000000000000000001010000000000000000000
000000000000000001000000001101101111000000110000000000
000000000000000000000000000011101110001011000010100010
000001000000000101100000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000

.logic_tile 8 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000001000000000000000000000000000000100000001
000000000000001111000000000101000000000010000001000000
010000000000001001100111000000000000000000000000000000
110000000000000101000100000000000000000000000000000000
000000000000001011100000010000000000000000000000000000
000000000000000101100010000000000000000000000000000000
000000000000100001100000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000111100001010000100000000000
000000000000000000000000000000101011010000100000000000
000000000000000000000000000000011011000000100000000000
000000000000000000000000000101001010000000010010000000
010000000000000000000110000101111111000111010000000000
010000000000000000000100000011011010000011110010000000

.logic_tile 9 7
000010000000000000000000000000000001000000100100000000
000001000000001101000010100000001110000000000000000000
101000000001000000000000000000011110000100000100000000
000000000000100101000000000000010000000000000000000000
010000000001000000000000000000000000000000000100000000
010000000000000000000000000111000000000010000000000000
000010000000000011100000001001000000000110000000000000
000000000000000000100000000011001110011111100000000000
000010000000000001100010111000000000000000000100000000
000001000000000000000110000101000000000010000000000000
000000000000000001000000001000001100000111010000000000
000000000000001101000000000011011100001011100000000000
000000000000001101000000000000001100000100000100000000
000000000000000001100000000000010000000000000000000000
010000000000000101000010100011100000000000000100000000
010000000000000000100100000000000000000001000000000000

.ramb_tile 10 7
000010000000000000000000000000000000000000
000001010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000110000000000011100000000000000000000000000000
110000100000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000001010000000000000000011010000100000110000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 8
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000111010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000100100000
000000000000001101000000000001000000000010000000000000
111000000000001000000010100000000000000000000000000000
000000000000000001000100000000000000000000000000000000
110000000000000000000000000000011100000100000000000000
100000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000100000000
000000000000000011000000000011000000000010000000100000
000000000000000000000110100001100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000100000

.logic_tile 2 8
000000000000000111000110110000001001111100001000000001
000000000000000000100110100000001000111100000000010000
101000000000001000000000000111100000000000001000000000
000000101100001011000000000000000000000000000000000000
010001000000000000000110000000001000111100001000000000
010010100000000000000000000000000000111100000010000000
000000000000000000000000000000001010000011110110000001
000000000000000000000000000000010000000011110000100001
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000001100000001101000000001100110110000001
000000000000000000000000000011100000110011000010000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000011100000000000000000111001110000000010
000000000000000000100000001001001000110110110000000001

.ramt_tile 3 8
000000000000000011100011100001000001000000
000000010000000000000000001101001100000000
101000000000000101100011101000000000000000
000000010000000111000100000001000000000000
110000000001000000000110101101100000000000
010000000000100000000000000101100000001000
000000000000000011100000011000000000000000
000000000000000000100011011011000000000000
000000000100100011100111000011000000000000
000000000101010000000110010111000000000100
000000000000001000000111000000000000000000
000000000000001011000000001011000000000000
000000100001000011100000001001000000000000
000001000110100000110000000111100000000000
010000000000000011100000001000000000000000
010000000000000000100000001001000000000000

.logic_tile 4 8
100000000000101101000010101001011001100111010000000000
000000000101010001000111111001001110100001010000000000
101000000000001011100010110101000000010000100000100000
001000000000100011000110100000101110010000100000000100
010000000000000101000110101001111100000000000000000000
010000000000001101100111100011100000101000000000000000
000000000000000111100011110111001100110011000000000000
000000000000000000100010010011111001000000000000000000
000000000000000111000111000111101010010000000010000000
000000000000000001000011101101111110001000000000100000
000000000000000101100000000001011001010111100100000000
000000000000001111000000001111001011000010000000100000
000000000000001001000011110011001111000110100100000000
000000000000000101000110100101111011000101010000100000
000000000000000101000011101111111010100010000000000000
000000000000000111000110000111101010001000100000000000

.logic_tile 5 8
000000000000000101000110010101100000010000100001000000
000000000010000000000010100111101010000000000000000000
101000000000000000000000000111001001111100010100000000
000000000000000000000000000001011100111100001000000011
000000000000000001000110101101011110000000000000000001
000000000000000000000011100101100000010100000000100000
000000000000000011100110110111111101100010000000000000
000000000000000000100010000011011111000100010000000000
000000000001000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010001000000010101101010100000000000000000
000000000000100001000011011001111110000000000000000000
000000000000001001100000000000000000000000000100000000
000000000000000001000000000101000000000010000000000000
110000000000000001000000000000011100000100000100000000
000000000000100001100011100000000000000000000000000010

.logic_tile 6 8
000000000001001000000111101101101001101111010100000000
000000000000001101000000001111011100111111100000000000
001000000000001000000000010000000000000000000000000000
001000000000001001000011110000000000000000000000000000
110000000000000001000000000111111011010110010000100000
110000000000000101000000000101111000011101100000000000
000000000000010000000000010000000000000000000000000000
000000000000001101000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000001010000001000000000000000000000000000000000000
000000000000000000000010100101011111000100000000000011
000000000000010000000000000000011001000100000000000000
000000000000000000000010100000000000000000000000000000
000000001000000000000010000000000000000000000000000000

.logic_tile 7 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000001010000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
110000000000001000000000000000000000000000000000000000
010000000000000101000000000000000000000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000100000000001000010000000
000000000000000000000000010000001010000100000110000000
000000000000000000000010100000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 8
000000001110001101000000010011100000000000000100000000
000000000000000011000010000000000000000001000000000000
101000000000000101000000000111100000000000000100000000
000000000000000000000000000000000000000001000000000010
010000000000000000000000000000011000000100000000000000
010000000000100000000000000000000000000000000000000000
000000000000000000000011100011000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000001110000100000100000000
000000000000000000000010100000000000000000000000000000
000000000000000101000000000111000000000000000100000000
000000000110001101100000000000000000000001000000000000
000000000000000101000000000001011111000000000000000010
000000000000001101100000000001001011010000000000000100
000000000001011001000000000011100000000000000100000000
000000000000101001000000000000000000000001000000000000

.logic_tile 9 8
000010000000001000000000000000011110000100000100000000
000001000000000101000000000000010000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000001000000000000000000000000000000000100100000
010000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000001011101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000010000000011110000000000000000000000000000

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000000000000110100110
000000000000000000000000000000000000000001001001100100
000000000000001000000000000000000000010110100000000000
000000000000000111000000000101000000101001010010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
010000000000000011000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000100000000000000
000000011000000000
000000000000000000
000000000000001100
000000000000000000
000000000000100000
000000000000000000
000000000000000000
100100000000000001
100000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 9
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000010000000000000
000001110000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000001100000000111000000000000000100000000
000000000000000000000000000000100000000001000000000000
111000001100000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000
110000000000000101000000000000000001000000100100000000
100000000000010000100000000000001010000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000100100000000
000000000000000000000000000000001000000000000000000000

.logic_tile 2 9
000000100000000000000000000011000000000000000100000000
000000001010000000000000000000000000000001000000000000
111000000000000000000110101000000000000000000100000000
000000000000000000000000001001000000000010000000000000
010000000000101101100000010000001010000100000100000000
100010000001010101000010100000010000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000000
000010000000000101000000000111000000000000000100000000
000000000000000000100000000000000000000001000000000000
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000001100000000101000000000000000100000000
000000000000000000100000000000000000000001000000000000

.ramb_tile 3 9
000010000001000111100000001101000001000000
000000000000110000100000000011001111000000
111000000000000101100110100000000000000000
000000000000001001000000000111000000000000
110100000000101000000000011001100000000000
110000000001010101000010100001000000000000
000000000000000111000000000000000000000000
000000000000000000100000001111000000000000
000000000010001000000110100001100000000000
000000000000000101000010011011100000000000
000000000000000000000000000000000000000000
000000000000001001000000001011000000000000
000010101110010000000111000101000000000000
000000000000011001000110010011100000000000
010000000000000000000111000000000000000000
110000000100000000000100000001000000000000

.logic_tile 4 9
000000000000001000000000001000000000000000000100100000
000000000000000101000000001001000000000010000010100110
111000000001010000000111100111101101101011110000000000
000000000000000000000011110101001010000110000000000000
110000000000000000000000000000000000000000000000000000
010001000000001101000000000000000000000000000000000000
000000000000001000000111100111000000000000000100100000
000000000000001011000110110000100000000001000000100001
000000000001011011100000000000000000000000000000000000
000010001110001001000011000000000000000000000000000000
000010100000000000000110100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000010000011011101011100100000000000
000000000000000000000000000001011110011100010000000010
110000000000000101100010001101111111001000010000000000
000000000000000000000100001101111001010010000000000000

.logic_tile 5 9
100010100000001101000000010011101111001000100000000000
000000000000000111100011110111001111100010000000000000
001000000000000001100010100001011111111100000010000000
101000000000001101000110111011001010111100010000000000
010010100000001111000010101001011010100010000000000000
010000000100000001100110110011011011001000100000000000
000000000000001111000110011011101100100000000000000000
000000000000001101000011010111111010000000000000000100
000000000000100000000011110101011101100010000000000000
000000001100010000000110001111111000001000100000000000
000000000000000011100011110000011011110011000100000000
000000000000000001100110000000011000110011001001100010
000000000001011111000111101001101111100010000000000000
000000000000101111000011110101111001001000100000000000
110000000000001111000010000101100000010110100100000000
000000000000000001000100000000100000010110101010000010

.logic_tile 6 9
000010000000000000000000000011111010010111100000000000
000000000000001101000000000111011000001011100000000010
101000000000000000000000000000011000000010100000000000
000000001010000111000000000011000000000001010000000010
110010000000000000000110010000001101110000000100000000
110001000000000000000010000000001000110000000000000000
000000001100000000000000010000011000000001010100000000
000000000000000000000011100011000000000010100000000100
000001000000000011000010100011001011111001010000000000
000010001010000000000000001101111101111101110010000000
000000000000000001100000010011101010000100000000000000
000000000000000000000010001101111101000000000000000000
000010000000000101000011000011000001010000100100000000
000000000001010000000000000000001000010000100000000011
110000000000000111100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000

.logic_tile 7 9
000000000000000101000110100001001101111001010100000000
000000000000001111100010001001001010110000000000000000
001000000000001000000011111101100000111111110100000000
001000000000000101000110101111100000101001010000000000
110000000000100000000010110000000000000000000000000000
110000000001000000000110100000000000000000000000000000
000001000000000101100110000001101010000110100001000000
000000100000000000000000001001111011000011000000000000
000000000000100101000000001001011111101000010100000000
000000000000000000100000000101001101110100010000000000
000000000000000000000000000000011010111100010100000000
000000000000010000000010010111011000111100100000000000
000000000000000000000110000001011000101000000100000000
000000000000001001000000000000010000101000000000000000
010000000000000000000000000001101010000000100000000000
010000000000001101000010111001111011000000000010000000

.logic_tile 8 9
000000000000001000000000001000000000000000000100000000
000000000000001111000000000011000000000010000000100101
101000000000000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000000000011
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000111000000000001000000100110000000
000000000000000000000000000000001111000000000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000011000000000000000000100100000010
000000000000000000000000000000001000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 9 9
000000000000000000000000000000000000000000000000000000
000000000000001111000011010000000000000000000000000000
001000000100000000000111100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000000000000000000111000001100000010100000000
010000000000000000000000000000001100100000010000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000001001100001111001110100000000
000000000000000000000000000011101101110000110000100000
000000000000000000000000010000000000000000000000000000
000000000000000001000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000001010111100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000

.ramb_tile 10 9
000010100000100000000000000000000000000000
000001010000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000010000000000000000000000000000
000010000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000011100000011000000100000100100000
000000000000000000000000000000010000000000000000000000
101000000000000000000111100000000000000000000000000000
000000101000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000010110100000000000
000000000010000000000000001001000000101001010000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
110000000000000111100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000100000000000000000000000000000000000000000
101010000001010000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000001111100111101010000000000
000000000000000000000000000000100000111101010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000011110100000000
000000000000000000000000000000010000000011110000000000

.io_tile 13 9
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000101110
000000000000010100
001100011000011000
000000001000100000
000001111000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000010
000100000001000000
000000000000000000
000000000001000001
000000000000000010
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 10
000000000000000000000000000000011000000100000100100000
000000000000000000000000000000000000000000000000000000
111000000000000001100000010001100000000000000100000000
000000000000000000000010000000100000000001000000000000
110000000000000000000000010000011110000100000100100000
100000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000110000000000000000000100100000000
000000000000000000000000000000001111000000000000000000
110000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000010011100000000000001000000000
000000000000000000000010000000100000000000000000001000
101000000000001000000000000101000000000000001000000000
000000000000000001000000000000100000000000000000000000
110000000000000000000010000000001000001100111110100000
010000000000000000000000000000001001110011000000000001
000000000000000001100000000000001000001100111100100000
000000000000000000000000000000001101110011000000100011
000000000000000000000110000000001001001100111100000001
000000000000000000000011000000001000110011000010100010
000000000000000000000010010101101000001100111110000000
000000000000000000000010000000000000110011000010100011
000000000001000000000000000000001001001100111100000001
000000000000000000000000000000001101110011000000100010
110000000000000000000110000111101000001100111100000001
000000000000000000000000000000100000110011000011100000

.ramt_tile 3 10
000000000000000111100110111011000000000000
000000010000000000000010101101001100000000
101010000000001101100110110000000000000000
000000010000000101000010100001000000000000
110001000000000000000000010011000000000000
010000100000000000000011001001100000000000
000000000000000000000111000000000000000000
000000000010000000000100001001000000000000
000000000000000001100110001101000000000000
000000000000001101100110000001100000000000
000000000000001000000000001000000000000000
000000001110001011000000000001000000000000
000001000000000000000000001111100000000000
000010100000000000000000001001000000000001
110000000000001000000000001000000000000000
010000000000001001000000001001000000000000

.logic_tile 4 10
000000000000000000000000001101011000011100000000000000
000000000000001101000000000101011110101110100000000000
111000100000001000000110011101111010010101000000100000
000001000000100101000111100011011011111101000000000000
000000000000001000000000011001111111001001000000000000
000000000000000101000010100101101100101011110000000010
000000000000000001100110001011111011000101010000000000
000000000000000000100110111001101111011110100000000010
000000000000000011100010011001101101011001110000000000
000000000000000000100110010001101010001001010000000010
000000000000000111000000000000001110000100000100000000
000000000000001101000010110000010000000000000000000010
000000000000000111000010001101101100010000010000000000
000000000000000000000010111001111000000101000000000000
110000000000001000000000010011011011010100110010000000
000000000100001001000010011111101001100100110000000000

.logic_tile 5 10
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000001000
000000000000000000000000000011001100001100111000000000
000000000000000000000000000000100000110011000000000000
000010100000000001000000000000001000001100111000000000
000001100000000000100000000000001110110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001100110011000000000000
000000100001000000000110000011001000001100111000000000
000001000000001101000110110000100000110011000000000000
000000000000000101000000000000001000001100111000000000
000000000000000000100000000000001110110011000000000000
000000000000001101000000010000001000001100111000000000
000000000000001001100011010000001010110011000000000000
000000000000000000000000000000001000001100111000000000
000001000000000000000000000000001111110011000000000000

.logic_tile 6 10
000000000000100000000111000000011000000100000100000000
000000000010000000000111110000010000000000001000000000
101000000000001101000111000000011000000100000100000000
000000000000001011000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000001110000000000000001001000000000010000000000000
000000000000000101000110000000001100000100000100000000
000000000001000000100000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000100101000000000000000000000000000000000000
000000000000000101100000000001101101010111100000000000
000000000000000000000000000111011111000111010000000000
110000000000000000000111000000000000000000000000000000
010000001000000000000100000000000000000000000000000000

.logic_tile 7 10
000000000000000111100000000000000000000000000100000000
000000000000000000100000000011000000000010000010000001
101000001010000000000000000011101110000000000010000000
000000000000000000000000001011111111000001000000000000
010000000000000001000111100000011010000100000100000000
110010000000000000000000000000010000000000000000000000
000000100000010000000010010000000000000000100100000000
000001000000100000000111100000001100000000000010000000
000000000000000001100110001000000000000000000100000001
000000000000000001100000001101000000000010000000000000
000010100001010000000000010000000000000000000000000000
000001001100000000000010010000000000000000000000000000
000000000000100000000110010000000000000000000100000000
000000000001010000000110010101000000000010000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001000000000000000000000

.logic_tile 8 10
000000000000000011100000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
101000000001010000000000000011100000000000000110000000
000000000000100000000000000000100000000001000001100000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000100001
000000000000001000000000000000011100000100000100000100
000000000000001101000000000000010000000000000010000100
000000000001000000000010000000000000000000000000000000
000000000000100000000010000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011000000000000000110000110
000000000000000000000000000000000000000001000000000000

.logic_tile 9 10
000000000000000000000000000000000000000000000100000010
000000000000000000000000000011000000000010000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000000000000000000000000000000000000100000001
000000000000000000000000000011000000000010000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 10
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000001000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
010000000000000000
000100000001000000
000000000000000000
010011110001000000
000000000000000000
011000000000000000
001100000000000000
010000000000000000
001000000000101000
000100000000000100
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000000000000000001000000100100000001
000000000000000101000000000000001001000000000000000000
111000000000000101000000000001000000000000000100000001
000000000000000000000010100000000000000001000000000000
010000000000000000000010100111000000000000000100000000
100000000000000000000000000000100000000001000010000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000010000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000010000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000

.logic_tile 2 11
000000001100000000000000000000001000001100110100100001
000000000000000000000000000000001100110011000000010011
101000000000101000000000000000000000000000000000000000
000001000001000101000000000000000000000000000000000000
110001000000100000000000000000000000000000000000000000
010000100001011101000000000000000000000000000000000000
000000100000001000000000000000011000000100000000000000
000000000000001011000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000000000000001001001000000000000
000000000000000000000000000101001010000110000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 11
010001000000000000000000001111100001000000
001000100000000000000000001011101011000001
111000000000000111000000000000000000000000
000000000000000111000000000111000000000000
010000000000000000000111000111100000000000
111000000000000000000110011011000000000000
000000000000000000000111000000000000000000
001000000000000000000100000011000000000000
000001000000000101100000011011100000000000
001000100000000001000010100111000000000000
000000000000000011100000010000000000000000
001000000000000000100010101101000000000000
000000000000001000000000010111000000000000
001000000000000101000011100011100000000000
010000000000000101100000001000000000000000
011000000000001111000011110001000000000000

.logic_tile 4 11
000000000000000101000010100001000000000000000100000101
000000000000000000100110110000000000000001000000100000
111000000000001101000000000000000000000000100100100000
000000000000000111100010110000001001000000000000100010
110000000000000000000000000000000000000000000100100000
110000000000000000000000001001000000000010000000000010
000000000000000000000010110000011000111101010000000100
000000000000001101000110000111000000111110100000000000
000000000000000111000011101001001101100010000000000000
000000000000000000100100001001101110000100010000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001010000000000000100010
000000000000000000000110000101100000010110100100000000
000000000000000001000000000000100000010110100000100010
110000000000000111000111001101111110100010000000000000
000000001000000000100100000001111101000100010000000000

.logic_tile 5 11
000000000100001000000000000000001000111100001000000000
000000000000000001000010110000000000111100000000010000
111000000000001101100111011001111001101000010100000000
000000000000000001000111010011101011110100010000000100
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000001101000110111111111111110011000000000000
000000000000000101000010000001011001000000000000000000
000000100000000001100000001101001101000100000000000000
000000000000000000000000000011001110010000000000000000
000000000000000001100110001001011011100000000000000000
000000000000001101000011110101111101000000000000000000
000000000000000101000000000111001011000100000000000000
000000000000001111100010110001001010100000000000000000
110000000000000001000010001011101110100010000000000000
000000000000000111100100000111101111001000100000000000

.logic_tile 6 11
000000000000000000000000001011111010000000000000000000
000000000000000111000011100001111101001000000000000000
101000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
010000000000000000000110000000000000000000000100000000
010000000000000000000100000001000000000010000000000101
000000000000000001000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000010100001010000000010000101000001100000010000000000
000000000000100000000000001111101101000000000000100000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 7 11
000000000000000000000110001101011110001111000000000000
000000000000000000000010101101101011101111000000000100
000000000110000000000010100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000010111000011000000010000000000000
000000000000001101000010101001011001000001000000000000
000000000000000111000111000101111011001000000000000000
000000001110000101000100000000011111001000000000000000
000000000000000000000000000101000000000000000000000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000001001011001000000000000000000
000000000000000000000000000101111001000001000000000001
000000000000000000000000010000000000000000000000000000
000000001000000000000010000000000000000000000000000000
000000000000001001100000000111100000100000010010000001
000000000000000101000010001111001001110000110000000000

.logic_tile 8 11
000000000000000000000000001111111111011110100100000000
000000000000001101000000001101101110111111111000000001
101000000001001101100111100101011111011111110100100000
000000000000100001000000000011001100011111100000000000
110000000000000001000000011111001110011110100000000000
110000000000000000100010100001101000101110000000000000
000010100000000101000010100011100001000110000000000001
000000000000000000100110001101001000001111000000000000
000000000000001101100000010001100000001001000000000000
000000000000001001000010000000001100001001000010000001
000000000000001101000000000011101100010111110010000001
000000000000001001100000001101000000111111110000000000
000000000000000000000111100000000000000000000000000000
000000000000001101000110010000000000000000000000000000
010000000001001001100000001111101101001111110100000000
110000000000100101000011101001011011011111110000100000

.logic_tile 9 11
000000000000000011100111000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
101000000000000000000000000111000000000000000100000000
000000000000000000000000000000000000000001000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000111000101100000000000000100000000
000000000000000000000100000000100000000001000000000000
000010100000000000000110000000000001000000100100000000
000000000000000000000100000000001111000000000000000000
000000000000000000000000000000000000000000100110000000
000000000000000000000000000000001101000000000000000000
000000000000000001100010000001000000000000000100000100
000000000000000000100000000000000000000001000000000000
000000000000000000000110000000000000000000000100000000
000000000000000000000100001001000000000010000000000000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000001000000000000000000100000000
000000000000000000000011100011000000000010000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010011011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 12
000000000100000000
000100000100000000
000000000100000000
010000000100000001
000000000100000000
000000000100000000
001100000100000000
000000000100000000
001000000000000000
000100000000000000
000000000000001100
000000000000001100
000000111000000000
000000001000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000000000010100000000000000000000000000000
001000000000000000000100000000000000000000000000000000
111000000000001000000000001111011000010111100100000010
000000000000000001000000000111001100010110100000000000
110000000000000000000110000111100001010000100000000000
111000000000000000000000000000001110010000100000000000
000000000000001000000000001111011000010100000000000000
001000000000001101000000000101001001100000010000000000
000000000000000101000000001111101100000000000100000000
001000000000000000100000000001001110000000010000000000
000010100000000000000000000101011001010110100000000000
001000000000000000000000000011101110010110110000100000
000000000000000001100110100101101001000000000000000000
001000000000000000000000000111011000010000000000100000
110000000000000101000000000000000000000000000000000000
001000000000001101100000000000000000000000000000000000

.logic_tile 2 12
010001000000000000000000000000011010000100000110000000
001010100000000000000000000000010000000000000000000000
111000000000001000000110100000000000000000000000000000
000000000000000101000100000000000000000000000000000000
000000001100000101100000010001101011101101010000000000
001000000000000000000010100101111000101001010000000000
000000000000000000000000000000011100000100000000000000
001000000000000000000010110000000000000000000000000000
000000000000000000000000000000001110111100010000000000
001000000000000000000000001111011010111100100000000000
000000000000001000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
001000000000000000000110000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 12
000000000000000111100011101011000000000010
000000010000100000100000001101101100000000
101001000000000111100111000000000000000000
000010110000000000000100001101000000000000
110000001100000011100111101001100000000010
010000000000001001000010000101000000000000
000000000000000011100011101000000000000000
000000000000000000100000001001000000000000
000010001100001000000110000001000000000000
000000000000101001000110010101000000000001
000000000000000000000000000000000000000000
000000000000000000000000001001000000000000
000000100000100000000000000101000000000000
000001000001010000000000001101000000000001
110000000000001101000000001000000000000000
110000000000000011100000000111000000000000

.logic_tile 4 12
010000000000000000000000000000000001000000001000000000
001000000000000000000010100000001001000000000000001000
000000000000000000000000000000011000001100111000000000
000000000000000000000010100000011010110011000000000000
000000000000000101000011100000001000001100111000000000
001000000000000101000010000000001001110011000000000000
000000000000000101000000000101001000001100111000000000
001000000000000000000000000000000000110011000000000000
000000000000000000000000000000001001001100111000000000
001000000000000000000000000000001010110011000000000000
000000000000000000000000000000001000001100111000000001
001000000000000000000000000000001011110011000000000000
000000000000001000000000000000001000001100111000000000
001000000000000101000000000000001011110011000000100000
000000000000000000000000000000001000001100111000000000
001000000000000000000000000000001110110011000000000000

.logic_tile 5 12
010000000000001000000010100000011000000100000100000001
001000000000000001000000000000010000000000000001000010
111000000000000000000110101101101110110011000000000000
000000000000000000000000000111001111010010000000000000
110000000000010001100111000111111110001000100000000000
111000000000100000000100000011101011010001000000000000
000000000000001001100000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000000000000000000111011110100010000000000000
001000000000001101000010001101011101000100010000000000
000000000000000000000011100011000000000000000110000000
001000000000000000000100000000000000000001000000100000
000000000000001011100110011101101000100000000000000000
001000000000001001100110011111011010000000000000000010
110000000000000000000110011001011011111111000000000000
001000000000001111000010011011001110000000000000000000

.logic_tile 6 12
010000000000000000000000010000000000000000000000000000
001000000000000000000010010000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
111000000000000101000000000000000000000000000000000000
000000000000000000000000000000000001000000100100100000
001000000000000000000000000000001100000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000111000000000000001000110000000000000000
001000000000000000000000000000011010110000000000000100
000000000000000000000011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 12
010000000000001000000000010101001100110111110000000001
001000000000001011000010000000101010110111110000000000
101000000000001000000000001001100000101001010000000001
000000000000001001000000000111000000000000000010000100
110000000000001001000000000000000001000000100100000000
111000000000000001000010100000001111000000000000000000
000000000000000101000010110101011010111100000000000000
001000000000000000000011000011010000010100000000000000
000000000100000001000010010011011010000000000000000000
001000000000000000000010010001111101000000100000000000
000000000000000000000000000001101000000111010000000000
001000000000000000000000000101011111010111100000000000
000000000000000000000010000101001101000111000000000000
001000000000000001000010010000101010000111000010000000
000000000000001000000111000000000000000000100100000000
001000000000000001000000000000001110000000000000000000

.logic_tile 8 12
010000000000000011100010110011100000000000000100000000
001000000000000000100010000000100000000001000000000000
101000000000000000000000000111100000101001010000000001
000000000000000101000011100001000000000000000000000000
010000000000000011100011110000000001000000100100000000
111000000000100000000011110000001001000000000000000000
000000100000001101000000010101011111111100000000000000
001001000000000101000010000001011100111000000010000000
000000000000000000000000010101100001001001000010000010
001000000000000000000010010000001010001001000000000100
000000000000000001100010000011000000010000100000000000
001000000000000000100000000001101001110000110000000000
000000000000000000000000000001000000000000000000000000
001000000000000000000000000101001101010000100000000010
000000000000010001100110000001101001010111100000000000
001000000000000000100100001101011011000111010000000000

.logic_tile 9 12
010000000000000000000010100000001010000100000100000000
001000000000000000000011100000010000000000000000000001
101000000000000000000010110001011000101000000000000000
000000000000000000000010100000110000101000000010000000
110000001110000101100000010000000000000000000000000000
111000000000000000000011000000000000000000000000000000
000000000000000000000111001101011111010110000000000000
001000000000000000000111100111001001111111000010000000
000000000000000000000000001001001110001111110000000000
001000000000000000000000000111111010000110100010000000
000000000000000000000000000101100000000000000100000100
001000000000000000000000000000100000000001000000000000
000000000000000000000010010000011010000100000100000100
001000000000000000000011000000010000000000000000000000
000000000000001001100000000000000000000000000000000000
001000000000001011100000000000000000000000000000000000

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000001001101000000000000000000000000000000000000
101000000000000000000010101001011110111110110100000000
000100000000000000000000001001001110110110110000100000
110000000000000000000000000111111011111111110100000001
111000000000000101000000000111111110110110100000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000011100000000000000000000000000000
000000000000001000000000000111001011111111110100000000
001000000010000111000000000011101110111001010001000000
000000000000000000000000000000000000000000000000000000
001000000000001111000000000000000000000000000000000000
000000000000000001000111100000000000000000000000000000
001000000000000001000111110000000000000000000000000000
110000000000000001000000000000000000000000000000000000
011000000000000000100011110000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000000000100000000
000000000100000000
000000000100000000
000000000100000001
000000000100000000
000000000100000000
000000000101000000
000000000100000000
000000000000000000
000000000000000000
000000000000110010
000000000000010000
000000000000000000
000001010000000001
000000000000000010
000000000000000000

.io_tile 0 13
000000000100000000
000100000100001000
110000000100000000
000001110100000000
000000000100000000
000000000100000000
111100000100000000
000000000100000000
001000000000101000
000100000000010100
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000010000

.logic_tile 1 13
010010100000000101000000000000000000000000001000000000
001000000000000000000000000000001101000000000000001000
111000000000000001100000000111101101001100111000000000
000000000000000101000000000000011011110011000000000000
110000000000000101000000001000001001110011000000000000
111000000000000000000000001101001110001100110000000000
000000000000000000000110011101100001100000010000000000
001000000000000000000010000001101110000000000000000000
000000000000000000000110010001001101000000000100000000
001000001010000000000010100111011000100001010000000000
000000000000000000000000000101011001001001010100000000
001000000000000000000000001011001000001001000000000000
000000000000000001100011110111100000010110100000000000
001000000000000000000010000000000000010110100000000000
110000000000001101100000000001101010001100000100000000
001000000000000001000000001011001111001000000000000000

.logic_tile 2 13
010000000000000000000000001111001100101011110000000000
001000000000000000000010010011101011111001010000000001
111000000000000000000111100000000000000000000000000000
000000000000001101000100000000000000000000000000000000
010000000000000000000110100000000001001111000000000000
011000000000000000000000000000001010001111000000000000
000000000000000101100000001000011000001000000000100000
001000000000000000000000000111001111000100000000000000
000000000000000001100000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
000000000000001000000000000000000000000010000000000000
001000000000001001000000000000000000000000000001100111
000000000000000000000000000001101101010000000100000000
001000000000000000000010000000101100010000000000000000
110000000000000000000000000000000000000000000000000000
001000000000001101000000000000000000000000000000000000

.ramb_tile 3 13
010000000000000000000000000000000000000000
001000011110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000000000000000000001001001100110000000000
001000000000000000000000000000001010110011000000010000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000001100000000000001100000100000100000000
001000000000000000100000000000010000000000000000000010
000000000000000000000000010000000000000000000000000000
001000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 13
010000001100000011100000000000001111111100110000000000
001000000000000000000000000000001101111100110000100000
101000000000001000000000011001101110110110110100100000
000000000000001011000011101111101100111101110000000000
010000000000001000000110000000000000000000000000000000
111000000000001111000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
001000000000001011000010000000000000000000000000000000
000010100000000101000000001001001011000000000000000000
001000000000000001000000000001001110010000000000000000
110000000000000001000000010000000000000000000000000000
011000000000000000000010100000000000000000000000000000

.logic_tile 7 13
010000000000000000000011101101011001010000000000000000
001000000000000000000011100001001001000000000000000000
101000000000001011100000011000000000001001000000000000
000000000000000111100011011111001010000110000000000000
110000100000000000000000000111100000000000000000000000
011001000000000101000010110000000000000001000000000000
000000000000000001000010100101100000000000000100000000
001000000000000000000000000000000000000001000000000000
000000000000000000000000010000000000000000100100000000
001000000000000000000010000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000010000101001001010111100000000000
001000000000000000000000001111111011111111010000000000
000000000000001000000000000000000000000000000000000000
001000000000000101000010100000000000000000000000000000

.logic_tile 8 13
010000000010100000000111000101111111010111100000000000
001000000001010000000111110101111101001011100000000010
101000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
010000001100000101000000001000000000000000000100000000
011000000000000000000000000101000000000010000000000000
000000000000000111000000001101001101010110000000000000
001000000000001101000010101011001010111111000000100000
000000001100001000000000000000000001100000010010000000
001000000000001001000000000101001100010000100000100000
000000000000001000000010100001100001100000010000000000
001000000000001001000110000000001011100000010010000000
000000000000000000000000000111100000000000000100000000
001000000000000000000000000000000000000001000000000000
000000000000001000000000000000000000000000000100000000
001000000000001101000010111001000000000010000000000000

.logic_tile 9 13
010001000000000111100000010000000000000000000000000000
001010100000000000100011110000000000000000000000000000
101000000000000001100000001101101110010111100000000000
000000000000000111000000001111001110000111010000000100
010000000000001111000111000111101010010111100000000000
011000000000001011000010111111101010000111010000000000
000001000000001101000000001000000001100000010010000000
001000000000010111100000001111001010010000100000000000
000000000000010000000000000000000000000000000000000000
001000001010000000000000000000000000000000000000000000
000000000000000000000000000111101110001111110000000000
001000000000000000000000000001101011000110100000000000
000001000000000001100011010000000000000000000000000000
001010100000000001100010000000000000000000000000000000
110000000000000001100010110101011001011111100100000000
111000000000000000100110011111101000111111010000000010

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000010100000000000000000000000000000000000
001001000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000000001101111000111010000000000
001000000000000000000000000111001001010111100000000000
101000000000000011100000010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
110000000000000011100000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000111100010000000000000000000100100000000
001000000000001111000000000000001010000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
001000001110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000100000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000110010
000000000000010000
000000000000000000
000011010000000001
000000000000000010
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000110010000000001000000001000000000
000000000000000000000011010000001011000000000000001000
111000000000000000000110000101111011001100111000000000
000000000000000000000000000000011001110011000000000000
010000000000000001100000000001001001110011000000000000
010000000000000000000000000000101010001100110000000000
000000000000000001100010101111011100001000000100000000
000000000000000000100100000111001111001001000000000000
000000000000000101100000001011001001100000000000000000
000000000000000000000000000111011101000000000000000000
000000000000001000000000010101011101000000000100000000
000000000000000101000010000011001110010110000000000000
000000000000000101100000011111101101001100000100000000
000000000010000000000010000011001101101101010000000000
110000000000001001100000000111100000010110100000000000
000000000000000001000000000000000000010110100000000000

.logic_tile 2 14
000000000000000000000110010101101001000111110010000000
000000000000000000000011100111011000010111110000000000
111000000000001000000110000001111011010110100100000000
000000000000000001000000000011001011101101010010000001
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000010100000001011100010011101111011000011110000000000
000001000000000101100011010111011011000010110000000000
000000000000000001100000001011011011000001000100000000
000000000000000000000000000101011000000000000010000000
000000000000000000000000001000011011111101110000000000
000000000000000000000000000101011001111110110010000000
000000000000000001100000001101101101111011110001000000
000000000000000000000000000001001011110001110000000000
110000000000001000000000001101111000000000000000000000
000000000000000001000000001101001100000010000000000000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000001000011101001000000100000000
000000000000000000000000000111011101000100000000100000
110000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 6 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111100000011010000100000110000000
110000000000000000000000000000000000000000000010000000
000000000000001000000000010000000000000000000000000000
000000000000000011000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
110000000000000000000000000000000001000000100100000001
000000100000000000000000000000001011000000000010000000

.logic_tile 7 14
000000000000000000000010100000001010111100110001000000
000000000000000000000000000000001010111100110000000000
101000000000000000000000000011100000000000000000000000
000000000000000000000000000000000000000001000000000000
010000000000000111000110000001011100101001110110000000
110000000000000101000000001111111100011001110000000000
000000000000000000000110001111001111000110100000000000
000000000000000101000100000111011101010110100001000000
000000000000001000000110100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000101100110100000011010011100100100000000
000000000000000000000000001111001100101100010001000000
000000000000001000000000001011011010011101000100000000
000000000000000101000000001011011101110100010000000000

.logic_tile 8 14
000001000000000000000110000111100000000110000000000000
000000100100000000000000000000001010000110000000000000
101000000000000000000111000000000001000000100100000000
000000000000000000000111100000001011000000000000100000
010000000000000001100011011001001111101100000000000000
110000000000000000000011001111101101101000000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000011011001000000000010000000000010
000001000000000000000000000111100000000000000100000000
000010000000000000000000000000100000000001000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001000000000000101000000000000000100000000
000000000000000001000000000000100000000001000000000000
110000000000001000000110010000011000000100000100000000
000000000000000001000010110000010000000000000000000000

.logic_tile 9 14
000000000000001000000110101001011000110000110000000000
000000000000000101000011101001111000100000100000000000
101000000000000000000110110001000000010000100100100000
000000000000000111000010101101001100101001010010000000
010010100000001000000111110101000000101001010100000001
110001000000000001000110101011101000101111010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000001000000011101000000101001010110000001
000010000000000000000010011011001000101111010000000000
000000000000000000000000011001001000011101000100000000
000000000000000000000010011001011001110100010010000000
000000000000000000000000000101000001010000100100000000
000000000000000000000000000001001000010110100010100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000010
000100000000011000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001101111000000000
000000001000000000
000000000000000000
000100000000000000
000000000000010010
000000000000110000
000000000000100000
000000000000000001
000001111000000010
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000011110000000000
000000000000000000000000000000010000000011110000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000011010000010000
001100000000000000
000000000000000000
000010000000000000
000101110000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000001010000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000111001110000000000
000000000000000000000000000000101101111001110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000010000000000010
000010110000000000

.io_tile 3 17
000000000000000000
000000000000000001
100000000000000001
001000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001110000000000000
000010110000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000

.io_tile 7 17
000000000000000000
100000000000000000
010000000000000000
000000000000000001
000000011000000100
000000001000000100
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
010000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
010000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
010000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000001000000
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
000000000000000000
000000000000000000
100001110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000001010000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 3 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 1 i_sck$SB_IO_IN_$glb_clk
.sym 2 lvds_rx_09_inst.r_state_if_SB_LUT4_I3_O_$glb_ce
.sym 3 r_counter_$glb_clk
.sym 4 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 5 w_soft_reset_$glb_sr
.sym 6 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 7 lvds_clock_$glb_clk
.sym 8 lvds_rx_24_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 43 w_rx_09_fifo_data[14]
.sym 47 lvds_rx_24_inst.r_data[20]
.sym 48 lvds_rx_24_inst.r_data[25]
.sym 49 lvds_rx_24_inst.r_data[22]
.sym 53 lvds_rx_24_inst.r_data[18]
.sym 54 lvds_rx_24_inst.r_data[16]
.sym 177 lvds_rx_24_inst.r_data[28]
.sym 178 lvds_rx_24_inst.r_data[21]
.sym 179 lvds_rx_24_inst.r_data[26]
.sym 180 lvds_rx_24_inst.r_data[23]
.sym 181 lvds_rx_24_inst.r_data[24]
.sym 182 lvds_rx_24_inst.r_data[19]
.sym 183 lvds_rx_24_inst.r_data[15]
.sym 184 lvds_rx_24_inst.r_data[17]
.sym 191 io_smi_data[1]$SB_IO_OUT
.sym 211 io_smi_data[6]$SB_IO_OUT
.sym 224 w_rx_24_fifo_data[22]
.sym 291 w_rx_24_fifo_data[28]
.sym 292 w_rx_24_fifo_data[18]
.sym 293 w_rx_24_fifo_data[23]
.sym 294 w_rx_24_fifo_data[24]
.sym 295 w_rx_24_fifo_data[27]
.sym 296 w_rx_24_fifo_data[26]
.sym 297 w_rx_24_fifo_data[19]
.sym 298 w_rx_24_fifo_data[25]
.sym 300 rx_09_fifo.wr_addr[6]
.sym 407 w_rx_24_fifo_data[21]
.sym 408 w_rx_24_fifo_data[16]
.sym 410 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[0]
.sym 411 w_rx_24_fifo_data[17]
.sym 412 w_rx_24_fifo_data[20]
.sym 442 w_rx_24_fifo_data[27]
.sym 448 w_rx_24_fifo_data[25]
.sym 451 w_rx_24_fifo_data[28]
.sym 482 w_rx_24_fifo_data[18]
.sym 485 lvds_clock
.sym 519 w_rx_24_fifo_data[30]
.sym 521 w_rx_24_fifo_data[7]
.sym 523 w_rx_24_fifo_data[2]
.sym 524 w_rx_24_fifo_data[14]
.sym 552 w_rx_24_fifo_data[17]
.sym 573 w_rx_09_fifo_pulled_data[10]
.sym 585 w_smi_data_output[3]
.sym 594 i_smi_a2_SB_LUT4_I1_1_O[0]
.sym 639 lvds_rx_24_inst.r_data[14]
.sym 669 rx_09_fifo.mem_i.0.0.0_WCLKE
.sym 670 w_rx_24_fifo_data[2]
.sym 672 w_rx_24_fifo_data[14]
.sym 679 w_rx_24_fifo_data[30]
.sym 711 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 712 w_rx_24_fifo_data[7]
.sym 746 lvds_rx_24_inst.r_data[13]
.sym 748 rx_24_fifo.rd_addr_SB_DFFESR_Q_E
.sym 750 lvds_rx_24_inst.r_data[5]
.sym 751 lvds_rx_24_inst.r_data[7]
.sym 753 lvds_rx_24_inst.r_data[12]
.sym 779 w_lvds_rx_09_d0
.sym 790 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 812 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 823 w_lvds_rx_09_d1
.sym 826 w_lvds_rx_09_d0
.sym 827 w_lvds_rx_09_d1
.sym 830 lvds_clock
.sym 852 lvds_clock
.sym 860 lvds_rx_24_inst.r_data[11]
.sym 861 lvds_rx_24_inst.r_data[8]
.sym 862 lvds_rx_24_inst.r_data[9]
.sym 867 lvds_rx_24_inst.r_data[10]
.sym 904 rx_24_fifo.rd_addr[1]
.sym 909 i_smi_a2_SB_LUT4_I1_O
.sym 940 lvds_clock
.sym 944 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 970 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 974 lvds_rx_24_inst.r_data[3]
.sym 975 lvds_rx_24_inst.r_data[6]
.sym 976 lvds_rx_24_inst.r_data[0]
.sym 977 lvds_rx_24_inst.r_data[2]
.sym 979 lvds_rx_24_inst.r_data[1]
.sym 980 lvds_rx_24_inst.r_data[4]
.sym 983 r_tx_data_SB_DFFE_Q_E
.sym 1007 i_smi_a3$SB_IO_IN
.sym 1036 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 1054 i_smi_a3$SB_IO_IN
.sym 1088 w_rx_24_fifo_data[6]
.sym 1089 w_rx_24_fifo_data[5]
.sym 1090 w_rx_24_fifo_data[1]
.sym 1091 w_rx_24_fifo_data[0]
.sym 1092 w_rx_24_fifo_data[4]
.sym 1093 w_rx_24_fifo_data[3]
.sym 1132 rx_24_fifo.rd_addr[5]
.sym 1135 rx_24_fifo.rd_addr[7]
.sym 1138 w_lvds_rx_24_d0
.sym 1145 w_lvds_rx_24_d1
.sym 1168 w_lvds_rx_24_d0
.sym 1169 w_lvds_rx_24_d1
.sym 1173 w_lvds_rx_09_d0
.sym 1174 w_lvds_rx_09_d1
.sym 1183 $PACKER_VCC_NET
.sym 1184 lvds_clock_$glb_clk
.sym 1188 $PACKER_VCC_NET
.sym 1203 lvds_rx_24_inst.o_debug_state[0]
.sym 1204 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 1205 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 1206 lvds_rx_24_inst.o_debug_state[1]
.sym 1207 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 1208 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 1236 w_lvds_rx_09_d1
.sym 1251 w_lvds_rx_09_d0
.sym 1252 w_lvds_rx_24_d0
.sym 1253 $PACKER_VCC_NET
.sym 1259 w_lvds_rx_24_d1
.sym 1262 w_lvds_rx_09_d1
.sym 1282 w_lvds_rx_24_d0
.sym 1283 w_lvds_rx_24_d1
.sym 1287 lvds_clock
.sym 1297 $PACKER_VCC_NET
.sym 1313 $PACKER_VCC_NET
.sym 1317 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[1]
.sym 1318 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[2]
.sym 1319 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 1320 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3
.sym 1321 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[0]
.sym 1322 lvds_rx_24_inst.r_phase_count[1]
.sym 1323 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[2]
.sym 1341 w_soft_reset
.sym 1353 $PACKER_VCC_NET
.sym 1401 w_lvds_rx_24_d0
.sym 1402 w_lvds_rx_24_d1
.sym 1411 $PACKER_VCC_NET
.sym 1412 lvds_clock_$glb_clk
.sym 1416 $PACKER_VCC_NET
.sym 1431 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[1]
.sym 1432 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[2]
.sym 1433 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I1_I2[2]
.sym 1434 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 1435 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3
.sym 1436 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[0]
.sym 1437 lvds_rx_09_inst.r_phase_count[1]
.sym 1472 $PACKER_VCC_NET
.sym 1510 i_smi_a3$SB_IO_IN
.sym 1551 lvds_rx_09_inst.r_phase_count[0]
.sym 1552 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E
.sym 1879 w_rx_09_fifo_data[14]
.sym 1883 lvds_rx_24_inst.r_data[29]
.sym 1885 lvds_rx_24_inst.r_data[27]
.sym 1947 lvds_rx_24_inst.r_data[13]
.sym 1951 lvds_rx_24_inst.r_data[14]
.sym 1953 lvds_rx_24_inst.r_data[16]
.sym 1957 lvds_rx_24_inst.r_data[25]
.sym 1991 lvds_rx_09_inst.r_data[12]
.sym 2026 lvds_rx_09_inst.r_data[12]
.sym 2048 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 2049 lvds_clock_$glb_clk
.sym 2063 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[1]
.sym 2064 io_smi_data[6]$SB_IO_OUT
.sym 2065 w_rx_24_fifo_data[29]
.sym 2067 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 2068 io_smi_data[1]$SB_IO_OUT
.sym 2070 w_rx_24_fifo_data[22]
.sym 2071 rx_09_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 2081 rx_09_fifo.wr_addr[6]
.sym 2083 rx_09_fifo.wr_addr[4]
.sym 2093 lvds_rx_09_inst.r_data[12]
.sym 2104 smi_ctrl_ins.int_cnt_09[4]
.sym 2105 smi_ctrl_ins.int_cnt_09[3]
.sym 2122 lvds_rx_24_inst.r_data[29]
.sym 2135 lvds_rx_24_inst.r_data[22]
.sym 2140 lvds_rx_24_inst.r_data[15]
.sym 2143 lvds_rx_24_inst.r_data[18]
.sym 2155 lvds_rx_24_inst.r_data[23]
.sym 2158 lvds_rx_24_inst.r_data[18]
.sym 2168 lvds_rx_24_inst.r_data[20]
.sym 2175 lvds_rx_24_inst.r_data[16]
.sym 2180 lvds_rx_24_inst.r_data[14]
.sym 2185 lvds_rx_24_inst.r_data[18]
.sym 2193 lvds_rx_24_inst.r_data[23]
.sym 2197 lvds_rx_24_inst.r_data[20]
.sym 2224 lvds_rx_24_inst.r_data[16]
.sym 2229 lvds_rx_24_inst.r_data[14]
.sym 2231 lvds_rx_24_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 2232 lvds_clock_$glb_clk
.sym 2233 w_soft_reset_$glb_sr
.sym 2234 w_rx_09_fifo_data[20]
.sym 2235 w_rx_09_fifo_data[28]
.sym 2236 w_rx_09_fifo_data[10]
.sym 2237 w_rx_09_fifo_data[27]
.sym 2238 w_rx_09_fifo_data[25]
.sym 2239 w_rx_09_fifo_data[8]
.sym 2240 w_rx_09_fifo_data[26]
.sym 2241 w_rx_09_fifo_data[24]
.sym 2258 $PACKER_VCC_NET
.sym 2259 w_rx_24_fifo_data[19]
.sym 2261 w_smi_data_output[1]
.sym 2262 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 2266 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 2276 lvds_rx_24_inst.r_data[19]
.sym 2293 lvds_rx_24_inst.r_data[13]
.sym 2296 lvds_rx_24_inst.r_data[21]
.sym 2297 lvds_rx_24_inst.r_data[22]
.sym 2307 lvds_rx_24_inst.r_data[24]
.sym 2308 lvds_rx_24_inst.r_data[19]
.sym 2309 lvds_rx_24_inst.r_data[15]
.sym 2313 lvds_rx_24_inst.r_data[26]
.sym 2318 lvds_rx_24_inst.r_data[17]
.sym 2321 lvds_rx_24_inst.r_data[26]
.sym 2326 lvds_rx_24_inst.r_data[19]
.sym 2334 lvds_rx_24_inst.r_data[24]
.sym 2339 lvds_rx_24_inst.r_data[21]
.sym 2347 lvds_rx_24_inst.r_data[22]
.sym 2351 lvds_rx_24_inst.r_data[17]
.sym 2356 lvds_rx_24_inst.r_data[13]
.sym 2365 lvds_rx_24_inst.r_data[15]
.sym 2366 lvds_rx_24_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 2367 lvds_clock_$glb_clk
.sym 2368 w_soft_reset_$glb_sr
.sym 2369 w_rx_09_fifo_data[30]
.sym 2370 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[1]
.sym 2371 w_rx_09_fifo_data[12]
.sym 2372 w_rx_09_fifo_data[31]
.sym 2373 i_smi_a2_SB_LUT4_I1_1_O[1]
.sym 2374 w_rx_09_fifo_data[15]
.sym 2375 w_rx_09_fifo_data[13]
.sym 2376 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[1]
.sym 2381 lvds_rx_24_inst.r_data[28]
.sym 2382 lvds_rx_09_inst.r_data[6]
.sym 2384 lvds_rx_09_inst.r_data[26]
.sym 2385 lvds_rx_09_inst.r_data[18]
.sym 2386 lvds_rx_09_inst.r_data[8]
.sym 2391 rx_09_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 2396 w_rx_24_fifo_data[20]
.sym 2402 w_rx_24_fifo_data[21]
.sym 2403 w_smi_data_output[2]
.sym 2406 lvds_rx_24_inst.r_data[28]
.sym 2411 w_rx_24_fifo_data[26]
.sym 2424 lvds_rx_24_inst.r_data[26]
.sym 2426 lvds_rx_24_inst.r_data[22]
.sym 2431 lvds_rx_24_inst.r_data[21]
.sym 2432 lvds_rx_24_inst.r_data[25]
.sym 2433 lvds_rx_24_inst.r_data[23]
.sym 2434 lvds_rx_24_inst.r_data[24]
.sym 2436 lvds_rx_24_inst.r_data[16]
.sym 2437 lvds_rx_24_inst.r_data[17]
.sym 2455 lvds_rx_24_inst.r_data[26]
.sym 2463 lvds_rx_24_inst.r_data[16]
.sym 2467 lvds_rx_24_inst.r_data[21]
.sym 2474 lvds_rx_24_inst.r_data[22]
.sym 2480 lvds_rx_24_inst.r_data[25]
.sym 2485 lvds_rx_24_inst.r_data[24]
.sym 2493 lvds_rx_24_inst.r_data[17]
.sym 2498 lvds_rx_24_inst.r_data[23]
.sym 2501 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 2502 lvds_clock_$glb_clk
.sym 2504 w_rx_24_fifo_data[23]
.sym 2505 w_smi_data_output[1]
.sym 2507 w_smi_data_output[2]
.sym 2508 w_smi_data_output[5]
.sym 2509 io_smi_data[0]$SB_IO_OUT
.sym 2510 w_smi_data_output[3]
.sym 2511 w_smi_data_output[6]
.sym 2517 lvds_rx_09_inst.r_data[10]
.sym 2523 smi_ctrl_ins.int_cnt_09[3]
.sym 2529 lvds_rx_09_inst.r_data[28]
.sym 2530 smi_ctrl_ins.int_cnt_09[4]
.sym 2531 w_rx_24_fifo_data[24]
.sym 2535 rx_24_fifo.rd_addr[7]
.sym 2540 lvds_rx_24_inst.r_data[14]
.sym 2541 lvds_rx_24_inst.r_data[13]
.sym 2549 lvds_rx_24_inst.r_data[5]
.sym 2558 lvds_rx_24_inst.r_data[18]
.sym 2559 lvds_rx_24_inst.r_data[19]
.sym 2560 smi_ctrl_ins.int_cnt_09[4]
.sym 2561 lvds_rx_24_inst.r_data[15]
.sym 2566 w_rx_09_fifo_pulled_data[26]
.sym 2567 smi_ctrl_ins.int_cnt_09[3]
.sym 2573 w_rx_09_fifo_pulled_data[10]
.sym 2585 lvds_rx_24_inst.r_data[14]
.sym 2604 lvds_rx_24_inst.r_data[19]
.sym 2610 lvds_rx_24_inst.r_data[14]
.sym 2620 smi_ctrl_ins.int_cnt_09[4]
.sym 2621 w_rx_09_fifo_pulled_data[10]
.sym 2622 smi_ctrl_ins.int_cnt_09[3]
.sym 2623 w_rx_09_fifo_pulled_data[26]
.sym 2626 lvds_rx_24_inst.r_data[15]
.sym 2634 lvds_rx_24_inst.r_data[18]
.sym 2636 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 2637 lvds_clock_$glb_clk
.sym 2640 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 2641 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 2642 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 2643 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 2644 w_rx_24_fifo_data[31]
.sym 2645 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[2]
.sym 2646 i_smi_a2_SB_LUT4_I1_1_O[2]
.sym 2647 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 2652 w_rx_09_fifo_pulled_data[26]
.sym 2655 smi_ctrl_ins.int_cnt_09[3]
.sym 2656 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 2659 w_rx_24_fifo_data[16]
.sym 2660 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[0]
.sym 2663 lvds_rx_24_inst.r_data[29]
.sym 2665 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[0]
.sym 2667 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[0]
.sym 2670 i_smi_a2_SB_LUT4_I1_O
.sym 2671 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 2677 lvds_rx_24_inst.r_data[12]
.sym 2701 lvds_rx_24_inst.r_data[0]
.sym 2705 lvds_rx_24_inst.r_data[28]
.sym 2708 lvds_rx_24_inst.r_data[5]
.sym 2714 lvds_rx_24_inst.r_data[12]
.sym 2725 lvds_rx_24_inst.r_data[28]
.sym 2737 lvds_rx_24_inst.r_data[5]
.sym 2751 lvds_rx_24_inst.r_data[0]
.sym 2758 lvds_rx_24_inst.r_data[12]
.sym 2771 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 2772 lvds_clock_$glb_clk
.sym 2776 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 2777 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 2778 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 2779 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 2780 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 2781 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 2786 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 2791 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[3]
.sym 2793 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 2795 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 2797 lvds_rx_24_inst.r_data[0]
.sym 2798 $PACKER_VCC_NET
.sym 2799 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 2805 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 2808 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 2811 lvds_rx_24_inst.r_data[3]
.sym 2815 lvds_rx_24_inst.r_data[0]
.sym 2842 lvds_rx_24_inst.r_data[12]
.sym 2898 lvds_rx_24_inst.r_data[12]
.sym 2906 lvds_rx_24_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 2907 lvds_clock_$glb_clk
.sym 2908 w_soft_reset_$glb_sr
.sym 2909 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[8]
.sym 2911 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[9]
.sym 2912 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 2914 rx_24_fifo.rd_addr[1]
.sym 2916 rx_24_fifo.rd_addr_SB_DFFESR_Q_E
.sym 2922 w_rx_24_fifo_data[26]
.sym 2924 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 2926 rx_24_fifo.wr_addr[3]
.sym 2928 rx_24_fifo.wr_addr[2]
.sym 2938 rx_24_fifo.rd_addr[2]
.sym 2940 rx_24_fifo.rd_addr[3]
.sym 2942 rx_24_fifo.rd_addr[4]
.sym 2943 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 2944 rx_24_fifo.rd_addr[5]
.sym 2962 lvds_rx_24_inst.r_data[11]
.sym 2966 lvds_rx_24_inst.r_data[5]
.sym 2969 lvds_rx_24_inst.r_data[10]
.sym 2978 lvds_rx_24_inst.r_data[3]
.sym 2985 rx_24_fifo.rd_addr_SB_DFFESR_Q_E
.sym 2995 lvds_rx_24_inst.r_data[11]
.sym 3010 rx_24_fifo.rd_addr_SB_DFFESR_Q_E
.sym 3019 lvds_rx_24_inst.r_data[3]
.sym 3026 lvds_rx_24_inst.r_data[5]
.sym 3039 lvds_rx_24_inst.r_data[10]
.sym 3041 lvds_rx_24_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 3042 lvds_clock_$glb_clk
.sym 3043 w_soft_reset_$glb_sr
.sym 3044 w_rx_24_fifo_data[8]
.sym 3045 w_rx_24_fifo_data[12]
.sym 3046 w_rx_24_fifo_data[11]
.sym 3047 w_rx_24_fifo_data[13]
.sym 3048 w_rx_24_fifo_data[15]
.sym 3049 w_rx_24_fifo_data[9]
.sym 3051 w_rx_24_fifo_data[10]
.sym 3052 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[2]
.sym 3059 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 3068 rx_24_fifo.rd_addr[6]
.sym 3069 rx_24_fifo.rd_addr[8]
.sym 3070 rx_24_fifo.rd_addr[7]
.sym 3078 rx_24_fifo.rd_addr[3]
.sym 3091 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 3098 lvds_rx_24_inst.r_data[8]
.sym 3106 lvds_rx_24_inst.r_data[6]
.sym 3110 lvds_rx_24_inst.r_data[7]
.sym 3123 lvds_rx_24_inst.r_data[9]
.sym 3131 lvds_rx_24_inst.r_data[9]
.sym 3137 lvds_rx_24_inst.r_data[6]
.sym 3144 lvds_rx_24_inst.r_data[7]
.sym 3174 lvds_rx_24_inst.r_data[8]
.sym 3176 lvds_rx_24_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 3177 lvds_clock_$glb_clk
.sym 3178 w_soft_reset_$glb_sr
.sym 3181 rx_24_fifo.rd_addr[2]
.sym 3182 rx_24_fifo.rd_addr[3]
.sym 3183 rx_24_fifo.rd_addr[4]
.sym 3184 rx_24_fifo.rd_addr[5]
.sym 3185 rx_24_fifo.rd_addr[6]
.sym 3186 rx_24_fifo.rd_addr[7]
.sym 3188 lvds_rx_24_inst.o_debug_state[0]
.sym 3189 lvds_rx_24_inst.o_debug_state[0]
.sym 3198 i_smi_a2$SB_IO_IN
.sym 3200 i_smi_a2$SB_IO_IN
.sym 3203 w_soft_reset
.sym 3208 w_rx_24_fifo_data[6]
.sym 3210 w_rx_24_fifo_data[5]
.sym 3215 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 3216 i_smi_a2$SB_IO_IN
.sym 3221 i_smi_a2$SB_IO_IN
.sym 3237 lvds_rx_24_inst.r_data[1]
.sym 3238 lvds_rx_24_inst.r_data[4]
.sym 3242 lvds_rx_24_inst.r_data[0]
.sym 3250 w_lvds_rx_24_d1
.sym 3259 lvds_rx_24_inst.r_data[2]
.sym 3260 w_lvds_rx_24_d0
.sym 3268 lvds_rx_24_inst.r_data[1]
.sym 3272 lvds_rx_24_inst.r_data[4]
.sym 3280 w_lvds_rx_24_d0
.sym 3285 lvds_rx_24_inst.r_data[0]
.sym 3296 w_lvds_rx_24_d1
.sym 3303 lvds_rx_24_inst.r_data[2]
.sym 3311 lvds_rx_24_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 3312 lvds_clock_$glb_clk
.sym 3313 w_soft_reset_$glb_sr
.sym 3314 rx_24_fifo.rd_addr[8]
.sym 3317 w_rx_24_fifo_data[4]
.sym 3319 rx_24_fifo.mem_i.0.0.0_WCLKE
.sym 3331 rx_24_fifo.rd_addr[7]
.sym 3337 rx_24_fifo.rd_addr[2]
.sym 3345 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 3349 $PACKER_VCC_NET
.sym 3361 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 3367 lvds_rx_24_inst.r_data[3]
.sym 3372 lvds_rx_24_inst.r_data[1]
.sym 3373 lvds_rx_24_inst.r_data[4]
.sym 3378 lvds_rx_24_inst.r_data[2]
.sym 3393 w_lvds_rx_24_d1
.sym 3395 w_lvds_rx_24_d0
.sym 3402 lvds_rx_24_inst.r_data[4]
.sym 3407 lvds_rx_24_inst.r_data[3]
.sym 3413 w_lvds_rx_24_d1
.sym 3418 w_lvds_rx_24_d0
.sym 3426 lvds_rx_24_inst.r_data[2]
.sym 3430 lvds_rx_24_inst.r_data[1]
.sym 3446 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 3447 lvds_clock_$glb_clk
.sym 3449 w_rx_24_fifo_push
.sym 3451 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 3452 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E
.sym 3453 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E
.sym 3463 w_rx_24_fifo_data[3]
.sym 3467 w_rx_24_fifo_data[1]
.sym 3469 w_rx_24_fifo_data[0]
.sym 3505 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 3506 lvds_rx_24_inst.o_debug_state[1]
.sym 3513 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 3514 w_soft_reset
.sym 3519 w_lvds_rx_24_d1
.sym 3527 lvds_rx_24_inst.o_debug_state[0]
.sym 3529 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E
.sym 3530 w_lvds_rx_24_d0
.sym 3531 w_lvds_rx_24_d1
.sym 3541 w_lvds_rx_24_d0
.sym 3542 lvds_rx_24_inst.o_debug_state[0]
.sym 3543 w_lvds_rx_24_d1
.sym 3544 lvds_rx_24_inst.o_debug_state[1]
.sym 3548 w_lvds_rx_24_d0
.sym 3549 w_lvds_rx_24_d1
.sym 3553 w_soft_reset
.sym 3554 lvds_rx_24_inst.o_debug_state[0]
.sym 3555 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 3556 lvds_rx_24_inst.o_debug_state[1]
.sym 3559 lvds_rx_24_inst.o_debug_state[1]
.sym 3560 w_lvds_rx_24_d0
.sym 3561 lvds_rx_24_inst.o_debug_state[0]
.sym 3562 w_lvds_rx_24_d1
.sym 3565 w_lvds_rx_24_d1
.sym 3566 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 3567 w_lvds_rx_24_d0
.sym 3568 lvds_rx_24_inst.o_debug_state[1]
.sym 3571 lvds_rx_24_inst.o_debug_state[0]
.sym 3572 w_soft_reset
.sym 3573 lvds_rx_24_inst.o_debug_state[1]
.sym 3574 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 3581 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E
.sym 3582 lvds_clock_$glb_clk
.sym 3583 w_soft_reset_$glb_sr
.sym 3584 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E
.sym 3586 lvds_rx_24_inst.r_phase_count[0]
.sym 3587 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 3589 $PACKER_VCC_NET
.sym 3590 lvds_rx_24_inst.r_push
.sym 3603 w_rx_24_fifo_push
.sym 3609 w_lvds_rx_09_d0
.sym 3610 w_lvds_rx_09_d1
.sym 3611 $PACKER_VCC_NET
.sym 3627 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 3638 lvds_rx_24_inst.o_debug_state[0]
.sym 3641 lvds_rx_24_inst.o_debug_state[1]
.sym 3642 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[0]
.sym 3646 lvds_rx_24_inst.o_debug_state[0]
.sym 3651 lvds_rx_24_inst.r_phase_count[1]
.sym 3652 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[2]
.sym 3655 lvds_rx_24_inst.r_phase_count[0]
.sym 3656 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 3662 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[1]
.sym 3663 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[2]
.sym 3664 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 3665 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3
.sym 3666 $PACKER_VCC_NET
.sym 3669 $nextpnr_ICESTORM_LC_3$O
.sym 3672 lvds_rx_24_inst.r_phase_count[0]
.sym 3675 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q_SB_LUT4_O_I3[2]
.sym 3677 $PACKER_VCC_NET
.sym 3678 lvds_rx_24_inst.r_phase_count[1]
.sym 3679 lvds_rx_24_inst.r_phase_count[0]
.sym 3682 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[2]
.sym 3684 $PACKER_VCC_NET
.sym 3685 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q_SB_LUT4_O_I3[2]
.sym 3688 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[0]
.sym 3689 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[2]
.sym 3690 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3
.sym 3694 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[1]
.sym 3695 lvds_rx_24_inst.o_debug_state[0]
.sym 3696 lvds_rx_24_inst.o_debug_state[1]
.sym 3697 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 3700 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 3701 lvds_rx_24_inst.o_debug_state[0]
.sym 3702 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[0]
.sym 3703 lvds_rx_24_inst.o_debug_state[1]
.sym 3707 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3
.sym 3712 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 3713 lvds_rx_24_inst.o_debug_state[1]
.sym 3714 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[2]
.sym 3715 lvds_rx_24_inst.o_debug_state[0]
.sym 3716 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 3717 lvds_clock_$glb_clk
.sym 3718 w_soft_reset_$glb_sr
.sym 3719 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 3720 lvds_rx_09_inst.o_debug_state[0]
.sym 3722 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 3723 lvds_rx_09_inst.o_debug_state[1]
.sym 3724 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E
.sym 3725 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E
.sym 3726 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 3733 w_rx_24_fifo_full
.sym 3760 i_smi_a2$SB_IO_IN
.sym 3774 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 3775 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I1_I2[2]
.sym 3779 lvds_rx_09_inst.r_phase_count[1]
.sym 3781 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[1]
.sym 3785 $PACKER_VCC_NET
.sym 3787 lvds_rx_09_inst.r_phase_count[0]
.sym 3789 lvds_rx_09_inst.o_debug_state[0]
.sym 3792 lvds_rx_09_inst.o_debug_state[1]
.sym 3794 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[0]
.sym 3797 lvds_rx_09_inst.o_debug_state[0]
.sym 3798 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[2]
.sym 3800 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 3801 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3
.sym 3804 $nextpnr_ICESTORM_LC_2$O
.sym 3807 lvds_rx_09_inst.r_phase_count[0]
.sym 3810 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q_SB_LUT4_O_I3[2]
.sym 3812 $PACKER_VCC_NET
.sym 3813 lvds_rx_09_inst.r_phase_count[1]
.sym 3814 lvds_rx_09_inst.r_phase_count[0]
.sym 3818 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I1_I2[2]
.sym 3819 $PACKER_VCC_NET
.sym 3820 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q_SB_LUT4_O_I3[2]
.sym 3823 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 3824 lvds_rx_09_inst.o_debug_state[0]
.sym 3825 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[2]
.sym 3826 lvds_rx_09_inst.o_debug_state[1]
.sym 3829 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3
.sym 3830 lvds_rx_09_inst.o_debug_state[0]
.sym 3831 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[0]
.sym 3832 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I1_I2[2]
.sym 3835 lvds_rx_09_inst.o_debug_state[0]
.sym 3836 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[1]
.sym 3837 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 3838 lvds_rx_09_inst.o_debug_state[1]
.sym 3841 lvds_rx_09_inst.o_debug_state[1]
.sym 3842 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 3843 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[0]
.sym 3844 lvds_rx_09_inst.o_debug_state[0]
.sym 3848 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3
.sym 3851 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 3852 lvds_clock_$glb_clk
.sym 3853 w_soft_reset_$glb_sr
.sym 3873 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 3913 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[0]
.sym 3985 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[0]
.sym 4015 o_shdn_tx_lna$SB_IO_OUT
.sym 4138 i_smi_a2$SB_IO_IN
.sym 4237 w_rx_09_fifo_pulled_data[16]
.sym 4239 w_rx_09_fifo_pulled_data[17]
.sym 4241 w_rx_09_fifo_pulled_data[18]
.sym 4243 w_rx_09_fifo_pulled_data[19]
.sym 4283 w_rx_09_fifo_data[14]
.sym 4293 lvds_rx_24_inst.r_data[27]
.sym 4304 lvds_rx_24_inst.r_data[25]
.sym 4312 w_rx_09_fifo_data[14]
.sym 4339 lvds_rx_24_inst.r_data[27]
.sym 4348 lvds_rx_24_inst.r_data[25]
.sym 4358 lvds_rx_24_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 4359 lvds_clock_$glb_clk
.sym 4360 w_soft_reset_$glb_sr
.sym 4365 w_rx_09_fifo_pulled_data[20]
.sym 4367 w_rx_09_fifo_pulled_data[21]
.sym 4369 w_rx_09_fifo_pulled_data[22]
.sym 4371 w_rx_09_fifo_pulled_data[23]
.sym 4378 $PACKER_VCC_NET
.sym 4382 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[1]
.sym 4384 rx_09_fifo.wr_addr[8]
.sym 4386 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4388 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 4393 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[1]
.sym 4400 rx_09_fifo.mem_i.0.0.0_WCLKE
.sym 4405 w_smi_data_output[6]
.sym 4407 i_smi_a3$SB_IO_IN
.sym 4409 rx_09_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 4411 w_rx_09_fifo_data[10]
.sym 4413 rx_09_fifo.rd_addr[2]
.sym 4414 rx_09_fifo.wr_addr[2]
.sym 4416 rx_09_fifo.rd_addr[6]
.sym 4417 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[2]
.sym 4418 w_rx_09_fifo_data[8]
.sym 4420 w_rx_09_fifo_pulled_data[22]
.sym 4421 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 4424 w_rx_09_fifo_data[12]
.sym 4425 w_rx_09_fifo_data[20]
.sym 4427 lvds_rx_09_inst.r_data[22]
.sym 4428 w_rx_09_fifo_pulled_data[19]
.sym 4429 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 4430 w_rx_09_fifo_data[15]
.sym 4442 w_rx_09_fifo_pulled_data[16]
.sym 4444 w_rx_09_fifo_pulled_data[17]
.sym 4446 smi_ctrl_ins.int_cnt_09[3]
.sym 4447 smi_ctrl_ins.int_cnt_09[4]
.sym 4450 lvds_rx_24_inst.r_data[20]
.sym 4456 lvds_rx_24_inst.r_data[27]
.sym 4460 w_smi_data_output[6]
.sym 4462 i_smi_a3$SB_IO_IN
.sym 4465 w_smi_data_output[1]
.sym 4466 w_rx_09_fifo_pulled_data[0]
.sym 4468 w_rx_09_fifo_pulled_data[1]
.sym 4475 smi_ctrl_ins.int_cnt_09[3]
.sym 4476 smi_ctrl_ins.int_cnt_09[4]
.sym 4477 w_rx_09_fifo_pulled_data[17]
.sym 4478 w_rx_09_fifo_pulled_data[1]
.sym 4482 i_smi_a3$SB_IO_IN
.sym 4484 w_smi_data_output[6]
.sym 4490 lvds_rx_24_inst.r_data[27]
.sym 4499 smi_ctrl_ins.int_cnt_09[3]
.sym 4500 w_rx_09_fifo_pulled_data[0]
.sym 4501 w_rx_09_fifo_pulled_data[16]
.sym 4502 smi_ctrl_ins.int_cnt_09[4]
.sym 4506 i_smi_a3$SB_IO_IN
.sym 4507 w_smi_data_output[1]
.sym 4517 lvds_rx_24_inst.r_data[20]
.sym 4521 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 4522 lvds_clock_$glb_clk
.sym 4524 w_rx_09_fifo_pulled_data[0]
.sym 4526 w_rx_09_fifo_pulled_data[1]
.sym 4528 w_rx_09_fifo_pulled_data[2]
.sym 4530 w_rx_09_fifo_pulled_data[3]
.sym 4538 lvds_rx_09_inst.r_data[12]
.sym 4548 w_rx_09_fifo_pulled_data[21]
.sym 4549 w_rx_24_fifo_data[29]
.sym 4552 $PACKER_VCC_NET
.sym 4553 lvds_rx_09_inst.r_data[11]
.sym 4555 rx_09_fifo.wr_addr[7]
.sym 4556 $PACKER_VCC_NET
.sym 4558 w_rx_09_fifo_data[28]
.sym 4567 lvds_rx_09_inst.r_data[23]
.sym 4569 lvds_rx_09_inst.r_data[25]
.sym 4571 lvds_rx_09_inst.r_data[8]
.sym 4575 lvds_rx_09_inst.r_data[24]
.sym 4577 lvds_rx_09_inst.r_data[6]
.sym 4579 lvds_rx_09_inst.r_data[26]
.sym 4580 lvds_rx_09_inst.r_data[18]
.sym 4592 lvds_rx_09_inst.r_data[22]
.sym 4600 lvds_rx_09_inst.r_data[18]
.sym 4604 lvds_rx_09_inst.r_data[26]
.sym 4610 lvds_rx_09_inst.r_data[8]
.sym 4617 lvds_rx_09_inst.r_data[25]
.sym 4624 lvds_rx_09_inst.r_data[23]
.sym 4630 lvds_rx_09_inst.r_data[6]
.sym 4637 lvds_rx_09_inst.r_data[24]
.sym 4643 lvds_rx_09_inst.r_data[22]
.sym 4644 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 4645 lvds_clock_$glb_clk
.sym 4647 w_rx_09_fifo_pulled_data[4]
.sym 4649 w_rx_09_fifo_pulled_data[5]
.sym 4651 w_rx_09_fifo_pulled_data[6]
.sym 4653 w_rx_09_fifo_pulled_data[7]
.sym 4657 rx_24_fifo.rd_addr_SB_DFFESR_Q_E
.sym 4659 lvds_rx_09_inst.r_data[28]
.sym 4660 smi_ctrl_ins.int_cnt_09[3]
.sym 4661 lvds_rx_09_inst.r_data[24]
.sym 4663 lvds_rx_09_inst.r_data[23]
.sym 4665 lvds_rx_09_inst.r_data[25]
.sym 4668 smi_ctrl_ins.int_cnt_09[4]
.sym 4669 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4671 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[1]
.sym 4672 rx_24_fifo.rd_addr[4]
.sym 4673 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[1]
.sym 4674 w_smi_data_output[6]
.sym 4675 w_rx_09_fifo_data[13]
.sym 4676 w_rx_24_fifo_data[22]
.sym 4677 rx_09_fifo.mem_i.0.0.0_WCLKE
.sym 4682 rx_09_fifo.mem_i.0.0.0_WCLKE
.sym 4688 smi_ctrl_ins.int_cnt_09[3]
.sym 4694 lvds_rx_09_inst.r_data[29]
.sym 4696 w_rx_09_fifo_pulled_data[22]
.sym 4698 lvds_rx_09_inst.r_data[13]
.sym 4700 lvds_rx_09_inst.r_data[10]
.sym 4702 w_rx_09_fifo_pulled_data[3]
.sym 4705 w_rx_09_fifo_pulled_data[19]
.sym 4708 w_rx_09_fifo_pulled_data[21]
.sym 4709 lvds_rx_09_inst.r_data[28]
.sym 4710 smi_ctrl_ins.int_cnt_09[4]
.sym 4713 lvds_rx_09_inst.r_data[11]
.sym 4714 w_rx_09_fifo_pulled_data[5]
.sym 4716 w_rx_09_fifo_pulled_data[6]
.sym 4718 smi_ctrl_ins.int_cnt_09[4]
.sym 4724 lvds_rx_09_inst.r_data[28]
.sym 4727 w_rx_09_fifo_pulled_data[3]
.sym 4728 smi_ctrl_ins.int_cnt_09[3]
.sym 4729 w_rx_09_fifo_pulled_data[19]
.sym 4730 smi_ctrl_ins.int_cnt_09[4]
.sym 4736 lvds_rx_09_inst.r_data[10]
.sym 4742 lvds_rx_09_inst.r_data[29]
.sym 4745 smi_ctrl_ins.int_cnt_09[3]
.sym 4746 w_rx_09_fifo_pulled_data[22]
.sym 4747 smi_ctrl_ins.int_cnt_09[4]
.sym 4748 w_rx_09_fifo_pulled_data[6]
.sym 4753 lvds_rx_09_inst.r_data[13]
.sym 4757 lvds_rx_09_inst.r_data[11]
.sym 4763 smi_ctrl_ins.int_cnt_09[4]
.sym 4764 smi_ctrl_ins.int_cnt_09[3]
.sym 4765 w_rx_09_fifo_pulled_data[5]
.sym 4766 w_rx_09_fifo_pulled_data[21]
.sym 4767 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 4768 lvds_clock_$glb_clk
.sym 4770 w_rx_24_fifo_pulled_data[8]
.sym 4772 w_rx_24_fifo_pulled_data[9]
.sym 4774 w_rx_24_fifo_pulled_data[10]
.sym 4776 w_rx_24_fifo_pulled_data[11]
.sym 4782 rx_09_fifo.rd_addr[8]
.sym 4784 lvds_rx_09_inst.r_data[13]
.sym 4786 rx_09_fifo.rd_addr[2]
.sym 4789 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[0]
.sym 4790 lvds_rx_09_inst.r_data[29]
.sym 4792 rx_09_fifo.rd_addr[7]
.sym 4793 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[0]
.sym 4794 w_smi_data_output[5]
.sym 4796 rx_24_fifo.rd_addr[6]
.sym 4798 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[2]
.sym 4799 rx_24_fifo.rd_addr[8]
.sym 4802 rx_09_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 4804 rx_24_fifo.mem_i.0.0.0_WCLKE
.sym 4805 i_smi_a3$SB_IO_IN
.sym 4811 smi_ctrl_ins.soe_and_reset
.sym 4812 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 4813 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[0]
.sym 4814 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 4815 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 4816 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[0]
.sym 4817 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 4818 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[1]
.sym 4819 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 4820 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[1]
.sym 4821 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 4822 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 4823 i_smi_a2_SB_LUT4_I1_1_O[1]
.sym 4824 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 4825 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[2]
.sym 4826 i_smi_a2_SB_LUT4_I1_1_O[2]
.sym 4827 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[0]
.sym 4829 w_rx_24_fifo_data[23]
.sym 4831 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[1]
.sym 4833 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[1]
.sym 4838 i_smi_a2_SB_LUT4_I1_O
.sym 4840 i_smi_a2_SB_LUT4_I1_1_O[0]
.sym 4841 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[0]
.sym 4844 w_rx_24_fifo_data[23]
.sym 4850 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 4851 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[0]
.sym 4852 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 4853 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[1]
.sym 4862 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[0]
.sym 4863 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[1]
.sym 4864 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[2]
.sym 4865 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 4868 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 4869 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[1]
.sym 4870 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[0]
.sym 4871 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 4874 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 4875 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 4876 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 4877 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 4880 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 4881 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[0]
.sym 4882 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[1]
.sym 4883 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 4886 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 4887 i_smi_a2_SB_LUT4_I1_1_O[2]
.sym 4888 i_smi_a2_SB_LUT4_I1_1_O[1]
.sym 4889 i_smi_a2_SB_LUT4_I1_1_O[0]
.sym 4890 i_smi_a2_SB_LUT4_I1_O
.sym 4891 smi_ctrl_ins.soe_and_reset
.sym 4893 w_rx_24_fifo_pulled_data[12]
.sym 4895 w_rx_24_fifo_pulled_data[13]
.sym 4897 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[1]
.sym 4899 w_rx_24_fifo_pulled_data[15]
.sym 4901 w_rx_09_fifo_pulled_data[26]
.sym 4905 smi_ctrl_ins.soe_and_reset
.sym 4906 rx_24_fifo.wr_addr[7]
.sym 4907 io_smi_data[0]$SB_IO_OUT
.sym 4909 w_rx_09_fifo_data[7]
.sym 4912 w_rx_09_fifo_pulled_data[10]
.sym 4913 w_rx_24_fifo_data[19]
.sym 4915 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 4917 w_rx_24_fifo_data[28]
.sym 4918 w_rx_24_fifo_data[27]
.sym 4920 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 4921 rx_24_fifo.wr_addr[8]
.sym 4922 w_rx_24_fifo_pulled_data[5]
.sym 4923 rx_24_fifo.rd_addr[7]
.sym 4924 w_rx_24_fifo_data[25]
.sym 4925 $PACKER_VCC_NET
.sym 4926 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[0]
.sym 4927 rx_24_fifo.wr_addr[7]
.sym 4928 rx_24_fifo.wr_addr[8]
.sym 4934 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4936 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4937 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[0]
.sym 4938 w_rx_24_fifo_pulled_data[10]
.sym 4940 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[3]
.sym 4942 w_rx_24_fifo_pulled_data[8]
.sym 4944 w_rx_24_fifo_pulled_data[9]
.sym 4945 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4946 w_rx_24_fifo_pulled_data[5]
.sym 4947 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4948 w_rx_24_fifo_pulled_data[11]
.sym 4950 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4952 w_rx_24_fifo_pulled_data[1]
.sym 4954 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[1]
.sym 4955 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 4956 w_rx_24_fifo_pulled_data[3]
.sym 4958 w_rx_24_fifo_pulled_data[0]
.sym 4959 lvds_rx_24_inst.r_data[29]
.sym 4960 w_rx_24_fifo_pulled_data[13]
.sym 4962 w_rx_24_fifo_pulled_data[2]
.sym 4963 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 4973 w_rx_24_fifo_pulled_data[0]
.sym 4974 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 4975 w_rx_24_fifo_pulled_data[8]
.sym 4976 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4979 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4980 w_rx_24_fifo_pulled_data[9]
.sym 4981 w_rx_24_fifo_pulled_data[1]
.sym 4982 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 4985 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 4986 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4987 w_rx_24_fifo_pulled_data[11]
.sym 4988 w_rx_24_fifo_pulled_data[3]
.sym 4991 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 4992 w_rx_24_fifo_pulled_data[5]
.sym 4993 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4994 w_rx_24_fifo_pulled_data[13]
.sym 4998 lvds_rx_24_inst.r_data[29]
.sym 5003 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 5004 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 5005 w_rx_24_fifo_pulled_data[10]
.sym 5006 w_rx_24_fifo_pulled_data[2]
.sym 5009 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 5010 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[3]
.sym 5011 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[0]
.sym 5012 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[1]
.sym 5013 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 5014 lvds_clock_$glb_clk
.sym 5016 w_rx_24_fifo_pulled_data[0]
.sym 5018 w_rx_24_fifo_pulled_data[1]
.sym 5020 w_rx_24_fifo_pulled_data[2]
.sym 5022 w_rx_24_fifo_pulled_data[3]
.sym 5031 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 5032 w_rx_24_fifo_data[21]
.sym 5033 rx_24_fifo.rd_addr[5]
.sym 5035 w_smi_data_output[2]
.sym 5036 rx_24_fifo.rd_addr[3]
.sym 5038 w_rx_24_fifo_data[20]
.sym 5039 rx_24_fifo.rd_addr[2]
.sym 5041 rx_24_fifo.rd_addr[2]
.sym 5042 w_rx_24_fifo_data[29]
.sym 5043 $PACKER_VCC_NET
.sym 5045 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[8]
.sym 5047 w_rx_24_fifo_data[31]
.sym 5048 $PACKER_VCC_NET
.sym 5050 $PACKER_VCC_NET
.sym 5051 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 5058 rx_24_fifo.rd_addr[6]
.sym 5060 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 5063 rx_24_fifo.rd_addr[7]
.sym 5070 rx_24_fifo.rd_addr[1]
.sym 5074 rx_24_fifo.rd_addr[2]
.sym 5080 rx_24_fifo.rd_addr[5]
.sym 5084 rx_24_fifo.rd_addr[3]
.sym 5086 rx_24_fifo.rd_addr[4]
.sym 5089 $nextpnr_ICESTORM_LC_12$O
.sym 5091 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 5095 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 5097 rx_24_fifo.rd_addr[1]
.sym 5101 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[3]
.sym 5103 rx_24_fifo.rd_addr[2]
.sym 5105 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 5107 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[4]
.sym 5109 rx_24_fifo.rd_addr[3]
.sym 5111 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[3]
.sym 5113 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[5]
.sym 5116 rx_24_fifo.rd_addr[4]
.sym 5117 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[4]
.sym 5119 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[6]
.sym 5122 rx_24_fifo.rd_addr[5]
.sym 5123 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[5]
.sym 5125 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[7]
.sym 5127 rx_24_fifo.rd_addr[6]
.sym 5129 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[6]
.sym 5131 $nextpnr_ICESTORM_LC_13$I3
.sym 5133 rx_24_fifo.rd_addr[7]
.sym 5135 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[7]
.sym 5139 w_rx_24_fifo_pulled_data[4]
.sym 5141 w_rx_24_fifo_pulled_data[5]
.sym 5143 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[0]
.sym 5145 w_rx_24_fifo_pulled_data[7]
.sym 5151 w_rx_09_fifo_data[3]
.sym 5152 rx_24_fifo.rd_addr[6]
.sym 5155 w_rx_24_fifo_data[24]
.sym 5156 smi_ctrl_ins.int_cnt_09[4]
.sym 5157 rx_24_fifo.rd_addr[3]
.sym 5159 w_rx_09_fifo_data[1]
.sym 5161 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 5163 w_rx_24_fifo_data[30]
.sym 5164 w_rx_24_fifo_data[2]
.sym 5165 rx_24_fifo.rd_addr[1]
.sym 5166 w_rx_24_fifo_data[14]
.sym 5169 rx_24_fifo.rd_addr[3]
.sym 5171 rx_24_fifo.rd_addr[4]
.sym 5173 rx_24_fifo.rd_addr[5]
.sym 5175 $nextpnr_ICESTORM_LC_13$I3
.sym 5181 w_soft_reset
.sym 5182 rx_24_fifo.rd_addr_SB_DFFESR_Q_E
.sym 5183 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[2]
.sym 5184 $PACKER_VCC_NET
.sym 5191 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 5201 rx_24_fifo.rd_addr[1]
.sym 5209 rx_24_fifo.rd_addr[8]
.sym 5212 $nextpnr_ICESTORM_LC_13$COUT
.sym 5215 $PACKER_VCC_NET
.sym 5216 $nextpnr_ICESTORM_LC_13$I3
.sym 5218 $nextpnr_ICESTORM_LC_14$I3
.sym 5220 rx_24_fifo.rd_addr[8]
.sym 5228 $nextpnr_ICESTORM_LC_14$I3
.sym 5234 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 5243 rx_24_fifo.rd_addr[1]
.sym 5244 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 5255 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[2]
.sym 5257 w_soft_reset
.sym 5259 rx_24_fifo.rd_addr_SB_DFFESR_Q_E
.sym 5260 r_counter_$glb_clk
.sym 5261 w_soft_reset_$glb_sr
.sym 5262 w_rx_24_fifo_pulled_data[16]
.sym 5264 w_rx_24_fifo_pulled_data[17]
.sym 5266 w_rx_24_fifo_pulled_data[18]
.sym 5268 w_rx_24_fifo_pulled_data[19]
.sym 5274 i_smi_a2_SB_LUT4_I1_O
.sym 5275 w_soft_reset
.sym 5276 rx_24_fifo.rd_addr[1]
.sym 5279 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 5280 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[9]
.sym 5283 rx_24_fifo.wr_addr[7]
.sym 5286 rx_24_fifo.rd_addr[8]
.sym 5287 rx_24_fifo.rd_addr[6]
.sym 5289 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 5293 rx_24_fifo.rd_addr[1]
.sym 5296 rx_24_fifo.mem_i.0.0.0_WCLKE
.sym 5297 rx_24_fifo.rd_addr_SB_DFFESR_Q_E
.sym 5310 lvds_rx_24_inst.r_data[10]
.sym 5311 lvds_rx_24_inst.r_data[11]
.sym 5312 lvds_rx_24_inst.r_data[8]
.sym 5313 lvds_rx_24_inst.r_data[9]
.sym 5320 lvds_rx_24_inst.r_data[6]
.sym 5327 lvds_rx_24_inst.r_data[13]
.sym 5332 lvds_rx_24_inst.r_data[7]
.sym 5337 lvds_rx_24_inst.r_data[6]
.sym 5342 lvds_rx_24_inst.r_data[10]
.sym 5351 lvds_rx_24_inst.r_data[9]
.sym 5356 lvds_rx_24_inst.r_data[11]
.sym 5361 lvds_rx_24_inst.r_data[13]
.sym 5367 lvds_rx_24_inst.r_data[7]
.sym 5379 lvds_rx_24_inst.r_data[8]
.sym 5382 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 5383 lvds_clock_$glb_clk
.sym 5385 w_rx_24_fifo_pulled_data[20]
.sym 5387 w_rx_24_fifo_pulled_data[21]
.sym 5389 w_rx_24_fifo_pulled_data[22]
.sym 5391 w_rx_24_fifo_pulled_data[23]
.sym 5402 $PACKER_VCC_NET
.sym 5403 rx_24_fifo.wr_addr[7]
.sym 5404 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 5406 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 5409 rx_24_fifo.rd_addr[4]
.sym 5412 rx_24_fifo.wr_addr[8]
.sym 5413 rx_24_fifo.rd_addr[6]
.sym 5414 rx_24_fifo.rd_addr[8]
.sym 5415 rx_24_fifo.rd_addr[7]
.sym 5416 $PACKER_VCC_NET
.sym 5417 $PACKER_VCC_NET
.sym 5418 rx_24_fifo.wr_addr[7]
.sym 5428 rx_24_fifo.rd_addr[2]
.sym 5430 rx_24_fifo.rd_addr[4]
.sym 5437 rx_24_fifo.rd_addr[1]
.sym 5439 rx_24_fifo.rd_addr[5]
.sym 5444 rx_24_fifo.rd_addr_SB_DFFESR_Q_E
.sym 5445 rx_24_fifo.rd_addr[3]
.sym 5448 rx_24_fifo.rd_addr[6]
.sym 5449 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 5457 rx_24_fifo.rd_addr[7]
.sym 5458 $nextpnr_ICESTORM_LC_9$O
.sym 5460 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 5464 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 5466 rx_24_fifo.rd_addr[1]
.sym 5470 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 5473 rx_24_fifo.rd_addr[2]
.sym 5474 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 5476 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 5479 rx_24_fifo.rd_addr[3]
.sym 5480 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 5482 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 5485 rx_24_fifo.rd_addr[4]
.sym 5486 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 5488 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 5490 rx_24_fifo.rd_addr[5]
.sym 5492 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 5494 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 5497 rx_24_fifo.rd_addr[6]
.sym 5498 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 5500 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 5502 rx_24_fifo.rd_addr[7]
.sym 5504 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 5505 rx_24_fifo.rd_addr_SB_DFFESR_Q_E
.sym 5506 r_counter_$glb_clk
.sym 5507 w_soft_reset_$glb_sr
.sym 5508 w_rx_24_fifo_pulled_data[24]
.sym 5510 w_rx_24_fifo_pulled_data[25]
.sym 5512 w_rx_24_fifo_pulled_data[26]
.sym 5514 w_rx_24_fifo_pulled_data[27]
.sym 5522 rx_24_fifo.rd_addr[5]
.sym 5528 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 5530 rx_24_fifo.rd_addr[4]
.sym 5532 $PACKER_VCC_NET
.sym 5533 rx_24_fifo.rd_addr[2]
.sym 5535 rx_24_fifo.rd_addr[3]
.sym 5539 rx_24_fifo.rd_addr[5]
.sym 5540 rx_24_fifo.rd_addr[8]
.sym 5542 $PACKER_VCC_NET
.sym 5543 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 5544 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 5553 w_rx_24_fifo_data[4]
.sym 5557 w_rx_24_fifo_push
.sym 5561 w_soft_reset
.sym 5565 rx_24_fifo.rd_addr[8]
.sym 5567 rx_24_fifo.rd_addr_SB_DFFESR_Q_E
.sym 5584 rx_24_fifo.rd_addr[8]
.sym 5585 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 5603 w_rx_24_fifo_data[4]
.sym 5612 w_rx_24_fifo_push
.sym 5614 w_soft_reset
.sym 5628 rx_24_fifo.rd_addr_SB_DFFESR_Q_E
.sym 5629 r_counter_$glb_clk
.sym 5630 w_soft_reset_$glb_sr
.sym 5631 w_rx_24_fifo_pulled_data[28]
.sym 5633 w_rx_24_fifo_pulled_data[29]
.sym 5635 w_rx_24_fifo_pulled_data[30]
.sym 5637 w_rx_24_fifo_pulled_data[31]
.sym 5644 rx_24_fifo.rd_addr[6]
.sym 5648 rx_24_fifo.rd_addr[7]
.sym 5650 rx_24_fifo.rd_addr[3]
.sym 5656 w_rx_24_fifo_data[2]
.sym 5660 rx_24_fifo.rd_addr[7]
.sym 5661 w_soft_reset
.sym 5676 lvds_rx_24_inst.o_debug_state[1]
.sym 5679 w_soft_reset
.sym 5681 lvds_rx_24_inst.o_debug_state[0]
.sym 5682 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 5686 lvds_rx_24_inst.r_push
.sym 5692 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E
.sym 5698 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 5699 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 5708 lvds_rx_24_inst.r_push
.sym 5717 lvds_rx_24_inst.o_debug_state[0]
.sym 5718 w_soft_reset
.sym 5719 lvds_rx_24_inst.o_debug_state[1]
.sym 5720 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 5726 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E
.sym 5729 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 5731 lvds_rx_24_inst.o_debug_state[0]
.sym 5732 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 5752 lvds_clock_$glb_clk
.sym 5753 w_soft_reset_$glb_sr
.sym 5766 w_rx_24_fifo_data[5]
.sym 5772 w_rx_24_fifo_data[6]
.sym 5786 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E
.sym 5797 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E
.sym 5799 lvds_rx_09_inst.o_debug_state[1]
.sym 5802 w_rx_24_fifo_full
.sym 5806 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 5808 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[0]
.sym 5812 lvds_rx_24_inst.o_debug_state[0]
.sym 5815 lvds_rx_24_inst.o_debug_state[1]
.sym 5821 w_soft_reset
.sym 5823 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 5828 lvds_rx_24_inst.o_debug_state[1]
.sym 5829 w_soft_reset
.sym 5830 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 5831 lvds_rx_24_inst.o_debug_state[0]
.sym 5842 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[0]
.sym 5846 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 5848 w_soft_reset
.sym 5849 lvds_rx_09_inst.o_debug_state[1]
.sym 5865 w_rx_24_fifo_full
.sym 5866 lvds_rx_24_inst.o_debug_state[1]
.sym 5867 lvds_rx_24_inst.o_debug_state[0]
.sym 5874 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E
.sym 5875 lvds_clock_$glb_clk
.sym 5876 w_soft_reset_$glb_sr
.sym 5908 $PACKER_VCC_NET
.sym 5911 lvds_rx_09_inst.o_debug_state[0]
.sym 5920 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E
.sym 5921 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 5922 lvds_rx_09_inst.o_debug_state[1]
.sym 5925 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 5930 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 5931 w_lvds_rx_09_d0
.sym 5932 w_lvds_rx_09_d1
.sym 5933 w_soft_reset
.sym 5935 lvds_rx_09_inst.o_debug_state[0]
.sym 5943 lvds_rx_09_inst.o_debug_state[0]
.sym 5946 lvds_rx_09_inst.o_debug_state[1]
.sym 5951 lvds_rx_09_inst.o_debug_state[0]
.sym 5952 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 5953 lvds_rx_09_inst.o_debug_state[1]
.sym 5954 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 5957 lvds_rx_09_inst.o_debug_state[0]
.sym 5958 lvds_rx_09_inst.o_debug_state[1]
.sym 5959 w_lvds_rx_09_d1
.sym 5960 w_lvds_rx_09_d0
.sym 5969 lvds_rx_09_inst.o_debug_state[1]
.sym 5970 w_lvds_rx_09_d0
.sym 5971 w_lvds_rx_09_d1
.sym 5972 w_soft_reset
.sym 5975 w_lvds_rx_09_d0
.sym 5976 lvds_rx_09_inst.o_debug_state[0]
.sym 5977 lvds_rx_09_inst.o_debug_state[1]
.sym 5978 w_lvds_rx_09_d1
.sym 5981 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 5983 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 5984 w_soft_reset
.sym 5987 lvds_rx_09_inst.o_debug_state[1]
.sym 5988 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 5989 w_soft_reset
.sym 5990 lvds_rx_09_inst.o_debug_state[0]
.sym 5993 w_lvds_rx_09_d1
.sym 5994 w_lvds_rx_09_d0
.sym 5995 lvds_rx_09_inst.o_debug_state[0]
.sym 5996 lvds_rx_09_inst.o_debug_state[1]
.sym 5997 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E
.sym 5998 lvds_clock_$glb_clk
.sym 5999 w_soft_reset_$glb_sr
.sym 6014 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E
.sym 6016 lvds_rx_09_inst.o_debug_state[0]
.sym 6022 lvds_rx_09_inst.o_debug_state[1]
.sym 6023 o_shdn_tx_lna$SB_IO_OUT
.sym 6246 i_smi_a3$SB_IO_IN
.sym 6294 o_shdn_tx_lna$SB_IO_OUT
.sym 6314 o_shdn_tx_lna$SB_IO_OUT
.sym 6316 i_smi_a3$SB_IO_IN
.sym 6346 lvds_rx_09_inst.r_data[18]
.sym 6350 lvds_rx_09_inst.r_data[16]
.sym 6353 lvds_rx_09_inst.r_data[14]
.sym 6378 i_smi_a3$SB_IO_IN
.sym 6386 rx_09_fifo.wr_addr[8]
.sym 6388 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 6390 $PACKER_VCC_NET
.sym 6394 rx_09_fifo.wr_addr[7]
.sym 6397 rx_09_fifo.mem_i.0.0.0_WCLKE
.sym 6398 rx_09_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 6400 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[1]
.sym 6403 rx_09_fifo.wr_addr[5]
.sym 6405 w_rx_09_fifo_data[8]
.sym 6406 rx_09_fifo.wr_addr[6]
.sym 6407 w_rx_09_fifo_data[10]
.sym 6408 rx_09_fifo.wr_addr[4]
.sym 6410 w_rx_09_fifo_data[9]
.sym 6416 w_rx_09_fifo_data[11]
.sym 6417 rx_09_fifo.wr_addr[2]
.sym 6422 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[1]
.sym 6423 lvds_rx_09_inst.r_data[12]
.sym 6424 io_smi_data[7]$SB_IO_OUT
.sym 6426 lvds_rx_09_inst.r_data[10]
.sym 6427 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 6428 lvds_rx_09_inst.r_data[27]
.sym 6429 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[1]
.sym 6438 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 6439 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[1]
.sym 6441 rx_09_fifo.wr_addr[2]
.sym 6442 rx_09_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 6443 rx_09_fifo.wr_addr[4]
.sym 6444 rx_09_fifo.wr_addr[5]
.sym 6445 rx_09_fifo.wr_addr[6]
.sym 6446 rx_09_fifo.wr_addr[7]
.sym 6447 rx_09_fifo.wr_addr[8]
.sym 6449 lvds_clock_$glb_clk
.sym 6450 rx_09_fifo.mem_i.0.0.0_WCLKE
.sym 6451 w_rx_09_fifo_data[8]
.sym 6453 w_rx_09_fifo_data[9]
.sym 6455 w_rx_09_fifo_data[10]
.sym 6457 w_rx_09_fifo_data[11]
.sym 6459 $PACKER_VCC_NET
.sym 6464 rx_09_fifo.wr_addr[7]
.sym 6468 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 6469 lvds_rx_09_inst.r_data[14]
.sym 6484 w_rx_09_fifo_data[9]
.sym 6491 w_rx_09_fifo_data[11]
.sym 6492 io_smi_data[6]$SB_IO_OUT
.sym 6495 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 6503 rx_09_fifo.wr_addr[5]
.sym 6505 rx_09_fifo.rd_addr[7]
.sym 6506 w_rx_09_fifo_pulled_data[4]
.sym 6516 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[1]
.sym 6518 w_smi_data_output[7]
.sym 6532 rx_09_fifo.rd_addr[6]
.sym 6533 rx_09_fifo.rd_addr[1]
.sym 6537 rx_09_fifo.rd_addr[8]
.sym 6538 w_rx_09_fifo_data[13]
.sym 6539 rx_09_fifo.rd_addr[2]
.sym 6542 rx_09_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 6543 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[2]
.sym 6544 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 6547 w_rx_09_fifo_data[15]
.sym 6548 $PACKER_VCC_NET
.sym 6549 w_rx_09_fifo_data[12]
.sym 6551 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 6552 w_rx_09_fifo_data[14]
.sym 6555 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 6558 rx_09_fifo.rd_addr[7]
.sym 6560 lvds_rx_09_inst.r_data[20]
.sym 6561 lvds_rx_09_inst.r_data[24]
.sym 6562 lvds_rx_09_inst.r_data[6]
.sym 6563 lvds_rx_09_inst.r_data[8]
.sym 6564 lvds_rx_09_inst.r_data[28]
.sym 6565 lvds_rx_09_inst.r_data[23]
.sym 6566 lvds_rx_09_inst.r_data[25]
.sym 6567 lvds_rx_09_inst.r_data[26]
.sym 6576 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 6577 rx_09_fifo.rd_addr[1]
.sym 6579 rx_09_fifo.rd_addr[2]
.sym 6580 rx_09_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 6581 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[2]
.sym 6582 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 6583 rx_09_fifo.rd_addr[6]
.sym 6584 rx_09_fifo.rd_addr[7]
.sym 6585 rx_09_fifo.rd_addr[8]
.sym 6587 r_counter_$glb_clk
.sym 6588 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 6589 $PACKER_VCC_NET
.sym 6590 w_rx_09_fifo_data[13]
.sym 6592 w_rx_09_fifo_data[14]
.sym 6594 w_rx_09_fifo_data[15]
.sym 6596 w_rx_09_fifo_data[12]
.sym 6604 w_rx_09_fifo_data[13]
.sym 6607 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[1]
.sym 6609 rx_09_fifo.rd_addr[1]
.sym 6613 rx_09_fifo.rd_addr[8]
.sym 6615 w_rx_09_fifo_pulled_data[7]
.sym 6616 i_smi_a3$SB_IO_IN
.sym 6617 rx_24_fifo.wr_addr[5]
.sym 6620 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 6621 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 6622 lvds_rx_09_inst.r_data[27]
.sym 6623 lvds_rx_09_inst.r_data[20]
.sym 6624 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[1]
.sym 6630 rx_09_fifo.wr_addr[4]
.sym 6632 rx_09_fifo.wr_addr[2]
.sym 6633 w_rx_09_fifo_data[27]
.sym 6634 rx_09_fifo.wr_addr[8]
.sym 6636 rx_09_fifo.wr_addr[6]
.sym 6637 w_rx_09_fifo_data[24]
.sym 6642 w_rx_09_fifo_data[25]
.sym 6643 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 6644 w_rx_09_fifo_data[26]
.sym 6647 rx_09_fifo.wr_addr[5]
.sym 6648 rx_09_fifo.mem_i.0.0.0_WCLKE
.sym 6649 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[1]
.sym 6654 rx_09_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 6659 $PACKER_VCC_NET
.sym 6660 rx_09_fifo.wr_addr[7]
.sym 6662 lvds_rx_09_inst.r_data[15]
.sym 6663 lvds_rx_09_inst.r_data[13]
.sym 6664 lvds_rx_09_inst.r_data[21]
.sym 6665 lvds_rx_09_inst.r_data[2]
.sym 6666 lvds_rx_09_inst.r_data[0]
.sym 6667 lvds_rx_09_inst.r_data[4]
.sym 6668 lvds_rx_09_inst.r_data[22]
.sym 6669 lvds_rx_09_inst.r_data[29]
.sym 6678 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 6679 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[1]
.sym 6681 rx_09_fifo.wr_addr[2]
.sym 6682 rx_09_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 6683 rx_09_fifo.wr_addr[4]
.sym 6684 rx_09_fifo.wr_addr[5]
.sym 6685 rx_09_fifo.wr_addr[6]
.sym 6686 rx_09_fifo.wr_addr[7]
.sym 6687 rx_09_fifo.wr_addr[8]
.sym 6689 lvds_clock_$glb_clk
.sym 6690 rx_09_fifo.mem_i.0.0.0_WCLKE
.sym 6691 w_rx_09_fifo_data[24]
.sym 6693 w_rx_09_fifo_data[25]
.sym 6695 w_rx_09_fifo_data[26]
.sym 6697 w_rx_09_fifo_data[27]
.sym 6699 $PACKER_VCC_NET
.sym 6704 rx_09_fifo.wr_addr[4]
.sym 6705 rx_09_fifo.rd_addr[2]
.sym 6706 i_smi_a3$SB_IO_IN
.sym 6708 rx_09_fifo.wr_addr[2]
.sym 6709 rx_09_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 6710 rx_09_fifo.wr_addr[8]
.sym 6711 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[2]
.sym 6712 w_smi_data_output[5]
.sym 6715 rx_09_fifo.rd_addr[6]
.sym 6716 w_rx_24_fifo_pulled_data[12]
.sym 6719 lvds_rx_09_inst.r_data[4]
.sym 6720 w_rx_09_fifo_data[9]
.sym 6725 rx_24_fifo.wr_addr[6]
.sym 6732 rx_09_fifo.rd_addr[6]
.sym 6733 rx_09_fifo.rd_addr[1]
.sym 6734 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 6735 w_rx_09_fifo_data[31]
.sym 6736 $PACKER_VCC_NET
.sym 6737 rx_09_fifo.rd_addr[7]
.sym 6740 w_rx_09_fifo_data[30]
.sym 6743 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 6745 rx_09_fifo.rd_addr[8]
.sym 6746 w_rx_09_fifo_data[28]
.sym 6747 rx_09_fifo.rd_addr[2]
.sym 6748 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[2]
.sym 6749 w_rx_09_fifo_data[29]
.sym 6755 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 6760 rx_09_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 6764 w_rx_09_fifo_data[9]
.sym 6765 w_rx_09_fifo_data[29]
.sym 6766 w_rx_09_fifo_data[5]
.sym 6767 w_rx_09_fifo_data[17]
.sym 6768 w_rx_09_fifo_data[2]
.sym 6769 w_rx_09_fifo_data[7]
.sym 6770 w_rx_09_fifo_data[19]
.sym 6771 w_rx_09_fifo_data[22]
.sym 6780 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 6781 rx_09_fifo.rd_addr[1]
.sym 6783 rx_09_fifo.rd_addr[2]
.sym 6784 rx_09_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 6785 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[2]
.sym 6786 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 6787 rx_09_fifo.rd_addr[6]
.sym 6788 rx_09_fifo.rd_addr[7]
.sym 6789 rx_09_fifo.rd_addr[8]
.sym 6791 r_counter_$glb_clk
.sym 6792 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 6793 $PACKER_VCC_NET
.sym 6794 w_rx_09_fifo_data[29]
.sym 6796 w_rx_09_fifo_data[30]
.sym 6798 w_rx_09_fifo_data[31]
.sym 6800 w_rx_09_fifo_data[28]
.sym 6806 rx_09_fifo.rd_addr[6]
.sym 6807 lvds_rx_09_inst.r_data[22]
.sym 6808 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 6811 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 6812 w_rx_09_fifo_data[20]
.sym 6817 rx_09_fifo.rd_addr[1]
.sym 6818 lvds_rx_09_inst.r_data[21]
.sym 6819 rx_24_fifo.wr_addr[2]
.sym 6821 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 6822 rx_24_fifo.wr_addr[3]
.sym 6823 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 6824 w_lvds_rx_09_d0
.sym 6825 rx_24_fifo.wr_addr[4]
.sym 6829 rx_24_fifo.wr_addr[4]
.sym 6834 rx_24_fifo.wr_addr[2]
.sym 6837 w_rx_24_fifo_data[19]
.sym 6839 rx_24_fifo.wr_addr[3]
.sym 6840 rx_24_fifo.wr_addr[4]
.sym 6844 rx_24_fifo.wr_addr[5]
.sym 6846 rx_24_fifo.wr_addr[7]
.sym 6847 $PACKER_VCC_NET
.sym 6848 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 6850 rx_24_fifo.wr_addr[8]
.sym 6854 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 6855 w_rx_24_fifo_data[18]
.sym 6861 rx_24_fifo.mem_i.0.0.0_WCLKE
.sym 6862 w_rx_24_fifo_data[17]
.sym 6863 rx_24_fifo.wr_addr[6]
.sym 6864 w_rx_24_fifo_data[16]
.sym 6867 w_rx_09_fifo_data[4]
.sym 6868 w_rx_09_fifo_data[23]
.sym 6870 w_rx_09_fifo_data[6]
.sym 6871 w_rx_09_fifo_data[11]
.sym 6882 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 6883 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 6885 rx_24_fifo.wr_addr[2]
.sym 6886 rx_24_fifo.wr_addr[3]
.sym 6887 rx_24_fifo.wr_addr[4]
.sym 6888 rx_24_fifo.wr_addr[5]
.sym 6889 rx_24_fifo.wr_addr[6]
.sym 6890 rx_24_fifo.wr_addr[7]
.sym 6891 rx_24_fifo.wr_addr[8]
.sym 6893 lvds_clock_$glb_clk
.sym 6894 rx_24_fifo.mem_i.0.0.0_WCLKE
.sym 6895 w_rx_24_fifo_data[16]
.sym 6897 w_rx_24_fifo_data[17]
.sym 6899 w_rx_24_fifo_data[18]
.sym 6901 w_rx_24_fifo_data[19]
.sym 6903 $PACKER_VCC_NET
.sym 6904 i_smi_a3$SB_IO_IN
.sym 6907 i_smi_a3$SB_IO_IN
.sym 6911 w_rx_09_fifo_data[17]
.sym 6913 w_rx_09_fifo_data[22]
.sym 6914 lvds_rx_09_inst.r_data[11]
.sym 6919 w_rx_09_fifo_data[5]
.sym 6920 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 6921 w_rx_24_fifo_data[18]
.sym 6923 rx_24_fifo.mem_i.0.0.0_RCLKE
.sym 6924 w_rx_24_fifo_pulled_data[15]
.sym 6925 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[1]
.sym 6929 i_smi_a2_SB_LUT4_I1_O
.sym 6931 w_smi_data_output[7]
.sym 6936 rx_24_fifo.rd_addr[4]
.sym 6938 rx_24_fifo.mem_i.0.0.0_RCLKE
.sym 6939 rx_24_fifo.rd_addr[3]
.sym 6940 rx_24_fifo.rd_addr[2]
.sym 6941 w_rx_24_fifo_data[20]
.sym 6942 rx_24_fifo.rd_addr[6]
.sym 6943 w_rx_24_fifo_data[21]
.sym 6944 rx_24_fifo.rd_addr[1]
.sym 6945 rx_24_fifo.rd_addr[8]
.sym 6948 w_rx_24_fifo_data[22]
.sym 6950 rx_24_fifo.rd_addr[5]
.sym 6956 $PACKER_VCC_NET
.sym 6959 rx_24_fifo.rd_addr[7]
.sym 6960 w_rx_24_fifo_data[23]
.sym 6967 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 6969 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 6971 w_rx_09_fifo_data[0]
.sym 6972 w_rx_09_fifo_data[3]
.sym 6975 w_rx_09_fifo_data[1]
.sym 6984 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 6985 rx_24_fifo.rd_addr[1]
.sym 6987 rx_24_fifo.rd_addr[2]
.sym 6988 rx_24_fifo.rd_addr[3]
.sym 6989 rx_24_fifo.rd_addr[4]
.sym 6990 rx_24_fifo.rd_addr[5]
.sym 6991 rx_24_fifo.rd_addr[6]
.sym 6992 rx_24_fifo.rd_addr[7]
.sym 6993 rx_24_fifo.rd_addr[8]
.sym 6995 r_counter_$glb_clk
.sym 6996 rx_24_fifo.mem_i.0.0.0_RCLKE
.sym 6997 $PACKER_VCC_NET
.sym 6998 w_rx_24_fifo_data[21]
.sym 7000 w_rx_24_fifo_data[22]
.sym 7002 w_rx_24_fifo_data[23]
.sym 7004 w_rx_24_fifo_data[20]
.sym 7017 rx_09_fifo.mem_i.0.0.0_WCLKE
.sym 7020 rx_24_fifo.rd_addr[1]
.sym 7021 w_rx_09_fifo_data[23]
.sym 7022 w_smi_data_output[4]
.sym 7023 rx_24_fifo.wr_addr[6]
.sym 7024 smi_ctrl_ins.int_cnt_24[3]
.sym 7028 i_smi_a3$SB_IO_IN
.sym 7029 rx_24_fifo.wr_addr[5]
.sym 7031 w_rx_24_fifo_pulled_data[31]
.sym 7033 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 7038 rx_24_fifo.wr_addr[6]
.sym 7041 w_rx_24_fifo_data[25]
.sym 7042 $PACKER_VCC_NET
.sym 7043 w_rx_24_fifo_data[27]
.sym 7045 w_rx_24_fifo_data[24]
.sym 7049 rx_24_fifo.mem_i.0.0.0_WCLKE
.sym 7050 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 7052 rx_24_fifo.wr_addr[7]
.sym 7053 rx_24_fifo.wr_addr[8]
.sym 7055 w_rx_24_fifo_data[26]
.sym 7056 rx_24_fifo.wr_addr[4]
.sym 7057 rx_24_fifo.wr_addr[3]
.sym 7058 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 7067 rx_24_fifo.wr_addr[2]
.sym 7068 rx_24_fifo.wr_addr[5]
.sym 7070 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 7071 rx_24_fifo.mem_i.0.0.0_RCLKE
.sym 7072 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 7073 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[0]
.sym 7074 i_smi_a2_SB_LUT4_I1_O
.sym 7075 w_smi_data_output[7]
.sym 7076 w_smi_data_output[4]
.sym 7077 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[1]
.sym 7086 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 7087 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 7089 rx_24_fifo.wr_addr[2]
.sym 7090 rx_24_fifo.wr_addr[3]
.sym 7091 rx_24_fifo.wr_addr[4]
.sym 7092 rx_24_fifo.wr_addr[5]
.sym 7093 rx_24_fifo.wr_addr[6]
.sym 7094 rx_24_fifo.wr_addr[7]
.sym 7095 rx_24_fifo.wr_addr[8]
.sym 7097 lvds_clock_$glb_clk
.sym 7098 rx_24_fifo.mem_i.0.0.0_WCLKE
.sym 7099 w_rx_24_fifo_data[24]
.sym 7101 w_rx_24_fifo_data[25]
.sym 7103 w_rx_24_fifo_data[26]
.sym 7105 w_rx_24_fifo_data[27]
.sym 7107 $PACKER_VCC_NET
.sym 7115 w_rx_09_fifo_data[0]
.sym 7119 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 7122 smi_ctrl_ins.int_cnt_09[3]
.sym 7124 w_rx_24_fifo_pulled_data[12]
.sym 7126 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[0]
.sym 7127 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 7128 rx_24_fifo.wr_addr[6]
.sym 7132 w_rx_24_fifo_data[7]
.sym 7134 rx_24_fifo.wr_addr[5]
.sym 7135 rx_24_fifo.mem_i.0.0.0_RCLKE
.sym 7141 w_rx_24_fifo_data[28]
.sym 7143 w_rx_24_fifo_data[31]
.sym 7144 $PACKER_VCC_NET
.sym 7145 rx_24_fifo.rd_addr[1]
.sym 7147 rx_24_fifo.rd_addr[7]
.sym 7151 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 7153 rx_24_fifo.rd_addr[2]
.sym 7154 w_rx_24_fifo_data[29]
.sym 7157 w_rx_24_fifo_data[30]
.sym 7158 rx_24_fifo.mem_i.0.0.0_RCLKE
.sym 7159 rx_24_fifo.rd_addr[5]
.sym 7160 rx_24_fifo.rd_addr[8]
.sym 7163 rx_24_fifo.rd_addr[3]
.sym 7165 rx_24_fifo.rd_addr[4]
.sym 7169 rx_24_fifo.rd_addr[6]
.sym 7172 rx_24_fifo.wr_addr[6]
.sym 7173 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 7175 rx_24_fifo.wr_addr[5]
.sym 7178 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 7179 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 7188 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 7189 rx_24_fifo.rd_addr[1]
.sym 7191 rx_24_fifo.rd_addr[2]
.sym 7192 rx_24_fifo.rd_addr[3]
.sym 7193 rx_24_fifo.rd_addr[4]
.sym 7194 rx_24_fifo.rd_addr[5]
.sym 7195 rx_24_fifo.rd_addr[6]
.sym 7196 rx_24_fifo.rd_addr[7]
.sym 7197 rx_24_fifo.rd_addr[8]
.sym 7199 r_counter_$glb_clk
.sym 7200 rx_24_fifo.mem_i.0.0.0_RCLKE
.sym 7201 $PACKER_VCC_NET
.sym 7202 w_rx_24_fifo_data[29]
.sym 7204 w_rx_24_fifo_data[30]
.sym 7206 w_rx_24_fifo_data[31]
.sym 7208 w_rx_24_fifo_data[28]
.sym 7210 w_soft_reset
.sym 7223 rx_24_fifo.rd_addr[7]
.sym 7224 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 7226 w_rx_24_fifo_pulled_data[24]
.sym 7227 w_rx_24_fifo_pulled_data[23]
.sym 7229 rx_24_fifo.wr_addr[3]
.sym 7231 rx_24_fifo.wr_addr[2]
.sym 7232 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 7234 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 7235 rx_24_fifo.wr_addr[6]
.sym 7237 rx_24_fifo.wr_addr[4]
.sym 7243 rx_24_fifo.wr_addr[7]
.sym 7246 rx_24_fifo.wr_addr[2]
.sym 7247 w_rx_24_fifo_data[9]
.sym 7249 w_rx_24_fifo_data[10]
.sym 7250 w_rx_24_fifo_data[8]
.sym 7252 w_rx_24_fifo_data[11]
.sym 7255 $PACKER_VCC_NET
.sym 7258 rx_24_fifo.wr_addr[6]
.sym 7260 rx_24_fifo.wr_addr[4]
.sym 7261 rx_24_fifo.wr_addr[5]
.sym 7262 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 7266 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 7268 rx_24_fifo.wr_addr[3]
.sym 7269 rx_24_fifo.mem_i.0.0.0_WCLKE
.sym 7273 rx_24_fifo.wr_addr[8]
.sym 7274 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 7275 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 7276 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 7277 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 7278 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[3]
.sym 7279 w_rx_09_fifo_push
.sym 7280 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 7281 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 7290 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 7291 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 7293 rx_24_fifo.wr_addr[2]
.sym 7294 rx_24_fifo.wr_addr[3]
.sym 7295 rx_24_fifo.wr_addr[4]
.sym 7296 rx_24_fifo.wr_addr[5]
.sym 7297 rx_24_fifo.wr_addr[6]
.sym 7298 rx_24_fifo.wr_addr[7]
.sym 7299 rx_24_fifo.wr_addr[8]
.sym 7301 lvds_clock_$glb_clk
.sym 7302 rx_24_fifo.mem_i.0.0.0_WCLKE
.sym 7303 w_rx_24_fifo_data[8]
.sym 7305 w_rx_24_fifo_data[9]
.sym 7307 w_rx_24_fifo_data[10]
.sym 7309 w_rx_24_fifo_data[11]
.sym 7311 $PACKER_VCC_NET
.sym 7312 i_smi_a3$SB_IO_IN
.sym 7315 i_smi_a3$SB_IO_IN
.sym 7318 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[8]
.sym 7319 rx_24_fifo.rd_addr[5]
.sym 7320 rx_24_fifo.rd_addr[8]
.sym 7321 i_smi_a1$SB_IO_IN
.sym 7323 $PACKER_VCC_NET
.sym 7325 rx_24_fifo.rd_addr[3]
.sym 7326 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 7328 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 7331 rx_24_fifo.rd_addr[1]
.sym 7332 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 7334 rx_24_fifo.wr_addr[3]
.sym 7336 w_rx_24_fifo_pulled_data[30]
.sym 7345 rx_24_fifo.rd_addr[1]
.sym 7346 rx_24_fifo.rd_addr[2]
.sym 7347 rx_24_fifo.rd_addr[3]
.sym 7348 rx_24_fifo.rd_addr[4]
.sym 7349 rx_24_fifo.rd_addr[5]
.sym 7350 rx_24_fifo.rd_addr[6]
.sym 7351 rx_24_fifo.rd_addr[7]
.sym 7354 w_rx_24_fifo_data[14]
.sym 7359 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 7360 rx_24_fifo.rd_addr[8]
.sym 7361 w_rx_24_fifo_data[12]
.sym 7362 rx_24_fifo.mem_i.0.0.0_RCLKE
.sym 7363 w_rx_24_fifo_data[13]
.sym 7364 $PACKER_VCC_NET
.sym 7372 w_rx_24_fifo_data[15]
.sym 7376 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 7377 rx_24_fifo.wr_addr[3]
.sym 7378 rx_24_fifo.wr_addr[2]
.sym 7379 rx_24_fifo.wr_addr_SB_DFFESR_Q_E
.sym 7380 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 7381 rx_24_fifo.wr_addr[4]
.sym 7382 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 7383 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 7392 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 7393 rx_24_fifo.rd_addr[1]
.sym 7395 rx_24_fifo.rd_addr[2]
.sym 7396 rx_24_fifo.rd_addr[3]
.sym 7397 rx_24_fifo.rd_addr[4]
.sym 7398 rx_24_fifo.rd_addr[5]
.sym 7399 rx_24_fifo.rd_addr[6]
.sym 7400 rx_24_fifo.rd_addr[7]
.sym 7401 rx_24_fifo.rd_addr[8]
.sym 7403 r_counter_$glb_clk
.sym 7404 rx_24_fifo.mem_i.0.0.0_RCLKE
.sym 7405 $PACKER_VCC_NET
.sym 7406 w_rx_24_fifo_data[13]
.sym 7408 w_rx_24_fifo_data[14]
.sym 7410 w_rx_24_fifo_data[15]
.sym 7412 w_rx_24_fifo_data[12]
.sym 7419 w_soft_reset
.sym 7423 rx_24_fifo.rd_addr[1]
.sym 7429 rx_24_fifo.rd_addr[1]
.sym 7430 rx_24_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 7431 w_rx_24_fifo_pulled_data[31]
.sym 7433 rx_24_fifo.wr_addr[5]
.sym 7435 w_rx_24_fifo_pulled_data[28]
.sym 7437 rx_24_fifo.wr_addr[6]
.sym 7439 w_rx_24_fifo_pulled_data[29]
.sym 7450 $PACKER_VCC_NET
.sym 7451 rx_24_fifo.wr_addr[7]
.sym 7456 rx_24_fifo.wr_addr[5]
.sym 7457 rx_24_fifo.mem_i.0.0.0_WCLKE
.sym 7461 rx_24_fifo.wr_addr[8]
.sym 7462 rx_24_fifo.wr_addr[6]
.sym 7463 rx_24_fifo.wr_addr[3]
.sym 7464 rx_24_fifo.wr_addr[2]
.sym 7467 w_rx_24_fifo_data[2]
.sym 7468 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 7470 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 7472 w_rx_24_fifo_data[3]
.sym 7474 w_rx_24_fifo_data[1]
.sym 7475 rx_24_fifo.wr_addr[4]
.sym 7476 w_rx_24_fifo_data[0]
.sym 7479 rx_24_fifo.full_o_SB_LUT4_I3_I2[1]
.sym 7480 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 7481 rx_24_fifo.full_o_SB_LUT4_I3_I2[3]
.sym 7482 rx_24_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 7483 rx_24_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 7484 rx_24_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 7485 rx_24_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 7494 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 7495 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 7497 rx_24_fifo.wr_addr[2]
.sym 7498 rx_24_fifo.wr_addr[3]
.sym 7499 rx_24_fifo.wr_addr[4]
.sym 7500 rx_24_fifo.wr_addr[5]
.sym 7501 rx_24_fifo.wr_addr[6]
.sym 7502 rx_24_fifo.wr_addr[7]
.sym 7503 rx_24_fifo.wr_addr[8]
.sym 7505 lvds_clock_$glb_clk
.sym 7506 rx_24_fifo.mem_i.0.0.0_WCLKE
.sym 7507 w_rx_24_fifo_data[0]
.sym 7509 w_rx_24_fifo_data[1]
.sym 7511 w_rx_24_fifo_data[2]
.sym 7513 w_rx_24_fifo_data[3]
.sym 7515 $PACKER_VCC_NET
.sym 7520 rx_24_fifo.rd_addr[6]
.sym 7521 w_soft_reset
.sym 7528 rx_24_fifo.rd_addr[1]
.sym 7533 w_rx_24_fifo_data[7]
.sym 7535 rx_24_fifo.rd_addr[5]
.sym 7543 rx_24_fifo.mem_i.0.0.0_RCLKE
.sym 7549 w_rx_24_fifo_data[6]
.sym 7551 rx_24_fifo.rd_addr[5]
.sym 7553 w_rx_24_fifo_data[5]
.sym 7555 rx_24_fifo.rd_addr[3]
.sym 7556 w_rx_24_fifo_data[7]
.sym 7557 rx_24_fifo.rd_addr[4]
.sym 7558 rx_24_fifo.rd_addr[1]
.sym 7559 rx_24_fifo.rd_addr[6]
.sym 7561 rx_24_fifo.rd_addr[2]
.sym 7563 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 7564 rx_24_fifo.rd_addr[8]
.sym 7566 rx_24_fifo.mem_i.0.0.0_RCLKE
.sym 7567 w_rx_24_fifo_data[4]
.sym 7576 rx_24_fifo.rd_addr[7]
.sym 7577 $PACKER_VCC_NET
.sym 7580 rx_24_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 7583 lvds_rx_09_inst.r_data[1]
.sym 7596 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 7597 rx_24_fifo.rd_addr[1]
.sym 7599 rx_24_fifo.rd_addr[2]
.sym 7600 rx_24_fifo.rd_addr[3]
.sym 7601 rx_24_fifo.rd_addr[4]
.sym 7602 rx_24_fifo.rd_addr[5]
.sym 7603 rx_24_fifo.rd_addr[6]
.sym 7604 rx_24_fifo.rd_addr[7]
.sym 7605 rx_24_fifo.rd_addr[8]
.sym 7607 r_counter_$glb_clk
.sym 7608 rx_24_fifo.mem_i.0.0.0_RCLKE
.sym 7609 $PACKER_VCC_NET
.sym 7610 w_rx_24_fifo_data[5]
.sym 7612 w_rx_24_fifo_data[6]
.sym 7614 w_rx_24_fifo_data[7]
.sym 7616 w_rx_24_fifo_data[4]
.sym 7625 rx_24_fifo.rd_addr[6]
.sym 7626 rx_24_fifo.wr_addr[8]
.sym 7628 rx_24_fifo.rd_addr[8]
.sym 7631 rx_24_fifo.rd_addr[7]
.sym 7632 rx_24_fifo.wr_addr[7]
.sym 7645 w_lvds_rx_09_d1
.sym 7822 io_ctrl_ins.rf_mode_SB_DFFESR_Q_E
.sym 7942 o_shdn_rx_lna$SB_IO_OUT
.sym 8029 lvds_rx_09_inst.o_debug_state[0]
.sym 8093 io_smi_data[6]$SB_IO_OUT
.sym 8117 io_smi_data[6]$SB_IO_OUT
.sym 8118 rx_09_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 8119 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 8121 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[1]
.sym 8122 rx_09_fifo.wr_addr[7]
.sym 8123 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8125 io_smi_data[7]$SB_IO_OUT
.sym 8139 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 8140 w_rx_09_fifo_data[11]
.sym 8164 lvds_rx_09_inst.r_data[16]
.sym 8167 lvds_rx_09_inst.r_data[14]
.sym 8169 lvds_rx_09_inst.r_data[12]
.sym 8195 lvds_rx_09_inst.r_data[16]
.sym 8220 lvds_rx_09_inst.r_data[14]
.sym 8236 lvds_rx_09_inst.r_data[12]
.sym 8239 lvds_rx_09_inst.r_state_if_SB_LUT4_I3_O_$glb_ce
.sym 8240 lvds_clock_$glb_clk
.sym 8241 w_soft_reset_$glb_sr
.sym 8247 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 8248 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 8249 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I1[3]
.sym 8250 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I1[4]
.sym 8251 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I1[5]
.sym 8252 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I1[6]
.sym 8253 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I1[7]
.sym 8258 rx_09_fifo.full_o_SB_LUT4_I3_I2[1]
.sym 8261 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[1]
.sym 8262 rx_09_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 8264 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 8265 rx_09_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 8268 lvds_rx_09_inst.r_data[16]
.sym 8282 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 8287 smi_ctrl_ins.int_cnt_09[3]
.sym 8289 smi_ctrl_ins.int_cnt_09[4]
.sym 8294 smi_ctrl_ins.int_cnt_09[4]
.sym 8296 rx_09_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 8297 lvds_rx_09_inst.r_data[18]
.sym 8299 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 8300 lvds_rx_09_inst.r_data[10]
.sym 8301 rx_09_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 8303 rx_09_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 8305 rx_09_fifo.wr_addr[7]
.sym 8306 rx_09_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 8307 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8329 w_rx_09_fifo_pulled_data[23]
.sym 8331 w_rx_09_fifo_pulled_data[20]
.sym 8334 lvds_rx_09_inst.r_data[8]
.sym 8335 lvds_rx_09_inst.r_data[10]
.sym 8337 lvds_rx_09_inst.r_data[25]
.sym 8343 w_rx_09_fifo_pulled_data[2]
.sym 8344 smi_ctrl_ins.int_cnt_09[3]
.sym 8345 i_smi_a3$SB_IO_IN
.sym 8346 smi_ctrl_ins.int_cnt_09[4]
.sym 8348 w_rx_09_fifo_pulled_data[4]
.sym 8349 w_smi_data_output[7]
.sym 8350 smi_ctrl_ins.int_cnt_09[4]
.sym 8351 w_rx_09_fifo_pulled_data[18]
.sym 8352 w_rx_09_fifo_pulled_data[7]
.sym 8356 w_rx_09_fifo_pulled_data[23]
.sym 8357 smi_ctrl_ins.int_cnt_09[4]
.sym 8358 w_rx_09_fifo_pulled_data[7]
.sym 8359 smi_ctrl_ins.int_cnt_09[3]
.sym 8362 lvds_rx_09_inst.r_data[10]
.sym 8369 w_smi_data_output[7]
.sym 8370 i_smi_a3$SB_IO_IN
.sym 8382 lvds_rx_09_inst.r_data[8]
.sym 8386 smi_ctrl_ins.int_cnt_09[3]
.sym 8387 w_rx_09_fifo_pulled_data[4]
.sym 8388 w_rx_09_fifo_pulled_data[20]
.sym 8389 smi_ctrl_ins.int_cnt_09[4]
.sym 8395 lvds_rx_09_inst.r_data[25]
.sym 8398 w_rx_09_fifo_pulled_data[18]
.sym 8399 w_rx_09_fifo_pulled_data[2]
.sym 8400 smi_ctrl_ins.int_cnt_09[3]
.sym 8401 smi_ctrl_ins.int_cnt_09[4]
.sym 8402 lvds_rx_09_inst.r_state_if_SB_LUT4_I3_O_$glb_ce
.sym 8403 lvds_clock_$glb_clk
.sym 8404 w_soft_reset_$glb_sr
.sym 8405 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[8]
.sym 8406 rx_09_fifo.wr_addr[6]
.sym 8407 rx_09_fifo.wr_addr[5]
.sym 8408 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 8409 rx_09_fifo.wr_addr[4]
.sym 8410 rx_09_fifo.wr_addr[2]
.sym 8411 rx_09_fifo.wr_addr[8]
.sym 8412 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 8415 rx_24_fifo.wr_addr_SB_DFFESR_Q_E
.sym 8417 spi_if_ins.w_rx_data[3]
.sym 8429 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 8430 rx_09_fifo.wr_addr[4]
.sym 8433 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 8440 rx_09_fifo.wr_addr[6]
.sym 8448 lvds_rx_09_inst.r_data[6]
.sym 8456 lvds_rx_09_inst.r_data[21]
.sym 8459 lvds_rx_09_inst.r_data[4]
.sym 8460 lvds_rx_09_inst.r_data[22]
.sym 8463 lvds_rx_09_inst.r_data[18]
.sym 8467 lvds_rx_09_inst.r_data[23]
.sym 8471 lvds_rx_09_inst.r_data[24]
.sym 8477 lvds_rx_09_inst.r_data[26]
.sym 8480 lvds_rx_09_inst.r_data[18]
.sym 8487 lvds_rx_09_inst.r_data[22]
.sym 8491 lvds_rx_09_inst.r_data[4]
.sym 8498 lvds_rx_09_inst.r_data[6]
.sym 8505 lvds_rx_09_inst.r_data[26]
.sym 8511 lvds_rx_09_inst.r_data[21]
.sym 8516 lvds_rx_09_inst.r_data[23]
.sym 8522 lvds_rx_09_inst.r_data[24]
.sym 8525 lvds_rx_09_inst.r_state_if_SB_LUT4_I3_O_$glb_ce
.sym 8526 lvds_clock_$glb_clk
.sym 8527 w_soft_reset_$glb_sr
.sym 8528 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2[2]
.sym 8529 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2[1]
.sym 8530 rx_09_fifo.empty_o_SB_LUT4_I0_I1[1]
.sym 8531 rx_09_fifo.empty_o_SB_LUT4_I0_I1[2]
.sym 8532 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 8533 rx_09_fifo.empty_o_SB_LUT4_I0_O[2]
.sym 8534 lvds_rx_09_inst.r_data[19]
.sym 8535 rx_09_fifo.empty_o_SB_LUT4_I0_I1[3]
.sym 8540 rx_09_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 8541 rx_09_fifo.wr_addr[8]
.sym 8544 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 8545 rx_09_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 8548 rx_09_fifo.rd_addr[7]
.sym 8549 rx_09_fifo.wr_addr[6]
.sym 8551 rx_09_fifo.wr_addr[5]
.sym 8561 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 8562 w_rx_09_fifo_push
.sym 8573 lvds_rx_09_inst.r_data[27]
.sym 8577 lvds_rx_09_inst.r_data[20]
.sym 8586 lvds_rx_09_inst.r_data[13]
.sym 8587 w_lvds_rx_09_d0
.sym 8591 lvds_rx_09_inst.r_data[19]
.sym 8596 lvds_rx_09_inst.r_data[2]
.sym 8597 lvds_rx_09_inst.r_data[0]
.sym 8599 lvds_rx_09_inst.r_data[11]
.sym 8603 lvds_rx_09_inst.r_data[13]
.sym 8608 lvds_rx_09_inst.r_data[11]
.sym 8614 lvds_rx_09_inst.r_data[19]
.sym 8620 lvds_rx_09_inst.r_data[0]
.sym 8626 w_lvds_rx_09_d0
.sym 8635 lvds_rx_09_inst.r_data[2]
.sym 8641 lvds_rx_09_inst.r_data[20]
.sym 8645 lvds_rx_09_inst.r_data[27]
.sym 8648 lvds_rx_09_inst.r_state_if_SB_LUT4_I3_O_$glb_ce
.sym 8649 lvds_clock_$glb_clk
.sym 8650 w_soft_reset_$glb_sr
.sym 8651 lvds_rx_09_inst.r_data[5]
.sym 8652 lvds_rx_09_inst.r_data[17]
.sym 8653 lvds_rx_09_inst.r_data[3]
.sym 8654 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 8655 lvds_rx_09_inst.r_data[9]
.sym 8656 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 8657 lvds_rx_09_inst.r_data[11]
.sym 8658 lvds_rx_09_inst.r_data[7]
.sym 8664 lvds_rx_09_inst.r_data[19]
.sym 8675 smi_ctrl_ins.soe_and_reset
.sym 8676 smi_ctrl_ins.int_cnt_09[3]
.sym 8677 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 8678 lvds_rx_09_inst.r_data[2]
.sym 8679 w_rx_09_fifo_data[19]
.sym 8682 smi_ctrl_ins.int_cnt_09[4]
.sym 8692 lvds_rx_09_inst.r_data[15]
.sym 8693 lvds_rx_09_inst.r_data[27]
.sym 8696 lvds_rx_09_inst.r_data[0]
.sym 8700 lvds_rx_09_inst.r_data[20]
.sym 8708 lvds_rx_09_inst.r_data[5]
.sym 8710 lvds_rx_09_inst.r_data[3]
.sym 8717 lvds_rx_09_inst.r_data[17]
.sym 8723 lvds_rx_09_inst.r_data[7]
.sym 8725 lvds_rx_09_inst.r_data[7]
.sym 8731 lvds_rx_09_inst.r_data[27]
.sym 8739 lvds_rx_09_inst.r_data[3]
.sym 8744 lvds_rx_09_inst.r_data[15]
.sym 8749 lvds_rx_09_inst.r_data[0]
.sym 8756 lvds_rx_09_inst.r_data[5]
.sym 8761 lvds_rx_09_inst.r_data[17]
.sym 8767 lvds_rx_09_inst.r_data[20]
.sym 8771 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 8772 lvds_clock_$glb_clk
.sym 8775 io_smi_data[2]$SB_IO_OUT
.sym 8777 w_rx_09_fifo_full
.sym 8781 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 8787 w_smi_data_output[4]
.sym 8793 i_smi_a2_SB_LUT4_I1_1_O[0]
.sym 8795 w_smi_data_output[3]
.sym 8796 w_rx_09_fifo_data[2]
.sym 8798 w_soft_reset
.sym 8800 w_rx_09_fifo_pulled_data[15]
.sym 8802 smi_ctrl_ins.int_cnt_09[3]
.sym 8807 smi_ctrl_ins.soe_and_reset
.sym 8819 lvds_rx_09_inst.r_data[21]
.sym 8825 lvds_rx_09_inst.r_data[4]
.sym 8827 lvds_rx_09_inst.r_data[9]
.sym 8838 lvds_rx_09_inst.r_data[2]
.sym 8854 lvds_rx_09_inst.r_data[2]
.sym 8860 lvds_rx_09_inst.r_data[21]
.sym 8873 lvds_rx_09_inst.r_data[4]
.sym 8878 lvds_rx_09_inst.r_data[9]
.sym 8894 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 8895 lvds_clock_$glb_clk
.sym 8897 smi_ctrl_ins.int_cnt_09[3]
.sym 8898 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 8899 smi_ctrl_ins.int_cnt_09_SB_DFFNESS_Q_E
.sym 8900 smi_ctrl_ins.int_cnt_09[4]
.sym 8903 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[0]
.sym 8913 w_rx_09_fifo_data[4]
.sym 8914 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[0]
.sym 8919 w_rx_09_fifo_data[6]
.sym 8921 rx_24_fifo.wr_addr[6]
.sym 8922 i_smi_a1$SB_IO_IN
.sym 8923 lvds_rx_09_inst.r_data[1]
.sym 8926 i_smi_a1$SB_IO_IN
.sym 8927 i_smi_a2$SB_IO_IN
.sym 8929 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 8930 smi_ctrl_ins.int_cnt_09[3]
.sym 8931 i_smi_a2$SB_IO_IN
.sym 8932 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 8939 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 8941 lvds_rx_09_inst.r_data[1]
.sym 8945 w_lvds_rx_09_d1
.sym 8951 w_rx_24_fifo_pulled_data[23]
.sym 8953 w_lvds_rx_09_d0
.sym 8962 w_rx_24_fifo_pulled_data[31]
.sym 8965 smi_ctrl_ins.int_cnt_24[3]
.sym 8977 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 8978 smi_ctrl_ins.int_cnt_24[3]
.sym 8979 w_rx_24_fifo_pulled_data[31]
.sym 8980 w_rx_24_fifo_pulled_data[23]
.sym 8992 w_lvds_rx_09_d0
.sym 8996 lvds_rx_09_inst.r_data[1]
.sym 9013 w_lvds_rx_09_d1
.sym 9017 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 9018 lvds_clock_$glb_clk
.sym 9020 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[2]
.sym 9021 w_rx_24_fifo_empty
.sym 9022 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 9023 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[3]
.sym 9025 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 9026 smi_ctrl_ins.r_fifo_24_pull_1
.sym 9027 smi_ctrl_ins.r_fifo_09_pull
.sym 9039 w_rx_24_fifo_pulled_data[23]
.sym 9041 w_lvds_rx_09_d1
.sym 9045 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 9046 rx_24_fifo.rd_addr[2]
.sym 9048 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 9050 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 9051 rx_24_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 9052 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[3]
.sym 9053 rx_24_fifo.rd_addr[7]
.sym 9054 w_rx_09_fifo_push
.sym 9061 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 9062 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 9063 i_smi_a2_SB_LUT4_I1_O
.sym 9064 rx_24_fifo.wr_addr[5]
.sym 9065 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[1]
.sym 9066 w_rx_24_fifo_pulled_data[15]
.sym 9067 w_rx_24_fifo_pulled_data[7]
.sym 9068 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 9069 rx_24_fifo.wr_addr[6]
.sym 9070 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 9071 i_smi_a3$SB_IO_IN
.sym 9072 w_soft_reset
.sym 9074 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 9075 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[0]
.sym 9076 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 9077 smi_ctrl_ins.soe_and_reset
.sym 9078 rx_24_fifo.wr_addr[2]
.sym 9079 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 9080 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[0]
.sym 9081 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[9]
.sym 9082 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 9085 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[2]
.sym 9086 i_smi_a1$SB_IO_IN
.sym 9087 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 9088 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 9089 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 9090 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 9091 i_smi_a2$SB_IO_IN
.sym 9092 rx_24_fifo.wr_addr[7]
.sym 9094 w_rx_24_fifo_pulled_data[7]
.sym 9095 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 9096 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 9097 w_rx_24_fifo_pulled_data[15]
.sym 9101 w_soft_reset
.sym 9102 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[2]
.sym 9106 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[9]
.sym 9107 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 9109 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 9112 rx_24_fifo.wr_addr[2]
.sym 9113 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 9114 rx_24_fifo.wr_addr[5]
.sym 9115 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 9118 w_soft_reset
.sym 9119 i_smi_a2$SB_IO_IN
.sym 9120 i_smi_a1$SB_IO_IN
.sym 9121 i_smi_a3$SB_IO_IN
.sym 9124 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 9125 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 9126 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[0]
.sym 9127 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[1]
.sym 9130 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 9131 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[0]
.sym 9132 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 9133 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 9136 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 9137 rx_24_fifo.wr_addr[7]
.sym 9138 rx_24_fifo.wr_addr[6]
.sym 9139 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 9140 i_smi_a2_SB_LUT4_I1_O
.sym 9141 smi_ctrl_ins.soe_and_reset
.sym 9143 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 9144 smi_ctrl_ins.int_cnt_24_SB_DFFNESS_Q_E
.sym 9145 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 9146 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 9147 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 9148 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 9149 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 9150 smi_ctrl_ins.int_cnt_24[3]
.sym 9159 i_smi_a2_SB_LUT4_I1_O
.sym 9169 rx_24_fifo.wr_addr[3]
.sym 9171 rx_24_fifo.wr_addr[2]
.sym 9172 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 9174 lvds_rx_09_inst.r_push
.sym 9177 rx_24_fifo.wr_addr[4]
.sym 9184 w_rx_24_fifo_pulled_data[16]
.sym 9190 rx_24_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 9191 rx_24_fifo.rd_addr[8]
.sym 9192 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 9196 w_rx_24_fifo_pulled_data[12]
.sym 9198 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 9199 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[8]
.sym 9200 w_rx_24_fifo_pulled_data[4]
.sym 9201 w_rx_24_fifo_pulled_data[24]
.sym 9202 rx_24_fifo.wr_addr_SB_DFFESR_Q_E
.sym 9207 smi_ctrl_ins.int_cnt_24[3]
.sym 9211 rx_24_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 9213 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 9215 rx_24_fifo.wr_addr[8]
.sym 9217 rx_24_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 9223 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 9224 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 9225 w_rx_24_fifo_pulled_data[12]
.sym 9226 w_rx_24_fifo_pulled_data[4]
.sym 9236 rx_24_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 9253 w_rx_24_fifo_pulled_data[16]
.sym 9254 w_rx_24_fifo_pulled_data[24]
.sym 9255 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 9256 smi_ctrl_ins.int_cnt_24[3]
.sym 9259 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 9260 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[8]
.sym 9261 rx_24_fifo.rd_addr[8]
.sym 9262 rx_24_fifo.wr_addr[8]
.sym 9263 rx_24_fifo.wr_addr_SB_DFFESR_Q_E
.sym 9264 lvds_clock_$glb_clk
.sym 9265 w_soft_reset_$glb_sr
.sym 9267 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 9268 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2]
.sym 9269 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2[3]
.sym 9270 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2[4]
.sym 9271 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2[5]
.sym 9272 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2[6]
.sym 9273 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2[7]
.sym 9278 rx_24_fifo.wr_addr[6]
.sym 9283 smi_ctrl_ins.int_cnt_24[3]
.sym 9286 rx_24_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 9287 smi_ctrl_ins.int_cnt_24_SB_DFFNESS_Q_E
.sym 9291 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 9292 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 9293 rx_24_fifo.wr_addr[5]
.sym 9294 w_rx_24_fifo_push
.sym 9295 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 9299 w_soft_reset
.sym 9300 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 9301 rx_24_fifo.wr_addr[8]
.sym 9307 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 9311 w_rx_24_fifo_pulled_data[22]
.sym 9313 rx_24_fifo.rd_addr[1]
.sym 9314 smi_ctrl_ins.int_cnt_24[3]
.sym 9315 w_rx_24_fifo_pulled_data[20]
.sym 9317 w_rx_24_fifo_pulled_data[21]
.sym 9320 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 9321 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 9322 smi_ctrl_ins.int_cnt_24[3]
.sym 9324 w_rx_24_fifo_pulled_data[30]
.sym 9325 w_rx_24_fifo_pulled_data[17]
.sym 9326 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 9327 w_rx_24_fifo_pulled_data[26]
.sym 9328 w_rx_24_fifo_pulled_data[29]
.sym 9329 w_rx_24_fifo_pulled_data[27]
.sym 9332 w_rx_24_fifo_pulled_data[28]
.sym 9333 w_rx_24_fifo_pulled_data[25]
.sym 9334 lvds_rx_09_inst.r_push
.sym 9335 w_rx_24_fifo_pulled_data[18]
.sym 9337 w_rx_24_fifo_pulled_data[19]
.sym 9340 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 9341 w_rx_24_fifo_pulled_data[20]
.sym 9342 w_rx_24_fifo_pulled_data[28]
.sym 9343 smi_ctrl_ins.int_cnt_24[3]
.sym 9346 w_rx_24_fifo_pulled_data[29]
.sym 9347 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 9348 w_rx_24_fifo_pulled_data[21]
.sym 9349 smi_ctrl_ins.int_cnt_24[3]
.sym 9352 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 9353 smi_ctrl_ins.int_cnt_24[3]
.sym 9354 w_rx_24_fifo_pulled_data[26]
.sym 9355 w_rx_24_fifo_pulled_data[18]
.sym 9358 smi_ctrl_ins.int_cnt_24[3]
.sym 9359 w_rx_24_fifo_pulled_data[27]
.sym 9360 w_rx_24_fifo_pulled_data[19]
.sym 9361 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 9364 w_rx_24_fifo_pulled_data[22]
.sym 9365 smi_ctrl_ins.int_cnt_24[3]
.sym 9366 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 9367 w_rx_24_fifo_pulled_data[30]
.sym 9373 lvds_rx_09_inst.r_push
.sym 9376 rx_24_fifo.rd_addr[1]
.sym 9377 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 9378 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 9379 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 9382 w_rx_24_fifo_pulled_data[25]
.sym 9383 w_rx_24_fifo_pulled_data[17]
.sym 9384 smi_ctrl_ins.int_cnt_24[3]
.sym 9385 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 9387 lvds_clock_$glb_clk
.sym 9388 w_soft_reset_$glb_sr
.sym 9389 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[8]
.sym 9390 w_rx_24_fifo_full
.sym 9392 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 9393 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 9394 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 9395 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 9396 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 9418 i_smi_a1$SB_IO_IN
.sym 9419 lvds_rx_09_inst.r_data[1]
.sym 9424 w_rx_24_fifo_full
.sym 9431 rx_24_fifo.full_o_SB_LUT4_I3_I2[1]
.sym 9432 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 9433 rx_24_fifo.full_o_SB_LUT4_I3_I2[3]
.sym 9434 w_soft_reset
.sym 9435 rx_24_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 9436 rx_24_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 9442 rx_24_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 9444 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 9445 rx_24_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 9447 rx_24_fifo.rd_addr[6]
.sym 9449 rx_24_fifo.rd_addr[7]
.sym 9454 w_rx_24_fifo_push
.sym 9457 rx_24_fifo.wr_addr_SB_DFFESR_Q_E
.sym 9459 rx_24_fifo.rd_addr[3]
.sym 9461 rx_24_fifo.rd_addr[5]
.sym 9464 rx_24_fifo.full_o_SB_LUT4_I3_I2[1]
.sym 9471 rx_24_fifo.full_o_SB_LUT4_I3_I2[3]
.sym 9475 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 9481 w_rx_24_fifo_push
.sym 9484 w_soft_reset
.sym 9487 rx_24_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 9488 rx_24_fifo.full_o_SB_LUT4_I3_I2[3]
.sym 9489 rx_24_fifo.rd_addr[3]
.sym 9490 rx_24_fifo.rd_addr[6]
.sym 9495 rx_24_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 9500 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 9505 rx_24_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 9506 rx_24_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 9507 rx_24_fifo.rd_addr[7]
.sym 9508 rx_24_fifo.rd_addr[5]
.sym 9509 rx_24_fifo.wr_addr_SB_DFFESR_Q_E
.sym 9510 lvds_clock_$glb_clk
.sym 9511 w_soft_reset_$glb_sr
.sym 9512 rx_24_fifo.wr_addr[7]
.sym 9513 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 9514 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 9516 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 9517 rx_24_fifo.wr_addr[8]
.sym 9518 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 9519 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 9538 rx_24_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 9544 rx_24_fifo.rd_addr[2]
.sym 9555 rx_24_fifo.wr_addr[2]
.sym 9559 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 9561 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 9562 rx_24_fifo.wr_addr[3]
.sym 9563 rx_24_fifo.wr_addr[5]
.sym 9564 rx_24_fifo.wr_addr[6]
.sym 9566 rx_24_fifo.wr_addr[4]
.sym 9577 rx_24_fifo.wr_addr[7]
.sym 9585 $nextpnr_ICESTORM_LC_6$O
.sym 9588 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 9591 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 9594 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 9595 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 9597 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[3]
.sym 9600 rx_24_fifo.wr_addr[2]
.sym 9601 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 9603 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[4]
.sym 9605 rx_24_fifo.wr_addr[3]
.sym 9607 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[3]
.sym 9609 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[5]
.sym 9612 rx_24_fifo.wr_addr[4]
.sym 9613 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[4]
.sym 9615 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[6]
.sym 9618 rx_24_fifo.wr_addr[5]
.sym 9619 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[5]
.sym 9621 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[7]
.sym 9624 rx_24_fifo.wr_addr[6]
.sym 9625 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[6]
.sym 9627 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[8]
.sym 9630 rx_24_fifo.wr_addr[7]
.sym 9631 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[7]
.sym 9659 lvds_rx_09_inst.r_push
.sym 9671 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[8]
.sym 9689 rx_24_fifo.wr_addr[8]
.sym 9694 w_lvds_rx_09_d1
.sym 9711 rx_24_fifo.wr_addr[8]
.sym 9712 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[8]
.sym 9730 w_lvds_rx_09_d1
.sym 9755 lvds_rx_09_inst.r_state_if_SB_LUT4_I3_O_$glb_ce
.sym 9756 lvds_clock_$glb_clk
.sym 9757 w_soft_reset_$glb_sr
.sym 9764 lvds_rx_09_inst.r_push
.sym 9898 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 9904 o_shdn_rx_lna$SB_IO_OUT
.sym 9905 i_smi_a1$SB_IO_IN
.sym 10172 o_shdn_rx_lna$SB_IO_OUT
.sym 10187 o_shdn_rx_lna$SB_IO_OUT
.sym 10201 io_smi_data[2]$SB_IO_OUT
.sym 10204 io_smi_data[1]$SB_IO_OUT
.sym 10220 io_smi_data[1]$SB_IO_OUT
.sym 10223 io_smi_data[2]$SB_IO_OUT
.sym 10228 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 10229 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 10230 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[4]
.sym 10231 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[5]
.sym 10232 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[6]
.sym 10233 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[7]
.sym 10236 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 10239 io_smi_data[2]$SB_IO_OUT
.sym 10246 io_smi_data[1]$SB_IO_OUT
.sym 10273 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I1[5]
.sym 10275 rx_09_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 10277 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 10281 rx_09_fifo.full_o_SB_LUT4_I3_I2[1]
.sym 10282 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I1[6]
.sym 10288 rx_09_fifo.rd_addr[6]
.sym 10290 rx_09_fifo.rd_addr[7]
.sym 10294 io_smi_data[7]$SB_IO_OUT
.sym 10295 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 10297 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 10303 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 10307 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I1[5]
.sym 10308 rx_09_fifo.rd_addr[6]
.sym 10309 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I1[6]
.sym 10310 rx_09_fifo.rd_addr[7]
.sym 10320 rx_09_fifo.full_o_SB_LUT4_I3_I2[1]
.sym 10326 rx_09_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 10332 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 10343 io_smi_data[7]$SB_IO_OUT
.sym 10347 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 10348 lvds_clock_$glb_clk
.sym 10349 w_soft_reset_$glb_sr
.sym 10354 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[8]
.sym 10355 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[9]
.sym 10356 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[0]
.sym 10357 spi_if_ins.w_rx_data[6]
.sym 10358 spi_if_ins.w_rx_data[3]
.sym 10359 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[3]
.sym 10360 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[2]
.sym 10361 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 10366 rx_09_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 10374 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[1]
.sym 10376 rx_09_fifo.wr_addr[7]
.sym 10380 io_smi_data[0]$SB_IO_OUT
.sym 10385 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 10387 rx_09_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 10398 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 10399 rx_09_fifo.rd_addr[2]
.sym 10402 rx_09_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 10404 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[2]
.sym 10405 rx_09_fifo.wr_addr[4]
.sym 10406 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 10408 rx_09_fifo.rd_addr[6]
.sym 10409 rx_09_fifo.rd_addr[8]
.sym 10410 rx_09_fifo.rd_addr[7]
.sym 10411 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[1]
.sym 10414 rx_09_fifo.wr_addr[7]
.sym 10415 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 10416 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 10417 rx_09_fifo.rd_addr[2]
.sym 10418 rx_09_fifo.wr_addr[5]
.sym 10425 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 10431 rx_09_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 10432 rx_09_fifo.wr_addr[6]
.sym 10433 rx_09_fifo.wr_addr[5]
.sym 10435 rx_09_fifo.wr_addr[4]
.sym 10436 rx_09_fifo.wr_addr[2]
.sym 10437 rx_09_fifo.wr_addr[8]
.sym 10442 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[1]
.sym 10443 rx_09_fifo.wr_addr[7]
.sym 10463 $nextpnr_ICESTORM_LC_0$O
.sym 10466 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[1]
.sym 10469 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[2]
.sym 10472 rx_09_fifo.wr_addr[2]
.sym 10473 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[1]
.sym 10475 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[3]
.sym 10478 rx_09_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 10479 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[2]
.sym 10481 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[4]
.sym 10483 rx_09_fifo.wr_addr[4]
.sym 10485 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[3]
.sym 10487 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[5]
.sym 10490 rx_09_fifo.wr_addr[5]
.sym 10491 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[4]
.sym 10493 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[6]
.sym 10496 rx_09_fifo.wr_addr[6]
.sym 10497 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[5]
.sym 10499 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[7]
.sym 10501 rx_09_fifo.wr_addr[7]
.sym 10503 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[6]
.sym 10505 $nextpnr_ICESTORM_LC_1$I3
.sym 10507 rx_09_fifo.wr_addr[8]
.sym 10509 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[7]
.sym 10515 rx_09_fifo.rd_addr[2]
.sym 10516 rx_09_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 10517 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[2]
.sym 10518 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 10519 rx_09_fifo.rd_addr[6]
.sym 10520 rx_09_fifo.rd_addr[7]
.sym 10529 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 10537 rx_09_fifo.rd_addr[1]
.sym 10539 rx_09_fifo.wr_addr[2]
.sym 10540 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I1[3]
.sym 10541 rx_09_fifo.wr_addr[8]
.sym 10542 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I1[4]
.sym 10547 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 10548 io_smi_data[0]$SB_IO_OUT
.sym 10549 $nextpnr_ICESTORM_LC_1$I3
.sym 10554 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[8]
.sym 10558 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 10559 rx_09_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 10560 rx_09_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 10561 rx_09_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 10563 rx_09_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 10565 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 10567 rx_09_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 10568 rx_09_fifo.wr_addr[8]
.sym 10569 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I1[7]
.sym 10570 rx_09_fifo.rd_addr[8]
.sym 10577 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[1]
.sym 10584 rx_09_fifo.rd_addr[1]
.sym 10590 $nextpnr_ICESTORM_LC_1$I3
.sym 10594 rx_09_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 10602 rx_09_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 10605 rx_09_fifo.rd_addr[1]
.sym 10606 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[8]
.sym 10607 rx_09_fifo.wr_addr[8]
.sym 10608 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 10613 rx_09_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 10619 rx_09_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 10623 rx_09_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 10629 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[1]
.sym 10630 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I1[7]
.sym 10631 rx_09_fifo.rd_addr[1]
.sym 10632 rx_09_fifo.rd_addr[8]
.sym 10633 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 10634 lvds_clock_$glb_clk
.sym 10635 w_soft_reset_$glb_sr
.sym 10636 rx_09_fifo.rd_addr[8]
.sym 10637 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 10638 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 10639 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 10640 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 10641 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 10642 rx_09_fifo.rd_addr[1]
.sym 10643 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 10644 rx_09_fifo.wr_addr[4]
.sym 10650 rx_09_fifo.wr_addr[2]
.sym 10652 rx_09_fifo.wr_addr[6]
.sym 10653 o_miso_$_TBUF__Y_E
.sym 10654 rx_09_fifo.wr_addr[5]
.sym 10655 w_rx_09_fifo_data[19]
.sym 10657 smi_ctrl_ins.soe_and_reset
.sym 10658 rx_09_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 10660 rx_09_fifo.rd_addr[2]
.sym 10661 rx_09_fifo.wr_addr[5]
.sym 10662 rx_09_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 10665 rx_09_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 10677 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[8]
.sym 10678 rx_09_fifo.wr_addr[6]
.sym 10680 rx_09_fifo.empty_o_SB_LUT4_I0_I1[2]
.sym 10681 rx_09_fifo.wr_addr[4]
.sym 10682 rx_09_fifo.wr_addr[7]
.sym 10683 rx_09_fifo.rd_addr[6]
.sym 10684 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 10685 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 10686 lvds_rx_09_inst.r_data[17]
.sym 10687 rx_09_fifo.wr_addr[5]
.sym 10689 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[2]
.sym 10690 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 10691 rx_09_fifo.wr_addr[8]
.sym 10692 rx_09_fifo.rd_addr[7]
.sym 10693 rx_09_fifo.rd_addr[8]
.sym 10694 rx_09_fifo.rd_addr[2]
.sym 10695 rx_09_fifo.empty_o_SB_LUT4_I0_I1[1]
.sym 10696 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 10697 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 10698 w_rx_09_fifo_empty
.sym 10699 rx_09_fifo.wr_addr[2]
.sym 10700 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I1[3]
.sym 10702 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I1[4]
.sym 10706 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 10708 rx_09_fifo.empty_o_SB_LUT4_I0_I1[3]
.sym 10710 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[8]
.sym 10711 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I1[3]
.sym 10712 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 10713 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[2]
.sym 10716 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 10717 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 10718 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 10719 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I1[4]
.sym 10722 rx_09_fifo.wr_addr[4]
.sym 10723 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[2]
.sym 10724 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 10725 rx_09_fifo.wr_addr[5]
.sym 10728 rx_09_fifo.wr_addr[6]
.sym 10729 rx_09_fifo.rd_addr[6]
.sym 10730 rx_09_fifo.rd_addr[2]
.sym 10731 rx_09_fifo.wr_addr[2]
.sym 10734 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 10737 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 10740 rx_09_fifo.empty_o_SB_LUT4_I0_I1[2]
.sym 10741 rx_09_fifo.empty_o_SB_LUT4_I0_I1[1]
.sym 10742 w_rx_09_fifo_empty
.sym 10743 rx_09_fifo.empty_o_SB_LUT4_I0_I1[3]
.sym 10748 lvds_rx_09_inst.r_data[17]
.sym 10752 rx_09_fifo.wr_addr[7]
.sym 10753 rx_09_fifo.rd_addr[8]
.sym 10754 rx_09_fifo.wr_addr[8]
.sym 10755 rx_09_fifo.rd_addr[7]
.sym 10756 lvds_rx_09_inst.r_state_if_SB_LUT4_I3_O_$glb_ce
.sym 10757 lvds_clock_$glb_clk
.sym 10758 w_soft_reset_$glb_sr
.sym 10759 io_smi_data[3]$SB_IO_OUT
.sym 10760 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 10761 smi_ctrl_ins.r_fifo_24_pull
.sym 10762 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[1]
.sym 10763 smi_ctrl_ins.r_fifo_09_pull_1
.sym 10764 w_rx_09_fifo_empty
.sym 10765 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 10766 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 10771 rx_09_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 10772 rx_09_fifo.rd_addr[1]
.sym 10775 rx_09_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 10777 rx_09_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 10780 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 10782 w_rx_09_fifo_pulled_data[15]
.sym 10783 smi_ctrl_ins.int_cnt_09[3]
.sym 10786 w_rx_09_fifo_empty
.sym 10789 smi_ctrl_ins.int_cnt_09[4]
.sym 10793 w_smi_read_req
.sym 10794 w_rx_09_fifo_full
.sym 10800 lvds_rx_09_inst.r_data[5]
.sym 10801 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 10803 lvds_rx_09_inst.r_data[1]
.sym 10805 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 10808 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2[2]
.sym 10809 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2[1]
.sym 10810 lvds_rx_09_inst.r_data[3]
.sym 10812 lvds_rx_09_inst.r_data[9]
.sym 10814 w_rx_09_fifo_push
.sym 10820 rx_09_fifo.rd_addr[2]
.sym 10822 rx_09_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 10824 lvds_rx_09_inst.r_data[15]
.sym 10831 lvds_rx_09_inst.r_data[7]
.sym 10836 lvds_rx_09_inst.r_data[3]
.sym 10841 lvds_rx_09_inst.r_data[15]
.sym 10848 lvds_rx_09_inst.r_data[1]
.sym 10851 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2[2]
.sym 10853 w_rx_09_fifo_push
.sym 10854 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2[1]
.sym 10859 lvds_rx_09_inst.r_data[7]
.sym 10863 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 10864 rx_09_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 10865 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 10866 rx_09_fifo.rd_addr[2]
.sym 10872 lvds_rx_09_inst.r_data[9]
.sym 10876 lvds_rx_09_inst.r_data[5]
.sym 10879 lvds_rx_09_inst.r_state_if_SB_LUT4_I3_O_$glb_ce
.sym 10880 lvds_clock_$glb_clk
.sym 10881 w_soft_reset_$glb_sr
.sym 10883 smi_ctrl_ins.w_fifo_24_pull_trigger_SB_DFFNE_Q_E
.sym 10884 smi_ctrl_ins.w_fifo_09_pull_trigger
.sym 10885 w_smi_read_req
.sym 10886 rx_09_fifo.mem_i.0.0.0_WCLKE
.sym 10887 smi_ctrl_ins.w_fifo_24_pull_trigger
.sym 10888 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 10889 smi_ctrl_ins.int_cnt_09[4]
.sym 10892 w_rx_09_fifo_full
.sym 10894 rx_09_fifo.wr_addr[4]
.sym 10899 lvds_rx_09_inst.r_data[1]
.sym 10900 rx_09_fifo.wr_addr[6]
.sym 10903 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[0]
.sym 10904 smi_ctrl_ins.int_cnt_09[3]
.sym 10905 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 10906 smi_ctrl_ins.r_fifo_24_pull
.sym 10908 w_rx_24_fifo_empty
.sym 10909 w_rx_09_fifo_pulled_data[31]
.sym 10910 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 10911 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 10917 smi_ctrl_ins.int_cnt_09[4]
.sym 10924 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 10926 w_rx_09_fifo_push
.sym 10930 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 10934 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 10936 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 10947 w_smi_data_output[2]
.sym 10948 w_soft_reset
.sym 10951 i_smi_a3$SB_IO_IN
.sym 10962 w_smi_data_output[2]
.sym 10964 i_smi_a3$SB_IO_IN
.sym 10974 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 10975 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 10976 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 10977 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 11000 w_rx_09_fifo_push
.sym 11001 w_soft_reset
.sym 11003 lvds_clock_$glb_clk
.sym 11004 w_soft_reset_$glb_sr
.sym 11005 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 11006 w_fetch
.sym 11008 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 11009 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 11020 w_rx_09_fifo_push
.sym 11026 smi_ctrl_ins.w_fifo_24_pull_trigger_SB_DFFNE_Q_E
.sym 11029 smi_ctrl_ins.w_fifo_09_pull_trigger
.sym 11030 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 11031 $PACKER_VCC_NET
.sym 11032 smi_ctrl_ins.r_fifo_09_pull
.sym 11035 rx_24_fifo.wr_addr[7]
.sym 11037 i_smi_a3$SB_IO_IN
.sym 11038 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 11039 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 11040 w_fetch
.sym 11046 smi_ctrl_ins.int_cnt_09[3]
.sym 11048 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 11050 w_soft_reset
.sym 11055 smi_ctrl_ins.soe_and_reset
.sym 11057 rx_24_fifo.wr_addr[3]
.sym 11060 w_rx_09_fifo_pulled_data[15]
.sym 11063 rx_24_fifo.rd_addr[3]
.sym 11064 smi_ctrl_ins.int_cnt_09_SB_DFFNESS_Q_E
.sym 11069 w_rx_09_fifo_pulled_data[31]
.sym 11071 rx_24_fifo.wr_addr[6]
.sym 11073 smi_ctrl_ins.int_cnt_09[4]
.sym 11074 rx_24_fifo.rd_addr[6]
.sym 11079 smi_ctrl_ins.int_cnt_09[3]
.sym 11085 rx_24_fifo.rd_addr[6]
.sym 11086 rx_24_fifo.wr_addr[3]
.sym 11087 rx_24_fifo.rd_addr[3]
.sym 11088 rx_24_fifo.wr_addr[6]
.sym 11091 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 11093 w_soft_reset
.sym 11098 smi_ctrl_ins.int_cnt_09[3]
.sym 11100 smi_ctrl_ins.int_cnt_09[4]
.sym 11115 smi_ctrl_ins.int_cnt_09[4]
.sym 11116 w_rx_09_fifo_pulled_data[15]
.sym 11117 smi_ctrl_ins.int_cnt_09[3]
.sym 11118 w_rx_09_fifo_pulled_data[31]
.sym 11125 smi_ctrl_ins.int_cnt_09_SB_DFFNESS_Q_E
.sym 11126 smi_ctrl_ins.soe_and_reset
.sym 11127 w_soft_reset_$glb_sr
.sym 11128 r_tx_data[0]
.sym 11130 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 11134 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 11140 smi_ctrl_ins.int_cnt_09[3]
.sym 11145 rx_24_fifo.wr_addr[3]
.sym 11148 smi_ctrl_ins.int_cnt_09[4]
.sym 11152 rx_24_fifo.rd_addr[4]
.sym 11155 smi_ctrl_ins.int_cnt_24[3]
.sym 11160 spi_if_ins.w_rx_data[5]
.sym 11162 w_rx_24_fifo_empty
.sym 11170 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 11171 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 11172 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[3]
.sym 11178 smi_ctrl_ins.r_fifo_24_pull
.sym 11179 i_smi_a2$SB_IO_IN
.sym 11180 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[0]
.sym 11182 i_smi_a1$SB_IO_IN
.sym 11183 smi_ctrl_ins.r_fifo_24_pull_1
.sym 11184 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[1]
.sym 11186 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 11189 smi_ctrl_ins.w_fifo_09_pull_trigger
.sym 11190 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 11191 rx_24_fifo.wr_addr[3]
.sym 11193 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[2]
.sym 11194 w_rx_24_fifo_empty
.sym 11197 i_smi_a3$SB_IO_IN
.sym 11198 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 11199 rx_24_fifo.wr_addr[4]
.sym 11202 w_rx_24_fifo_empty
.sym 11203 smi_ctrl_ins.r_fifo_24_pull_1
.sym 11204 smi_ctrl_ins.r_fifo_24_pull
.sym 11208 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 11209 w_rx_24_fifo_empty
.sym 11210 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 11211 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 11214 i_smi_a1$SB_IO_IN
.sym 11215 i_smi_a2$SB_IO_IN
.sym 11217 i_smi_a3$SB_IO_IN
.sym 11220 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 11221 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 11222 rx_24_fifo.wr_addr[4]
.sym 11223 rx_24_fifo.wr_addr[3]
.sym 11232 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[3]
.sym 11233 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[1]
.sym 11234 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[2]
.sym 11235 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[0]
.sym 11238 smi_ctrl_ins.r_fifo_24_pull
.sym 11247 smi_ctrl_ins.w_fifo_09_pull_trigger
.sym 11249 r_counter_$glb_clk
.sym 11250 w_soft_reset_$glb_sr
.sym 11251 spi_if_ins.o_cs_SB_LUT4_I3_O[3]
.sym 11252 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 11253 w_cs[3]
.sym 11254 w_cs[2]
.sym 11255 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 11256 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 11257 w_cs[1]
.sym 11263 spi_if_ins.r_tx_byte[0]
.sym 11266 spi_if_ins.state_if[2]
.sym 11268 smi_ctrl_ins.soe_and_reset
.sym 11273 w_soft_reset
.sym 11275 w_rx_09_fifo_full
.sym 11278 w_rx_09_fifo_empty
.sym 11284 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 11286 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 11292 i_smi_a2$SB_IO_IN
.sym 11293 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 11294 smi_ctrl_ins.int_cnt_24_SB_DFFNESS_Q_E
.sym 11296 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2[4]
.sym 11297 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 11298 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2[6]
.sym 11299 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2[7]
.sym 11300 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 11301 smi_ctrl_ins.soe_and_reset
.sym 11302 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2]
.sym 11303 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2[3]
.sym 11304 i_smi_a3$SB_IO_IN
.sym 11305 rx_24_fifo.rd_addr[7]
.sym 11306 rx_24_fifo.rd_addr[2]
.sym 11307 smi_ctrl_ins.int_cnt_24[3]
.sym 11310 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 11311 i_smi_a1$SB_IO_IN
.sym 11312 rx_24_fifo.rd_addr[4]
.sym 11313 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 11314 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 11315 rx_24_fifo.rd_addr[3]
.sym 11316 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 11317 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 11318 rx_24_fifo.rd_addr[8]
.sym 11319 rx_24_fifo.rd_addr[5]
.sym 11320 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 11321 w_soft_reset
.sym 11323 rx_24_fifo.rd_addr[1]
.sym 11325 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 11326 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 11327 rx_24_fifo.rd_addr[1]
.sym 11328 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 11331 i_smi_a1$SB_IO_IN
.sym 11332 i_smi_a2$SB_IO_IN
.sym 11333 i_smi_a3$SB_IO_IN
.sym 11334 w_soft_reset
.sym 11337 rx_24_fifo.rd_addr[4]
.sym 11338 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 11339 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2[3]
.sym 11340 rx_24_fifo.rd_addr[2]
.sym 11343 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 11344 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 11345 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 11346 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 11349 rx_24_fifo.rd_addr[5]
.sym 11350 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2]
.sym 11351 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2[4]
.sym 11352 rx_24_fifo.rd_addr[3]
.sym 11357 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 11358 smi_ctrl_ins.int_cnt_24[3]
.sym 11361 rx_24_fifo.rd_addr[7]
.sym 11362 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2[7]
.sym 11363 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2[6]
.sym 11364 rx_24_fifo.rd_addr[8]
.sym 11368 smi_ctrl_ins.int_cnt_24[3]
.sym 11371 smi_ctrl_ins.int_cnt_24_SB_DFFNESS_Q_E
.sym 11372 smi_ctrl_ins.soe_and_reset
.sym 11373 w_soft_reset_$glb_sr
.sym 11374 w_tx_data_smi[0]
.sym 11375 w_tx_data_smi[1]
.sym 11377 w_tx_data_smi[2]
.sym 11378 w_tx_data_smi[3]
.sym 11380 smi_ctrl_ins.o_data_out_SB_LUT4_I0_2_O[1]
.sym 11387 smi_ctrl_ins.soe_and_reset
.sym 11391 w_tx_data_io[0]
.sym 11396 i_smi_a2$SB_IO_IN
.sym 11398 rx_24_fifo.wr_addr[7]
.sym 11400 w_cs[2]
.sym 11402 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 11404 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 11405 w_tx_data_sys[0]
.sym 11409 rx_24_fifo.rd_addr[1]
.sym 11424 rx_24_fifo.wr_addr[7]
.sym 11431 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 11433 rx_24_fifo.wr_addr[2]
.sym 11434 rx_24_fifo.wr_addr[5]
.sym 11436 rx_24_fifo.wr_addr[4]
.sym 11439 rx_24_fifo.wr_addr[6]
.sym 11440 rx_24_fifo.wr_addr[3]
.sym 11441 rx_24_fifo.wr_addr[8]
.sym 11447 $nextpnr_ICESTORM_LC_7$O
.sym 11450 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 11453 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 11455 rx_24_fifo.wr_addr[2]
.sym 11457 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 11459 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 11462 rx_24_fifo.wr_addr[3]
.sym 11463 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 11465 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[4]
.sym 11468 rx_24_fifo.wr_addr[4]
.sym 11469 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 11471 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[5]
.sym 11473 rx_24_fifo.wr_addr[5]
.sym 11475 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[4]
.sym 11477 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[6]
.sym 11480 rx_24_fifo.wr_addr[6]
.sym 11481 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[5]
.sym 11483 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[7]
.sym 11486 rx_24_fifo.wr_addr[7]
.sym 11487 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[6]
.sym 11489 $nextpnr_ICESTORM_LC_8$I3
.sym 11492 rx_24_fifo.wr_addr[8]
.sym 11493 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[7]
.sym 11497 smi_ctrl_ins.i_cs_SB_LUT4_I2_O[1]
.sym 11499 w_load
.sym 11502 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 11514 rx_24_fifo.rd_addr[7]
.sym 11521 w_fetch
.sym 11522 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 11524 w_tx_data_io[2]
.sym 11526 rx_24_fifo.wr_addr[7]
.sym 11529 i_smi_a3$SB_IO_IN
.sym 11533 $nextpnr_ICESTORM_LC_8$I3
.sym 11538 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[8]
.sym 11540 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 11542 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 11543 rx_24_fifo.wr_addr[4]
.sym 11544 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 11545 rx_24_fifo.wr_addr[5]
.sym 11546 w_rx_24_fifo_push
.sym 11550 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 11551 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2[5]
.sym 11552 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 11553 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 11555 w_rx_24_fifo_full
.sym 11558 rx_24_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 11559 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 11560 rx_24_fifo.rd_addr[1]
.sym 11561 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 11562 rx_24_fifo.rd_addr[6]
.sym 11563 rx_24_fifo.full_o_SB_LUT4_I3_I2[1]
.sym 11564 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 11566 rx_24_fifo.rd_addr[2]
.sym 11567 rx_24_fifo.rd_addr[4]
.sym 11569 rx_24_fifo.rd_addr[5]
.sym 11574 $nextpnr_ICESTORM_LC_8$I3
.sym 11577 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 11578 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 11579 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 11580 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 11589 rx_24_fifo.wr_addr[4]
.sym 11590 rx_24_fifo.rd_addr[4]
.sym 11591 rx_24_fifo.wr_addr[5]
.sym 11592 rx_24_fifo.rd_addr[5]
.sym 11595 rx_24_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 11596 w_rx_24_fifo_push
.sym 11597 rx_24_fifo.rd_addr[4]
.sym 11598 w_rx_24_fifo_full
.sym 11601 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 11602 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 11603 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 11604 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 11607 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[8]
.sym 11608 rx_24_fifo.rd_addr[6]
.sym 11609 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2[5]
.sym 11610 w_rx_24_fifo_push
.sym 11613 rx_24_fifo.rd_addr[2]
.sym 11614 rx_24_fifo.rd_addr[1]
.sym 11615 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 11616 rx_24_fifo.full_o_SB_LUT4_I3_I2[1]
.sym 11618 lvds_clock_$glb_clk
.sym 11619 w_soft_reset_$glb_sr
.sym 11623 w_tx_data_sys[0]
.sym 11625 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 11633 lvds_rx_09_inst.r_push
.sym 11640 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E[2]
.sym 11644 w_load
.sym 11647 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 11648 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 11649 w_rx_data[1]
.sym 11651 w_rx_data[0]
.sym 11653 rx_24_fifo.rd_addr[4]
.sym 11655 rx_24_fifo.rd_addr[5]
.sym 11661 rx_24_fifo.wr_addr[7]
.sym 11664 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 11668 rx_24_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 11670 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 11672 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 11673 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 11674 rx_24_fifo.wr_addr[8]
.sym 11677 rx_24_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 11679 rx_24_fifo.rd_addr[1]
.sym 11684 rx_24_fifo.rd_addr[7]
.sym 11685 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 11686 rx_24_fifo.rd_addr[2]
.sym 11687 rx_24_fifo.wr_addr[2]
.sym 11688 rx_24_fifo.wr_addr_SB_DFFESR_Q_E
.sym 11689 rx_24_fifo.rd_addr[8]
.sym 11691 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 11692 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 11697 rx_24_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 11700 rx_24_fifo.rd_addr[8]
.sym 11701 rx_24_fifo.wr_addr[8]
.sym 11702 rx_24_fifo.wr_addr[2]
.sym 11703 rx_24_fifo.rd_addr[2]
.sym 11706 rx_24_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 11707 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 11708 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 11709 rx_24_fifo.rd_addr[8]
.sym 11718 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 11719 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 11720 rx_24_fifo.rd_addr[1]
.sym 11721 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 11725 rx_24_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 11730 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 11731 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 11732 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 11733 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 11736 rx_24_fifo.rd_addr[7]
.sym 11737 rx_24_fifo.wr_addr[7]
.sym 11738 rx_24_fifo.rd_addr[8]
.sym 11739 rx_24_fifo.wr_addr[8]
.sym 11740 rx_24_fifo.wr_addr_SB_DFFESR_Q_E
.sym 11741 lvds_clock_$glb_clk
.sym 11742 w_soft_reset_$glb_sr
.sym 11743 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 11744 w_tx_data_io[2]
.sym 11749 io_ctrl_ins.led1_state_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 11774 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 11776 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 11868 o_led1$SB_IO_OUT
.sym 11873 o_led0$SB_IO_OUT
.sym 11883 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 11885 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 11890 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R
.sym 11918 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E
.sym 11929 w_rx_09_fifo_full
.sym 11930 lvds_rx_09_inst.o_debug_state[0]
.sym 11936 lvds_rx_09_inst.o_debug_state[1]
.sym 11976 lvds_rx_09_inst.o_debug_state[1]
.sym 11978 w_rx_09_fifo_full
.sym 11979 lvds_rx_09_inst.o_debug_state[0]
.sym 11986 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E
.sym 11987 lvds_clock_$glb_clk
.sym 11988 w_soft_reset_$glb_sr
.sym 12006 o_led0$SB_IO_OUT
.sym 12012 o_led1$SB_IO_OUT
.sym 12013 i_smi_a3$SB_IO_IN
.sym 12305 i_smi_a1$SB_IO_IN
.sym 12307 w_soft_reset
.sym 12309 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 12310 io_smi_data[0]$SB_IO_OUT
.sym 12313 io_smi_data[7]$SB_IO_OUT
.sym 12320 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 12321 io_smi_data[0]$SB_IO_OUT
.sym 12326 io_smi_data[7]$SB_IO_OUT
.sym 12339 w_rx_09_fifo_data[16]
.sym 12345 rx_09_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 12367 i_sck$SB_IO_IN
.sym 12383 rx_09_fifo.rd_addr[1]
.sym 12393 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[2]
.sym 12395 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 12396 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 12397 rx_09_fifo.rd_addr[2]
.sym 12399 rx_09_fifo.rd_addr[7]
.sym 12405 rx_09_fifo.rd_addr[6]
.sym 12407 rx_09_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 12409 $nextpnr_ICESTORM_LC_10$O
.sym 12411 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 12415 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 12417 rx_09_fifo.rd_addr[1]
.sym 12421 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 12424 rx_09_fifo.rd_addr[2]
.sym 12425 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 12427 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[4]
.sym 12430 rx_09_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 12431 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 12433 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[5]
.sym 12436 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[2]
.sym 12437 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[4]
.sym 12439 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[6]
.sym 12441 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 12443 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[5]
.sym 12445 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[7]
.sym 12447 rx_09_fifo.rd_addr[6]
.sym 12449 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[6]
.sym 12451 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[8]
.sym 12453 rx_09_fifo.rd_addr[7]
.sym 12455 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[7]
.sym 12463 io_smi_data[5]$SB_IO_OUT
.sym 12467 spi_if_ins.spi.r_rx_byte[6]
.sym 12468 spi_if_ins.spi.r_rx_byte[0]
.sym 12469 spi_if_ins.spi.r_rx_byte[3]
.sym 12473 spi_if_ins.w_rx_data[6]
.sym 12478 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[1]
.sym 12483 rx_09_fifo.rd_addr[1]
.sym 12504 w_smi_data_output[5]
.sym 12515 i_smi_a3$SB_IO_IN
.sym 12517 w_soft_reset
.sym 12518 rx_09_fifo.rd_addr[6]
.sym 12519 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 12534 io_smi_data[3]$SB_IO_OUT
.sym 12535 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[8]
.sym 12542 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 12543 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 12544 rx_09_fifo.wr_addr[4]
.sym 12546 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[6]
.sym 12547 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[7]
.sym 12550 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 12552 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[4]
.sym 12553 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[5]
.sym 12555 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[7]
.sym 12556 rx_09_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 12557 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[9]
.sym 12558 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 12560 spi_if_ins.spi.r_rx_byte[6]
.sym 12562 spi_if_ins.spi.r_rx_byte[3]
.sym 12564 rx_09_fifo.rd_addr[8]
.sym 12565 rx_09_fifo.wr_addr[6]
.sym 12566 rx_09_fifo.wr_addr[5]
.sym 12568 rx_09_fifo.wr_addr[7]
.sym 12569 rx_09_fifo.wr_addr[2]
.sym 12572 $nextpnr_ICESTORM_LC_11$I3
.sym 12574 rx_09_fifo.rd_addr[8]
.sym 12576 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[8]
.sym 12582 $nextpnr_ICESTORM_LC_11$I3
.sym 12585 rx_09_fifo.wr_addr[6]
.sym 12586 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[7]
.sym 12587 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[6]
.sym 12588 rx_09_fifo.wr_addr[7]
.sym 12592 spi_if_ins.spi.r_rx_byte[6]
.sym 12599 spi_if_ins.spi.r_rx_byte[3]
.sym 12603 rx_09_fifo.wr_addr[5]
.sym 12604 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[5]
.sym 12605 rx_09_fifo.wr_addr[7]
.sym 12606 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[7]
.sym 12609 rx_09_fifo.wr_addr[4]
.sym 12610 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 12611 rx_09_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 12612 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[4]
.sym 12615 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 12616 rx_09_fifo.wr_addr[2]
.sym 12617 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[9]
.sym 12618 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 12619 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 12620 r_counter_$glb_clk
.sym 12623 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 12624 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 12627 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 12633 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 12641 io_smi_data[5]$SB_IO_OUT
.sym 12645 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 12646 io_smi_data[3]$SB_IO_OUT
.sym 12649 spi_if_ins.w_rx_data[6]
.sym 12652 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[1]
.sym 12665 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 12666 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 12669 rx_09_fifo.rd_addr[6]
.sym 12673 rx_09_fifo.rd_addr[2]
.sym 12677 rx_09_fifo.rd_addr[1]
.sym 12683 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[2]
.sym 12690 rx_09_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 12692 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 12694 rx_09_fifo.rd_addr[7]
.sym 12695 $nextpnr_ICESTORM_LC_5$O
.sym 12697 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 12701 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 12704 rx_09_fifo.rd_addr[1]
.sym 12707 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 12709 rx_09_fifo.rd_addr[2]
.sym 12711 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 12713 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 12715 rx_09_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 12717 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 12719 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 12722 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[2]
.sym 12723 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 12725 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 12727 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 12729 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 12731 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 12734 rx_09_fifo.rd_addr[6]
.sym 12735 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 12737 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 12739 rx_09_fifo.rd_addr[7]
.sym 12741 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 12742 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 12743 r_counter_$glb_clk
.sym 12744 w_soft_reset_$glb_sr
.sym 12746 rx_09_fifo.full_o_SB_LUT4_I3_I2[1]
.sym 12747 rx_09_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 12748 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 12749 rx_09_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 12750 rx_09_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 12751 rx_09_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 12752 rx_09_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 12757 smi_ctrl_ins.int_cnt_09[4]
.sym 12758 smi_ctrl_ins.int_cnt_09[3]
.sym 12759 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 12760 w_smi_read_req
.sym 12762 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 12763 rx_09_fifo.rd_addr[2]
.sym 12765 rx_09_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 12767 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[2]
.sym 12772 rx_09_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 12773 rx_09_fifo.rd_addr[1]
.sym 12774 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 12776 w_soft_reset
.sym 12777 rx_09_fifo.rd_addr[8]
.sym 12778 rx_09_fifo.rd_addr[6]
.sym 12780 rx_09_fifo.rd_addr[7]
.sym 12781 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 12786 rx_09_fifo.rd_addr[8]
.sym 12788 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[1]
.sym 12789 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[1]
.sym 12790 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[2]
.sym 12791 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 12792 rx_09_fifo.rd_addr[6]
.sym 12795 w_soft_reset
.sym 12796 rx_09_fifo.rd_addr[2]
.sym 12797 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 12798 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 12801 rx_09_fifo.rd_addr[7]
.sym 12804 rx_09_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 12805 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 12807 rx_09_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 12808 rx_09_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 12809 rx_09_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 12813 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 12814 rx_09_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 12816 rx_09_fifo.rd_addr[1]
.sym 12817 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 12821 rx_09_fifo.rd_addr[8]
.sym 12822 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 12826 w_soft_reset
.sym 12827 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[1]
.sym 12831 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[1]
.sym 12832 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 12833 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 12834 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 12838 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 12843 rx_09_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 12844 rx_09_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 12845 rx_09_fifo.rd_addr[6]
.sym 12846 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 12849 rx_09_fifo.rd_addr[2]
.sym 12850 rx_09_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 12851 rx_09_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 12852 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[2]
.sym 12856 rx_09_fifo.rd_addr[1]
.sym 12857 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 12861 rx_09_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 12864 rx_09_fifo.rd_addr[7]
.sym 12865 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 12866 r_counter_$glb_clk
.sym 12867 w_soft_reset_$glb_sr
.sym 12868 rx_09_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 12870 spi_if_ins.state_if[1]
.sym 12872 i_smi_a2_SB_LUT4_I1_1_O[0]
.sym 12873 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 12874 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 12875 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 12880 rx_09_fifo.rd_addr[8]
.sym 12882 smi_ctrl_ins.int_cnt_09[4]
.sym 12884 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 12885 rx_09_fifo.rd_addr[7]
.sym 12886 rx_09_fifo.wr_addr[7]
.sym 12887 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[0]
.sym 12888 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 12890 rx_09_fifo.wr_addr[5]
.sym 12891 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[0]
.sym 12893 rx_09_fifo.wr_addr[4]
.sym 12894 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 12897 smi_ctrl_ins.soe_and_reset
.sym 12898 rx_09_fifo.wr_addr[2]
.sym 12901 smi_ctrl_ins.int_cnt_09[3]
.sym 12903 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 12911 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 12912 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 12913 smi_ctrl_ins.r_fifo_09_pull_1
.sym 12914 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 12915 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 12916 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 12918 rx_09_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 12919 smi_ctrl_ins.r_fifo_09_pull
.sym 12920 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 12921 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 12922 smi_ctrl_ins.w_fifo_24_pull_trigger
.sym 12923 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 12924 i_smi_a3$SB_IO_IN
.sym 12927 rx_09_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 12929 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 12930 rx_09_fifo.empty_o_SB_LUT4_I0_O[2]
.sym 12931 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 12932 rx_09_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 12937 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 12938 w_rx_09_fifo_empty
.sym 12940 w_smi_data_output[3]
.sym 12942 w_smi_data_output[3]
.sym 12944 i_smi_a3$SB_IO_IN
.sym 12948 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 12949 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 12950 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 12951 rx_09_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 12954 smi_ctrl_ins.w_fifo_24_pull_trigger
.sym 12960 smi_ctrl_ins.r_fifo_09_pull
.sym 12961 smi_ctrl_ins.r_fifo_09_pull_1
.sym 12963 w_rx_09_fifo_empty
.sym 12969 smi_ctrl_ins.r_fifo_09_pull
.sym 12972 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 12973 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 12974 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 12975 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 12978 rx_09_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 12979 rx_09_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 12981 rx_09_fifo.empty_o_SB_LUT4_I0_O[2]
.sym 12984 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 12985 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 12986 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 12987 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 12989 r_counter_$glb_clk
.sym 12990 w_soft_reset_$glb_sr
.sym 12992 spi_if_ins.spi.SCKr[2]
.sym 12994 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[0]
.sym 12998 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 13003 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 13005 w_rx_09_fifo_data[7]
.sym 13006 rx_09_fifo.wr_addr[8]
.sym 13007 smi_ctrl_ins.r_fifo_09_pull
.sym 13009 smi_ctrl_ins.soe_and_reset
.sym 13010 w_rx_09_fifo_pulled_data[10]
.sym 13013 $PACKER_VCC_NET
.sym 13014 rx_09_fifo.wr_addr[2]
.sym 13015 spi_if_ins.state_if[1]
.sym 13021 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 13022 w_fetch
.sym 13034 smi_ctrl_ins.w_fifo_24_pull_trigger_SB_DFFNE_Q_E
.sym 13038 w_rx_09_fifo_push
.sym 13040 rx_09_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 13043 w_rx_09_fifo_full
.sym 13045 w_rx_09_fifo_empty
.sym 13046 w_soft_reset
.sym 13047 smi_ctrl_ins.int_cnt_24[3]
.sym 13049 rx_09_fifo.rd_addr[8]
.sym 13051 w_rx_24_fifo_empty
.sym 13056 smi_ctrl_ins.int_cnt_09[3]
.sym 13057 smi_ctrl_ins.soe_and_reset
.sym 13059 smi_ctrl_ins.int_cnt_09[4]
.sym 13062 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 13071 w_soft_reset
.sym 13077 smi_ctrl_ins.int_cnt_09[4]
.sym 13079 w_rx_09_fifo_empty
.sym 13080 smi_ctrl_ins.int_cnt_09[3]
.sym 13083 w_rx_24_fifo_empty
.sym 13086 w_rx_09_fifo_empty
.sym 13089 w_rx_09_fifo_push
.sym 13092 w_soft_reset
.sym 13095 w_rx_24_fifo_empty
.sym 13097 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 13098 smi_ctrl_ins.int_cnt_24[3]
.sym 13101 w_rx_09_fifo_push
.sym 13102 rx_09_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 13103 w_rx_09_fifo_full
.sym 13104 rx_09_fifo.rd_addr[8]
.sym 13110 smi_ctrl_ins.int_cnt_09[4]
.sym 13111 smi_ctrl_ins.w_fifo_24_pull_trigger_SB_DFFNE_Q_E
.sym 13112 smi_ctrl_ins.soe_and_reset
.sym 13114 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 13115 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 13117 spi_if_ins.state_if_SB_DFFE_Q_D[1]
.sym 13118 spi_if_ins.state_if[0]
.sym 13119 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 13122 w_rx_09_fifo_pulled_data[28]
.sym 13127 w_rx_09_fifo_pulled_data[12]
.sym 13134 rx_09_fifo.wr_addr[5]
.sym 13135 smi_ctrl_ins.int_cnt_24[3]
.sym 13137 spi_if_ins.w_rx_data[5]
.sym 13138 spi_if_ins.o_cs_SB_LUT4_I3_O[3]
.sym 13140 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 13142 spi_if_ins.w_rx_data[6]
.sym 13143 rx_09_fifo.mem_i.0.0.0_WCLKE
.sym 13148 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 13157 spi_if_ins.state_if[2]
.sym 13159 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 13162 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 13166 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 13175 spi_if_ins.state_if[1]
.sym 13179 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 13182 spi_if_ins.state_if_SB_DFFE_Q_D[1]
.sym 13183 spi_if_ins.state_if[0]
.sym 13189 spi_if_ins.state_if[0]
.sym 13190 spi_if_ins.state_if[1]
.sym 13194 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 13197 spi_if_ins.state_if[2]
.sym 13206 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 13208 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 13209 spi_if_ins.state_if_SB_DFFE_Q_D[1]
.sym 13213 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 13234 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 13235 r_counter_$glb_clk
.sym 13236 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 13240 spi_if_ins.r_tx_byte[6]
.sym 13241 spi_if_ins.r_tx_byte[0]
.sym 13249 w_rx_09_fifo_data[3]
.sym 13251 spi_if_ins.state_if[2]
.sym 13260 w_rx_09_fifo_data[1]
.sym 13262 w_cs[1]
.sym 13265 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 13278 i_glob_clock$SB_IO_IN
.sym 13281 w_tx_data_sys[0]
.sym 13282 spi_if_ins.state_if[0]
.sym 13284 spi_if_ins.state_if[2]
.sym 13286 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 13287 spi_if_ins.state_if[1]
.sym 13290 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 13292 spi_if_ins.state_if[2]
.sym 13298 spi_if_ins.o_cs_SB_LUT4_I3_O[3]
.sym 13305 r_tx_data_SB_DFFE_Q_E
.sym 13308 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 13309 smi_ctrl_ins.o_data_out_SB_LUT4_I0_2_O[0]
.sym 13311 smi_ctrl_ins.o_data_out_SB_LUT4_I0_2_O[0]
.sym 13312 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 13313 spi_if_ins.o_cs_SB_LUT4_I3_O[3]
.sym 13314 w_tx_data_sys[0]
.sym 13323 spi_if_ins.state_if[1]
.sym 13324 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 13325 spi_if_ins.state_if[0]
.sym 13326 spi_if_ins.state_if[2]
.sym 13348 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 13349 spi_if_ins.state_if[2]
.sym 13350 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 13357 r_tx_data_SB_DFFE_Q_E
.sym 13358 i_glob_clock$SB_IO_IN
.sym 13360 r_tx_data[1]
.sym 13361 r_tx_data[2]
.sym 13363 r_tx_data_SB_DFFE_Q_E
.sym 13364 r_tx_data[3]
.sym 13365 r_tx_data[5]
.sym 13366 r_tx_data[6]
.sym 13367 smi_ctrl_ins.o_data_out_SB_LUT4_I0_2_O[0]
.sym 13368 i_glob_clock$SB_IO_IN
.sym 13375 w_tx_data_sys[0]
.sym 13383 w_rx_09_fifo_pulled_data[31]
.sym 13388 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 13395 w_soft_reset
.sym 13401 w_tx_data_smi[0]
.sym 13405 spi_if_ins.w_rx_data[5]
.sym 13411 w_cs[3]
.sym 13412 w_cs[2]
.sym 13415 w_tx_data_io[0]
.sym 13418 spi_if_ins.w_rx_data[6]
.sym 13420 w_cs[0]
.sym 13422 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 13423 w_cs[1]
.sym 13426 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 13428 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 13430 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 13434 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 13435 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 13436 w_tx_data_smi[0]
.sym 13437 w_tx_data_io[0]
.sym 13440 spi_if_ins.w_rx_data[6]
.sym 13443 spi_if_ins.w_rx_data[5]
.sym 13448 spi_if_ins.w_rx_data[5]
.sym 13449 spi_if_ins.w_rx_data[6]
.sym 13452 spi_if_ins.w_rx_data[6]
.sym 13455 spi_if_ins.w_rx_data[5]
.sym 13458 w_cs[2]
.sym 13459 w_cs[0]
.sym 13460 w_cs[1]
.sym 13461 w_cs[3]
.sym 13464 w_cs[3]
.sym 13465 w_cs[1]
.sym 13466 w_cs[0]
.sym 13467 w_cs[2]
.sym 13471 spi_if_ins.w_rx_data[6]
.sym 13472 spi_if_ins.w_rx_data[5]
.sym 13480 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 13481 r_counter_$glb_clk
.sym 13482 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 13483 w_ioc[0]
.sym 13484 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 13485 w_ioc[2]
.sym 13486 w_cs[0]
.sym 13487 w_ioc[1]
.sym 13489 w_ioc[3]
.sym 13490 w_ioc[4]
.sym 13498 $PACKER_VCC_NET
.sym 13500 smi_ctrl_ins.o_data_out_SB_LUT4_I0_2_O[0]
.sym 13503 $PACKER_VCC_NET
.sym 13505 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 13510 w_fetch
.sym 13514 w_fetch
.sym 13516 w_cs[1]
.sym 13526 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 13527 w_rx_24_fifo_empty
.sym 13528 w_rx_09_fifo_full
.sym 13529 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 13531 w_rx_09_fifo_empty
.sym 13541 w_rx_24_fifo_full
.sym 13543 w_tx_data_smi[2]
.sym 13544 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[2]
.sym 13549 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 13555 w_tx_data_io[2]
.sym 13560 w_rx_09_fifo_empty
.sym 13566 w_rx_09_fifo_full
.sym 13575 w_rx_24_fifo_empty
.sym 13584 w_rx_24_fifo_full
.sym 13593 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 13594 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 13595 w_tx_data_io[2]
.sym 13596 w_tx_data_smi[2]
.sym 13603 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 13604 r_counter_$glb_clk
.sym 13605 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[2]
.sym 13606 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 13608 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 13609 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 13610 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[2]
.sym 13611 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3[0]
.sym 13613 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E[2]
.sym 13620 w_rx_data[1]
.sym 13622 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 13623 spi_if_ins.w_rx_data[2]
.sym 13624 spi_if_ins.w_rx_data[4]
.sym 13626 w_rx_data[0]
.sym 13627 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 13628 rx_24_fifo.rd_addr[4]
.sym 13632 i_smi_a1$SB_IO_IN
.sym 13639 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 13647 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 13649 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 13651 w_ioc[1]
.sym 13658 w_cs[0]
.sym 13660 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 13661 w_cs[2]
.sym 13665 w_soft_reset
.sym 13670 w_fetch
.sym 13673 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 13680 w_ioc[1]
.sym 13681 w_fetch
.sym 13682 w_soft_reset
.sym 13683 w_cs[2]
.sym 13692 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 13710 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 13711 w_cs[0]
.sym 13712 w_fetch
.sym 13726 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 13727 r_counter_$glb_clk
.sym 13728 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 13729 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[2]
.sym 13730 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 13731 io_ctrl_ins.o_pmod[1]
.sym 13732 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 13733 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 13734 io_ctrl_ins.led1_state_SB_LUT4_I3_O[3]
.sym 13735 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R
.sym 13736 io_ctrl_ins.o_pmod[2]
.sym 13745 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 13754 w_load
.sym 13755 w_cs[1]
.sym 13757 w_soft_reset
.sym 13759 w_rx_data[1]
.sym 13760 w_ioc[0]
.sym 13762 w_cs[1]
.sym 13764 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 13772 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 13778 smi_ctrl_ins.i_cs_SB_LUT4_I2_O[1]
.sym 13791 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 13797 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 13823 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 13835 smi_ctrl_ins.i_cs_SB_LUT4_I2_O[1]
.sym 13836 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 13849 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 13850 r_counter_$glb_clk
.sym 13852 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O[0]
.sym 13853 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 13854 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 13855 io_ctrl_ins.rf_pin_state[2]
.sym 13856 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 13858 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[3]
.sym 13864 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 13865 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R
.sym 13881 w_soft_reset
.sym 13894 w_fetch
.sym 13897 w_load
.sym 13899 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 13901 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 13904 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 13910 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 13913 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R
.sym 13915 io_ctrl_ins.led1_state_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 13917 w_soft_reset
.sym 13918 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[0]
.sym 13922 w_cs[1]
.sym 13923 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[3]
.sym 13928 io_ctrl_ins.led1_state_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 13929 w_soft_reset
.sym 13932 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[3]
.sym 13933 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 13934 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 13935 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[0]
.sym 13962 w_load
.sym 13963 w_fetch
.sym 13964 w_cs[1]
.sym 13965 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 13972 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 13973 r_counter_$glb_clk
.sym 13974 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R
.sym 13975 io_ctrl_ins.rf_mode_SB_DFFESR_Q_E
.sym 13976 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[0]
.sym 13977 o_shdn_tx_lna$SB_IO_OUT
.sym 13978 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 13981 o_shdn_rx_lna$SB_IO_OUT
.sym 13982 io_ctrl_ins.mixer_en_state
.sym 13987 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 13988 w_fetch
.sym 14005 o_led0$SB_IO_OUT
.sym 14027 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 14028 w_rx_data[1]
.sym 14030 w_rx_data[0]
.sym 14064 w_rx_data[1]
.sym 14093 w_rx_data[0]
.sym 14095 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 14096 r_counter_$glb_clk
.sym 14097 w_soft_reset_$glb_sr
.sym 14113 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 14116 o_led1$SB_IO_OUT
.sym 14121 o_shdn_tx_lna$SB_IO_OUT
.sym 14123 i_smi_a1$SB_IO_IN
.sym 14226 lvds_rx_09_inst.r_state_if_SB_LUT4_I3_O
.sym 14344 i_smi_a1$SB_IO_IN
.sym 14388 w_soft_reset
.sym 14412 w_soft_reset
.sym 14418 i_sck$SB_IO_IN
.sym 14419 io_smi_data[3]$SB_IO_OUT
.sym 14437 io_smi_data[3]$SB_IO_OUT
.sym 14440 i_sck$SB_IO_IN
.sym 14450 w_rx_09_fifo_data[18]
.sym 14476 i_smi_a3$SB_IO_IN
.sym 14492 lvds_rx_09_inst.r_data[14]
.sym 14545 lvds_rx_09_inst.r_data[14]
.sym 14565 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 14566 lvds_clock_$glb_clk
.sym 14573 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 14574 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 14575 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 14577 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 14579 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 14588 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 14592 lvds_rx_09_inst.r_data[14]
.sym 14601 i_mosi$SB_IO_IN
.sym 14611 spi_if_ins.spi.r_rx_byte[0]
.sym 14614 w_rx_09_fifo_data[16]
.sym 14628 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 14650 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 14654 w_smi_data_output[5]
.sym 14657 i_mosi$SB_IO_IN
.sym 14660 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 14664 i_smi_a3$SB_IO_IN
.sym 14666 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 14683 w_smi_data_output[5]
.sym 14684 i_smi_a3$SB_IO_IN
.sym 14707 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 14714 i_mosi$SB_IO_IN
.sym 14719 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 14728 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 14729 i_sck$SB_IO_IN_$glb_clk
.sym 14732 spi_if_ins.spi.r_rx_byte[7]
.sym 14733 spi_if_ins.spi.r_rx_byte[1]
.sym 14734 spi_if_ins.spi.r_rx_byte[2]
.sym 14735 spi_if_ins.spi.r_rx_byte[5]
.sym 14736 io_smi_data[4]$SB_IO_OUT
.sym 14737 spi_if_ins.spi.r_rx_byte[4]
.sym 14738 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 14749 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 14758 rx_09_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 14759 rx_09_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 14760 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[1]
.sym 14761 w_smi_data_output[4]
.sym 14762 rx_09_fifo.full_o_SB_LUT4_I3_I2[1]
.sym 14766 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 14773 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 14785 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 14790 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[0]
.sym 14795 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[1]
.sym 14799 o_miso_$_TBUF__Y_E
.sym 14801 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[3]
.sym 14802 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[2]
.sym 14812 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 14817 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[3]
.sym 14818 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[2]
.sym 14819 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[0]
.sym 14820 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[1]
.sym 14835 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 14851 o_miso_$_TBUF__Y_E
.sym 14852 i_sck$SB_IO_IN_$glb_clk
.sym 14856 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 14859 w_rx_09_fifo_data[21]
.sym 14868 smi_ctrl_ins.soe_and_reset
.sym 14874 i_smi_a3$SB_IO_IN
.sym 14879 w_rx_09_fifo_pulled_data[30]
.sym 14880 spi_if_ins.spi.SCKr[2]
.sym 14882 spi_if_ins.w_rx_data[3]
.sym 14884 spi_if_ins.spi.r_rx_byte[0]
.sym 14887 spi_if_ins.spi.SCKr[1]
.sym 14900 rx_09_fifo.wr_addr[5]
.sym 14904 rx_09_fifo.wr_addr[7]
.sym 14913 rx_09_fifo.wr_addr[2]
.sym 14918 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 14919 rx_09_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 14920 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[1]
.sym 14921 rx_09_fifo.wr_addr[6]
.sym 14924 rx_09_fifo.wr_addr[4]
.sym 14926 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 14927 $nextpnr_ICESTORM_LC_4$O
.sym 14929 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 14933 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 14935 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[1]
.sym 14937 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 14939 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[3]
.sym 14942 rx_09_fifo.wr_addr[2]
.sym 14943 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 14945 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[4]
.sym 14948 rx_09_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 14949 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[3]
.sym 14951 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[5]
.sym 14954 rx_09_fifo.wr_addr[4]
.sym 14955 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[4]
.sym 14957 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[6]
.sym 14960 rx_09_fifo.wr_addr[5]
.sym 14961 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[5]
.sym 14963 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[7]
.sym 14965 rx_09_fifo.wr_addr[6]
.sym 14967 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[6]
.sym 14969 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[8]
.sym 14971 rx_09_fifo.wr_addr[7]
.sym 14973 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[7]
.sym 14979 sys_ctrl_ins.reset_count[2]
.sym 14980 sys_ctrl_ins.reset_count[3]
.sym 14981 sys_ctrl_ins.reset_count[0]
.sym 14982 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 14983 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 14984 sys_ctrl_ins.reset_count[1]
.sym 14989 rx_09_fifo.rd_addr[6]
.sym 14995 w_rx_09_fifo_data[20]
.sym 14998 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 14999 w_soft_reset
.sym 15002 rx_09_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 15004 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 15007 rx_09_fifo.wr_addr[6]
.sym 15009 rx_09_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 15010 spi_if_ins.spi.r_rx_byte[7]
.sym 15011 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 15013 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[8]
.sym 15021 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 15024 rx_09_fifo.wr_addr[8]
.sym 15025 rx_09_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 15027 rx_09_fifo.full_o_SB_LUT4_I3_I2[1]
.sym 15029 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[1]
.sym 15034 smi_ctrl_ins.int_cnt_09[3]
.sym 15036 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 15037 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 15039 w_rx_09_fifo_pulled_data[30]
.sym 15040 rx_09_fifo.rd_addr[1]
.sym 15041 smi_ctrl_ins.int_cnt_09[4]
.sym 15042 w_soft_reset
.sym 15045 w_rx_09_fifo_pulled_data[14]
.sym 15048 rx_09_fifo.rd_addr[1]
.sym 15049 spi_if_ins.state_if_SB_DFFE_Q_D[1]
.sym 15051 rx_09_fifo.wr_addr[8]
.sym 15054 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[8]
.sym 15063 spi_if_ins.state_if_SB_DFFE_Q_D[1]
.sym 15075 smi_ctrl_ins.int_cnt_09[3]
.sym 15076 w_rx_09_fifo_pulled_data[30]
.sym 15077 w_rx_09_fifo_pulled_data[14]
.sym 15078 smi_ctrl_ins.int_cnt_09[4]
.sym 15081 w_soft_reset
.sym 15084 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[1]
.sym 15087 rx_09_fifo.rd_addr[1]
.sym 15088 rx_09_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 15089 rx_09_fifo.full_o_SB_LUT4_I3_I2[1]
.sym 15090 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 15093 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 15095 rx_09_fifo.rd_addr[1]
.sym 15097 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 15098 r_counter_$glb_clk
.sym 15102 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 15104 spi_if_ins.w_rx_data[0]
.sym 15105 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 15112 sys_ctrl_ins.reset_cmd
.sym 15114 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 15115 w_rx_09_fifo_data[17]
.sym 15119 w_rx_09_fifo_data[5]
.sym 15120 w_rx_09_fifo_data[22]
.sym 15123 rx_09_fifo.mem_i.0.0.0_WCLKE
.sym 15125 spi_if_ins.state_if[1]
.sym 15128 w_soft_reset
.sym 15130 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 15131 w_rx_09_fifo_pulled_data[14]
.sym 15134 spi_if_ins.w_rx_data[1]
.sym 15135 spi_if_ins.state_if_SB_DFFE_Q_D[1]
.sym 15144 w_rx_09_fifo_pulled_data[28]
.sym 15145 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15153 w_rx_09_fifo_pulled_data[12]
.sym 15154 smi_ctrl_ins.int_cnt_09[3]
.sym 15156 smi_ctrl_ins.int_cnt_09[4]
.sym 15157 spi_if_ins.spi.SCKr[1]
.sym 15181 spi_if_ins.spi.SCKr[1]
.sym 15192 w_rx_09_fifo_pulled_data[28]
.sym 15193 smi_ctrl_ins.int_cnt_09[4]
.sym 15194 w_rx_09_fifo_pulled_data[12]
.sym 15195 smi_ctrl_ins.int_cnt_09[3]
.sym 15219 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15221 r_counter_$glb_clk
.sym 15224 spi_if_ins.state_if[2]
.sym 15228 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15229 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 15230 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 15235 w_rx_09_fifo_data[23]
.sym 15238 rx_09_fifo.rd_addr[1]
.sym 15239 rx_09_fifo.rd_addr[6]
.sym 15241 rx_09_fifo.rd_addr[7]
.sym 15243 w_soft_reset
.sym 15246 rx_09_fifo.rd_addr[8]
.sym 15253 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 15258 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 15266 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 15268 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 15269 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 15272 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 15273 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 15279 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 15285 spi_if_ins.state_if[1]
.sym 15289 spi_if_ins.state_if[2]
.sym 15292 spi_if_ins.state_if[0]
.sym 15297 spi_if_ins.state_if[2]
.sym 15298 spi_if_ins.state_if[0]
.sym 15300 spi_if_ins.state_if[1]
.sym 15303 spi_if_ins.state_if[0]
.sym 15304 spi_if_ins.state_if[2]
.sym 15305 spi_if_ins.state_if[1]
.sym 15315 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 15316 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 15317 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 15318 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 15323 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 15327 spi_if_ins.state_if[1]
.sym 15328 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 15329 spi_if_ins.state_if[0]
.sym 15330 spi_if_ins.state_if[2]
.sym 15343 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 15344 r_counter_$glb_clk
.sym 15345 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 15346 spi_if_ins.r_tx_byte[5]
.sym 15347 spi_if_ins.r_tx_byte[7]
.sym 15348 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15349 spi_if_ins.r_tx_byte[4]
.sym 15350 spi_if_ins.r_tx_byte[1]
.sym 15351 spi_if_ins.r_tx_byte[2]
.sym 15352 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15353 spi_if_ins.r_tx_byte[3]
.sym 15359 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 15360 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 15362 w_rx_09_fifo_data[0]
.sym 15363 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 15369 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 15370 spi_if_ins.w_rx_data[3]
.sym 15374 w_rx_data[4]
.sym 15375 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15379 spi_if_ins.w_rx_data[0]
.sym 15393 r_tx_data[6]
.sym 15395 r_tx_data[0]
.sym 15405 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15439 r_tx_data[6]
.sym 15447 r_tx_data[0]
.sym 15466 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15467 r_counter_$glb_clk
.sym 15469 w_rx_data[4]
.sym 15470 w_rx_data[7]
.sym 15472 w_rx_data[5]
.sym 15475 w_rx_data[6]
.sym 15489 spi_if_ins.r_tx_byte[6]
.sym 15496 w_tx_data_io[1]
.sym 15499 w_rx_data[1]
.sym 15502 w_rx_data[4]
.sym 15503 w_rx_data[3]
.sym 15510 i_glob_clock$SB_IO_IN
.sym 15511 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 15512 w_tx_data_io[1]
.sym 15513 w_cs[2]
.sym 15514 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 15516 w_cs[1]
.sym 15517 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[1]
.sym 15520 w_cs[3]
.sym 15521 w_cs[0]
.sym 15523 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 15525 smi_ctrl_ins.o_data_out_SB_LUT4_I0_2_O[0]
.sym 15527 w_tx_data_smi[1]
.sym 15532 w_tx_data_io[3]
.sym 15534 w_tx_data_io[5]
.sym 15537 r_tx_data_SB_DFFE_Q_E
.sym 15538 w_tx_data_smi[3]
.sym 15540 smi_ctrl_ins.o_data_out_SB_LUT4_I0_2_O[1]
.sym 15543 w_tx_data_io[1]
.sym 15544 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 15545 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 15546 w_tx_data_smi[1]
.sym 15549 smi_ctrl_ins.o_data_out_SB_LUT4_I0_2_O[1]
.sym 15550 smi_ctrl_ins.o_data_out_SB_LUT4_I0_2_O[0]
.sym 15561 w_cs[2]
.sym 15562 w_cs[1]
.sym 15563 w_cs[3]
.sym 15564 w_cs[0]
.sym 15567 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 15568 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 15569 w_tx_data_io[3]
.sym 15570 w_tx_data_smi[3]
.sym 15573 w_tx_data_io[5]
.sym 15575 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 15576 smi_ctrl_ins.o_data_out_SB_LUT4_I0_2_O[0]
.sym 15580 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 15582 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[1]
.sym 15585 w_cs[2]
.sym 15586 w_cs[1]
.sym 15587 w_cs[3]
.sym 15588 w_cs[0]
.sym 15589 r_tx_data_SB_DFFE_Q_E
.sym 15590 i_glob_clock$SB_IO_IN
.sym 15591 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 15593 w_rx_data[1]
.sym 15595 w_rx_data[3]
.sym 15596 w_rx_data[2]
.sym 15599 w_rx_data[0]
.sym 15604 i_glob_clock$SB_IO_IN
.sym 15605 w_rx_data[6]
.sym 15607 w_rx_data[5]
.sym 15611 spi_if_ins.w_rx_data[6]
.sym 15613 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[1]
.sym 15614 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 15616 w_ioc[1]
.sym 15617 w_rx_data[2]
.sym 15618 w_tx_data_io[3]
.sym 15620 w_tx_data_io[5]
.sym 15622 spi_if_ins.w_rx_data[1]
.sym 15624 w_ioc[0]
.sym 15626 w_soft_reset
.sym 15634 spi_if_ins.w_rx_data[4]
.sym 15642 spi_if_ins.w_rx_data[3]
.sym 15644 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 15647 spi_if_ins.w_rx_data[2]
.sym 15648 spi_if_ins.w_rx_data[1]
.sym 15649 spi_if_ins.w_rx_data[0]
.sym 15650 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 15652 w_cs[0]
.sym 15655 w_cs[1]
.sym 15659 w_cs[3]
.sym 15660 w_cs[2]
.sym 15666 spi_if_ins.w_rx_data[0]
.sym 15672 w_cs[0]
.sym 15673 w_cs[1]
.sym 15674 w_cs[3]
.sym 15675 w_cs[2]
.sym 15681 spi_if_ins.w_rx_data[2]
.sym 15686 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 15690 spi_if_ins.w_rx_data[1]
.sym 15702 spi_if_ins.w_rx_data[3]
.sym 15710 spi_if_ins.w_rx_data[4]
.sym 15712 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 15713 r_counter_$glb_clk
.sym 15715 w_tx_data_io[0]
.sym 15716 w_tx_data_io[1]
.sym 15717 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_O[3]
.sym 15718 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[2]
.sym 15719 i_button_SB_LUT4_I3_O[1]
.sym 15720 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 15722 w_tx_data_io[3]
.sym 15727 w_ioc[0]
.sym 15730 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 15732 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 15734 w_soft_reset
.sym 15735 w_cs[0]
.sym 15736 w_rx_data[1]
.sym 15743 w_rx_data[2]
.sym 15744 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[2]
.sym 15745 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E[2]
.sym 15746 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 15748 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 15749 w_rx_data[0]
.sym 15758 w_ioc[2]
.sym 15759 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 15762 w_ioc[3]
.sym 15763 w_ioc[4]
.sym 15764 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[2]
.sym 15766 w_load
.sym 15767 w_cs[0]
.sym 15768 w_ioc[1]
.sym 15769 w_cs[1]
.sym 15771 w_fetch
.sym 15782 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 15784 i_button_SB_LUT4_I3_O[1]
.sym 15785 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3[0]
.sym 15786 w_soft_reset
.sym 15789 w_fetch
.sym 15790 w_load
.sym 15791 w_cs[0]
.sym 15792 i_button_SB_LUT4_I3_O[1]
.sym 15801 w_ioc[3]
.sym 15803 w_ioc[2]
.sym 15804 w_ioc[4]
.sym 15808 w_cs[1]
.sym 15809 w_soft_reset
.sym 15810 w_fetch
.sym 15814 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[2]
.sym 15819 w_ioc[1]
.sym 15820 w_ioc[2]
.sym 15821 w_ioc[4]
.sym 15822 w_ioc[3]
.sym 15831 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 15832 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3[0]
.sym 15833 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 15838 io_ctrl_ins.o_pmod[3]
.sym 15839 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 15840 io_ctrl_ins.o_pmod[0]
.sym 15841 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 15842 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 15843 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 15844 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 15845 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 15852 w_soft_reset
.sym 15854 io_ctrl_ins.pmod_dir_state[3]
.sym 15862 i_button$SB_IO_IN
.sym 15863 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 15865 w_rx_data[2]
.sym 15869 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3[0]
.sym 15871 w_rx_data[4]
.sym 15872 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 15879 w_cs[1]
.sym 15881 io_ctrl_ins.o_pmod[1]
.sym 15883 i_button_SB_LUT4_I3_O[1]
.sym 15887 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[2]
.sym 15888 w_ioc[1]
.sym 15889 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 15892 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3[0]
.sym 15893 w_fetch
.sym 15894 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E[2]
.sym 15896 w_ioc[0]
.sym 15897 w_load
.sym 15898 w_soft_reset
.sym 15903 w_rx_data[2]
.sym 15905 io_ctrl_ins.debug_mode[1]
.sym 15906 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 15907 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 15910 w_rx_data[1]
.sym 15913 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 15914 w_ioc[1]
.sym 15915 w_ioc[0]
.sym 15918 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 15919 i_button_SB_LUT4_I3_O[1]
.sym 15926 w_rx_data[1]
.sym 15930 w_ioc[0]
.sym 15931 w_ioc[1]
.sym 15933 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E[2]
.sym 15936 w_cs[1]
.sym 15937 w_soft_reset
.sym 15938 w_load
.sym 15939 w_fetch
.sym 15942 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[2]
.sym 15943 i_button_SB_LUT4_I3_O[1]
.sym 15944 io_ctrl_ins.debug_mode[1]
.sym 15945 io_ctrl_ins.o_pmod[1]
.sym 15949 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 15950 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3[0]
.sym 15951 w_ioc[0]
.sym 15956 w_rx_data[2]
.sym 15958 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 15959 r_counter_$glb_clk
.sym 15961 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 15963 io_ctrl_ins.rf_pin_state[4]
.sym 15964 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 15965 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 15966 i_button_SB_LUT4_I3_O[2]
.sym 15967 io_ctrl_ins.rf_pin_state[6]
.sym 15968 io_ctrl_ins.rf_pin_state[0]
.sym 15977 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 15982 o_led0$SB_IO_OUT
.sym 15987 w_rx_data[1]
.sym 15988 w_rx_data[3]
.sym 15991 io_ctrl_ins.debug_mode[1]
.sym 15995 w_rx_data[4]
.sym 16004 w_rx_data[1]
.sym 16005 w_ioc[0]
.sym 16006 w_fetch
.sym 16007 w_load
.sym 16008 w_cs[1]
.sym 16010 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[2]
.sym 16012 o_shdn_tx_lna$SB_IO_OUT
.sym 16015 w_rx_data[2]
.sym 16017 io_ctrl_ins.o_pmod[2]
.sym 16020 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 16029 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3[0]
.sym 16030 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 16032 io_ctrl_ins.rf_mode[0]
.sym 16035 w_fetch
.sym 16036 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[2]
.sym 16037 w_cs[1]
.sym 16038 w_load
.sym 16041 io_ctrl_ins.rf_mode[0]
.sym 16043 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[2]
.sym 16048 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 16054 w_rx_data[2]
.sym 16061 w_rx_data[1]
.sym 16071 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3[0]
.sym 16072 o_shdn_tx_lna$SB_IO_OUT
.sym 16073 io_ctrl_ins.o_pmod[2]
.sym 16074 w_ioc[0]
.sym 16081 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 16082 r_counter_$glb_clk
.sym 16084 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 16085 io_ctrl_ins.debug_mode[1]
.sym 16086 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 16087 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16088 io_ctrl_ins.debug_mode[0]
.sym 16090 io_ctrl_ins.rf_mode[0]
.sym 16091 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 16110 w_rx_data[2]
.sym 16118 w_soft_reset
.sym 16128 io_ctrl_ins.rf_pin_state[2]
.sym 16133 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O[0]
.sym 16134 w_soft_reset
.sym 16136 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 16137 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 16140 io_ctrl_ins.rf_pin_state[0]
.sym 16141 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 16144 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16145 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[0]
.sym 16148 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 16150 io_ctrl_ins.debug_mode[1]
.sym 16152 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16153 io_ctrl_ins.debug_mode[0]
.sym 16160 w_soft_reset
.sym 16161 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O[0]
.sym 16165 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[0]
.sym 16170 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16171 io_ctrl_ins.rf_pin_state[2]
.sym 16172 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 16173 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 16176 io_ctrl_ins.debug_mode[0]
.sym 16177 io_ctrl_ins.debug_mode[1]
.sym 16178 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 16179 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16194 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16196 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 16197 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 16200 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 16201 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 16202 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16203 io_ctrl_ins.rf_pin_state[0]
.sym 16204 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 16205 r_counter_$glb_clk
.sym 16211 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[0]
.sym 16219 o_rx_h_tx_l_b$SB_IO_OUT
.sym 16240 i_config[3]$SB_IO_IN
.sym 16354 i_button$SB_IO_IN
.sym 16386 lvds_rx_09_inst.o_debug_state[0]
.sym 16390 w_soft_reset
.sym 16435 lvds_rx_09_inst.o_debug_state[0]
.sym 16436 w_soft_reset
.sym 16453 i_config[3]$SB_IO_IN
.sym 16455 i_button$SB_IO_IN
.sym 16470 lvds_rx_09_inst.o_debug_state[0]
.sym 16497 lvds_rx_09_inst.r_state_if_SB_LUT4_I3_O
.sym 16512 lvds_rx_09_inst.r_state_if_SB_LUT4_I3_O
.sym 16555 spi_if_ins.spi.r_rx_bit_count[2]
.sym 16556 spi_if_ins.spi.r_rx_bit_count[0]
.sym 16559 spi_if_ins.spi.r_rx_bit_count[1]
.sym 16572 spi_if_ins.w_rx_data[0]
.sym 16587 i_mosi$SB_IO_IN
.sym 16603 lvds_rx_09_inst.r_data[16]
.sym 16665 lvds_rx_09_inst.r_data[16]
.sym 16674 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 16675 lvds_clock_$glb_clk
.sym 16681 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 16684 spi_if_ins.spi.r3_rx_done
.sym 16685 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 16686 w_rx_09_fifo_data[18]
.sym 16687 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 16688 spi_if_ins.spi.r2_rx_done
.sym 16703 lvds_rx_09_inst.r_data[16]
.sym 16710 i_ss$SB_IO_IN
.sym 16724 smi_ctrl_ins.soe_and_reset
.sym 16727 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 16734 io_smi_data[4]$SB_IO_OUT
.sym 16735 w_soft_reset
.sym 16736 i_ss$SB_IO_IN
.sym 16741 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 16742 smi_ctrl_ins.soe_and_reset
.sym 16758 i_mosi$SB_IO_IN
.sym 16760 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 16769 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 16781 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 16783 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 16785 o_miso_$_TBUF__Y_E
.sym 16797 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 16803 i_mosi$SB_IO_IN
.sym 16810 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 16822 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 16836 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 16837 o_miso_$_TBUF__Y_E
.sym 16838 i_sck$SB_IO_IN_$glb_clk
.sym 16840 o_miso_$_TBUF__Y_E
.sym 16841 smi_ctrl_ins.soe_and_reset
.sym 16843 o_miso_$_TBUF__Y_E
.sym 16844 spi_if_ins.spi.r_rx_done
.sym 16845 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[0]
.sym 16851 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 16853 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 16856 i_ss$SB_IO_IN
.sym 16866 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 16867 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[0]
.sym 16868 rx_09_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 16873 rx_09_fifo.wr_addr[7]
.sym 16874 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[1]
.sym 16875 smi_ctrl_ins.soe_and_reset
.sym 16883 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 16884 i_smi_a3$SB_IO_IN
.sym 16885 i_ss$SB_IO_IN
.sym 16886 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 16888 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 16891 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 16892 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 16893 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 16894 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 16912 w_smi_data_output[4]
.sym 16920 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 16927 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 16935 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 16941 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 16946 i_smi_a3$SB_IO_IN
.sym 16947 w_smi_data_output[4]
.sym 16950 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 16958 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 16959 i_ss$SB_IO_IN
.sym 16960 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 16961 i_sck$SB_IO_IN_$glb_clk
.sym 16963 spi_if_ins.w_rx_data[5]
.sym 16964 spi_if_ins.w_rx_data[4]
.sym 16966 spi_if_ins.w_rx_data[1]
.sym 16967 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[0]
.sym 16969 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[0]
.sym 16970 spi_if_ins.w_rx_data[2]
.sym 16974 w_rx_data[6]
.sym 16976 rx_09_fifo.wr_addr[8]
.sym 16979 spi_if_ins.spi.r_rx_byte[7]
.sym 16981 i_ss$SB_IO_IN
.sym 16984 w_rx_09_fifo_data[16]
.sym 16987 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 16996 spi_if_ins.w_rx_data[5]
.sym 16998 spi_if_ins.w_rx_data[4]
.sym 17016 lvds_rx_09_inst.r_data[19]
.sym 17019 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 17049 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 17067 lvds_rx_09_inst.r_data[19]
.sym 17083 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 17084 lvds_clock_$glb_clk
.sym 17088 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17089 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 17090 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 17091 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 17092 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17097 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 17098 w_rx_09_fifo_pulled_data[14]
.sym 17100 w_rx_09_fifo_data[21]
.sym 17101 spi_if_ins.w_rx_data[1]
.sym 17104 lvds_rx_09_inst.r_data[19]
.sym 17110 int_miso
.sym 17111 smi_ctrl_ins.int_cnt_09[3]
.sym 17112 spi_if_ins.w_rx_data[1]
.sym 17114 spi_if_ins.r_tx_data_valid
.sym 17117 smi_ctrl_ins.int_cnt_09[4]
.sym 17120 spi_if_ins.w_rx_data[2]
.sym 17130 sys_ctrl_ins.reset_count[3]
.sym 17138 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 17139 sys_ctrl_ins.reset_count[0]
.sym 17140 sys_ctrl_ins.reset_cmd
.sym 17153 sys_ctrl_ins.reset_count[2]
.sym 17154 sys_ctrl_ins.reset_count[3]
.sym 17156 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 17158 sys_ctrl_ins.reset_count[1]
.sym 17159 $nextpnr_ICESTORM_LC_17$O
.sym 17161 sys_ctrl_ins.reset_count[0]
.sym 17165 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 17167 sys_ctrl_ins.reset_count[1]
.sym 17171 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 17172 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 17173 sys_ctrl_ins.reset_count[2]
.sym 17175 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 17179 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 17180 sys_ctrl_ins.reset_count[3]
.sym 17181 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 17185 sys_ctrl_ins.reset_count[0]
.sym 17190 sys_ctrl_ins.reset_count[2]
.sym 17191 sys_ctrl_ins.reset_count[1]
.sym 17192 sys_ctrl_ins.reset_count[0]
.sym 17193 sys_ctrl_ins.reset_count[3]
.sym 17196 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 17198 sys_ctrl_ins.reset_cmd
.sym 17203 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 17204 sys_ctrl_ins.reset_count[0]
.sym 17205 sys_ctrl_ins.reset_count[1]
.sym 17206 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 17207 r_counter_$glb_clk
.sym 17208 sys_ctrl_ins.reset_cmd
.sym 17209 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 17210 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 17211 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17212 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 17213 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 17214 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 17215 int_miso
.sym 17216 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 17219 w_rx_data[0]
.sym 17227 w_rx_09_fifo_data[2]
.sym 17234 spi_if_ins.r_tx_byte[0]
.sym 17235 spi_if_ins.r_tx_byte[7]
.sym 17237 w_soft_reset
.sym 17238 spi_if_ins.spi.r_tx_byte[5]
.sym 17240 spi_if_ins.state_if[2]
.sym 17244 smi_ctrl_ins.soe_and_reset
.sym 17252 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17253 spi_if_ins.spi.SCKr[1]
.sym 17255 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 17257 spi_if_ins.spi.r_rx_byte[0]
.sym 17259 spi_if_ins.spi.SCKr[2]
.sym 17261 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17263 spi_if_ins.spi.r_rx_byte[7]
.sym 17295 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17296 spi_if_ins.spi.SCKr[1]
.sym 17297 spi_if_ins.spi.SCKr[2]
.sym 17298 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 17310 spi_if_ins.spi.r_rx_byte[0]
.sym 17316 spi_if_ins.spi.r_rx_byte[7]
.sym 17329 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17330 r_counter_$glb_clk
.sym 17332 spi_if_ins.spi.r_tx_byte[2]
.sym 17333 spi_if_ins.spi.r_tx_byte[3]
.sym 17334 spi_if_ins.spi.r_tx_byte[7]
.sym 17335 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 17336 spi_if_ins.spi.r_tx_byte[0]
.sym 17337 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 17338 spi_if_ins.spi.r_tx_byte[4]
.sym 17339 spi_if_ins.spi.r_tx_byte[1]
.sym 17344 w_rx_09_fifo_pulled_data[30]
.sym 17347 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17348 w_rx_09_fifo_data[4]
.sym 17349 spi_if_ins.spi.SCKr[1]
.sym 17350 w_rx_09_fifo_data[6]
.sym 17351 i_ss$SB_IO_IN
.sym 17354 spi_if_ins.w_rx_data[0]
.sym 17355 spi_if_ins.spi.SCKr[2]
.sym 17356 smi_ctrl_ins.soe_and_reset
.sym 17358 w_rx_data[7]
.sym 17365 r_tx_data[7]
.sym 17377 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 17381 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 17382 spi_if_ins.state_if[2]
.sym 17384 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 17385 spi_if_ins.state_if[0]
.sym 17386 spi_if_ins.state_if[1]
.sym 17387 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 17390 spi_if_ins.state_if[2]
.sym 17404 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 17412 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 17437 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 17438 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 17442 spi_if_ins.state_if[2]
.sym 17444 spi_if_ins.state_if[1]
.sym 17445 spi_if_ins.state_if[0]
.sym 17448 spi_if_ins.state_if[2]
.sym 17449 spi_if_ins.state_if[1]
.sym 17450 spi_if_ins.state_if[0]
.sym 17451 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 17452 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 17453 r_counter_$glb_clk
.sym 17454 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 17455 spi_if_ins.spi.r_tx_byte[6]
.sym 17457 spi_if_ins.spi.r_tx_byte[5]
.sym 17477 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 17479 spi_if_ins.w_rx_data[4]
.sym 17489 spi_if_ins.w_rx_data[5]
.sym 17490 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17496 spi_if_ins.state_if[1]
.sym 17497 spi_if_ins.state_if[2]
.sym 17498 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 17501 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 17511 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 17514 r_tx_data[4]
.sym 17516 r_tx_data[3]
.sym 17517 r_tx_data[5]
.sym 17520 r_tx_data[1]
.sym 17521 r_tx_data[2]
.sym 17524 spi_if_ins.state_if[0]
.sym 17525 r_tx_data[7]
.sym 17530 r_tx_data[5]
.sym 17536 r_tx_data[7]
.sym 17544 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 17548 r_tx_data[4]
.sym 17556 r_tx_data[1]
.sym 17560 r_tx_data[2]
.sym 17565 spi_if_ins.state_if[1]
.sym 17566 spi_if_ins.state_if[2]
.sym 17567 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 17568 spi_if_ins.state_if[0]
.sym 17572 r_tx_data[3]
.sym 17575 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 17576 r_counter_$glb_clk
.sym 17580 r_tx_data[4]
.sym 17582 r_tx_data[7]
.sym 17591 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 17597 w_soft_reset
.sym 17604 spi_if_ins.w_rx_data[1]
.sym 17605 spi_if_ins.w_rx_data[2]
.sym 17609 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_O[2]
.sym 17610 w_rx_data[4]
.sym 17612 w_rx_data[7]
.sym 17619 spi_if_ins.w_rx_data[6]
.sym 17634 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 17639 spi_if_ins.w_rx_data[4]
.sym 17646 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17649 spi_if_ins.w_rx_data[5]
.sym 17652 spi_if_ins.w_rx_data[4]
.sym 17661 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 17672 spi_if_ins.w_rx_data[5]
.sym 17690 spi_if_ins.w_rx_data[6]
.sym 17698 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17699 r_counter_$glb_clk
.sym 17701 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 17706 i_button_SB_LUT4_I3_O[0]
.sym 17713 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 17717 w_tx_data_io[7]
.sym 17728 w_rx_data[5]
.sym 17736 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[2]
.sym 17743 spi_if_ins.w_rx_data[3]
.sym 17744 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17758 spi_if_ins.w_rx_data[0]
.sym 17764 spi_if_ins.w_rx_data[1]
.sym 17765 spi_if_ins.w_rx_data[2]
.sym 17782 spi_if_ins.w_rx_data[1]
.sym 17793 spi_if_ins.w_rx_data[3]
.sym 17802 spi_if_ins.w_rx_data[2]
.sym 17818 spi_if_ins.w_rx_data[0]
.sym 17821 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17822 r_counter_$glb_clk
.sym 17825 io_ctrl_ins.led1_state_SB_LUT4_I3_O[0]
.sym 17827 io_ctrl_ins.pmod_dir_state[5]
.sym 17828 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 17829 io_ctrl_ins.pmod_dir_state[3]
.sym 17830 io_ctrl_ins.pmod_dir_state[4]
.sym 17831 io_ctrl_ins.pmod_dir_state[7]
.sym 17838 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17846 w_rx_data[2]
.sym 17848 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 17849 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 17850 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 17851 w_rx_data[3]
.sym 17854 i_config[2]$SB_IO_IN
.sym 17855 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 17856 w_tx_data_io[0]
.sym 17857 i_config[1]$SB_IO_IN
.sym 17858 w_rx_data[7]
.sym 17865 io_ctrl_ins.o_pmod[3]
.sym 17869 i_button_SB_LUT4_I3_O[1]
.sym 17870 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3[0]
.sym 17872 io_ctrl_ins.pmod_dir_state[3]
.sym 17874 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 17875 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 17878 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 17879 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_O[2]
.sym 17880 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 17881 w_ioc[0]
.sym 17882 io_ctrl_ins.led1_state_SB_LUT4_I3_O[0]
.sym 17883 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_O[3]
.sym 17885 w_ioc[1]
.sym 17886 io_ctrl_ins.led1_state_SB_LUT4_I3_O[3]
.sym 17889 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[2]
.sym 17891 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 17892 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E[2]
.sym 17893 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 17894 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 17895 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 17898 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 17899 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 17900 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 17901 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 17904 io_ctrl_ins.led1_state_SB_LUT4_I3_O[0]
.sym 17905 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 17906 io_ctrl_ins.led1_state_SB_LUT4_I3_O[3]
.sym 17907 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 17910 i_button_SB_LUT4_I3_O[1]
.sym 17911 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 17912 io_ctrl_ins.o_pmod[3]
.sym 17913 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[2]
.sym 17916 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 17917 w_ioc[1]
.sym 17918 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3[0]
.sym 17923 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3[0]
.sym 17924 w_ioc[0]
.sym 17928 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 17929 w_ioc[1]
.sym 17931 w_ioc[0]
.sym 17940 io_ctrl_ins.pmod_dir_state[3]
.sym 17941 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 17942 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_O[2]
.sym 17943 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_O[3]
.sym 17944 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E[2]
.sym 17945 r_counter_$glb_clk
.sym 17946 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 17947 io_ctrl_ins.rf_pin_state[5]
.sym 17948 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[2]
.sym 17950 i_button_SB_LUT4_I3_O[3]
.sym 17951 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[3]
.sym 17952 io_ctrl_ins.rf_pin_state[3]
.sym 17953 io_ctrl_ins.rf_pin_state[7]
.sym 17969 i_button_SB_LUT4_I3_O[1]
.sym 17973 o_led1$SB_IO_OUT
.sym 17974 o_tr_vc1$SB_IO_OUT
.sym 17976 i_button_SB_LUT4_I3_O[1]
.sym 17977 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 17979 io_ctrl_ins.pmod_dir_state[4]
.sym 17989 w_ioc[0]
.sym 17990 io_ctrl_ins.o_pmod[0]
.sym 17991 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[2]
.sym 17992 i_button_SB_LUT4_I3_O[1]
.sym 17994 w_rx_data[0]
.sym 17997 w_ioc[1]
.sym 17998 o_led0$SB_IO_OUT
.sym 17999 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 18000 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 18001 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 18002 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 18006 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 18009 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3[0]
.sym 18011 w_rx_data[3]
.sym 18017 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3[0]
.sym 18019 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E[2]
.sym 18022 w_rx_data[3]
.sym 18027 w_ioc[0]
.sym 18028 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3[0]
.sym 18035 w_rx_data[0]
.sym 18039 w_ioc[0]
.sym 18040 w_ioc[1]
.sym 18041 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3[0]
.sym 18042 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E[2]
.sym 18046 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 18047 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 18051 w_ioc[0]
.sym 18052 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 18053 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[2]
.sym 18057 w_ioc[1]
.sym 18058 w_ioc[0]
.sym 18059 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 18063 o_led0$SB_IO_OUT
.sym 18064 i_button_SB_LUT4_I3_O[1]
.sym 18065 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 18066 io_ctrl_ins.o_pmod[0]
.sym 18067 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 18068 r_counter_$glb_clk
.sym 18071 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_O[2]
.sym 18072 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 18073 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[2]
.sym 18075 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 18077 w_tx_data_io[4]
.sym 18089 w_tx_data_io[5]
.sym 18090 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 18094 o_rx_h_tx_l$SB_IO_OUT
.sym 18100 io_ctrl_ins.rf_pin_state[3]
.sym 18102 io_ctrl_ins.rf_pin_state[7]
.sym 18105 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_O[2]
.sym 18113 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 18114 w_rx_data[0]
.sym 18115 i_button$SB_IO_IN
.sym 18120 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 18123 io_ctrl_ins.debug_mode[0]
.sym 18124 w_rx_data[4]
.sym 18125 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 18127 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[2]
.sym 18131 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 18133 o_led1$SB_IO_OUT
.sym 18134 io_ctrl_ins.mixer_en_state
.sym 18139 w_rx_data[6]
.sym 18141 o_shdn_rx_lna$SB_IO_OUT
.sym 18144 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 18145 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 18146 o_led1$SB_IO_OUT
.sym 18147 o_shdn_rx_lna$SB_IO_OUT
.sym 18156 w_rx_data[4]
.sym 18162 io_ctrl_ins.mixer_en_state
.sym 18163 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 18164 io_ctrl_ins.debug_mode[0]
.sym 18165 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[2]
.sym 18168 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 18170 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 18175 i_button$SB_IO_IN
.sym 18176 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 18181 w_rx_data[6]
.sym 18186 w_rx_data[0]
.sym 18190 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 18191 r_counter_$glb_clk
.sym 18193 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 18194 o_tr_vc1$SB_IO_OUT
.sym 18195 o_tr_vc1_b$SB_IO_OUT
.sym 18197 o_rx_h_tx_l_b$SB_IO_OUT
.sym 18198 o_tr_vc2$SB_IO_OUT
.sym 18199 o_rx_h_tx_l$SB_IO_OUT
.sym 18206 i_config[3]$SB_IO_IN
.sym 18207 i_button_SB_LUT4_I3_O[2]
.sym 18208 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[2]
.sym 18209 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 18211 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[2]
.sym 18214 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E[2]
.sym 18237 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18240 w_rx_data[4]
.sym 18241 w_rx_data[3]
.sym 18243 io_ctrl_ins.debug_mode[1]
.sym 18244 w_rx_data[2]
.sym 18245 io_ctrl_ins.rf_mode_SB_DFFESR_Q_E
.sym 18248 w_rx_data[1]
.sym 18256 io_ctrl_ins.rf_mode[0]
.sym 18258 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18262 io_ctrl_ins.debug_mode[0]
.sym 18264 w_rx_data[0]
.sym 18265 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 18268 io_ctrl_ins.debug_mode[0]
.sym 18269 io_ctrl_ins.debug_mode[1]
.sym 18275 w_rx_data[1]
.sym 18279 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 18280 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18281 io_ctrl_ins.rf_mode[0]
.sym 18282 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18285 w_rx_data[3]
.sym 18292 w_rx_data[0]
.sym 18304 w_rx_data[2]
.sym 18312 w_rx_data[4]
.sym 18313 io_ctrl_ins.rf_mode_SB_DFFESR_Q_E
.sym 18314 r_counter_$glb_clk
.sym 18315 w_soft_reset_$glb_sr
.sym 18328 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 18329 o_rx_h_tx_l$SB_IO_OUT
.sym 18336 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 18345 i_config[2]$SB_IO_IN
.sym 18349 i_config[1]$SB_IO_IN
.sym 18371 w_rx_data[2]
.sym 18384 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 18415 w_rx_data[2]
.sym 18436 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 18437 r_counter_$glb_clk
.sym 18562 i_config[1]$SB_IO_IN
.sym 18564 i_config[2]$SB_IO_IN
.sym 18636 io_smi_data[4]$SB_IO_OUT
.sym 18641 i_smi_a3$SB_IO_IN
.sym 18645 i_smi_a3$SB_IO_IN
.sym 18656 io_smi_data[4]$SB_IO_OUT
.sym 18680 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 18695 i_ss$SB_IO_IN
.sym 18714 spi_if_ins.spi.r_rx_bit_count[0]
.sym 18716 i_ss$SB_IO_IN
.sym 18725 spi_if_ins.spi.r_rx_bit_count[1]
.sym 18729 spi_if_ins.spi.r_rx_bit_count[2]
.sym 18735 $nextpnr_ICESTORM_LC_15$O
.sym 18738 spi_if_ins.spi.r_rx_bit_count[0]
.sym 18741 spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 18743 spi_if_ins.spi.r_rx_bit_count[1]
.sym 18749 spi_if_ins.spi.r_rx_bit_count[2]
.sym 18751 spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 18757 spi_if_ins.spi.r_rx_bit_count[0]
.sym 18772 spi_if_ins.spi.r_rx_bit_count[1]
.sym 18774 spi_if_ins.spi.r_rx_bit_count[0]
.sym 18783 i_sck$SB_IO_IN_$glb_clk
.sym 18784 i_ss$SB_IO_IN
.sym 18785 i_smi_soe_se$SB_IO_IN
.sym 18821 io_smi_data[5]$SB_IO_OUT
.sym 18839 i_smi_soe_se$SB_IO_IN
.sym 18849 rx_09_fifo.wr_addr[7]
.sym 18868 spi_if_ins.spi.r_rx_bit_count[2]
.sym 18873 i_ss$SB_IO_IN
.sym 18876 spi_if_ins.spi.r_rx_bit_count[2]
.sym 18877 spi_if_ins.spi.r_rx_bit_count[0]
.sym 18878 spi_if_ins.spi.r_rx_done
.sym 18880 spi_if_ins.spi.r_rx_bit_count[1]
.sym 18881 spi_if_ins.spi.r2_rx_done
.sym 18888 w_rx_09_fifo_data[18]
.sym 18893 spi_if_ins.spi.r3_rx_done
.sym 18899 spi_if_ins.spi.r_rx_bit_count[2]
.sym 18900 spi_if_ins.spi.r_rx_bit_count[1]
.sym 18901 spi_if_ins.spi.r_rx_bit_count[0]
.sym 18902 i_ss$SB_IO_IN
.sym 18918 spi_if_ins.spi.r2_rx_done
.sym 18924 spi_if_ins.spi.r_rx_bit_count[1]
.sym 18925 spi_if_ins.spi.r_rx_bit_count[0]
.sym 18926 spi_if_ins.spi.r_rx_bit_count[2]
.sym 18930 w_rx_09_fifo_data[18]
.sym 18935 spi_if_ins.spi.r2_rx_done
.sym 18937 spi_if_ins.spi.r3_rx_done
.sym 18941 spi_if_ins.spi.r_rx_done
.sym 18946 r_counter_$glb_clk
.sym 18948 w_rx_09_fifo_pulled_data[8]
.sym 18950 w_rx_09_fifo_pulled_data[9]
.sym 18952 w_rx_09_fifo_pulled_data[10]
.sym 18954 w_rx_09_fifo_pulled_data[11]
.sym 18972 $PACKER_VCC_NET
.sym 18973 w_rx_09_fifo_pulled_data[10]
.sym 18976 $PACKER_VCC_NET
.sym 18977 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[1]
.sym 18978 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 18981 w_rx_09_fifo_pulled_data[8]
.sym 18982 smi_ctrl_ins.soe_and_reset
.sym 18989 o_miso_$_TBUF__Y_E
.sym 18990 i_ss$SB_IO_IN
.sym 18993 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 19000 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 19001 w_soft_reset
.sym 19002 i_ss$SB_IO_IN
.sym 19005 i_smi_soe_se$SB_IO_IN
.sym 19009 smi_ctrl_ins.int_cnt_09[3]
.sym 19010 smi_ctrl_ins.int_cnt_09[4]
.sym 19014 w_rx_09_fifo_pulled_data[29]
.sym 19015 w_rx_09_fifo_pulled_data[13]
.sym 19023 i_ss$SB_IO_IN
.sym 19029 i_smi_soe_se$SB_IO_IN
.sym 19030 w_soft_reset
.sym 19041 o_miso_$_TBUF__Y_E
.sym 19046 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 19052 w_rx_09_fifo_pulled_data[13]
.sym 19053 smi_ctrl_ins.int_cnt_09[3]
.sym 19054 smi_ctrl_ins.int_cnt_09[4]
.sym 19055 w_rx_09_fifo_pulled_data[29]
.sym 19068 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 19069 i_sck$SB_IO_IN_$glb_clk
.sym 19070 i_ss$SB_IO_IN
.sym 19071 w_rx_09_fifo_pulled_data[12]
.sym 19073 w_rx_09_fifo_pulled_data[13]
.sym 19075 w_rx_09_fifo_pulled_data[14]
.sym 19077 w_rx_09_fifo_pulled_data[15]
.sym 19083 o_miso_$_TBUF__Y_E
.sym 19084 rx_09_fifo.wr_addr[2]
.sym 19086 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 19087 rx_09_fifo.wr_addr[6]
.sym 19090 w_rx_09_fifo_data[19]
.sym 19091 int_miso
.sym 19092 rx_09_fifo.wr_addr[5]
.sym 19093 rx_09_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 19096 rx_09_fifo.wr_addr[5]
.sym 19100 w_rx_09_fifo_pulled_data[29]
.sym 19101 spi_if_ins.w_rx_data[2]
.sym 19103 spi_if_ins.w_rx_data[5]
.sym 19104 w_rx_09_fifo_pulled_data[12]
.sym 19105 spi_if_ins.w_rx_data[4]
.sym 19114 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19118 w_rx_09_fifo_pulled_data[11]
.sym 19122 w_rx_09_fifo_pulled_data[9]
.sym 19130 spi_if_ins.spi.r_rx_byte[1]
.sym 19133 smi_ctrl_ins.int_cnt_09[3]
.sym 19134 spi_if_ins.spi.r_rx_byte[4]
.sym 19138 w_rx_09_fifo_pulled_data[25]
.sym 19139 spi_if_ins.spi.r_rx_byte[2]
.sym 19140 spi_if_ins.spi.r_rx_byte[5]
.sym 19141 smi_ctrl_ins.int_cnt_09[3]
.sym 19142 w_rx_09_fifo_pulled_data[27]
.sym 19143 smi_ctrl_ins.int_cnt_09[4]
.sym 19148 spi_if_ins.spi.r_rx_byte[5]
.sym 19154 spi_if_ins.spi.r_rx_byte[4]
.sym 19166 spi_if_ins.spi.r_rx_byte[1]
.sym 19169 smi_ctrl_ins.int_cnt_09[3]
.sym 19170 w_rx_09_fifo_pulled_data[9]
.sym 19171 smi_ctrl_ins.int_cnt_09[4]
.sym 19172 w_rx_09_fifo_pulled_data[25]
.sym 19181 smi_ctrl_ins.int_cnt_09[4]
.sym 19182 smi_ctrl_ins.int_cnt_09[3]
.sym 19183 w_rx_09_fifo_pulled_data[11]
.sym 19184 w_rx_09_fifo_pulled_data[27]
.sym 19188 spi_if_ins.spi.r_rx_byte[2]
.sym 19191 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19192 r_counter_$glb_clk
.sym 19194 w_rx_09_fifo_pulled_data[24]
.sym 19196 w_rx_09_fifo_pulled_data[25]
.sym 19198 w_rx_09_fifo_pulled_data[26]
.sym 19200 w_rx_09_fifo_pulled_data[27]
.sym 19207 w_rx_09_fifo_pulled_data[15]
.sym 19208 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19212 rx_09_fifo.rd_addr[1]
.sym 19218 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[2]
.sym 19219 w_rx_09_fifo_data[3]
.sym 19220 w_rx_09_fifo_data[1]
.sym 19223 rx_09_fifo.rd_addr[2]
.sym 19228 rx_09_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 19229 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 19235 smi_ctrl_ins.int_cnt_09[3]
.sym 19241 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 19244 $PACKER_VCC_NET
.sym 19246 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 19247 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 19248 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 19249 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 19251 w_rx_09_fifo_pulled_data[8]
.sym 19253 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19256 $PACKER_VCC_NET
.sym 19259 w_rx_09_fifo_pulled_data[24]
.sym 19264 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 19265 smi_ctrl_ins.int_cnt_09[4]
.sym 19267 $nextpnr_ICESTORM_LC_16$O
.sym 19270 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 19273 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 19275 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 19276 $PACKER_VCC_NET
.sym 19280 $PACKER_VCC_NET
.sym 19282 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19283 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 19288 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 19292 w_rx_09_fifo_pulled_data[8]
.sym 19293 w_rx_09_fifo_pulled_data[24]
.sym 19294 smi_ctrl_ins.int_cnt_09[3]
.sym 19295 smi_ctrl_ins.int_cnt_09[4]
.sym 19301 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 19304 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 19306 $PACKER_VCC_NET
.sym 19307 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 19314 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 19315 r_counter_$glb_clk
.sym 19316 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 19317 w_rx_09_fifo_pulled_data[28]
.sym 19319 w_rx_09_fifo_pulled_data[29]
.sym 19321 w_rx_09_fifo_pulled_data[30]
.sym 19323 w_rx_09_fifo_pulled_data[31]
.sym 19332 rx_09_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 19333 rx_09_fifo.wr_addr[7]
.sym 19334 rx_09_fifo.wr_addr[4]
.sym 19335 rx_09_fifo.wr_addr[6]
.sym 19336 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[1]
.sym 19339 smi_ctrl_ins.int_cnt_09[3]
.sym 19342 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19346 w_rx_09_fifo_pulled_data[31]
.sym 19348 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 19358 i_ss$SB_IO_IN
.sym 19359 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 19360 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19362 spi_if_ins.spi.SCKr[2]
.sym 19363 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 19364 spi_if_ins.spi.r_tx_byte[4]
.sym 19366 spi_if_ins.r_tx_data_valid
.sym 19367 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 19368 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 19369 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 19370 spi_if_ins.spi.r_tx_byte[0]
.sym 19371 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 19372 spi_if_ins.spi.SCKr[1]
.sym 19373 spi_if_ins.spi.r_tx_byte[1]
.sym 19374 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 19375 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 19377 spi_if_ins.r_tx_byte[7]
.sym 19378 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 19381 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 19385 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 19386 spi_if_ins.spi.r_tx_byte[5]
.sym 19387 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 19391 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 19392 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 19393 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 19394 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 19397 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 19398 spi_if_ins.spi.r_tx_byte[4]
.sym 19399 spi_if_ins.spi.r_tx_byte[0]
.sym 19400 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19403 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 19404 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 19405 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 19409 spi_if_ins.spi.SCKr[1]
.sym 19410 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 19412 spi_if_ins.spi.SCKr[2]
.sym 19415 i_ss$SB_IO_IN
.sym 19416 spi_if_ins.r_tx_data_valid
.sym 19421 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 19422 spi_if_ins.spi.r_tx_byte[1]
.sym 19423 spi_if_ins.spi.r_tx_byte[5]
.sym 19424 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19427 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 19429 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 19430 spi_if_ins.r_tx_byte[7]
.sym 19433 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 19434 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 19435 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 19436 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 19437 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 19438 r_counter_$glb_clk
.sym 19451 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 19458 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 19465 $PACKER_VCC_NET
.sym 19468 $PACKER_VCC_NET
.sym 19474 $PACKER_VCC_NET
.sym 19475 w_rx_09_fifo_data[7]
.sym 19481 spi_if_ins.spi.r_tx_byte[6]
.sym 19483 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 19485 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 19494 spi_if_ins.r_tx_byte[0]
.sym 19498 spi_if_ins.spi.r_tx_byte[3]
.sym 19499 spi_if_ins.spi.r_tx_byte[7]
.sym 19500 spi_if_ins.r_tx_byte[4]
.sym 19501 spi_if_ins.r_tx_byte[1]
.sym 19502 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19505 spi_if_ins.spi.r_tx_byte[2]
.sym 19506 spi_if_ins.r_tx_byte[7]
.sym 19510 spi_if_ins.r_tx_byte[2]
.sym 19512 spi_if_ins.r_tx_byte[3]
.sym 19516 spi_if_ins.r_tx_byte[2]
.sym 19523 spi_if_ins.r_tx_byte[3]
.sym 19526 spi_if_ins.r_tx_byte[7]
.sym 19532 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19533 spi_if_ins.spi.r_tx_byte[6]
.sym 19534 spi_if_ins.spi.r_tx_byte[2]
.sym 19538 spi_if_ins.r_tx_byte[0]
.sym 19544 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19546 spi_if_ins.spi.r_tx_byte[3]
.sym 19547 spi_if_ins.spi.r_tx_byte[7]
.sym 19553 spi_if_ins.r_tx_byte[4]
.sym 19557 spi_if_ins.r_tx_byte[1]
.sym 19560 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 19561 r_counter_$glb_clk
.sym 19562 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 19575 spi_if_ins.r_tx_data_valid
.sym 19587 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 19589 spi_if_ins.w_rx_data[2]
.sym 19591 w_tx_data_io[4]
.sym 19597 spi_if_ins.w_rx_data[4]
.sym 19604 spi_if_ins.r_tx_byte[5]
.sym 19622 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 19624 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 19634 spi_if_ins.r_tx_byte[6]
.sym 19640 spi_if_ins.r_tx_byte[6]
.sym 19649 spi_if_ins.r_tx_byte[5]
.sym 19683 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 19684 r_counter_$glb_clk
.sym 19685 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 19698 w_soft_reset
.sym 19727 i_glob_clock$SB_IO_IN
.sym 19729 r_tx_data_SB_DFFE_Q_E
.sym 19734 w_tx_data_io[7]
.sym 19747 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 19749 smi_ctrl_ins.o_data_out_SB_LUT4_I0_2_O[0]
.sym 19751 w_tx_data_io[4]
.sym 19756 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 19773 w_tx_data_io[4]
.sym 19774 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 19784 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 19785 w_tx_data_io[7]
.sym 19786 smi_ctrl_ins.o_data_out_SB_LUT4_I0_2_O[0]
.sym 19806 r_tx_data_SB_DFFE_Q_E
.sym 19807 i_glob_clock$SB_IO_IN
.sym 19808 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 19821 i_glob_clock$SB_IO_IN
.sym 19835 i_button_SB_LUT4_I3_O[0]
.sym 19840 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 19866 w_rx_data[4]
.sym 19867 w_rx_data[7]
.sym 19877 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 19883 w_rx_data[4]
.sym 19913 w_rx_data[7]
.sym 19929 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 19930 r_counter_$glb_clk
.sym 19963 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 19974 w_rx_data[4]
.sym 19976 w_rx_data[7]
.sym 19988 w_rx_data[5]
.sym 19992 w_rx_data[3]
.sym 19998 w_rx_data[1]
.sym 20000 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 20004 w_rx_data[0]
.sym 20013 w_rx_data[1]
.sym 20025 w_rx_data[5]
.sym 20032 w_rx_data[0]
.sym 20038 w_rx_data[3]
.sym 20043 w_rx_data[4]
.sym 20048 w_rx_data[7]
.sym 20052 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 20053 r_counter_$glb_clk
.sym 20082 w_tx_data_io[4]
.sym 20083 i_config[0]$SB_IO_IN
.sym 20087 io_ctrl_ins.rf_pin_state[5]
.sym 20098 i_config[2]$SB_IO_IN
.sym 20099 io_ctrl_ins.pmod_dir_state[5]
.sym 20102 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 20103 io_ctrl_ins.pmod_dir_state[7]
.sym 20105 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 20106 w_rx_data[5]
.sym 20110 w_rx_data[7]
.sym 20111 w_rx_data[3]
.sym 20122 o_tr_vc1$SB_IO_OUT
.sym 20123 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 20124 o_rx_h_tx_l$SB_IO_OUT
.sym 20125 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20132 w_rx_data[5]
.sym 20136 i_config[2]$SB_IO_IN
.sym 20138 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 20147 o_rx_h_tx_l$SB_IO_OUT
.sym 20148 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 20149 io_ctrl_ins.pmod_dir_state[7]
.sym 20150 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20153 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20154 io_ctrl_ins.pmod_dir_state[5]
.sym 20155 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 20156 o_tr_vc1$SB_IO_OUT
.sym 20160 w_rx_data[3]
.sym 20168 w_rx_data[7]
.sym 20175 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 20176 r_counter_$glb_clk
.sym 20194 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[2]
.sym 20196 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[2]
.sym 20198 i_button_SB_LUT4_I3_O[3]
.sym 20200 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[3]
.sym 20211 o_tr_vc1_b$SB_IO_OUT
.sym 20220 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[2]
.sym 20221 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E[2]
.sym 20223 io_ctrl_ins.pmod_dir_state[4]
.sym 20224 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 20227 i_config[1]$SB_IO_IN
.sym 20228 i_button_SB_LUT4_I3_O[1]
.sym 20229 o_tr_vc1_b$SB_IO_OUT
.sym 20230 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20231 i_config[3]$SB_IO_IN
.sym 20232 o_tr_vc2$SB_IO_OUT
.sym 20243 i_config[0]$SB_IO_IN
.sym 20244 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 20245 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 20246 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 20248 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 20249 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 20250 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 20258 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 20259 o_tr_vc2$SB_IO_OUT
.sym 20260 i_config[0]$SB_IO_IN
.sym 20261 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 20264 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 20265 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 20266 i_button_SB_LUT4_I3_O[1]
.sym 20267 i_config[1]$SB_IO_IN
.sym 20270 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 20272 i_config[3]$SB_IO_IN
.sym 20282 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[2]
.sym 20283 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 20284 o_tr_vc1_b$SB_IO_OUT
.sym 20285 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 20294 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 20295 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20296 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 20297 io_ctrl_ins.pmod_dir_state[4]
.sym 20298 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E[2]
.sym 20299 r_counter_$glb_clk
.sym 20300 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 20313 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 20324 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20325 o_rx_h_tx_l_b$SB_IO_OUT
.sym 20342 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20344 io_ctrl_ins.rf_pin_state[3]
.sym 20345 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20346 io_ctrl_ins.rf_pin_state[7]
.sym 20348 io_ctrl_ins.rf_mode[0]
.sym 20349 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 20350 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 20352 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 20353 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 20359 io_ctrl_ins.rf_pin_state[5]
.sym 20360 io_ctrl_ins.rf_pin_state[4]
.sym 20364 io_ctrl_ins.rf_pin_state[6]
.sym 20375 io_ctrl_ins.rf_mode[0]
.sym 20376 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20377 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20378 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 20381 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 20382 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20383 io_ctrl_ins.rf_pin_state[5]
.sym 20387 io_ctrl_ins.rf_pin_state[4]
.sym 20388 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 20389 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20399 io_ctrl_ins.rf_pin_state[6]
.sym 20400 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 20401 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20405 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 20406 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20407 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20408 io_ctrl_ins.rf_pin_state[3]
.sym 20411 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20412 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 20413 io_ctrl_ins.rf_pin_state[7]
.sym 20421 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 20422 r_counter_$glb_clk
.sym 20438 o_tr_vc2$SB_IO_OUT
.sym 20440 o_tr_vc1$SB_IO_OUT
.sym 20444 o_led0$SB_IO_OUT
.sym 20576 o_led1$SB_IO_OUT
.sym 20579 i_config[0]$SB_IO_IN
.sym 20672 i_config[0]$SB_IO_IN
.sym 20742 w_soft_reset
.sym 20748 io_smi_data[5]$SB_IO_OUT
.sym 20762 io_smi_data[5]$SB_IO_OUT
.sym 20802 i_sck$SB_IO_IN
.sym 20804 o_miso_$_TBUF__Y_E
.sym 20805 int_miso
.sym 20844 i_mosi$SB_IO_IN
.sym 21039 w_rx_09_fifo_data[22]
.sym 21040 rx_09_fifo.mem_i.0.0.0_WCLKE
.sym 21044 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 21045 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 21046 rx_09_fifo.mem_i.0.0.0_WCLKE
.sym 21048 w_rx_09_fifo_data[17]
.sym 21055 rx_09_fifo.wr_addr[7]
.sym 21056 rx_09_fifo.mem_i.0.0.0_WCLKE
.sym 21058 rx_09_fifo.wr_addr[2]
.sym 21059 rx_09_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 21060 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 21062 w_rx_09_fifo_data[19]
.sym 21064 rx_09_fifo.wr_addr[5]
.sym 21065 rx_09_fifo.wr_addr[4]
.sym 21069 rx_09_fifo.wr_addr[6]
.sym 21073 w_rx_09_fifo_data[17]
.sym 21075 w_rx_09_fifo_data[18]
.sym 21077 w_rx_09_fifo_data[16]
.sym 21079 rx_09_fifo.wr_addr[8]
.sym 21082 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[1]
.sym 21083 $PACKER_VCC_NET
.sym 21102 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 21103 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[1]
.sym 21105 rx_09_fifo.wr_addr[2]
.sym 21106 rx_09_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 21107 rx_09_fifo.wr_addr[4]
.sym 21108 rx_09_fifo.wr_addr[5]
.sym 21109 rx_09_fifo.wr_addr[6]
.sym 21110 rx_09_fifo.wr_addr[7]
.sym 21111 rx_09_fifo.wr_addr[8]
.sym 21113 lvds_clock_$glb_clk
.sym 21114 rx_09_fifo.mem_i.0.0.0_WCLKE
.sym 21115 w_rx_09_fifo_data[16]
.sym 21117 w_rx_09_fifo_data[17]
.sym 21119 w_rx_09_fifo_data[18]
.sym 21121 w_rx_09_fifo_data[19]
.sym 21123 $PACKER_VCC_NET
.sym 21131 w_smi_read_req
.sym 21136 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 21141 w_rx_09_fifo_data[23]
.sym 21156 rx_09_fifo.rd_addr[8]
.sym 21157 rx_09_fifo.rd_addr[1]
.sym 21160 $PACKER_VCC_NET
.sym 21164 w_rx_09_fifo_data[23]
.sym 21165 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 21170 rx_09_fifo.rd_addr[7]
.sym 21173 w_rx_09_fifo_data[20]
.sym 21176 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[2]
.sym 21177 w_rx_09_fifo_data[22]
.sym 21179 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 21181 rx_09_fifo.rd_addr[2]
.sym 21182 w_rx_09_fifo_data[21]
.sym 21183 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 21185 rx_09_fifo.rd_addr[6]
.sym 21186 rx_09_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 21204 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 21205 rx_09_fifo.rd_addr[1]
.sym 21207 rx_09_fifo.rd_addr[2]
.sym 21208 rx_09_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 21209 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[2]
.sym 21210 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 21211 rx_09_fifo.rd_addr[6]
.sym 21212 rx_09_fifo.rd_addr[7]
.sym 21213 rx_09_fifo.rd_addr[8]
.sym 21215 r_counter_$glb_clk
.sym 21216 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 21217 $PACKER_VCC_NET
.sym 21218 w_rx_09_fifo_data[21]
.sym 21220 w_rx_09_fifo_data[22]
.sym 21222 w_rx_09_fifo_data[23]
.sym 21224 w_rx_09_fifo_data[20]
.sym 21238 rx_09_fifo.rd_addr[7]
.sym 21240 rx_09_fifo.rd_addr[8]
.sym 21241 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 21251 w_rx_09_fifo_data[0]
.sym 21260 rx_09_fifo.wr_addr[8]
.sym 21261 w_rx_09_fifo_data[0]
.sym 21262 $PACKER_VCC_NET
.sym 21263 rx_09_fifo.wr_addr[5]
.sym 21264 rx_09_fifo.wr_addr[4]
.sym 21265 rx_09_fifo.wr_addr[7]
.sym 21266 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[1]
.sym 21267 rx_09_fifo.wr_addr[6]
.sym 21269 rx_09_fifo.mem_i.0.0.0_WCLKE
.sym 21271 rx_09_fifo.wr_addr[2]
.sym 21272 rx_09_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 21273 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 21277 w_rx_09_fifo_data[1]
.sym 21282 w_rx_09_fifo_data[3]
.sym 21286 w_rx_09_fifo_data[2]
.sym 21291 spi_if_ins.spi.SCKr[0]
.sym 21293 spi_if_ins.spi.SCKr[1]
.sym 21306 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 21307 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[1]
.sym 21309 rx_09_fifo.wr_addr[2]
.sym 21310 rx_09_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 21311 rx_09_fifo.wr_addr[4]
.sym 21312 rx_09_fifo.wr_addr[5]
.sym 21313 rx_09_fifo.wr_addr[6]
.sym 21314 rx_09_fifo.wr_addr[7]
.sym 21315 rx_09_fifo.wr_addr[8]
.sym 21317 lvds_clock_$glb_clk
.sym 21318 rx_09_fifo.mem_i.0.0.0_WCLKE
.sym 21319 w_rx_09_fifo_data[0]
.sym 21321 w_rx_09_fifo_data[1]
.sym 21323 w_rx_09_fifo_data[2]
.sym 21325 w_rx_09_fifo_data[3]
.sym 21327 $PACKER_VCC_NET
.sym 21336 rx_09_fifo.wr_addr[8]
.sym 21338 $PACKER_VCC_NET
.sym 21339 rx_09_fifo.wr_addr[2]
.sym 21353 w_soft_reset
.sym 21364 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[2]
.sym 21367 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 21369 rx_09_fifo.rd_addr[2]
.sym 21374 rx_09_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 21377 rx_09_fifo.rd_addr[7]
.sym 21380 rx_09_fifo.rd_addr[8]
.sym 21382 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 21383 w_rx_09_fifo_data[7]
.sym 21384 w_rx_09_fifo_data[5]
.sym 21386 w_rx_09_fifo_data[4]
.sym 21387 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 21388 w_rx_09_fifo_data[6]
.sym 21389 $PACKER_VCC_NET
.sym 21390 rx_09_fifo.rd_addr[1]
.sym 21391 rx_09_fifo.rd_addr[6]
.sym 21396 spi_if_ins.r_tx_data_valid
.sym 21408 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 21409 rx_09_fifo.rd_addr[1]
.sym 21411 rx_09_fifo.rd_addr[2]
.sym 21412 rx_09_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 21413 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[2]
.sym 21414 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 21415 rx_09_fifo.rd_addr[6]
.sym 21416 rx_09_fifo.rd_addr[7]
.sym 21417 rx_09_fifo.rd_addr[8]
.sym 21419 r_counter_$glb_clk
.sym 21420 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 21421 $PACKER_VCC_NET
.sym 21422 w_rx_09_fifo_data[5]
.sym 21424 w_rx_09_fifo_data[6]
.sym 21426 w_rx_09_fifo_data[7]
.sym 21428 w_rx_09_fifo_data[4]
.sym 21447 sys_ctrl_ins.reset_cmd
.sym 21450 w_rx_09_fifo_data[5]
.sym 21453 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 21498 w_soft_reset
.sym 21499 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 21549 w_soft_reset
.sym 21553 $PACKER_GND_NET
.sym 21555 w_cs[0]
.sym 21596 sys_ctrl_ins.reset_cmd
.sym 21599 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 21654 w_soft_reset
.sym 21700 $PACKER_GND_NET
.sym 21744 $PACKER_VCC_NET
.sym 21751 $PACKER_VCC_NET
.sym 21758 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 21800 io_ctrl_ins.o_pmod[5]
.sym 21807 io_ctrl_ins.o_pmod[6]
.sym 21854 w_rx_data[6]
.sym 21859 w_rx_data[5]
.sym 21860 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[1]
.sym 21903 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[1]
.sym 21904 w_tx_data_io[7]
.sym 21906 w_tx_data_io[5]
.sym 21957 o_rx_h_tx_l_b$SB_IO_OUT
.sym 22004 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[3]
.sym 22010 io_ctrl_ins.pmod_dir_state[6]
.sym 22051 i_button_SB_LUT4_I3_O[0]
.sym 22362 o_tr_vc1_b$SB_IO_OUT
.sym 22451 o_rx_h_tx_l_b$SB_IO_OUT
.sym 22487 o_led1$SB_IO_OUT
.sym 22505 o_led1$SB_IO_OUT
.sym 22517 int_miso
.sym 22519 o_miso_$_TBUF__Y_E
.sym 22540 o_miso_$_TBUF__Y_E
.sym 22541 int_miso
.sym 22566 w_soft_reset
.sym 22666 i_sck$SB_IO_IN
.sym 22668 i_ss$SB_IO_IN
.sym 22707 i_ss$SB_IO_IN
.sym 22715 i_ss$SB_IO_IN
.sym 22720 i_sck$SB_IO_IN
.sym 22975 i_smi_a3$SB_IO_IN
.sym 22977 i_ss$SB_IO_IN
.sym 22983 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 23109 i_sck$SB_IO_IN
.sym 23218 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 23248 spi_if_ins.spi.SCKr[0]
.sym 23269 i_sck$SB_IO_IN
.sym 23278 i_sck$SB_IO_IN
.sym 23293 spi_if_ins.spi.SCKr[0]
.sym 23319 r_counter_$glb_clk
.sym 23351 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 23373 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 23374 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 23391 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 23422 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 23441 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 23442 r_counter_$glb_clk
.sym 23443 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 23461 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 23462 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 23487 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 23493 sys_ctrl_ins.reset_cmd
.sym 23505 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 23513 $PACKER_GND_NET
.sym 23543 $PACKER_GND_NET
.sym 23548 sys_ctrl_ins.reset_cmd
.sym 23564 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 23565 r_counter_$glb_clk
.sym 23566 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 23570 lvds_rx_24_inst.r_data_SB_DFFESR_Q_E
.sym 23574 r_counter
.sym 23581 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 23611 w_cs[0]
.sym 23615 $PACKER_VCC_NET
.sym 23619 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 23637 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 23644 $PACKER_VCC_NET
.sym 23659 w_cs[0]
.sym 23687 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 23688 r_counter_$glb_clk
.sym 23689 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 23702 i_glob_clock$SB_IO_IN
.sym 23705 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 23719 i_glob_clock$SB_IO_IN
.sym 23817 $PACKER_GND_NET
.sym 23841 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[2]
.sym 23842 i_button_SB_LUT4_I3_O[2]
.sym 23846 w_tx_data_io[7]
.sym 23856 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 23871 w_rx_data[6]
.sym 23874 w_rx_data[5]
.sym 23887 w_rx_data[5]
.sym 23929 w_rx_data[6]
.sym 23933 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 23934 r_counter_$glb_clk
.sym 23967 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 23977 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[3]
.sym 23984 io_ctrl_ins.o_pmod[6]
.sym 23985 io_ctrl_ins.o_pmod[5]
.sym 23991 i_button_SB_LUT4_I3_O[0]
.sym 23993 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[3]
.sym 23997 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[2]
.sym 24001 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[2]
.sym 24002 i_button_SB_LUT4_I3_O[2]
.sym 24003 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[2]
.sym 24004 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 24006 i_button_SB_LUT4_I3_O[1]
.sym 24007 i_button_SB_LUT4_I3_O[3]
.sym 24016 io_ctrl_ins.o_pmod[6]
.sym 24017 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[3]
.sym 24018 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[2]
.sym 24019 i_button_SB_LUT4_I3_O[1]
.sym 24022 i_button_SB_LUT4_I3_O[2]
.sym 24023 i_button_SB_LUT4_I3_O[3]
.sym 24024 i_button_SB_LUT4_I3_O[1]
.sym 24025 i_button_SB_LUT4_I3_O[0]
.sym 24034 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[3]
.sym 24035 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[2]
.sym 24036 i_button_SB_LUT4_I3_O[1]
.sym 24037 io_ctrl_ins.o_pmod[5]
.sym 24056 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 24057 r_counter_$glb_clk
.sym 24058 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[2]
.sym 24075 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 24092 i_button_SB_LUT4_I3_O[1]
.sym 24105 o_rx_h_tx_l_b$SB_IO_OUT
.sym 24106 io_ctrl_ins.pmod_dir_state[6]
.sym 24109 w_rx_data[6]
.sym 24124 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 24125 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 24127 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 24133 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 24134 o_rx_h_tx_l_b$SB_IO_OUT
.sym 24135 io_ctrl_ins.pmod_dir_state[6]
.sym 24136 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 24171 w_rx_data[6]
.sym 24179 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 24180 r_counter_$glb_clk
.sym 24596 o_led0$SB_IO_OUT
.sym 24616 o_led0$SB_IO_OUT
.sym 24624 o_led0$SB_IO_OUT
.sym 25711 i_glob_clock$SB_IO_IN
.sym 25878 i_glob_clock$SB_IO_IN
.sym 25943 lvds_rx_24_inst.o_debug_state[0]
.sym 25952 r_counter
.sym 25957 w_soft_reset
.sym 25962 i_glob_clock$SB_IO_IN
.sym 25989 lvds_rx_24_inst.o_debug_state[0]
.sym 25991 w_soft_reset
.sym 26015 r_counter
.sym 26017 i_glob_clock$SB_IO_IN
.sym 26265 $PACKER_GND_NET
.sym 26304 $PACKER_GND_NET
.sym 26803 o_rx_h_tx_l$SB_IO_OUT
.sym 27283 w_smi_read_req
.sym 27285 i_smi_a3$SB_IO_IN
.sym 27292 w_smi_read_req
.sym 27293 i_smi_a3$SB_IO_IN
.sym 27367 i_glob_clock$SB_IO_IN
.sym 27429 lvds_rx_24_inst.r_data_SB_DFFESR_Q_E
.sym 27442 lvds_rx_24_inst.r_data_SB_DFFESR_Q_E
.sym 27457 w_soft_reset
.sym 27459 r_counter
.sym 27460 $PACKER_VCC_NET
.sym 27476 r_counter
.sym 27478 $PACKER_VCC_NET
.sym 27514 o_rx_h_tx_l$SB_IO_OUT
.sym 27552 $PACKER_GND_NET
.sym 27570 $PACKER_GND_NET
.sym 27574 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27576 w_soft_reset
.sym 27582 o_rx_h_tx_l$SB_IO_OUT
.sym 27600 o_rx_h_tx_l$SB_IO_OUT
.sym 27605 o_tr_vc1$SB_IO_OUT
.sym 27608 o_tr_vc2$SB_IO_OUT
.sym 27621 o_tr_vc2$SB_IO_OUT
.sym 27629 o_tr_vc1$SB_IO_OUT
.sym 27631 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27634 o_tr_vc1_b$SB_IO_OUT
.sym 27644 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27648 o_tr_vc1_b$SB_IO_OUT
.sym 27698 lvds_rx_09_inst.r_data[12]
.sym 27714 lvds_rx_24_inst.r_data[18]
.sym 27718 lvds_rx_24_inst.r_data[23]
.sym 27722 lvds_rx_24_inst.r_data[20]
.sym 27738 lvds_rx_24_inst.r_data[16]
.sym 27742 lvds_rx_24_inst.r_data[14]
.sym 27746 lvds_rx_24_inst.r_data[26]
.sym 27750 lvds_rx_24_inst.r_data[19]
.sym 27754 lvds_rx_24_inst.r_data[24]
.sym 27758 lvds_rx_24_inst.r_data[21]
.sym 27762 lvds_rx_24_inst.r_data[22]
.sym 27766 lvds_rx_24_inst.r_data[17]
.sym 27770 lvds_rx_24_inst.r_data[13]
.sym 27774 lvds_rx_24_inst.r_data[15]
.sym 27778 lvds_rx_24_inst.r_data[26]
.sym 27782 lvds_rx_24_inst.r_data[16]
.sym 27786 lvds_rx_24_inst.r_data[21]
.sym 27790 lvds_rx_24_inst.r_data[22]
.sym 27794 lvds_rx_24_inst.r_data[25]
.sym 27798 lvds_rx_24_inst.r_data[24]
.sym 27802 lvds_rx_24_inst.r_data[17]
.sym 27806 lvds_rx_24_inst.r_data[23]
.sym 27818 lvds_rx_24_inst.r_data[19]
.sym 27822 lvds_rx_24_inst.r_data[14]
.sym 27830 w_rx_09_fifo_pulled_data[10]
.sym 27831 w_rx_09_fifo_pulled_data[26]
.sym 27832 smi_ctrl_ins.int_cnt_09[4]
.sym 27833 smi_ctrl_ins.int_cnt_09[3]
.sym 27834 lvds_rx_24_inst.r_data[15]
.sym 27838 lvds_rx_24_inst.r_data[18]
.sym 27842 lvds_rx_24_inst.r_data[28]
.sym 27850 lvds_rx_24_inst.r_data[5]
.sym 27858 lvds_rx_24_inst.r_data[0]
.sym 27862 lvds_rx_24_inst.r_data[12]
.sym 27898 lvds_rx_24_inst.r_data[12]
.sym 27906 lvds_rx_24_inst.r_data[11]
.sym 27917 rx_24_fifo.rd_addr_SB_DFFESR_Q_E
.sym 27922 lvds_rx_24_inst.r_data[3]
.sym 27926 lvds_rx_24_inst.r_data[5]
.sym 27934 lvds_rx_24_inst.r_data[10]
.sym 27938 lvds_rx_24_inst.r_data[9]
.sym 27942 lvds_rx_24_inst.r_data[6]
.sym 27946 lvds_rx_24_inst.r_data[7]
.sym 27966 lvds_rx_24_inst.r_data[8]
.sym 27970 lvds_rx_24_inst.r_data[1]
.sym 27974 lvds_rx_24_inst.r_data[4]
.sym 27978 w_lvds_rx_24_d0
.sym 27982 lvds_rx_24_inst.r_data[0]
.sym 27990 w_lvds_rx_24_d1
.sym 27994 lvds_rx_24_inst.r_data[2]
.sym 28002 lvds_rx_24_inst.r_data[4]
.sym 28006 lvds_rx_24_inst.r_data[3]
.sym 28010 w_lvds_rx_24_d1
.sym 28014 w_lvds_rx_24_d0
.sym 28018 lvds_rx_24_inst.r_data[2]
.sym 28022 lvds_rx_24_inst.r_data[1]
.sym 28038 lvds_rx_24_inst.o_debug_state[1]
.sym 28039 w_lvds_rx_24_d1
.sym 28040 w_lvds_rx_24_d0
.sym 28041 lvds_rx_24_inst.o_debug_state[0]
.sym 28044 w_lvds_rx_24_d0
.sym 28045 w_lvds_rx_24_d1
.sym 28046 lvds_rx_24_inst.o_debug_state[1]
.sym 28047 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 28048 w_soft_reset
.sym 28049 lvds_rx_24_inst.o_debug_state[0]
.sym 28050 lvds_rx_24_inst.o_debug_state[1]
.sym 28051 w_lvds_rx_24_d1
.sym 28052 lvds_rx_24_inst.o_debug_state[0]
.sym 28053 w_lvds_rx_24_d0
.sym 28054 lvds_rx_24_inst.o_debug_state[1]
.sym 28055 w_lvds_rx_24_d1
.sym 28056 w_lvds_rx_24_d0
.sym 28057 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 28058 w_soft_reset
.sym 28059 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 28060 lvds_rx_24_inst.o_debug_state[1]
.sym 28061 lvds_rx_24_inst.o_debug_state[0]
.sym 28067 lvds_rx_24_inst.r_phase_count[0]
.sym 28071 lvds_rx_24_inst.r_phase_count[1]
.sym 28072 $PACKER_VCC_NET
.sym 28073 lvds_rx_24_inst.r_phase_count[0]
.sym 28074 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[2]
.sym 28076 $PACKER_VCC_NET
.sym 28077 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q_SB_LUT4_O_I3[2]
.sym 28079 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[0]
.sym 28080 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3
.sym 28081 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[2]
.sym 28082 lvds_rx_24_inst.o_debug_state[1]
.sym 28083 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 28084 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[1]
.sym 28085 lvds_rx_24_inst.o_debug_state[0]
.sym 28086 lvds_rx_24_inst.o_debug_state[1]
.sym 28087 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 28088 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[0]
.sym 28089 lvds_rx_24_inst.o_debug_state[0]
.sym 28093 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3
.sym 28094 lvds_rx_24_inst.o_debug_state[1]
.sym 28095 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 28096 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[2]
.sym 28097 lvds_rx_24_inst.o_debug_state[0]
.sym 28099 lvds_rx_09_inst.r_phase_count[0]
.sym 28103 lvds_rx_09_inst.r_phase_count[1]
.sym 28104 $PACKER_VCC_NET
.sym 28105 lvds_rx_09_inst.r_phase_count[0]
.sym 28106 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I1_I2[2]
.sym 28108 $PACKER_VCC_NET
.sym 28109 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q_SB_LUT4_O_I3[2]
.sym 28110 lvds_rx_09_inst.o_debug_state[1]
.sym 28111 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 28112 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[2]
.sym 28113 lvds_rx_09_inst.o_debug_state[0]
.sym 28114 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[0]
.sym 28115 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3
.sym 28116 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I1_I2[2]
.sym 28117 lvds_rx_09_inst.o_debug_state[0]
.sym 28118 lvds_rx_09_inst.o_debug_state[1]
.sym 28119 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 28120 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[1]
.sym 28121 lvds_rx_09_inst.o_debug_state[0]
.sym 28122 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[0]
.sym 28123 lvds_rx_09_inst.o_debug_state[0]
.sym 28124 lvds_rx_09_inst.o_debug_state[1]
.sym 28125 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 28129 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3
.sym 28161 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[0]
.sym 28197 w_rx_09_fifo_data[14]
.sym 28210 lvds_rx_24_inst.r_data[27]
.sym 28218 lvds_rx_24_inst.r_data[25]
.sym 28226 w_rx_09_fifo_pulled_data[1]
.sym 28227 w_rx_09_fifo_pulled_data[17]
.sym 28228 smi_ctrl_ins.int_cnt_09[3]
.sym 28229 smi_ctrl_ins.int_cnt_09[4]
.sym 28232 i_smi_a3$SB_IO_IN
.sym 28233 w_smi_data_output[6]
.sym 28234 lvds_rx_24_inst.r_data[27]
.sym 28242 w_rx_09_fifo_pulled_data[0]
.sym 28243 w_rx_09_fifo_pulled_data[16]
.sym 28244 smi_ctrl_ins.int_cnt_09[3]
.sym 28245 smi_ctrl_ins.int_cnt_09[4]
.sym 28248 i_smi_a3$SB_IO_IN
.sym 28249 w_smi_data_output[1]
.sym 28254 lvds_rx_24_inst.r_data[20]
.sym 28258 lvds_rx_09_inst.r_data[18]
.sym 28262 lvds_rx_09_inst.r_data[26]
.sym 28266 lvds_rx_09_inst.r_data[8]
.sym 28270 lvds_rx_09_inst.r_data[25]
.sym 28274 lvds_rx_09_inst.r_data[23]
.sym 28278 lvds_rx_09_inst.r_data[6]
.sym 28282 lvds_rx_09_inst.r_data[24]
.sym 28286 lvds_rx_09_inst.r_data[22]
.sym 28290 lvds_rx_09_inst.r_data[28]
.sym 28294 w_rx_09_fifo_pulled_data[3]
.sym 28295 w_rx_09_fifo_pulled_data[19]
.sym 28296 smi_ctrl_ins.int_cnt_09[3]
.sym 28297 smi_ctrl_ins.int_cnt_09[4]
.sym 28298 lvds_rx_09_inst.r_data[10]
.sym 28302 lvds_rx_09_inst.r_data[29]
.sym 28306 w_rx_09_fifo_pulled_data[6]
.sym 28307 w_rx_09_fifo_pulled_data[22]
.sym 28308 smi_ctrl_ins.int_cnt_09[3]
.sym 28309 smi_ctrl_ins.int_cnt_09[4]
.sym 28310 lvds_rx_09_inst.r_data[13]
.sym 28314 lvds_rx_09_inst.r_data[11]
.sym 28318 w_rx_09_fifo_pulled_data[5]
.sym 28319 w_rx_09_fifo_pulled_data[21]
.sym 28320 smi_ctrl_ins.int_cnt_09[3]
.sym 28321 smi_ctrl_ins.int_cnt_09[4]
.sym 28325 w_rx_24_fifo_data[23]
.sym 28326 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[0]
.sym 28327 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[1]
.sym 28328 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 28329 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 28334 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[0]
.sym 28335 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[1]
.sym 28336 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[2]
.sym 28337 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 28338 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[0]
.sym 28339 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[1]
.sym 28340 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 28341 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 28342 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 28343 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 28344 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 28345 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 28346 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[0]
.sym 28347 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[1]
.sym 28348 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 28349 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 28350 i_smi_a2_SB_LUT4_I1_1_O[0]
.sym 28351 i_smi_a2_SB_LUT4_I1_1_O[1]
.sym 28352 i_smi_a2_SB_LUT4_I1_1_O[2]
.sym 28353 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 28358 w_rx_24_fifo_pulled_data[0]
.sym 28359 w_rx_24_fifo_pulled_data[8]
.sym 28360 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 28361 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28362 w_rx_24_fifo_pulled_data[1]
.sym 28363 w_rx_24_fifo_pulled_data[9]
.sym 28364 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 28365 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28366 w_rx_24_fifo_pulled_data[3]
.sym 28367 w_rx_24_fifo_pulled_data[11]
.sym 28368 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 28369 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28370 w_rx_24_fifo_pulled_data[5]
.sym 28371 w_rx_24_fifo_pulled_data[13]
.sym 28372 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 28373 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28374 lvds_rx_24_inst.r_data[29]
.sym 28378 w_rx_24_fifo_pulled_data[2]
.sym 28379 w_rx_24_fifo_pulled_data[10]
.sym 28380 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 28381 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28382 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[0]
.sym 28383 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[1]
.sym 28384 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 28385 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[3]
.sym 28387 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 28392 rx_24_fifo.rd_addr[1]
.sym 28396 rx_24_fifo.rd_addr[2]
.sym 28397 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 28400 rx_24_fifo.rd_addr[3]
.sym 28401 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[3]
.sym 28404 rx_24_fifo.rd_addr[4]
.sym 28405 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[4]
.sym 28408 rx_24_fifo.rd_addr[5]
.sym 28409 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[5]
.sym 28412 rx_24_fifo.rd_addr[6]
.sym 28413 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[6]
.sym 28416 rx_24_fifo.rd_addr[7]
.sym 28417 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[7]
.sym 28419 $PACKER_VCC_NET
.sym 28421 $nextpnr_ICESTORM_LC_13$I3
.sym 28424 rx_24_fifo.rd_addr[8]
.sym 28429 $nextpnr_ICESTORM_LC_14$I3
.sym 28433 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 28440 rx_24_fifo.rd_addr[1]
.sym 28441 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 28448 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[2]
.sym 28449 w_soft_reset
.sym 28450 lvds_rx_24_inst.r_data[6]
.sym 28454 lvds_rx_24_inst.r_data[10]
.sym 28458 lvds_rx_24_inst.r_data[9]
.sym 28462 lvds_rx_24_inst.r_data[11]
.sym 28466 lvds_rx_24_inst.r_data[13]
.sym 28470 lvds_rx_24_inst.r_data[7]
.sym 28478 lvds_rx_24_inst.r_data[8]
.sym 28483 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 28488 rx_24_fifo.rd_addr[1]
.sym 28492 rx_24_fifo.rd_addr[2]
.sym 28493 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 28496 rx_24_fifo.rd_addr[3]
.sym 28497 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 28500 rx_24_fifo.rd_addr[4]
.sym 28501 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 28504 rx_24_fifo.rd_addr[5]
.sym 28505 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 28508 rx_24_fifo.rd_addr[6]
.sym 28509 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 28512 rx_24_fifo.rd_addr[7]
.sym 28513 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 28516 rx_24_fifo.rd_addr[8]
.sym 28517 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 28529 w_rx_24_fifo_data[4]
.sym 28536 w_soft_reset
.sym 28537 w_rx_24_fifo_push
.sym 28546 lvds_rx_24_inst.r_push
.sym 28554 lvds_rx_24_inst.o_debug_state[1]
.sym 28555 lvds_rx_24_inst.o_debug_state[0]
.sym 28556 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 28557 w_soft_reset
.sym 28561 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E
.sym 28563 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 28564 lvds_rx_24_inst.o_debug_state[0]
.sym 28565 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 28578 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 28579 w_soft_reset
.sym 28580 lvds_rx_24_inst.o_debug_state[1]
.sym 28581 lvds_rx_24_inst.o_debug_state[0]
.sym 28589 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[0]
.sym 28591 w_soft_reset
.sym 28592 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 28593 lvds_rx_09_inst.o_debug_state[1]
.sym 28603 w_rx_24_fifo_full
.sym 28604 lvds_rx_24_inst.o_debug_state[0]
.sym 28605 lvds_rx_24_inst.o_debug_state[1]
.sym 28610 lvds_rx_09_inst.o_debug_state[0]
.sym 28611 lvds_rx_09_inst.o_debug_state[1]
.sym 28612 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 28613 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 28614 lvds_rx_09_inst.o_debug_state[1]
.sym 28615 w_lvds_rx_09_d1
.sym 28616 w_lvds_rx_09_d0
.sym 28617 lvds_rx_09_inst.o_debug_state[0]
.sym 28622 lvds_rx_09_inst.o_debug_state[1]
.sym 28623 w_lvds_rx_09_d1
.sym 28624 w_lvds_rx_09_d0
.sym 28625 w_soft_reset
.sym 28626 lvds_rx_09_inst.o_debug_state[1]
.sym 28627 w_lvds_rx_09_d1
.sym 28628 w_lvds_rx_09_d0
.sym 28629 lvds_rx_09_inst.o_debug_state[0]
.sym 28631 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 28632 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 28633 w_soft_reset
.sym 28634 lvds_rx_09_inst.o_debug_state[0]
.sym 28635 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 28636 w_soft_reset
.sym 28637 lvds_rx_09_inst.o_debug_state[1]
.sym 28638 lvds_rx_09_inst.o_debug_state[1]
.sym 28639 lvds_rx_09_inst.o_debug_state[0]
.sym 28640 w_lvds_rx_09_d0
.sym 28641 w_lvds_rx_09_d1
.sym 28706 lvds_rx_09_inst.r_data[16]
.sym 28722 lvds_rx_09_inst.r_data[14]
.sym 28734 lvds_rx_09_inst.r_data[12]
.sym 28738 w_rx_09_fifo_pulled_data[7]
.sym 28739 w_rx_09_fifo_pulled_data[23]
.sym 28740 smi_ctrl_ins.int_cnt_09[3]
.sym 28741 smi_ctrl_ins.int_cnt_09[4]
.sym 28742 lvds_rx_09_inst.r_data[10]
.sym 28748 i_smi_a3$SB_IO_IN
.sym 28749 w_smi_data_output[7]
.sym 28754 lvds_rx_09_inst.r_data[8]
.sym 28758 w_rx_09_fifo_pulled_data[4]
.sym 28759 w_rx_09_fifo_pulled_data[20]
.sym 28760 smi_ctrl_ins.int_cnt_09[3]
.sym 28761 smi_ctrl_ins.int_cnt_09[4]
.sym 28762 lvds_rx_09_inst.r_data[25]
.sym 28766 w_rx_09_fifo_pulled_data[2]
.sym 28767 w_rx_09_fifo_pulled_data[18]
.sym 28768 smi_ctrl_ins.int_cnt_09[3]
.sym 28769 smi_ctrl_ins.int_cnt_09[4]
.sym 28770 lvds_rx_09_inst.r_data[18]
.sym 28774 lvds_rx_09_inst.r_data[22]
.sym 28778 lvds_rx_09_inst.r_data[4]
.sym 28782 lvds_rx_09_inst.r_data[6]
.sym 28786 lvds_rx_09_inst.r_data[26]
.sym 28790 lvds_rx_09_inst.r_data[21]
.sym 28794 lvds_rx_09_inst.r_data[23]
.sym 28798 lvds_rx_09_inst.r_data[24]
.sym 28802 lvds_rx_09_inst.r_data[13]
.sym 28806 lvds_rx_09_inst.r_data[11]
.sym 28810 lvds_rx_09_inst.r_data[19]
.sym 28814 lvds_rx_09_inst.r_data[0]
.sym 28818 w_lvds_rx_09_d0
.sym 28822 lvds_rx_09_inst.r_data[2]
.sym 28826 lvds_rx_09_inst.r_data[20]
.sym 28830 lvds_rx_09_inst.r_data[27]
.sym 28834 lvds_rx_09_inst.r_data[7]
.sym 28838 lvds_rx_09_inst.r_data[27]
.sym 28842 lvds_rx_09_inst.r_data[3]
.sym 28846 lvds_rx_09_inst.r_data[15]
.sym 28850 lvds_rx_09_inst.r_data[0]
.sym 28854 lvds_rx_09_inst.r_data[5]
.sym 28858 lvds_rx_09_inst.r_data[17]
.sym 28862 lvds_rx_09_inst.r_data[20]
.sym 28870 lvds_rx_09_inst.r_data[2]
.sym 28874 lvds_rx_09_inst.r_data[21]
.sym 28882 lvds_rx_09_inst.r_data[4]
.sym 28886 lvds_rx_09_inst.r_data[9]
.sym 28902 w_rx_24_fifo_pulled_data[23]
.sym 28903 w_rx_24_fifo_pulled_data[31]
.sym 28904 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 28905 smi_ctrl_ins.int_cnt_24[3]
.sym 28910 w_lvds_rx_09_d0
.sym 28914 lvds_rx_09_inst.r_data[1]
.sym 28926 w_lvds_rx_09_d1
.sym 28930 w_rx_24_fifo_pulled_data[7]
.sym 28931 w_rx_24_fifo_pulled_data[15]
.sym 28932 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 28933 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28936 w_soft_reset
.sym 28937 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[2]
.sym 28939 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[9]
.sym 28940 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 28941 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 28942 rx_24_fifo.wr_addr[2]
.sym 28943 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 28944 rx_24_fifo.wr_addr[5]
.sym 28945 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 28946 w_soft_reset
.sym 28947 i_smi_a2$SB_IO_IN
.sym 28948 i_smi_a1$SB_IO_IN
.sym 28949 i_smi_a3$SB_IO_IN
.sym 28950 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[0]
.sym 28951 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[1]
.sym 28952 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 28953 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 28954 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[0]
.sym 28955 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 28956 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 28957 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 28958 rx_24_fifo.wr_addr[6]
.sym 28959 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 28960 rx_24_fifo.wr_addr[7]
.sym 28961 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 28962 rx_24_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 28966 w_rx_24_fifo_pulled_data[4]
.sym 28967 w_rx_24_fifo_pulled_data[12]
.sym 28968 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 28969 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28974 rx_24_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 28986 w_rx_24_fifo_pulled_data[16]
.sym 28987 w_rx_24_fifo_pulled_data[24]
.sym 28988 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 28989 smi_ctrl_ins.int_cnt_24[3]
.sym 28990 rx_24_fifo.wr_addr[8]
.sym 28991 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 28992 rx_24_fifo.rd_addr[8]
.sym 28993 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[8]
.sym 28994 w_rx_24_fifo_pulled_data[20]
.sym 28995 w_rx_24_fifo_pulled_data[28]
.sym 28996 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 28997 smi_ctrl_ins.int_cnt_24[3]
.sym 28998 w_rx_24_fifo_pulled_data[21]
.sym 28999 w_rx_24_fifo_pulled_data[29]
.sym 29000 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 29001 smi_ctrl_ins.int_cnt_24[3]
.sym 29002 w_rx_24_fifo_pulled_data[18]
.sym 29003 w_rx_24_fifo_pulled_data[26]
.sym 29004 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 29005 smi_ctrl_ins.int_cnt_24[3]
.sym 29006 w_rx_24_fifo_pulled_data[19]
.sym 29007 w_rx_24_fifo_pulled_data[27]
.sym 29008 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 29009 smi_ctrl_ins.int_cnt_24[3]
.sym 29010 w_rx_24_fifo_pulled_data[22]
.sym 29011 w_rx_24_fifo_pulled_data[30]
.sym 29012 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 29013 smi_ctrl_ins.int_cnt_24[3]
.sym 29014 lvds_rx_09_inst.r_push
.sym 29018 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 29019 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 29020 rx_24_fifo.rd_addr[1]
.sym 29021 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 29022 w_rx_24_fifo_pulled_data[17]
.sym 29023 w_rx_24_fifo_pulled_data[25]
.sym 29024 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 29025 smi_ctrl_ins.int_cnt_24[3]
.sym 29026 rx_24_fifo.full_o_SB_LUT4_I3_I2[1]
.sym 29030 rx_24_fifo.full_o_SB_LUT4_I3_I2[3]
.sym 29034 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 29040 w_soft_reset
.sym 29041 w_rx_24_fifo_push
.sym 29042 rx_24_fifo.rd_addr[3]
.sym 29043 rx_24_fifo.full_o_SB_LUT4_I3_I2[3]
.sym 29044 rx_24_fifo.rd_addr[6]
.sym 29045 rx_24_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 29046 rx_24_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 29053 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 29054 rx_24_fifo.rd_addr[5]
.sym 29055 rx_24_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 29056 rx_24_fifo.rd_addr[7]
.sym 29057 rx_24_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 29059 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 29064 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 29065 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 29068 rx_24_fifo.wr_addr[2]
.sym 29069 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 29072 rx_24_fifo.wr_addr[3]
.sym 29073 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[3]
.sym 29076 rx_24_fifo.wr_addr[4]
.sym 29077 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[4]
.sym 29080 rx_24_fifo.wr_addr[5]
.sym 29081 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[5]
.sym 29084 rx_24_fifo.wr_addr[6]
.sym 29085 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[6]
.sym 29088 rx_24_fifo.wr_addr[7]
.sym 29089 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[7]
.sym 29092 rx_24_fifo.wr_addr[8]
.sym 29093 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[8]
.sym 29102 w_lvds_rx_09_d1
.sym 29218 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 29222 rx_09_fifo.rd_addr[6]
.sym 29223 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I1[5]
.sym 29224 rx_09_fifo.rd_addr[7]
.sym 29225 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I1[6]
.sym 29230 rx_09_fifo.full_o_SB_LUT4_I3_I2[1]
.sym 29234 rx_09_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 29241 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 29249 io_smi_data[7]$SB_IO_OUT
.sym 29251 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[1]
.sym 29256 rx_09_fifo.wr_addr[2]
.sym 29257 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[1]
.sym 29260 rx_09_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 29261 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[2]
.sym 29264 rx_09_fifo.wr_addr[4]
.sym 29265 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[3]
.sym 29268 rx_09_fifo.wr_addr[5]
.sym 29269 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[4]
.sym 29272 rx_09_fifo.wr_addr[6]
.sym 29273 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[5]
.sym 29276 rx_09_fifo.wr_addr[7]
.sym 29277 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[6]
.sym 29280 rx_09_fifo.wr_addr[8]
.sym 29281 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[7]
.sym 29285 $nextpnr_ICESTORM_LC_1$I3
.sym 29286 rx_09_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 29290 rx_09_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 29294 rx_09_fifo.rd_addr[1]
.sym 29295 rx_09_fifo.wr_addr[8]
.sym 29296 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[8]
.sym 29297 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 29298 rx_09_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 29302 rx_09_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 29306 rx_09_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 29310 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[1]
.sym 29311 rx_09_fifo.rd_addr[8]
.sym 29312 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I1[7]
.sym 29313 rx_09_fifo.rd_addr[1]
.sym 29314 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 29315 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[8]
.sym 29316 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[2]
.sym 29317 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I1[3]
.sym 29318 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 29319 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I1[4]
.sym 29320 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 29321 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 29322 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[2]
.sym 29323 rx_09_fifo.wr_addr[4]
.sym 29324 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 29325 rx_09_fifo.wr_addr[5]
.sym 29326 rx_09_fifo.rd_addr[2]
.sym 29327 rx_09_fifo.wr_addr[2]
.sym 29328 rx_09_fifo.rd_addr[6]
.sym 29329 rx_09_fifo.wr_addr[6]
.sym 29332 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 29333 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 29334 w_rx_09_fifo_empty
.sym 29335 rx_09_fifo.empty_o_SB_LUT4_I0_I1[1]
.sym 29336 rx_09_fifo.empty_o_SB_LUT4_I0_I1[2]
.sym 29337 rx_09_fifo.empty_o_SB_LUT4_I0_I1[3]
.sym 29338 lvds_rx_09_inst.r_data[17]
.sym 29342 rx_09_fifo.rd_addr[7]
.sym 29343 rx_09_fifo.wr_addr[7]
.sym 29344 rx_09_fifo.rd_addr[8]
.sym 29345 rx_09_fifo.wr_addr[8]
.sym 29346 lvds_rx_09_inst.r_data[3]
.sym 29350 lvds_rx_09_inst.r_data[15]
.sym 29354 lvds_rx_09_inst.r_data[1]
.sym 29359 w_rx_09_fifo_push
.sym 29360 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2[1]
.sym 29361 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2[2]
.sym 29362 lvds_rx_09_inst.r_data[7]
.sym 29366 rx_09_fifo.rd_addr[2]
.sym 29367 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 29368 rx_09_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 29369 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 29370 lvds_rx_09_inst.r_data[9]
.sym 29374 lvds_rx_09_inst.r_data[5]
.sym 29384 i_smi_a3$SB_IO_IN
.sym 29385 w_smi_data_output[2]
.sym 29390 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 29391 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 29392 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 29393 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 29408 w_soft_reset
.sym 29409 w_rx_09_fifo_push
.sym 29413 smi_ctrl_ins.int_cnt_09[3]
.sym 29414 rx_24_fifo.rd_addr[3]
.sym 29415 rx_24_fifo.wr_addr[3]
.sym 29416 rx_24_fifo.rd_addr[6]
.sym 29417 rx_24_fifo.wr_addr[6]
.sym 29420 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 29421 w_soft_reset
.sym 29424 smi_ctrl_ins.int_cnt_09[4]
.sym 29425 smi_ctrl_ins.int_cnt_09[3]
.sym 29434 w_rx_09_fifo_pulled_data[15]
.sym 29435 w_rx_09_fifo_pulled_data[31]
.sym 29436 smi_ctrl_ins.int_cnt_09[4]
.sym 29437 smi_ctrl_ins.int_cnt_09[3]
.sym 29443 smi_ctrl_ins.r_fifo_24_pull_1
.sym 29444 w_rx_24_fifo_empty
.sym 29445 smi_ctrl_ins.r_fifo_24_pull
.sym 29446 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 29447 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 29448 w_rx_24_fifo_empty
.sym 29449 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 29451 i_smi_a2$SB_IO_IN
.sym 29452 i_smi_a3$SB_IO_IN
.sym 29453 i_smi_a1$SB_IO_IN
.sym 29454 rx_24_fifo.wr_addr[3]
.sym 29455 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 29456 rx_24_fifo.wr_addr[4]
.sym 29457 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 29462 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[0]
.sym 29463 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[1]
.sym 29464 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[2]
.sym 29465 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[3]
.sym 29466 smi_ctrl_ins.r_fifo_24_pull
.sym 29470 smi_ctrl_ins.w_fifo_09_pull_trigger
.sym 29474 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 29475 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 29476 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 29477 rx_24_fifo.rd_addr[1]
.sym 29478 i_smi_a1$SB_IO_IN
.sym 29479 i_smi_a3$SB_IO_IN
.sym 29480 i_smi_a2$SB_IO_IN
.sym 29481 w_soft_reset
.sym 29482 rx_24_fifo.rd_addr[2]
.sym 29483 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 29484 rx_24_fifo.rd_addr[4]
.sym 29485 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2[3]
.sym 29486 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 29487 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 29488 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 29489 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 29490 rx_24_fifo.rd_addr[3]
.sym 29491 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2]
.sym 29492 rx_24_fifo.rd_addr[5]
.sym 29493 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2[4]
.sym 29496 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 29497 smi_ctrl_ins.int_cnt_24[3]
.sym 29498 rx_24_fifo.rd_addr[7]
.sym 29499 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2[6]
.sym 29500 rx_24_fifo.rd_addr[8]
.sym 29501 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2[7]
.sym 29505 smi_ctrl_ins.int_cnt_24[3]
.sym 29507 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 29512 rx_24_fifo.wr_addr[2]
.sym 29513 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 29516 rx_24_fifo.wr_addr[3]
.sym 29517 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 29520 rx_24_fifo.wr_addr[4]
.sym 29521 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 29524 rx_24_fifo.wr_addr[5]
.sym 29525 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[4]
.sym 29528 rx_24_fifo.wr_addr[6]
.sym 29529 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[5]
.sym 29532 rx_24_fifo.wr_addr[7]
.sym 29533 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[6]
.sym 29536 rx_24_fifo.wr_addr[8]
.sym 29537 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[7]
.sym 29541 $nextpnr_ICESTORM_LC_8$I3
.sym 29542 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 29543 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 29544 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 29545 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 29550 rx_24_fifo.rd_addr[4]
.sym 29551 rx_24_fifo.wr_addr[4]
.sym 29552 rx_24_fifo.rd_addr[5]
.sym 29553 rx_24_fifo.wr_addr[5]
.sym 29554 w_rx_24_fifo_push
.sym 29555 rx_24_fifo.rd_addr[4]
.sym 29556 rx_24_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 29557 w_rx_24_fifo_full
.sym 29558 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 29559 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 29560 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 29561 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 29562 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[8]
.sym 29563 rx_24_fifo.rd_addr[6]
.sym 29564 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I2[5]
.sym 29565 w_rx_24_fifo_push
.sym 29566 rx_24_fifo.rd_addr[1]
.sym 29567 rx_24_fifo.full_o_SB_LUT4_I3_I2[1]
.sym 29568 rx_24_fifo.rd_addr[2]
.sym 29569 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 29570 rx_24_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 29574 rx_24_fifo.rd_addr[8]
.sym 29575 rx_24_fifo.wr_addr[8]
.sym 29576 rx_24_fifo.rd_addr[2]
.sym 29577 rx_24_fifo.wr_addr[2]
.sym 29578 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 29579 rx_24_fifo.rd_addr[8]
.sym 29580 rx_24_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 29581 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 29586 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 29587 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 29588 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 29589 rx_24_fifo.rd_addr[1]
.sym 29590 rx_24_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 29594 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 29595 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 29596 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 29597 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 29598 rx_24_fifo.wr_addr[8]
.sym 29599 rx_24_fifo.rd_addr[8]
.sym 29600 rx_24_fifo.rd_addr[7]
.sym 29601 rx_24_fifo.wr_addr[7]
.sym 29659 w_rx_09_fifo_full
.sym 29660 lvds_rx_09_inst.o_debug_state[0]
.sym 29661 lvds_rx_09_inst.o_debug_state[1]
.sym 29731 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 29736 rx_09_fifo.rd_addr[1]
.sym 29740 rx_09_fifo.rd_addr[2]
.sym 29741 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 29744 rx_09_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 29745 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 29748 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[2]
.sym 29749 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[4]
.sym 29752 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 29753 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[5]
.sym 29756 rx_09_fifo.rd_addr[6]
.sym 29757 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[6]
.sym 29760 rx_09_fifo.rd_addr[7]
.sym 29761 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[7]
.sym 29764 rx_09_fifo.rd_addr[8]
.sym 29765 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[8]
.sym 29769 $nextpnr_ICESTORM_LC_11$I3
.sym 29770 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[7]
.sym 29771 rx_09_fifo.wr_addr[7]
.sym 29772 rx_09_fifo.wr_addr[6]
.sym 29773 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[6]
.sym 29774 spi_if_ins.spi.r_rx_byte[6]
.sym 29778 spi_if_ins.spi.r_rx_byte[3]
.sym 29782 rx_09_fifo.wr_addr[7]
.sym 29783 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[7]
.sym 29784 rx_09_fifo.wr_addr[5]
.sym 29785 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[5]
.sym 29786 rx_09_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 29787 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 29788 rx_09_fifo.wr_addr[4]
.sym 29789 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[4]
.sym 29790 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[9]
.sym 29791 rx_09_fifo.wr_addr[2]
.sym 29792 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 29793 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 29795 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 29800 rx_09_fifo.rd_addr[1]
.sym 29804 rx_09_fifo.rd_addr[2]
.sym 29805 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 29808 rx_09_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 29809 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 29812 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[2]
.sym 29813 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 29816 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 29817 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 29820 rx_09_fifo.rd_addr[6]
.sym 29821 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 29824 rx_09_fifo.rd_addr[7]
.sym 29825 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 29828 rx_09_fifo.rd_addr[8]
.sym 29829 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 29832 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[1]
.sym 29833 w_soft_reset
.sym 29834 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 29835 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 29836 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[1]
.sym 29837 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 29841 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 29842 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 29843 rx_09_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 29844 rx_09_fifo.rd_addr[6]
.sym 29845 rx_09_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 29846 rx_09_fifo.rd_addr[2]
.sym 29847 rx_09_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 29848 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[2]
.sym 29849 rx_09_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 29852 rx_09_fifo.rd_addr[1]
.sym 29853 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 29856 rx_09_fifo.rd_addr[7]
.sym 29857 rx_09_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 29860 i_smi_a3$SB_IO_IN
.sym 29861 w_smi_data_output[3]
.sym 29862 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 29863 rx_09_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 29864 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 29865 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 29866 smi_ctrl_ins.w_fifo_24_pull_trigger
.sym 29871 smi_ctrl_ins.r_fifo_09_pull_1
.sym 29872 w_rx_09_fifo_empty
.sym 29873 smi_ctrl_ins.r_fifo_09_pull
.sym 29874 smi_ctrl_ins.r_fifo_09_pull
.sym 29878 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 29879 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 29880 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 29881 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 29883 rx_09_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 29884 rx_09_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 29885 rx_09_fifo.empty_o_SB_LUT4_I0_O[2]
.sym 29886 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 29887 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 29888 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 29889 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 29897 w_soft_reset
.sym 29899 smi_ctrl_ins.int_cnt_09[4]
.sym 29900 smi_ctrl_ins.int_cnt_09[3]
.sym 29901 w_rx_09_fifo_empty
.sym 29904 w_rx_24_fifo_empty
.sym 29905 w_rx_09_fifo_empty
.sym 29908 w_soft_reset
.sym 29909 w_rx_09_fifo_push
.sym 29911 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 29912 smi_ctrl_ins.int_cnt_24[3]
.sym 29913 w_rx_24_fifo_empty
.sym 29914 w_rx_09_fifo_push
.sym 29915 rx_09_fifo.rd_addr[8]
.sym 29916 rx_09_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 29917 w_rx_09_fifo_full
.sym 29921 smi_ctrl_ins.int_cnt_09[4]
.sym 29924 spi_if_ins.state_if[0]
.sym 29925 spi_if_ins.state_if[1]
.sym 29928 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 29929 spi_if_ins.state_if[2]
.sym 29935 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 29936 spi_if_ins.state_if_SB_DFFE_Q_D[1]
.sym 29937 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 29941 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 29954 w_tx_data_sys[0]
.sym 29955 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 29956 smi_ctrl_ins.o_data_out_SB_LUT4_I0_2_O[0]
.sym 29957 spi_if_ins.o_cs_SB_LUT4_I3_O[3]
.sym 29962 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 29963 spi_if_ins.state_if[2]
.sym 29964 spi_if_ins.state_if[0]
.sym 29965 spi_if_ins.state_if[1]
.sym 29979 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 29980 spi_if_ins.state_if[2]
.sym 29981 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 29986 w_tx_data_smi[0]
.sym 29987 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 29988 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 29989 w_tx_data_io[0]
.sym 29992 spi_if_ins.w_rx_data[5]
.sym 29993 spi_if_ins.w_rx_data[6]
.sym 29996 spi_if_ins.w_rx_data[5]
.sym 29997 spi_if_ins.w_rx_data[6]
.sym 30000 spi_if_ins.w_rx_data[5]
.sym 30001 spi_if_ins.w_rx_data[6]
.sym 30002 w_cs[2]
.sym 30003 w_cs[1]
.sym 30004 w_cs[3]
.sym 30005 w_cs[0]
.sym 30006 w_cs[0]
.sym 30007 w_cs[1]
.sym 30008 w_cs[3]
.sym 30009 w_cs[2]
.sym 30012 spi_if_ins.w_rx_data[6]
.sym 30013 spi_if_ins.w_rx_data[5]
.sym 30018 w_rx_09_fifo_empty
.sym 30022 w_rx_09_fifo_full
.sym 30030 w_rx_24_fifo_empty
.sym 30034 w_rx_24_fifo_full
.sym 30042 w_tx_data_smi[2]
.sym 30043 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 30044 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 30045 w_tx_data_io[2]
.sym 30050 w_soft_reset
.sym 30051 w_ioc[1]
.sym 30052 w_cs[2]
.sym 30053 w_fetch
.sym 30058 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 30071 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 30072 w_cs[0]
.sym 30073 w_fetch
.sym 30094 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 30104 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 30105 smi_ctrl_ins.i_cs_SB_LUT4_I2_O[1]
.sym 30116 io_ctrl_ins.led1_state_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 30117 w_soft_reset
.sym 30118 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[0]
.sym 30119 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 30120 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 30121 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[3]
.sym 30138 w_fetch
.sym 30139 w_cs[1]
.sym 30140 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 30141 w_load
.sym 30154 w_rx_data[1]
.sym 30174 w_rx_data[0]
.sym 30258 lvds_rx_09_inst.r_data[14]
.sym 30276 i_smi_a3$SB_IO_IN
.sym 30277 w_smi_data_output[5]
.sym 30290 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 30294 i_mosi$SB_IO_IN
.sym 30298 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 30310 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 30314 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[0]
.sym 30315 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[1]
.sym 30316 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[2]
.sym 30317 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[3]
.sym 30326 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 30339 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 30344 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[1]
.sym 30345 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 30348 rx_09_fifo.wr_addr[2]
.sym 30349 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 30352 rx_09_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 30353 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[3]
.sym 30356 rx_09_fifo.wr_addr[4]
.sym 30357 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[4]
.sym 30360 rx_09_fifo.wr_addr[5]
.sym 30361 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[5]
.sym 30364 rx_09_fifo.wr_addr[6]
.sym 30365 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[6]
.sym 30368 rx_09_fifo.wr_addr[7]
.sym 30369 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[7]
.sym 30372 rx_09_fifo.wr_addr[8]
.sym 30373 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[8]
.sym 30378 spi_if_ins.state_if_SB_DFFE_Q_D[1]
.sym 30386 w_rx_09_fifo_pulled_data[14]
.sym 30387 w_rx_09_fifo_pulled_data[30]
.sym 30388 smi_ctrl_ins.int_cnt_09[4]
.sym 30389 smi_ctrl_ins.int_cnt_09[3]
.sym 30392 w_soft_reset
.sym 30393 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[1]
.sym 30394 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 30395 rx_09_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 30396 rx_09_fifo.rd_addr[1]
.sym 30397 rx_09_fifo.full_o_SB_LUT4_I3_I2[1]
.sym 30400 rx_09_fifo.rd_addr[1]
.sym 30401 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 30406 spi_if_ins.spi.SCKr[1]
.sym 30414 w_rx_09_fifo_pulled_data[12]
.sym 30415 w_rx_09_fifo_pulled_data[28]
.sym 30416 smi_ctrl_ins.int_cnt_09[4]
.sym 30417 smi_ctrl_ins.int_cnt_09[3]
.sym 30430 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 30435 spi_if_ins.state_if[2]
.sym 30436 spi_if_ins.state_if[1]
.sym 30437 spi_if_ins.state_if[0]
.sym 30439 spi_if_ins.state_if[2]
.sym 30440 spi_if_ins.state_if[0]
.sym 30441 spi_if_ins.state_if[1]
.sym 30446 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 30447 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 30448 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 30449 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 30450 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 30454 spi_if_ins.state_if[2]
.sym 30455 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 30456 spi_if_ins.state_if[0]
.sym 30457 spi_if_ins.state_if[1]
.sym 30478 r_tx_data[6]
.sym 30482 r_tx_data[0]
.sym 30498 w_tx_data_smi[1]
.sym 30499 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 30500 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 30501 w_tx_data_io[1]
.sym 30504 smi_ctrl_ins.o_data_out_SB_LUT4_I0_2_O[0]
.sym 30505 smi_ctrl_ins.o_data_out_SB_LUT4_I0_2_O[1]
.sym 30510 w_cs[0]
.sym 30511 w_cs[2]
.sym 30512 w_cs[1]
.sym 30513 w_cs[3]
.sym 30514 w_tx_data_smi[3]
.sym 30515 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 30516 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 30517 w_tx_data_io[3]
.sym 30519 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 30520 w_tx_data_io[5]
.sym 30521 smi_ctrl_ins.o_data_out_SB_LUT4_I0_2_O[0]
.sym 30524 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 30525 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[1]
.sym 30526 w_cs[0]
.sym 30527 w_cs[2]
.sym 30528 w_cs[1]
.sym 30529 w_cs[3]
.sym 30530 spi_if_ins.w_rx_data[0]
.sym 30534 w_cs[0]
.sym 30535 w_cs[2]
.sym 30536 w_cs[3]
.sym 30537 w_cs[1]
.sym 30538 spi_if_ins.w_rx_data[2]
.sym 30542 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 30546 spi_if_ins.w_rx_data[1]
.sym 30554 spi_if_ins.w_rx_data[3]
.sym 30558 spi_if_ins.w_rx_data[4]
.sym 30562 w_fetch
.sym 30563 i_button_SB_LUT4_I3_O[1]
.sym 30564 w_load
.sym 30565 w_cs[0]
.sym 30571 w_ioc[2]
.sym 30572 w_ioc[4]
.sym 30573 w_ioc[3]
.sym 30575 w_soft_reset
.sym 30576 w_cs[1]
.sym 30577 w_fetch
.sym 30581 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[2]
.sym 30582 w_ioc[1]
.sym 30583 w_ioc[4]
.sym 30584 w_ioc[3]
.sym 30585 w_ioc[2]
.sym 30591 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3[0]
.sym 30592 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 30593 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 30595 w_ioc[1]
.sym 30596 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 30597 w_ioc[0]
.sym 30600 i_button_SB_LUT4_I3_O[1]
.sym 30601 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 30602 w_rx_data[1]
.sym 30607 w_ioc[0]
.sym 30608 w_ioc[1]
.sym 30609 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E[2]
.sym 30610 w_soft_reset
.sym 30611 w_fetch
.sym 30612 w_cs[1]
.sym 30613 w_load
.sym 30614 i_button_SB_LUT4_I3_O[1]
.sym 30615 io_ctrl_ins.o_pmod[1]
.sym 30616 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[2]
.sym 30617 io_ctrl_ins.debug_mode[1]
.sym 30619 w_ioc[0]
.sym 30620 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 30621 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3[0]
.sym 30622 w_rx_data[2]
.sym 30626 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[2]
.sym 30627 w_fetch
.sym 30628 w_cs[1]
.sym 30629 w_load
.sym 30632 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[2]
.sym 30633 io_ctrl_ins.rf_mode[0]
.sym 30637 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 30638 w_rx_data[2]
.sym 30642 w_rx_data[1]
.sym 30650 io_ctrl_ins.o_pmod[2]
.sym 30651 o_shdn_tx_lna$SB_IO_OUT
.sym 30652 w_ioc[0]
.sym 30653 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3[0]
.sym 30660 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O[0]
.sym 30661 w_soft_reset
.sym 30665 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[0]
.sym 30666 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30667 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 30668 io_ctrl_ins.rf_pin_state[2]
.sym 30669 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 30670 io_ctrl_ins.debug_mode[0]
.sym 30671 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30672 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 30673 io_ctrl_ins.debug_mode[1]
.sym 30683 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 30684 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30685 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 30686 io_ctrl_ins.rf_pin_state[0]
.sym 30687 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 30688 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30689 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 30744 w_soft_reset
.sym 30745 lvds_rx_09_inst.o_debug_state[0]
.sym 30778 lvds_rx_09_inst.r_data[16]
.sym 30790 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 30794 i_mosi$SB_IO_IN
.sym 30798 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 30806 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 30814 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 30822 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 30826 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 30830 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 30834 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 30840 i_smi_a3$SB_IO_IN
.sym 30841 w_smi_data_output[4]
.sym 30842 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 30848 i_ss$SB_IO_IN
.sym 30849 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 30861 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 30870 lvds_rx_09_inst.r_data[19]
.sym 30883 sys_ctrl_ins.reset_count[0]
.sym 30888 sys_ctrl_ins.reset_count[1]
.sym 30890 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 30892 sys_ctrl_ins.reset_count[2]
.sym 30893 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 30894 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 30896 sys_ctrl_ins.reset_count[3]
.sym 30897 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 30901 sys_ctrl_ins.reset_count[0]
.sym 30902 sys_ctrl_ins.reset_count[3]
.sym 30903 sys_ctrl_ins.reset_count[1]
.sym 30904 sys_ctrl_ins.reset_count[2]
.sym 30905 sys_ctrl_ins.reset_count[0]
.sym 30908 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 30909 sys_ctrl_ins.reset_cmd
.sym 30910 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 30912 sys_ctrl_ins.reset_count[1]
.sym 30913 sys_ctrl_ins.reset_count[0]
.sym 30922 spi_if_ins.spi.SCKr[2]
.sym 30923 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 30924 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30925 spi_if_ins.spi.SCKr[1]
.sym 30930 spi_if_ins.spi.r_rx_byte[0]
.sym 30934 spi_if_ins.spi.r_rx_byte[7]
.sym 30950 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 30968 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 30969 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 30971 spi_if_ins.state_if[2]
.sym 30972 spi_if_ins.state_if[0]
.sym 30973 spi_if_ins.state_if[1]
.sym 30974 spi_if_ins.state_if[0]
.sym 30975 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 30976 spi_if_ins.state_if[2]
.sym 30977 spi_if_ins.state_if[1]
.sym 30978 r_tx_data[5]
.sym 30982 r_tx_data[7]
.sym 30989 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 30990 r_tx_data[4]
.sym 30994 r_tx_data[1]
.sym 30998 r_tx_data[2]
.sym 31002 spi_if_ins.state_if[2]
.sym 31003 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 31004 spi_if_ins.state_if[0]
.sym 31005 spi_if_ins.state_if[1]
.sym 31006 r_tx_data[3]
.sym 31010 spi_if_ins.w_rx_data[4]
.sym 31014 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 31022 spi_if_ins.w_rx_data[5]
.sym 31034 spi_if_ins.w_rx_data[6]
.sym 31046 spi_if_ins.w_rx_data[1]
.sym 31054 spi_if_ins.w_rx_data[3]
.sym 31058 spi_if_ins.w_rx_data[2]
.sym 31070 spi_if_ins.w_rx_data[0]
.sym 31074 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 31075 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31076 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 31077 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 31078 io_ctrl_ins.led1_state_SB_LUT4_I3_O[0]
.sym 31079 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31080 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 31081 io_ctrl_ins.led1_state_SB_LUT4_I3_O[3]
.sym 31082 i_button_SB_LUT4_I3_O[1]
.sym 31083 io_ctrl_ins.o_pmod[3]
.sym 31084 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[2]
.sym 31085 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31087 w_ioc[1]
.sym 31088 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 31089 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3[0]
.sym 31092 w_ioc[0]
.sym 31093 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3[0]
.sym 31095 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 31096 w_ioc[1]
.sym 31097 w_ioc[0]
.sym 31102 io_ctrl_ins.pmod_dir_state[3]
.sym 31103 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31104 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_O[2]
.sym 31105 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_O[3]
.sym 31106 w_rx_data[3]
.sym 31112 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3[0]
.sym 31113 w_ioc[0]
.sym 31114 w_rx_data[0]
.sym 31118 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3[0]
.sym 31119 w_ioc[1]
.sym 31120 w_ioc[0]
.sym 31121 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E[2]
.sym 31124 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31125 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 31127 w_ioc[0]
.sym 31128 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 31129 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[2]
.sym 31131 w_ioc[0]
.sym 31132 w_ioc[1]
.sym 31133 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 31134 io_ctrl_ins.o_pmod[0]
.sym 31135 i_button_SB_LUT4_I3_O[1]
.sym 31136 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 31137 o_led0$SB_IO_OUT
.sym 31138 o_shdn_rx_lna$SB_IO_OUT
.sym 31139 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 31140 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 31141 o_led1$SB_IO_OUT
.sym 31146 w_rx_data[4]
.sym 31150 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 31151 io_ctrl_ins.mixer_en_state
.sym 31152 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[2]
.sym 31153 io_ctrl_ins.debug_mode[0]
.sym 31156 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 31157 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 31160 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 31161 i_button$SB_IO_IN
.sym 31162 w_rx_data[6]
.sym 31166 w_rx_data[0]
.sym 31172 io_ctrl_ins.debug_mode[0]
.sym 31173 io_ctrl_ins.debug_mode[1]
.sym 31174 w_rx_data[1]
.sym 31178 io_ctrl_ins.rf_mode[0]
.sym 31179 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 31180 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31181 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31182 w_rx_data[3]
.sym 31186 w_rx_data[0]
.sym 31194 w_rx_data[2]
.sym 31198 w_rx_data[4]
.sym 31218 w_rx_data[2]
.sym 31267 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31272 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31276 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31277 spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 31281 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31292 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31293 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31298 i_ss$SB_IO_IN
.sym 31299 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31300 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31301 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31310 spi_if_ins.spi.r2_rx_done
.sym 31315 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31316 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31317 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31321 w_rx_09_fifo_data[18]
.sym 31324 spi_if_ins.spi.r3_rx_done
.sym 31325 spi_if_ins.spi.r2_rx_done
.sym 31326 spi_if_ins.spi.r_rx_done
.sym 31333 i_ss$SB_IO_IN
.sym 31336 w_soft_reset
.sym 31337 i_smi_soe_se$SB_IO_IN
.sym 31345 o_miso_$_TBUF__Y_E
.sym 31346 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 31350 w_rx_09_fifo_pulled_data[13]
.sym 31351 w_rx_09_fifo_pulled_data[29]
.sym 31352 smi_ctrl_ins.int_cnt_09[4]
.sym 31353 smi_ctrl_ins.int_cnt_09[3]
.sym 31362 spi_if_ins.spi.r_rx_byte[5]
.sym 31366 spi_if_ins.spi.r_rx_byte[4]
.sym 31374 spi_if_ins.spi.r_rx_byte[1]
.sym 31378 w_rx_09_fifo_pulled_data[9]
.sym 31379 w_rx_09_fifo_pulled_data[25]
.sym 31380 smi_ctrl_ins.int_cnt_09[4]
.sym 31381 smi_ctrl_ins.int_cnt_09[3]
.sym 31386 w_rx_09_fifo_pulled_data[11]
.sym 31387 w_rx_09_fifo_pulled_data[27]
.sym 31388 smi_ctrl_ins.int_cnt_09[4]
.sym 31389 smi_ctrl_ins.int_cnt_09[3]
.sym 31390 spi_if_ins.spi.r_rx_byte[2]
.sym 31395 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 31399 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 31400 $PACKER_VCC_NET
.sym 31403 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31404 $PACKER_VCC_NET
.sym 31405 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 31409 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 31410 w_rx_09_fifo_pulled_data[8]
.sym 31411 w_rx_09_fifo_pulled_data[24]
.sym 31412 smi_ctrl_ins.int_cnt_09[4]
.sym 31413 smi_ctrl_ins.int_cnt_09[3]
.sym 31417 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 31419 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 31420 $PACKER_VCC_NET
.sym 31421 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 31426 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 31427 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 31428 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 31429 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 31430 spi_if_ins.spi.r_tx_byte[0]
.sym 31431 spi_if_ins.spi.r_tx_byte[4]
.sym 31432 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 31433 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31435 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 31436 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 31437 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 31439 spi_if_ins.spi.SCKr[2]
.sym 31440 spi_if_ins.spi.SCKr[1]
.sym 31441 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 31444 i_ss$SB_IO_IN
.sym 31445 spi_if_ins.r_tx_data_valid
.sym 31446 spi_if_ins.spi.r_tx_byte[1]
.sym 31447 spi_if_ins.spi.r_tx_byte[5]
.sym 31448 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31449 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 31451 spi_if_ins.r_tx_byte[7]
.sym 31452 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 31453 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 31454 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 31455 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 31456 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 31457 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 31458 spi_if_ins.r_tx_byte[2]
.sym 31462 spi_if_ins.r_tx_byte[3]
.sym 31466 spi_if_ins.r_tx_byte[7]
.sym 31471 spi_if_ins.spi.r_tx_byte[2]
.sym 31472 spi_if_ins.spi.r_tx_byte[6]
.sym 31473 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31474 spi_if_ins.r_tx_byte[0]
.sym 31479 spi_if_ins.spi.r_tx_byte[3]
.sym 31480 spi_if_ins.spi.r_tx_byte[7]
.sym 31481 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31482 spi_if_ins.r_tx_byte[4]
.sym 31486 spi_if_ins.r_tx_byte[1]
.sym 31490 spi_if_ins.r_tx_byte[6]
.sym 31498 spi_if_ins.r_tx_byte[5]
.sym 31532 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 31533 w_tx_data_io[4]
.sym 31539 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 31540 w_tx_data_io[7]
.sym 31541 smi_ctrl_ins.o_data_out_SB_LUT4_I0_2_O[0]
.sym 31554 w_rx_data[4]
.sym 31574 w_rx_data[7]
.sym 31590 w_rx_data[1]
.sym 31598 w_rx_data[5]
.sym 31602 w_rx_data[0]
.sym 31606 w_rx_data[3]
.sym 31610 w_rx_data[4]
.sym 31614 w_rx_data[7]
.sym 31618 w_rx_data[5]
.sym 31624 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 31625 i_config[2]$SB_IO_IN
.sym 31630 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31631 io_ctrl_ins.pmod_dir_state[7]
.sym 31632 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 31633 o_rx_h_tx_l$SB_IO_OUT
.sym 31634 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31635 io_ctrl_ins.pmod_dir_state[5]
.sym 31636 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 31637 o_tr_vc1$SB_IO_OUT
.sym 31638 w_rx_data[3]
.sym 31642 w_rx_data[7]
.sym 31654 o_tr_vc2$SB_IO_OUT
.sym 31655 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 31656 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 31657 i_config[0]$SB_IO_IN
.sym 31658 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 31659 i_button_SB_LUT4_I3_O[1]
.sym 31660 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 31661 i_config[1]$SB_IO_IN
.sym 31664 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 31665 i_config[3]$SB_IO_IN
.sym 31670 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 31671 o_tr_vc1_b$SB_IO_OUT
.sym 31672 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[2]
.sym 31673 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 31678 io_ctrl_ins.pmod_dir_state[4]
.sym 31679 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31680 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 31681 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 31682 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31683 io_ctrl_ins.rf_mode[0]
.sym 31684 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 31685 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31687 io_ctrl_ins.rf_pin_state[5]
.sym 31688 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31689 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31691 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31692 io_ctrl_ins.rf_pin_state[4]
.sym 31693 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31699 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31700 io_ctrl_ins.rf_pin_state[6]
.sym 31701 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31702 io_ctrl_ins.rf_pin_state[3]
.sym 31703 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[3]
.sym 31704 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31705 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31707 io_ctrl_ins.rf_pin_state[7]
.sym 31708 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31709 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31942 i_sck$SB_IO_IN
.sym 31950 spi_if_ins.spi.SCKr[0]
.sym 31986 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 32018 $PACKER_GND_NET
.sym 32025 sys_ctrl_ins.reset_cmd
.sym 32034 $PACKER_VCC_NET
.sym 32049 w_cs[0]
.sym 32098 w_rx_data[5]
.sym 32126 w_rx_data[6]
.sym 32134 io_ctrl_ins.o_pmod[6]
.sym 32135 i_button_SB_LUT4_I3_O[1]
.sym 32136 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[2]
.sym 32137 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[3]
.sym 32138 i_button_SB_LUT4_I3_O[0]
.sym 32139 i_button_SB_LUT4_I3_O[1]
.sym 32140 i_button_SB_LUT4_I3_O[2]
.sym 32141 i_button_SB_LUT4_I3_O[3]
.sym 32146 io_ctrl_ins.o_pmod[5]
.sym 32147 i_button_SB_LUT4_I3_O[1]
.sym 32148 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[2]
.sym 32149 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[3]
.sym 32162 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 32163 io_ctrl_ins.pmod_dir_state[6]
.sym 32164 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 32165 o_rx_h_tx_l_b$SB_IO_OUT
.sym 32186 w_rx_data[6]
.sym 32560 w_soft_reset
.sym 32561 lvds_rx_24_inst.o_debug_state[0]
.sym 32577 r_counter
.sym 32629 $PACKER_GND_NET
