# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 729.5 0.000256 2048 0.19 2850 66048 15.4621 8.86246 465.481 261.463 751.405 751.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 729.5 0.000256 2048 0.19 2850 65664 15.5528 8.87091 540.736 261.655 826.953 827.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 729.5 0.000256 2048 0.19 2850 65920 15.4724 8.86374 566.154 261.54 852.161 852.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 729.5 0.000256 2048 0.19 2850 66048 15.5037 8.91888 528.532 262.061 815.152 815.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 729.5 0.000256 2048 0.19 2850 65600 15.4769 8.85802 534.203 260.304 818.985 819.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 729.5 0.000256 2048 0.19 2850 65408 15.4136 8.91414 545.432 260.038 829.94 830.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 729.5 0.000256 2048 0.19 2850 65280 15.5079 8.84694 545.625 260.697 830.814 830.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 729.5 0.000256 2048 0.19 2850 65536 15.5 8.86989 530.187 261.416 816.116 816.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 729.5 0.000256 2048 0.19 2850 64512 15.4986 8.92582 529.56 260.283 814.409 814.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 729.5 0.000256 2048 0.19 2850 64000 15.4405 8.77926 565.63 258.364 848.351 848.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 729.5 0.000256 2048 0.19 2850 63488 15.4701 8.8087 651.41 259.047 934.879 934.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 729.5 0.000256 2048 0.19 2850 66048 15.4961 8.87594 463.89 262.093 750.493 750.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 729.5 0.000256 2048 0.19 2850 66240 15.5861 8.91485 468.407 262.078 755.121 755.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 729.5 0.000256 2048 0.19 2850 66048 15.5264 8.8911 465.526 261.889 751.968 752.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 729.5 0.000256 2048 0.19 2850 65856 15.5176 8.92314 477.423 261.271 763.271 763.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 729.5 0.000256 2048 0.19 2850 65536 15.4924 8.87603 475.809 261.216 761.532 761.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 729.5 0.000256 2048 0.19 2850 65664 15.539 8.88602 552.263 261.627 838.451 838.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 729.5 0.000256 2048 0.19 2850 65920 15.4611 8.97638 542.442 261.286 828.305 828.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 729.5 0.000256 2048 0.19 2850 66048 15.4839 8.86784 580.036 262.019 866.54 866.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 729.5 0.000256 2048 0.19 2850 64800 15.53 8.84381 563.591 260.423 848.528 848.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 729.5 0.000256 2048 0.19 2850 65408 15.4081 8.82688 574.443 259.991 858.809 858.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 729.5 0.000256 2048 0.19 2850 65280 15.5164 8.85203 563.305 260.512 848.329 848.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 729.5 0.000256 2048 0.19 2850 65536 15.4914 8.87123 540.63 261.635 826.767 826.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 729.5 0.000256 2048 0.19 2850 64512 15.5 8.81869 623.625 260.255 908.338 908.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 729.5 0.000256 2048 0.19 2850 64000 15.4499 8.78992 624.042 258.426 906.846 906.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 729.5 0.000256 2048 0.19 2850 63488 15.4787 8.78298 561.969 259.207 845.576 845.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 729.5 0.000256 2048 0.19 2860 66048 15.5046 8.97171 439.967 261.885 726.472 726.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 729.5 0.000256 2048 0.19 2860 65920 15.5914 8.90173 493.662 262.228 780.52 780.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 729.5 0.000256 2048 0.19 2860 66048 15.5213 8.89418 462.957 262.137 749.646 749.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 729.5 0.000256 2048 0.19 2860 65408 15.5484 8.87626 466.569 261.061 752.191 752.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 729.5 0.000256 2048 0.19 2860 65536 15.4862 8.85965 461.314 261.203 747.001 747.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 729.5 0.000256 2048 0.19 2860 65664 15.5544 8.89651 584.373 261.441 870.402 870.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 729.5 0.000256 2048 0.19 2860 64512 15.4921 8.82934 401.082 260.026 685.567 685.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 729.5 0.000256 2048 0.19 2860 65280 15.5189 8.86394 557.66 261.325 843.507 843.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 729.5 0.000256 2048 0.19 2860 65280 15.5121 8.8679 392.669 261.748 678.939 679.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 729.5 0.000256 2048 0.19 2860 66048 15.5017 8.87837 528.022 262.09 814.636 814.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 729.5 0.000256 2048 0.19 2860 64512 15.4971 8.82202 372.865 260.44 657.762 657.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 729.5 0.000256 2048 0.19 2860 64800 15.5333 8.8425 543.7 260.271 828.489 828.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 729.5 0.000256 2048 0.19 2860 64000 15.4544 8.78714 379.193 258.392 661.969 662.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 729.5 0.000256 2048 0.19 2860 64512 15.4752 8.81869 690.523 260.216 975.169 975.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 729.5 0.000256 2048 0.19 2860 64512 15.4798 8.81885 451.249 260.555 736.24 736.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 729.5 0.000256 2048 0.19 2860 65280 15.5021 8.83917 668.701 260.782 953.962 954.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 729.5 0.000256 2048 0.19 2860 63360 15.4561 8.80205 440.676 258.5 723.571 723.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 729.5 0.000256 2048 0.19 2860 65536 15.4982 8.85562 651.298 261.662 937.449 937.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 729.5 0.000256 2048 0.19 2860 63488 15.4854 8.78538 427.491 259.196 711.091 711.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 729.5 0.000256 2048 0.19 2860 64512 15.492 8.81894 561.847 260.466 846.757 846.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 729.5 0.000256 2048 0.19 2860 61440 15.4802 8.72365 377.748 256.8 658.89 659.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 729.5 0.000256 2048 0.19 2860 64000 15.4517 8.8023 581.039 258.398 863.827 863.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 729.5 0.000256 2048 0.19 2860 64000 15.412 8.80634 417.861 258.715 700.932 701.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 729.5 0.000256 2048 0.19 2856 66048 15.5027 8.87514 434.987 262.094 721.6 721.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 729.5 0.000256 2048 0.19 2856 65920 15.5984 8.9199 459.094 262.018 745.77 745.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 729.5 0.000256 2048 0.19 2856 66048 15.5204 8.90822 456.37 262.073 743.009 743.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 729.5 0.000256 2048 0.19 2856 66048 15.5086 8.87398 293.66 262.236 580.421 580.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 729.5 0.000256 2048 0.19 2856 65408 15.5411 8.8649 521.082 261.246 806.867 806.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 729.5 0.000256 2048 0.19 2856 64512 15.4701 8.85184 327.488 259.969 611.915 612.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 729.5 0.000256 2048 0.19 2856 65536 15.489 8.90333 496.064 261.244 781.842 781.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 729.5 0.000256 2048 0.19 2856 65536 15.4968 8.87072 328.087 261.605 614.195 614.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 729.5 0.000256 2048 0.19 2856 65664 15.5476 8.87802 559.516 261.626 845.704 845.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 729.5 0.000256 2048 0.19 2856 64512 15.4955 8.84307 386.595 260.041 671.117 671.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 729.5 0.000256 2048 0.19 2856 65280 15.5229 8.86592 526.718 261.507 812.757 812.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 729.5 0.000256 2048 0.19 2856 65280 15.522 8.88672 380.531 261.748 666.828 666.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 729.5 0.000256 2048 0.19 2856 66048 15.4932 8.87558 686.282 262.02 972.81 972.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 729.5 0.000256 2048 0.19 2856 64512 15.5028 8.81869 429.603 260.47 714.53 714.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 729.5 0.000256 2048 0.19 2856 64800 15.5304 8.84218 661.428 260.093 946.036 946.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 729.5 0.000256 2048 0.19 2856 64000 15.4556 8.78429 444.632 258.222 727.23 727.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 729.5 0.000256 2048 0.19 2856 64512 15.4598 8.81747 644.942 259.996 929.348 929.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 729.5 0.000256 2048 0.19 2856 64512 15.4848 8.84531 427.269 260.492 712.229 712.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 729.5 0.000256 2048 0.19 2856 65280 15.5025 8.8648 632.315 260.731 917.553 917.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 729.5 0.000256 2048 0.19 2856 63360 15.4592 8.76384 398.728 258.475 681.562 681.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 729.5 0.000256 2048 0.19 2856 65536 15.4969 8.86077 607.8 261.665 893.959 894.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 729.5 0.000256 2048 0.19 2856 63488 15.4779 8.78054 396.828 259.049 680.274 680.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 729.5 0.000256 2048 0.19 2850 65792 15.511 8.86579 489.056 264.356 777.926 778.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 729.5 0.000256 2048 0.19 2850 65920 15.616 8.90326 442.349 262.224 729.245 729.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 729.5 0.000256 2048 0.19 2850 65280 15.5206 8.8695 283.344 261.285 569.159 569.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 729.5 0.000256 2048 0.19 2850 65664 15.5557 8.88893 468.283 261.888 754.75 754.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 729.5 0.000256 2048 0.19 2850 65280 15.598 8.88013 301.529 262.216 588.37 588.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 729.5 0.000256 2048 0.19 2850 65408 15.5364 8.85965 502.711 261.03 788.273 788.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 729.5 0.000256 2048 0.19 2850 64512 15.478 8.85555 314.531 260.191 599.2 599.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 729.5 0.000256 2048 0.19 2850 65536 15.4867 8.85357 517.581 261.238 803.297 803.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 729.5 0.000256 2048 0.19 2850 65536 15.4992 8.87018 339.695 261.413 625.615 625.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 729.5 0.000256 2048 0.19 2850 65664 15.5354 8.88842 557.601 261.661 843.821 843.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 729.5 0.000256 2048 0.19 2850 64512 15.4911 8.86755 396.3 260.126 680.925 681.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 729.5 0.000256 2048 0.19 2850 65280 15.5161 8.87194 539.349 261.472 825.343 825.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 729.5 0.000256 2048 0.19 2850 65280 15.5133 8.8983 380.731 261.543 666.819 666.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 729.5 0.000256 2048 0.19 2850 65280 15.5664 8.87242 657.056 262.205 943.835 943.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 729.5 0.000256 2048 0.19 2850 64512 15.5038 8.81094 436.032 260.465 720.955 721.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 729.5 0.000256 2048 0.19 2850 64800 15.5306 8.83635 652.06 260.304 936.869 936.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 729.5 0.000256 2048 0.19 2850 64000 15.4433 8.77494 436.221 258.392 718.964 719.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 729.5 0.000256 2048 0.19 2850 64512 15.4657 8.82675 629.853 260.184 914.47 914.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 729.5 0.000256 2048 0.19 2850 64512 15.488 8.82688 414.668 260.518 699.635 699.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 729.5 0.000256 2048 0.19 2850 65280 15.5008 8.85008 616.791 260.755 902.034 902.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 729.5 0.000256 2048 0.19 2850 63360 15.4573 8.7824 398.252 258.532 681.167 681.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 729.5 0.000256 2048 0.19 2850 65536 15.5135 8.85933 594.583 261.604 880.702 880.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 729.5 0.000256 2048 0.19 2850 63488 15.4763 8.78698 404.998 259.223 688.624 688.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 729.5 0.000256 2048 0.19 2848 66304 15.4765 8.87661 433.164 261.889 719.543 719.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 729.5 0.000256 2048 0.19 2848 66048 15.4564 8.99686 281.321 261.264 567.181 567.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 729.5 0.000256 2048 0.19 2848 66240 15.5593 8.9063 441.046 262.291 727.939 728.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 729.5 0.000256 2048 0.19 2848 65920 15.4722 8.86749 283.268 261.483 569.23 569.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 729.5 0.000256 2048 0.19 2848 66048 15.5009 8.89101 479.499 262.108 766.136 766.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 729.5 0.000256 2048 0.19 2848 66048 15.4986 8.87046 309.083 262.051 595.646 595.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 729.5 0.000256 2048 0.19 2848 65856 15.5168 8.87734 470.607 261.268 756.407 756.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 729.5 0.000256 2048 0.19 2848 65408 15.4146 8.85174 299.883 259.998 584.288 584.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 729.5 0.000256 2048 0.19 2848 64512 15.5327 8.83747 244.182 260.183 528.871 528.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 729.5 0.000256 2048 0.19 2848 66048 15.444 8.84941 468.389 261.247 754.075 754.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 729.5 0.000256 2048 0.19 2848 65536 15.5036 8.87194 309.736 261.456 595.706 595.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 729.5 0.000256 2048 0.19 2848 64512 15.4854 8.87878 254.926 260.427 539.856 539.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 729.5 0.000256 2048 0.19 2848 65664 15.5462 8.90413 682.216 261.656 968.457 968.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 729.5 0.000256 2048 0.19 2848 64512 15.4919 8.82973 424.273 260.298 709.029 709.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 729.5 0.000256 2048 0.19 2848 63936 15.6053 8.83302 349.124 260.464 634.16 634.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 729.5 0.000256 2048 0.19 2848 65920 15.4626 8.88627 637.566 261.507 923.562 923.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 729.5 0.000256 2048 0.19 2848 65280 15.5182 8.88013 426.776 261.539 712.852 712.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 729.5 0.000256 2048 0.19 2848 63360 15.4456 8.77594 345.864 258.491 628.713 628.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 729.5 0.000256 2048 0.19 2848 66048 15.4937 9.0071 604.999 262.266 891.899 892.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 729.5 0.000256 2048 0.19 2848 64512 15.5024 8.85738 385.12 260.461 670.076 670.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 729.5 0.000256 2048 0.19 2848 64512 15.5015 8.82858 335.481 260.468 620.414 620.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 729.5 0.000256 2048 0.19 2848 65600 15.4801 8.85114 595.652 260.25 880.374 880.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 729.5 0.000256 2048 0.19 2848 64000 15.4557 8.79411 403.493 258.111 685.991 686.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 729.5 0.000256 2048 0.19 2848 64800 15.4203 8.788 339.515 258.645 622.515 622.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 729.5 0.000256 2048 0.19 2848 65408 15.4154 8.82378 572.365 260.256 856.999 857.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 729.5 0.000256 2048 0.19 2848 64512 15.4888 8.84314 395.242 260.516 680.229 680.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 729.5 0.000256 2048 0.19 2848 64512 15.5403 8.84736 327.882 260.597 613.003 613.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 729.5 0.000256 2048 0.19 2848 65280 15.5041 8.84122 561.704 260.756 846.939 847.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 729.5 0.000256 2048 0.19 2848 63360 15.4527 8.82074 391.821 258.468 674.701 674.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 729.5 0.000256 2048 0.19 2848 63360 15.3512 8.70906 326.438 255.977 606.614 606.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 729.5 0.000256 2048 0.19 2848 65536 15.5017 8.88218 566.977 261.455 852.953 853.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 729.5 0.000256 2048 0.19 2848 63488 15.4808 8.80483 374.556 259.015 657.993 658.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 729.5 0.000256 2048 0.19 2848 61440 15.4796 8.7391 329.003 256.788 610.148 610.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 729.5 0.000256 2048 0.19 2880 65536 15.5326 8.89242 440.616 261.842 727.024 727.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 729.5 0.000256 2048 0.19 2880 65024 15.5507 8.85146 280.572 261.175 566.29 566.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 729.5 0.000256 2048 0.19 2880 65600 15.6181 8.91242 502.586 262.041 789.293 789.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 729.5 0.000256 2048 0.19 2880 65280 15.5182 8.86653 319.729 261.45 605.7 605.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 729.5 0.000256 2048 0.19 2880 64320 15.5792 8.84278 259.013 260.469 544.045 544.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 729.5 0.000256 2048 0.19 2880 65664 15.5322 8.89158 462.059 261.929 748.553 748.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 729.5 0.000256 2048 0.19 2880 65280 15.5665 8.89834 303.378 262.014 589.992 590.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 729.5 0.000256 2048 0.19 2880 64512 15.4823 8.8289 247.361 260.275 532.079 532.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 729.5 0.000256 2048 0.19 2880 65408 15.5314 8.88714 662.675 261.096 948.329 948.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 729.5 0.000256 2048 0.19 2880 64512 15.4854 8.82202 411.692 260.186 696.323 696.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 729.5 0.000256 2048 0.19 2880 64512 15.5422 8.83405 335.698 260.148 620.358 620.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 729.5 0.000256 2048 0.19 2880 65024 15.5353 9.03229 611.17 261.183 897.059 897.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 729.5 0.000256 2048 0.19 2880 64512 15.5964 8.86973 383.237 261.353 669.193 669.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 729.5 0.000256 2048 0.19 2880 64512 15.4972 8.86864 312.471 260.252 597.232 597.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 729.5 0.000256 2048 0.19 2880 65088 15.5994 8.88464 630.394 261.48 916.495 916.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 729.5 0.000256 2048 0.19 2880 64512 15.4949 8.82512 409.665 260.303 694.428 694.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 729.5 0.000256 2048 0.19 2880 63936 15.6028 8.84291 355.965 260.495 641.043 641.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 729.5 0.000256 2048 0.19 2880 64512 15.498 8.8281 320.42 260.514 605.398 605.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 729.5 0.000256 2048 0.19 2880 65280 15.519 8.89037 596.293 261.481 882.32 882.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 729.5 0.000256 2048 0.19 2880 65280 15.5181 8.86186 403.984 261.742 690.242 690.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 729.5 0.000256 2048 0.19 2880 63360 15.4484 8.77158 330.959 258.526 613.846 613.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 729.5 0.000256 2048 0.19 2880 64000 15.6614 8.88032 328.517 261.928 615.122 615.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 729.5 0.000256 2048 0.19 2880 65280 15.5622 8.87226 558.497 262.268 845.34 845.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 729.5 0.000256 2048 0.19 2880 64512 15.5041 8.8191 393.905 260.209 678.576 678.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 729.5 0.000256 2048 0.19 2880 64512 15.509 8.83098 327.043 260.692 612.211 612.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 729.5 0.000256 2048 0.19 2880 61440 15.4799 8.80886 293.467 256.854 574.747 574.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 729.5 0.000256 2048 0.19 2880 64800 15.527 8.83904 575.229 260.054 859.783 859.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 729.5 0.000256 2048 0.19 2880 64000 15.4538 8.77766 390.118 258.107 672.594 672.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 729.5 0.000256 2048 0.19 2880 62400 15.6125 8.80013 332.695 258.694 615.945 616.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 729.5 0.000256 2048 0.19 2880 64000 15.4187 8.78602 311.437 258.901 594.686 594.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 729.5 0.000256 2048 0.19 2880 65536 15.526 8.89638 479.191 261.889 765.637 765.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 729.5 0.000256 2048 0.19 2880 65024 15.5483 8.8656 306.179 261.195 591.928 592.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 729.5 0.000256 2048 0.19 2880 65280 15.5726 8.87594 254.472 262.011 541.069 541.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 729.5 0.000256 2048 0.19 2880 65600 15.6035 8.89613 460.457 262.044 747.142 747.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 729.5 0.000256 2048 0.19 2880 65280 15.5216 8.87424 303.01 261.228 588.776 588.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 729.5 0.000256 2048 0.19 2880 64320 15.5662 8.84365 244.767 260.785 530.106 530.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 729.5 0.000256 2048 0.19 2880 65664 15.5393 8.88211 645.391 262.08 932.026 932.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 729.5 0.000256 2048 0.19 2880 65280 15.5734 8.89187 405.072 262.234 691.911 692.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 729.5 0.000256 2048 0.19 2880 64512 15.482 8.84147 323.306 260.274 608.044 608.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 729.5 0.000256 2048 0.19 2880 64512 15.4839 8.82294 275.016 260.433 559.892 560.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 729.5 0.000256 2048 0.19 2880 64960 15.5865 8.89808 591.73 261.272 877.629 877.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 729.5 0.000256 2048 0.19 2880 64512 15.48 8.81901 373.044 260.04 657.523 657.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 729.5 0.000256 2048 0.19 2880 64512 15.548 8.85677 307.243 260.366 592.158 592.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 729.5 0.000256 2048 0.19 2880 64512 15.4884 8.81869 276.662 260.542 561.65 561.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 729.5 0.000256 2048 0.19 2880 65024 15.5333 8.85965 566.502 261.435 852.472 852.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 729.5 0.000256 2048 0.19 2880 64512 15.5787 8.91661 363.661 261.638 649.929 650.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 729.5 0.000256 2048 0.19 2880 64512 15.5097 8.83162 304.375 260.255 589.109 589.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 729.5 0.000256 2048 0.19 2880 63488 15.4808 8.8225 266.058 259.263 549.764 549.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 729.5 0.000256 2048 0.19 2880 65088 15.5996 8.86755 563.464 261.633 849.706 849.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 729.5 0.000256 2048 0.19 2880 64512 15.4926 8.83142 392.407 260.123 676.987 677.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 729.5 0.000256 2048 0.19 2880 63936 15.6098 8.85958 329.647 260.523 614.781 614.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 729.5 0.000256 2048 0.19 2880 64512 15.502 8.9136 333.003 260.691 618.244 618.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 729.5 0.000256 2048 0.19 2880 65280 15.5295 8.87731 559.998 261.511 846.053 846.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 729.5 0.000256 2048 0.19 2880 65280 15.509 8.89446 401.152 261.503 687.19 687.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 729.5 0.000256 2048 0.19 2880 63360 15.453 8.78778 325.863 258.47 608.714 608.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 729.5 0.000256 2048 0.19 2880 64000 15.6589 8.8847 306.741 262.176 593.6 593.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 729.5 0.000256 2048 0.19 2850 65536 15.5238 8.87379 495.099 261.792 781.428 781.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 729.5 0.000256 2048 0.19 2850 65024 15.5371 8.86013 315.259 261.46 601.254 601.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 729.5 0.000256 2048 0.19 2850 65280 15.5803 8.86784 259.286 262.022 545.89 546.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 729.5 0.000256 2048 0.19 2850 65600 15.6134 8.90269 461.517 262.288 748.46 748.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 729.5 0.000256 2048 0.19 2850 65280 15.5326 8.87194 298.602 261.483 584.63 584.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 729.5 0.000256 2048 0.19 2850 64320 15.5732 8.84736 244.537 260.736 529.83 529.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 729.5 0.000256 2048 0.19 2850 65280 15.5235 8.8633 215.741 261.54 501.805 501.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 729.5 0.000256 2048 0.19 2850 65280 15.5814 8.88422 628.606 261.928 915.141 915.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 729.5 0.000256 2048 0.19 2850 65280 15.5736 8.87187 392.352 261.949 678.882 678.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 729.5 0.000256 2048 0.19 2850 64512 15.5034 8.824 316.05 260.046 600.56 600.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 729.5 0.000256 2048 0.19 2850 64512 15.4988 8.81606 270.329 260.435 555.216 555.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 729.5 0.000256 2048 0.19 2850 64960 15.5804 8.86157 571.364 261.241 857.178 857.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 729.5 0.000256 2048 0.19 2850 64512 15.4759 8.81328 363.593 260.038 648.064 648.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 729.5 0.000256 2048 0.19 2850 64512 15.5422 8.8641 299.251 260.343 584.137 584.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 729.5 0.000256 2048 0.19 2850 64512 15.4911 8.81869 268.561 260.482 553.485 553.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 729.5 0.000256 2048 0.19 2850 65024 15.5458 8.8591 564.57 261.249 850.362 850.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 729.5 0.000256 2048 0.19 2850 64512 15.5833 8.87405 366.542 261.668 652.806 652.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 729.5 0.000256 2048 0.19 2850 64512 15.5017 8.81872 307.331 260.461 592.249 592.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 729.5 0.000256 2048 0.19 2850 63488 15.46 8.79827 265.671 259.004 549.067 549.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 729.5 0.000256 2048 0.19 2850 65088 15.6044 8.8759 586.183 261.434 872.237 872.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 729.5 0.000256 2048 0.19 2850 64512 15.5138 8.82499 413.881 260.125 698.488 698.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 729.5 0.000256 2048 0.19 2850 63936 15.6074 8.83814 339.65 260.522 624.755 624.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 729.5 0.000256 2048 0.19 2850 64512 15.5033 8.82278 324.733 260.472 609.667 609.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 729.5 0.000256 2048 0.19 2850 60480 15.5894 8.6999 280.36 256.068 560.856 560.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 729.5 0.000256 2048 0.19 2850 65280 15.5297 8.85619 568.063 261.293 853.887 854.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 729.5 0.000256 2048 0.19 2850 65280 15.5366 8.89792 395.014 261.723 681.305 681.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 729.5 0.000256 2048 0.19 2850 63360 15.4518 8.89158 328.953 258.35 611.788 611.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 729.5 0.000256 2048 0.19 2850 64000 15.6658 8.89037 303.793 261.926 590.415 590.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 729.5 0.000256 2048 0.19 2850 64000 15.4244 8.79946 290.514 258.925 573.799 573.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 729.5 0.000256 2048 0.19 2880 65536 15.5218 8.88013 456.414 262.088 743.039 743.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 729.5 0.000256 2048 0.19 2880 65024 15.5461 8.8535 299.454 261.465 585.454 585.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 729.5 0.000256 2048 0.19 2880 65280 15.5714 8.86989 244.735 262.181 531.497 531.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 729.5 0.000256 2048 0.19 2880 64512 15.5875 8.85958 210.363 261.632 496.581 496.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 729.5 0.000256 2048 0.19 2880 65600 15.6079 8.90234 634.817 262.227 921.694 921.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 729.5 0.000256 2048 0.19 2880 65280 15.5279 8.85984 393.742 261.538 679.804 679.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 729.5 0.000256 2048 0.19 2880 64320 15.5725 8.84714 316.703 260.558 601.816 601.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 729.5 0.000256 2048 0.19 2880 65280 15.5238 8.87366 272.806 261.755 559.094 559.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 729.5 0.000256 2048 0.19 2880 65280 15.5812 8.88627 577.192 261.889 863.689 863.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 729.5 0.000256 2048 0.19 2880 65280 15.5831 8.86989 364.359 262.02 650.971 651.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 729.5 0.000256 2048 0.19 2880 64512 15.4977 8.82893 298.906 260.234 583.6 583.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 729.5 0.000256 2048 0.19 2880 64512 15.4883 8.81875 267.662 260.458 552.565 552.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 729.5 0.000256 2048 0.19 2880 63360 15.4473 8.7697 229.759 258.281 512.392 512.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 729.5 0.000256 2048 0.19 2880 64960 15.5852 8.85891 550.16 261.274 836.03 836.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 729.5 0.000256 2048 0.19 2880 64512 15.4689 8.83405 351.293 260.004 635.742 635.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 729.5 0.000256 2048 0.19 2880 64512 15.5435 8.85376 293.295 260.181 578.015 578.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 729.5 0.000256 2048 0.19 2880 64512 15.4794 8.84429 258.324 260.493 543.278 543.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 729.5 0.000256 2048 0.19 2880 62720 15.6259 8.83683 222.369 259.497 506.467 506.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 729.5 0.000256 2048 0.19 2880 65024 15.5402 8.84819 515.816 261.284 801.624 801.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 729.5 0.000256 2048 0.19 2880 64512 15.5963 8.8617 348.826 261.633 635.06 635.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 729.5 0.000256 2048 0.19 2880 64512 15.5017 8.81011 288.356 260.43 573.237 573.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 729.5 0.000256 2048 0.19 2880 63488 15.4727 8.81626 261.952 259.051 545.43 545.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 729.5 0.000256 2048 0.19 2880 64000 15.6641 8.87808 241.86 261.932 528.472 528.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 729.5 0.000256 2048 0.19 2880 65536 15.5277 8.90701 452.268 261.776 738.617 738.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 729.5 0.000256 2048 0.19 2880 65024 15.5385 8.86179 290.859 261.277 576.674 576.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 729.5 0.000256 2048 0.19 2880 65280 15.5613 8.88314 241.228 262.011 527.819 527.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 729.5 0.000256 2048 0.19 2880 64512 15.5841 8.86989 207.597 261.638 493.826 493.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 729.5 0.000256 2048 0.19 2880 65600 15.5994 8.90266 614.399 262.226 901.268 901.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 729.5 0.000256 2048 0.19 2880 65280 15.5261 8.87571 374.298 261.239 660.072 660.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 729.5 0.000256 2048 0.19 2880 64320 15.6064 8.87638 304.156 260.534 589.323 589.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 729.5 0.000256 2048 0.19 2880 65280 15.5138 8.91923 266.785 261.693 553.044 553.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 729.5 0.000256 2048 0.19 2880 64000 15.4458 8.78182 238.055 258.389 520.808 520.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 729.5 0.000256 2048 0.19 2880 65664 15.5325 8.88355 566.25 262.09 852.89 853.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 729.5 0.000256 2048 0.19 2880 65280 15.5651 8.90675 352.09 262.268 638.966 639.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 729.5 0.000256 2048 0.19 2880 64512 15.4816 8.83875 287.975 260.08 572.511 572.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 729.5 0.000256 2048 0.19 2880 64512 15.4867 8.81978 257.263 260.461 542.161 542.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 729.5 0.000256 2048 0.19 2880 63360 15.4564 8.82054 221.65 258.316 504.379 504.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 729.5 0.000256 2048 0.19 2880 65408 15.5235 8.85965 530.879 261.268 816.668 816.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 729.5 0.000256 2048 0.19 2880 64512 15.4778 8.82771 334.087 260.035 618.57 618.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 729.5 0.000256 2048 0.19 2880 64512 15.5506 8.83965 282.518 260.189 567.23 567.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 729.5 0.000256 2048 0.19 2880 64512 15.481 8.85488 249.4 260.511 534.384 534.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 729.5 0.000256 2048 0.19 2880 62720 15.6244 8.81427 214.762 259.44 498.781 498.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 729.5 0.000256 2048 0.19 2880 65024 15.544 8.8535 514.101 261.232 799.868 799.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 729.5 0.000256 2048 0.19 2880 64512 15.5844 8.8568 341.794 261.586 627.955 628.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 729.5 0.000256 2048 0.19 2880 64512 15.4999 8.82598 284.004 260.405 568.87 568.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 729.5 0.000256 2048 0.19 2880 63488 15.4817 8.78182 254.702 259.195 538.299 538.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 729.5 0.000256 2048 0.19 2880 64000 15.658 8.89085 236.552 262.147 523.387 523.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 729.5 0.000256 2048 0.19 2880 61440 15.4865 8.69718 212.761 256.827 493.906 494.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 729.5 0.000256 2048 0.19 2944 64768 15.6054 8.88122 455.741 261.801 742.171 742.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 729.5 0.000256 2048 0.19 2944 64768 15.5689 8.87405 511.915 261.848 798.344 798.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 729.5 0.000256 2048 0.19 2944 64512 15.5819 8.8576 330.803 261.245 616.622 616.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 729.5 0.000256 2048 0.19 2944 64512 15.6207 8.87805 272.57 261.954 559.161 559.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 729.5 0.000256 2048 0.19 2944 64512 15.5864 8.88221 242.84 261.414 528.858 528.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 729.5 0.000256 2048 0.19 2944 64000 15.6095 8.87302 222.153 261.718 508.49 508.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 729.5 0.000256 2048 0.19 2944 62976 15.5922 8.82688 203.53 260.436 488.525 488.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 729.5 0.000256 2048 0.19 2944 62720 15.624 8.85651 189.189 260.512 474.318 474.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 729.5 0.000256 2048 0.19 2944 63488 15.4644 8.79146 181.814 259.008 465.212 465.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 729.5 0.000256 2048 0.19 2880 64512 15.4853 8.84122 176.474 260.237 461.176 461.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 729.5 0.000256 2048 0.19 2880 64512 15.4866 8.82704 174.23 260.34 459.02 459.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 729.5 0.000256 2048 0.19 2850 62720 15.6231 8.82026 173.384 259.257 457.228 457.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 729.5 0.000256 2048 0.19 2880 62720 15.6256 8.84659 171.729 259.459 455.8 455.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 729.5 0.000256 2048 0.19 2848 65536 15.4868 8.85581 199.936 261.408 485.824 485.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 729.5 0.000256 2048 0.19 2848 61440 15.6468 8.78387 287.523 258.889 570.975 571.087
