<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p831" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_831{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_831{left:648px;bottom:1141px;letter-spacing:-0.13px;}
#t3_831{left:777px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t4_831{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_831{left:165px;bottom:1022px;letter-spacing:-0.15px;}
#t6_831{left:236px;bottom:1022px;letter-spacing:-0.12px;}
#t7_831{left:165px;bottom:998px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t8_831{left:103px;bottom:973px;letter-spacing:-0.16px;}
#t9_831{left:236px;bottom:973px;letter-spacing:-0.16px;}
#ta_831{left:251px;bottom:953px;letter-spacing:-0.11px;word-spacing:-0.38px;}
#tb_831{left:251px;bottom:936px;letter-spacing:-0.1px;}
#tc_831{left:251px;bottom:917px;letter-spacing:-0.12px;}
#td_831{left:372px;bottom:917px;}
#te_831{left:383px;bottom:917px;letter-spacing:-0.12px;}
#tf_831{left:521px;bottom:915px;}
#tg_831{left:535px;bottom:917px;letter-spacing:-0.11px;}
#th_831{left:165px;bottom:892px;letter-spacing:-0.16px;}
#ti_831{left:236px;bottom:892px;letter-spacing:-0.12px;}
#tj_831{left:236px;bottom:875px;letter-spacing:-0.12px;}
#tk_831{left:248px;bottom:859px;letter-spacing:-0.13px;}
#tl_831{left:248px;bottom:842px;letter-spacing:-0.12px;}
#tm_831{left:248px;bottom:825px;letter-spacing:-0.13px;}
#tn_831{left:248px;bottom:808px;letter-spacing:-0.11px;}
#to_831{left:236px;bottom:791px;letter-spacing:-0.11px;}
#tp_831{left:236px;bottom:774px;letter-spacing:-0.11px;}
#tq_831{left:236px;bottom:758px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tr_831{left:236px;bottom:736px;letter-spacing:-0.11px;}
#ts_831{left:236px;bottom:719px;letter-spacing:-0.11px;word-spacing:-0.05px;}
#tt_831{left:236px;bottom:703px;letter-spacing:-0.11px;}
#tu_831{left:165px;bottom:678px;letter-spacing:-0.16px;}
#tv_831{left:236px;bottom:678px;letter-spacing:-0.12px;}
#tw_831{left:165px;bottom:654px;letter-spacing:-0.16px;}
#tx_831{left:236px;bottom:654px;letter-spacing:-0.12px;}
#ty_831{left:165px;bottom:629px;letter-spacing:-0.15px;}
#tz_831{left:236px;bottom:629px;letter-spacing:-0.12px;}
#t10_831{left:165px;bottom:605px;letter-spacing:-0.12px;}
#t11_831{left:521px;bottom:605px;}
#t12_831{left:533px;bottom:605px;letter-spacing:-0.09px;}
#t13_831{left:103px;bottom:580px;letter-spacing:-0.15px;}
#t14_831{left:236px;bottom:580px;letter-spacing:-0.12px;}
#t15_831{left:236px;bottom:559px;letter-spacing:-0.15px;}
#t16_831{left:251px;bottom:539px;letter-spacing:-0.12px;}
#t17_831{left:165px;bottom:515px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t18_831{left:103px;bottom:490px;letter-spacing:-0.17px;}
#t19_831{left:236px;bottom:490px;letter-spacing:-0.15px;}
#t1a_831{left:251px;bottom:470px;letter-spacing:-0.11px;}
#t1b_831{left:165px;bottom:446px;letter-spacing:-0.15px;}
#t1c_831{left:236px;bottom:446px;letter-spacing:-0.12px;}
#t1d_831{left:236px;bottom:429px;letter-spacing:-0.11px;}
#t1e_831{left:236px;bottom:412px;letter-spacing:-0.12px;}
#t1f_831{left:236px;bottom:396px;letter-spacing:-0.11px;word-spacing:-0.64px;}
#t1g_831{left:236px;bottom:379px;letter-spacing:-0.12px;}
#t1h_831{left:236px;bottom:362px;letter-spacing:-0.11px;}
#t1i_831{left:165px;bottom:338px;letter-spacing:-0.15px;}
#t1j_831{left:236px;bottom:338px;letter-spacing:-0.11px;}
#t1k_831{left:236px;bottom:321px;letter-spacing:-0.11px;}
#t1l_831{left:236px;bottom:304px;letter-spacing:-0.11px;}
#t1m_831{left:236px;bottom:287px;letter-spacing:-0.11px;}
#t1n_831{left:236px;bottom:270px;letter-spacing:-0.11px;}
#t1o_831{left:236px;bottom:254px;letter-spacing:-0.12px;}
#t1p_831{left:165px;bottom:229px;letter-spacing:-0.16px;}
#t1q_831{left:236px;bottom:229px;letter-spacing:-0.11px;}
#t1r_831{left:236px;bottom:212px;letter-spacing:-0.13px;}
#t1s_831{left:236px;bottom:195px;letter-spacing:-0.11px;word-spacing:-0.27px;}
#t1t_831{left:236px;bottom:179px;letter-spacing:-0.12px;word-spacing:-0.08px;}
#t1u_831{left:236px;bottom:162px;letter-spacing:-0.12px;}
#t1v_831{left:236px;bottom:145px;letter-spacing:-0.12px;}
#t1w_831{left:236px;bottom:128px;letter-spacing:-0.12px;}
#t1x_831{left:248px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1y_831{left:324px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t1z_831{left:84px;bottom:1063px;letter-spacing:-0.11px;word-spacing:0.06px;}
#t20_831{left:98px;bottom:1046px;letter-spacing:-0.15px;}
#t21_831{left:375px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.06px;}

.s1_831{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_831{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_831{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_831{font-size:14px;font-family:NeoSansIntel-Italic_6wv4;color:#000;}
.s5_831{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_831{font-size:14px;font-family:NeoSansIntel-Italic_b6p;color:#000;}
.s7_831{font-size:18px;font-family:Symbol_b5z;color:#000;}
.s8_831{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s9_831{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts831" type="text/css" >

@font-face {
	font-family: NeoSansIntel-Italic_6wv4;
	src: url("fonts/NeoSansIntel-Italic_6wv4.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel-Italic_b6p;
	src: url("fonts/NeoSansIntel-Italic_b6p.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Symbol_b5z;
	src: url("fonts/Symbol_b5z.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg831Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg831" style="-webkit-user-select: none;"><object width="935" height="1210" data="831/831.svg" type="image/svg+xml" id="pdf831" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_831" class="t s1_831">CPUID—CPU Identification </span>
<span id="t2_831" class="t s2_831">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_831" class="t s1_831">Vol. 2A </span><span id="t4_831" class="t s1_831">3-235 </span>
<span id="t5_831" class="t s3_831">EDX </span><span id="t6_831" class="t s3_831">Reserved. </span>
<span id="t7_831" class="t s4_831">Native Model ID Enumeration Leaf (Initial EAX Value = 1AH, ECX = 0) </span>
<span id="t8_831" class="t s3_831">1AH </span><span id="t9_831" class="t s5_831">NOTES: </span>
<span id="ta_831" class="t s3_831">This leaf exists on all hybrid parts, however this leaf is not only available on hybrid parts. The following </span>
<span id="tb_831" class="t s3_831">algorithm is used for detection of this leaf: </span>
<span id="tc_831" class="t s3_831">If CPUID.0.MAXLEAF </span><span id="td_831" class="t s6_831">≥ </span><span id="te_831" class="t s3_831">1AH and CPUID.1A.EAX </span><span id="tf_831" class="t s7_831">≠ </span><span id="tg_831" class="t s3_831">0, then the leaf exists. </span>
<span id="th_831" class="t s3_831">EAX </span><span id="ti_831" class="t s3_831">Enumerates the native model ID and core type. </span>
<span id="tj_831" class="t s3_831">Bits 31-24: Core type* </span>
<span id="tk_831" class="t s3_831">10H: Reserved </span>
<span id="tl_831" class="t s3_831">20H: Intel Atom® </span>
<span id="tm_831" class="t s3_831">30H: Reserved </span>
<span id="tn_831" class="t s3_831">40H: Intel® Core™ </span>
<span id="to_831" class="t s3_831">Bits 23-00: Native model ID of the core. The core-type and native model ID can be used to uniquely </span>
<span id="tp_831" class="t s3_831">identify the microarchitecture of the core. This native model ID is not unique across core types, and not </span>
<span id="tq_831" class="t s3_831">related to the model ID reported in CPUID leaf 01H, and does not identify the SOC. </span>
<span id="tr_831" class="t s3_831">* The core type may only be used as an identification of the microarchitecture for this logical processor </span>
<span id="ts_831" class="t s3_831">and its numeric value has no significance, neither large nor small. This field neither implies nor expresses </span>
<span id="tt_831" class="t s3_831">any other attribute to this logical processor and software should not assume any. </span>
<span id="tu_831" class="t s3_831">EBX </span><span id="tv_831" class="t s3_831">Reserved. </span>
<span id="tw_831" class="t s3_831">ECX </span><span id="tx_831" class="t s3_831">Reserved. </span>
<span id="ty_831" class="t s3_831">EDX </span><span id="tz_831" class="t s3_831">Reserved. </span>
<span id="t10_831" class="t s4_831">PCONFIG Information Sub-leaf (Initial EAX Value = 1BH, ECX </span><span id="t11_831" class="t s6_831">≥ </span><span id="t12_831" class="t s4_831">0) </span>
<span id="t13_831" class="t s3_831">1BH </span><span id="t14_831" class="t s3_831">For details on this sub-leaf, see “INPUT EAX = 1BH: Returns PCONFIG Information” on page 3-252. </span>
<span id="t15_831" class="t s5_831">NOTE: </span>
<span id="t16_831" class="t s3_831">Leaf 1BH is supported if CPUID.(EAX=07H, ECX=0H):EDX[18] = 1. </span>
<span id="t17_831" class="t s4_831">Last Branch Records Information Leaf (Initial EAX Value = 1CH, ECX = 0) </span>
<span id="t18_831" class="t s3_831">1CH </span><span id="t19_831" class="t s5_831">NOTE: </span>
<span id="t1a_831" class="t s3_831">This leaf pertains to the architectural feature. </span>
<span id="t1b_831" class="t s3_831">EAX </span><span id="t1c_831" class="t s3_831">Bits 07-00: Supported LBR Depth Values. For each bit n set in this field, the IA32_LBR_DEPTH.DEPTH </span>
<span id="t1d_831" class="t s3_831">value 8*(n+1) is supported. </span>
<span id="t1e_831" class="t s3_831">Bits 29-08: Reserved. </span>
<span id="t1f_831" class="t s3_831">Bit 30: Deep C-state Reset. If set, indicates that LBRs may be cleared on an MWAIT that requests a C-state </span>
<span id="t1g_831" class="t s3_831">numerically greater than C1. </span>
<span id="t1h_831" class="t s3_831">Bit 31: IP Values Contain LIP. If set, LBR IP values contain LIP. If clear, IP values contain Effective IP. </span>
<span id="t1i_831" class="t s3_831">EBX </span><span id="t1j_831" class="t s3_831">Bit 00: CPL Filtering Supported. If set, the processor supports setting IA32_LBR_CTL[2:1] to non-zero </span>
<span id="t1k_831" class="t s3_831">value. </span>
<span id="t1l_831" class="t s3_831">Bit 01: Branch Filtering Supported. If set, the processor supports setting IA32_LBR_CTL[22:16] to non- </span>
<span id="t1m_831" class="t s3_831">zero value. </span>
<span id="t1n_831" class="t s3_831">Bit 02: Call-stack Mode Supported. If set, the processor supports setting IA32_LBR_CTL[3] to 1. </span>
<span id="t1o_831" class="t s3_831">Bits 31-03: Reserved. </span>
<span id="t1p_831" class="t s3_831">ECX </span><span id="t1q_831" class="t s3_831">Bit 00: Mispredict Bit Supported. IA32_LBR_x_INFO[63] holds indication of branch misprediction </span>
<span id="t1r_831" class="t s3_831">(MISPRED). </span>
<span id="t1s_831" class="t s3_831">Bit 01: Timed LBRs Supported. IA32_LBR_x_INFO[15:0] holds CPU cycles since last LBR entry (CYC_CNT), </span>
<span id="t1t_831" class="t s3_831">and IA32_LBR_x_INFO[60] holds an indication of whether the value held there is valid (CYC_CNT_VALID). </span>
<span id="t1u_831" class="t s3_831">Bit 02: Branch Type Field Supported. IA32_LBR_INFO_x[59:56] holds indication of the recorded </span>
<span id="t1v_831" class="t s3_831">operation's branch type (BR_TYPE). </span>
<span id="t1w_831" class="t s3_831">Bits 31-03: Reserved. </span>
<span id="t1x_831" class="t s8_831">Table 3-8. </span><span id="t1y_831" class="t s8_831">Information Returned by CPUID Instruction (Contd.) </span>
<span id="t1z_831" class="t s9_831">Initial EAX </span>
<span id="t20_831" class="t s9_831">Value </span><span id="t21_831" class="t s9_831">Information Provided about the Processor </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
