0.6
2019.2
Nov  6 2019
21:57:16
D:/GitHub/VBTech/VBTech/FIFO_2clock/FIFO_2clock.sim/sim_1/behav/xsim/glbl.v,1652156294,verilog,,,,glbl,,,,,,,,
D:/GitHub/VBTech/VBTech/FIFO_2clock/FIFO_2clock.srcs/sim_1/new/testbench.v,1653035887,verilog,,,,testbench,,,,,,,,
D:/GitHub/VBTech/VBTech/FIFO_2clock/FIFO_2clock.srcs/sources_1/new/bin_to_gray.v,1653036456,verilog,,D:/GitHub/VBTech/VBTech/FIFO_2clock/FIFO_2clock.srcs/sources_1/new/fifo.v,,bin_to_gray,,,,,,,,
D:/GitHub/VBTech/VBTech/FIFO_2clock/FIFO_2clock.srcs/sources_1/new/fifo.v,1653020684,verilog,,D:/GitHub/VBTech/VBTech/FIFO_2clock/FIFO_2clock.srcs/sources_1/new/gray_to_bin.v,,fifo,,,,,,,,
D:/GitHub/VBTech/VBTech/FIFO_2clock/FIFO_2clock.srcs/sources_1/new/gray_to_bin.v,1653036876,verilog,,D:/GitHub/VBTech/VBTech/FIFO_2clock/FIFO_2clock.srcs/sources_1/new/ram.v,,gray_to_bin,,,,,,,,
D:/GitHub/VBTech/VBTech/FIFO_2clock/FIFO_2clock.srcs/sources_1/new/ram.v,1653020375,verilog,,D:/GitHub/VBTech/VBTech/FIFO_2clock/FIFO_2clock.srcs/sources_1/new/status_signal.v,,ram,,,,,,,,
D:/GitHub/VBTech/VBTech/FIFO_2clock/FIFO_2clock.srcs/sources_1/new/status_signal.v,1653036139,verilog,,D:/GitHub/VBTech/VBTech/FIFO_2clock/FIFO_2clock.srcs/sources_1/new/sync.v,,status_signal,,,,,,,,
D:/GitHub/VBTech/VBTech/FIFO_2clock/FIFO_2clock.srcs/sources_1/new/sync.v,1653027784,verilog,,D:/GitHub/VBTech/VBTech/FIFO_2clock/FIFO_2clock.srcs/sim_1/new/testbench.v,,sync,,,,,,,,
