SpyGlass run started at 02:20:06 PM on Oct 07 2021

SpyGlass Library Compiler(R) - Version SpyGlass_vQ-2020.03-SP2-6
Synopsys TestMAX(TM)
Last compiled on Jun  3 2021

All Rights Reserved. Use, disclosure or duplication
without prior written permission of Synopsys Inc. is prohibited.
Technical support: email spyglass_support@synopsys.com.


Running SpyGlass 64-bit Executable: /eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/obj/check.Linux4
Loading Policy: spyglass (Version: SpyGlass_vQ-2020.03-SP2-06) from path: /eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/policies/spyglass
Loading Shared library libspyglassrules-Linux4.spyso from /eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/lib/libspyglassrules-Linux4.spyso 
Loading Shared library librmerules-Linux4.spyso from /eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/lib/librmerules-Linux4.spyso 
##build_id : Q-2020.03-SP2-6
##system   : Linux RDserver03 3.10.0-1160.el7.x86_64 #1 SMP Mon Oct 19 16:18:59 UTC 2020 x86_64
##cwd      : /home/users/team3_03/Desktop/design2021/spyglass
##lang     : Verilog+VHDL
##args     : -mSpyGlass::Compatibility::v2_7_3 \
             -nl \
             -lib WORK WORK \
             -wdir './spyglass-1/spyglass_cache/autogenerated_sglib/lc' \
             -cachedir './spyglass-1/spyglass_cache' \
             -gateslib '../lib/256x32_wirtemask_on_pico_mem/mem256x32_ss_0p90v_0p90v_m40c.lib' \
             -gateslib '../lib/512x32_code_mem/mem512x32_ss_0p90v_0p90v_m40c.lib' \
             -gateslib '../lib/512x64rf_coeff_mem/mem512x64_ss_0p90v_0p90v_m40c.lib' \
             -gateslib '../lib/spsram16384x16_16_writemask_on_main_mem/mem16384x16_ss_0p90v_0p90v_m40c.lib' \
             -quiet \
             -outsglib './spyglass-1/spyglass_cache/autogenerated_sglib/aggregate.sglib' \
             -gateslibdb '../lib/256x32_wirtemask_on_pico_mem/USERLIB_ss_0p90v_0p90v_m40c.db' \
             -gateslibdb '../lib/512x32_code_mem/USERLIB_ss_0p90v_0p90v_m40c.db' \
             -gateslibdb '../lib/512x64rf_coeff_mem/USERLIB_ss_0p90v_0p90v_m40c.db' \
             -gateslibdb '../lib/spsram16384x16_16_writemask_on_main_mem/USERLIB_ss_0p90v_0p90v_m40c.db' \
             --libcomp_mode \
             -enable_pass_exit_codes \
             -enable_gateslib_autocompile \
             -64bit 
##verbosity level   : 2
##exact cmdline arg : -mSpyGlass::Compatibility::v2_7_3 --libcomp_mode -enable_gateslib_autocompile -wdir './spyglass-1/spyglass_cache/autogenerated_sglib/lc' -outsglib './spyglass-1/spyglass_cache/autogenerated_sglib/aggregate.sglib' -cachedir './spyglass-1/spyglass_cache' -quiet -nl -64bit -enable_pass_exit_codes -f './spyglass-1/spyglass_cache/autogenerated_sglib/lib_sources.f'
##spyglass_run.csh begins :
;	cd /home/users/team3_03/Desktop/design2021/spyglass
;	setenv ATRENTA_LICENSE_FILE 27000@RDserver03
;	setenv SPYGLASS_LD_PRELOAD /eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/lib/libreplacemalloc.so /eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/lib/libsgjemalloc-Linux4.so
;	setenv SPYGLASS_DW_PATH /eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/dw_support
;	/eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/bin/spyglass  -mSpyGlass::Compatibility::v2_7_3 --libcomp_mode -enable_gateslib_autocompile -wdir './spyglass-1/spyglass_cache/autogenerated_sglib/lc' -outsglib './spyglass-1/spyglass_cache/autogenerated_sglib/aggregate.sglib' -cachedir './spyglass-1/spyglass_cache' -quiet -nl -64bit -enable_pass_exit_codes -f './spyglass-1/spyglass_cache/autogenerated_sglib/lib_sources.f'
##spyglass_run.csh ends
##files    :
##SGDEBUG [BENCHMARK_ABSOLUTE]: Analysis started: 1 sec, 1.10 sec, 207108 KB, 837408 KB
##SGDEBUG [BENCHMARK_INCR]: Analysis started: 1 sec, 1.10 sec, 207108 KB, 837408 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: Analysis finished: 1 sec, 1.11 sec, 274740 KB, 903312 KB
##SGDEBUG [BENCHMARK_INCR]: Analysis finished: 0 sec, 0.01 sec, 67632 KB, 65904 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: Elaboration started: 1 sec, 1.11 sec, 274740 KB, 903312 KB
##SGDEBUG [BENCHMARK_INCR]: Elaboration started: 0 sec, 0.00 sec, 0 KB, 0 KB
 Elaborating Top Verilog Design Unit 'internally_generated_spyglass_library_compiler_top_0' ..... done
##SGDEBUG [BENCHMARK_ABSOLUTE]: Elaboration finished: 1 sec, 1.12 sec, 347620 KB, 976040 KB
##SGDEBUG [BENCHMARK_INCR]: Elaboration finished: 0 sec, 0.00 sec, 72880 KB, 72728 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: RTL Semantic Checker started: 1 sec, 1.12 sec, 347620 KB, 976040 KB
##SGDEBUG [BENCHMARK_INCR]: RTL Semantic Checker started: 0 sec, 0.00 sec, 0 KB, 0 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: RTL Semantic Checker finished: 1 sec, 1.12 sec, 347628 KB, 976040 KB
##SGDEBUG [BENCHMARK_INCR]: RTL Semantic Checker finished: 0 sec, 0.00 sec, 8 KB, 0 KB

##SGDEBUG [BENCHMARK_DATA]: Number of RTL Design Units = 2
##SGDEBUG: RTL statistics for Verilog design units:
##SGDEBUG[BENCHMARK_DATA]: RTL Ports = 10 113 6
##SGDEBUG[BENCHMARK_DATA]: RTL Insts = 2
##SGDEBUG[BENCHMARK_DATA]: RTL Nets = 20 20 0
##SGDEBUG[BENCHMARK_DATA]: RTL Terms = 20 123 6

##SGDEBUG: NOTE: Following estimated data is applicable for structural designs only.
##SGDEBUG:     In case of RTL designs, this data may differ significantly from the actual figure.
##SGDEBUG[BENCHMARK_DATA]: Estimated Flat Insts = 2
##SGDEBUG[BENCHMARK_DATA]: Estimated Flat Nets = 20
##SGDEBUG[BENCHMARK_DATA]: Estimated Flat Terms = 123
##SGDEBUG[BENCHMARK_DATA]: Estimated Flat Paths = 1
##SGDEBUG [BENCHMARK_ABSOLUTE]: Synthesis started: 1 sec, 1.40 sec, 348340 KB, 976040 KB
##SGDEBUG [BENCHMARK_INCR]: Synthesis started: 0 sec, 0.28 sec, 712 KB, 0 KB
 Reading port Interface for .lib cell: mem256x32_sgLIB2RTL_ 
 Synthesizing module: internally_generated_spyglass_library_compiler_top_0 (elaborated name: internally_generated_spyglass_library_compiler_top_0) ... (Module 1 of total 1)  done 
     (Memory Used = -131392.0K(incr), 283420.0K(tot), Cpu Time = 0.00s(incr))
##SGDEBUG [BENCHMARK_ABSOLUTE]: Synthesis completed: 1 sec, 1.42 sec, 284052 KB, 1047864 KB
##SGDEBUG [BENCHMARK_INCR]: Synthesis completed: 0 sec, 0.02 sec, -64288 KB, 71824 KB
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Modules = 1
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Instances = 2
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Nets = 20
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Terminals = 129
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Instances per Module (max and avg) = 2, 2
##SGDEBUG [BENCHMARK_ABSOLUTE]: VS rule checking finished...: 1 sec, 1.43 sec, 284052 KB, 1047864 KB
##SGDEBUG [BENCHMARK_INCR]: VS rule checking finished...: 0 sec, 0.01 sec, 0 KB, 0 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: Elab View Deletion Finished: 1 sec, 1.43 sec, 218356 KB, 1047864 KB
##SGDEBUG [BENCHMARK_INCR]: Elab View Deletion Finished: 0 sec, 0.00 sec, -65696 KB, 0 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: After deleting RTL view: 1 sec, 1.43 sec, 151036 KB, 1047864 KB
##SGDEBUG [BENCHMARK_INCR]: After deleting RTL view: 0 sec, 0.00 sec, -67320 KB, 0 KB
##SGDEBUG [PEAK_VMSIZE_END_RULE]: 1049948 KB for entire run at 'End of sparse attrib dump' stage
##SGDEBUG [PEAK_SWAP_MEMORY_END_RULE]: 0 KB for entire run
##SGDEBUG [VMPEAK_MEMORY]: 1049948 KB for entire run
##SGDEBUG [PEAK_RSS_MEMORY]: 227648 KB for entire run
##SGDEBUG [BENCHMARK_ABSOLUTE]: Rule checking finished: 1 sec, 1.51 sec, 150156 KB, 1049948 KB
##SGDEBUG [BENCHMARK_INCR]: Rule checking finished: 0 sec, 0.07 sec, -880 KB, 2084 KB


=====================================================================================
							Rule Parameter Table
=====================================================================================

	PARAMETER-NAME                                     VALUE                DEFAULT VALUE
-------------------------------------------------------------------------------------
=====================================================================================



=====================================================================================
                               Rule Status Table

 RULE-NAME                      POLICY-NAME     ENABLED VIOL-CNT RULE-TYPE   ERROR-MSG         
=====================================================================================
 LIBERROR_313                   SpyGlass        Yes            3 SETUP          -               
-------------------------------------------------------------------------------------
Note: VSDU type of rules (as seen in the above table) are not run on
      unsynthesized modules reported by 'ErrorAnalyzeBBox/InfoAnalyzeBBox' messages
      (Please see messages starting with keyword 'UnsynthesizedDU')


---------------------------------------------------------------------------------------------
Results Summary:
---------------------------------------------------------------------------------------------
   Command-line read  :      0 error,      0 warning,      0 information message 
** Design Read        :      3 errors,     0 warning,      0 information message 
   Blackbox Resolution:      0 error,      0 warning,      0 information message 
   SGDC Checks        :      0 error,      0 warning,      0 information message 
   -------------------------------------------------------------------------------------
   Total              :      3 errors,     0 warning,      0 information message 

  NOTE: It is recommended to first fix/reconcile fatals/errors reported on
        lines starting with ** as subsequent issues might be related to it.
        Please re-run SpyGlass once ** prefixed lines are fatal/error clean.

---------------------------------------------------------------------------------------------


===============================================================================
 CELLNAME             Cell Interface View  Function View
===============================================================================
 mem256x32                 Yes              NO  [sequential memory cells not supported LIB: mem256x32_ss_0p90v_0p90v_m40c.lib 306]
===============================================================================

##status : SpyGlass Library Compilation Complete.

-------------------------------------------------------------------------
Library Compiler Summary Report:
-------------------------------------------------------------------------

        Total Cells Read (...6_ss_0p90v_0p90v_m40c.lib)          1
        Functional view imported from user-supplied HDL          0
        Functional view translated from .lib(s)                  0
        Functional view not created                              1

        Compiled Library Output is ./spyglass-1/spyglass_cache/autogenerated_sglib/aggregate.sglib

                List Of Cells without Functional View
                                mem256x32

-------------------------------------------------------------------------


SpyGlass Library Compilation Complete.
