<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xmlns:ext="http://exslt.org/common">
  <head>
    <title>PMICFILTR_EL0</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">PMICFILTR_EL0, Performance Monitors Instruction Counter Filter Register</h1><p>The PMICFILTR_EL0 characteristics are:</p><h2>Purpose</h2>
        <p>Configures the Instruction Counter.</p>
      <h2>Configuration</h2><p>External register PMICFILTR_EL0 bits [63:0] are architecturally mapped to AArch64 System register <a href="AArch64-pmicfiltr_el0.html">PMICFILTR_EL0[63:0]</a>.</p><p>This register is present only when FEAT_PMUv3_ICNTR is implemented. Otherwise, direct accesses to PMICFILTR_EL0 are <span class="arm-defined-word">RES0</span>.</p>
        <p>PMICFILTR_EL0 is in the Core power domain.</p>
      <h2>Attributes</h2>
        <p>PMICFILTR_EL0 is a 64-bit register.</p>
      <p>This  register is part of the <a href="pmu.html">PMU</a> block.</p><h2>Field descriptions</h2><table class="regdiagram" id="fieldset_0"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="5"><a href="#fieldset_0-63_59">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-58_58-1">SYNC</a></td><td class="lr" colspan="2"><a href="#fieldset_0-57_56-1">VS</a></td><td class="lr" colspan="24"><a href="#fieldset_0-55_32">RES0</a></td></tr><tr class="firstrow"><td class="lr" colspan="1"><a href="#fieldset_0-31_31">P</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_30">U</a></td><td class="lr" colspan="1"><a href="#fieldset_0-29_29-1">NSK</a></td><td class="lr" colspan="1"><a href="#fieldset_0-28_28-1">NSU</a></td><td class="lr" colspan="1"><a href="#fieldset_0-27_27-1">NSH</a></td><td class="lr" colspan="1"><a href="#fieldset_0-26_26-1">M</a></td><td class="lr" colspan="1"><a href="#fieldset_0-25_25">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-24_24-1">SH</a></td><td class="lr" colspan="1"><a href="#fieldset_0-23_23-1">T</a></td><td class="lr" colspan="1"><a href="#fieldset_0-22_22-1">RLK</a></td><td class="lr" colspan="1"><a href="#fieldset_0-21_21-1">RLU</a></td><td class="lr" colspan="1"><a href="#fieldset_0-20_20-1">RLH</a></td><td class="lr" colspan="4"><a href="#fieldset_0-19_16">RES0</a></td><td class="lr" colspan="16"><a href="#fieldset_0-15_0">evtCount</a></td></tr></tbody></table><h4 id="fieldset_0-63_59">Bits [63:59]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-58_58-1">SYNC, bit [58]<span class="condition"><br/>When FEAT_SEBEP is implemented:
                        </span></h4><div class="field">
      <p>Synchronous mode. Controls whether a PMU Profiling exception generated by the counter is synchronous or asynchronous.</p>
    <table class="valuetable"><tr><th>SYNC</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Asynchronous PMU Profiling exception is enabled.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Synchronous PMU Profiling exception is enabled.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Cold reset, when FEAT_PMUv3_EXTPMN is implemented, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li><li>On a Warm reset, when FEAT_PMUv3_EXTPMN is not implemented, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-58_58-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-57_56-1">VS, bits [57:56]<span class="condition"><br/>When FEAT_PMUv3_SME is implemented:
                        </span></h4><div class="field">
      <p>SVE mode filtering. Controls counting instructions in Streaming and Non-streaming SVE modes.</p>
    <table class="valuetable"><tr><th>VS</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td>
          <p>This mechanism has no effect on the filtering of instructions.</p>
        </td></tr><tr><td class="bitfield">0b01</td><td>
          <p>The PE does not count instructions in Streaming SVE mode.</p>
        </td></tr><tr><td class="bitfield">0b10</td><td>
          <p>The PE does not count instructions in Non-streaming SVE mode.</p>
        </td></tr></table>
      <p>All other values are reserved.</p>
    <p>The reset behavior of this field is:</p><ul><li>On a Cold reset, when FEAT_PMUv3_EXTPMN is implemented, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li><li>On a Warm reset, when FEAT_PMUv3_EXTPMN is not implemented, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-57_56-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-55_32">Bits [55:32]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-31_31">P, bit [31]</h4><div class="field">
      <p>EL1 filtering. Controls counting instructions in EL1.</p>
    <table class="valuetable"><tr><th>P</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>This mechanism has no effect on filtering of instructions.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>The PE does not count instructions in EL1.</p>
        </td></tr></table><p>If Secure and Non-secure states are implemented, then counting instructions in Non-secure EL1 is further controlled by PMICFILTR_EL0.NSK.</p>
<p>If <span class="xref">FEAT_RME</span> is implemented, then counting instructions in Realm EL1 is further controlled by PMICFILTR_EL0.RLK.</p>
<p>If EL3 is implemented, then counting instructions in EL3 is further controlled by PMICFILTR_EL0.M.</p><p>The reset behavior of this field is:</p><ul><li>On a Cold reset, when FEAT_PMUv3_EXTPMN is implemented, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li><li>On a Warm reset, when FEAT_PMUv3_EXTPMN is not implemented, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-30_30">U, bit [30]</h4><div class="field">
      <p>EL0 filtering. Controls counting instructions in EL0.</p>
    <table class="valuetable"><tr><th>U</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>This mechanism has no effect on filtering of instructions.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>The PE does not count instructions in EL0.</p>
        </td></tr></table><p>If Secure and Non-secure states are implemented, then counting instructions in Non-secure EL0 is further controlled by PMICFILTR_EL0.NSU.</p>
<p>If <span class="xref">FEAT_RME</span> is implemented, then counting instructions in Realm EL0 is further controlled by PMICFILTR_EL0.RLU.</p><p>The reset behavior of this field is:</p><ul><li>On a Cold reset, when FEAT_PMUv3_EXTPMN is implemented, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li><li>On a Warm reset, when FEAT_PMUv3_EXTPMN is not implemented, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-29_29-1">NSK, bit [29]<span class="condition"><br/>When EL3 is implemented:
                        </span></h4><div class="field">
      <p>Non-secure EL1 filtering. Controls counting instructions in Non-secure EL1. If PMICFILTR_EL0.NSK is not equal to PMICFILTR_EL0.P, then the PE does not count instructions in Non-secure EL1. Otherwise, this mechanism has no effect on filtering of instructions in Non-secure EL1.</p>
    <table class="valuetable"><tr><th>NSK</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>When PMICFILTR_EL0.P == 0, this mechanism has no effect on filtering of instructions.</p>
<p>When PMICFILTR_EL0.P == 1, the PE does not count instructions in Non-secure EL1.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>When PMICFILTR_EL0.P == 0, the PE does not count instructions in Non-secure EL1.</p>
<p>When PMICFILTR_EL0.P == 1, this mechanism has no effect on filtering of instructions.</p></td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Cold reset, when FEAT_PMUv3_EXTPMN is implemented, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li><li>On a Warm reset, when FEAT_PMUv3_EXTPMN is not implemented, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-29_29-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-28_28-1">NSU, bit [28]<span class="condition"><br/>When EL3 is implemented:
                        </span></h4><div class="field">
      <p>Non-secure EL0 filtering. Controls counting instructions in Non-secure EL0. If PMICFILTR_EL0.NSU is not equal to PMICFILTR_EL0.U, then the PE does not count instructions in Non-secure EL0. Otherwise, this mechanism has no effect on filtering of instructions in Non-secure EL0.</p>
    <table class="valuetable"><tr><th>NSU</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>When PMICFILTR_EL0.U == 0, this mechanism has no effect on filtering of instructions.</p>
<p>When PMICFILTR_EL0.U == 1, the PE does not count instructions in Non-secure EL0.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>When PMICFILTR_EL0.U == 0, the PE does not count instructions in Non-secure EL0.</p>
<p>When PMICFILTR_EL0.U == 1, this mechanism has no effect on filtering of instructions.</p></td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Cold reset, when FEAT_PMUv3_EXTPMN is implemented, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li><li>On a Warm reset, when FEAT_PMUv3_EXTPMN is not implemented, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-28_28-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-27_27-1">NSH, bit [27]<span class="condition"><br/>When EL2 is implemented:
                        </span></h4><div class="field">
      <p>EL2 filtering. Controls counting instructions in EL2.</p>
    <table class="valuetable"><tr><th>NSH</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>The PE does not count instructions in EL2.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>This mechanism has no effect on filtering of instructions.</p>
        </td></tr></table><p>If EL3 is implemented and <span class="xref">FEAT_SEL2</span> is implemented, then counting instructions in Secure EL2 is further controlled by PMICFILTR_EL0.SH.</p>
<p>If <span class="xref">FEAT_RME</span> is implemented, then counting instructions in Realm EL2 is further controlled by PMICFILTR_EL0.RLH.</p><p>The reset behavior of this field is:</p><ul><li>On a Cold reset, when FEAT_PMUv3_EXTPMN is implemented, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li><li>On a Warm reset, when FEAT_PMUv3_EXTPMN is not implemented, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-27_27-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-26_26-1">M, bit [26]<span class="condition"><br/>When EL3 is implemented:
                        </span></h4><div class="field">
      <p>EL3 filtering. Controls counting instructions in  EL3. If PMICFILTR_EL0.M is not equal to PMICFILTR_EL0.P, then the PE does not count instructions in  EL3. Otherwise, this mechanism has no effect on filtering of instructions in  EL3.</p>
    <table class="valuetable"><tr><th>M</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>When PMICFILTR_EL0.P == 0, this mechanism has no effect on filtering of instructions.</p>
<p>When PMICFILTR_EL0.P == 1, the PE does not count instructions in  EL3.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>When PMICFILTR_EL0.P == 0, the PE does not count instructions in  EL3.</p>
<p>When PMICFILTR_EL0.P == 1, this mechanism has no effect on filtering of instructions.</p></td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Cold reset, when FEAT_PMUv3_EXTPMN is implemented, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li><li>On a Warm reset, when FEAT_PMUv3_EXTPMN is not implemented, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-26_26-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-25_25">Bit [25]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-24_24-1">SH, bit [24]<span class="condition"><br/>When EL3 is implemented and FEAT_SEL2 is implemented:
                        </span></h4><div class="field">
      <p>Secure EL2 filtering. Controls counting instructions in Secure EL2. If PMICFILTR_EL0.SH is equal to PMICFILTR_EL0.NSH, then the PE does not count instructions in Secure EL2. Otherwise, this mechanism has no effect on filtering of instructions in Secure EL2.</p>
    <table class="valuetable"><tr><th>SH</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>When PMICFILTR_EL0.NSH == 0, the PE does not count instructions in Secure EL2.</p>
<p>When PMICFILTR_EL0.NSH == 1, this mechanism has no effect on filtering of instructions.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>When PMICFILTR_EL0.NSH == 0, this mechanism has no effect on filtering of instructions.</p>
<p>When PMICFILTR_EL0.NSH == 1, the PE does not count instructions in Secure EL2.</p></td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Cold reset, when FEAT_PMUv3_EXTPMN is implemented, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li><li>On a Warm reset, when FEAT_PMUv3_EXTPMN is not implemented, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul><p>When Secure EL2 is not implemented, access to this field is <span class="access_level">
          <span class="arm-defined-word">RES0</span>
        </span>.</p></div><h4 id="fieldset_0-24_24-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-23_23-1">T, bit [23]<span class="condition"><br/>When FEAT_TME is implemented:
                        </span></h4><div class="field">
      <p>Non-Transactional state filtering field. Controls counting of instructions in Non-transactional state.</p>
    <table class="valuetable"><tr><th>T</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>This field has no effect on the filtering of instructions.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Do not count Attributable instructions in Non-transactional state.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Cold reset, when FEAT_PMUv3_EXTPMN is implemented, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li><li>On a Warm reset, when FEAT_PMUv3_EXTPMN is not implemented, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-23_23-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-22_22-1">RLK, bit [22]<span class="condition"><br/>When FEAT_RME is implemented:
                        </span></h4><div class="field">
      <p>Realm EL1 filtering. Controls counting instructions in Realm EL1. If PMICFILTR_EL0.RLK is not equal to PMICFILTR_EL0.P, then the PE does not count instructions in Realm EL1. Otherwise, this mechanism has no effect on filtering of instructions in Realm EL1.</p>
    <table class="valuetable"><tr><th>RLK</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>When PMICFILTR_EL0.P == 0, this mechanism has no effect on filtering of instructions.</p>
<p>When PMICFILTR_EL0.P == 1, the PE does not count instructions in Realm EL1.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>When PMICFILTR_EL0.P == 0, the PE does not count instructions in Realm EL1.</p>
<p>When PMICFILTR_EL0.P == 1, this mechanism has no effect on filtering of instructions.</p></td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Cold reset, when FEAT_PMUv3_EXTPMN is implemented, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li><li>On a Warm reset, when FEAT_PMUv3_EXTPMN is not implemented, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-22_22-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-21_21-1">RLU, bit [21]<span class="condition"><br/>When FEAT_RME is implemented:
                        </span></h4><div class="field">
      <p>Realm EL0 filtering. Controls counting instructions in Realm EL0. If PMICFILTR_EL0.RLU is not equal to PMICFILTR_EL0.U, then the PE does not count instructions in Realm EL0. Otherwise, this mechanism has no effect on filtering of instructions in Realm EL0.</p>
    <table class="valuetable"><tr><th>RLU</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>When PMICFILTR_EL0.U == 0, this mechanism has no effect on filtering of instructions.</p>
<p>When PMICFILTR_EL0.U == 1, the PE does not count instructions in Realm EL0.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>When PMICFILTR_EL0.U == 0, the PE does not count instructions in Realm EL0.</p>
<p>When PMICFILTR_EL0.U == 1, this mechanism has no effect on filtering of instructions.</p></td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Cold reset, when FEAT_PMUv3_EXTPMN is implemented, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li><li>On a Warm reset, when FEAT_PMUv3_EXTPMN is not implemented, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-21_21-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-20_20-1">RLH, bit [20]<span class="condition"><br/>When FEAT_RME is implemented:
                        </span></h4><div class="field">
      <p>Realm EL2 filtering. Controls counting instructions in Realm EL2. If PMICFILTR_EL0.RLH is equal to PMICFILTR_EL0.NSH, then the PE does not count instructions in Realm EL2. Otherwise, this mechanism has no effect on filtering of instructions in Realm EL2.</p>
    <table class="valuetable"><tr><th>RLH</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>When PMICFILTR_EL0.NSH == 0, the PE does not count instructions in Realm EL2.</p>
<p>When PMICFILTR_EL0.NSH == 1, this mechanism has no effect on filtering of instructions.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>When PMICFILTR_EL0.NSH == 0, this mechanism has no effect on filtering of instructions.</p>
<p>When PMICFILTR_EL0.NSH == 1, the PE does not count instructions in Realm EL2.</p></td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Cold reset, when FEAT_PMUv3_EXTPMN is implemented, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li><li>On a Warm reset, when FEAT_PMUv3_EXTPMN is not implemented, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-20_20-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-19_16">Bits [19:16]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-15_0">evtCount, bits [15:0]</h4><div class="field">
      <p>Event to count.</p>
    
      <p>Reads as <span class="hexnumber">0x0008</span>.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><div class="access_mechanisms"><h2>Accessing PMICFILTR_EL0</h2><p>Accesses to this register use the following encodings:</p><div><h4 class="condition">
When FEAT_PMUv3_EXT32 is implemented
        </h4><p>[31:0] Accessible at offset <span class="hexnumber">0x480</span> from PMU</p></div><ul><li>When DoubleLockStatus(), or !IsCorePowered(), or !AllowExternalPMUAccess(addrdesc), accesses to this register generate an error response.
          </li><li>When (FEAT_PMUv3_EXTPMN is not implemented, or !IsMostSecureAccess(addrdesc), or PMCCR.OSLO == 0) and OSLockStatus(), accesses to this register generate an error response.
          </li><li>When SoftwareLockStatus(), accesses to this register are <span class="access_level">RO</span>.
          </li><li>Otherwise, accesses to this register are <span class="access_level">RW</span>.
          </li></ul><table class="access_instructions"><tr/><tr/></table><div><h4 class="condition">
When FEAT_PMUv3_EXT64 is implemented
        </h4><p>Accessible at offset <span class="hexnumber">0x500</span> from PMU</p></div><ul><li>When DoubleLockStatus(), or !IsCorePowered(), or !AllowExternalPMUAccess(addrdesc), accesses to this register generate an error response.
          </li><li>When (FEAT_PMUv3_EXTPMN is not implemented, or !IsMostSecureAccess(addrdesc), or PMCCR.OSLO == 0) and OSLockStatus(), accesses to this register generate an error response.
          </li><li>Otherwise, accesses to this register are <span class="access_level">RW</span>.
          </li></ul><table class="access_instructions"><tr/><tr/></table><div><h4 class="condition">
When FEAT_PMUv3_EXT32 is implemented
        </h4><p>[63:32] Accessible at offset <span class="hexnumber">0xA80</span> from PMU</p></div><ul><li>When DoubleLockStatus(), or !IsCorePowered(), or !AllowExternalPMUAccess(addrdesc), accesses to this register generate an error response.
          </li><li>When (FEAT_PMUv3_EXTPMN is not implemented, or !IsMostSecureAccess(addrdesc), or PMCCR.OSLO == 0) and OSLockStatus(), accesses to this register generate an error response.
          </li><li>When SoftwareLockStatus(), accesses to this register are <span class="access_level">RO</span>.
          </li><li>Otherwise, accesses to this register are <span class="access_level">RW</span>.
          </li></ul><table class="access_instructions"><tr/><tr/></table></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">2025-06-23 17:47:32, 2025-06_rel</p><p class="copyconf">Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
