ARM GAS  /tmp/ccqzAvxA.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 2
  13              		.file	"interface_uart.cpp"
  14              		.section	.rodata
  15              		.align	2
  16              	.LC0:
  17 0000 75617274 		.ascii	"uart_server_thread_def\000"
  17      5F736572 
  17      7665725F 
  17      74687265 
  17      61645F64 
  18              		.text
  19              	.Ltext0:
  20              		.cfi_sections	.debug_frame
  21              		.section	.rodata._ZL18CHANNEL_OFFSET_TAB,"a"
  22              		.align	2
  25              	_ZL18CHANNEL_OFFSET_TAB:
  26 0000 081C3044 		.ascii	"\010\0340DXl"
  26      586C
  27              		.section	.text.LL_DMA_EnableChannel,"ax",%progbits
  28              		.align	1
  29              		.arch armv7e-m
  30              		.syntax unified
  31              		.thumb
  32              		.thumb_func
  33              		.fpu fpv4-sp-d16
  35              	LL_DMA_EnableChannel:
  36              	.LFB193:
  37              		.file 1 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h"
   1:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
   2:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   ******************************************************************************
   3:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @file    stm32g4xx_ll_dma.h
   4:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @author  MCD Application Team
   5:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief   Header file of DMA LL module.
   6:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   ******************************************************************************
   7:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @attention
   8:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *
   9:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * Copyright (c) 2019 STMicroelectronics.
  10:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * All rights reserved.
  11:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *
  12:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * in the root directory of this software component.
  14:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *
  16:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   ******************************************************************************
  17:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
  18:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
ARM GAS  /tmp/ccqzAvxA.s 			page 2


  19:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  20:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #ifndef __STM32G4xx_LL_DMA_H
  21:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define __STM32G4xx_LL_DMA_H
  22:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
  23:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #ifdef __cplusplus
  24:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** extern "C" {
  25:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #endif
  26:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
  27:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /* Includes ------------------------------------------------------------------*/
  28:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #include "stm32g4xx.h"
  29:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #include "stm32g4xx_ll_dmamux.h"
  30:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
  31:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @addtogroup STM32G4xx_LL_Driver
  32:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
  33:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
  34:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
  35:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #if defined (DMA1) || defined (DMA2)
  36:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
  37:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL DMA
  38:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
  39:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
  40:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
  41:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /* Private types -------------------------------------------------------------*/
  42:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /* Private variables ---------------------------------------------------------*/
  43:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL_Private_Variables DMA Private Variables
  44:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
  45:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
  46:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /* Array used to get the DMA channel register offset versus channel index LL_DMA_CHANNEL_x */
  47:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** static const uint8_t CHANNEL_OFFSET_TAB[] =
  48:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
  49:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   (uint8_t)(DMA1_Channel1_BASE - DMA1_BASE),
  50:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   (uint8_t)(DMA1_Channel2_BASE - DMA1_BASE),
  51:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   (uint8_t)(DMA1_Channel3_BASE - DMA1_BASE),
  52:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   (uint8_t)(DMA1_Channel4_BASE - DMA1_BASE),
  53:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   (uint8_t)(DMA1_Channel5_BASE - DMA1_BASE),
  54:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   (uint8_t)(DMA1_Channel6_BASE - DMA1_BASE)
  55:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #if defined (DMA1_Channel7)
  56:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   ,
  57:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   (uint8_t)(DMA1_Channel7_BASE - DMA1_BASE)
  58:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #endif /* DMA1_Channel7 */
  59:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #if defined (DMA1_Channel8)
  60:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   ,
  61:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   (uint8_t)(DMA1_Channel8_BASE - DMA1_BASE)
  62:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #endif /* DMA1_Channel8 */
  63:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** };
  64:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
  65:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @}
  66:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
  67:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
  68:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /* Private constants ---------------------------------------------------------*/
  69:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL_Private_Constants DMA Private Constants
  70:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
  71:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
  72:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /* Define used to get CSELR register offset */
  73:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define DMA_CSELR_OFFSET                  (uint32_t)(DMA1_CSELR_BASE - DMA1_BASE)
  74:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
  75:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /* Defines used for the bit position in the register and perform offsets */
ARM GAS  /tmp/ccqzAvxA.s 			page 3


  76:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define DMA_POSITION_CSELR_CXS            POSITION_VAL(DMA_CSELR_C1S << ((Channel-1U)*4U))
  77:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
  78:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @}
  79:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
  80:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
  81:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /* Private macros ------------------------------------------------------------*/
  82:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #if defined(USE_FULL_LL_DRIVER)
  83:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL_Private_Macros DMA Private Macros
  84:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
  85:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
  86:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
  87:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @}
  88:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
  89:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #endif /*USE_FULL_LL_DRIVER*/
  90:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
  91:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /* Exported types ------------------------------------------------------------*/
  92:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #if defined(USE_FULL_LL_DRIVER)
  93:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL_ES_INIT DMA Exported Init structure
  94:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
  95:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
  96:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** typedef struct
  97:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
  98:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t PeriphOrM2MSrcAddress;  /*!< Specifies the peripheral base address for DMA transfer
  99:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         or as Source base address in case of memory to memory trans
 100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         This parameter must be a value between Min_Data = 0 and Max
 102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t MemoryOrM2MDstAddress;  /*!< Specifies the memory base address for DMA transfer
 104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         or as Destination base address in case of memory to memory 
 105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         This parameter must be a value between Min_Data = 0 and Max
 107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t Direction;              /*!< Specifies if the data will be transferred from memory to pe
 109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         from memory to memory or from peripheral to memory.
 110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_DIRECTION
 111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t Mode;                   /*!< Specifies the normal or circular operation mode.
 115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_MODE
 116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         @note: The circular buffer mode cannot be used if the memor
 117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                                data transfer direction is configured on the selecte
 118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t PeriphOrM2MSrcIncMode;  /*!< Specifies whether the Peripheral address or Source address 
 122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         is incremented or not.
 123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_PERIPH
 124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t MemoryOrM2MDstIncMode;  /*!< Specifies whether the Memory address or Destination address
 128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         is incremented or not.
 129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_MEMORY
 130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
ARM GAS  /tmp/ccqzAvxA.s 			page 4


 133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t PeriphOrM2MSrcDataSize; /*!< Specifies the Peripheral data size alignment or Source data
 134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         in case of memory to memory transfer direction.
 135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_PDATAALIGN
 136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t MemoryOrM2MDstDataSize; /*!< Specifies the Memory data size alignment or Destination dat
 140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         in case of memory to memory transfer direction.
 141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_MDATAALIGN
 142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t NbData;                 /*!< Specifies the number of data to transfer, in data unit.
 146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         The data unit is equal to the source buffer configuration s
 147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         or MemorySize parameters depending in the transfer directio
 148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         This parameter must be a value between Min_Data = 0 and Max
 149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t PeriphRequest;          /*!< Specifies the peripheral request.
 153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         This parameter can be a value of @ref DMAMUX_LL_EC_REQUEST
 154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t Priority;               /*!< Specifies the channel priority level.
 158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_PRIORITY
 159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** } LL_DMA_InitTypeDef;
 163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @}
 165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #endif /*USE_FULL_LL_DRIVER*/
 167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /* Exported constants --------------------------------------------------------*/
 169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL_Exported_Constants DMA Exported Constants
 170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
 171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_CLEAR_FLAG Clear Flags Defines
 173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief    Flags defines which can be used with LL_DMA_WriteReg function
 174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
 175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CGIF1                 DMA_IFCR_CGIF1        /*!< Channel 1 global flag         
 177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CTCIF1                DMA_IFCR_CTCIF1       /*!< Channel 1 transfer complete fl
 178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CHTIF1                DMA_IFCR_CHTIF1       /*!< Channel 1 half transfer flag  
 179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CTEIF1                DMA_IFCR_CTEIF1       /*!< Channel 1 transfer error flag 
 180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CGIF2                 DMA_IFCR_CGIF2        /*!< Channel 2 global flag         
 181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CTCIF2                DMA_IFCR_CTCIF2       /*!< Channel 2 transfer complete fl
 182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CHTIF2                DMA_IFCR_CHTIF2       /*!< Channel 2 half transfer flag  
 183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CTEIF2                DMA_IFCR_CTEIF2       /*!< Channel 2 transfer error flag 
 184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CGIF3                 DMA_IFCR_CGIF3        /*!< Channel 3 global flag         
 185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CTCIF3                DMA_IFCR_CTCIF3       /*!< Channel 3 transfer complete fl
 186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CHTIF3                DMA_IFCR_CHTIF3       /*!< Channel 3 half transfer flag  
 187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CTEIF3                DMA_IFCR_CTEIF3       /*!< Channel 3 transfer error flag 
 188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CGIF4                 DMA_IFCR_CGIF4        /*!< Channel 4 global flag         
 189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CTCIF4                DMA_IFCR_CTCIF4       /*!< Channel 4 transfer complete fl
ARM GAS  /tmp/ccqzAvxA.s 			page 5


 190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CHTIF4                DMA_IFCR_CHTIF4       /*!< Channel 4 half transfer flag  
 191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CTEIF4                DMA_IFCR_CTEIF4       /*!< Channel 4 transfer error flag 
 192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CGIF5                 DMA_IFCR_CGIF5        /*!< Channel 5 global flag         
 193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CTCIF5                DMA_IFCR_CTCIF5       /*!< Channel 5 transfer complete fl
 194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CHTIF5                DMA_IFCR_CHTIF5       /*!< Channel 5 half transfer flag  
 195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CTEIF5                DMA_IFCR_CTEIF5       /*!< Channel 5 transfer error flag 
 196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CGIF6                 DMA_IFCR_CGIF6        /*!< Channel 6 global flag         
 197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CTCIF6                DMA_IFCR_CTCIF6       /*!< Channel 6 transfer complete fl
 198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CHTIF6                DMA_IFCR_CHTIF6       /*!< Channel 6 half transfer flag  
 199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CTEIF6                DMA_IFCR_CTEIF6       /*!< Channel 6 transfer error flag 
 200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #if defined (DMA1_Channel7)
 201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CGIF7                 DMA_IFCR_CGIF7        /*!< Channel 7 global flag         
 202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CTCIF7                DMA_IFCR_CTCIF7       /*!< Channel 7 transfer complete fl
 203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CHTIF7                DMA_IFCR_CHTIF7       /*!< Channel 7 half transfer flag  
 204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CTEIF7                DMA_IFCR_CTEIF7       /*!< Channel 7 transfer error flag 
 205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #endif /* DMA1_Channel7 */
 206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #if defined (DMA1_Channel8)
 207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CGIF8                 DMA_IFCR_CGIF8        /*!< Channel 8 global flag         
 208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CTCIF8                DMA_IFCR_CTCIF8       /*!< Channel 8 transfer complete fl
 209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CHTIF8                DMA_IFCR_CHTIF8       /*!< Channel 8 half transfer flag  
 210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CTEIF8                DMA_IFCR_CTEIF8       /*!< Channel 8 transfer error flag 
 211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #endif /* DMA1_Channel8 */
 212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @}
 214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_GET_FLAG Get Flags Defines
 217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief    Flags defines which can be used with LL_DMA_ReadReg function
 218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
 219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_GIF1                   DMA_ISR_GIF1          /*!< Channel 1 global flag         
 221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_TCIF1                  DMA_ISR_TCIF1         /*!< Channel 1 transfer complete fl
 222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_HTIF1                  DMA_ISR_HTIF1         /*!< Channel 1 half transfer flag  
 223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_TEIF1                  DMA_ISR_TEIF1         /*!< Channel 1 transfer error flag 
 224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_GIF2                   DMA_ISR_GIF2          /*!< Channel 2 global flag         
 225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_TCIF2                  DMA_ISR_TCIF2         /*!< Channel 2 transfer complete fl
 226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_HTIF2                  DMA_ISR_HTIF2         /*!< Channel 2 half transfer flag  
 227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_TEIF2                  DMA_ISR_TEIF2         /*!< Channel 2 transfer error flag 
 228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_GIF3                   DMA_ISR_GIF3          /*!< Channel 3 global flag         
 229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_TCIF3                  DMA_ISR_TCIF3         /*!< Channel 3 transfer complete fl
 230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_HTIF3                  DMA_ISR_HTIF3         /*!< Channel 3 half transfer flag  
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_TEIF3                  DMA_ISR_TEIF3         /*!< Channel 3 transfer error flag 
 232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_GIF4                   DMA_ISR_GIF4          /*!< Channel 4 global flag         
 233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_TCIF4                  DMA_ISR_TCIF4         /*!< Channel 4 transfer complete fl
 234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_HTIF4                  DMA_ISR_HTIF4         /*!< Channel 4 half transfer flag  
 235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_TEIF4                  DMA_ISR_TEIF4         /*!< Channel 4 transfer error flag 
 236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_GIF5                   DMA_ISR_GIF5          /*!< Channel 5 global flag         
 237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_TCIF5                  DMA_ISR_TCIF5         /*!< Channel 5 transfer complete fl
 238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_HTIF5                  DMA_ISR_HTIF5         /*!< Channel 5 half transfer flag  
 239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_TEIF5                  DMA_ISR_TEIF5         /*!< Channel 5 transfer error flag 
 240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_GIF6                   DMA_ISR_GIF6          /*!< Channel 6 global flag         
 241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_TCIF6                  DMA_ISR_TCIF6         /*!< Channel 6 transfer complete fl
 242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_HTIF6                  DMA_ISR_HTIF6         /*!< Channel 6 half transfer flag  
 243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_TEIF6                  DMA_ISR_TEIF6         /*!< Channel 6 transfer error flag 
 244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #if defined (DMA1_Channel7)
 245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_GIF7                   DMA_ISR_GIF7          /*!< Channel 7 global flag         
 246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_TCIF7                  DMA_ISR_TCIF7         /*!< Channel 7 transfer complete fl
ARM GAS  /tmp/ccqzAvxA.s 			page 6


 247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_HTIF7                  DMA_ISR_HTIF7         /*!< Channel 7 half transfer flag  
 248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_TEIF7                  DMA_ISR_TEIF7         /*!< Channel 7 transfer error flag 
 249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #endif /* DMA1_Channel7 */
 250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #if defined (DMA1_Channel8)
 251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_GIF8                   DMA_ISR_GIF8          /*!< Channel 8 global flag         
 252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_TCIF8                  DMA_ISR_TCIF8         /*!< Channel 8 transfer complete fl
 253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_HTIF8                  DMA_ISR_HTIF8         /*!< Channel 8 half transfer flag  
 254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_TEIF8                  DMA_ISR_TEIF8         /*!< Channel 8 transfer error flag 
 255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #endif /* DMA1_Channel8 */
 256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @}
 258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_IT IT Defines
 261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief    IT defines which can be used with LL_DMA_ReadReg and  LL_DMA_WriteReg functions
 262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
 263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_CCR_TCIE                   DMA_CCR_TCIE          /*!< Transfer complete interrupt */
 265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_CCR_HTIE                   DMA_CCR_HTIE          /*!< Half Transfer interrupt     */
 266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_CCR_TEIE                   DMA_CCR_TEIE          /*!< Transfer error interrupt    */
 267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @}
 269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_CHANNEL CHANNEL
 272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
 273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_CHANNEL_1                  0x00000000U /*!< DMA Channel 1 */
 275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_CHANNEL_2                  0x00000001U /*!< DMA Channel 2 */
 276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_CHANNEL_3                  0x00000002U /*!< DMA Channel 3 */
 277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_CHANNEL_4                  0x00000003U /*!< DMA Channel 4 */
 278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_CHANNEL_5                  0x00000004U /*!< DMA Channel 5 */
 279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_CHANNEL_6                  0x00000005U /*!< DMA Channel 6 */
 280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #if defined (DMA1_Channel7)
 281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_CHANNEL_7                  0x00000006U /*!< DMA Channel 7 */
 282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #endif /* DMA1_Channel7 */
 283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #if defined (DMA1_Channel8)
 284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_CHANNEL_8                  0x00000007U /*!< DMA Channel 8 */
 285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #endif /* DMA1_Channel8 */
 286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #if defined(USE_FULL_LL_DRIVER)
 287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_CHANNEL_ALL                0xFFFF0000U /*!< DMA Channel all (used only for function 
 288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #endif /*USE_FULL_LL_DRIVER*/
 289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @}
 291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_DIRECTION Transfer Direction
 294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
 295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_DIRECTION_PERIPH_TO_MEMORY 0x00000000U             /*!< Peripheral to memory directi
 297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_DIRECTION_MEMORY_TO_PERIPH DMA_CCR_DIR             /*!< Memory to peripheral directi
 298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_DIRECTION_MEMORY_TO_MEMORY DMA_CCR_MEM2MEM         /*!< Memory to memory direction  
 299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @}
 301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_MODE Transfer mode
ARM GAS  /tmp/ccqzAvxA.s 			page 7


 304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
 305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_MODE_NORMAL                0x00000000U             /*!< Normal Mode                 
 307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_MODE_CIRCULAR              DMA_CCR_CIRC            /*!< Circular Mode               
 308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @}
 310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_PERIPH Peripheral increment mode
 313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
 314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_PERIPH_INCREMENT           DMA_CCR_PINC            /*!< Peripheral increment mode En
 316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_PERIPH_NOINCREMENT         0x00000000U             /*!< Peripheral increment mode Di
 317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @}
 319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_MEMORY Memory increment mode
 322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
 323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_MEMORY_INCREMENT           DMA_CCR_MINC            /*!< Memory increment mode Enable
 325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_MEMORY_NOINCREMENT         0x00000000U             /*!< Memory increment mode Disabl
 326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @}
 328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_PDATAALIGN Peripheral data alignment
 331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
 332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_PDATAALIGN_BYTE            0x00000000U             /*!< Peripheral data alignment : 
 334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_PDATAALIGN_HALFWORD        DMA_CCR_PSIZE_0         /*!< Peripheral data alignment : 
 335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_PDATAALIGN_WORD            DMA_CCR_PSIZE_1         /*!< Peripheral data alignment : 
 336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @}
 338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_MDATAALIGN Memory data alignment
 341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
 342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_MDATAALIGN_BYTE            0x00000000U             /*!< Memory data alignment : Byte
 344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_MDATAALIGN_HALFWORD        DMA_CCR_MSIZE_0         /*!< Memory data alignment : Half
 345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_MDATAALIGN_WORD            DMA_CCR_MSIZE_1         /*!< Memory data alignment : Word
 346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @}
 348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_PRIORITY Transfer Priority level
 351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
 352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_PRIORITY_LOW               0x00000000U             /*!< Priority level : Low       *
 354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_PRIORITY_MEDIUM            DMA_CCR_PL_0            /*!< Priority level : Medium    *
 355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_PRIORITY_HIGH              DMA_CCR_PL_1            /*!< Priority level : High      *
 356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_PRIORITY_VERYHIGH          DMA_CCR_PL              /*!< Priority level : Very_High *
 357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @}
 359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
ARM GAS  /tmp/ccqzAvxA.s 			page 8


 361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @}
 363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /* Exported macro ------------------------------------------------------------*/
 366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL_Exported_Macros DMA Exported Macros
 367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
 368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL_EM_WRITE_READ Common Write and read registers macros
 371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
 372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Write a value in DMA register
 375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  __INSTANCE__ DMA Instance
 376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  __REG__ Register to be written
 377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  __VALUE__ Value to be written in the register
 378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval None
 379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE
 381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Read a value in DMA register
 384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  __INSTANCE__ DMA Instance
 385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  __REG__ Register to be read
 386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval Register value
 387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
 389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @}
 391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL_EM_CONVERT_DMAxCHANNELy Convert DMAxChannely
 394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
 395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Convert DMAx_Channely into DMAx
 398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  __CHANNEL_INSTANCE__ DMAx_Channely
 399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval DMAx
 400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #if defined (DMA1_Channel8)
 402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define __LL_DMA_GET_INSTANCE(__CHANNEL_INSTANCE__)   \
 403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   (((uint32_t)(__CHANNEL_INSTANCE__) > ((uint32_t)DMA1_Channel8)) ?  DMA2 : DMA1)
 404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #else
 405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define __LL_DMA_GET_INSTANCE(__CHANNEL_INSTANCE__)   \
 406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   (((uint32_t)(__CHANNEL_INSTANCE__) > ((uint32_t)DMA1_Channel6)) ?  DMA2 : DMA1)
 407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #endif /* DMA1_Channel8 */
 408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Convert DMAx_Channely into LL_DMA_CHANNEL_y
 410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  __CHANNEL_INSTANCE__ DMAx_Channely
 411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval LL_DMA_CHANNEL_y
 412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #if defined (DMA1_Channel8)
 414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define __LL_DMA_GET_CHANNEL(__CHANNEL_INSTANCE__)   \
 415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   (((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel1)) ? LL_DMA_CHANNEL_1 : \
 416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel1)) ? LL_DMA_CHANNEL_1 : \
 417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel2)) ? LL_DMA_CHANNEL_2 : \
ARM GAS  /tmp/ccqzAvxA.s 			page 9


 418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel2)) ? LL_DMA_CHANNEL_2 : \
 419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel3)) ? LL_DMA_CHANNEL_3 : \
 420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel3)) ? LL_DMA_CHANNEL_3 : \
 421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel4)) ? LL_DMA_CHANNEL_4 : \
 422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel4)) ? LL_DMA_CHANNEL_4 : \
 423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel5)) ? LL_DMA_CHANNEL_5 : \
 424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel5)) ? LL_DMA_CHANNEL_5 : \
 425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel6)) ? LL_DMA_CHANNEL_6 : \
 426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel6)) ? LL_DMA_CHANNEL_6 : \
 427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel7)) ? LL_DMA_CHANNEL_7 : \
 428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel7)) ? LL_DMA_CHANNEL_7 : \
 429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    LL_DMA_CHANNEL_8)
 430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #else
 431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define __LL_DMA_GET_CHANNEL(__CHANNEL_INSTANCE__)   \
 432:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   (((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel1)) ? LL_DMA_CHANNEL_1 : \
 433:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel1)) ? LL_DMA_CHANNEL_1 : \
 434:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel2)) ? LL_DMA_CHANNEL_2 : \
 435:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel2)) ? LL_DMA_CHANNEL_2 : \
 436:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel3)) ? LL_DMA_CHANNEL_3 : \
 437:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel3)) ? LL_DMA_CHANNEL_3 : \
 438:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel4)) ? LL_DMA_CHANNEL_4 : \
 439:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel4)) ? LL_DMA_CHANNEL_4 : \
 440:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel5)) ? LL_DMA_CHANNEL_5 : \
 441:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel5)) ? LL_DMA_CHANNEL_5 : \
 442:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    LL_DMA_CHANNEL_6)
 443:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #endif /* DMA1_Channel8 */
 444:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 445:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 446:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Convert DMA Instance DMAx and LL_DMA_CHANNEL_y into DMAx_Channely
 447:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  __DMA_INSTANCE__ DMAx
 448:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  __CHANNEL__ LL_DMA_CHANNEL_y
 449:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval DMAx_Channely
 450:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 451:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #if defined (DMA1_Channel8)
 452:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define __LL_DMA_GET_CHANNEL_INSTANCE(__DMA_INSTANCE__, __CHANNEL__)   \
 453:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   ((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 454:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 455:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 456:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 457:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 458:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 459:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 460:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 461:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 462:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 463:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 464:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 465:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 466:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 467:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 468:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    DMA2_Channel8)
 469:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #else
 470:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define __LL_DMA_GET_CHANNEL_INSTANCE(__DMA_INSTANCE__, __CHANNEL__)   \
 471:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   ((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 472:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 473:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 474:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
ARM GAS  /tmp/ccqzAvxA.s 			page 10


 475:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 476:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 477:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 478:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 479:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 480:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 481:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 482:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    DMA2_Channel6)
 483:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #endif /* DMA1_Channel8 */
 484:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 485:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 486:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @}
 487:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 488:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 489:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 490:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @}
 491:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 492:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 493:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /* Exported functions --------------------------------------------------------*/
 494:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL_Exported_Functions DMA Exported Functions
 495:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
 496:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 497:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 498:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL_EF_Configuration Configuration
 499:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
 500:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 501:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 502:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Enable DMA channel.
 503:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CCR          EN            LL_DMA_EnableChannel
 504:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 505:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 506:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 507:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 508:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 509:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 510:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 511:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 512:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
 513:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
 514:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
 515:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval None
 516:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_EnableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
 518:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
  38              		.loc 1 518 1
  39              		.cfi_startproc
  40              		@ args = 0, pretend = 0, frame = 16
  41              		@ frame_needed = 1, uses_anonymous_args = 0
  42              		@ link register save eliminated.
  43 0000 80B4     		push	{r7}
  44              	.LCFI0:
  45              		.cfi_def_cfa_offset 4
  46              		.cfi_offset 7, -4
  47 0002 85B0     		sub	sp, sp, #20
  48              	.LCFI1:
  49              		.cfi_def_cfa_offset 24
  50 0004 00AF     		add	r7, sp, #0
ARM GAS  /tmp/ccqzAvxA.s 			page 11


  51              	.LCFI2:
  52              		.cfi_def_cfa_register 7
  53 0006 7860     		str	r0, [r7, #4]
  54 0008 3960     		str	r1, [r7]
 519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
  55              		.loc 1 519 12
  56 000a 7B68     		ldr	r3, [r7, #4]
  57 000c FB60     		str	r3, [r7, #12]
 520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, 
  58              		.loc 1 520 3
  59 000e 0C4A     		ldr	r2, .L2
  60 0010 3B68     		ldr	r3, [r7]
  61 0012 1344     		add	r3, r3, r2
  62 0014 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  63 0016 1A46     		mov	r2, r3
  64 0018 FB68     		ldr	r3, [r7, #12]
  65 001a 1344     		add	r3, r3, r2
  66 001c 1B68     		ldr	r3, [r3]
  67 001e 0849     		ldr	r1, .L2
  68 0020 3A68     		ldr	r2, [r7]
  69 0022 0A44     		add	r2, r2, r1
  70 0024 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
  71 0026 1146     		mov	r1, r2
  72 0028 FA68     		ldr	r2, [r7, #12]
  73 002a 0A44     		add	r2, r2, r1
  74 002c 43F00103 		orr	r3, r3, #1
  75 0030 1360     		str	r3, [r2]
 521:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
  76              		.loc 1 521 1
  77 0032 00BF     		nop
  78 0034 1437     		adds	r7, r7, #20
  79              	.LCFI3:
  80              		.cfi_def_cfa_offset 4
  81 0036 BD46     		mov	sp, r7
  82              	.LCFI4:
  83              		.cfi_def_cfa_register 13
  84              		@ sp needed
  85 0038 5DF8047B 		ldr	r7, [sp], #4
  86              	.LCFI5:
  87              		.cfi_restore 7
  88              		.cfi_def_cfa_offset 0
  89 003c 7047     		bx	lr
  90              	.L3:
  91 003e 00BF     		.align	2
  92              	.L2:
  93 0040 00000000 		.word	_ZL18CHANNEL_OFFSET_TAB
  94              		.cfi_endproc
  95              	.LFE193:
  97              		.section	.text.LL_DMA_DisableChannel,"ax",%progbits
  98              		.align	1
  99              		.syntax unified
 100              		.thumb
 101              		.thumb_func
 102              		.fpu fpv4-sp-d16
 104              	LL_DMA_DisableChannel:
 105              	.LFB194:
 522:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
ARM GAS  /tmp/ccqzAvxA.s 			page 12


 523:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 524:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Disable DMA channel.
 525:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CCR          EN            LL_DMA_DisableChannel
 526:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 527:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 528:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 529:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 530:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 531:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 532:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 533:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 534:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
 535:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
 536:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
 537:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval None
 538:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 539:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
 540:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 106              		.loc 1 540 1
 107              		.cfi_startproc
 108              		@ args = 0, pretend = 0, frame = 16
 109              		@ frame_needed = 1, uses_anonymous_args = 0
 110              		@ link register save eliminated.
 111 0000 80B4     		push	{r7}
 112              	.LCFI6:
 113              		.cfi_def_cfa_offset 4
 114              		.cfi_offset 7, -4
 115 0002 85B0     		sub	sp, sp, #20
 116              	.LCFI7:
 117              		.cfi_def_cfa_offset 24
 118 0004 00AF     		add	r7, sp, #0
 119              	.LCFI8:
 120              		.cfi_def_cfa_register 7
 121 0006 7860     		str	r0, [r7, #4]
 122 0008 3960     		str	r1, [r7]
 541:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 123              		.loc 1 541 12
 124 000a 7B68     		ldr	r3, [r7, #4]
 125 000c FB60     		str	r3, [r7, #12]
 542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR
 126              		.loc 1 542 3
 127 000e 0C4A     		ldr	r2, .L5
 128 0010 3B68     		ldr	r3, [r7]
 129 0012 1344     		add	r3, r3, r2
 130 0014 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 131 0016 1A46     		mov	r2, r3
 132 0018 FB68     		ldr	r3, [r7, #12]
 133 001a 1344     		add	r3, r3, r2
 134 001c 1B68     		ldr	r3, [r3]
 135 001e 0849     		ldr	r1, .L5
 136 0020 3A68     		ldr	r2, [r7]
 137 0022 0A44     		add	r2, r2, r1
 138 0024 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 139 0026 1146     		mov	r1, r2
 140 0028 FA68     		ldr	r2, [r7, #12]
 141 002a 0A44     		add	r2, r2, r1
 142 002c 23F00103 		bic	r3, r3, #1
ARM GAS  /tmp/ccqzAvxA.s 			page 13


 143 0030 1360     		str	r3, [r2]
 543:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 144              		.loc 1 543 1
 145 0032 00BF     		nop
 146 0034 1437     		adds	r7, r7, #20
 147              	.LCFI9:
 148              		.cfi_def_cfa_offset 4
 149 0036 BD46     		mov	sp, r7
 150              	.LCFI10:
 151              		.cfi_def_cfa_register 13
 152              		@ sp needed
 153 0038 5DF8047B 		ldr	r7, [sp], #4
 154              	.LCFI11:
 155              		.cfi_restore 7
 156              		.cfi_def_cfa_offset 0
 157 003c 7047     		bx	lr
 158              	.L6:
 159 003e 00BF     		.align	2
 160              	.L5:
 161 0040 00000000 		.word	_ZL18CHANNEL_OFFSET_TAB
 162              		.cfi_endproc
 163              	.LFE194:
 165              		.section	.text.LL_DMA_SetDataLength,"ax",%progbits
 166              		.align	1
 167              		.syntax unified
 168              		.thumb
 169              		.thumb_func
 170              		.fpu fpv4-sp-d16
 172              	LL_DMA_SetDataLength:
 173              	.LFB211:
 544:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 545:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 546:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Check if DMA channel is enabled or disabled.
 547:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CCR          EN            LL_DMA_IsEnabledChannel
 548:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 549:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 550:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 551:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 552:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 553:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 554:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 555:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 556:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
 557:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
 558:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
 559:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
 560:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 561:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsEnabledChannel(DMA_TypeDef *DMAx, uint32_t Channel)
 562:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 563:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 564:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   return ((READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]
 565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                     DMA_CCR_EN) == (DMA_CCR_EN)) ? 1UL : 0UL);
 566:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 568:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 569:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Configure all parameters link to DMA transfer.
 570:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CCR          DIR           LL_DMA_ConfigTransfer\n
ARM GAS  /tmp/ccqzAvxA.s 			page 14


 571:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         CCR          MEM2MEM       LL_DMA_ConfigTransfer\n
 572:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         CCR          CIRC          LL_DMA_ConfigTransfer\n
 573:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         CCR          PINC          LL_DMA_ConfigTransfer\n
 574:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         CCR          MINC          LL_DMA_ConfigTransfer\n
 575:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         CCR          PSIZE         LL_DMA_ConfigTransfer\n
 576:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         CCR          MSIZE         LL_DMA_ConfigTransfer\n
 577:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         CCR          PL            LL_DMA_ConfigTransfer
 578:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 579:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 581:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 582:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 583:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 584:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 585:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 586:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
 587:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
 588:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
 589:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Configuration This parameter must be a combination of all the following values:
 590:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY or @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH o
 591:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MODE_NORMAL or @ref LL_DMA_MODE_CIRCULAR
 592:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PERIPH_INCREMENT or @ref LL_DMA_PERIPH_NOINCREMENT
 593:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MEMORY_INCREMENT or @ref LL_DMA_MEMORY_NOINCREMENT
 594:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PDATAALIGN_BYTE or @ref LL_DMA_PDATAALIGN_HALFWORD or @ref LL_DMA_PDAT
 595:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MDATAALIGN_BYTE or @ref LL_DMA_MDATAALIGN_HALFWORD or @ref LL_DMA_MDAT
 596:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_LOW or @ref LL_DMA_PRIORITY_MEDIUM or @ref LL_DMA_PRIORITY_HI
 597:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval None
 598:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 599:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ConfigTransfer(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Configurat
 600:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 601:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 602:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CC
 603:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****              DMA_CCR_DIR | DMA_CCR_MEM2MEM | DMA_CCR_CIRC | DMA_CCR_PINC | DMA_CCR_MINC | DMA_CCR_P
 604:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****              Configuration);
 605:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 606:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 607:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 608:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Set Data transfer direction (read from peripheral or from memory).
 609:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CCR          DIR           LL_DMA_SetDataTransferDirection\n
 610:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         CCR          MEM2MEM       LL_DMA_SetDataTransferDirection
 611:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 612:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 613:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 614:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 615:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 616:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 618:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
 620:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
 621:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
 622:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Direction This parameter can be one of the following values:
 623:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY
 624:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
 625:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
 626:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval None
 627:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
ARM GAS  /tmp/ccqzAvxA.s 			page 15


 628:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t 
 629:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 630:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 631:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CC
 632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****              DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction);
 633:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 634:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 635:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 636:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Get Data transfer direction (read from peripheral or from memory).
 637:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CCR          DIR           LL_DMA_GetDataTransferDirection\n
 638:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         CCR          MEM2MEM       LL_DMA_GetDataTransferDirection
 639:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 640:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 641:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 642:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 643:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 644:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 646:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 647:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
 648:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
 649:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
 650:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
 651:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY
 652:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
 653:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
 654:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 655:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Channel)
 656:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 657:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 658:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])
 659:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                    DMA_CCR_DIR | DMA_CCR_MEM2MEM));
 660:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 661:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 662:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 663:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Set DMA mode circular or normal.
 664:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @note The circular buffer mode cannot be used if the memory-to-memory
 665:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * data transfer is configured on the selected Channel.
 666:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CCR          CIRC          LL_DMA_SetMode
 667:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 668:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 669:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 670:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 671:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 672:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 673:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 674:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 675:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
 676:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
 677:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
 678:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Mode This parameter can be one of the following values:
 679:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MODE_NORMAL
 680:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MODE_CIRCULAR
 681:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval None
 682:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 683:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Mode)
 684:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
ARM GAS  /tmp/ccqzAvxA.s 			page 16


 685:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 686:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CC
 687:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****              Mode);
 688:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 689:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 690:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 691:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Get DMA mode circular or normal.
 692:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CCR          CIRC          LL_DMA_GetMode
 693:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 694:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 695:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 696:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 697:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 698:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 699:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 700:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
 702:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
 703:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
 704:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
 705:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MODE_NORMAL
 706:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MODE_CIRCULAR
 707:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 708:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetMode(DMA_TypeDef *DMAx, uint32_t Channel)
 709:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 710:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 711:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])
 712:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                    DMA_CCR_CIRC));
 713:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 714:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 715:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 716:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Set Peripheral increment mode.
 717:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CCR          PINC          LL_DMA_SetPeriphIncMode
 718:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 719:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 720:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 721:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 722:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 723:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 724:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 725:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 726:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
 727:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
 728:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
 729:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  PeriphOrM2MSrcIncMode This parameter can be one of the following values:
 730:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PERIPH_INCREMENT
 731:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
 732:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval None
 733:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 734:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOr
 735:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 736:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 737:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CC
 738:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****              PeriphOrM2MSrcIncMode);
 739:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 740:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 741:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
ARM GAS  /tmp/ccqzAvxA.s 			page 17


 742:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Get Peripheral increment mode.
 743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CCR          PINC          LL_DMA_GetPeriphIncMode
 744:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 745:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 746:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 747:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 748:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 749:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 750:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 751:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 752:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
 753:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
 754:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
 755:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
 756:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PERIPH_INCREMENT
 757:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
 758:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 759:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Channel)
 760:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 761:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 762:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])
 763:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                    DMA_CCR_PINC));
 764:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 765:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 766:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 767:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Set Memory increment mode.
 768:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CCR          MINC          LL_DMA_SetMemoryIncMode
 769:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 770:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 771:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 772:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 773:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 775:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 777:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
 778:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
 779:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
 780:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  MemoryOrM2MDstIncMode This parameter can be one of the following values:
 781:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MEMORY_INCREMENT
 782:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
 783:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval None
 784:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 785:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOr
 786:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 787:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 788:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CC
 789:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****              MemoryOrM2MDstIncMode);
 790:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 791:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 792:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 793:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Get Memory increment mode.
 794:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CCR          MINC          LL_DMA_GetMemoryIncMode
 795:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 796:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 797:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 798:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
ARM GAS  /tmp/ccqzAvxA.s 			page 18


 799:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 800:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 801:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 802:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 803:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
 804:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
 805:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
 806:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
 807:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MEMORY_INCREMENT
 808:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
 809:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 810:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Channel)
 811:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 812:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])
 814:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                    DMA_CCR_MINC));
 815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 816:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 817:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 818:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Set Peripheral size.
 819:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CCR          PSIZE         LL_DMA_SetPeriphSize
 820:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 821:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 822:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 823:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 824:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 825:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 826:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 827:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 828:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
 829:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
 830:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
 831:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  PeriphOrM2MSrcDataSize This parameter can be one of the following values:
 832:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PDATAALIGN_BYTE
 833:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
 834:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PDATAALIGN_WORD
 835:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval None
 836:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 837:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetPeriphSize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2M
 838:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 839:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 840:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CC
 841:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****              PeriphOrM2MSrcDataSize);
 842:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 843:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 844:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 845:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Get Peripheral size.
 846:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CCR          PSIZE         LL_DMA_GetPeriphSize
 847:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 848:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 849:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 850:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 851:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 852:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 853:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 854:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 855:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
ARM GAS  /tmp/ccqzAvxA.s 			page 19


 856:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
 857:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
 858:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
 859:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PDATAALIGN_BYTE
 860:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
 861:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PDATAALIGN_WORD
 862:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 863:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetPeriphSize(DMA_TypeDef *DMAx, uint32_t Channel)
 864:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 865:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 866:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])
 867:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                    DMA_CCR_PSIZE));
 868:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 869:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 870:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 871:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Set Memory size.
 872:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CCR          MSIZE         LL_DMA_SetMemorySize
 873:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 874:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 875:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 876:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 877:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 878:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 879:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 880:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 881:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
 882:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
 883:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
 884:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  MemoryOrM2MDstDataSize This parameter can be one of the following values:
 885:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MDATAALIGN_BYTE
 886:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
 887:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MDATAALIGN_WORD
 888:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval None
 889:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 890:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetMemorySize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2M
 891:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 892:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 893:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CC
 894:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****              MemoryOrM2MDstDataSize);
 895:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 896:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 897:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 898:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Get Memory size.
 899:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CCR          MSIZE         LL_DMA_GetMemorySize
 900:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 901:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 902:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 903:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 904:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 905:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 906:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 907:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 908:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
 909:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
 910:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
 911:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
 912:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MDATAALIGN_BYTE
ARM GAS  /tmp/ccqzAvxA.s 			page 20


 913:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
 914:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MDATAALIGN_WORD
 915:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 916:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetMemorySize(DMA_TypeDef *DMAx, uint32_t Channel)
 917:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 918:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 919:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])
 920:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                    DMA_CCR_MSIZE));
 921:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 922:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 923:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 924:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Set Channel priority level.
 925:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CCR          PL            LL_DMA_SetChannelPriorityLevel
 926:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 927:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 928:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 929:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 930:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 931:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 932:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 933:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 934:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
 935:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
 936:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
 937:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Priority This parameter can be one of the following values:
 938:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_LOW
 939:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_MEDIUM
 940:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_HIGH
 941:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
 942:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval None
 943:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 944:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetChannelPriorityLevel(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t P
 945:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 946:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 947:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CC
 948:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****              Priority);
 949:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 950:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 951:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 952:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Get Channel priority level.
 953:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CCR          PL            LL_DMA_GetChannelPriorityLevel
 954:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 955:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 956:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 957:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 958:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 959:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 960:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 961:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 962:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
 963:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
 964:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
 965:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
 966:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_LOW
 967:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_MEDIUM
 968:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_HIGH
 969:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
ARM GAS  /tmp/ccqzAvxA.s 			page 21


 970:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 971:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetChannelPriorityLevel(DMA_TypeDef *DMAx, uint32_t Channel)
 972:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 973:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 974:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])
 975:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                    DMA_CCR_PL));
 976:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 977:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 978:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 979:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Set Number of data to transfer.
 980:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @note   This action has no effect if
 981:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         channel is enabled.
 982:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CNDTR        NDT           LL_DMA_SetDataLength
 983:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 984:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 985:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 986:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 987:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 988:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 989:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 990:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 991:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
 992:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
 993:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
 994:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  NbData Between Min_Data = 0 and Max_Data = 0x0000FFFF
 995:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval None
 996:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 997:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t NbData)
 998:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 174              		.loc 1 998 1
 175              		.cfi_startproc
 176              		@ args = 0, pretend = 0, frame = 24
 177              		@ frame_needed = 1, uses_anonymous_args = 0
 178              		@ link register save eliminated.
 179 0000 80B4     		push	{r7}
 180              	.LCFI12:
 181              		.cfi_def_cfa_offset 4
 182              		.cfi_offset 7, -4
 183 0002 87B0     		sub	sp, sp, #28
 184              	.LCFI13:
 185              		.cfi_def_cfa_offset 32
 186 0004 00AF     		add	r7, sp, #0
 187              	.LCFI14:
 188              		.cfi_def_cfa_register 7
 189 0006 F860     		str	r0, [r7, #12]
 190 0008 B960     		str	r1, [r7, #8]
 191 000a 7A60     		str	r2, [r7, #4]
 999:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 192              		.loc 1 999 12
 193 000c FB68     		ldr	r3, [r7, #12]
 194 000e 7B61     		str	r3, [r7, #20]
1000:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CN
 195              		.loc 1 1000 3
 196 0010 0D4A     		ldr	r2, .L8
 197 0012 BB68     		ldr	r3, [r7, #8]
 198 0014 1344     		add	r3, r3, r2
 199 0016 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
ARM GAS  /tmp/ccqzAvxA.s 			page 22


 200 0018 1A46     		mov	r2, r3
 201 001a 7B69     		ldr	r3, [r7, #20]
 202 001c 1344     		add	r3, r3, r2
 203 001e 5B68     		ldr	r3, [r3, #4]
 204 0020 1B0C     		lsrs	r3, r3, #16
 205 0022 1B04     		lsls	r3, r3, #16
 206 0024 0849     		ldr	r1, .L8
 207 0026 BA68     		ldr	r2, [r7, #8]
 208 0028 0A44     		add	r2, r2, r1
 209 002a 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 210 002c 1146     		mov	r1, r2
 211 002e 7A69     		ldr	r2, [r7, #20]
 212 0030 0A44     		add	r2, r2, r1
 213 0032 1146     		mov	r1, r2
 214 0034 7A68     		ldr	r2, [r7, #4]
 215 0036 1343     		orrs	r3, r3, r2
 216 0038 4B60     		str	r3, [r1, #4]
1001:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****              DMA_CNDTR_NDT, NbData);
1002:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 217              		.loc 1 1002 1
 218 003a 00BF     		nop
 219 003c 1C37     		adds	r7, r7, #28
 220              	.LCFI15:
 221              		.cfi_def_cfa_offset 4
 222 003e BD46     		mov	sp, r7
 223              	.LCFI16:
 224              		.cfi_def_cfa_register 13
 225              		@ sp needed
 226 0040 5DF8047B 		ldr	r7, [sp], #4
 227              	.LCFI17:
 228              		.cfi_restore 7
 229              		.cfi_def_cfa_offset 0
 230 0044 7047     		bx	lr
 231              	.L9:
 232 0046 00BF     		.align	2
 233              	.L8:
 234 0048 00000000 		.word	_ZL18CHANNEL_OFFSET_TAB
 235              		.cfi_endproc
 236              	.LFE211:
 238              		.section	.text.LL_DMA_SetMemoryAddress,"ax",%progbits
 239              		.align	1
 240              		.syntax unified
 241              		.thumb
 242              		.thumb_func
 243              		.fpu fpv4-sp-d16
 245              	LL_DMA_SetMemoryAddress:
 246              	.LFB214:
1003:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
1004:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
1005:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Get Number of data to transfer.
1006:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @note   Once the channel is enabled, the return value indicate the
1007:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         remaining bytes to be transmitted.
1008:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CNDTR        NDT           LL_DMA_GetDataLength
1009:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1010:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
1011:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
1012:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
ARM GAS  /tmp/ccqzAvxA.s 			page 23


1013:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
1014:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
1015:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
1016:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
1017:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
1018:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
1019:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
1020:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
1021:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
1022:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetDataLength(DMA_TypeDef *DMAx, uint32_t Channel)
1023:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
1024:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
1025:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])
1026:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                    DMA_CNDTR_NDT));
1027:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
1028:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
1029:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
1030:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Configure the Source and Destination addresses.
1031:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @note   This API must not be called when the DMA channel is enabled.
1032:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @note   Each IP using DMA provides an API to get directly the register address (LL_PPP_DMA_GetR
1033:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CPAR         PA            LL_DMA_ConfigAddresses\n
1034:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         CMAR         MA            LL_DMA_ConfigAddresses
1035:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1036:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
1037:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
1038:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
1039:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
1040:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
1041:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
1042:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
1043:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
1044:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
1045:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
1046:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  SrcAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
1047:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DstAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
1048:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Direction This parameter can be one of the following values:
1049:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY
1050:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
1051:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
1052:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval None
1053:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
1054:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ConfigAddresses(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t SrcAddres
1055:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                             uint32_t DstAddress, uint32_t Direction)
1056:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
1057:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
1058:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
1059:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   /* Direction Memory to Periph */
1060:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   if (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)
1061:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   {
1062:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****     WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->C
1063:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****     WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->C
1064:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   }
1065:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   /* Direction Periph to Memory and Memory to Memory */
1066:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   else
1067:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   {
1068:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****     WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->C
1069:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****     WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->C
ARM GAS  /tmp/ccqzAvxA.s 			page 24


1070:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   }
1071:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
1072:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
1073:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
1074:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Set the Memory address.
1075:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @note   Interface used for direction LL_DMA_DIRECTION_PERIPH_TO_MEMORY or LL_DMA_DIRECTION_MEMO
1076:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @note   This API must not be called when the DMA channel is enabled.
1077:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CMAR         MA            LL_DMA_SetMemoryAddress
1078:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1079:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
1080:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
1081:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
1082:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
1083:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
1084:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
1085:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
1086:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
1087:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
1088:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
1089:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  MemoryAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
1090:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval None
1091:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
1092:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetMemoryAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAd
1093:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 247              		.loc 1 1093 1
 248              		.cfi_startproc
 249              		@ args = 0, pretend = 0, frame = 24
 250              		@ frame_needed = 1, uses_anonymous_args = 0
 251              		@ link register save eliminated.
 252 0000 80B4     		push	{r7}
 253              	.LCFI18:
 254              		.cfi_def_cfa_offset 4
 255              		.cfi_offset 7, -4
 256 0002 87B0     		sub	sp, sp, #28
 257              	.LCFI19:
 258              		.cfi_def_cfa_offset 32
 259 0004 00AF     		add	r7, sp, #0
 260              	.LCFI20:
 261              		.cfi_def_cfa_register 7
 262 0006 F860     		str	r0, [r7, #12]
 263 0008 B960     		str	r1, [r7, #8]
 264 000a 7A60     		str	r2, [r7, #4]
1094:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 265              		.loc 1 1094 12
 266 000c FB68     		ldr	r3, [r7, #12]
 267 000e 7B61     		str	r3, [r7, #20]
1095:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMA
 268              		.loc 1 1095 3
 269 0010 074A     		ldr	r2, .L11
 270 0012 BB68     		ldr	r3, [r7, #8]
 271 0014 1344     		add	r3, r3, r2
 272 0016 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 273 0018 1A46     		mov	r2, r3
 274 001a 7B69     		ldr	r3, [r7, #20]
 275 001c 1344     		add	r3, r3, r2
 276 001e 1A46     		mov	r2, r3
 277 0020 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/ccqzAvxA.s 			page 25


 278 0022 D360     		str	r3, [r2, #12]
1096:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 279              		.loc 1 1096 1
 280 0024 00BF     		nop
 281 0026 1C37     		adds	r7, r7, #28
 282              	.LCFI21:
 283              		.cfi_def_cfa_offset 4
 284 0028 BD46     		mov	sp, r7
 285              	.LCFI22:
 286              		.cfi_def_cfa_register 13
 287              		@ sp needed
 288 002a 5DF8047B 		ldr	r7, [sp], #4
 289              	.LCFI23:
 290              		.cfi_restore 7
 291              		.cfi_def_cfa_offset 0
 292 002e 7047     		bx	lr
 293              	.L12:
 294              		.align	2
 295              	.L11:
 296 0030 00000000 		.word	_ZL18CHANNEL_OFFSET_TAB
 297              		.cfi_endproc
 298              	.LFE214:
 300              		.section	.rodata._ZL19USART_PRESCALER_TAB,"a"
 301              		.align	2
 304              	_ZL19USART_PRESCALER_TAB:
 305 0000 01000000 		.word	1
 306 0004 02000000 		.word	2
 307 0008 04000000 		.word	4
 308 000c 06000000 		.word	6
 309 0010 08000000 		.word	8
 310 0014 0A000000 		.word	10
 311 0018 0C000000 		.word	12
 312 001c 10000000 		.word	16
 313 0020 20000000 		.word	32
 314 0024 40000000 		.word	64
 315 0028 80000000 		.word	128
 316 002c 00010000 		.word	256
 317              		.section	.rodata._ZL16OFFSET_TAB_CCMRx,"a"
 318              		.align	2
 321              	_ZL16OFFSET_TAB_CCMRx:
 322 0000 00000000 		.ascii	"\000\000\000\000\004\004\004\00488"
 322      04040404 
 322      3838
 323              		.section	.rodata._ZL14SHIFT_TAB_OCxx,"a"
 324              		.align	2
 327              	_ZL14SHIFT_TAB_OCxx:
 328 0000 00000800 		.ascii	"\000\000\010\000\000\000\010\000\000\010"
 328      00000800 
 328      0008
 329              		.section	.rodata._ZL14SHIFT_TAB_ICxx,"a"
 330              		.align	2
 333              	_ZL14SHIFT_TAB_ICxx:
 334 0000 00000800 		.ascii	"\000\000\010\000\000\000\010\000\000\000"
 334      00000800 
 334      0000
 335              		.section	.rodata._ZL14SHIFT_TAB_CCxP,"a"
 336              		.align	2
ARM GAS  /tmp/ccqzAvxA.s 			page 26


 339              	_ZL14SHIFT_TAB_CCxP:
 340 0000 00020406 		.ascii	"\000\002\004\006\010\012\014\016\020\024"
 340      080A0C0E 
 340      1014
 341              		.section	.rodata._ZL14SHIFT_TAB_OISx,"a"
 342              		.align	2
 345              	_ZL14SHIFT_TAB_OISx:
 346 0000 00010203 		.ascii	"\000\001\002\003\004\005\006\007\010\012"
 346      04050607 
 346      080A
 347              		.section	.rodata._ZL12one_by_sqrt3,"a"
 348              		.align	2
 351              	_ZL12one_by_sqrt3:
 352 0000 3ACD133F 		.word	1058262330
 353              		.section	.rodata._ZL12two_by_sqrt3,"a"
 354              		.align	2
 357              	_ZL12two_by_sqrt3:
 358 0000 3ACD933F 		.word	1066650938
 359              		.section	.rodata._ZL10sqrt3_by_2,"a"
 360              		.align	2
 363              	_ZL10sqrt3_by_2:
 364 0000 D7B35D3F 		.word	1063105495
 365              		.section	.bss._ZL13dma_tx_buffer,"aw",%nobits
 366              		.align	2
 369              	_ZL13dma_tx_buffer:
 370 0000 00000000 		.space	64
 370      00000000 
 370      00000000 
 370      00000000 
 370      00000000 
 371              		.section	.bss._ZL6tx_len,"aw",%nobits
 374              	_ZL6tx_len:
 375 0000 00       		.space	1
 376              		.section	.bss._ZL13uart_recv_buf,"aw",%nobits
 377              		.align	2
 380              	_ZL13uart_recv_buf:
 381 0000 00000000 		.space	65
 381      00000000 
 381      00000000 
 381      00000000 
 381      00000000 
 382              		.global	uart_thread
 383              		.section	.bss.uart_thread,"aw",%nobits
 384              		.align	2
 387              	uart_thread:
 388 0000 00000000 		.space	4
 389              		.global	stack_size_uart_thread
 390              		.section	.rodata.stack_size_uart_thread,"a"
 391              		.align	2
 394              	stack_size_uart_thread:
 395 0000 00040000 		.word	1024
 396              		.section	.text.copy_data_to_uart_buffer,"ax",%progbits
 397              		.align	1
 398              		.global	copy_data_to_uart_buffer
 399              		.syntax unified
 400              		.thumb
 401              		.thumb_func
ARM GAS  /tmp/ccqzAvxA.s 			page 27


 402              		.fpu fpv4-sp-d16
 404              	copy_data_to_uart_buffer:
 405              	.LFB2873:
 406              		.file 2 "Src/interface_uart.cpp"
   1:Src/interface_uart.cpp **** 
   2:Src/interface_uart.cpp **** #include "interface_uart.h"
   3:Src/interface_uart.cpp **** #include "freertos_vars.h"
   4:Src/interface_uart.cpp **** #include "canopen.hpp"
   5:Src/interface_uart.cpp **** 
   6:Src/interface_uart.cpp **** #include "main.h"
   7:Src/interface_uart.cpp **** 
   8:Src/interface_uart.cpp **** #include "mc_config.h"
   9:Src/interface_uart.cpp **** #include "utils.hpp"
  10:Src/interface_uart.cpp **** 
  11:Src/interface_uart.cpp **** // DMA open loop continous circular buffer
  12:Src/interface_uart.cpp **** // 1ms delay periodic, chase DMA ptr around
  13:Src/interface_uart.cpp **** static uint8_t dma_tx_buffer[UART_RX_BUFFER_SIZE];
  14:Src/interface_uart.cpp **** static uint8_t tx_len = 0;
  15:Src/interface_uart.cpp **** 
  16:Src/interface_uart.cpp **** typedef struct
  17:Src/interface_uart.cpp **** {
  18:Src/interface_uart.cpp **** 	volatile uint8_t len;
  19:Src/interface_uart.cpp ****   unsigned char buf[UART_RX_BUFFER_SIZE];
  20:Src/interface_uart.cpp **** } uart_recv_buf_t;
  21:Src/interface_uart.cpp **** 
  22:Src/interface_uart.cpp **** static uart_recv_buf_t uart_recv_buf;
  23:Src/interface_uart.cpp **** 
  24:Src/interface_uart.cpp **** // FIXME: the stdlib doesn't know about CMSIS threads, so this is just a global variable
  25:Src/interface_uart.cpp **** // static thread_local uint32_t deadline_ms = 0;
  26:Src/interface_uart.cpp **** 
  27:Src/interface_uart.cpp **** osThreadId uart_thread;
  28:Src/interface_uart.cpp **** const uint32_t stack_size_uart_thread = 1024;  // Bytes
  29:Src/interface_uart.cpp **** 
  30:Src/interface_uart.cpp **** 
  31:Src/interface_uart.cpp **** 
  32:Src/interface_uart.cpp **** void copy_data_to_uart_buffer(const uint8_t *data, size_t length) {
 407              		.loc 2 32 67
 408              		.cfi_startproc
 409              		@ args = 0, pretend = 0, frame = 16
 410              		@ frame_needed = 1, uses_anonymous_args = 0
 411 0000 80B5     		push	{r7, lr}
 412              	.LCFI24:
 413              		.cfi_def_cfa_offset 8
 414              		.cfi_offset 7, -8
 415              		.cfi_offset 14, -4
 416 0002 84B0     		sub	sp, sp, #16
 417              	.LCFI25:
 418              		.cfi_def_cfa_offset 24
 419 0004 00AF     		add	r7, sp, #0
 420              	.LCFI26:
 421              		.cfi_def_cfa_register 7
 422 0006 7860     		str	r0, [r7, #4]
 423 0008 3960     		str	r1, [r7]
  33:Src/interface_uart.cpp ****     if (length > UART_RX_BUFFER_SIZE) {
 424              		.loc 2 33 5
 425 000a 3B68     		ldr	r3, [r7]
 426 000c 402B     		cmp	r3, #64
ARM GAS  /tmp/ccqzAvxA.s 			page 28


 427 000e 01D9     		bls	.L14
  34:Src/interface_uart.cpp ****         length = UART_RX_BUFFER_SIZE;  // Prevent buffer overflow
 428              		.loc 2 34 16
 429 0010 4023     		movs	r3, #64
 430 0012 3B60     		str	r3, [r7]
 431              	.L14:
 432              	.LBB2:
  35:Src/interface_uart.cpp ****     }
  36:Src/interface_uart.cpp ****     // Copy data to the circular buffer
  37:Src/interface_uart.cpp ****     for (size_t i = 0; i < length; i++) {
 433              		.loc 2 37 17
 434 0014 0023     		movs	r3, #0
 435 0016 FB60     		str	r3, [r7, #12]
 436              	.L16:
 437              		.loc 2 37 26 discriminator 3
 438 0018 FA68     		ldr	r2, [r7, #12]
 439 001a 3B68     		ldr	r3, [r7]
 440 001c 9A42     		cmp	r2, r3
 441 001e 0DD2     		bcs	.L15
  38:Src/interface_uart.cpp ****         uart_recv_buf.buf[i] = data[i];
 442              		.loc 2 38 38 discriminator 2
 443 0020 7A68     		ldr	r2, [r7, #4]
 444 0022 FB68     		ldr	r3, [r7, #12]
 445 0024 1344     		add	r3, r3, r2
 446 0026 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 447              		.loc 2 38 30 discriminator 2
 448 0028 0B4A     		ldr	r2, .L17
 449 002a FB68     		ldr	r3, [r7, #12]
 450 002c 1344     		add	r3, r3, r2
 451 002e 0133     		adds	r3, r3, #1
 452 0030 0A46     		mov	r2, r1
 453 0032 1A70     		strb	r2, [r3]
  37:Src/interface_uart.cpp ****         uart_recv_buf.buf[i] = data[i];
 454              		.loc 2 37 5 discriminator 2
 455 0034 FB68     		ldr	r3, [r7, #12]
 456 0036 0133     		adds	r3, r3, #1
 457 0038 FB60     		str	r3, [r7, #12]
 458 003a EDE7     		b	.L16
 459              	.L15:
 460              	.LBE2:
  39:Src/interface_uart.cpp ****     }
  40:Src/interface_uart.cpp ****     uart_recv_buf.len = length;
 461              		.loc 2 40 23
 462 003c 3B68     		ldr	r3, [r7]
 463 003e DAB2     		uxtb	r2, r3
 464 0040 054B     		ldr	r3, .L17
 465 0042 1A70     		strb	r2, [r3]
  41:Src/interface_uart.cpp ****     osSemaphoreRelease(sem_uart_dma);
 466              		.loc 2 41 23
 467 0044 054B     		ldr	r3, .L17+4
 468 0046 1B68     		ldr	r3, [r3]
 469 0048 1846     		mov	r0, r3
 470 004a FFF7FEFF 		bl	osSemaphoreRelease
  42:Src/interface_uart.cpp **** }
 471              		.loc 2 42 1
 472 004e 00BF     		nop
 473 0050 1037     		adds	r7, r7, #16
ARM GAS  /tmp/ccqzAvxA.s 			page 29


 474              	.LCFI27:
 475              		.cfi_def_cfa_offset 8
 476 0052 BD46     		mov	sp, r7
 477              	.LCFI28:
 478              		.cfi_def_cfa_register 13
 479              		@ sp needed
 480 0054 80BD     		pop	{r7, pc}
 481              	.L18:
 482 0056 00BF     		.align	2
 483              	.L17:
 484 0058 00000000 		.word	_ZL13uart_recv_buf
 485 005c 00000000 		.word	sem_uart_dma
 486              		.cfi_endproc
 487              	.LFE2873:
 489              		.section	.text._ZL18uart_server_threadPKv,"ax",%progbits
 490              		.align	1
 491              		.syntax unified
 492              		.thumb
 493              		.thumb_func
 494              		.fpu fpv4-sp-d16
 496              	_ZL18uart_server_threadPKv:
 497              	.LFB2874:
  43:Src/interface_uart.cpp **** 
  44:Src/interface_uart.cpp **** 
  45:Src/interface_uart.cpp **** int parse_uart_frame_(uart_recv_buf_t *rx_buf);
  46:Src/interface_uart.cpp **** 
  47:Src/interface_uart.cpp **** static void uart_server_thread(const void * ctx) {
 498              		.loc 2 47 50
 499              		.cfi_startproc
 500              		@ args = 0, pretend = 0, frame = 16
 501              		@ frame_needed = 1, uses_anonymous_args = 0
 502 0000 80B5     		push	{r7, lr}
 503              	.LCFI29:
 504              		.cfi_def_cfa_offset 8
 505              		.cfi_offset 7, -8
 506              		.cfi_offset 14, -4
 507 0002 84B0     		sub	sp, sp, #16
 508              	.LCFI30:
 509              		.cfi_def_cfa_offset 24
 510 0004 00AF     		add	r7, sp, #0
 511              	.LCFI31:
 512              		.cfi_def_cfa_register 7
 513 0006 7860     		str	r0, [r7, #4]
 514              	.L22:
 515              	.LBB3:
 516              	.LBB4:
 517              	.LBB5:
  48:Src/interface_uart.cpp ****     (void) ctx;
  49:Src/interface_uart.cpp **** 
  50:Src/interface_uart.cpp ****     for (;;) {
  51:Src/interface_uart.cpp ****         if (osSemaphoreWait(sem_uart_dma, osWaitForever) == osOK)
 518              		.loc 2 51 28
 519 0008 0C4B     		ldr	r3, .L23
 520 000a 1B68     		ldr	r3, [r3]
 521 000c 4FF0FF31 		mov	r1, #-1
 522 0010 1846     		mov	r0, r3
 523 0012 FFF7FEFF 		bl	osSemaphoreWait
ARM GAS  /tmp/ccqzAvxA.s 			page 30


 524 0016 0346     		mov	r3, r0
 525              		.loc 2 51 58
 526 0018 002B     		cmp	r3, #0
 527 001a 0CBF     		ite	eq
 528 001c 0123     		moveq	r3, #1
 529 001e 0023     		movne	r3, #0
 530 0020 DBB2     		uxtb	r3, r3
 531              		.loc 2 51 9
 532 0022 002B     		cmp	r3, #0
 533 0024 03D0     		beq	.L20
  52:Src/interface_uart.cpp ****         {
  53:Src/interface_uart.cpp **** 
  54:Src/interface_uart.cpp ****             parse_uart_frame_(&uart_recv_buf);
 534              		.loc 2 54 30
 535 0026 0648     		ldr	r0, .L23+4
 536 0028 FFF7FEFF 		bl	_Z17parse_uart_frame_P15uart_recv_buf_t
 537 002c ECE7     		b	.L22
 538              	.L20:
 539              	.LBB6:
  55:Src/interface_uart.cpp ****         }
  56:Src/interface_uart.cpp ****         else
  57:Src/interface_uart.cpp ****         {
  58:Src/interface_uart.cpp ****             int i =0;
 540              		.loc 2 58 17
 541 002e 0023     		movs	r3, #0
 542 0030 FB60     		str	r3, [r7, #12]
  59:Src/interface_uart.cpp ****             i++;
 543              		.loc 2 59 14
 544 0032 FB68     		ldr	r3, [r7, #12]
 545 0034 0133     		adds	r3, r3, #1
 546 0036 FB60     		str	r3, [r7, #12]
 547              	.LBE6:
 548              	.LBE5:
 549              	.LBE4:
  60:Src/interface_uart.cpp ****             // Timeout, do nothing
  61:Src/interface_uart.cpp ****         }
  62:Src/interface_uart.cpp **** 
  63:Src/interface_uart.cpp ****     };
 550              		.loc 2 63 5
 551 0038 E6E7     		b	.L22
 552              	.L24:
 553 003a 00BF     		.align	2
 554              	.L23:
 555 003c 00000000 		.word	sem_uart_dma
 556 0040 00000000 		.word	_ZL13uart_recv_buf
 557              	.LBE3:
 558              		.cfi_endproc
 559              	.LFE2874:
 561              		.section	.rodata
 562 0017 00       		.align	2
 563              	.LC2:
 564 0018 00000000 		.word	.LC0
 565 001c 00000000 		.word	_ZL18uart_server_threadPKv
 566 0020 0000     		.short	0
 567 0022 0000     		.space	2
 568 0024 00000000 		.word	0
 569 0028 00010000 		.word	256
ARM GAS  /tmp/ccqzAvxA.s 			page 31


 570              		.section	.text.start_uart_server,"ax",%progbits
 571              		.align	1
 572              		.global	start_uart_server
 573              		.syntax unified
 574              		.thumb
 575              		.thumb_func
 576              		.fpu fpv4-sp-d16
 578              	start_uart_server:
 579              	.LFB2875:
  64:Src/interface_uart.cpp **** }
  65:Src/interface_uart.cpp **** 
  66:Src/interface_uart.cpp **** 
  67:Src/interface_uart.cpp **** 
  68:Src/interface_uart.cpp **** 
  69:Src/interface_uart.cpp **** void start_uart_server() {
 580              		.loc 2 69 26
 581              		.cfi_startproc
 582              		@ args = 0, pretend = 0, frame = 24
 583              		@ frame_needed = 1, uses_anonymous_args = 0
 584 0000 B0B5     		push	{r4, r5, r7, lr}
 585              	.LCFI32:
 586              		.cfi_def_cfa_offset 16
 587              		.cfi_offset 4, -16
 588              		.cfi_offset 5, -12
 589              		.cfi_offset 7, -8
 590              		.cfi_offset 14, -4
 591 0002 86B0     		sub	sp, sp, #24
 592              	.LCFI33:
 593              		.cfi_def_cfa_offset 40
 594 0004 00AF     		add	r7, sp, #0
 595              	.LCFI34:
 596              		.cfi_def_cfa_register 7
  70:Src/interface_uart.cpp **** 
  71:Src/interface_uart.cpp ****     // Start UART communication thread
  72:Src/interface_uart.cpp ****     osThreadDef(uart_server_thread_def, uart_server_thread, osPriorityNormal, 0, stack_size_uart_th
 597              		.loc 2 72 5
 598 0006 094B     		ldr	r3, .L26
 599 0008 3C1D     		adds	r4, r7, #4
 600 000a 1D46     		mov	r5, r3
 601 000c 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 602 000e 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 603 0010 2B68     		ldr	r3, [r5]
 604 0012 2360     		str	r3, [r4]
  73:Src/interface_uart.cpp ****     uart_thread = osThreadCreate(osThread(uart_server_thread_def), NULL);
 605              		.loc 2 73 33
 606 0014 3B1D     		adds	r3, r7, #4
 607 0016 0021     		movs	r1, #0
 608 0018 1846     		mov	r0, r3
 609 001a FFF7FEFF 		bl	osThreadCreate
 610 001e 0346     		mov	r3, r0
 611              		.loc 2 73 17
 612 0020 034A     		ldr	r2, .L26+4
 613 0022 1360     		str	r3, [r2]
  74:Src/interface_uart.cpp **** }
 614              		.loc 2 74 1
 615 0024 00BF     		nop
 616 0026 1837     		adds	r7, r7, #24
ARM GAS  /tmp/ccqzAvxA.s 			page 32


 617              	.LCFI35:
 618              		.cfi_def_cfa_offset 16
 619 0028 BD46     		mov	sp, r7
 620              	.LCFI36:
 621              		.cfi_def_cfa_register 13
 622              		@ sp needed
 623 002a B0BD     		pop	{r4, r5, r7, pc}
 624              	.L27:
 625              		.align	2
 626              	.L26:
 627 002c 18000000 		.word	.LC2
 628 0030 00000000 		.word	uart_thread
 629              		.cfi_endproc
 630              	.LFE2875:
 632              		.section	.text._ZL8CheckSumPhh,"ax",%progbits
 633              		.align	1
 634              		.syntax unified
 635              		.thumb
 636              		.thumb_func
 637              		.fpu fpv4-sp-d16
 639              	_ZL8CheckSumPhh:
 640              	.LFB2876:
  75:Src/interface_uart.cpp **** 
  76:Src/interface_uart.cpp **** 
  77:Src/interface_uart.cpp **** static uint8_t CheckSum(uint8_t* pdata, uint8_t len)
  78:Src/interface_uart.cpp **** {
 641              		.loc 2 78 1
 642              		.cfi_startproc
 643              		@ args = 0, pretend = 0, frame = 16
 644              		@ frame_needed = 1, uses_anonymous_args = 0
 645              		@ link register save eliminated.
 646 0000 80B4     		push	{r7}
 647              	.LCFI37:
 648              		.cfi_def_cfa_offset 4
 649              		.cfi_offset 7, -4
 650 0002 85B0     		sub	sp, sp, #20
 651              	.LCFI38:
 652              		.cfi_def_cfa_offset 24
 653 0004 00AF     		add	r7, sp, #0
 654              	.LCFI39:
 655              		.cfi_def_cfa_register 7
 656 0006 7860     		str	r0, [r7, #4]
 657 0008 0B46     		mov	r3, r1
 658 000a FB70     		strb	r3, [r7, #3]
  79:Src/interface_uart.cpp **** 	uint8_t sum = 0;
 659              		.loc 2 79 10
 660 000c 0023     		movs	r3, #0
 661 000e FB73     		strb	r3, [r7, #15]
  80:Src/interface_uart.cpp **** 	uint8_t i;
  81:Src/interface_uart.cpp **** 	for(i=0; i<len; i++)
 662              		.loc 2 81 7
 663 0010 0023     		movs	r3, #0
 664 0012 BB73     		strb	r3, [r7, #14]
 665              	.L30:
 666              		.loc 2 81 12 discriminator 3
 667 0014 BA7B     		ldrb	r2, [r7, #14]	@ zero_extendqisi2
 668 0016 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
ARM GAS  /tmp/ccqzAvxA.s 			page 33


 669 0018 9A42     		cmp	r2, r3
 670 001a 0AD2     		bcs	.L29
  82:Src/interface_uart.cpp **** 		sum += pdata[i];
 671              		.loc 2 82 16 discriminator 2
 672 001c BB7B     		ldrb	r3, [r7, #14]	@ zero_extendqisi2
 673              		.loc 2 82 17 discriminator 2
 674 001e 7A68     		ldr	r2, [r7, #4]
 675 0020 1344     		add	r3, r3, r2
 676 0022 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 677              		.loc 2 82 7 discriminator 2
 678 0024 FB7B     		ldrb	r3, [r7, #15]
 679 0026 1344     		add	r3, r3, r2
 680 0028 FB73     		strb	r3, [r7, #15]
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 681              		.loc 2 81 2 discriminator 2
 682 002a BB7B     		ldrb	r3, [r7, #14]	@ zero_extendqisi2
 683 002c 0133     		adds	r3, r3, #1
 684 002e BB73     		strb	r3, [r7, #14]
 685 0030 F0E7     		b	.L30
 686              	.L29:
  83:Src/interface_uart.cpp **** 	return sum;
 687              		.loc 2 83 9
 688 0032 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
  84:Src/interface_uart.cpp **** }
 689              		.loc 2 84 1
 690 0034 1846     		mov	r0, r3
 691 0036 1437     		adds	r7, r7, #20
 692              	.LCFI40:
 693              		.cfi_def_cfa_offset 4
 694 0038 BD46     		mov	sp, r7
 695              	.LCFI41:
 696              		.cfi_def_cfa_register 13
 697              		@ sp needed
 698 003a 5DF8047B 		ldr	r7, [sp], #4
 699              	.LCFI42:
 700              		.cfi_restore 7
 701              		.cfi_def_cfa_offset 0
 702 003e 7047     		bx	lr
 703              		.cfi_endproc
 704              	.LFE2876:
 706              		.section	.text._Z15UART_PushFrame_hhhhPh,"ax",%progbits
 707              		.align	1
 708              		.global	_Z15UART_PushFrame_hhhhPh
 709              		.syntax unified
 710              		.thumb
 711              		.thumb_func
 712              		.fpu fpv4-sp-d16
 714              	_Z15UART_PushFrame_hhhhPh:
 715              	.LFB2877:
  85:Src/interface_uart.cpp **** 
  86:Src/interface_uart.cpp **** 
  87:Src/interface_uart.cpp **** void UART_PushFrame_(uint8_t DataLen,uint8_t Cmd, uint8_t Index, uint8_t Subindex ,uint8_t* pdata)
  88:Src/interface_uart.cpp **** {
 716              		.loc 2 88 1
 717              		.cfi_startproc
 718              		@ args = 4, pretend = 0, frame = 16
 719              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  /tmp/ccqzAvxA.s 			page 34


 720 0000 90B5     		push	{r4, r7, lr}
 721              	.LCFI43:
 722              		.cfi_def_cfa_offset 12
 723              		.cfi_offset 4, -12
 724              		.cfi_offset 7, -8
 725              		.cfi_offset 14, -4
 726 0002 85B0     		sub	sp, sp, #20
 727              	.LCFI44:
 728              		.cfi_def_cfa_offset 32
 729 0004 00AF     		add	r7, sp, #0
 730              	.LCFI45:
 731              		.cfi_def_cfa_register 7
 732 0006 0446     		mov	r4, r0
 733 0008 0846     		mov	r0, r1
 734 000a 1146     		mov	r1, r2
 735 000c 1A46     		mov	r2, r3
 736 000e 2346     		mov	r3, r4
 737 0010 FB71     		strb	r3, [r7, #7]
 738 0012 0346     		mov	r3, r0
 739 0014 BB71     		strb	r3, [r7, #6]
 740 0016 0B46     		mov	r3, r1
 741 0018 7B71     		strb	r3, [r7, #5]
 742 001a 1346     		mov	r3, r2
 743 001c 3B71     		strb	r3, [r7, #4]
  89:Src/interface_uart.cpp **** 	uint8_t i;
  90:Src/interface_uart.cpp **** 	uint8_t pos = 0;
 744              		.loc 2 90 10
 745 001e 0023     		movs	r3, #0
 746 0020 BB73     		strb	r3, [r7, #14]
  91:Src/interface_uart.cpp **** 
  92:Src/interface_uart.cpp ****     if (DataLen + 9 > UART_TX_BUFFER_SIZE) {  // 9 = frame overhead
 747              		.loc 2 92 5
 748 0022 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 749 0024 372B     		cmp	r3, #55
 750 0026 71D8     		bhi	.L37
  93:Src/interface_uart.cpp ****         return;  // Buffer overflow protection
  94:Src/interface_uart.cpp ****     }
  95:Src/interface_uart.cpp **** 
  96:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = 0xAA;				      // ֡ͷ
 751              		.loc 2 96 19
 752 0028 BB7B     		ldrb	r3, [r7, #14]	@ zero_extendqisi2
 753 002a 5A1C     		adds	r2, r3, #1
 754 002c BA73     		strb	r2, [r7, #14]
 755 002e 1A46     		mov	r2, r3
 756              		.loc 2 96 23
 757 0030 384B     		ldr	r3, .L38
 758 0032 AA21     		movs	r1, #170
 759 0034 9954     		strb	r1, [r3, r2]
  97:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = 0x55;				      // ֡ͷ	
 760              		.loc 2 97 19
 761 0036 BB7B     		ldrb	r3, [r7, #14]	@ zero_extendqisi2
 762 0038 5A1C     		adds	r2, r3, #1
 763 003a BA73     		strb	r2, [r7, #14]
 764 003c 1A46     		mov	r2, r3
 765              		.loc 2 97 23
 766 003e 354B     		ldr	r3, .L38
 767 0040 5521     		movs	r1, #85
ARM GAS  /tmp/ccqzAvxA.s 			page 35


 768 0042 9954     		strb	r1, [r3, r2]
  98:Src/interface_uart.cpp **** 
  99:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = DataLen+5;		      // ���ݳ���
 769              		.loc 2 99 32
 770 0044 FB79     		ldrb	r3, [r7, #7]
 771 0046 0533     		adds	r3, r3, #5
 772 0048 D9B2     		uxtb	r1, r3
 773              		.loc 2 99 19
 774 004a BB7B     		ldrb	r3, [r7, #14]	@ zero_extendqisi2
 775 004c 5A1C     		adds	r2, r3, #1
 776 004e BA73     		strb	r2, [r7, #14]
 777 0050 1A46     		mov	r2, r3
 778              		.loc 2 99 23
 779 0052 304B     		ldr	r3, .L38
 780 0054 9954     		strb	r1, [r3, r2]
 100:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = 0x01;	// ID
 781              		.loc 2 100 19
 782 0056 BB7B     		ldrb	r3, [r7, #14]	@ zero_extendqisi2
 783 0058 5A1C     		adds	r2, r3, #1
 784 005a BA73     		strb	r2, [r7, #14]
 785 005c 1A46     		mov	r2, r3
 786              		.loc 2 100 23
 787 005e 2D4B     		ldr	r3, .L38
 788 0060 0121     		movs	r1, #1
 789 0062 9954     		strb	r1, [r3, r2]
 101:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = Cmd;
 790              		.loc 2 101 23
 791 0064 B979     		ldrb	r1, [r7, #6]	@ zero_extendqisi2
 792              		.loc 2 101 19
 793 0066 BB7B     		ldrb	r3, [r7, #14]	@ zero_extendqisi2
 794 0068 5A1C     		adds	r2, r3, #1
 795 006a BA73     		strb	r2, [r7, #14]
 796 006c 1A46     		mov	r2, r3
 797              		.loc 2 101 23
 798 006e 294B     		ldr	r3, .L38
 799 0070 9954     		strb	r1, [r3, r2]
 102:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = Index&0xff;
 800              		.loc 2 102 23
 801 0072 7979     		ldrb	r1, [r7, #5]	@ zero_extendqisi2
 802              		.loc 2 102 19
 803 0074 BB7B     		ldrb	r3, [r7, #14]	@ zero_extendqisi2
 804 0076 5A1C     		adds	r2, r3, #1
 805 0078 BA73     		strb	r2, [r7, #14]
 806 007a 1A46     		mov	r2, r3
 807              		.loc 2 102 23
 808 007c 254B     		ldr	r3, .L38
 809 007e 9954     		strb	r1, [r3, r2]
 103:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = (Index>>8)&0xff;
 810              		.loc 2 103 19
 811 0080 BB7B     		ldrb	r3, [r7, #14]	@ zero_extendqisi2
 812 0082 5A1C     		adds	r2, r3, #1
 813 0084 BA73     		strb	r2, [r7, #14]
 814 0086 1A46     		mov	r2, r3
 815              		.loc 2 103 23
 816 0088 224B     		ldr	r3, .L38
 817 008a 0021     		movs	r1, #0
 818 008c 9954     		strb	r1, [r3, r2]
ARM GAS  /tmp/ccqzAvxA.s 			page 36


 104:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = (Subindex)&0xff;
 819              		.loc 2 104 23
 820 008e 3979     		ldrb	r1, [r7, #4]	@ zero_extendqisi2
 821              		.loc 2 104 19
 822 0090 BB7B     		ldrb	r3, [r7, #14]	@ zero_extendqisi2
 823 0092 5A1C     		adds	r2, r3, #1
 824 0094 BA73     		strb	r2, [r7, #14]
 825 0096 1A46     		mov	r2, r3
 826              		.loc 2 104 23
 827 0098 1E4B     		ldr	r3, .L38
 828 009a 9954     		strb	r1, [r3, r2]
 105:Src/interface_uart.cpp **** 	for (i=0; i<DataLen; i++)
 829              		.loc 2 105 8
 830 009c 0023     		movs	r3, #0
 831 009e FB73     		strb	r3, [r7, #15]
 832              	.L36:
 833              		.loc 2 105 13 discriminator 3
 834 00a0 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 835 00a2 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 836 00a4 9A42     		cmp	r2, r3
 837 00a6 0DD2     		bcs	.L35
 106:Src/interface_uart.cpp **** 	{
 107:Src/interface_uart.cpp **** 		dma_tx_buffer[pos++] = pdata[i];
 838              		.loc 2 107 32 discriminator 2
 839 00a8 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 840              		.loc 2 107 33 discriminator 2
 841 00aa 3A6A     		ldr	r2, [r7, #32]
 842 00ac 1344     		add	r3, r3, r2
 843 00ae 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 844              		.loc 2 107 20 discriminator 2
 845 00b0 BB7B     		ldrb	r3, [r7, #14]	@ zero_extendqisi2
 846 00b2 5A1C     		adds	r2, r3, #1
 847 00b4 BA73     		strb	r2, [r7, #14]
 848 00b6 1A46     		mov	r2, r3
 849              		.loc 2 107 24 discriminator 2
 850 00b8 164B     		ldr	r3, .L38
 851 00ba 9954     		strb	r1, [r3, r2]
 105:Src/interface_uart.cpp **** 	for (i=0; i<DataLen; i++)
 852              		.loc 2 105 2 discriminator 2
 853 00bc FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 854 00be 0133     		adds	r3, r3, #1
 855 00c0 FB73     		strb	r3, [r7, #15]
 856 00c2 EDE7     		b	.L36
 857              	.L35:
 108:Src/interface_uart.cpp **** 	}
 109:Src/interface_uart.cpp **** 	dma_tx_buffer[pos] = CheckSum(&dma_tx_buffer[2], pos-2);  // У���
 858              		.loc 2 109 31
 859 00c4 BB7B     		ldrb	r3, [r7, #14]
 860 00c6 023B     		subs	r3, r3, #2
 861 00c8 DBB2     		uxtb	r3, r3
 862              		.loc 2 109 16
 863 00ca BC7B     		ldrb	r4, [r7, #14]	@ zero_extendqisi2
 864              		.loc 2 109 31
 865 00cc 1946     		mov	r1, r3
 866 00ce 1248     		ldr	r0, .L38+4
 867 00d0 FFF7FEFF 		bl	_ZL8CheckSumPhh
 868 00d4 0346     		mov	r3, r0
ARM GAS  /tmp/ccqzAvxA.s 			page 37


 869 00d6 1A46     		mov	r2, r3
 870              		.loc 2 109 21
 871 00d8 0E4B     		ldr	r3, .L38
 872 00da 1A55     		strb	r2, [r3, r4]
 110:Src/interface_uart.cpp **** 	pos++;
 873              		.loc 2 110 5
 874 00dc BB7B     		ldrb	r3, [r7, #14]	@ zero_extendqisi2
 875 00de 0133     		adds	r3, r3, #1
 876 00e0 BB73     		strb	r3, [r7, #14]
 111:Src/interface_uart.cpp **** 
 112:Src/interface_uart.cpp ****     LL_DMA_DisableChannel(VESC_DMA, VESC_DMA_TX_CHANNEL);
 877              		.loc 2 112 26
 878 00e2 0121     		movs	r1, #1
 879 00e4 0D48     		ldr	r0, .L38+8
 880 00e6 FFF7FEFF 		bl	LL_DMA_DisableChannel
 113:Src/interface_uart.cpp ****     LL_DMA_SetMemoryAddress(VESC_DMA, VESC_DMA_TX_CHANNEL, (uint32_t)dma_tx_buffer);
 881              		.loc 2 113 28
 882 00ea 0A4B     		ldr	r3, .L38
 883 00ec 1A46     		mov	r2, r3
 884 00ee 0121     		movs	r1, #1
 885 00f0 0A48     		ldr	r0, .L38+8
 886 00f2 FFF7FEFF 		bl	LL_DMA_SetMemoryAddress
 114:Src/interface_uart.cpp ****     LL_DMA_SetDataLength(VESC_DMA, VESC_DMA_TX_CHANNEL, pos);
 887              		.loc 2 114 25
 888 00f6 BB7B     		ldrb	r3, [r7, #14]	@ zero_extendqisi2
 889 00f8 1A46     		mov	r2, r3
 890 00fa 0121     		movs	r1, #1
 891 00fc 0748     		ldr	r0, .L38+8
 892 00fe FFF7FEFF 		bl	LL_DMA_SetDataLength
 115:Src/interface_uart.cpp ****     LL_DMA_EnableChannel(VESC_DMA, VESC_DMA_TX_CHANNEL);
 893              		.loc 2 115 25
 894 0102 0121     		movs	r1, #1
 895 0104 0548     		ldr	r0, .L38+8
 896 0106 FFF7FEFF 		bl	LL_DMA_EnableChannel
 897 010a 00E0     		b	.L32
 898              	.L37:
  93:Src/interface_uart.cpp ****     }
 899              		.loc 2 93 9
 900 010c 00BF     		nop
 901              	.L32:
 116:Src/interface_uart.cpp **** 
 117:Src/interface_uart.cpp **** 	
 118:Src/interface_uart.cpp **** 
 119:Src/interface_uart.cpp **** }
 902              		.loc 2 119 1
 903 010e 1437     		adds	r7, r7, #20
 904              	.LCFI46:
 905              		.cfi_def_cfa_offset 12
 906 0110 BD46     		mov	sp, r7
 907              	.LCFI47:
 908              		.cfi_def_cfa_register 13
 909              		@ sp needed
 910 0112 90BD     		pop	{r4, r7, pc}
 911              	.L39:
 912              		.align	2
 913              	.L38:
 914 0114 00000000 		.word	_ZL13dma_tx_buffer
ARM GAS  /tmp/ccqzAvxA.s 			page 38


 915 0118 02000000 		.word	_ZL13dma_tx_buffer+2
 916 011c 00000240 		.word	1073872896
 917              		.cfi_endproc
 918              	.LFE2877:
 920              		.section	.text._Z16UART_ParseFrame_Ph,"ax",%progbits
 921              		.align	1
 922              		.global	_Z16UART_ParseFrame_Ph
 923              		.syntax unified
 924              		.thumb
 925              		.thumb_func
 926              		.fpu fpv4-sp-d16
 928              	_Z16UART_ParseFrame_Ph:
 929              	.LFB2878:
 120:Src/interface_uart.cpp **** 
 121:Src/interface_uart.cpp **** 
 122:Src/interface_uart.cpp **** void UART_ParseFrame_(uint8_t* pdata) {
 930              		.loc 2 122 39
 931              		.cfi_startproc
 932              		@ args = 0, pretend = 0, frame = 104
 933              		@ frame_needed = 1, uses_anonymous_args = 0
 934 0000 80B5     		push	{r7, lr}
 935              	.LCFI48:
 936              		.cfi_def_cfa_offset 8
 937              		.cfi_offset 7, -8
 938              		.cfi_offset 14, -4
 939 0002 9CB0     		sub	sp, sp, #112
 940              	.LCFI49:
 941              		.cfi_def_cfa_offset 120
 942 0004 02AF     		add	r7, sp, #8
 943              	.LCFI50:
 944              		.cfi_def_cfa 7, 112
 945 0006 7860     		str	r0, [r7, #4]
 123:Src/interface_uart.cpp **** 
 124:Src/interface_uart.cpp **** 	
 125:Src/interface_uart.cpp ****     uint8_t cmd = pdata[2];
 946              		.loc 2 125 13
 947 0008 7B68     		ldr	r3, [r7, #4]
 948 000a 9B78     		ldrb	r3, [r3, #2]
 949 000c 87F85B30 		strb	r3, [r7, #91]
 126:Src/interface_uart.cpp ****     uint16_t index = pdata[3+1]<<8 | pdata[3];
 950              		.loc 2 126 31
 951 0010 7B68     		ldr	r3, [r7, #4]
 952 0012 0433     		adds	r3, r3, #4
 953 0014 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 954              		.loc 2 126 32
 955 0016 1B02     		lsls	r3, r3, #8
 956              		.loc 2 126 36
 957 0018 1AB2     		sxth	r2, r3
 958              		.loc 2 126 45
 959 001a 7B68     		ldr	r3, [r7, #4]
 960 001c 0333     		adds	r3, r3, #3
 961 001e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 962 0020 1BB2     		sxth	r3, r3
 963              		.loc 2 126 36
 964 0022 1343     		orrs	r3, r3, r2
 965 0024 1BB2     		sxth	r3, r3
 966              		.loc 2 126 14
ARM GAS  /tmp/ccqzAvxA.s 			page 39


 967 0026 A7F85830 		strh	r3, [r7, #88]	@ movhi
 127:Src/interface_uart.cpp **** 		uint16_t sub_index = pdata[3 + 2];
 968              		.loc 2 127 35
 969 002a 7B68     		ldr	r3, [r7, #4]
 970 002c 0533     		adds	r3, r3, #5
 971 002e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 972              		.loc 2 127 12
 973 0030 A7F85630 		strh	r3, [r7, #86]	@ movhi
 128:Src/interface_uart.cpp **** 		uint16_t length =0;
 974              		.loc 2 128 12
 975 0034 0023     		movs	r3, #0
 976 0036 FB87     		strh	r3, [r7, #62]	@ movhi
 129:Src/interface_uart.cpp **** 		int16_t value = 0;
 977              		.loc 2 129 11
 978 0038 0023     		movs	r3, #0
 979 003a BB87     		strh	r3, [r7, #60]	@ movhi
 980              	.LBB7:
 130:Src/interface_uart.cpp **** 
 131:Src/interface_uart.cpp ****     switch(cmd) {
 981              		.loc 2 131 12
 982 003c 97F85B30 		ldrb	r3, [r7, #91]	@ zero_extendqisi2
 983              		.loc 2 131 5
 984 0040 0B2B     		cmp	r3, #11
 985 0042 2DDC     		bgt	.L41
 986 0044 032B     		cmp	r3, #3
 987 0046 11DA     		bge	.L42
 988              	.LBB8:
 132:Src/interface_uart.cpp ****         case FRAME_CMD_SDO_READ:
 133:Src/interface_uart.cpp **** 			// Read parameter by index and sub-index
 134:Src/interface_uart.cpp ****             // Read parameter and send response
 135:Src/interface_uart.cpp **** 						length =0;
 136:Src/interface_uart.cpp ****             value = OD_Read(index, sub_index,&length);
 137:Src/interface_uart.cpp ****             UART_PushFrame_(length, FRAME_CMD_SDO_READ, index,sub_index, (uint8_t*)&value);
 138:Src/interface_uart.cpp ****             break;
 139:Src/interface_uart.cpp **** 
 140:Src/interface_uart.cpp ****         case FRAME_CMD_SDO_WRITE:
 141:Src/interface_uart.cpp **** 						length = pdata[2] - 5;
 142:Src/interface_uart.cpp **** 							// Write parameter
 143:Src/interface_uart.cpp **** 						if(length == 2)
 144:Src/interface_uart.cpp **** 									value = (pdata[6+1] << 8) | pdata[6];
 145:Src/interface_uart.cpp **** 						else if(length == 4)
 146:Src/interface_uart.cpp **** 									value = (pdata[6 + 3] << 24) | (pdata[6 + 2] << 16) | (pdata[6 + 1] << 8) | pdata[6];
 147:Src/interface_uart.cpp **** 						OD_Write(index, sub_index,value);
 148:Src/interface_uart.cpp **** 						// Send ACK
 149:Src/interface_uart.cpp **** 						UART_PushFrame_(0, FRAME_CMD_SDO_WRITE, index,sub_index, NULL);
 150:Src/interface_uart.cpp ****             break;
 151:Src/interface_uart.cpp **** 
 152:Src/interface_uart.cpp **** 		case FRAME_CMD_PDO_READ:
 153:Src/interface_uart.cpp **** 			{
 154:Src/interface_uart.cpp **** 				uint8_t tx_buf[24];  // Buffer for up to 6 PDO values
 155:Src/interface_uart.cpp **** 				int pos = 0;
 156:Src/interface_uart.cpp **** 			
 157:Src/interface_uart.cpp **** 				// Read all PDO channels
 158:Src/interface_uart.cpp **** 				for(int i = 0; i < 6; i++) {
 159:Src/interface_uart.cpp **** 					// Read each PDO channel
 160:Src/interface_uart.cpp **** 					value = PDO_Read(i, &length);
 161:Src/interface_uart.cpp **** 					
ARM GAS  /tmp/ccqzAvxA.s 			page 40


 162:Src/interface_uart.cpp **** 					if(length > 0) {
 163:Src/interface_uart.cpp **** 						// Pack data in little-endian format
 164:Src/interface_uart.cpp **** 						for(int j = 0; j < length; j++) {
 165:Src/interface_uart.cpp **** 							tx_buf[pos++] = (value >> (8*j)) & 0xFF;
 166:Src/interface_uart.cpp **** 						}
 167:Src/interface_uart.cpp **** 					}
 168:Src/interface_uart.cpp **** 				}
 169:Src/interface_uart.cpp **** 			
 170:Src/interface_uart.cpp **** 				// Send response frame with all PDO data
 171:Src/interface_uart.cpp **** 				UART_PushFrame_(pos, FRAME_CMD_PDO_READ, 0, 0, tx_buf);
 172:Src/interface_uart.cpp **** 			}
 173:Src/interface_uart.cpp **** 			break;
 174:Src/interface_uart.cpp **** 
 175:Src/interface_uart.cpp **** 		case FRAME_CMD_RESET:
 176:Src/interface_uart.cpp **** 			// Check magic number to confirm reset
 177:Src/interface_uart.cpp **** 			 value = (pdata[6 + 1] << 8) | pdata[6];
 178:Src/interface_uart.cpp **** 			// if(value == FACTORY_RESET_MAGIC) {
 179:Src/interface_uart.cpp **** 			// 	// Reset parameters to factory defaults
 180:Src/interface_uart.cpp **** 			// 	if(Flash_ResetToFactory() == 1) {
 181:Src/interface_uart.cpp **** 			// 		UART_PushFrame_(0, FRAME_CMD_RESET, 0,0, NULL); // Success
 182:Src/interface_uart.cpp **** 			// 	}
 183:Src/interface_uart.cpp **** 			// }
 184:Src/interface_uart.cpp **** 			break;
 185:Src/interface_uart.cpp **** 		
 186:Src/interface_uart.cpp **** 		// ...existing code...
 187:Src/interface_uart.cpp ****         case FRAME_CMD_SAVE:
 188:Src/interface_uart.cpp ****             // Save all parameters to flash
 189:Src/interface_uart.cpp ****             //Flash_SaveMotorParams(&motor_params);
 190:Src/interface_uart.cpp ****             // Send ACK
 191:Src/interface_uart.cpp ****             UART_PushFrame_(0, FRAME_CMD_SAVE, 0,0, NULL);
 192:Src/interface_uart.cpp ****             break;
 193:Src/interface_uart.cpp **** 
 194:Src/interface_uart.cpp **** 		case FRAME_CMD_START:
 195:Src/interface_uart.cpp ****             // Start motor
 196:Src/interface_uart.cpp **** 
 197:Src/interface_uart.cpp ****             UART_PushFrame_(0, FRAME_CMD_START, 0,0, NULL);
 198:Src/interface_uart.cpp ****             break;
 199:Src/interface_uart.cpp **** 
 200:Src/interface_uart.cpp ****         case FRAME_CMD_STOP:
 201:Src/interface_uart.cpp ****             // Stop motor
 202:Src/interface_uart.cpp **** 
 203:Src/interface_uart.cpp ****             UART_PushFrame_(0, FRAME_CMD_STOP, 0,0, NULL);
 204:Src/interface_uart.cpp ****             break;
 205:Src/interface_uart.cpp **** 
 206:Src/interface_uart.cpp ****         case FRAME_CMD_SET_POS:
 207:Src/interface_uart.cpp ****             // Set position
 208:Src/interface_uart.cpp **** 
 209:Src/interface_uart.cpp ****             UART_PushFrame_(0, FRAME_CMD_SET_POS, 0,0, NULL);
 210:Src/interface_uart.cpp ****             break;
 211:Src/interface_uart.cpp **** 
 212:Src/interface_uart.cpp **** 		case FRAME_CMD_SCOPE:
 213:Src/interface_uart.cpp **** 			
 214:Src/interface_uart.cpp **** 		//55 AA 05 01 80 00 00 00 86 
 215:Src/interface_uart.cpp **** 		//AA 55 15 01 80 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 96 
 216:Src/interface_uart.cpp **** 		// 发送一帧状态数据
 217:Src/interface_uart.cpp **** 		{
 218:Src/interface_uart.cpp **** 			uint8_t tx_buf[24];  // 6个int16_t数据
ARM GAS  /tmp/ccqzAvxA.s 			page 41


 219:Src/interface_uart.cpp **** 			int pos = 0;
 220:Src/interface_uart.cpp **** 	
 221:Src/interface_uart.cpp **** 			// 获取当前状态
 222:Src/interface_uart.cpp **** 			int16_t current_pos = 0;
 223:Src/interface_uart.cpp **** 			int16_t current_vel =  FOCVars[M1].Iqd.q;
 224:Src/interface_uart.cpp **** 			int16_t current_cur = FOCVars[0].Iab.a;;
 225:Src/interface_uart.cpp **** 			int16_t target_pos = 0;
 226:Src/interface_uart.cpp **** 			int16_t target_vel =  FOCVars[M1].Iqd.d;
 227:Src/interface_uart.cpp **** 			int16_t target_cur =  FOCVars[0].Iab.b;
 228:Src/interface_uart.cpp **** 			int16_t temp = 0;
 229:Src/interface_uart.cpp **** 			uint16_t erro = 0x01;
 230:Src/interface_uart.cpp **** 			
 231:Src/interface_uart.cpp **** 			// 打包数据 (小端序)
 232:Src/interface_uart.cpp **** 			tx_buf[pos++] = (target_pos) & 0xFF;
 233:Src/interface_uart.cpp **** 			tx_buf[pos++] = (target_pos>>8) & 0xFF;
 234:Src/interface_uart.cpp **** 			tx_buf[pos++] = (current_pos) & 0xFF;
 235:Src/interface_uart.cpp **** 			tx_buf[pos++] = (current_pos>>8) & 0xFF;
 236:Src/interface_uart.cpp **** 			tx_buf[pos++] = (target_vel) & 0xFF;
 237:Src/interface_uart.cpp **** 			tx_buf[pos++] = (target_vel>>8) & 0xFF;
 238:Src/interface_uart.cpp **** 			tx_buf[pos++] = current_vel & 0xFF;
 239:Src/interface_uart.cpp **** 			tx_buf[pos++] = (current_vel>>8) & 0xFF;
 240:Src/interface_uart.cpp **** 			tx_buf[pos++] = (target_cur) & 0xFF;
 241:Src/interface_uart.cpp **** 			tx_buf[pos++] = (target_cur>>8) & 0xFF;
 242:Src/interface_uart.cpp **** 			tx_buf[pos++] = (current_cur) & 0xFF;
 243:Src/interface_uart.cpp **** 			tx_buf[pos++] = (current_cur>>8) & 0xFF;
 244:Src/interface_uart.cpp **** 			tx_buf[pos++] = (temp) & 0xFF;
 245:Src/interface_uart.cpp **** 			tx_buf[pos++] = (temp>>8) & 0xFF;
 246:Src/interface_uart.cpp **** 			tx_buf[pos++] = (erro) & 0xFF;
 247:Src/interface_uart.cpp **** 			tx_buf[pos++] = (erro>>8) & 0xFF;
 248:Src/interface_uart.cpp **** 			
 249:Src/interface_uart.cpp **** 			// 发送数据帧
 250:Src/interface_uart.cpp **** 			UART_PushFrame_(pos, FRAME_CMD_SCOPE, 0,0, tx_buf);
 251:Src/interface_uart.cpp **** 		}
 252:Src/interface_uart.cpp **** 		break;
 253:Src/interface_uart.cpp **** 
 254:Src/interface_uart.cpp **** 		default:
 255:Src/interface_uart.cpp **** 			break;
 989              		.loc 2 255 4
 990 0048 03E2     		b	.L63
 991              	.L55:
 992 004a 803B     		subs	r3, r3, #128
 993 004c 042B     		cmp	r3, #4
 994 004e 00F20082 		bhi	.L63
 995 0052 01A2     		adr	r2, .L45
 996 0054 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 997              		.p2align 2
 998              	.L45:
 999 0058 61020000 		.word	.L48+1
 1000 005c 53040000 		.word	.L63+1
 1001 0060 AD000000 		.word	.L47+1
 1002 0064 E9000000 		.word	.L46+1
 1003 0068 7F010000 		.word	.L44+1
 1004              		.p2align 1
 1005              	.L42:
 1006 006c 033B     		subs	r3, r3, #3
 1007 006e 082B     		cmp	r3, #8
 1008 0070 00F2EF81 		bhi	.L63
ARM GAS  /tmp/ccqzAvxA.s 			page 42


 1009 0074 01A2     		adr	r2, .L50
 1010 0076 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1011 007a 00BF     		.p2align 2
 1012              	.L50:
 1013 007c 19020000 		.word	.L54+1
 1014 0080 2B020000 		.word	.L53+1
 1015 0084 3D020000 		.word	.L52+1
 1016 0088 4F020000 		.word	.L51+1
 1017 008c 53040000 		.word	.L63+1
 1018 0090 53040000 		.word	.L63+1
 1019 0094 53040000 		.word	.L63+1
 1020 0098 53040000 		.word	.L63+1
 1021 009c FF010000 		.word	.L49+1
 1022              		.p2align 1
 1023              	.L41:
 1024              	.LBE8:
 131:Src/interface_uart.cpp ****         case FRAME_CMD_SDO_READ:
 1025              		.loc 2 131 5
 1026 00a0 842B     		cmp	r3, #132
 1027 00a2 00F3D681 		bgt	.L63
 1028 00a6 802B     		cmp	r3, #128
 1029 00a8 CFDA     		bge	.L55
 1030              	.LBB16:
 1031              		.loc 2 255 4
 1032 00aa D2E1     		b	.L63
 1033              	.L47:
 135:Src/interface_uart.cpp ****             value = OD_Read(index, sub_index,&length);
 1034              		.loc 2 135 14
 1035 00ac 0023     		movs	r3, #0
 1036 00ae FB87     		strh	r3, [r7, #62]	@ movhi
 136:Src/interface_uart.cpp ****             UART_PushFrame_(length, FRAME_CMD_SDO_READ, index,sub_index, (uint8_t*)&value);
 1037              		.loc 2 136 28
 1038 00b0 07F13E02 		add	r2, r7, #62
 1039 00b4 B7F85610 		ldrh	r1, [r7, #86]
 1040 00b8 B7F85830 		ldrh	r3, [r7, #88]
 1041 00bc 1846     		mov	r0, r3
 1042 00be FFF7FEFF 		bl	_Z7OD_ReadttPt
 1043 00c2 0346     		mov	r3, r0
 136:Src/interface_uart.cpp ****             UART_PushFrame_(length, FRAME_CMD_SDO_READ, index,sub_index, (uint8_t*)&value);
 1044              		.loc 2 136 19
 1045 00c4 1BB2     		sxth	r3, r3
 1046 00c6 BB87     		strh	r3, [r7, #60]	@ movhi
 137:Src/interface_uart.cpp ****             break;
 1047              		.loc 2 137 28
 1048 00c8 FB8F     		ldrh	r3, [r7, #62]
 1049 00ca D8B2     		uxtb	r0, r3
 1050 00cc B7F85830 		ldrh	r3, [r7, #88]	@ movhi
 1051 00d0 DAB2     		uxtb	r2, r3
 1052 00d2 B7F85630 		ldrh	r3, [r7, #86]	@ movhi
 1053 00d6 D9B2     		uxtb	r1, r3
 1054 00d8 07F13C03 		add	r3, r7, #60
 1055 00dc 0093     		str	r3, [sp]
 1056 00de 0B46     		mov	r3, r1
 1057 00e0 8221     		movs	r1, #130
 1058 00e2 FFF7FEFF 		bl	_Z15UART_PushFrame_hhhhPh
 138:Src/interface_uart.cpp **** 
 1059              		.loc 2 138 13
ARM GAS  /tmp/ccqzAvxA.s 			page 43


 1060 00e6 B5E1     		b	.L56
 1061              	.L46:
 141:Src/interface_uart.cpp **** 							// Write parameter
 1062              		.loc 2 141 23
 1063 00e8 7B68     		ldr	r3, [r7, #4]
 1064 00ea 0233     		adds	r3, r3, #2
 1065 00ec 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1066 00ee 9BB2     		uxth	r3, r3
 141:Src/interface_uart.cpp **** 							// Write parameter
 1067              		.loc 2 141 25
 1068 00f0 053B     		subs	r3, r3, #5
 1069 00f2 9BB2     		uxth	r3, r3
 141:Src/interface_uart.cpp **** 							// Write parameter
 1070              		.loc 2 141 14
 1071 00f4 FB87     		strh	r3, [r7, #62]	@ movhi
 143:Src/interface_uart.cpp **** 									value = (pdata[6+1] << 8) | pdata[6];
 1072              		.loc 2 143 17
 1073 00f6 FB8F     		ldrh	r3, [r7, #62]
 143:Src/interface_uart.cpp **** 									value = (pdata[6+1] << 8) | pdata[6];
 1074              		.loc 2 143 7
 1075 00f8 022B     		cmp	r3, #2
 1076 00fa 0CD1     		bne	.L57
 144:Src/interface_uart.cpp **** 						else if(length == 4)
 1077              		.loc 2 144 28
 1078 00fc 7B68     		ldr	r3, [r7, #4]
 1079 00fe 0733     		adds	r3, r3, #7
 1080 0100 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 144:Src/interface_uart.cpp **** 						else if(length == 4)
 1081              		.loc 2 144 30
 1082 0102 1B02     		lsls	r3, r3, #8
 144:Src/interface_uart.cpp **** 						else if(length == 4)
 1083              		.loc 2 144 36
 1084 0104 1AB2     		sxth	r2, r3
 144:Src/interface_uart.cpp **** 						else if(length == 4)
 1085              		.loc 2 144 45
 1086 0106 7B68     		ldr	r3, [r7, #4]
 1087 0108 0633     		adds	r3, r3, #6
 1088 010a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1089 010c 1BB2     		sxth	r3, r3
 144:Src/interface_uart.cpp **** 						else if(length == 4)
 1090              		.loc 2 144 36
 1091 010e 1343     		orrs	r3, r3, r2
 1092 0110 1BB2     		sxth	r3, r3
 144:Src/interface_uart.cpp **** 						else if(length == 4)
 1093              		.loc 2 144 16
 1094 0112 BB87     		strh	r3, [r7, #60]	@ movhi
 1095 0114 1CE0     		b	.L58
 1096              	.L57:
 145:Src/interface_uart.cpp **** 									value = (pdata[6 + 3] << 24) | (pdata[6 + 2] << 16) | (pdata[6 + 1] << 8) | pdata[6];
 1097              		.loc 2 145 22
 1098 0116 FB8F     		ldrh	r3, [r7, #62]
 145:Src/interface_uart.cpp **** 									value = (pdata[6 + 3] << 24) | (pdata[6 + 2] << 16) | (pdata[6 + 1] << 8) | pdata[6];
 1099              		.loc 2 145 12
 1100 0118 042B     		cmp	r3, #4
 1101 011a 19D1     		bne	.L58
 146:Src/interface_uart.cpp **** 						OD_Write(index, sub_index,value);
 1102              		.loc 2 146 30
ARM GAS  /tmp/ccqzAvxA.s 			page 44


 1103 011c 7B68     		ldr	r3, [r7, #4]
 1104 011e 0933     		adds	r3, r3, #9
 1105 0120 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 146:Src/interface_uart.cpp **** 						OD_Write(index, sub_index,value);
 1106              		.loc 2 146 32
 1107 0122 1B06     		lsls	r3, r3, #24
 146:Src/interface_uart.cpp **** 						OD_Write(index, sub_index,value);
 1108              		.loc 2 146 39
 1109 0124 1AB2     		sxth	r2, r3
 146:Src/interface_uart.cpp **** 						OD_Write(index, sub_index,value);
 1110              		.loc 2 146 53
 1111 0126 7B68     		ldr	r3, [r7, #4]
 1112 0128 0833     		adds	r3, r3, #8
 1113 012a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 146:Src/interface_uart.cpp **** 						OD_Write(index, sub_index,value);
 1114              		.loc 2 146 55
 1115 012c 1B04     		lsls	r3, r3, #16
 146:Src/interface_uart.cpp **** 						OD_Write(index, sub_index,value);
 1116              		.loc 2 146 39
 1117 012e 1BB2     		sxth	r3, r3
 1118 0130 1343     		orrs	r3, r3, r2
 1119 0132 1AB2     		sxth	r2, r3
 146:Src/interface_uart.cpp **** 						OD_Write(index, sub_index,value);
 1120              		.loc 2 146 76
 1121 0134 7B68     		ldr	r3, [r7, #4]
 1122 0136 0733     		adds	r3, r3, #7
 1123 0138 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 146:Src/interface_uart.cpp **** 						OD_Write(index, sub_index,value);
 1124              		.loc 2 146 78
 1125 013a 1B02     		lsls	r3, r3, #8
 146:Src/interface_uart.cpp **** 						OD_Write(index, sub_index,value);
 1126              		.loc 2 146 62
 1127 013c 1BB2     		sxth	r3, r3
 1128 013e 1343     		orrs	r3, r3, r2
 1129 0140 1AB2     		sxth	r2, r3
 146:Src/interface_uart.cpp **** 						OD_Write(index, sub_index,value);
 1130              		.loc 2 146 93
 1131 0142 7B68     		ldr	r3, [r7, #4]
 1132 0144 0633     		adds	r3, r3, #6
 1133 0146 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1134 0148 1BB2     		sxth	r3, r3
 146:Src/interface_uart.cpp **** 						OD_Write(index, sub_index,value);
 1135              		.loc 2 146 84
 1136 014a 1343     		orrs	r3, r3, r2
 1137 014c 1BB2     		sxth	r3, r3
 146:Src/interface_uart.cpp **** 						OD_Write(index, sub_index,value);
 1138              		.loc 2 146 16
 1139 014e BB87     		strh	r3, [r7, #60]	@ movhi
 1140              	.L58:
 147:Src/interface_uart.cpp **** 						// Send ACK
 1141              		.loc 2 147 15
 1142 0150 B7F93C30 		ldrsh	r3, [r7, #60]
 1143 0154 1A46     		mov	r2, r3
 1144 0156 B7F85610 		ldrh	r1, [r7, #86]
 1145 015a B7F85830 		ldrh	r3, [r7, #88]
 1146 015e 1846     		mov	r0, r3
 1147 0160 FFF7FEFF 		bl	_Z8OD_Writettl
ARM GAS  /tmp/ccqzAvxA.s 			page 45


 149:Src/interface_uart.cpp ****             break;
 1148              		.loc 2 149 22
 1149 0164 B7F85830 		ldrh	r3, [r7, #88]	@ movhi
 1150 0168 DAB2     		uxtb	r2, r3
 1151 016a B7F85630 		ldrh	r3, [r7, #86]	@ movhi
 1152 016e DBB2     		uxtb	r3, r3
 1153 0170 0021     		movs	r1, #0
 1154 0172 0091     		str	r1, [sp]
 1155 0174 8321     		movs	r1, #131
 1156 0176 0020     		movs	r0, #0
 1157 0178 FFF7FEFF 		bl	_Z15UART_PushFrame_hhhhPh
 150:Src/interface_uart.cpp **** 
 1158              		.loc 2 150 13
 1159 017c 6AE1     		b	.L56
 1160              	.L44:
 1161              	.LBB9:
 155:Src/interface_uart.cpp **** 			
 1162              		.loc 2 155 9
 1163 017e 0023     		movs	r3, #0
 1164 0180 7B66     		str	r3, [r7, #100]
 1165              	.LBB10:
 158:Src/interface_uart.cpp **** 					// Read each PDO channel
 1166              		.loc 2 158 13
 1167 0182 0023     		movs	r3, #0
 1168 0184 3B66     		str	r3, [r7, #96]
 1169              	.L62:
 158:Src/interface_uart.cpp **** 					// Read each PDO channel
 1170              		.loc 2 158 22 discriminator 1
 1171 0186 3B6E     		ldr	r3, [r7, #96]
 1172 0188 052B     		cmp	r3, #5
 1173 018a 2DDC     		bgt	.L59
 1174              	.LBB11:
 160:Src/interface_uart.cpp **** 					
 1175              		.loc 2 160 22
 1176 018c 3B6E     		ldr	r3, [r7, #96]
 1177 018e DBB2     		uxtb	r3, r3
 1178 0190 07F13E02 		add	r2, r7, #62
 1179 0194 1146     		mov	r1, r2
 1180 0196 1846     		mov	r0, r3
 1181 0198 FFF7FEFF 		bl	_Z8PDO_ReadhPt
 1182 019c 0346     		mov	r3, r0
 160:Src/interface_uart.cpp **** 					
 1183              		.loc 2 160 12
 1184 019e 1BB2     		sxth	r3, r3
 1185 01a0 BB87     		strh	r3, [r7, #60]	@ movhi
 1186              	.LBB12:
 162:Src/interface_uart.cpp **** 						// Pack data in little-endian format
 1187              		.loc 2 162 16
 1188 01a2 FB8F     		ldrh	r3, [r7, #62]
 162:Src/interface_uart.cpp **** 						// Pack data in little-endian format
 1189              		.loc 2 162 6
 1190 01a4 002B     		cmp	r3, #0
 1191 01a6 1BD0     		beq	.L60
 1192              	.LBB13:
 1193              	.LBB14:
 164:Src/interface_uart.cpp **** 							tx_buf[pos++] = (value >> (8*j)) & 0xFF;
 1194              		.loc 2 164 15
ARM GAS  /tmp/ccqzAvxA.s 			page 46


 1195 01a8 0023     		movs	r3, #0
 1196 01aa FB65     		str	r3, [r7, #92]
 1197              	.L61:
 164:Src/interface_uart.cpp **** 							tx_buf[pos++] = (value >> (8*j)) & 0xFF;
 1198              		.loc 2 164 26 discriminator 3
 1199 01ac FB8F     		ldrh	r3, [r7, #62]
 1200 01ae 1A46     		mov	r2, r3
 164:Src/interface_uart.cpp **** 							tx_buf[pos++] = (value >> (8*j)) & 0xFF;
 1201              		.loc 2 164 24 discriminator 3
 1202 01b0 FB6D     		ldr	r3, [r7, #92]
 1203 01b2 9342     		cmp	r3, r2
 1204 01b4 14DA     		bge	.L60
 165:Src/interface_uart.cpp **** 						}
 1205              		.loc 2 165 25 discriminator 2
 1206 01b6 B7F93C30 		ldrsh	r3, [r7, #60]
 1207 01ba 1A46     		mov	r2, r3
 165:Src/interface_uart.cpp **** 						}
 1208              		.loc 2 165 36 discriminator 2
 1209 01bc FB6D     		ldr	r3, [r7, #92]
 1210 01be DB00     		lsls	r3, r3, #3
 165:Src/interface_uart.cpp **** 						}
 1211              		.loc 2 165 31 discriminator 2
 1212 01c0 42FA03F3 		asr	r3, r2, r3
 165:Src/interface_uart.cpp **** 						}
 1213              		.loc 2 165 22 discriminator 2
 1214 01c4 D9B2     		uxtb	r1, r3
 165:Src/interface_uart.cpp **** 						}
 1215              		.loc 2 165 18 discriminator 2
 1216 01c6 7B6E     		ldr	r3, [r7, #100]
 1217 01c8 5A1C     		adds	r2, r3, #1
 1218 01ca 7A66     		str	r2, [r7, #100]
 165:Src/interface_uart.cpp **** 						}
 1219              		.loc 2 165 22 discriminator 2
 1220 01cc 07F16802 		add	r2, r7, #104
 1221 01d0 1344     		add	r3, r3, r2
 1222 01d2 0A46     		mov	r2, r1
 1223 01d4 03F8442C 		strb	r2, [r3, #-68]
 164:Src/interface_uart.cpp **** 							tx_buf[pos++] = (value >> (8*j)) & 0xFF;
 1224              		.loc 2 164 7 discriminator 2
 1225 01d8 FB6D     		ldr	r3, [r7, #92]
 1226 01da 0133     		adds	r3, r3, #1
 1227 01dc FB65     		str	r3, [r7, #92]
 1228 01de E5E7     		b	.L61
 1229              	.L60:
 1230              	.LBE14:
 1231              	.LBE13:
 1232              	.LBE12:
 1233              	.LBE11:
 158:Src/interface_uart.cpp **** 					// Read each PDO channel
 1234              		.loc 2 158 5 discriminator 2
 1235 01e0 3B6E     		ldr	r3, [r7, #96]
 1236 01e2 0133     		adds	r3, r3, #1
 1237 01e4 3B66     		str	r3, [r7, #96]
 1238 01e6 CEE7     		b	.L62
 1239              	.L59:
 1240              	.LBE10:
 171:Src/interface_uart.cpp **** 			}
ARM GAS  /tmp/ccqzAvxA.s 			page 47


 1241              		.loc 2 171 20
 1242 01e8 7B6E     		ldr	r3, [r7, #100]
 1243 01ea D8B2     		uxtb	r0, r3
 1244 01ec 07F12403 		add	r3, r7, #36
 1245 01f0 0093     		str	r3, [sp]
 1246 01f2 0023     		movs	r3, #0
 1247 01f4 0022     		movs	r2, #0
 1248 01f6 8421     		movs	r1, #132
 1249 01f8 FFF7FEFF 		bl	_Z15UART_PushFrame_hhhhPh
 1250              	.LBE9:
 173:Src/interface_uart.cpp **** 
 1251              		.loc 2 173 4
 1252 01fc 2AE1     		b	.L56
 1253              	.L49:
 177:Src/interface_uart.cpp **** 			// if(value == FACTORY_RESET_MAGIC) {
 1254              		.loc 2 177 25
 1255 01fe 7B68     		ldr	r3, [r7, #4]
 1256 0200 0733     		adds	r3, r3, #7
 1257 0202 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 177:Src/interface_uart.cpp **** 			// if(value == FACTORY_RESET_MAGIC) {
 1258              		.loc 2 177 27
 1259 0204 1B02     		lsls	r3, r3, #8
 177:Src/interface_uart.cpp **** 			// if(value == FACTORY_RESET_MAGIC) {
 1260              		.loc 2 177 33
 1261 0206 1AB2     		sxth	r2, r3
 177:Src/interface_uart.cpp **** 			// if(value == FACTORY_RESET_MAGIC) {
 1262              		.loc 2 177 42
 1263 0208 7B68     		ldr	r3, [r7, #4]
 1264 020a 0633     		adds	r3, r3, #6
 1265 020c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1266 020e 1BB2     		sxth	r3, r3
 177:Src/interface_uart.cpp **** 			// if(value == FACTORY_RESET_MAGIC) {
 1267              		.loc 2 177 33
 1268 0210 1343     		orrs	r3, r3, r2
 1269 0212 1BB2     		sxth	r3, r3
 177:Src/interface_uart.cpp **** 			// if(value == FACTORY_RESET_MAGIC) {
 1270              		.loc 2 177 11
 1271 0214 BB87     		strh	r3, [r7, #60]	@ movhi
 184:Src/interface_uart.cpp **** 		
 1272              		.loc 2 184 4
 1273 0216 1DE1     		b	.L56
 1274              	.L54:
 191:Src/interface_uart.cpp ****             break;
 1275              		.loc 2 191 28
 1276 0218 0023     		movs	r3, #0
 1277 021a 0093     		str	r3, [sp]
 1278 021c 0023     		movs	r3, #0
 1279 021e 0022     		movs	r2, #0
 1280 0220 0321     		movs	r1, #3
 1281 0222 0020     		movs	r0, #0
 1282 0224 FFF7FEFF 		bl	_Z15UART_PushFrame_hhhhPh
 192:Src/interface_uart.cpp **** 
 1283              		.loc 2 192 13
 1284 0228 14E1     		b	.L56
 1285              	.L53:
 197:Src/interface_uart.cpp ****             break;
 1286              		.loc 2 197 28
ARM GAS  /tmp/ccqzAvxA.s 			page 48


 1287 022a 0023     		movs	r3, #0
 1288 022c 0093     		str	r3, [sp]
 1289 022e 0023     		movs	r3, #0
 1290 0230 0022     		movs	r2, #0
 1291 0232 0421     		movs	r1, #4
 1292 0234 0020     		movs	r0, #0
 1293 0236 FFF7FEFF 		bl	_Z15UART_PushFrame_hhhhPh
 198:Src/interface_uart.cpp **** 
 1294              		.loc 2 198 13
 1295 023a 0BE1     		b	.L56
 1296              	.L52:
 203:Src/interface_uart.cpp ****             break;
 1297              		.loc 2 203 28
 1298 023c 0023     		movs	r3, #0
 1299 023e 0093     		str	r3, [sp]
 1300 0240 0023     		movs	r3, #0
 1301 0242 0022     		movs	r2, #0
 1302 0244 0521     		movs	r1, #5
 1303 0246 0020     		movs	r0, #0
 1304 0248 FFF7FEFF 		bl	_Z15UART_PushFrame_hhhhPh
 204:Src/interface_uart.cpp **** 
 1305              		.loc 2 204 13
 1306 024c 02E1     		b	.L56
 1307              	.L51:
 209:Src/interface_uart.cpp ****             break;
 1308              		.loc 2 209 28
 1309 024e 0023     		movs	r3, #0
 1310 0250 0093     		str	r3, [sp]
 1311 0252 0023     		movs	r3, #0
 1312 0254 0022     		movs	r2, #0
 1313 0256 0621     		movs	r1, #6
 1314 0258 0020     		movs	r0, #0
 1315 025a FFF7FEFF 		bl	_Z15UART_PushFrame_hhhhPh
 210:Src/interface_uart.cpp **** 
 1316              		.loc 2 210 13
 1317 025e F9E0     		b	.L56
 1318              	.L48:
 1319              	.LBB15:
 219:Src/interface_uart.cpp **** 	
 1320              		.loc 2 219 8 discriminator 2
 1321 0260 0023     		movs	r3, #0
 1322 0262 3B65     		str	r3, [r7, #80]
 222:Src/interface_uart.cpp **** 			int16_t current_vel =  FOCVars[M1].Iqd.q;
 1323              		.loc 2 222 12 discriminator 2
 1324 0264 0023     		movs	r3, #0
 1325 0266 A7F84E30 		strh	r3, [r7, #78]	@ movhi
 223:Src/interface_uart.cpp **** 			int16_t current_cur = FOCVars[0].Iab.a;;
 1326              		.loc 2 223 12 discriminator 2
 1327 026a 7C4B     		ldr	r3, .L64
 1328 026c 9B89     		ldrh	r3, [r3, #12]	@ movhi
 1329 026e A7F84C30 		strh	r3, [r7, #76]	@ movhi
 224:Src/interface_uart.cpp **** 			int16_t target_pos = 0;
 1330              		.loc 2 224 12 discriminator 2
 1331 0272 7A4B     		ldr	r3, .L64
 1332 0274 1B88     		ldrh	r3, [r3]	@ movhi
 1333 0276 A7F84A30 		strh	r3, [r7, #74]	@ movhi
 225:Src/interface_uart.cpp **** 			int16_t target_vel =  FOCVars[M1].Iqd.d;
ARM GAS  /tmp/ccqzAvxA.s 			page 49


 1334              		.loc 2 225 12 discriminator 2
 1335 027a 0023     		movs	r3, #0
 1336 027c A7F84830 		strh	r3, [r7, #72]	@ movhi
 226:Src/interface_uart.cpp **** 			int16_t target_cur =  FOCVars[0].Iab.b;
 1337              		.loc 2 226 12 discriminator 2
 1338 0280 764B     		ldr	r3, .L64
 1339 0282 DB89     		ldrh	r3, [r3, #14]	@ movhi
 1340 0284 A7F84630 		strh	r3, [r7, #70]	@ movhi
 227:Src/interface_uart.cpp **** 			int16_t temp = 0;
 1341              		.loc 2 227 12 discriminator 2
 1342 0288 744B     		ldr	r3, .L64
 1343 028a 5B88     		ldrh	r3, [r3, #2]	@ movhi
 1344 028c A7F84430 		strh	r3, [r7, #68]	@ movhi
 228:Src/interface_uart.cpp **** 			uint16_t erro = 0x01;
 1345              		.loc 2 228 12 discriminator 2
 1346 0290 0023     		movs	r3, #0
 1347 0292 A7F84230 		strh	r3, [r7, #66]	@ movhi
 229:Src/interface_uart.cpp **** 			
 1348              		.loc 2 229 13 discriminator 2
 1349 0296 0123     		movs	r3, #1
 1350 0298 A7F84030 		strh	r3, [r7, #64]	@ movhi
 232:Src/interface_uart.cpp **** 			tx_buf[pos++] = (target_pos>>8) & 0xFF;
 1351              		.loc 2 232 18 discriminator 2
 1352 029c B7F84830 		ldrh	r3, [r7, #72]	@ movhi
 1353 02a0 D9B2     		uxtb	r1, r3
 232:Src/interface_uart.cpp **** 			tx_buf[pos++] = (target_pos>>8) & 0xFF;
 1354              		.loc 2 232 14 discriminator 2
 1355 02a2 3B6D     		ldr	r3, [r7, #80]
 1356 02a4 5A1C     		adds	r2, r3, #1
 1357 02a6 3A65     		str	r2, [r7, #80]
 232:Src/interface_uart.cpp **** 			tx_buf[pos++] = (target_pos>>8) & 0xFF;
 1358              		.loc 2 232 18 discriminator 2
 1359 02a8 07F16802 		add	r2, r7, #104
 1360 02ac 1344     		add	r3, r3, r2
 1361 02ae 0A46     		mov	r2, r1
 1362 02b0 03F85C2C 		strb	r2, [r3, #-92]
 233:Src/interface_uart.cpp **** 			tx_buf[pos++] = (current_pos) & 0xFF;
 1363              		.loc 2 233 36 discriminator 2
 1364 02b4 B7F84830 		ldrh	r3, [r7, #72]
 1365 02b8 1B0A     		lsrs	r3, r3, #8
 1366 02ba 9BB2     		uxth	r3, r3
 233:Src/interface_uart.cpp **** 			tx_buf[pos++] = (current_pos) & 0xFF;
 1367              		.loc 2 233 18 discriminator 2
 1368 02bc D9B2     		uxtb	r1, r3
 233:Src/interface_uart.cpp **** 			tx_buf[pos++] = (current_pos) & 0xFF;
 1369              		.loc 2 233 14 discriminator 2
 1370 02be 3B6D     		ldr	r3, [r7, #80]
 1371 02c0 5A1C     		adds	r2, r3, #1
 1372 02c2 3A65     		str	r2, [r7, #80]
 233:Src/interface_uart.cpp **** 			tx_buf[pos++] = (current_pos) & 0xFF;
 1373              		.loc 2 233 18 discriminator 2
 1374 02c4 07F16802 		add	r2, r7, #104
 1375 02c8 1344     		add	r3, r3, r2
 1376 02ca 0A46     		mov	r2, r1
 1377 02cc 03F85C2C 		strb	r2, [r3, #-92]
 234:Src/interface_uart.cpp **** 			tx_buf[pos++] = (current_pos>>8) & 0xFF;
 1378              		.loc 2 234 18 discriminator 2
ARM GAS  /tmp/ccqzAvxA.s 			page 50


 1379 02d0 B7F84E30 		ldrh	r3, [r7, #78]	@ movhi
 1380 02d4 D9B2     		uxtb	r1, r3
 234:Src/interface_uart.cpp **** 			tx_buf[pos++] = (current_pos>>8) & 0xFF;
 1381              		.loc 2 234 14 discriminator 2
 1382 02d6 3B6D     		ldr	r3, [r7, #80]
 1383 02d8 5A1C     		adds	r2, r3, #1
 1384 02da 3A65     		str	r2, [r7, #80]
 234:Src/interface_uart.cpp **** 			tx_buf[pos++] = (current_pos>>8) & 0xFF;
 1385              		.loc 2 234 18 discriminator 2
 1386 02dc 07F16802 		add	r2, r7, #104
 1387 02e0 1344     		add	r3, r3, r2
 1388 02e2 0A46     		mov	r2, r1
 1389 02e4 03F85C2C 		strb	r2, [r3, #-92]
 235:Src/interface_uart.cpp **** 			tx_buf[pos++] = (target_vel) & 0xFF;
 1390              		.loc 2 235 37 discriminator 2
 1391 02e8 B7F84E30 		ldrh	r3, [r7, #78]
 1392 02ec 1B0A     		lsrs	r3, r3, #8
 1393 02ee 9BB2     		uxth	r3, r3
 235:Src/interface_uart.cpp **** 			tx_buf[pos++] = (target_vel) & 0xFF;
 1394              		.loc 2 235 18 discriminator 2
 1395 02f0 D9B2     		uxtb	r1, r3
 235:Src/interface_uart.cpp **** 			tx_buf[pos++] = (target_vel) & 0xFF;
 1396              		.loc 2 235 14 discriminator 2
 1397 02f2 3B6D     		ldr	r3, [r7, #80]
 1398 02f4 5A1C     		adds	r2, r3, #1
 1399 02f6 3A65     		str	r2, [r7, #80]
 235:Src/interface_uart.cpp **** 			tx_buf[pos++] = (target_vel) & 0xFF;
 1400              		.loc 2 235 18 discriminator 2
 1401 02f8 07F16802 		add	r2, r7, #104
 1402 02fc 1344     		add	r3, r3, r2
 1403 02fe 0A46     		mov	r2, r1
 1404 0300 03F85C2C 		strb	r2, [r3, #-92]
 236:Src/interface_uart.cpp **** 			tx_buf[pos++] = (target_vel>>8) & 0xFF;
 1405              		.loc 2 236 18 discriminator 2
 1406 0304 B7F84630 		ldrh	r3, [r7, #70]	@ movhi
 1407 0308 D9B2     		uxtb	r1, r3
 236:Src/interface_uart.cpp **** 			tx_buf[pos++] = (target_vel>>8) & 0xFF;
 1408              		.loc 2 236 14 discriminator 2
 1409 030a 3B6D     		ldr	r3, [r7, #80]
 1410 030c 5A1C     		adds	r2, r3, #1
 1411 030e 3A65     		str	r2, [r7, #80]
 236:Src/interface_uart.cpp **** 			tx_buf[pos++] = (target_vel>>8) & 0xFF;
 1412              		.loc 2 236 18 discriminator 2
 1413 0310 07F16802 		add	r2, r7, #104
 1414 0314 1344     		add	r3, r3, r2
 1415 0316 0A46     		mov	r2, r1
 1416 0318 03F85C2C 		strb	r2, [r3, #-92]
 237:Src/interface_uart.cpp **** 			tx_buf[pos++] = current_vel & 0xFF;
 1417              		.loc 2 237 36 discriminator 2
 1418 031c B7F84630 		ldrh	r3, [r7, #70]
 1419 0320 1B0A     		lsrs	r3, r3, #8
 1420 0322 9BB2     		uxth	r3, r3
 237:Src/interface_uart.cpp **** 			tx_buf[pos++] = current_vel & 0xFF;
 1421              		.loc 2 237 18 discriminator 2
 1422 0324 D9B2     		uxtb	r1, r3
 237:Src/interface_uart.cpp **** 			tx_buf[pos++] = current_vel & 0xFF;
 1423              		.loc 2 237 14 discriminator 2
ARM GAS  /tmp/ccqzAvxA.s 			page 51


 1424 0326 3B6D     		ldr	r3, [r7, #80]
 1425 0328 5A1C     		adds	r2, r3, #1
 1426 032a 3A65     		str	r2, [r7, #80]
 237:Src/interface_uart.cpp **** 			tx_buf[pos++] = current_vel & 0xFF;
 1427              		.loc 2 237 18 discriminator 2
 1428 032c 07F16802 		add	r2, r7, #104
 1429 0330 1344     		add	r3, r3, r2
 1430 0332 0A46     		mov	r2, r1
 1431 0334 03F85C2C 		strb	r2, [r3, #-92]
 238:Src/interface_uart.cpp **** 			tx_buf[pos++] = (current_vel>>8) & 0xFF;
 1432              		.loc 2 238 18 discriminator 2
 1433 0338 B7F84C30 		ldrh	r3, [r7, #76]	@ movhi
 1434 033c D9B2     		uxtb	r1, r3
 238:Src/interface_uart.cpp **** 			tx_buf[pos++] = (current_vel>>8) & 0xFF;
 1435              		.loc 2 238 14 discriminator 2
 1436 033e 3B6D     		ldr	r3, [r7, #80]
 1437 0340 5A1C     		adds	r2, r3, #1
 1438 0342 3A65     		str	r2, [r7, #80]
 238:Src/interface_uart.cpp **** 			tx_buf[pos++] = (current_vel>>8) & 0xFF;
 1439              		.loc 2 238 18 discriminator 2
 1440 0344 07F16802 		add	r2, r7, #104
 1441 0348 1344     		add	r3, r3, r2
 1442 034a 0A46     		mov	r2, r1
 1443 034c 03F85C2C 		strb	r2, [r3, #-92]
 239:Src/interface_uart.cpp **** 			tx_buf[pos++] = (target_cur) & 0xFF;
 1444              		.loc 2 239 37 discriminator 2
 1445 0350 B7F84C30 		ldrh	r3, [r7, #76]
 1446 0354 1B0A     		lsrs	r3, r3, #8
 1447 0356 9BB2     		uxth	r3, r3
 239:Src/interface_uart.cpp **** 			tx_buf[pos++] = (target_cur) & 0xFF;
 1448              		.loc 2 239 18 discriminator 2
 1449 0358 D9B2     		uxtb	r1, r3
 239:Src/interface_uart.cpp **** 			tx_buf[pos++] = (target_cur) & 0xFF;
 1450              		.loc 2 239 14 discriminator 2
 1451 035a 3B6D     		ldr	r3, [r7, #80]
 1452 035c 5A1C     		adds	r2, r3, #1
 1453 035e 3A65     		str	r2, [r7, #80]
 239:Src/interface_uart.cpp **** 			tx_buf[pos++] = (target_cur) & 0xFF;
 1454              		.loc 2 239 18 discriminator 2
 1455 0360 07F16802 		add	r2, r7, #104
 1456 0364 1344     		add	r3, r3, r2
 1457 0366 0A46     		mov	r2, r1
 1458 0368 03F85C2C 		strb	r2, [r3, #-92]
 240:Src/interface_uart.cpp **** 			tx_buf[pos++] = (target_cur>>8) & 0xFF;
 1459              		.loc 2 240 18 discriminator 2
 1460 036c B7F84430 		ldrh	r3, [r7, #68]	@ movhi
 1461 0370 D9B2     		uxtb	r1, r3
 240:Src/interface_uart.cpp **** 			tx_buf[pos++] = (target_cur>>8) & 0xFF;
 1462              		.loc 2 240 14 discriminator 2
 1463 0372 3B6D     		ldr	r3, [r7, #80]
 1464 0374 5A1C     		adds	r2, r3, #1
 1465 0376 3A65     		str	r2, [r7, #80]
 240:Src/interface_uart.cpp **** 			tx_buf[pos++] = (target_cur>>8) & 0xFF;
 1466              		.loc 2 240 18 discriminator 2
 1467 0378 07F16802 		add	r2, r7, #104
 1468 037c 1344     		add	r3, r3, r2
 1469 037e 0A46     		mov	r2, r1
ARM GAS  /tmp/ccqzAvxA.s 			page 52


 1470 0380 03F85C2C 		strb	r2, [r3, #-92]
 241:Src/interface_uart.cpp **** 			tx_buf[pos++] = (current_cur) & 0xFF;
 1471              		.loc 2 241 36 discriminator 2
 1472 0384 B7F84430 		ldrh	r3, [r7, #68]
 1473 0388 1B0A     		lsrs	r3, r3, #8
 1474 038a 9BB2     		uxth	r3, r3
 241:Src/interface_uart.cpp **** 			tx_buf[pos++] = (current_cur) & 0xFF;
 1475              		.loc 2 241 18 discriminator 2
 1476 038c D9B2     		uxtb	r1, r3
 241:Src/interface_uart.cpp **** 			tx_buf[pos++] = (current_cur) & 0xFF;
 1477              		.loc 2 241 14 discriminator 2
 1478 038e 3B6D     		ldr	r3, [r7, #80]
 1479 0390 5A1C     		adds	r2, r3, #1
 1480 0392 3A65     		str	r2, [r7, #80]
 241:Src/interface_uart.cpp **** 			tx_buf[pos++] = (current_cur) & 0xFF;
 1481              		.loc 2 241 18 discriminator 2
 1482 0394 07F16802 		add	r2, r7, #104
 1483 0398 1344     		add	r3, r3, r2
 1484 039a 0A46     		mov	r2, r1
 1485 039c 03F85C2C 		strb	r2, [r3, #-92]
 242:Src/interface_uart.cpp **** 			tx_buf[pos++] = (current_cur>>8) & 0xFF;
 1486              		.loc 2 242 18 discriminator 2
 1487 03a0 B7F84A30 		ldrh	r3, [r7, #74]	@ movhi
 1488 03a4 D9B2     		uxtb	r1, r3
 242:Src/interface_uart.cpp **** 			tx_buf[pos++] = (current_cur>>8) & 0xFF;
 1489              		.loc 2 242 14 discriminator 2
 1490 03a6 3B6D     		ldr	r3, [r7, #80]
 1491 03a8 5A1C     		adds	r2, r3, #1
 1492 03aa 3A65     		str	r2, [r7, #80]
 242:Src/interface_uart.cpp **** 			tx_buf[pos++] = (current_cur>>8) & 0xFF;
 1493              		.loc 2 242 18 discriminator 2
 1494 03ac 07F16802 		add	r2, r7, #104
 1495 03b0 1344     		add	r3, r3, r2
 1496 03b2 0A46     		mov	r2, r1
 1497 03b4 03F85C2C 		strb	r2, [r3, #-92]
 243:Src/interface_uart.cpp **** 			tx_buf[pos++] = (temp) & 0xFF;
 1498              		.loc 2 243 37 discriminator 2
 1499 03b8 B7F84A30 		ldrh	r3, [r7, #74]
 1500 03bc 1B0A     		lsrs	r3, r3, #8
 1501 03be 9BB2     		uxth	r3, r3
 243:Src/interface_uart.cpp **** 			tx_buf[pos++] = (temp) & 0xFF;
 1502              		.loc 2 243 18 discriminator 2
 1503 03c0 D9B2     		uxtb	r1, r3
 243:Src/interface_uart.cpp **** 			tx_buf[pos++] = (temp) & 0xFF;
 1504              		.loc 2 243 14 discriminator 2
 1505 03c2 3B6D     		ldr	r3, [r7, #80]
 1506 03c4 5A1C     		adds	r2, r3, #1
 1507 03c6 3A65     		str	r2, [r7, #80]
 243:Src/interface_uart.cpp **** 			tx_buf[pos++] = (temp) & 0xFF;
 1508              		.loc 2 243 18 discriminator 2
 1509 03c8 07F16802 		add	r2, r7, #104
 1510 03cc 1344     		add	r3, r3, r2
 1511 03ce 0A46     		mov	r2, r1
 1512 03d0 03F85C2C 		strb	r2, [r3, #-92]
 244:Src/interface_uart.cpp **** 			tx_buf[pos++] = (temp>>8) & 0xFF;
 1513              		.loc 2 244 18 discriminator 2
 1514 03d4 B7F84230 		ldrh	r3, [r7, #66]	@ movhi
ARM GAS  /tmp/ccqzAvxA.s 			page 53


 1515 03d8 D9B2     		uxtb	r1, r3
 244:Src/interface_uart.cpp **** 			tx_buf[pos++] = (temp>>8) & 0xFF;
 1516              		.loc 2 244 14 discriminator 2
 1517 03da 3B6D     		ldr	r3, [r7, #80]
 1518 03dc 5A1C     		adds	r2, r3, #1
 1519 03de 3A65     		str	r2, [r7, #80]
 244:Src/interface_uart.cpp **** 			tx_buf[pos++] = (temp>>8) & 0xFF;
 1520              		.loc 2 244 18 discriminator 2
 1521 03e0 07F16802 		add	r2, r7, #104
 1522 03e4 1344     		add	r3, r3, r2
 1523 03e6 0A46     		mov	r2, r1
 1524 03e8 03F85C2C 		strb	r2, [r3, #-92]
 245:Src/interface_uart.cpp **** 			tx_buf[pos++] = (erro) & 0xFF;
 1525              		.loc 2 245 30 discriminator 2
 1526 03ec B7F84230 		ldrh	r3, [r7, #66]
 1527 03f0 1B0A     		lsrs	r3, r3, #8
 1528 03f2 9BB2     		uxth	r3, r3
 245:Src/interface_uart.cpp **** 			tx_buf[pos++] = (erro) & 0xFF;
 1529              		.loc 2 245 18 discriminator 2
 1530 03f4 D9B2     		uxtb	r1, r3
 245:Src/interface_uart.cpp **** 			tx_buf[pos++] = (erro) & 0xFF;
 1531              		.loc 2 245 14 discriminator 2
 1532 03f6 3B6D     		ldr	r3, [r7, #80]
 1533 03f8 5A1C     		adds	r2, r3, #1
 1534 03fa 3A65     		str	r2, [r7, #80]
 245:Src/interface_uart.cpp **** 			tx_buf[pos++] = (erro) & 0xFF;
 1535              		.loc 2 245 18 discriminator 2
 1536 03fc 07F16802 		add	r2, r7, #104
 1537 0400 1344     		add	r3, r3, r2
 1538 0402 0A46     		mov	r2, r1
 1539 0404 03F85C2C 		strb	r2, [r3, #-92]
 246:Src/interface_uart.cpp **** 			tx_buf[pos++] = (erro>>8) & 0xFF;
 1540              		.loc 2 246 18 discriminator 2
 1541 0408 B7F84030 		ldrh	r3, [r7, #64]	@ movhi
 1542 040c D9B2     		uxtb	r1, r3
 246:Src/interface_uart.cpp **** 			tx_buf[pos++] = (erro>>8) & 0xFF;
 1543              		.loc 2 246 14 discriminator 2
 1544 040e 3B6D     		ldr	r3, [r7, #80]
 1545 0410 5A1C     		adds	r2, r3, #1
 1546 0412 3A65     		str	r2, [r7, #80]
 246:Src/interface_uart.cpp **** 			tx_buf[pos++] = (erro>>8) & 0xFF;
 1547              		.loc 2 246 18 discriminator 2
 1548 0414 07F16802 		add	r2, r7, #104
 1549 0418 1344     		add	r3, r3, r2
 1550 041a 0A46     		mov	r2, r1
 1551 041c 03F85C2C 		strb	r2, [r3, #-92]
 247:Src/interface_uart.cpp **** 			
 1552              		.loc 2 247 25 discriminator 2
 1553 0420 B7F84030 		ldrh	r3, [r7, #64]
 1554 0424 1B0A     		lsrs	r3, r3, #8
 1555 0426 9BB2     		uxth	r3, r3
 247:Src/interface_uart.cpp **** 			
 1556              		.loc 2 247 18 discriminator 2
 1557 0428 D9B2     		uxtb	r1, r3
 247:Src/interface_uart.cpp **** 			
 1558              		.loc 2 247 14 discriminator 2
 1559 042a 3B6D     		ldr	r3, [r7, #80]
ARM GAS  /tmp/ccqzAvxA.s 			page 54


 1560 042c 5A1C     		adds	r2, r3, #1
 1561 042e 3A65     		str	r2, [r7, #80]
 247:Src/interface_uart.cpp **** 			
 1562              		.loc 2 247 18 discriminator 2
 1563 0430 07F16802 		add	r2, r7, #104
 1564 0434 1344     		add	r3, r3, r2
 1565 0436 0A46     		mov	r2, r1
 1566 0438 03F85C2C 		strb	r2, [r3, #-92]
 250:Src/interface_uart.cpp **** 		}
 1567              		.loc 2 250 19 discriminator 2
 1568 043c 3B6D     		ldr	r3, [r7, #80]
 1569 043e D8B2     		uxtb	r0, r3
 1570 0440 07F10C03 		add	r3, r7, #12
 1571 0444 0093     		str	r3, [sp]
 1572 0446 0023     		movs	r3, #0
 1573 0448 0022     		movs	r2, #0
 1574 044a 8021     		movs	r1, #128
 1575 044c FFF7FEFF 		bl	_Z15UART_PushFrame_hhhhPh
 1576              	.LBE15:
 252:Src/interface_uart.cpp **** 
 1577              		.loc 2 252 3 discriminator 2
 1578 0450 00E0     		b	.L56
 1579              	.L63:
 1580              		.loc 2 255 4
 1581 0452 00BF     		nop
 1582              	.L56:
 1583              	.LBE16:
 1584              	.LBE7:
 256:Src/interface_uart.cpp **** 	
 257:Src/interface_uart.cpp ****     }
 258:Src/interface_uart.cpp **** }
 1585              		.loc 2 258 1 discriminator 1
 1586 0454 00BF     		nop
 1587 0456 6837     		adds	r7, r7, #104
 1588              	.LCFI51:
 1589              		.cfi_def_cfa_offset 8
 1590 0458 BD46     		mov	sp, r7
 1591              	.LCFI52:
 1592              		.cfi_def_cfa_register 13
 1593              		@ sp needed
 1594 045a 80BD     		pop	{r7, pc}
 1595              	.L65:
 1596              		.align	2
 1597              	.L64:
 1598 045c 00000000 		.word	FOCVars
 1599              		.cfi_endproc
 1600              	.LFE2878:
 1602              		.section	.text._Z17parse_uart_frame_P15uart_recv_buf_t,"ax",%progbits
 1603              		.align	1
 1604              		.global	_Z17parse_uart_frame_P15uart_recv_buf_t
 1605              		.syntax unified
 1606              		.thumb
 1607              		.thumb_func
 1608              		.fpu fpv4-sp-d16
 1610              	_Z17parse_uart_frame_P15uart_recv_buf_t:
 1611              	.LFB2879:
 259:Src/interface_uart.cpp **** 
ARM GAS  /tmp/ccqzAvxA.s 			page 55


 260:Src/interface_uart.cpp **** 
 261:Src/interface_uart.cpp **** 
 262:Src/interface_uart.cpp **** int parse_uart_frame_(uart_recv_buf_t *rx_buf) {
 1612              		.loc 2 262 48
 1613              		.cfi_startproc
 1614              		@ args = 0, pretend = 0, frame = 16
 1615              		@ frame_needed = 1, uses_anonymous_args = 0
 1616 0000 80B5     		push	{r7, lr}
 1617              	.LCFI53:
 1618              		.cfi_def_cfa_offset 8
 1619              		.cfi_offset 7, -8
 1620              		.cfi_offset 14, -4
 1621 0002 84B0     		sub	sp, sp, #16
 1622              	.LCFI54:
 1623              		.cfi_def_cfa_offset 24
 1624 0004 00AF     		add	r7, sp, #0
 1625              	.LCFI55:
 1626              		.cfi_def_cfa_register 7
 1627 0006 7860     		str	r0, [r7, #4]
 263:Src/interface_uart.cpp ****     uint16_t len = rx_buf->len;
 1628              		.loc 2 263 28
 1629 0008 7B68     		ldr	r3, [r7, #4]
 1630 000a 1B78     		ldrb	r3, [r3]
 1631 000c DBB2     		uxtb	r3, r3
 1632 000e BB81     		strh	r3, [r7, #12]	@ movhi
 264:Src/interface_uart.cpp ****     uint16_t i = 0;
 1633              		.loc 2 264 14
 1634 0010 0023     		movs	r3, #0
 1635 0012 FB81     		strh	r3, [r7, #14]	@ movhi
 265:Src/interface_uart.cpp **** 	uint8_t psum = 0;
 1636              		.loc 2 265 10
 1637 0014 0023     		movs	r3, #0
 1638 0016 FB72     		strb	r3, [r7, #11]
 266:Src/interface_uart.cpp ****     uint8_t payload = 0;
 1639              		.loc 2 266 13
 1640 0018 0023     		movs	r3, #0
 1641 001a BB72     		strb	r3, [r7, #10]
 267:Src/interface_uart.cpp **** 
 268:Src/interface_uart.cpp ****     if (!rx_buf || rx_buf->len < 4) {
 1642              		.loc 2 268 17
 1643 001c 7B68     		ldr	r3, [r7, #4]
 1644 001e 002B     		cmp	r3, #0
 1645 0020 04D0     		beq	.L67
 1646              		.loc 2 268 28 discriminator 2
 1647 0022 7B68     		ldr	r3, [r7, #4]
 1648 0024 1B78     		ldrb	r3, [r3]
 1649 0026 DBB2     		uxtb	r3, r3
 1650              		.loc 2 268 17 discriminator 2
 1651 0028 032B     		cmp	r3, #3
 1652 002a 01D8     		bhi	.L68
 1653              	.L67:
 1654              		.loc 2 268 17 is_stmt 0 discriminator 3
 1655 002c 0123     		movs	r3, #1
 1656 002e 00E0     		b	.L69
 1657              	.L68:
 1658              		.loc 2 268 17 discriminator 4
 1659 0030 0023     		movs	r3, #0
ARM GAS  /tmp/ccqzAvxA.s 			page 56


 1660              	.L69:
 1661              		.loc 2 268 5 is_stmt 1 discriminator 6
 1662 0032 002B     		cmp	r3, #0
 1663 0034 02D0     		beq	.L70
 269:Src/interface_uart.cpp ****         return -1;  // Invalid parameters
 1664              		.loc 2 269 17
 1665 0036 4FF0FF33 		mov	r3, #-1
 1666 003a 5DE0     		b	.L71
 1667              	.L70:
 270:Src/interface_uart.cpp ****     }
 271:Src/interface_uart.cpp **** 
 272:Src/interface_uart.cpp **** 	for(i = 0; i < len-1; i++)  
 1668              		.loc 2 272 8
 1669 003c 0023     		movs	r3, #0
 1670 003e FB81     		strh	r3, [r7, #14]	@ movhi
 1671              	.L77:
 1672              		.loc 2 272 13 discriminator 1
 1673 0040 FA89     		ldrh	r2, [r7, #14]
 1674              		.loc 2 272 17 discriminator 1
 1675 0042 BB89     		ldrh	r3, [r7, #12]
 1676              		.loc 2 272 20 discriminator 1
 1677 0044 013B     		subs	r3, r3, #1
 1678              		.loc 2 272 15 discriminator 1
 1679 0046 9A42     		cmp	r2, r3
 1680 0048 55DA     		bge	.L72
 273:Src/interface_uart.cpp **** 	{
 274:Src/interface_uart.cpp **** 		if(rx_buf->buf[i] ==0x55 && rx_buf->buf[i+1] ==0xaa  )
 1681              		.loc 2 274 18
 1682 004a FB89     		ldrh	r3, [r7, #14]
 1683              		.loc 2 274 19
 1684 004c 7A68     		ldr	r2, [r7, #4]
 1685 004e 1344     		add	r3, r3, r2
 1686 0050 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 1687              		.loc 2 274 3
 1688 0052 552B     		cmp	r3, #85
 1689 0054 46D1     		bne	.L73
 1690              		.loc 2 274 43 discriminator 1
 1691 0056 FB89     		ldrh	r3, [r7, #14]
 1692              		.loc 2 274 44 discriminator 1
 1693 0058 0133     		adds	r3, r3, #1
 1694              		.loc 2 274 46 discriminator 1
 1695 005a 7A68     		ldr	r2, [r7, #4]
 1696 005c 1344     		add	r3, r3, r2
 1697 005e 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 1698              		.loc 2 274 28 discriminator 1
 1699 0060 AA2B     		cmp	r3, #170
 1700 0062 3FD1     		bne	.L73
 275:Src/interface_uart.cpp **** 		{
 276:Src/interface_uart.cpp **** 			if(i>1)
 1701              		.loc 2 276 4
 1702 0064 FB89     		ldrh	r3, [r7, #14]
 1703 0066 012B     		cmp	r3, #1
 1704 0068 40D8     		bhi	.L78
 277:Src/interface_uart.cpp **** 			{
 278:Src/interface_uart.cpp **** 				break;
 279:Src/interface_uart.cpp **** 			}
 280:Src/interface_uart.cpp **** 			
ARM GAS  /tmp/ccqzAvxA.s 			page 57


 281:Src/interface_uart.cpp **** 			if( (i+2) > ( len-1) )
 1705              		.loc 2 281 9
 1706 006a FB89     		ldrh	r3, [r7, #14]
 1707              		.loc 2 281 14
 1708 006c 5A1C     		adds	r2, r3, #1
 1709              		.loc 2 281 18
 1710 006e BB89     		ldrh	r3, [r7, #12]
 1711              		.loc 2 281 21
 1712 0070 013B     		subs	r3, r3, #1
 1713              		.loc 2 281 4
 1714 0072 9A42     		cmp	r2, r3
 1715 0074 3CDA     		bge	.L79
 282:Src/interface_uart.cpp **** 			{
 283:Src/interface_uart.cpp **** 				break;
 284:Src/interface_uart.cpp **** 			}
 285:Src/interface_uart.cpp **** 			payload = rx_buf->buf[i+2];
 1716              		.loc 2 285 26
 1717 0076 FB89     		ldrh	r3, [r7, #14]
 1718              		.loc 2 285 27
 1719 0078 0233     		adds	r3, r3, #2
 1720              		.loc 2 285 12
 1721 007a 7A68     		ldr	r2, [r7, #4]
 1722 007c 1344     		add	r3, r3, r2
 1723 007e 5B78     		ldrb	r3, [r3, #1]
 1724 0080 BB72     		strb	r3, [r7, #10]
 286:Src/interface_uart.cpp **** 			
 287:Src/interface_uart.cpp **** 			if( payload > (len - i - 4))
 1725              		.loc 2 287 19
 1726 0082 BA89     		ldrh	r2, [r7, #12]
 1727              		.loc 2 287 25
 1728 0084 FB89     		ldrh	r3, [r7, #14]
 1729              		.loc 2 287 23
 1730 0086 D31A     		subs	r3, r2, r3
 1731              		.loc 2 287 16
 1732 0088 DA1E     		subs	r2, r3, #3
 1733              		.loc 2 287 8
 1734 008a BB7A     		ldrb	r3, [r7, #10]	@ zero_extendqisi2
 1735              		.loc 2 287 4
 1736 008c 9A42     		cmp	r2, r3
 1737 008e 31DD     		ble	.L80
 288:Src/interface_uart.cpp **** 			{
 289:Src/interface_uart.cpp **** 				break;
 290:Src/interface_uart.cpp **** 			}
 291:Src/interface_uart.cpp **** 			
 292:Src/interface_uart.cpp **** 			psum = rx_buf->buf[i+payload+3];
 1738              		.loc 2 292 23
 1739 0090 FA89     		ldrh	r2, [r7, #14]
 1740              		.loc 2 292 25
 1741 0092 BB7A     		ldrb	r3, [r7, #10]	@ zero_extendqisi2
 1742              		.loc 2 292 24
 1743 0094 1344     		add	r3, r3, r2
 1744              		.loc 2 292 32
 1745 0096 0333     		adds	r3, r3, #3
 1746              		.loc 2 292 9
 1747 0098 7A68     		ldr	r2, [r7, #4]
 1748 009a 1344     		add	r3, r3, r2
 1749 009c 5B78     		ldrb	r3, [r3, #1]
ARM GAS  /tmp/ccqzAvxA.s 			page 58


 1750 009e FB72     		strb	r3, [r7, #11]
 293:Src/interface_uart.cpp **** 			if( psum == CheckSum(&(rx_buf->buf[i+2]),payload+1) )
 1751              		.loc 2 293 39
 1752 00a0 FB89     		ldrh	r3, [r7, #14]
 1753              		.loc 2 293 40
 1754 00a2 0233     		adds	r3, r3, #2
 1755              		.loc 2 293 24
 1756 00a4 7A68     		ldr	r2, [r7, #4]
 1757 00a6 1344     		add	r3, r3, r2
 1758 00a8 5A1C     		adds	r2, r3, #1
 1759 00aa BB7A     		ldrb	r3, [r7, #10]
 1760 00ac 0133     		adds	r3, r3, #1
 1761 00ae DBB2     		uxtb	r3, r3
 1762 00b0 1946     		mov	r1, r3
 1763 00b2 1046     		mov	r0, r2
 1764 00b4 FFF7FEFF 		bl	_ZL8CheckSumPhh
 1765 00b8 0346     		mov	r3, r0
 1766 00ba 1A46     		mov	r2, r3
 1767              		.loc 2 293 13
 1768 00bc FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 1769 00be 9342     		cmp	r3, r2
 1770 00c0 0CBF     		ite	eq
 1771 00c2 0123     		moveq	r3, #1
 1772 00c4 0023     		movne	r3, #0
 1773 00c6 DBB2     		uxtb	r3, r3
 1774              		.loc 2 293 4
 1775 00c8 002B     		cmp	r3, #0
 1776 00ca 0BD0     		beq	.L73
 294:Src/interface_uart.cpp **** 			{
 295:Src/interface_uart.cpp **** 				UART_ParseFrame_(&(rx_buf->buf[i+2]));  // ����֡����
 1777              		.loc 2 295 36
 1778 00cc FB89     		ldrh	r3, [r7, #14]
 1779              		.loc 2 295 37
 1780 00ce 0233     		adds	r3, r3, #2
 1781              		.loc 2 295 21
 1782 00d0 7A68     		ldr	r2, [r7, #4]
 1783 00d2 1344     		add	r3, r3, r2
 1784 00d4 0133     		adds	r3, r3, #1
 1785 00d6 1846     		mov	r0, r3
 1786 00d8 FFF7FEFF 		bl	_Z16UART_ParseFrame_Ph
 296:Src/interface_uart.cpp **** 				uart_recv_buf.len = 0;
 1787              		.loc 2 296 23
 1788 00dc 084B     		ldr	r3, .L81
 1789 00de 0022     		movs	r2, #0
 1790 00e0 1A70     		strb	r2, [r3]
 297:Src/interface_uart.cpp **** 				break;
 1791              		.loc 2 297 5
 1792 00e2 08E0     		b	.L72
 1793              	.L73:
 272:Src/interface_uart.cpp **** 	{
 1794              		.loc 2 272 2 discriminator 2
 1795 00e4 FB89     		ldrh	r3, [r7, #14]
 1796 00e6 0133     		adds	r3, r3, #1
 1797 00e8 FB81     		strh	r3, [r7, #14]	@ movhi
 1798 00ea A9E7     		b	.L77
 1799              	.L78:
 278:Src/interface_uart.cpp **** 			}
ARM GAS  /tmp/ccqzAvxA.s 			page 59


 1800              		.loc 2 278 5
 1801 00ec 00BF     		nop
 1802 00ee 02E0     		b	.L72
 1803              	.L79:
 283:Src/interface_uart.cpp **** 			}
 1804              		.loc 2 283 5
 1805 00f0 00BF     		nop
 1806 00f2 00E0     		b	.L72
 1807              	.L80:
 289:Src/interface_uart.cpp **** 			}
 1808              		.loc 2 289 5
 1809 00f4 00BF     		nop
 1810              	.L72:
 298:Src/interface_uart.cpp **** 			}
 299:Src/interface_uart.cpp **** 			else
 300:Src/interface_uart.cpp **** 			{
 301:Src/interface_uart.cpp **** 			//	while(1);
 302:Src/interface_uart.cpp **** 			}
 303:Src/interface_uart.cpp **** 		}
 304:Src/interface_uart.cpp **** 	}
 305:Src/interface_uart.cpp **** 	return 0;
 1811              		.loc 2 305 9
 1812 00f6 0023     		movs	r3, #0
 1813              	.L71:
 306:Src/interface_uart.cpp **** }
 1814              		.loc 2 306 1
 1815 00f8 1846     		mov	r0, r3
 1816 00fa 1037     		adds	r7, r7, #16
 1817              	.LCFI56:
 1818              		.cfi_def_cfa_offset 8
 1819 00fc BD46     		mov	sp, r7
 1820              	.LCFI57:
 1821              		.cfi_def_cfa_register 13
 1822              		@ sp needed
 1823 00fe 80BD     		pop	{r7, pc}
 1824              	.L82:
 1825              		.align	2
 1826              	.L81:
 1827 0100 00000000 		.word	_ZL13uart_recv_buf
 1828              		.cfi_endproc
 1829              	.LFE2879:
 1831              		.text
 1832              	.Letext0:
 1833              		.file 3 "/usr/share/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/machine/_default_type
 1834              		.file 4 "/usr/share/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/sys/_stdint.h"
 1835              		.file 5 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g431xx.h"
 1836              		.file 6 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g4xx.h"
 1837              		.file 7 "/usr/share/gcc-arm-none-eabi-10-2020-q4-major/lib/gcc/arm-none-eabi/10.2.1/include/stddef
 1838              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h"
 1839              		.file 9 "Middlewares/Third_Party/FreeRTOS/Source/include/task.h"
 1840              		.file 10 "Middlewares/Third_Party/FreeRTOS/Source/include/queue.h"
 1841              		.file 11 "Middlewares/Third_Party/FreeRTOS/Source/include/semphr.h"
 1842              		.file 12 "Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS/cmsis_os.h"
 1843              		.file 13 "Inc/interface_uart.h"
 1844              		.file 14 "Inc/freertos_vars.h"
 1845              		.file 15 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h"
 1846              		.file 16 "Inc/mc_type.h"
ARM GAS  /tmp/ccqzAvxA.s 			page 60


 1847              		.file 17 "/usr/share/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/c++/10.2.1/cmath"
 1848              		.file 18 "/usr/share/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/c++/10.2.1/type_trai
 1849              		.file 19 "/usr/share/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/c++/10.2.1/debug/deb
 1850              		.file 20 "/usr/share/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/c++/10.2.1/bits/std_
 1851              		.file 21 "/usr/share/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/c++/10.2.1/tr1/speci
 1852              		.file 22 "/usr/share/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/c++/10.2.1/arm-none-
 1853              		.file 23 "/usr/share/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/c++/10.2.1/bits/pred
 1854              		.file 24 "/usr/share/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/math.h"
 1855              		.file 25 "/usr/share/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/c++/10.2.1/math.h"
 1856              		.file 26 "Inc/mc_config.h"
 1857              		.file 27 "Inc/utils.hpp"
 1858              		.file 28 "<built-in>"
ARM GAS  /tmp/ccqzAvxA.s 			page 61


DEFINED SYMBOLS
                            *ABS*:0000000000000000 interface_uart.cpp
     /tmp/ccqzAvxA.s:15     .rodata:0000000000000000 $d
     /tmp/ccqzAvxA.s:22     .rodata._ZL18CHANNEL_OFFSET_TAB:0000000000000000 $d
     /tmp/ccqzAvxA.s:25     .rodata._ZL18CHANNEL_OFFSET_TAB:0000000000000000 _ZL18CHANNEL_OFFSET_TAB
     /tmp/ccqzAvxA.s:28     .text.LL_DMA_EnableChannel:0000000000000000 $t
     /tmp/ccqzAvxA.s:35     .text.LL_DMA_EnableChannel:0000000000000000 LL_DMA_EnableChannel
     /tmp/ccqzAvxA.s:93     .text.LL_DMA_EnableChannel:0000000000000040 $d
     /tmp/ccqzAvxA.s:98     .text.LL_DMA_DisableChannel:0000000000000000 $t
     /tmp/ccqzAvxA.s:104    .text.LL_DMA_DisableChannel:0000000000000000 LL_DMA_DisableChannel
     /tmp/ccqzAvxA.s:161    .text.LL_DMA_DisableChannel:0000000000000040 $d
     /tmp/ccqzAvxA.s:166    .text.LL_DMA_SetDataLength:0000000000000000 $t
     /tmp/ccqzAvxA.s:172    .text.LL_DMA_SetDataLength:0000000000000000 LL_DMA_SetDataLength
     /tmp/ccqzAvxA.s:234    .text.LL_DMA_SetDataLength:0000000000000048 $d
     /tmp/ccqzAvxA.s:239    .text.LL_DMA_SetMemoryAddress:0000000000000000 $t
     /tmp/ccqzAvxA.s:245    .text.LL_DMA_SetMemoryAddress:0000000000000000 LL_DMA_SetMemoryAddress
     /tmp/ccqzAvxA.s:296    .text.LL_DMA_SetMemoryAddress:0000000000000030 $d
     /tmp/ccqzAvxA.s:301    .rodata._ZL19USART_PRESCALER_TAB:0000000000000000 $d
     /tmp/ccqzAvxA.s:304    .rodata._ZL19USART_PRESCALER_TAB:0000000000000000 _ZL19USART_PRESCALER_TAB
     /tmp/ccqzAvxA.s:318    .rodata._ZL16OFFSET_TAB_CCMRx:0000000000000000 $d
     /tmp/ccqzAvxA.s:321    .rodata._ZL16OFFSET_TAB_CCMRx:0000000000000000 _ZL16OFFSET_TAB_CCMRx
     /tmp/ccqzAvxA.s:324    .rodata._ZL14SHIFT_TAB_OCxx:0000000000000000 $d
     /tmp/ccqzAvxA.s:327    .rodata._ZL14SHIFT_TAB_OCxx:0000000000000000 _ZL14SHIFT_TAB_OCxx
     /tmp/ccqzAvxA.s:330    .rodata._ZL14SHIFT_TAB_ICxx:0000000000000000 $d
     /tmp/ccqzAvxA.s:333    .rodata._ZL14SHIFT_TAB_ICxx:0000000000000000 _ZL14SHIFT_TAB_ICxx
     /tmp/ccqzAvxA.s:336    .rodata._ZL14SHIFT_TAB_CCxP:0000000000000000 $d
     /tmp/ccqzAvxA.s:339    .rodata._ZL14SHIFT_TAB_CCxP:0000000000000000 _ZL14SHIFT_TAB_CCxP
     /tmp/ccqzAvxA.s:342    .rodata._ZL14SHIFT_TAB_OISx:0000000000000000 $d
     /tmp/ccqzAvxA.s:345    .rodata._ZL14SHIFT_TAB_OISx:0000000000000000 _ZL14SHIFT_TAB_OISx
     /tmp/ccqzAvxA.s:348    .rodata._ZL12one_by_sqrt3:0000000000000000 $d
     /tmp/ccqzAvxA.s:351    .rodata._ZL12one_by_sqrt3:0000000000000000 _ZL12one_by_sqrt3
     /tmp/ccqzAvxA.s:354    .rodata._ZL12two_by_sqrt3:0000000000000000 $d
     /tmp/ccqzAvxA.s:357    .rodata._ZL12two_by_sqrt3:0000000000000000 _ZL12two_by_sqrt3
     /tmp/ccqzAvxA.s:360    .rodata._ZL10sqrt3_by_2:0000000000000000 $d
     /tmp/ccqzAvxA.s:363    .rodata._ZL10sqrt3_by_2:0000000000000000 _ZL10sqrt3_by_2
     /tmp/ccqzAvxA.s:366    .bss._ZL13dma_tx_buffer:0000000000000000 $d
     /tmp/ccqzAvxA.s:369    .bss._ZL13dma_tx_buffer:0000000000000000 _ZL13dma_tx_buffer
     /tmp/ccqzAvxA.s:374    .bss._ZL6tx_len:0000000000000000 _ZL6tx_len
     /tmp/ccqzAvxA.s:375    .bss._ZL6tx_len:0000000000000000 $d
     /tmp/ccqzAvxA.s:377    .bss._ZL13uart_recv_buf:0000000000000000 $d
     /tmp/ccqzAvxA.s:380    .bss._ZL13uart_recv_buf:0000000000000000 _ZL13uart_recv_buf
     /tmp/ccqzAvxA.s:387    .bss.uart_thread:0000000000000000 uart_thread
     /tmp/ccqzAvxA.s:384    .bss.uart_thread:0000000000000000 $d
     /tmp/ccqzAvxA.s:394    .rodata.stack_size_uart_thread:0000000000000000 stack_size_uart_thread
     /tmp/ccqzAvxA.s:391    .rodata.stack_size_uart_thread:0000000000000000 $d
     /tmp/ccqzAvxA.s:397    .text.copy_data_to_uart_buffer:0000000000000000 $t
     /tmp/ccqzAvxA.s:404    .text.copy_data_to_uart_buffer:0000000000000000 copy_data_to_uart_buffer
     /tmp/ccqzAvxA.s:484    .text.copy_data_to_uart_buffer:0000000000000058 $d
     /tmp/ccqzAvxA.s:490    .text._ZL18uart_server_threadPKv:0000000000000000 $t
     /tmp/ccqzAvxA.s:496    .text._ZL18uart_server_threadPKv:0000000000000000 _ZL18uart_server_threadPKv
     /tmp/ccqzAvxA.s:1610   .text._Z17parse_uart_frame_P15uart_recv_buf_t:0000000000000000 _Z17parse_uart_frame_P15uart_recv_buf_t
     /tmp/ccqzAvxA.s:555    .text._ZL18uart_server_threadPKv:000000000000003c $d
     /tmp/ccqzAvxA.s:571    .text.start_uart_server:0000000000000000 $t
     /tmp/ccqzAvxA.s:578    .text.start_uart_server:0000000000000000 start_uart_server
     /tmp/ccqzAvxA.s:627    .text.start_uart_server:000000000000002c $d
     /tmp/ccqzAvxA.s:633    .text._ZL8CheckSumPhh:0000000000000000 $t
     /tmp/ccqzAvxA.s:639    .text._ZL8CheckSumPhh:0000000000000000 _ZL8CheckSumPhh
ARM GAS  /tmp/ccqzAvxA.s 			page 62


     /tmp/ccqzAvxA.s:707    .text._Z15UART_PushFrame_hhhhPh:0000000000000000 $t
     /tmp/ccqzAvxA.s:714    .text._Z15UART_PushFrame_hhhhPh:0000000000000000 _Z15UART_PushFrame_hhhhPh
     /tmp/ccqzAvxA.s:914    .text._Z15UART_PushFrame_hhhhPh:0000000000000114 $d
     /tmp/ccqzAvxA.s:921    .text._Z16UART_ParseFrame_Ph:0000000000000000 $t
     /tmp/ccqzAvxA.s:928    .text._Z16UART_ParseFrame_Ph:0000000000000000 _Z16UART_ParseFrame_Ph
     /tmp/ccqzAvxA.s:999    .text._Z16UART_ParseFrame_Ph:0000000000000058 $d
     /tmp/ccqzAvxA.s:1004   .text._Z16UART_ParseFrame_Ph:000000000000006c $t
     /tmp/ccqzAvxA.s:1013   .text._Z16UART_ParseFrame_Ph:000000000000007c $d
     /tmp/ccqzAvxA.s:1022   .text._Z16UART_ParseFrame_Ph:00000000000000a0 $t
     /tmp/ccqzAvxA.s:1598   .text._Z16UART_ParseFrame_Ph:000000000000045c $d
     /tmp/ccqzAvxA.s:1603   .text._Z17parse_uart_frame_P15uart_recv_buf_t:0000000000000000 $t
     /tmp/ccqzAvxA.s:1827   .text._Z17parse_uart_frame_P15uart_recv_buf_t:0000000000000100 $d

UNDEFINED SYMBOLS
osSemaphoreRelease
sem_uart_dma
osSemaphoreWait
osThreadCreate
_Z7OD_ReadttPt
_Z8OD_Writettl
_Z8PDO_ReadhPt
FOCVars
