INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrapper
INFO: [VRFC 10-2458] undeclared symbol awid, assumed default net type wire [D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v:479]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_biu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_biu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_clk_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_clk_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_clkgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_clkgate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_dtcm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_dtcm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_extend_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_extend_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_bjp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_bjp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_csrctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_csrctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_dpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_dpath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_lsuagu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_lsuagu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_muldiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_muldiv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_rglr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_rglr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_branchslv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_branchslv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_commit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_disp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_excp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_excp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_longpwbck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_longpwbck
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_oitf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_oitf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_exu_wbck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_wbck
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_ifetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_ifetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_ift2icb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_ift2icb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_litebpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_litebpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_ifu_minidec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_minidec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_irq_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_irq_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_itcm_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_itcm_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_itcm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_itcm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_lsu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_lsu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_lsu_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_lsu_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_reset_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_reset_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/soc/e203_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/core/e203_srams.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_srams
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_clint
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_gfcm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_gfcm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_hclkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_hclkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_hclkgen_rstsync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_hclkgen_rstsync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_main
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_mems.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_mems
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_perips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_perips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_plic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_plic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_pllclkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_pllclkdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_bit_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_bit_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_byte_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_byte_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/i2c_master_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_mem_ctrl
INFO: [VRFC 10-311] analyzing module ddr_request
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_1cyc_sram_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_1cyc_sram_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_129.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_129
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_36.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_36
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_67.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_67
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_DeglitchShiftRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_DeglitchShiftRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_LevelGateway.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_LevelGateway
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_ResetCatchAndSync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_ResetCatchAndSync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_ResetCatchAndSync_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_ResetCatchAndSync_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_lclkgen_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_lclkgen_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_porrst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_porrst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_clint
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_clint_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_clint_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_expl_apb_slv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_expl_apb_slv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_expl_axi_slv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_expl_axi_slv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_flash_qspi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_flash_qspi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_flash_qspi_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_flash_qspi_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_pipe_stage
INFO: [VRFC 10-311] analyzing module sirv_gnrl_sync
INFO: [VRFC 10-311] analyzing module sirv_gnrl_cdc_rx
INFO: [VRFC 10-311] analyzing module sirv_gnrl_cdc_tx
INFO: [VRFC 10-311] analyzing module sirv_gnrl_bypbuf
INFO: [VRFC 10-311] analyzing module sirv_gnrl_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dfflrs
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dfflr
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffl
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffrs
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffr
INFO: [VRFC 10-311] analyzing module sirv_gnrl_ltch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_icbs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_arbt
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_buffer
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_n2w
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_splt
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb2axi
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb32towishb8
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb2apb
INFO: [VRFC 10-311] analyzing module sirv_gnrl_axi_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_gpio_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gpio_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_hclkgen_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_hclkgen_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/fab/sirv_icb1to16_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to16_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/fab/sirv_icb1to2_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to2_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/fab/sirv_icb1to8_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to8_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/debug/sirv_jtag_dtm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_jtag_dtm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_jtaggpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_jtaggpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/mems/sirv_mrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_mrom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/mems/sirv_mrom_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_mrom_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_otp_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_otp_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_plic_man.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_plic_man
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_plic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_plic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pmu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pmu_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pmu_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm16_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm16_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm16_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm16_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm8_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm8_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm8_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwm8_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_pwmgpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pwmgpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_1cs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_1cs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_1cs_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_1cs_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_4cs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_4cs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_4cs_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_4cs_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_media.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_media
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_media_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_media_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_media_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_media_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_physical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_physical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_physical_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_physical_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_physical_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_physical_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_queue_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_queue_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_repeater_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_repeater_6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_rtc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_rtc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_sim_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_sim_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spi_flashmap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_flashmap
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spigpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_spigpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spigpioport_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_spigpioport_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_spigpioport_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_spigpioport_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/general/sirv_sram_icb_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_sram_icb_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_tl_repeater_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tl_repeater_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_tlfragmenter_qspi_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tlfragmenter_qspi_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_tlwidthwidget_qspi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tlwidthwidget_qspi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uartgpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uartgpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uartrx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uartrx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_uarttx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_uarttx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sources_1/imports/rtl/perips/sirv_wdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_wdog
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/lab3_ddr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_ddr_tb
