// Seed: 661254396
`define pp_1 0
`define pp_2 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  logic id_5 (
      id_2 + (1'b0),
      id_4,
      id_3,
      0,
      id_1
  );
  always id_4 = id_3;
  always
    if (id_3)
      repeat (1 === "")
        if (id_5[1'b0&1] | id_1) begin
          id_2 = 1'h0 + 1;
        end : id_6
  assign id_2 = id_6 <= 1;
  logic id_7, id_8;
  assign id_6 = 1;
endmodule
`timescale 1ps / 1 ps `resetall
module module_1 (
    input logic id_1,
    output id_2
    , id_3
);
  assign id_2 = id_2;
  logic id_4;
  logic id_5;
  initial SystemTFIdentifier(1, 1);
  assign id_3 = id_5;
  assign id_3[1] = 1;
  assign id_2 = id_3;
endmodule
module module_2;
  logic id_2 = 1 == id_1;
  logic id_3;
endmodule
