
*** Running xst
    with args -ifn "mojo_top.xst" -ofn "mojo_top.srp" -intstyle ise

Reading design: mojo_top.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/Karl/Documents/FPGAProjects/mojo-base-project-master/src/cclk_detector.v" into library work
Parsing module <cclk_detector>.
INFO:HDLCompiler:693 - "C:/Users/Karl/Documents/FPGAProjects/mojo-base-project-master/src/cclk_detector.v" Line 10. parameter declaration becomes local in cclk_detector with formal parameter declaration list
Analyzing Verilog file "C:/Users/Karl/Documents/FPGAProjects/mojo-base-project-master/src/avr_interface.v" into library work
Parsing module <avr_interface>.
INFO:HDLCompiler:693 - "C:/Users/Karl/Documents/FPGAProjects/mojo-base-project-master/src/avr_interface.v" Line 80. parameter declaration becomes local in avr_interface with formal parameter declaration list
Analyzing Verilog file "C:/Users/Karl/Documents/FPGAProjects/mojo-base-project-master/src/spi_slave.v" into library work
Parsing module <spi_slave>.
Analyzing Verilog file "C:/Users/Karl/Documents/FPGAProjects/mojo-base-project-master/src/serial_rx.v" into library work
Parsing module <serial_rx>.
INFO:HDLCompiler:693 - "C:/Users/Karl/Documents/FPGAProjects/mojo-base-project-master/src/serial_rx.v" Line 12. parameter declaration becomes local in serial_rx with formal parameter declaration list
Analyzing Verilog file "C:/Users/Karl/Documents/FPGAProjects/mojo-base-project-master/src/serial_tx.v" into library work
Parsing module <serial_tx>.
INFO:HDLCompiler:693 - "C:/Users/Karl/Documents/FPGAProjects/mojo-base-project-master/src/serial_tx.v" Line 14. parameter declaration becomes local in serial_tx with formal parameter declaration list
Analyzing Verilog file "C:/Users/Karl/Documents/FPGAProjects/mojo-base-project-master/src/mojo_top.v" into library work
Parsing module <mojo_top>.
Analyzing Verilog file "C:/Users/Karl/Documents/FPGAProjects/mojo-base-project-master/blinker/blinker.srcs/sources_1/new/blinker.v" into library work
Parsing module <blinker>.
Analyzing Verilog file "C:/Users/Karl/Documents/FPGAProjects/mojo-base-project-master/blinker/blinker.srcs/sources_1/new/pwm.v" into library work
Parsing module <pwm>.
Analyzing Verilog file "C:/Users/Karl/Documents/FPGAProjects/mojo-base-project-master/blinker/blinker.srcs/sources_1/new/counter.v" into library work
Parsing module <counter>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top>.

Elaborating module <counter>.

Elaborating module <pwm(CTR_LEN=8)>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top>.
    Related source file is "C:/Users/Karl/Documents/FPGAProjects/mojo-base-project-master/src/mojo_top.v".
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 26
    Found 1-bit tristate buffer for signal <avr_rx> created at line 27
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 28
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 28
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 28
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 28
    Summary:
	inferred   6 Tristate(s).
Unit <mojo_top> synthesized.

Synthesizing Unit <counter>.
    Related source file is "C:/Users/Karl/Documents/FPGAProjects/mojo-base-project-master/blinker/blinker.srcs/sources_1/new/counter.v".
    Found 25-bit register for signal <ctr_q>.
    Found 25-bit adder for signal <ctr_d> created at line 32.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <counter> synthesized.

Synthesizing Unit <pwm>.
    Related source file is "C:/Users/Karl/Documents/FPGAProjects/mojo-base-project-master/blinker/blinker.srcs/sources_1/new/pwm.v".
        CTR_LEN = 8
    Found 1-bit register for signal <pwm_q>.
    Found 8-bit register for signal <ctr_q>.
    Found 8-bit adder for signal <ctr_d> created at line 14.
    Found 8-bit comparator greater for signal <pwm_d> created at line 16
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <pwm> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 25-bit adder                                          : 1
 8-bit adder                                           : 1
# Registers                                            : 3
 1-bit register                                        : 1
 25-bit register                                       : 1
 8-bit register                                        : 1
# Comparators                                          : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 1
 8-bit 2-to-1 multiplexer                              : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <counter>.
The following registers are absorbed into counter <ctr_q>: 1 register on signal <ctr_q>.
Unit <counter> synthesized (advanced).

Synthesizing (advanced) Unit <pwm>.
The following registers are absorbed into counter <ctr_q>: 1 register on signal <ctr_q>.
Unit <pwm> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 25-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Registers                                            : 1
 Flip-Flops                                            : 1
# Comparators                                          : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 1
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mojo_top> ...

Optimizing unit <counter> ...
INFO:Xst:2261 - The FF/Latch <myPWM/ctr_q_2> in Unit <mojo_top> is equivalent to the following FF/Latch, which will be removed : <myCounter/ctr_q_2> 
INFO:Xst:2261 - The FF/Latch <myPWM/ctr_q_3> in Unit <mojo_top> is equivalent to the following FF/Latch, which will be removed : <myCounter/ctr_q_3> 
INFO:Xst:2261 - The FF/Latch <myPWM/ctr_q_4> in Unit <mojo_top> is equivalent to the following FF/Latch, which will be removed : <myCounter/ctr_q_4> 
INFO:Xst:2261 - The FF/Latch <myPWM/ctr_q_5> in Unit <mojo_top> is equivalent to the following FF/Latch, which will be removed : <myCounter/ctr_q_5> 
INFO:Xst:2261 - The FF/Latch <myPWM/ctr_q_6> in Unit <mojo_top> is equivalent to the following FF/Latch, which will be removed : <myCounter/ctr_q_6> 
INFO:Xst:2261 - The FF/Latch <myPWM/ctr_q_7> in Unit <mojo_top> is equivalent to the following FF/Latch, which will be removed : <myCounter/ctr_q_7> 
INFO:Xst:2261 - The FF/Latch <myPWM/ctr_q_0> in Unit <mojo_top> is equivalent to the following FF/Latch, which will be removed : <myCounter/ctr_q_0> 
INFO:Xst:2261 - The FF/Latch <myPWM/ctr_q_1> in Unit <mojo_top> is equivalent to the following FF/Latch, which will be removed : <myCounter/ctr_q_1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 26
 Flip-Flops                                            : 26

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 26    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.999ns (Maximum Frequency: 250.063MHz)
   Minimum input arrival time before clock: 4.125ns
   Maximum output required time after clock: 4.380ns
   Maximum combinational path delay: No path found

=========================================================================
