// Seed: 2803227248
module module_0 (
    input tri0 id_0
);
  tri id_2;
  assign id_3 = id_2;
  assign module_1.id_2 = 0;
  wire id_4;
  always_ff for (type_18 id_5 = id_5 | id_3 && id_4; id_0; id_2 += -1'b0);
  parameter id_6 = -1'b0;
  wire id_7;
  tri id_8, id_9;
  wor id_10, id_11;
  assign id_2 = -1;
  assign id_3 = id_11;
  wire id_12;
  assign id_5 = id_6;
  wire id_13;
  always_latch id_8 = id_2;
  wire id_14, id_15 = id_7;
endmodule
module module_1 (
    input tri0 id_0
);
  parameter id_2 = -1'b0;
  assign id_3 = 1;
  id_4 :
  assert property (@(-1) 1) id_2 = 1;
  else id_3 = -1;
  module_0 modCall_1 (id_0);
endmodule
