// This is a problem dealing with vectors in Verilog
module four_bit_vector_gates ( 
    input [3:0] in,
    output out_and,
    output out_or,
    output out_xor );
// Build a combinational circuit with four inputs, in[3:0]
// There are 3 outputs:
// 1) out_and: output of a 4-input AND gate
// 2) out_or: output of a 4-input OR gate
// 3) out_xor: output of a 4-input XOR gate
// Insert code here
