#Build: HAPS (R) ProtoCompiler 100 R-2020.12-SP1-1, Build 198R, Apr  8 2022
#install: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1
#OS: Linux 
#Hostname: ws35

# Sun Apr  9 22:42:17 2023

#Implementation: c0


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: HAPS (R) ProtoCompiler 100
Build: R-2020.12-SP1-1
Install: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1
OS: CentOS Linux 7 (Core)
Hostname: ws35
max virtual memory: unlimited (bytes)
max user processes: 4096
max stack size: 8388608 (bytes)


Database state : /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/|c0
Synopsys HDL Compiler, Version comp202012pcp4, Build 193R, Built Apr  8 2022 21:30:14, @4216327

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: HAPS (R) ProtoCompiler 100
Build: R-2020.12-SP1-1
Install: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1
OS: CentOS Linux 7 (Core)
Hostname: ws35
max virtual memory: unlimited (bytes)
max user processes: 4096
max stack size: 8388608 (bytes)


Database state : /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/|c0
Synopsys Synopsys Netlist Linker, Version comp202012pcp4, Build 193R, Built Apr  8 2022 21:30:14, @4216327

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 144MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Apr  9 22:42:18 2023

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/compile/c0/synwork/FB1_uD_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Apr  9 22:42:18 2023

###########################################################]
Global Optimizer Report

###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: HAPS (R) ProtoCompiler 100
Build: R-2020.12-SP1-1
Install: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1
OS: CentOS Linux 7 (Core)
Hostname: ws35
max virtual memory: unlimited (bytes)
max user processes: 4096
max stack size: 8388608 (bytes)


Database state : /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/|c0
Synopsys Synopsys Netlist Linker, Version comp202012pcp4, Build 193R, Built Apr  8 2022 21:30:14, @4216327

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 145MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Apr  9 22:42:20 2023

###########################################################]
# Sun Apr  9 22:42:20 2023


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: HAPS (R) ProtoCompiler 100
Build: R-2020.12-SP1-1
Install: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1
OS: CentOS Linux 7 (Core)
Hostname: ws35
max virtual memory: unlimited (bytes)
max user processes: 4096
max stack size: 10485760 (bytes)


Database state : /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/|c0
Synopsys Xilinx Technology Mapper, Version map202012pcp4, Build 193R, Built Apr  8 2022 21:27:09, @4216327


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 238MB peak: 238MB)

@N: MF915 |Option synthesis_strategy=advanced is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 253MB peak: 253MB)

@W: FX1020 |A simulation mismatch is possible. Ignoring vendor library default initial value on registers, because the default value is not set. To enable vendor library default initial values, add the command "set_option -support_implicit_init_netlist 1" to the project file.

Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 253MB peak: 253MB)


Target platform is HAPS-100, running ProtoCompiler.

@N: MF990 |On Demand Uniquification flow enabled 

Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 253MB peak: 253MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 253MB peak: 253MB)

NConnInternalConnection caching is on

Starting functional verification of DisTri Cleanupfolded (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 784MB peak: 784MB)


Started DisTri Cleanup folded (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 784MB peak: 784MB)


Starting disabled tri cleanup (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 784MB peak: 784MB)


Finished disabled tri cleanup (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 784MB peak: 784MB)


Finished DisTri Cleanup folded (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 784MB peak: 784MB)


Finished functional verification of DisTri Cleanup (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 784MB peak: 784MB)


Starting bidir resolution (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 784MB peak: 784MB)


Finished bidir resolution (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 784MB peak: 784MB)


Start optimization across hierarchy (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 784MB peak: 784MB)


Finished optimization across hierarchy (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 784MB peak: 784MB)


Starting functional verification of DisTri Cleanupfolded (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 784MB peak: 784MB)


Started DisTri Cleanup folded (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 784MB peak: 784MB)


Starting disabled tri cleanup (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 784MB peak: 784MB)


Finished disabled tri cleanup (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 784MB peak: 784MB)


Finished DisTri Cleanup folded (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 784MB peak: 784MB)


Finished functional verification of DisTri Cleanup (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 784MB peak: 784MB)


Finished netlist restructuring (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 784MB peak: 784MB)

No subsystems found. Skipping subsystem constant report.

Start clock netlist generation (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 784MB peak: 784MB)


ODU CTE is ON (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 784MB peak: 784MB)


ODU CTE: doing uniquification (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 784MB peak: 784MB)


ODU CTE: done uniquification (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 784MB peak: 784MB)


Deleting unused ports (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 784MB peak: 784MB)


Deleted 14 (52) unused ports across 4 views (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 784MB peak: 784MB)


ODU CTE: removed non-clocks (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 784MB peak: 784MB)


Finished clock netlist generation (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 784MB peak: 784MB)

Finished Prepass Opt Phase.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 784MB peak: 784MB)

Process took 0h:00m:11s realtime, 0h:00m:11s cputime
# Sun Apr  9 22:42:32 2023

###########################################################]
Premap Report

# Sun Apr  9 22:42:33 2023


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: HAPS (R) ProtoCompiler 100
Build: R-2020.12-SP1-1
Install: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1
OS: CentOS Linux 7 (Core)
Hostname: ws35
max virtual memory: unlimited (bytes)
max user processes: 4096
max stack size: 10485760 (bytes)


Database state : /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/|pm0
Synopsys Xilinx Technology Pre-mapping, Version map202012pcp4, Build 193R, Built Apr  8 2022 21:27:09, @4216327


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 238MB peak: 238MB)

Reading constraint file: /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/common_files/srs_cons_var.fdc
Reading constraint file: /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/common_files/tdm_cons_var.fdc
Reading constraint file: /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_pinloc.fdc
Reading constraint file: /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_iostd.fdc
Reading constraint file: /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_attr.fdc
Reading constraint file: /home/u108/u108061217/RISC-V-pipeline-CPU/design.fdc
Reading constraint file: /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_timing.fdc
Reading constraint file: /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/common_files/clockgen_cons.fdc
Reading constraint file: /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_haps_timing.fdc
See report FB1_uD_scck.rpt@N: MF915 |Option synthesis_strategy=advanced is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 258MB peak: 258MB)

@W: FX1020 |A simulation mismatch is possible. Ignoring vendor library default initial value on registers, because the default value is not set. To enable vendor library default initial values, add the command "set_option -support_implicit_init_netlist 1" to the project file.

Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 258MB peak: 258MB)

@W: FX161 :|Ignoring improper width location constraint L37 
@W: FX161 :|Ignoring improper width location constraint M38 
@W: FX161 :|Ignoring improper width location constraint K37 
@W: FX161 :|Ignoring improper width location constraint T37 
@W: FX161 :|Ignoring improper width location constraint L39 
@W: FX161 :|Ignoring improper width location constraint L40 
@W: FX161 :|Ignoring improper width location constraint B52 
@W: FX161 :|Ignoring improper width location constraint C54 
@W: FX161 :|Ignoring improper width location constraint C53 
@W: FX161 :|Ignoring improper width location constraint A55 
@W: FX161 :|Ignoring improper width location constraint A54 
@W: FX161 :|Ignoring improper width location constraint J28 
@W: FX161 :|Ignoring improper width location constraint E55 
@W: FX161 :|Ignoring improper width location constraint F55 
@W: FX161 :|Ignoring improper width location constraint E28 
@W: FX161 :|Ignoring improper width location constraint B54 
@W: FX161 :|Ignoring improper width location constraint B53 
@W: FX161 :|Ignoring improper width location constraint H31 
@W: FX161 :|Ignoring improper width location constraint G54 
@W: FX161 :|Ignoring improper width location constraint H30 
@W: FX161 :|Ignoring improper width location constraint H54 
@W: FX161 :|Ignoring improper width location constraint D53 
@W: FX161 :|Ignoring improper width location constraint J32 
@W: FX161 :|Ignoring improper width location constraint G33 
@W: FX161 :|Ignoring improper width location constraint D52 
@W: FX161 :|Ignoring improper width location constraint H55 
@W: FX161 :|Ignoring improper width location constraint G28 
@W: FX161 :|Ignoring improper width location constraint J55 
@W: FX161 :|Ignoring improper width location constraint F52 
@W: FX161 :|Ignoring improper width location constraint F27 
@W: FX161 :|Ignoring improper width location constraint G52 
@W: FX161 :|Ignoring improper width location constraint H28 
@W: FX161 :|Ignoring improper width location constraint E54 
@W: FX161 :|Ignoring improper width location constraint F54 
@W: FX161 :|Ignoring improper width location constraint E29 
@W: FX161 :|Ignoring improper width location constraint G53 
@W: FX161 :|Ignoring improper width location constraint H53 
@W: FX161 :|Ignoring improper width location constraint J27 
@W: FX161 :|Ignoring improper width location constraint C56 
@W: FX161 :|Ignoring improper width location constraint E27 
@W: FX161 :|Ignoring improper width location constraint D56 
@W: FX161 :|Ignoring improper width location constraint K39 
@W: FX161 :|Ignoring improper width location constraint G56 
@W: FX161 :|Ignoring improper width location constraint A36 
@W: FX161 :|Ignoring improper width location constraint H56 
@W: FX161 :|Ignoring improper width location constraint H58 
@W: FX161 :|Ignoring improper width location constraint H36 
@W: FX161 :|Ignoring improper width location constraint J58 
@W: FX161 :|Ignoring improper width location constraint F57 
@W: FX161 :|Ignoring improper width location constraint G39 
@W: FX161 :|Ignoring improper width location constraint F56 
@W: FX161 :|Ignoring improper width location constraint F37 
@W: FX161 :|Ignoring improper width location constraint G58 
@W: FX161 :|Ignoring improper width location constraint G57 
@W: FX161 :|Ignoring improper width location constraint G38 
@W: FX161 :|Ignoring improper width location constraint D58 
@W: FX161 :|Ignoring improper width location constraint D57 
@W: FX161 :|Ignoring improper width location constraint H40 
@W: FX161 :|Ignoring improper width location constraint J38 
@W: FX161 :|Ignoring improper width location constraint C59 
@W: FX161 :|Ignoring improper width location constraint C58 
@W: FX161 :|Ignoring improper width location constraint K40 
@W: FX161 :|Ignoring improper width location constraint P50 
@W: FX161 :|Ignoring improper width location constraint T50 
@W: FX161 :|Ignoring improper width location constraint CA29 
@W: FX161 :|Ignoring improper width location constraint BU46 
@W: FX161 :|Ignoring improper width location constraint BT46 
@W: FX161 :|Ignoring improper width location constraint CA42 
@W: FX161 :|Ignoring improper width location constraint BH28 
@W: FX161 :|Ignoring improper width location constraint BY42 
@W: FX161 :|Ignoring improper width location constraint BG29 
@W: FX161 :|Ignoring improper width location constraint CC44 
@W: FX161 :|Ignoring improper width location constraint BY32 
@W: FX161 :|Ignoring improper width location constraint BV33 
@W: FX161 :|Ignoring improper width location constraint CC43 
@W: FX161 :|Ignoring improper width location constraint BK24 
@W: FX161 :|Ignoring improper width location constraint CB43 
@W: FX161 :|Ignoring improper width location constraint BJ23 
@W: FX161 :|Ignoring improper width location constraint BH23 
@W: FX161 :|Ignoring improper width location constraint CB42 
@W: FX161 :|Ignoring improper width location constraint CC45 
@W: FX161 :|Ignoring improper width location constraint BV34 
@W: FX161 :|Ignoring improper width location constraint CB44 
@W: FX161 :|Ignoring improper width location constraint BJ21 
@W: FX161 :|Ignoring improper width location constraint BV30 
@W: FX161 :|Ignoring improper width location constraint BV31 
@W: FX161 :|Ignoring improper width location constraint BY33 
@W: FX161 :|Ignoring improper width location constraint BF29 
@W: FX161 :|Ignoring improper width location constraint CA44 
@W: FX161 :|Ignoring improper width location constraint BY44 
@W: FX161 :|Ignoring improper width location constraint BH21 
@W: FX161 :|Ignoring improper width location constraint BG23 
@W: FX161 :|Ignoring improper width location constraint BF25 
@W: FX161 :|Ignoring improper width location constraint BY34 
@W: FX161 :|Ignoring improper width location constraint BT45 
@W: FX161 :|Ignoring improper width location constraint BE25 
@W: FX161 :|Ignoring improper width location constraint BF21 
@W: FX161 :|Ignoring improper width location constraint BG26 
@W: FX161 :|Ignoring improper width location constraint BF22 
@W: FX161 :|Ignoring improper width location constraint BT44 

Only the first 100 messages of id 'FX161' are reported. To see all messages use 'report messages -id FX161' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX161} -count unlimited' in the Tcl shell.

Start loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 260MB peak: 260MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 263MB peak: 263MB)


Target FPGA is on a HAPS-100 board, running ProtoCompiler.
@N: BN569 |Target FPGA is located at FBx_D (Type HAPS100_4F).  
@N: Z361 |Setting IO Standard SSTL_12 on port ALUOUTMEM[41]
@N: Z361 |Setting IO Standard SSTL_12 on port ALUOUTMEM[43]
@N: Z361 |Setting IO Standard SSTL_12 on port ALUOUTMEM[46]
@N: Z361 |Setting IO Standard SSTL_12 on port ALUOUTMEM[49]
@N: Z361 |Setting IO Standard SSTL_12 on port ALUOUTMEM[51]
@N: Z361 |Setting IO Standard SSTL_12 on port ALUOUTMEM[54]
@N: Z361 |Setting IO Standard SSTL_12 on port ALUOUTMEM[57]
@N: Z361 |Setting IO Standard SSTL_12 on port ALUOUTMEM[58]
@N: Z361 |Setting IO Standard SSTL_12 on port ALUOUTMEM[61]
@N: Z361 |Setting IO Standard SSTL_12 on port WRITEDATAWB_aptn_s[25]
@N: Z361 |Setting IO Standard SSTL_12 on port WRITEDATAWB_aptn_s[26]
@N: Z361 |Setting IO Standard SSTL_12 on port WRITEDATAWB_aptn_s[27]
@N: Z361 |Setting IO Standard SSTL_12 on port WRITEDATAWB_aptn_s[28]
@N: Z361 |Setting IO Standard SSTL_12 on port WRITEDATAWB_aptn_s[29]
@N: Z361 |Setting IO Standard SSTL_12 on port WRITEDATAWB_aptn_s[30]
@N: Z361 |Setting IO Standard SSTL_12 on port WRITEDATAWB_aptn_s[31]
@N: Z361 |Setting IO Standard SSTL_12 on port WRITEDATAWB_aptn_s[32]
@N: Z361 |Setting IO Standard SSTL_12 on port WRITEDATAWB_aptn_s[33]
@N: Z361 |Setting IO Standard SSTL_12 on port WRITEDATAWB_aptn_s[34]
@N: Z361 |Setting IO Standard SSTL_12 on port WRITEDATAWB_aptn_s[35]
@N: Z361 |Setting IO Standard SSTL_12 on port WRITEDATAWB_aptn_s[36]
@N: Z361 |Setting IO Standard SSTL_12 on port WRITEDATAWB_aptn_s[37]
@N: Z361 |Setting IO Standard SSTL_12 on port WRITEDATAWB_aptn_s[38]
@N: Z361 |Setting IO Standard SSTL_12 on port WRITEDATAWB_aptn_s[39]
@N: Z361 |Setting IO Standard SSTL_12 on port WRITEDATAWB_aptn_s[40]
@N: Z361 |Setting IO Standard SSTL_12 on port cpm_r_HSTDM_4_FB1_CI1_N_17
@N: Z361 |Setting IO Standard SSTL_12 on port cpm_r_HSTDM_4_FB1_CI1_N_18
@N: Z361 |Setting IO Standard SSTL_12 on port pin_E34
@N: Z361 |Setting IO Standard SSTL_12 on port cpm_r_HSTDM_4_FB1_CI1_P_17
@N: Z361 |Setting IO Standard SSTL_12 on port cpm_r_HSTDM_4_FB1_CI1_P_18
@N: Z361 |Setting IO Standard SSTL_12 on port pin_F34
@N: Z361 |Setting IO Standard SSTL_12 on port pin_B32
@N: Z361 |Setting IO Standard SSTL_12 on port cpm_r_HSTDM_4_FB1_DI3_N_8
@N: Z361 |Setting IO Standard SSTL_12 on port cpm_r_HSTDM_4_FB1_DI3_N_7
@N: Z361 |Setting IO Standard SSTL_12 on port pin_B33
@N: Z361 |Setting IO Standard SSTL_12 on port cpm_r_HSTDM_4_FB1_DI3_P_8
@N: Z361 |Setting IO Standard SSTL_12 on port cpm_r_HSTDM_4_FB1_DI3_P_7
NConnInternalConnection caching is on
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n.
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_0.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_1.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_2.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_3.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_4.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_5.
@N: FX493 |Applying initial value "0" on instance rst_in_sync1.
@N: FX493 |Applying initial value "0" on instance rst_in_sync3.
@N: FX493 |Applying initial value "0" on instance rst_in_meta.
@N: FX493 |Applying initial value "0" on instance rst_in_out.
@N: FX493 |Applying initial value "0" on instance rst_in_sync2.
@N: BN576 |Inserting bsa19_system_ip_wrapper root module 'bsa19_system_ip_wrapper' inside module FB1_uD.
System Memory report for FB1_uD
==============================================================
SLP project checksum             : 0x1ea929ab
Partition tool version           : R-2020.12-SP1-1 (Apr  8 2022 21:27:16)
Synthesis tool version           : R-2020.12-SP1-1 (Apr  8 2022 21:27:16)
FPGA Location                    : FB?_D (Type HAPS100_4F) (board cde order unspecified) 
System CAPIM address             : 59
System CAPIM type                : 0x304
Speed grade                      : -1-e
Chip ID                          : 3

End System Memory report
==============================================================


Starting HSTDM IP insertion (Real Time elapsed 0h:00m:29s; CPU Time elapsed 0h:00m:28s; Memory used current: 1164MB peak: 1164MB)

Pins on view:TraceBuildLib.FB1_uD(verilog_0) marked syn_hstdm_clk_pin    :    syn_hstdm_clk_pin 
@N: BN567 |HSTDM training will be done during system configuration. 

HSTDM: inserting high speed TDM logic
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":326:1:326:6|Removing sequential instance ar_resetn.R1 (in view: VerGenLib.hstdm_controller_0s_1048576s_3s_4s_12s_48s_32s_2s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":326:1:326:6|Removing sequential instance ar_resetn.R0 (in view: VerGenLib.hstdm_controller_0s_1048576s_3s_4s_12s_48s_32s_2s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: FX493 |Applying initial value "0" on instance reset_gen_inst.reset_release_pulse_gen_inst.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance reset_gen_inst.reset_release_pulse_gen_inst.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance reset_gen_inst.longer_pulse_inst.out.
@N: FX493 |Applying initial value "1" on instance reset_gen_inst.ar_hstdm_reset.R0.
@N: FX493 |Applying initial value "1" on instance reset_gen_inst.ar_hstdm_reset.R1.
@N: FX493 |Applying initial value "0" on instance reset_gen_inst.first_reset_done.
@N: FX493 |Applying initial value "1" on instance reset_gen_inst.reset_pulse.
@N: FX493 |Applying initial value "0" on instance hstdm_ctrl_inst.longer_pulse_inst.out.
@N: FX493 |Applying initial value "00" on instance hstdm_ctrl_inst.self_test_start_rx_out[1:0].
@N: FX493 |Applying initial value "00" on instance hstdm_ctrl_inst.self_test_start_tx_out[1:0].
@N: FX493 |Applying initial value "000" on instance hstdm_ctrl_inst.tc_status[2:0].
@N: FX493 |Applying initial value "0" on instance cmd_script_ack_pulse_gen.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance cmd_script_ack_pulse_gen.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance TXCTRL_OVERLAP.out.
@N: FX493 |Applying initial value "1" on instance ar_infopipe_reset.R0.
@N: FX493 |Applying initial value "1" on instance ar_infopipe_reset.R1.
@N: FX493 |Applying initial value "0" on instance infopipe_snd_inst.accept_pulse_gen.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance infopipe_snd_inst.accept_pulse_gen.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance SIM_TRAINING_DONE.
@N: FX493 |Applying initial value "0" on instance SIM_TRAINING_ERROR.
@N: FX493 |Applying initial value "0" on instance SIM_TRAINING_TIMEOUT.
@N: FX493 |Applying initial value "0" on instance SIMULATION.
@N: FX493 |Applying initial value "0" on instance SIMULATION_DISABLE_TRAINING.
@N: FX493 |Applying initial value "1" on instance ar_locked.R0.
@N: FX493 |Applying initial value "1" on instance ar_locked.R1.
@N: FX493 |Applying initial value "0" on instance rst_delay.out.
@N: FX493 |Applying initial value "0" on instance phy_en_delay.out.
@N: FX493 |Applying initial value "0" on instance ar_en_vtc.R0.
@N: FX493 |Applying initial value "0" on instance ar_en_vtc.R1.
@N: FX493 |Applying initial value "1" on instance ar_locked.R0.
@N: FX493 |Applying initial value "1" on instance ar_locked.R1.
@N: FX493 |Applying initial value "0" on instance rst_delay.out.
@N: FX493 |Applying initial value "0" on instance phy_en_delay.out.
@N: FX493 |Applying initial value "0" on instance ar_en_vtc.R0.
@N: FX493 |Applying initial value "0" on instance ar_en_vtc.R1.
@N: FX493 |Applying initial value "1" on instance ar_locked.R0.
@N: FX493 |Applying initial value "1" on instance ar_locked.R1.
@N: FX493 |Applying initial value "0" on instance rst_delay.out.
@N: FX493 |Applying initial value "0" on instance phy_en_delay.out.
@N: FX493 |Applying initial value "0" on instance ar_en_vtc.R0.
@N: FX493 |Applying initial value "0" on instance ar_en_vtc.R1.
@N: FX989 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4477:3:4477:16|Assigning HSTDM BUFGCE_DIV BASE4\.rxclkdiv4_bufg in hstdm_clkgen_1200_rx_bank69_block8 (in view: TraceBuildLib.FB1_uD(verilog_0)) to CLOCK_REGION X7Y10 
@N: FX989 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4477:3:4477:16|Assigning HSTDM BUFGCE_DIV BASE4\.rxclkdiv4_bufg in hstdm_clkgen_1200_rx_bank69_block8 (in view: TraceBuildLib.FB1_uD(verilog_0)) to BUFGCE_DIV site(s) BUFGCE_DIV_X1Y40 
@N: FX989 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4475:3:4475:16|Assigning HSTDM BUFGCE BASE4\.rxclkdiv2_bufg in hstdm_clkgen_1200_rx_bank69_block8 (in view: TraceBuildLib.FB1_uD(verilog_0)) to CLOCK_REGION X7Y10 
@N: FX989 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4477:3:4477:16|Assigning HSTDM BUFGCE_DIV BASE4\.rxclkdiv4_bufg in hstdm_clkgen_1200_rx_bank71_block9 (in view: TraceBuildLib.FB1_uD(verilog_0)) to CLOCK_REGION X7Y12 
@N: FX989 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4477:3:4477:16|Assigning HSTDM BUFGCE_DIV BASE4\.rxclkdiv4_bufg in hstdm_clkgen_1200_rx_bank71_block9 (in view: TraceBuildLib.FB1_uD(verilog_0)) to BUFGCE_DIV site(s) BUFGCE_DIV_X1Y48 
@N: FX989 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4475:3:4475:16|Assigning HSTDM BUFGCE BASE4\.rxclkdiv2_bufg in hstdm_clkgen_1200_rx_bank71_block9 (in view: TraceBuildLib.FB1_uD(verilog_0)) to CLOCK_REGION X7Y12 
@N: FX989 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4477:3:4477:16|Assigning HSTDM BUFGCE_DIV BASE4\.rxclkdiv4_bufg in hstdm_clkgen_1200_rx_bank36_block10 (in view: TraceBuildLib.FB1_uD(verilog_0)) to CLOCK_REGION X0Y17 
@N: FX989 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4477:3:4477:16|Assigning HSTDM BUFGCE_DIV BASE4\.rxclkdiv4_bufg in hstdm_clkgen_1200_rx_bank36_block10 (in view: TraceBuildLib.FB1_uD(verilog_0)) to BUFGCE_DIV site(s) BUFGCE_DIV_X0Y68 
@N: FX989 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4475:3:4475:16|Assigning HSTDM BUFGCE BASE4\.rxclkdiv2_bufg in hstdm_clkgen_1200_rx_bank36_block10 (in view: TraceBuildLib.FB1_uD(verilog_0)) to CLOCK_REGION X0Y17 
@N: FX493 |Applying initial value "0" on instance ar_train_latched.R0.
@N: FX493 |Applying initial value "0" on instance ar_train_latched.R1.
@N: FX493 |Applying initial value "0" on instance channel_rst_pulse_inst.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance channel_rst_pulse_inst.fdcr2.IntQ.
@N: FX493 |Applying initial value "1" on instance ar_infop_reset.R0.
@N: FX493 |Applying initial value "1" on instance ar_infop_reset.R1.
@N: FX493 |Applying initial value "0" on instance ssc_detector.clkin_pulse_gen.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance ssc_detector.clkin_pulse_gen.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance ssc_detector.clkin_div.
@N: FX493 |Applying initial value "0" on instance ar_ssc_start.R0.
@N: FX493 |Applying initial value "0" on instance ar_ssc_start.R1.
@N: FX493 |Applying initial value "0" on instance infopipe_snd_inst.accept_pulse_gen.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance infopipe_snd_inst.accept_pulse_gen.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance flag_ssc_start.
@N: FX493 |Applying initial value "0" on instance hold_done_flag.
@N: FX493 |Applying initial value "0" on instance flag_ssc.
@N: FX493 |Applying initial value "0" on instance training_disabled.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5664:1:5664:6|Removing sequential instance EN_VTC (in view: VerGenLib.hstdm_rx_Z3(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5713:1:5713:6|Removing sequential instance wordsel_to_decoder[0] (in view: VerGenLib.hstdm_rx_Z3(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: FX493 |Applying initial value "0" on instance rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance rx_core.set_fifo.rd_en.
@N: FX493 |Applying initial value "000000000000000" on instance training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[14:0].
@N: FX493 |Applying initial value "000000000000000" on instance training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[14:0].
@N: FX493 |Applying initial value "000000000000000" on instance training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[14:0].
@N: FX493 |Applying initial value "000000000000000" on instance training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[14:0].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_rebuild.BASE4\.switch.
@N: FX493 |Applying initial value "0" on instance training_word_inst.train_done_out.
@N: FX493 |Applying initial value "0" on instance self_test.flag_bit.
@N: FX493 |Applying initial value "0" on instance reset_st_bit.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance reset_st_bit.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance reset_st_word.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance reset_st_word.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance train_pulse_local.
@N: FX493 |Applying initial value "0" on instance train_word_local.
@N: FX493 |Applying initial value "0" on instance bitslip_reset_local.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5664:1:5664:6|Removing sequential instance EN_VTC (in view: VerGenLib.hstdm_rx_Z3_0(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5713:1:5713:6|Removing sequential instance wordsel_to_decoder[0] (in view: VerGenLib.hstdm_rx_Z3_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: FX493 |Applying initial value "0" on instance rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance rx_core.set_fifo.rd_en.
@N: FX493 |Applying initial value "000000000000000" on instance training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[14:0].
@N: FX493 |Applying initial value "000000000000000" on instance training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[14:0].
@N: FX493 |Applying initial value "000000000000000" on instance training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[14:0].
@N: FX493 |Applying initial value "000000000000000" on instance training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[14:0].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_rebuild.BASE4\.switch.
@N: FX493 |Applying initial value "0" on instance training_word_inst.train_done_out.
@N: FX493 |Applying initial value "0" on instance self_test.flag_bit.
@N: FX493 |Applying initial value "0" on instance reset_st_bit.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance reset_st_bit.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance reset_st_word.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance reset_st_word.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance train_pulse_local.

Only the first 100 messages of id 'FX493' are reported. To see all messages use 'report messages -id FX493' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX493} -count unlimited' in the Tcl shell.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5664:1:5664:6|Removing sequential instance EN_VTC (in view: VerGenLib.hstdm_rx_Z3_1(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5713:1:5713:6|Removing sequential instance wordsel_to_decoder[0] (in view: VerGenLib.hstdm_rx_Z3_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5664:1:5664:6|Removing sequential instance EN_VTC (in view: VerGenLib.hstdm_rx_Z3_2(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5713:1:5713:6|Removing sequential instance wordsel_to_decoder[0] (in view: VerGenLib.hstdm_rx_Z3_2(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5664:1:5664:6|Removing sequential instance EN_VTC (in view: VerGenLib.hstdm_rx_Z3_3(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5713:1:5713:6|Removing sequential instance wordsel_to_decoder[0] (in view: VerGenLib.hstdm_rx_Z3_3(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5664:1:5664:6|Removing sequential instance EN_VTC (in view: VerGenLib.hstdm_rx_Z3_4(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5713:1:5713:6|Removing sequential instance wordsel_to_decoder[0] (in view: VerGenLib.hstdm_rx_Z3_4(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5664:1:5664:6|Removing sequential instance EN_VTC (in view: VerGenLib.hstdm_rx_Z3_5(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5713:1:5713:6|Removing sequential instance wordsel_to_decoder[0] (in view: VerGenLib.hstdm_rx_Z3_5(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5664:1:5664:6|Removing sequential instance EN_VTC (in view: VerGenLib.hstdm_rx_Z3_6(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5713:1:5713:6|Removing sequential instance wordsel_to_decoder[0] (in view: VerGenLib.hstdm_rx_Z3_6(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5664:1:5664:6|Removing sequential instance EN_VTC (in view: VerGenLib.hstdm_rx_Z3_7(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5713:1:5713:6|Removing sequential instance wordsel_to_decoder[0] (in view: VerGenLib.hstdm_rx_Z3_7(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5664:1:5664:6|Removing sequential instance EN_VTC (in view: VerGenLib.hstdm_rx_Z3_8(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5713:1:5713:6|Removing sequential instance wordsel_to_decoder[0] (in view: VerGenLib.hstdm_rx_Z3_8(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5664:1:5664:6|Removing sequential instance EN_VTC (in view: VerGenLib.hstdm_rx_Z3_9(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5713:1:5713:6|Removing sequential instance wordsel_to_decoder[0] (in view: VerGenLib.hstdm_rx_Z3_9(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5664:1:5664:6|Removing sequential instance EN_VTC (in view: VerGenLib.hstdm_rx_Z3_10(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5713:1:5713:6|Removing sequential instance wordsel_to_decoder[0] (in view: VerGenLib.hstdm_rx_Z3_10(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5664:1:5664:6|Removing sequential instance EN_VTC (in view: VerGenLib.hstdm_rx_Z3_11(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5713:1:5713:6|Removing sequential instance wordsel_to_decoder[0] (in view: VerGenLib.hstdm_rx_Z3_11(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: FX1031 |HSTDM unable to find a user reset. Reset may not exist or may have been released prior to HSTDM training complete.
High Speed TDM report for FB1_uD
==============================================================
High Speed TDM Info:
HSTDM memory format version      : 0xabcf
HSTDM IP version                 : 2020.03.0.11
HSTDM bit rate                   : 1200 Mbps
HSTDM UMR or I2C address         : N/A (no accessible data on this chip)
HSTDM fast clock port            : None
HSTDM fast-clock frequency       : 100MHz
Training will be done at         : system configuration

High Speed TDM Summary:
	Transmit: 0 bits transmitted over 0 pin(s)
		with 0 pin(s) used as clocks
	Receive: 52 bits received over 13 pin(s)
		with 6 pin(s) used as clocks

End High Speed TDM report
==============================================================
See FB1_uD_system_memory.rpt for High Speed TDM details


Finished HSTDM IP insertion (Real Time elapsed 0h:01m:15s; CPU Time elapsed 0h:01m:11s; Memory used current: 1369MB peak: 1369MB)


Making connections to hyper_source modules
@N: BN397 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":1081:76:1081:108|Connected syn_hyper_connect hstdm_system_capim_interface.hp_haps_system_capim_enable_out_2, tag haps_system_capim_enable_out_2 to syn_hyper_source sysip_inst.hp_haps_system_capim_enable_out_2
@N: BN397 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":1080:72:1080:100|Connected syn_hyper_connect hstdm_system_capim_interface.hp_haps_system_capim_rd_raw_2, tag haps_system_capim_rd_raw_2 to syn_hyper_source sysip_inst.hp_haps_system_capim_rd_raw_2
@N: BN397 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":1079:72:1079:100|Connected syn_hyper_connect hstdm_system_capim_interface.hp_haps_system_capim_wr_raw_2, tag haps_system_capim_wr_raw_2 to syn_hyper_source sysip_inst.hp_haps_system_capim_wr_raw_2
@N: BN397 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":1078:74:1078:104|Connected syn_hyper_connect hstdm_system_capim_interface.hp_haps_system_capim_data_out_2, tag haps_system_capim_data_out_2 to syn_hyper_source sysip_inst.hp_haps_system_capim_data_out_2
@N: BN397 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":1075:69:1075:101|Connected syn_hyper_connect hstdm_system_capim_interface.hp_haps_system_capim_enable_out_3, tag haps_system_capim_enable_out_3 to syn_hyper_source sysip_inst.hp_haps_system_capim_enable_out_3
@N: BN397 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":1074:65:1074:93|Connected syn_hyper_connect hstdm_system_capim_interface.hp_haps_system_capim_rd_raw_3, tag haps_system_capim_rd_raw_3 to syn_hyper_source sysip_inst.hp_haps_system_capim_rd_raw_3
@N: BN397 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":1073:65:1073:93|Connected syn_hyper_connect hstdm_system_capim_interface.hp_haps_system_capim_wr_raw_3, tag haps_system_capim_wr_raw_3 to syn_hyper_source sysip_inst.hp_haps_system_capim_wr_raw_3
@N: BN397 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":1072:67:1072:97|Connected syn_hyper_connect hstdm_system_capim_interface.hp_haps_system_capim_data_out_3, tag haps_system_capim_data_out_3 to syn_hyper_source sysip_inst.hp_haps_system_capim_data_out_3
@N: BN397 :|Connected syn_hyper_connect hyper_connect_hstdm_refclk_100, tag hstdm_refclk_100 to syn_hyper_source hyper_src_hstdm_refclk_100
@N: BN397 :|Connected syn_hyper_connect hyper_connect_umr_clk, tag umr_clk to syn_hyper_source hyper_src_umr_clk
Ignoring hyper connect with no loads pin:out1[0] inst:hyper_connect_hstdm_training_start of syn_hyper_bb_lib.syn_hyper_connect_internal_1(bb),  tag hstdm_training_start
@N: BN397 :|Connected syn_hyper_connect hyper_connect_hstdm_training_start, tag hstdm_training_start to syn_hyper_source hyper_src_hstdm_training_start
@N: BN397 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":638:72:638:104|Connected syn_hyper_connect haps_system_memory_interface.hp_haps_system_capim_enable_out_1, tag haps_system_capim_enable_out_1 to syn_hyper_source sysip_inst.hp_haps_system_capim_enable_out_1
@N: BN397 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":637:67:637:95|Connected syn_hyper_connect haps_system_memory_interface.hp_haps_system_capim_rd_raw_1, tag haps_system_capim_rd_raw_1 to syn_hyper_source sysip_inst.hp_haps_system_capim_rd_raw_1
@N: BN397 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":636:67:636:95|Connected syn_hyper_connect haps_system_memory_interface.hp_haps_system_capim_wr_raw_1, tag haps_system_capim_wr_raw_1 to syn_hyper_source sysip_inst.hp_haps_system_capim_wr_raw_1
@N: BN397 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":635:82:635:112|Connected syn_hyper_connect haps_system_memory_interface.hp_haps_system_capim_data_out_1, tag haps_system_capim_data_out_1 to syn_hyper_source sysip_inst.hp_haps_system_capim_data_out_1
@N: BN397 :|Connected syn_hyper_connect hyper_connect_haps_umr3_reset, tag haps_umr3_reset to syn_hyper_source hyper_src_haps_umr3_reset
@N: BN397 :|Connected syn_hyper_connect hyper_connect_haps_umr3_clk, tag haps_umr3_clk to syn_hyper_source hyper_src_haps_umr3_clk
@N: BN397 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":714:84:714:113|Connected syn_hyper_connect sysip_inst.hp_haps_system_capim_data_in_3, tag haps_system_capim_data_in_3 to syn_hyper_source hstdm_system_capim_interface.hp_haps_system_capim_data_in_3
@N: BN397 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":713:84:713:113|Connected syn_hyper_connect sysip_inst.hp_haps_system_capim_data_in_2, tag haps_system_capim_data_in_2 to syn_hyper_source hstdm_system_capim_interface.hp_haps_system_capim_data_in_2
@N: BN397 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":712:84:712:113|Connected syn_hyper_connect sysip_inst.hp_haps_system_capim_data_in_1, tag haps_system_capim_data_in_1 to syn_hyper_source haps_system_memory_interface.hp_haps_system_capim_data_in_1
Deleting unused hyper source ufpga_reset (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog))
Deleting unused hyper source dbg_xcvr_user_clk_conn (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog))
Deleting unused hyper source dbg_xcvr_dtd_reset_conn (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog))
Deleting unused hyper source snps_dtdpipe_outbus_conn (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog))
Deleting unused hyper source cmp2capiclk_conn (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog))
Deleting unused hyper source inta_conn (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog))
Deleting unused hyper source dout_wr_conn (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog))
Deleting unused hyper source dout_conn (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog))
Deleting unused hyper source din_ready_conn (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog))
Deleting unused hyper source reset_conn (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog))
Deleting unused hyper source hyper_src_hstdm_training_start (in view: TraceBuildLib.FB1_uD(verilog_0))
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":332:51:332:58|Tristate driver capim2_data_in_0_1 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_1 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_2 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_2 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_3 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_3 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_4 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_4 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_5 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_5 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_6 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_6 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_7 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_7 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_8 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_8 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_9 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_9 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_10 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_10 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@W: MO129 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2897:1:2897:6|Sequential instance hstdm_training_monitor_8.bsc_rdy_local is reduced to a combinational gate by constant propagation.
@W: MO129 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2897:1:2897:6|Sequential instance hstdm_training_monitor_10.bsc_rdy_local is reduced to a combinational gate by constant propagation.
@W: MO129 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2897:1:2897:6|Sequential instance hstdm_training_monitor_9.bsc_rdy_local is reduced to a combinational gate by constant propagation.

Started DisTri Cleanup (Real Time elapsed 0h:01m:17s; CPU Time elapsed 0h:01m:12s; Memory used current: 1373MB peak: 1373MB)


Finished DisTri Cleanup (Real Time elapsed 0h:01m:17s; CPU Time elapsed 0h:01m:12s; Memory used current: 1373MB peak: 1373MB)

@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":752:2:752:7|Removing sequential instance rst_in_out (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) of type view:PrimLib.dffrs(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":752:2:752:7|Removing sequential instance rst_in_sync3 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) of type view:PrimLib.dffrs(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":1327:1:1327:6|Removing sequential instance reset_erd_flag (in view: TdmLib.hstdm_controller_0s_1048576s_3s_4s_12s_48s_32s_2s_FB1_uD(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":326:1:326:6|Removing sequential instance ar_en_vtc.R1 (in view: TdmLib.hstdm_ultrascale_plle3_Z1_FB1_uD(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":326:1:326:6|Removing sequential instance ar_en_vtc.R1 (in view: TdmLib.hstdm_ultrascale_plle3_Z1_0_FB1_uD(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":326:1:326:6|Removing sequential instance ar_en_vtc.R1 (in view: TdmLib.hstdm_ultrascale_plle3_Z1_1_FB1_uD(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":752:2:752:7|Removing sequential instance rst_in_sync2 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) of type view:PrimLib.dffrs(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":326:1:326:6|Removing sequential instance ar_en_vtc.R0 (in view: TdmLib.hstdm_ultrascale_plle3_Z1_FB1_uD(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":326:1:326:6|Removing sequential instance ar_en_vtc.R0 (in view: TdmLib.hstdm_ultrascale_plle3_Z1_0_FB1_uD(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":326:1:326:6|Removing sequential instance ar_en_vtc.R0 (in view: TdmLib.hstdm_ultrascale_plle3_Z1_1_FB1_uD(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":752:2:752:7|Removing sequential instance rst_in_sync1 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) of type view:PrimLib.dffrs(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":752:2:752:7|Removing sequential instance rst_in_meta (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) of type view:PrimLib.dffrs(prim) because it does not drive other instances.

Beginning opaque latch detection (Real Time elapsed 0h:01m:20s; CPU Time elapsed 0h:01m:16s; Memory used current: 1378MB peak: 1378MB)


Finished opaque latch detection (Real Time elapsed 0h:01m:20s; CPU Time elapsed 0h:01m:16s; Memory used current: 1378MB peak: 1378MB)








Starting clock optimization phase (Real Time elapsed 0h:01m:21s; CPU Time elapsed 0h:01m:16s; Memory used current: 1378MB peak: 1378MB)


 mixed edge conversion for GCC is ON@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":306:1:306:6|Removing sequential instance hstdm_ctrl_inst.longer_pulse_inst.out (in view: TdmLib.hstdm_controller_0s_1048576s_3s_4s_12s_48s_32s_2s_FB1_uD(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":679:1:679:6|Removing sequential instance hstdm_ctrl_inst.reset_erd_flag_pulse (in view: TdmLib.hstdm_controller_0s_1048576s_3s_4s_12s_48s_32s_2s_FB1_uD(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":303:1:303:6|Removing sequential instance hstdm_ctrl_inst.longer_pulse_inst.dly[1] (in view: TdmLib.hstdm_controller_0s_1048576s_3s_4s_12s_48s_32s_2s_FB1_uD(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":273:3:273:8|Removing sequential instance hstdm_ctrl_inst.longer_pulse_inst.DLY.SRL\.SYNC\.delay[255:0] (in view: TdmLib.hstdm_controller_0s_1048576s_3s_4s_12s_48s_32s_2s_FB1_uD(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.

Finished clock optimization phase (Real Time elapsed 0h:01m:21s; CPU Time elapsed 0h:01m:17s; Memory used current: 1379MB peak: 1379MB)

@N: MT611 :"/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/pre_map/pm0/TraceBuildLib_FB1_uD_Y77Q4g":35:0:35:0|Automatically generated clock haps_gclk0_100 is not used and is being removed

Starting clock optimization report phase (Real Time elapsed 0h:01m:23s; CPU Time elapsed 0h:01m:18s; Memory used current: 1380MB peak: 1380MB)


 mixed edge conversion for GCC is ON
 mixed edge conversion for GCC is ON
 mixed edge conversion for GCC is ON
 mixed edge conversion for GCC is ON
Finished clock optimization report phase (Real Time elapsed 0h:01m:23s; CPU Time elapsed 0h:01m:18s; Memory used current: 1380MB peak: 1380MB)

@N: FX1184 |Applying syn_allowed_resources ultrarams=320 on top level netlist FB1_uD 

Finished netlist restructuring (Real Time elapsed 0h:01m:23s; CPU Time elapsed 0h:01m:18s; Memory used current: 1380MB peak: 1380MB)



@S0 |Clock Summary
******************

          Start                                        Requested      Requested     Clock                                                                                          Clock                   Clock
Level     Clock                                        Frequency      Period        Type                                                                                           Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       umr2_clk                                     100.0 MHz      10.000        declared                                                                                       default_clkgroup        1043 
                                                                                                                                                                                                                
0 -       hstdm_rxclk_1200_bank36_block10              600.0 MHz      1.667         declared {hstdm_rxclk_1200_bank36_block10}                                                     default_clkgroup        0    
1 .         hstdm_rxclk_1200_bank36_block10_div2       300.0 MHz      3.333         derived (from hstdm_rxclk_1200_bank36_block10) {hstdm_rxclk_1200_bank36_block10}               default_clkgroup        580  
2 ..          hstdm_rxclk_1200_bank36_block10_div4     150.0 MHz      6.667         derived (from hstdm_rxclk_1200_bank36_block10_div2) {hstdm_rxclk_1200_bank36_block10_div2}     default_clkgroup        446  
                                                                                                                                                                                                                
0 -       hstdm_rxclk_1200_bank69_block8               600.0 MHz      1.667         declared {hstdm_rxclk_1200_bank69_block8}                                                      default_clkgroup        0    
1 .         hstdm_rxclk_1200_bank69_block8_div2        300.0 MHz      3.333         derived (from hstdm_rxclk_1200_bank69_block8) {hstdm_rxclk_1200_bank69_block8}                 default_clkgroup        464  
2 ..          hstdm_rxclk_1200_bank69_block8_div4      150.0 MHz      6.667         derived (from hstdm_rxclk_1200_bank69_block8_div2) {hstdm_rxclk_1200_bank69_block8_div2}       default_clkgroup        429  
                                                                                                                                                                                                                
0 -       hstdm_rxclk_1200_bank71_block9               600.0 MHz      1.667         declared {hstdm_rxclk_1200_bank71_block9}                                                      default_clkgroup        0    
1 .         hstdm_rxclk_1200_bank71_block9_div2        300.0 MHz      3.333         derived (from hstdm_rxclk_1200_bank71_block9) {hstdm_rxclk_1200_bank71_block9}                 default_clkgroup        464  
2 ..          hstdm_rxclk_1200_bank71_block9_div4      150.0 MHz      6.667         derived (from hstdm_rxclk_1200_bank71_block9_div2) {hstdm_rxclk_1200_bank71_block9_div2}       default_clkgroup        429  
                                                                                                                                                                                                                
0 -       umr3_clk                                     125.0 MHz      8.000         declared                                                                                       default_clkgroup        794  
                                                                                                                                                                                                                
0 -       hstdm_refclk_100                             100.0 MHz      10.000        declared                                                                                       default_clkgroup        425  
1 .         hstdm_txclk_1200_bank36_clkoutphy          1200.0 MHz     0.833         derived (from hstdm_refclk_100)                                                                default_clkgroup        0    
1 .         hstdm_txclk_1200_bank69_clkoutphy          1200.0 MHz     0.833         derived (from hstdm_refclk_100)                                                                default_clkgroup        0    
1 .         hstdm_txclk_1200_bank71_clkoutphy          1200.0 MHz     0.833         derived (from hstdm_refclk_100)                                                                default_clkgroup        0    
                                                                                                                                                                                                                
0 -       clk                                          2.0 MHz        500.000       declared                                                                                       default_clkgroup        206  
                                                                                                                                                                                                                
0 -       System_FB1_uD                                1.0 MHz        1000.000      virtual                                                                                        default_clkgroup        0    
                                                                                                                                                                                                                
0 -       dbg_capiclk                                  40.0 MHz       25.000        declared                                                                                       default_clkgroup        0    
                                                                                                                                                                                                                
0 -       dbg_xcvr_user_clk_0                          140.6 MHz      7.111         declared                                                                                       default_clkgroup        0    
                                                                                                                                                                                                                
0 -       dbg_xcvr_user_clk_1                          140.6 MHz      7.111         declared                                                                                       default_clkgroup        0    
                                                                                                                                                                                                                
0 -       dbg_xcvr_user_clk_2                          140.6 MHz      7.111         declared                                                                                       default_clkgroup        0    
                                                                                                                                                                                                                
0 -       dbg_xcvr_user_clk_3                          140.6 MHz      7.111         declared                                                                                       default_clkgroup        0    
                                                                                                                                                                                                                
0 -       gclk0                                        100.0 MHz      10.000        declared                                                                                       default_clkgroup        0    
                                                                                                                                                                                                                
0 -       haps_clk_10                                  10.0 MHz       100.000       declared                                                                                       group_219_18            0    
                                                                                                                                                                                                                
0 -       haps_clk_10_2_sync                           10.0 MHz       100.000       declared                                                                                       default_clkgroup        0    
                                                                                                                                                                                                                
0 -       haps_clk_50_2_sync                           50.0 MHz       20.000        declared                                                                                       default_clkgroup        0    
                                                                                                                                                                                                                
0 -       haps_clk_200                                 200.0 MHz      5.000         declared                                                                                       default_clkgroup        0    
                                                                                                                                                                                                                
0 -       sys_clk                                      100.0 MHz      10.000        declared                                                                                       default_clkgroup        0    
                                                                                                                                                                                                                
0 -       ufpga_lock_clk_o                             1.0 MHz        1000.000      declared                                                                                       ufpga_lock_clkgroup     0    
================================================================================================================================================================================================================



@S0 |Clock Load Summary
***********************

                                         Clock     Source                                                                                Clock Pin                                                                           Non-clock Pin                                                                       Non-clock Pin                                                            
Clock                                    Load      Pin                                                                                   Seq Example                                                                         Seq Example                                                                         Comb Example                                                             
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
umr2_clk                                 1043      sysip_inst.bsa19_system_ip_u.umr2_clk(bsa19_system_ip)                                pipelineReg_hstdm_training_monitor_8_infopipe_empty_out.C                           -                                                                                   -                                                                        
                                                                                                                                                                                                                                                                                                                                                                                          
hstdm_rxclk_1200_bank36_block10          0         pin_M48(port)                                                                         -                                                                                   -                                                                                   ibufds_pin_M48.I(IBUFDS)                                                 
hstdm_rxclk_1200_bank36_block10_div2     580       hstdm_clkgen_1200_rx_bank36_block10.bitslice_rx_clock.FIFO_WRCLK_OUT(RX_BITSLICE)     cpm_rcv_HSTDM_4_FB1_C2_D_2.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ.C          -                                                                                   hstdm_clkgen_1200_rx_bank36_block10.BASE4\.rxclkdiv2_bufg.I(BUFGCE)      
hstdm_rxclk_1200_bank36_block10_div4     446       hstdm_clkgen_1200_rx_bank36_block10.BASE4\.rxclkdiv4_bufg.O(BUFGCE_DIV)               cpm_rcv_HSTDM_4_FB1_C2_D_2.rx_core.idelay_load_delay.REG\.ASYNC\.out.C              -                                                                                   hstdm_clkgen_1200_rx_bank36_block10.rxclkdiv4_derived_clock.I[0](keepbuf)
                                                                                                                                                                                                                                                                                                                                                                                          
hstdm_rxclk_1200_bank69_block8           0         pin_F34(port)                                                                         -                                                                                   -                                                                                   ibufds_pin_F34.I(IBUFDS)                                                 
hstdm_rxclk_1200_bank69_block8_div2      464       hstdm_clkgen_1200_rx_bank69_block8.bitslice_rx_clock.FIFO_WRCLK_OUT(RX_BITSLICE)      cpm_rcv_HSTDM_4_FB1_CI1_P_18.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ.C        -                                                                                   hstdm_clkgen_1200_rx_bank69_block8.BASE4\.rxclkdiv2_bufg.I(BUFGCE)       
hstdm_rxclk_1200_bank69_block8_div4      429       hstdm_clkgen_1200_rx_bank69_block8.BASE4\.rxclkdiv4_bufg.O(BUFGCE_DIV)                cpm_rcv_HSTDM_4_FB1_CI1_P_18.rx_core.idelay_load_delay.REG\.ASYNC\.out.C            -                                                                                   hstdm_clkgen_1200_rx_bank69_block8.rxclkdiv4_derived_clock.I[0](keepbuf) 
                                                                                                                                                                                                                                                                                                                                                                                          
hstdm_rxclk_1200_bank71_block9           0         pin_B33(port)                                                                         -                                                                                   -                                                                                   ibufds_pin_B33.I(IBUFDS)                                                 
hstdm_rxclk_1200_bank71_block9_div2      464       hstdm_clkgen_1200_rx_bank71_block9.bitslice_rx_clock.FIFO_WRCLK_OUT(RX_BITSLICE)      cpm_rcv_HSTDM_4_FB1_DI3_P_7.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ.C         -                                                                                   hstdm_clkgen_1200_rx_bank71_block9.BASE4\.rxclkdiv2_bufg.I(BUFGCE)       
hstdm_rxclk_1200_bank71_block9_div4      429       hstdm_clkgen_1200_rx_bank71_block9.BASE4\.rxclkdiv4_bufg.O(BUFGCE_DIV)                cpm_rcv_HSTDM_4_FB1_DI3_P_7.rx_core.idelay_load_delay.REG\.ASYNC\.out.C             -                                                                                   hstdm_clkgen_1200_rx_bank71_block9.rxclkdiv4_derived_clock.I[0](keepbuf) 
                                                                                                                                                                                                                                                                                                                                                                                          
umr3_clk                                 794       sysip_inst.bsa19_system_ip_u.umr3_clk(bsa19_system_ip)                                hstdm_memory.memory_core.memory_out[31:0].C                                         -                                                                                   -                                                                        
                                                                                                                                                                                                                                                                                                                                                                                          
hstdm_refclk_100                         425       hstdm_clkgen_1200_bank71.hstdm_plle3.CLKOUT1B(PLLE3_ADV)                              hstdm_bitslice_ctrl_bank71.NIBBLE\[3\]\.BITSLICE_CTRL\.bitslice_control.RIU_CLK     -                                                                                   -                                                                        
hstdm_txclk_1200_bank36_clkoutphy        0         hstdm_clkgen_1200_bank36.hstdm_plle3.CLKOUTPHY(PLLE3_ADV)                             -                                                                                   hstdm_bitslice_ctrl_bank36.NIBBLE\[5\]\.BITSLICE_CTRL\.bitslice_control.PLL_CLK     hstdm_clkgen_1200_bank36.clkoutphy_derived_clock.I[0](keepbuf)           
hstdm_txclk_1200_bank69_clkoutphy        0         hstdm_clkgen_1200_bank69.hstdm_plle3.CLKOUTPHY(PLLE3_ADV)                             -                                                                                   hstdm_bitslice_ctrl_bank69.NIBBLE\[5\]\.BITSLICE_CTRL\.bitslice_control.PLL_CLK     hstdm_clkgen_1200_bank69.clkoutphy_derived_clock.I[0](keepbuf)           
hstdm_txclk_1200_bank71_clkoutphy        0         hstdm_clkgen_1200_bank71.hstdm_plle3.CLKOUTPHY(PLLE3_ADV)                             -                                                                                   hstdm_bitslice_ctrl_bank71.NIBBLE\[3\]\.BITSLICE_CTRL\.bitslice_control.PLL_CLK     hstdm_clkgen_1200_bank71.clkoutphy_derived_clock.I[0](keepbuf)           
                                                                                                                                                                                                                                                                                                                                                                                          
clk                                      206       clk(port)                                                                             dut_inst.aptn_reset_sync_rst_n.C                                                    -                                                                                   -                                                                        
                                                                                                                                                                                                                                                                                                                                                                                          
System_FB1_uD                            0         -                                                                                     -                                                                                   -                                                                                   -                                                                        
                                                                                                                                                                                                                                                                                                                                                                                          
dbg_capiclk                              0         sysip_inst.bsa19_system_ip_u.dbg_capiclk(bsa19_system_ip)                             -                                                                                   -                                                                                   -                                                                        
                                                                                                                                                                                                                                                                                                                                                                                          
dbg_xcvr_user_clk_0                      0         sysip_inst.bsa19_system_ip_u.dbg_xcvr_user_clk[0](bsa19_system_ip)                    -                                                                                   -                                                                                   -                                                                        
                                                                                                                                                                                                                                                                                                                                                                                          
dbg_xcvr_user_clk_1                      0         sysip_inst.bsa19_system_ip_u.dbg_xcvr_user_clk[1](bsa19_system_ip)                    -                                                                                   -                                                                                   -                                                                        
                                                                                                                                                                                                                                                                                                                                                                                          
dbg_xcvr_user_clk_2                      0         sysip_inst.bsa19_system_ip_u.dbg_xcvr_user_clk[2](bsa19_system_ip)                    -                                                                                   -                                                                                   -                                                                        
                                                                                                                                                                                                                                                                                                                                                                                          
dbg_xcvr_user_clk_3                      0         sysip_inst.bsa19_system_ip_u.dbg_xcvr_user_clk[3](bsa19_system_ip)                    -                                                                                   -                                                                                   -                                                                        
                                                                                                                                                                                                                                                                                                                                                                                          
gclk0                                    0         sysip_inst.bsa19_system_ip_u.gclk0(bsa19_system_ip)                                   -                                                                                   -                                                                                   -                                                                        
                                                                                                                                                                                                                                                                                                                                                                                          
haps_clk_10                              0         sysip_inst.bsa19_system_ip_u.haps_clk_10(bsa19_system_ip)                             -                                                                                   -                                                                                   -                                                                        
                                                                                                                                                                                                                                                                                                                                                                                          
haps_clk_10_2_sync                       0         sysip_inst.bsa19_system_ip_u.haps_clk_10_2_sync(bsa19_system_ip)                      -                                                                                   -                                                                                   -                                                                        
                                                                                                                                                                                                                                                                                                                                                                                          
haps_clk_50_2_sync                       0         sysip_inst.bsa19_system_ip_u.haps_clk_50_2_sync(bsa19_system_ip)                      -                                                                                   -                                                                                   -                                                                        
                                                                                                                                                                                                                                                                                                                                                                                          
haps_clk_200                             0         sysip_inst.bsa19_system_ip_u.haps_clk_200(bsa19_system_ip)                            -                                                                                   -                                                                                   -                                                                        
                                                                                                                                                                                                                                                                                                                                                                                          
sys_clk                                  0         sysip_inst.bsa19_system_ip_u.sys_clk(bsa19_system_ip)                                 -                                                                                   -                                                                                   -                                                                        
                                                                                                                                                                                                                                                                                                                                                                                          
ufpga_lock_clk_o                         0         sysip_inst.bsa19_system_ip_u.ufpga_lock_clk_o(bsa19_system_ip)                        -                                                                                   -                                                                                   ufpga_lock_clk_o_keep.I[0](keepbuf)                                      
==========================================================================================================================================================================================================================================================================================================================================================================================

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 173 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================================================= Non-Gated/Non-Generated Clocks =============================================================
Clock Tree ID     Driving Element                           Drive Element Type     Fanout     Sample Instance                                             
----------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       clk                                       port                   143        dut_inst.aptn_reset_sync_rst_n_5                            
@KP:ckid0_1       sysip_inst.bsa19_system_ip_u.umr2_clk     bsa19_system_ip        30         pipelineReg_hstdm_training_monitor_10_infopipe_data_out_1[3]
==========================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1146 |Assigning INTERNAL_VREF of iobank 23 to 0.840, which is required by IO standard POD12_DCI of pin rst_n at BM53
@N: FX1146 |Assigning INTERNAL_VREF of iobank 36 to 0.840, which is required by IO standard POD12_DCI of pin ALUOUTMEM[62] at P50
@N: FX1146 |Assigning INTERNAL_VREF of iobank 22 to 0.840, which is required by IO standard POD12_DCI of pin WREX_aptn_ft[0] at BW63
@N: FX1146 |Assigning INTERNAL_VREF of iobank 21 to 0.840, which is required by IO standard POD12_DCI of pin WREX_aptn_ft[2] at BY50
@N: FX1146 |Assigning INTERNAL_VREF of iobank 20 to 0.840, which is required by IO standard POD12_DCI of pin WREX_aptn_ft[3] at BL47
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/pre_map/pm0/FB1_uD.sap.

Starting constraint checker (Real Time elapsed 0h:01m:34s; CPU Time elapsed 0h:01m:28s; Memory used current: 1380MB peak: 1380MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:01m:34s; CPU Time elapsed 0h:01m:29s; Memory used current: 1380MB peak: 1380MB)


Finished constraint checker (Real Time elapsed 0h:01m:36s; CPU Time elapsed 0h:01m:30s; Memory used current: 1380MB peak: 1380MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:01m:36s; CPU Time elapsed 0h:01m:30s; Memory used current: 1380MB peak: 1380MB)

Process took 0h:01m:36s realtime, 0h:01m:30s cputime
# Sun Apr  9 22:44:10 2023

###########################################################]
Map & Optimize Report

# Sun Apr  9 22:44:11 2023


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: HAPS (R) ProtoCompiler 100
Build: R-2020.12-SP1-1
Install: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1
OS: CentOS Linux 7 (Core)
Hostname: ws35
max virtual memory: unlimited (bytes)
max user processes: 4096
max stack size: 10485760 (bytes)


Database state : /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/|m0
Synopsys Xilinx Technology Mapper, Version map202012pcp4, Build 193R, Built Apr  8 2022 21:27:09, @4216327


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 238MB peak: 238MB)

@N: MF915 |Option synthesis_strategy=advanced is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 249MB peak: 249MB)

@W: FX1020 |A simulation mismatch is possible. Ignoring vendor library default initial value on registers, because the default value is not set. To enable vendor library default initial values, add the command "set_option -support_implicit_init_netlist 1" to the project file.

Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 249MB peak: 249MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 249MB peak: 249MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 253MB peak: 253MB)


Target FPGA is on a HAPS-100 board, running ProtoCompiler.
@N: BN569 |Target FPGA is located at FBx_D (Type HAPS100_4F).  


Synthesis running in Multiprocessing mode
Maximum number of parallel jobs set to 4
Multiprocessing started at : Sun Apr  9 22:44:33 2023
Mapping FB1_uD as a separate process
MCP Status: 1 jobs running

@N: MF106 :|Mapping Top level view:TraceBuildLib.FB1_uD(verilog_0) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:21s; Memory used current: 1714MB peak: 1714MB)

@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":332:51:332:58|Tristate driver capim2_data_in_0_1 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_1 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_2 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_2 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_3 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_3 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_4 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_4 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_5 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_5 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_6 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_6 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_7 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_7 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_8 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_8 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_9 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_9 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_10 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_10 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3888:1:3888:6|Removing sequential instance hstdm_trainer_8.eye_size_minimum[4] because it is equivalent to instance hstdm_trainer_8.eye_size_minimum[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3030:1:3030:6|Removing sequential instance hstdm_training_monitor_8.infopipe_data_flags[17] because it is equivalent to instance hstdm_training_monitor_8.infopipe_data_flags[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3888:1:3888:6|Removing sequential instance hstdm_trainer_9.eye_size_minimum[4] because it is equivalent to instance hstdm_trainer_9.eye_size_minimum[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3030:1:3030:6|Removing sequential instance hstdm_training_monitor_9.infopipe_data_flags[17] because it is equivalent to instance hstdm_training_monitor_9.infopipe_data_flags[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3888:1:3888:6|Removing sequential instance hstdm_trainer_10.eye_size_minimum[4] because it is equivalent to instance hstdm_trainer_10.eye_size_minimum[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3030:1:3030:6|Removing sequential instance hstdm_training_monitor_10.infopipe_data_flags[17] because it is equivalent to instance hstdm_training_monitor_10.infopipe_data_flags[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Making connections to hyper_source modules
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_0.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_1.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_2.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_3.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_4.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_5.
@N: MF135 :"./src/DM.v":14:0:14:0|RAM dm1.memory[63:0] (in view: TraceBuildLib.FB1_uD_dut(internal)) is 64 words by 64 bits.
@N: MF246 :"./src/DM.v":14:0:14:0|Hierarchically decompose RAM 'dm1.memory[63:0]' 

Starting RAM primitive conversion (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:26s; Memory used current: 1717MB peak: 1717MB)


Finished RAM primitive conversion (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:26s; Memory used current: 1717MB peak: 1717MB)

@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_0.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_1.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_2.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_3.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_4.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_5.
@N: FX493 |Applying initial value "1" on instance reset_gen_inst.ar_hstdm_reset.R0.
@N: FX493 |Applying initial value "1" on instance reset_gen_inst.ar_hstdm_reset.R1.
@N: FX493 |Applying initial value "1" on instance ar_infopipe_reset.R0.
@N: FX493 |Applying initial value "1" on instance ar_infopipe_reset.R1.
@N: FX493 |Applying initial value "0" on instance reset_gen_inst.reset_release_pulse_gen_inst.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance reset_gen_inst.reset_release_pulse_gen_inst.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance reset_gen_inst.longer_pulse_inst.out.
@N: FX493 |Applying initial value "0" on instance reset_gen_inst.first_reset_done.
@N: FX493 |Applying initial value "1" on instance reset_gen_inst.reset_pulse.
@N: FX493 |Applying initial value "0" on instance hstdm_ctrl_inst.self_test_start_rx_out[0].
@N: FX493 |Applying initial value "0" on instance hstdm_ctrl_inst.self_test_start_rx_out[1].
@N: FX493 |Applying initial value "0" on instance hstdm_ctrl_inst.self_test_start_tx_out[0].
@N: FX493 |Applying initial value "0" on instance hstdm_ctrl_inst.self_test_start_tx_out[1].
@N: FX493 |Applying initial value "0" on instance hstdm_ctrl_inst.tc_status[0].
@N: FX493 |Applying initial value "0" on instance hstdm_ctrl_inst.tc_status[1].
@N: FX493 |Applying initial value "0" on instance hstdm_ctrl_inst.tc_status[2].
@N: FX493 |Applying initial value "0" on instance cmd_script_ack_pulse_gen.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance cmd_script_ack_pulse_gen.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance TXCTRL_OVERLAP.out.
@N: FX493 |Applying initial value "0" on instance infopipe_snd_inst.accept_pulse_gen.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance infopipe_snd_inst.accept_pulse_gen.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance SIM_TRAINING_DONE.
@N: FX493 |Applying initial value "0" on instance SIM_TRAINING_ERROR.
@N: FX493 |Applying initial value "0" on instance SIM_TRAINING_TIMEOUT.
@N: FX493 |Applying initial value "0" on instance SIMULATION.
@N: FX493 |Applying initial value "0" on instance SIMULATION_DISABLE_TRAINING.
@N: FX493 |Applying initial value "1" on instance ar_locked.R0.
@N: FX493 |Applying initial value "1" on instance ar_locked.R1.
@N: FX493 |Applying initial value "0" on instance rst_delay.out.
@N: FX493 |Applying initial value "0" on instance phy_en_delay.out.
@N: FX493 |Applying initial value "1" on instance ar_locked.R0.
@N: FX493 |Applying initial value "1" on instance ar_locked.R1.
@N: FX493 |Applying initial value "0" on instance rst_delay.out.
@N: FX493 |Applying initial value "0" on instance phy_en_delay.out.
@N: FX493 |Applying initial value "1" on instance ar_locked.R0.
@N: FX493 |Applying initial value "1" on instance ar_locked.R1.
@N: FX493 |Applying initial value "0" on instance rst_delay.out.
@N: FX493 |Applying initial value "0" on instance phy_en_delay.out.
@N: FX493 |Applying initial value "0" on instance ar_train_latched.R0.
@N: FX493 |Applying initial value "0" on instance ar_train_latched.R1.
@N: FX493 |Applying initial value "0" on instance channel_rst_pulse_inst.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance channel_rst_pulse_inst.fdcr2.IntQ.
@N: FX493 |Applying initial value "00000" on instance ssc_detector.clkin_cnt[4:0].
@N: FX493 |Applying initial value "1" on instance ar_infop_reset.R0.
@N: FX493 |Applying initial value "1" on instance ar_infop_reset.R1.
@N: FX493 |Applying initial value "0" on instance ar_ssc_start.R0.
@N: FX493 |Applying initial value "0" on instance ar_ssc_start.R1.
@N: FX493 |Applying initial value "0" on instance ssc_detector.clkin_pulse_gen.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance ssc_detector.clkin_pulse_gen.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance ssc_detector.clkin_div.
@N: FX493 |Applying initial value "0" on instance infopipe_snd_inst.accept_pulse_gen.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance infopipe_snd_inst.accept_pulse_gen.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance flag_ssc_start.
@N: FX493 |Applying initial value "0" on instance hold_done_flag.
@N: FX493 |Applying initial value "0" on instance flag_ssc.
@N: FX493 |Applying initial value "0" on instance training_disabled.
@N: FX493 |Applying initial value "0" on instance rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ.
@N: FX493 |Applying initial value "00" on instance rx_core.XiPhy_Bitslip.position[1:0].
@N: FX493 |Applying initial value "0" on instance rx_core.set_fifo.rd_en.
@N: FX493 |Applying initial value "0" on instance rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[0].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[1].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[2].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[3].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[4].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[5].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[6].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[7].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[8].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[9].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[10].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[11].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[12].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[14].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[0].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[1].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[2].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[3].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[4].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[5].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[6].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[7].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[8].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[9].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[10].

Only the first 100 messages of id 'FX493' are reported. To see all messages use 'report messages -id FX493' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX493} -count unlimited' in the Tcl shell.

Finished RTL optimizations (Real Time elapsed 0h:00m:29s; CPU Time elapsed 0h:00m:29s; Memory used current: 1717MB peak: 1717MB)

@N: FX702 :|Found startup values on RAM instance dm1.memory_rams0 (in view: TraceBuildLib.FB1_uD_dut(internal)).
@N: FX274 :|RAM startup value memory_rams0_0_0.INIT = 64'h00000000000000FF.
@N: FX702 :|Found startup values on RAM instance dm1.memory_rams0
@N: FX702 :|Found startup values on RAM instance dm1.memory_rams1 (in view: TraceBuildLib.FB1_uD_dut(internal)).
@N: FX274 :|RAM startup value memory_rams1_0_0.INIT = 64'h00000000000000FF.
@N: FX702 :|Found startup values on RAM instance dm1.memory_rams1
@N: FX702 :|Found startup values on RAM instance dm1.memory_rams2 (in view: TraceBuildLib.FB1_uD_dut(internal)).
@N: FX274 :|RAM startup value memory_rams2_0_0.INIT = 64'h00000000000000FF.
@N: FX702 :|Found startup values on RAM instance dm1.memory_rams2
@N: FX702 :|Found startup values on RAM instance dm1.memory_rams3 (in view: TraceBuildLib.FB1_uD_dut(internal)).
@N: FX274 :|RAM startup value memory_rams3_0_0.INIT = 64'h00000000000000FF.
@N: FX702 :|Found startup values on RAM instance dm1.memory_rams3
@N: FX702 :|Found startup values on RAM instance dm1.memory_rams4 (in view: TraceBuildLib.FB1_uD_dut(internal)).
@N: FX274 :|RAM startup value memory_rams4_0_0.INIT = 64'h00000000000000FF.
@N: FX702 :|Found startup values on RAM instance dm1.memory_rams4
@N: FX702 :|Found startup values on RAM instance dm1.memory_rams5 (in view: TraceBuildLib.FB1_uD_dut(internal)).
@N: FX274 :|RAM startup value memory_rams5_0_0.INIT = 64'h00000000000000FF.
@N: FX702 :|Found startup values on RAM instance dm1.memory_rams5
@N: FX702 :|Found startup values on RAM instance dm1.memory_rams6 (in view: TraceBuildLib.FB1_uD_dut(internal)).
@N: FX274 :|RAM startup value memory_rams6_0_0.INIT = 64'h00000000000000FF.
@N: FX702 :|Found startup values on RAM instance dm1.memory_rams6
@N: FX702 :|Found startup values on RAM instance dm1.memory_rams7 (in view: TraceBuildLib.FB1_uD_dut(internal)).
@N: FX274 :|RAM startup value memory_rams7_0_0.INIT = 64'h00000000000000FF.
@N: FX702 :|Found startup values on RAM instance dm1.memory_rams7
@N: FX702 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Found startup values on RAM instance memory_core.memory_inst[31:0] (in view: SysIPLib.haps_system_memory_32s_28s_32s_haps_system_memoryDini_147s_114s_113s_1s_Z2_FB1_uD(verilog)).
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_00 = 256'h5E000000000F000300000044ABCF000000050000000000191EA929AB00000093.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_01 = 256'h000000008000000100000071000000210000007200040000003B0003FFFF0003.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_03 = 256'h322D535032302E31522D323000000010754400004642315F0000000202040000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_04 = 256'h000000003629000032373A312032313A323032322020382028417072312D3120.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_05 = 256'h32302E31522D3230000000100000000000000000000000000000000000000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_06 = 256'h3629000032373A312032313A323032322020382028417072312D3120322D5350.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_07 = 256'h4841505300000003000000000000000000000000000000000000000000000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_08 = 256'hD000000000000000FFFF0000000000002D312D6500000001344600003130305F.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_09 = 256'h003204B000150008F0000000003204B000140007F00000000000070800130006.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_0A = 256'h00230013F0000000003204B00017000AF0000000003204B000160009F0000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_0B = 256'hD000000000000708003D0003D0000000003204B000240014F0000000003204B0.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_0C = 256'h00000708004100009000000000000708003F0005D000000000000708003E0004.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_0D = 256'h0047000090000000000004B00046000090000000000004B00045000090000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_0E = 256'h00000000000000000000000000000000000000000000002000000000000004B0.
@N: FX702 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Found startup values on RAM instance memory_core.memory_inst[31:0]
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":473:1:473:6|Found counter in view:SysIPLib.haps_system_memory_32s_28s_32s_haps_system_memoryDini_147s_114s_113s_1s_Z2_FB1_uD(verilog) instance memory_core.rd_addr_to_memory[27:0] 
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":349:1:349:6|Found counter in view:SysIPLib.haps_system_memory_32s_28s_32s_haps_system_memoryDini_147s_114s_113s_1s_Z2_FB1_uD(verilog) instance haps_system_memory_write_control_inst.addr_to_memory_out[27:0] 
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":1552:1:1552:6|Found counter in view:TdmLib.hstdm_controller_0s_1048576s_3s_4s_12s_48s_32s_2s_FB1_uD(verilog) instance number_of_ack_for_reporting_flags[11:0] 
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[47] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[46]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[46] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[45]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[45] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[44]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[44] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[43]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[43] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[42]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[42] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[41]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[41] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[40]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[40] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[39]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[39] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[38]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[38] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[37]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[37] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[36]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[36] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[35]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[35] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[34]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[34] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[33]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[33] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[31] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[30] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[29] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[28] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[27] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[26] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[25] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[24] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[23] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[22] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[21] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[20] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[19] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3385:1:3385:6|Removing sequential instance hstdm_trainer_8.STABLE_CNT_CHECK[2] because it is equivalent to instance hstdm_trainer_8.PAUSE_CNT_FIRST[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3385:1:3385:6|Removing sequential instance hstdm_trainer_8.STABLE_CNT_CHECK[20] because it is equivalent to instance hstdm_trainer_8.PAUSE_CNT_FIRST[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3385:1:3385:6|Removing sequential instance hstdm_trainer_8.PAUSE_CNT_IDELAY[0] because it is equivalent to instance hstdm_trainer_8.PAUSE_CNT_FIRST[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3888:1:3888:6|Found counter in view:TdmLib.hstdm_rx_trainer_Z1_FB1_uD(verilog) instance data_stable_cnt[64:0] 
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3888:1:3888:6|Found counter in view:TdmLib.hstdm_rx_trainer_Z1_FB1_uD(verilog) instance pause_cnt[15:0] 
@N: MF179 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3485:32:3485:59|Found 8 by 8 bit equality operator ('==') data_equal_to_data_loaded_2 (in view: TdmLib.hstdm_rx_trainer_Z1_FB1_uD(verilog))
@N: MF179 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3474:23:3474:58|Found 8 by 8 bit equality operator ('==') idelay_is_target_2 (in view: TdmLib.hstdm_rx_trainer_Z1_FB1_uD(verilog))
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2455:1:2455:6|Found counter in view:TdmLib.hstdm_training_monitor_Z1_FB1_uD(verilog) instance ssc_detector.clkin_pulse_interval[5:0] 
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3030:1:3030:6|Removing instance hstdm_training_monitor_8.infopipe_data_flags[38] because it is equivalent to instance hstdm_training_monitor_8.infopipe_data_flags[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_0_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_0_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_0_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_1_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_1_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_1_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_2_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_2_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_2_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3385:1:3385:6|Removing sequential instance hstdm_trainer_9.STABLE_CNT_CHECK[2] because it is equivalent to instance hstdm_trainer_9.PAUSE_CNT_FIRST[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3385:1:3385:6|Removing sequential instance hstdm_trainer_9.STABLE_CNT_CHECK[20] because it is equivalent to instance hstdm_trainer_9.PAUSE_CNT_FIRST[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3385:1:3385:6|Removing sequential instance hstdm_trainer_9.PAUSE_CNT_IDELAY[0] because it is equivalent to instance hstdm_trainer_9.PAUSE_CNT_FIRST[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3888:1:3888:6|Found counter in view:TdmLib.hstdm_rx_trainer_Z1_0_FB1_uD(verilog) instance data_stable_cnt[64:0] 
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3888:1:3888:6|Found counter in view:TdmLib.hstdm_rx_trainer_Z1_0_FB1_uD(verilog) instance pause_cnt[15:0] 
@N: MF179 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3485:32:3485:59|Found 8 by 8 bit equality operator ('==') data_equal_to_data_loaded_2 (in view: TdmLib.hstdm_rx_trainer_Z1_0_FB1_uD(verilog))
@N: MF179 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3474:23:3474:58|Found 8 by 8 bit equality operator ('==') idelay_is_target_2 (in view: TdmLib.hstdm_rx_trainer_Z1_0_FB1_uD(verilog))
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2455:1:2455:6|Found counter in view:TdmLib.hstdm_training_monitor_Z1_0_FB1_uD(verilog) instance ssc_detector.clkin_pulse_interval[5:0] 
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3030:1:3030:6|Removing instance hstdm_training_monitor_9.infopipe_data_flags[38] because it is equivalent to instance hstdm_training_monitor_9.infopipe_data_flags[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_3_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_3_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_3_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_4_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_4_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_4_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_5_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_5_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_5_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_6_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_6_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_6_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3385:1:3385:6|Removing sequential instance hstdm_trainer_10.STABLE_CNT_CHECK[2] because it is equivalent to instance hstdm_trainer_10.PAUSE_CNT_FIRST[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3385:1:3385:6|Removing sequential instance hstdm_trainer_10.STABLE_CNT_CHECK[20] because it is equivalent to instance hstdm_trainer_10.PAUSE_CNT_FIRST[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3385:1:3385:6|Removing sequential instance hstdm_trainer_10.PAUSE_CNT_IDELAY[0] because it is equivalent to instance hstdm_trainer_10.PAUSE_CNT_FIRST[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3888:1:3888:6|Found counter in view:TdmLib.hstdm_rx_trainer_Z1_1_FB1_uD(verilog) instance data_stable_cnt[64:0] 
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3888:1:3888:6|Found counter in view:TdmLib.hstdm_rx_trainer_Z1_1_FB1_uD(verilog) instance pause_cnt[15:0] 
@N: MF179 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3485:32:3485:59|Found 8 by 8 bit equality operator ('==') data_equal_to_data_loaded_2 (in view: TdmLib.hstdm_rx_trainer_Z1_1_FB1_uD(verilog))
@N: MF179 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3474:23:3474:58|Found 8 by 8 bit equality operator ('==') idelay_is_target_2 (in view: TdmLib.hstdm_rx_trainer_Z1_1_FB1_uD(verilog))
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2455:1:2455:6|Found counter in view:TdmLib.hstdm_training_monitor_Z1_1_FB1_uD(verilog) instance ssc_detector.clkin_pulse_interval[5:0] 
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3030:1:3030:6|Removing instance hstdm_training_monitor_10.infopipe_data_flags[39] because it is equivalent to instance hstdm_training_monitor_10.infopipe_data_flags[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_7_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_7_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_7_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_8_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_8_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_8_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_9_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_9_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_9_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_10_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_10_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_10_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_11_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_11_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_11_FB1_uD(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: FX702 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Found startup values on RAM instance memory_core.memory_inst[31:0] (in view: TdmLib.hstdm_memory_Z1_FB1_uD(verilog)).
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_00 = 256'h000D00030000001F0003000500000010000100000000000CABCF000000000046.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_01 = 256'h302E31312E30332E3230323000000003000000004000000000000001C0000008.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_02 = 256'h00040004000104B000090047000002580000000000000004000004B000080045.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_03 = 256'h78000004000002580000000000080005000204B0000A00240000025800000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_04 = 256'h0000000000000000780000040000000000000000780000040000000000000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_05 = 256'h0000000070000004000000000000000070000004000000000000000078000004.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_06 = 256'h7800000400000000000000007000000400000000000000007000000400000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_07 = 256'h0000000000000000780000040000000000000000780000040000000000000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_08 = 256'h0000000000000000000000000000000078000004000000000000000078000004.
@N: FX702 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Found startup values on RAM instance memory_core.memory_inst[31:0]
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2311:1:2311:6|Found counter in view:TdmLib.hstdm_memory_Z1_FB1_uD(verilog) instance debug_cnt_ack_rt_flag[7:0] 
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":473:1:473:6|Found counter in view:TdmLib.hstdm_memory_Z1_FB1_uD(verilog) instance memory_core.rd_addr_to_memory[27:0] 

Starting factoring (Real Time elapsed 0h:00m:32s; CPU Time elapsed 0h:00m:32s; Memory used current: 1717MB peak: 1717MB)


Finished factoring (Real Time elapsed 0h:00m:36s; CPU Time elapsed 0h:00m:36s; Memory used current: 1717MB peak: 1717MB)


Available hyper_sources - for debug and ip models
HyperSrc tag sysip_inst.umr3_clk
HyperSrc tag sysip_inst.umr3_reset
HyperSrc tag haps_fpga_location_id
HyperSrc tag ufpga_hstdm_ctrl_o
HyperSrc tag ufpga_scratch_o
HyperSrc tag ufpga_type_id_o
HyperSrc tag ufpga_loc_id_o
HyperSrc tag ufpga_id_o
HyperSrc tag ufpga_usr_id_o
HyperSrc tag ufpga_handle_o
HyperSrc tag ufpga_timestamp_o
HyperSrc tag sys_clk
HyperSrc tag sys_reset_n
HyperSrc tag gclk0
HyperSrc tag haps_umr3_clk
HyperSrc tag haps_umr3_reset
HyperSrc tag umr_clk
HyperSrc tag umr_reset
HyperSrc tag haps_clk_200
HyperSrc tag haps_clk_10
HyperSrc tag haps_umr3_clk_div
HyperSrc tag haps_clk_160
HyperSrc tag haps_clk_10_2_sync
HyperSrc tag haps_clk_50_2_sync
HyperSrc tag hstdm_refclk_100

Making connections to hyper_source modules
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":801:83:801:112|Missing syn_hyper_source with tag SNPS_ADTD_DBG_EGSV_FIFOEMP_SLR3. Connecting to default value '0'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":800:83:800:112|Missing syn_hyper_source with tag SNPS_ADTD_DBG_EGSV_FIFOEMP_SLR2. Connecting to default value '0'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":799:83:799:112|Missing syn_hyper_source with tag SNPS_ADTD_DBG_EGSV_FIFOEMP_SLR1. Connecting to default value '0'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":798:83:798:112|Missing syn_hyper_source with tag SNPS_ADTD_DBG_EGSV_FIFOEMP_SLR0. Connecting to default value '0'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":796:80:796:109|Missing syn_hyper_source with tag SNPS_ADTD_DBG_EGSV_FRRD_SLR3. Connecting to default value '0'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":795:80:795:109|Missing syn_hyper_source with tag SNPS_ADTD_DBG_EGSV_FRRD_SLR2. Connecting to default value '0'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":794:80:794:109|Missing syn_hyper_source with tag SNPS_ADTD_DBG_EGSV_FRRD_SLR1. Connecting to default value '0'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":793:80:793:109|Missing syn_hyper_source with tag SNPS_ADTD_DBG_EGSV_FRRD_SLR0. Connecting to default value '0'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":788:68:788:85|Missing syn_hyper_source with tag ufpga_scratch_i. Connecting to default value '00000000000000000000000000000000'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":787:73:787:95|Missing syn_hyper_source with tag ufpga_hstdm_status_i. Connecting to default value '00000000000000000000000000000000'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":773:76:773:83|Missing syn_hyper_source with tag IDENT_BRAM_CMP2CAPI_DIN. Connecting to default value '00000000000000000000000000000000'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":772:66:772:74|Missing syn_hyper_source with tag IDENT_BRAM_INTR. Connecting to default value '0'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":771:81:771:103|Missing syn_hyper_source with tag IDENT_SNPS_DTDPIPE_INBUS. Connecting to default value '0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000'
Deleting unused hyper source hyper_src_umr3_clk (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog))
Deleting unused hyper source hyper_src_umr3_reset (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog))
Deleting unused hyper source hyper_src_haps_fpga_location_id (in view: TraceBuildLib.FB1_uD(verilog_0))
Deleting unused hyper source hyper_src_ufpga_hstdm_ctrl_o (in view: TraceBuildLib.FB1_uD(verilog_0))
Deleting unused hyper source hyper_src_ufpga_scratch_o (in view: TraceBuildLib.FB1_uD(verilog_0))
Deleting unused hyper source hyper_src_ufpga_type_id_o (in view: TraceBuildLib.FB1_uD(verilog_0))
Deleting unused hyper source hyper_src_ufpga_loc_id_o (in view: TraceBuildLib.FB1_uD(verilog_0))
Deleting unused hyper source hyper_src_ufpga_id_o (in view: TraceBuildLib.FB1_uD(verilog_0))
Deleting unused hyper source hyper_src_ufpga_usr_id_o (in view: TraceBuildLib.FB1_uD(verilog_0))
Deleting unused hyper source hyper_src_ufpga_handle_o (in view: TraceBuildLib.FB1_uD(verilog_0))
Deleting unused hyper source hyper_src_ufpga_timestamp_o (in view: TraceBuildLib.FB1_uD(verilog_0))
Deleting unused hyper source hyper_src_sys_clk (in view: TraceBuildLib.FB1_uD(verilog_0))
Deleting unused hyper source hyper_src_sys_reset_n (in view: TraceBuildLib.FB1_uD(verilog_0))
Deleting unused hyper source hyper_src_gclk0 (in view: TraceBuildLib.FB1_uD(verilog_0))
Deleting unused hyper source hyper_src_umr_reset (in view: TraceBuildLib.FB1_uD(verilog_0))
Deleting unused hyper source hyper_src_haps_clk_200 (in view: TraceBuildLib.FB1_uD(verilog_0))
Deleting unused hyper source hyper_src_haps_clk_10 (in view: TraceBuildLib.FB1_uD(verilog_0))
Deleting unused hyper source hyper_src_haps_umr3_clk_div (in view: TraceBuildLib.FB1_uD(verilog_0))
Deleting unused hyper source hyper_src_haps_clk_160 (in view: TraceBuildLib.FB1_uD(verilog_0))
Deleting unused hyper source hyper_src_haps_clk_10_2_sync (in view: TraceBuildLib.FB1_uD(verilog_0))
Deleting unused hyper source hyper_src_haps_clk_50_2_sync (in view: TraceBuildLib.FB1_uD(verilog_0))
NConnInternalConnection caching is on
For pin clk, cannot find the other pin in a pair, automatically create one (clk_0). 
@N: FX430 |Found 6 global buffers instantiated by user 

Clock Buffers:
  Inserting Clock buffer on net umr2_clk,
  Inserting Clock buffer on net umr3_clk,
  Inserting Clock buffer on net hstdm_refclk_100,


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:46s; CPU Time elapsed 0h:00m:45s; Memory used current: 1717MB peak: 1717MB)

@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultp(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultp(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultadd(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultadd(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaddcin(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaddcin(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaddcinnotz(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaddcinnotz(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultsub(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultsub(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultacc(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultacc(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccadd(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccadd(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccadd2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccadd2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccadd3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccadd3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccaddcin(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccaddcin(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccaddcin2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccaddcin2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccaddcin3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccaddcin3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccload(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccload(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccload2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccload2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccload3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccload3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccloadswap(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccloadswap(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccloadswap2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccloadswap2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccloadswap3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccloadswap3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultshift171(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultshift171(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultshift172(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultshift172(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaddconst1(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaddconst1(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaddconst2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaddconst2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaddconst3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaddconst3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaddsub(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaddsub(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccccout(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccccout(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccccincout(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccccincout(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[17:0] (in view: work.preaddsquaresmultp(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[17:0] (in view: work.preaddsquaresmultp(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[17:0] (in view: work.preaddsquaresmultadd(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[17:0] (in view: work.preaddsquaresmultadd(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[17:0] (in view: work.preaddsquaresmultaddcin(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[17:0] (in view: work.preaddsquaresmultaddcin(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[17:0] (in view: work.preaddsquaresmultaddcinnotz(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[17:0] (in view: work.preaddsquaresmultaddcinnotz(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[17:0] (in view: work.preaddsquaresmultsub(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report messages -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:53s; CPU Time elapsed 0h:00m:53s; Memory used current: 1717MB peak: 1717MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:56s; CPU Time elapsed 0h:00m:56s; Memory used current: 1717MB peak: 1717MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:57s; CPU Time elapsed 0h:00m:57s; Memory used current: 1717MB peak: 1717MB)


Finished preparing to map (Real Time elapsed 0h:01m:03s; CPU Time elapsed 0h:01m:03s; Memory used current: 1717MB peak: 1717MB)

@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_11_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_11_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_11_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_11_FB1_uD(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_10_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_10_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_10_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_10_FB1_uD(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_9_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_9_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_9_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_9_FB1_uD(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_8_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_8_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_8_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_8_FB1_uD(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_7_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_7_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_7_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_7_FB1_uD(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_6_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_6_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_6_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_6_FB1_uD(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_5_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_5_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_5_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_5_FB1_uD(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_4_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_4_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_4_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_4_FB1_uD(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_3_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_3_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_3_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_3_FB1_uD(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_2_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_2_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_2_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_2_FB1_uD(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_1_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_1_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_1_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_1_FB1_uD(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_0_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_0_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_0_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_0_FB1_uD(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_FB1_uD(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_FB1_uD(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.

Finished technology mapping (Real Time elapsed 0h:01m:10s; CPU Time elapsed 0h:01m:10s; Memory used current: 1717MB peak: 1717MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:01m:13s		     1.48ns		3403 /      3403
   2		0h:01m:13s		     1.48ns		3403 /      3403
   3		0h:01m:13s		     1.48ns		3403 /      3403

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:01m:21s; CPU Time elapsed 0h:01m:20s; Memory used current: 1717MB peak: 1717MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:01m:24s; CPU Time elapsed 0h:01m:24s; Memory used current: 1717MB peak: 1717MB)


Finished mapping FB1_uD
Multiprocessing finished at : Sun Apr  9 22:46:02 2023
Multiprocessing took 0h:01m:28s realtime, 0h:01m:27s cputime

Summary of Compile Points :
*************************** 
Name       Status     Reason          Start Time                   End Time                     Realtime       CPU Time       Fast Synthesis
--------------------------------------------------------------------------------------------------------------------------------------------
FB1_uD     Mapped     No database     Sun Apr  9 22:44:35 2023     Sun Apr  9 22:46:01 2023     0h:01m:26s     0h:01m:25s     No            
============================================================================================================================================
Total number of compile points: 1
===================================

Links to Compile point Reports:
******************************
@L: "/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/map/m0/FB1_uD/FB1_uD.srr"

==============================


Start loading CP mapped netlist (Real Time elapsed 0h:01m:51s; CPU Time elapsed 0h:01m:48s; Memory used current: 1725MB peak: 1725MB)


Finished loading CP mapped netlist (Real Time elapsed 0h:01m:52s; CPU Time elapsed 0h:01m:50s; Memory used current: 1725MB peak: 1725MB)

Finished area estimation in mapper mode.

Start loading CP mapped netlist (Real Time elapsed 0h:01m:52s; CPU Time elapsed 0h:01m:50s; Memory used current: 1725MB peak: 1725MB)


Finished loading CP mapped netlist (Real Time elapsed 0h:01m:52s; CPU Time elapsed 0h:01m:50s; Memory used current: 1725MB peak: 1725MB)


Starting Placement-driven Synthesis (Real Time elapsed 0h:01m:52s; CPU Time elapsed 0h:01m:50s; Memory used current: 1725MB peak: 1725MB)

NConnInternalConnection caching is on
@N: FX493 |Applying initial value "0" on instance st_ncnt[0].
@N: FX493 |Applying initial value "0" on instance st_ncnt[2].
@N: FX493 |Applying initial value "0" on instance st_ncnt[1].
@N: FX493 |Applying initial value "0" on instance mem_waddr[0].
@N: FX493 |Applying initial value "0" on instance mem_waddr[1].
@N: FX493 |Applying initial value "0" on instance mem_waddr[2].
@N: FX493 |Applying initial value "0" on instance mem_waddr[3].
@N: FX493 |Applying initial value "0" on instance mem_waddr[4].
@N: FX493 |Applying initial value "0" on instance mem_waddr[5].
@N: FX493 |Applying initial value "0" on instance mem_waddr[6].
@N: FX493 |Applying initial value "1" on instance ar_infopipe_reset.R1.
@N: FX493 |Applying initial value "1" on instance ar_infopipe_reset.R0.
@N: FX493 |Applying initial value "0" on instance training_word_inst.train_done_out.
@N: FX493 |Applying initial value "0" on instance rx_core.XiPhy_Bitslip.position[1].
@N: FX493 |Applying initial value "0" on instance rx_core.XiPhy_Bitslip.position[0].
@N: FX493 |Applying initial value "0" on instance bitslip_reset_local.
@N: FX493 |Applying initial value "0" on instance reset_st_bit.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance train_word_local.
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_rebuild.BASE4\.switch.
@N: FX493 |Applying initial value "0" on instance self_test.flag_bit.
@N: FX493 |Applying initial value "0" on instance reset_st_bit.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance train_pulse_local.
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[14].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[14].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[14].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[14].
@N: FX493 |Applying initial value "0" on instance rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift_DOUT[0].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift_DOUT[0].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift_DOUT[0].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift_DOUT[0].
@N: FX493 |Applying initial value "0" on instance rx_core.set_fifo.rd_en.
@N: FX493 |Applying initial value "0" on instance training_word_inst.train_done_out.
@N: FX493 |Applying initial value "0" on instance rx_core.XiPhy_Bitslip.position[1].
@N: FX493 |Applying initial value "0" on instance rx_core.XiPhy_Bitslip.position[0].
@N: FX493 |Applying initial value "0" on instance bitslip_reset_local.
@N: FX493 |Applying initial value "0" on instance reset_st_bit.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance train_word_local.
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_rebuild.BASE4\.switch.
@N: FX493 |Applying initial value "0" on instance self_test.flag_bit.
@N: FX493 |Applying initial value "0" on instance reset_st_bit.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance train_pulse_local.
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[14].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[14].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[14].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[14].
@N: FX493 |Applying initial value "0" on instance rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift_DOUT[0].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift_DOUT[0].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift_DOUT[0].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift_DOUT[0].
@N: FX493 |Applying initial value "0" on instance rx_core.set_fifo.rd_en.
@N: FX493 |Applying initial value "0" on instance training_word_inst.train_done_out.
@N: FX493 |Applying initial value "0" on instance rx_core.XiPhy_Bitslip.position[1].
@N: FX493 |Applying initial value "0" on instance rx_core.XiPhy_Bitslip.position[0].
@N: FX493 |Applying initial value "0" on instance bitslip_reset_local.
@N: FX493 |Applying initial value "0" on instance reset_st_bit.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance train_word_local.
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_rebuild.BASE4\.switch.
@N: FX493 |Applying initial value "0" on instance self_test.flag_bit.
@N: FX493 |Applying initial value "0" on instance reset_st_bit.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance train_pulse_local.
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[14].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[14].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[14].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[14].
@N: FX493 |Applying initial value "0" on instance rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift_DOUT[0].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift_DOUT[0].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift_DOUT[0].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift_DOUT[0].
@N: FX493 |Applying initial value "0" on instance rx_core.set_fifo.rd_en.
@N: FX493 |Applying initial value "0" on instance training_word_inst.train_done_out.
@N: FX493 |Applying initial value "0" on instance rx_core.XiPhy_Bitslip.position[1].
@N: FX493 |Applying initial value "0" on instance rx_core.XiPhy_Bitslip.position[0].
@N: FX493 |Applying initial value "0" on instance bitslip_reset_local.
@N: FX493 |Applying initial value "0" on instance reset_st_bit.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance train_word_local.
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_rebuild.BASE4\.switch.
@N: FX493 |Applying initial value "0" on instance self_test.flag_bit.
@N: FX493 |Applying initial value "0" on instance reset_st_bit.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance train_pulse_local.
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[14].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[14].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[14].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[14].
@N: FX493 |Applying initial value "0" on instance rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift_DOUT[0].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift_DOUT[0].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift_DOUT[0].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift_DOUT[0].
@N: FX493 |Applying initial value "0" on instance rx_core.set_fifo.rd_en.
@N: FX493 |Applying initial value "0" on instance training_word_inst.train_done_out.
@N: FX493 |Applying initial value "0" on instance rx_core.XiPhy_Bitslip.position[1].
@N: FX493 |Applying initial value "0" on instance rx_core.XiPhy_Bitslip.position[0].
@N: FX493 |Applying initial value "0" on instance bitslip_reset_local.

Only the first 100 messages of id 'FX493' are reported. To see all messages use 'report messages -id FX493' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX493} -count unlimited' in the Tcl shell.
Estimated SLL Crossing Report:
==============================
              Available  SLLs        
Crossing           SLLs  Used  Usage 
------------------------------------
SLR-0<->SLR-1      23040   227  0.01 
SLR-1<->SLR-2      23040   123  0.01 
SLR-2<->SLR-3      23040    19  0.00 
====================================

Estimated Feedthrough Report:
=============================
Source Sink  Count 
------------------
SLR-1  SLR-3   125 
==================

Estimated SLR Usage Report:
===========================
SLR   LUT     %  LUTM    %  DFF     %  IO     %      
----------------------------------------------------
SLR-0 0       0% 0       0% 0       0% 227   38%     
SLR-1 1018    0% 69      0% 773     0% 24     4%     
SLR-2 1601    0% 40      0% 1712    0% 82    14%     
SLR-3 884     0% 24      0% 918     0% 96    16%     
====================================================

Note: The estimated usage of BRAM calculated using RAMB18 sites may differ from the final RAMB36 count at the end of mapping

Local Congestion Metric: 28, Number of instances optimized during congestion alleviation: 0
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: FX623 |Packing into LUT6_2

Finished Placement-driven Synthesis (Real Time elapsed 0h:02m:10s; CPU Time elapsed 0h:02m:07s; Memory used current: 1739MB peak: 1739MB)

@N: MF731 |Enabling reduction of SLL congestion 
@N: MF739 |Clock umr2_clk marked eligible for SLLTDM 
@N: MF739 |Clock clk marked eligible for SLLTDM 

Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:02m:12s; CPU Time elapsed 0h:02m:10s; Memory used current: 1739MB peak: 1739MB)


Starting XDC/force_sync processing (Real Time elapsed 0h:02m:12s; CPU Time elapsed 0h:02m:10s; Memory used current: 1739MB peak: 1739MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:02m:12s; CPU Time elapsed 0h:02m:10s; Memory used current: 1739MB peak: 1739MB)


Start Writing Netlists (Real Time elapsed 0h:02m:14s; CPU Time elapsed 0h:02m:12s; Memory used current: 1739MB peak: 1739MB)

Writing Analyst data base

Finished Writing Netlist Databases (Real Time elapsed 0h:02m:21s; CPU Time elapsed 0h:02m:19s; Memory used current: 1739MB peak: 1739MB)

Writing EDIF Netlist and constraint files
Writing XDC file /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/map/m0/FB1_uD_edif.xdc

Start writing XDC (Real Time elapsed 0h:02m:29s; CPU Time elapsed 0h:02m:26s; Memory used current: 1739MB peak: 1739MB)


Finish writing XDC (Real Time elapsed 0h:02m:29s; CPU Time elapsed 0h:02m:26s; Memory used current: 1739MB peak: 1739MB)

Starting XDC forward annotation..
@N: FX1056 |Writing EDF file: /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/map/m0/FB1_uD.edf

Start writing characteristics file. (Real Time elapsed 0h:02m:29s; CPU Time elapsed 0h:02m:26s; Memory used current: 1739MB peak: 1739MB)


Finished writing characteristics file. (Real Time elapsed 0h:02m:29s; CPU Time elapsed 0h:02m:26s; Memory used current: 1739MB peak: 1739MB)

Writing FDC file /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/map/m0/FB1_uD_synplify.fdc

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:02m:48s; CPU Time elapsed 0h:02m:45s; Memory used current: 1739MB peak: 1739MB)

Writing Verilog Simulation files

Finished Writing Verilog Simulation files (Real Time elapsed 0h:02m:53s; CPU Time elapsed 0h:02m:50s; Memory used current: 1739MB peak: 1739MB)


Finished Writing Netlists (Real Time elapsed 0h:02m:53s; CPU Time elapsed 0h:02m:50s; Memory used current: 1739MB peak: 1739MB)


Start final timing analysis (Real Time elapsed 0h:02m:57s; CPU Time elapsed 0h:02m:54s; Memory used current: 1739MB peak: 1739MB)

@N: MT615 |Found clock clk with period 500.00ns 
@N: MT615 |Found clock haps_clk_10 with period 100.00ns 
@N: MT615 |Found clock dbg_xcvr_user_clk_0 with period 7.11ns 
@N: MT615 |Found clock dbg_xcvr_user_clk_1 with period 7.11ns 
@N: MT615 |Found clock dbg_xcvr_user_clk_2 with period 7.11ns 
@N: MT615 |Found clock dbg_xcvr_user_clk_3 with period 7.11ns 
@N: MT615 |Found clock ufpga_lock_clk_o with period 1000.00ns 
@N: MT615 |Found clock sys_clk with period 10.00ns 
@N: MT615 |Found clock gclk0 with period 10.00ns 
@N: MT615 |Found clock umr2_clk with period 10.00ns 
@N: MT615 |Found clock umr3_clk with period 8.00ns 
@N: MT615 |Found clock hstdm_refclk_100 with period 10.00ns 
@N: MT615 |Found clock haps_clk_200 with period 5.00ns 
@N: MT615 |Found clock haps_clk_10_2_sync with period 100.00ns 
@N: MT615 |Found clock haps_clk_50_2_sync with period 20.00ns 
@N: MT615 |Found clock dbg_capiclk with period 25.00ns 
@N: MT615 |Found clock hstdm_rxclk_1200_bank69_block8 with period 1.67ns 
@N: MT615 |Found clock hstdm_rxclk_1200_bank71_block9 with period 1.67ns 
@N: MT615 |Found clock hstdm_rxclk_1200_bank36_block10 with period 1.67ns 
@N: MT615 |Found clock hstdm_txclk_1200_bank71_clkoutphy with period 0.83ns 
@N: MT615 |Found clock hstdm_txclk_1200_bank36_clkoutphy with period 0.83ns 
@N: MT615 |Found clock hstdm_txclk_1200_bank69_clkoutphy with period 0.83ns 
@N: MT615 |Found clock hstdm_rxclk_1200_bank69_block8_div2 with period 3.33ns 
@N: MT615 |Found clock hstdm_rxclk_1200_bank71_block9_div2 with period 3.33ns 
@N: MT615 |Found clock hstdm_rxclk_1200_bank36_block10_div2 with period 3.33ns 
@N: MT615 |Found clock hstdm_rxclk_1200_bank69_block8_div4 with period 6.67ns 
@N: MT615 |Found clock hstdm_rxclk_1200_bank71_block9_div4 with period 6.67ns 
@N: MT615 |Found clock hstdm_rxclk_1200_bank36_block10_div4 with period 6.67ns 


@S0 |##### START OF TIMING REPORT #####[
# Timing report written on Sun Apr  9 22:47:10 2023
#


Top view:               FB1_uD
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.


@S0.0 |Performance Summary
*******************


Worst slack in design: -0.060

                                         Requested      Estimated     Requested     Estimated                 Clock                                                                                          Clock                
Starting Clock                           Frequency      Frequency     Period        Period        Slack       Type                                                                                           Group                
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System_FB1_uD                            1.0 MHz        40.8 MHz      1000.000      24.513        NA          virtual                                                                                        (multiple)           
clk                                      2.0 MHz        81.6 MHz      500.000       12.257        232.091     declared                                                                                       (multiple)           
dbg_capiclk                              40.0 MHz       NA            25.000        NA            NA          declared                                                                                       default_clkgroup     
dbg_xcvr_user_clk_0                      140.6 MHz      NA            7.111         NA            NA          declared                                                                                       default_clkgroup     
dbg_xcvr_user_clk_1                      140.6 MHz      NA            7.111         NA            NA          declared                                                                                       default_clkgroup     
dbg_xcvr_user_clk_2                      140.6 MHz      NA            7.111         NA            NA          declared                                                                                       default_clkgroup     
dbg_xcvr_user_clk_3                      140.6 MHz      NA            7.111         NA            NA          declared                                                                                       default_clkgroup     
gclk0                                    100.0 MHz      NA            10.000        NA            NA          declared                                                                                       default_clkgroup     
haps_clk_10                              10.0 MHz       NA            100.000       NA            NA          declared                                                                                       group_219_18_1       
haps_clk_10_2_sync                       10.0 MHz       NA            100.000       NA            NA          declared                                                                                       default_clkgroup     
haps_clk_50_2_sync                       50.0 MHz       NA            20.000        NA            NA          declared                                                                                       default_clkgroup     
haps_clk_200                             200.0 MHz      NA            5.000         NA            NA          declared                                                                                       default_clkgroup     
hstdm_refclk_100                         100.0 MHz      625.4 MHz     10.000        1.599         8.401       declared                                                                                       default_clkgroup     
hstdm_rxclk_1200_bank36_block10          600.0 MHz      NA            1.667         NA            DCM/PLL     declared {hstdm_rxclk_1200_bank36_block10}                                                     default_clkgroup     
hstdm_rxclk_1200_bank36_block10_div2     300.0 MHz      630.2 MHz     3.333         1.587         1.747       derived (from hstdm_rxclk_1200_bank36_block10) {hstdm_rxclk_1200_bank36_block10}               default_clkgroup     
hstdm_rxclk_1200_bank36_block10_div4     150.0 MHz      388.2 MHz     6.667         2.576         2.585       derived (from hstdm_rxclk_1200_bank36_block10_div2) {hstdm_rxclk_1200_bank36_block10_div2}     default_clkgroup     
hstdm_rxclk_1200_bank69_block8           600.0 MHz      NA            1.667         NA            DCM/PLL     declared {hstdm_rxclk_1200_bank69_block8}                                                      default_clkgroup     
hstdm_rxclk_1200_bank69_block8_div2      300.0 MHz      443.1 MHz     3.333         2.257         1.077       derived (from hstdm_rxclk_1200_bank69_block8) {hstdm_rxclk_1200_bank69_block8}                 default_clkgroup     
hstdm_rxclk_1200_bank69_block8_div4      150.0 MHz      261.1 MHz     6.667         3.830         2.273       derived (from hstdm_rxclk_1200_bank69_block8_div2) {hstdm_rxclk_1200_bank69_block8_div2}       default_clkgroup     
hstdm_rxclk_1200_bank71_block9           600.0 MHz      NA            1.667         NA            DCM/PLL     declared {hstdm_rxclk_1200_bank71_block9}                                                      default_clkgroup     
hstdm_rxclk_1200_bank71_block9_div2      300.0 MHz      443.8 MHz     3.333         2.253         1.080       derived (from hstdm_rxclk_1200_bank71_block9) {hstdm_rxclk_1200_bank71_block9}                 default_clkgroup     
hstdm_rxclk_1200_bank71_block9_div4      150.0 MHz      300.0 MHz     6.667         3.333         2.895       derived (from hstdm_rxclk_1200_bank71_block9_div2) {hstdm_rxclk_1200_bank71_block9_div2}       default_clkgroup     
hstdm_txclk_1200_bank36_clkoutphy        1200.0 MHz     NA            0.833         NA            NA          derived (from hstdm_refclk_100)                                                                default_clkgroup     
hstdm_txclk_1200_bank69_clkoutphy        1200.0 MHz     NA            0.833         NA            NA          derived (from hstdm_refclk_100)                                                                default_clkgroup     
hstdm_txclk_1200_bank71_clkoutphy        1200.0 MHz     NA            0.833         NA            NA          derived (from hstdm_refclk_100)                                                                default_clkgroup     
sys_clk                                  100.0 MHz      NA            10.000        NA            NA          declared                                                                                       default_clkgroup     
ufpga_lock_clk_o                         1.0 MHz        NA            1000.000      NA            NA          declared                                                                                       ufpga_lock_clkgroup_1
umr2_clk                                 100.0 MHz      97.1 MHz      10.000        10.300        -0.060      declared                                                                                       default_clkgroup     
umr3_clk                                 125.0 MHz      121.4 MHz     8.000         8.240         5.046       declared                                                                                       default_clkgroup     
System                                   1.0 MHz        1.0 MHz       1000.000      994.853       5.147       system                                                                                         system_clkgroup      
==================================================================================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





@S0.0 |Clock Relationships
*******************

Clocks                                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                              Ending                                |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                umr3_clk                              |  8.000       5.147    |  No paths    -      |  No paths    -      |  No paths    -    
clk                                   clk                                   |  500.000     232.091  |  No paths    -      |  No paths    -      |  No paths    -    
clk                                   System_FB1_uD                         |  500.000     487.743  |  No paths    -      |  No paths    -      |  No paths    -    
umr2_clk                              umr2_clk                              |  10.000      0.482    |  No paths    -      |  No paths    -      |  No paths    -    
umr2_clk                              umr3_clk                              |  2.000       -0.060   |  No paths    -      |  No paths    -      |  No paths    -    
umr2_clk                              hstdm_rxclk_1200_bank69_block8_div2   |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr2_clk                              hstdm_rxclk_1200_bank71_block9_div2   |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr2_clk                              hstdm_rxclk_1200_bank36_block10_div2  |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr2_clk                              hstdm_rxclk_1200_bank69_block8_div4   |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr2_clk                              hstdm_rxclk_1200_bank71_block9_div4   |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr2_clk                              hstdm_rxclk_1200_bank36_block10_div4  |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                              System                                |  8.000       3.770    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                              umr2_clk                              |  2.000       3.114    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                              umr3_clk                              |  8.000       5.046    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                              hstdm_rxclk_1200_bank69_block8_div2   |  0.667       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                              hstdm_rxclk_1200_bank71_block9_div2   |  0.667       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                              hstdm_rxclk_1200_bank36_block10_div2  |  0.667       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                              hstdm_rxclk_1200_bank69_block8_div4   |  1.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                              hstdm_rxclk_1200_bank71_block9_div4   |  1.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                              hstdm_rxclk_1200_bank36_block10_div4  |  1.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_refclk_100                      hstdm_refclk_100                      |  10.000      8.401    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_refclk_100                      hstdm_rxclk_1200_bank69_block8_div2   |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_refclk_100                      hstdm_rxclk_1200_bank71_block9_div2   |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_refclk_100                      hstdm_rxclk_1200_bank36_block10_div2  |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_refclk_100                      hstdm_rxclk_1200_bank69_block8_div4   |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_refclk_100                      hstdm_rxclk_1200_bank71_block9_div4   |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_refclk_100                      hstdm_rxclk_1200_bank36_block10_div4  |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank69_block8_div2   clk                                   |  3.333       229.847  |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank69_block8_div2   umr2_clk                              |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank69_block8_div2   umr3_clk                              |  0.667       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank69_block8_div2   hstdm_rxclk_1200_bank69_block8_div2   |  3.333       1.077    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank69_block8_div2   hstdm_rxclk_1200_bank69_block8_div4   |  3.333       2.162    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank71_block9_div2   clk                                   |  3.333       227.673  |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank71_block9_div2   umr2_clk                              |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank71_block9_div2   umr3_clk                              |  0.667       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank71_block9_div2   hstdm_rxclk_1200_bank71_block9_div2   |  3.333       1.080    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank71_block9_div2   hstdm_rxclk_1200_bank71_block9_div4   |  3.333       2.029    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank36_block10_div2  clk                                   |  3.333       230.048  |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank36_block10_div2  umr2_clk                              |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank36_block10_div2  umr3_clk                              |  0.667       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank36_block10_div2  hstdm_rxclk_1200_bank36_block10_div2  |  3.333       1.747    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank36_block10_div2  hstdm_rxclk_1200_bank36_block10_div4  |  3.333       2.952    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank69_block8_div4   umr2_clk                              |  3.333       4.746    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank69_block8_div4   umr3_clk                              |  1.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank69_block8_div4   hstdm_rxclk_1200_bank69_block8_div2   |  3.333       2.273    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank69_block8_div4   hstdm_rxclk_1200_bank69_block8_div4   |  6.667       2.837    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank71_block9_div4   umr2_clk                              |  3.333       4.500    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank71_block9_div4   umr3_clk                              |  1.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank71_block9_div4   hstdm_rxclk_1200_bank71_block9_div2   |  3.333       2.895    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank71_block9_div4   hstdm_rxclk_1200_bank71_block9_div4   |  6.667       3.334    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank36_block10_div4  umr2_clk                              |  3.333       4.455    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank36_block10_div4  umr3_clk                              |  1.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank36_block10_div4  hstdm_rxclk_1200_bank36_block10_div2  |  3.333       2.585    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank36_block10_div4  hstdm_rxclk_1200_bank36_block10_div4  |  6.667       4.091    |  No paths    -      |  No paths    -      |  No paths    -    
====================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************



Input Ports: 

Port                  Starting         User           Arrival     Required            
Name                  Reference        Constraint     Time        Time         Slack  
                      Clock                                                           
--------------------------------------------------------------------------------------
ALUOUTMEM[0]          NA               NA             0.000       81.484       81.484 
ALUOUTMEM[1]          NA               NA             0.000       81.484       81.484 
ALUOUTMEM[2]          NA               NA             0.000       81.619       81.619 
ALUOUTMEM[3]          NA               NA             0.000       81.681       81.681 
ALUOUTMEM[4]          NA               NA             0.000       81.784       81.784 
ALUOUTMEM[5]          NA               NA             0.000       81.785       81.785 
ALUOUTMEM[6]          NA               NA             0.000       86.718       86.718 
ALUOUTMEM[7]          NA               NA             0.000       86.718       86.718 
ALUOUTMEM[8]          NA               NA             0.000       86.718       86.718 
ALUOUTMEM[9]          NA               NA             0.000       86.718       86.718 
ALUOUTMEM[10]         NA               NA             0.000       86.718       86.718 
ALUOUTMEM[11]         NA               NA             0.000       243.067      243.067
ALUOUTMEM[12]         NA               NA             0.000       242.973      242.973
ALUOUTMEM[13]         NA               NA             0.000       243.391      243.391
ALUOUTMEM[14]         NA               NA             0.000       241.528      241.528
ALUOUTMEM[15]         NA               NA             0.000       240.913      240.913
ALUOUTMEM[16]         NA               NA             0.000       241.473      241.473
ALUOUTMEM[17]         NA               NA             0.000       243.567      243.567
ALUOUTMEM[18]         NA               NA             0.000       251.056      251.056
ALUOUTMEM[19]         NA               NA             0.000       251.111      251.111
ALUOUTMEM[20]         NA               NA             0.000       251.990      251.990
ALUOUTMEM[21]         NA               NA             0.000       251.990      251.990
ALUOUTMEM[22]         NA               NA             0.000       232.828      232.828
ALUOUTMEM[23]         NA               NA             0.000       229.752      229.752
ALUOUTMEM[24]         NA               NA             0.000       230.963      230.963
ALUOUTMEM[25]         NA               NA             0.000       230.173      230.173
ALUOUTMEM[26]         NA               NA             0.000       243.870      243.870
ALUOUTMEM[27]         NA               NA             0.000       241.613      241.613
ALUOUTMEM[28]         NA               NA             0.000       242.173      242.173
ALUOUTMEM[29]         NA               NA             0.000       243.870      243.870
ALUOUTMEM[30]         NA               NA             0.000       243.391      243.391
ALUOUTMEM[31]         NA               NA             0.000       241.926      241.926
ALUOUTMEM[32]         NA               NA             0.000       243.391      243.391
ALUOUTMEM[33]         NA               NA             0.000       243.391      243.391
ALUOUTMEM[34]         NA               NA             0.000       251.911      251.911
ALUOUTMEM[35]         NA               NA             0.000       252.822      252.822
ALUOUTMEM[36]         NA               NA             0.000       252.822      252.822
ALUOUTMEM[37]         NA               NA             0.000       251.911      251.911
ALUOUTMEM[38]         NA               NA             0.000       230.330      230.330
ALUOUTMEM[39]         NA               NA             0.000       227.569      227.569
ALUOUTMEM[40]         NA               NA             0.000       230.330      230.330
ALUOUTMEM[41]         NA               NA             0.000       232.803      232.803
ALUOUTMEM[42]         NA               NA             0.000       243.666      243.666
ALUOUTMEM[43]         NA               NA             0.000       243.932      243.932
ALUOUTMEM[44]         NA               NA             0.000       242.805      242.805
ALUOUTMEM[45]         NA               NA             0.000       243.666      243.666
ALUOUTMEM[46]         NA               NA             0.000       243.842      243.842
ALUOUTMEM[47]         NA               NA             0.000       241.124      241.124
ALUOUTMEM[48]         NA               NA             0.000       241.124      241.124
ALUOUTMEM[49]         NA               NA             0.000       243.845      243.845
ALUOUTMEM[50]         NA               NA             0.000       252.072      252.072
ALUOUTMEM[51]         NA               NA             0.000       251.994      251.994
ALUOUTMEM[52]         NA               NA             0.000       253.687      253.687
ALUOUTMEM[53]         NA               NA             0.000       251.496      251.496
ALUOUTMEM[54]         NA               NA             0.000       234.403      234.403
ALUOUTMEM[55]         NA               NA             0.000       232.030      232.030
ALUOUTMEM[56]         NA               NA             0.000       231.024      231.024
ALUOUTMEM[57]         NA               NA             0.000       231.345      231.345
ALUOUTMEM[58]         NA               NA             0.000       242.131      242.131
ALUOUTMEM[59]         NA               NA             0.000       241.632      241.632
ALUOUTMEM[60]         NA               NA             0.000       241.632      241.632
ALUOUTMEM[61]         NA               NA             0.000       242.131      242.131
ALUOUTMEM[62]         NA               NA             0.000       242.739      242.739
ALUOUTMEM[63]         NA               NA             0.000       242.670      242.670
MEMREADEX_aptn_ft     NA               NA             0.000       136.985      136.985
MEMREADMEM            NA               NA             0.000       103.169      103.169
MEMWRITEMEM           NA               NA             0.000       251.862      251.862
RD2MEM_3[3]           NA               NA             0.000       214.257      214.257
RD2MEM_5[5]           NA               NA             0.000       214.247      214.247
RD2MEM_12[12]         NA               NA             0.000       212.207      212.207
RD2MEM_15[15]         NA               NA             0.000       212.985      212.985
RD2MEM_25[25]         NA               NA             0.000       212.972      212.972
RD2MEM_27[27]         NA               NA             0.000       211.506      211.506
RD2MEM_35[35]         NA               NA             0.000       212.448      212.448
RD2MEM_40[40]         NA               NA             0.000       214.621      214.621
RD2MEM_47[47]         NA               NA             0.000       214.610      214.610
RD2MEM_49[49]         NA               NA             0.000       214.622      214.622
RD2MEM_60[60]         NA               NA             0.000       214.626      214.626
RD2MEM_63[63]         NA               NA             0.000       214.290      214.290
REGWRITEMEM           NA               NA             0.000       208.699      208.699
WREX_aptn_ft[0]       NA               NA             0.000       141.200      141.200
WREX_aptn_ft[1]       NA               NA             0.000       141.200      141.200
WREX_aptn_ft[2]       NA               NA             0.000       140.879      140.879
WREX_aptn_ft[3]       NA               NA             0.000       140.221      140.221
WRMEM[0]              NA               NA             0.000       87.820       87.820 
WRMEM[1]              NA               NA             0.000       87.820       87.820 
WRMEM[2]              NA               NA             0.000       86.420       86.420 
WRMEM[3]              NA               NA             0.000       86.420       86.420 
WRMEM[4]              NA               NA             0.000       90.220       90.220 
rst_n                 clk (rising)     6.000          6.000       238.091      232.091
======================================================================================


Output Ports: 

Port                       Starting                User                            Arrival     Required            
Name                       Reference               Constraint                      Time        Time         Slack  
                           Clock                                                                                   
-------------------------------------------------------------------------------------------------------------------
ALUOUTMEM_aptn_ft[0]       NA                      NA                              17.216      98.700       81.484 
ALUOUTMEM_aptn_ft[1]       NA                      NA                              17.216      98.700       81.484 
ALUOUTMEM_aptn_ft[2]       NA                      NA                              17.381      99.000       81.619 
ALUOUTMEM_aptn_ft[3]       NA                      NA                              17.319      99.000       81.681 
ALUOUTMEM_aptn_ft[4]       NA                      NA                              17.216      99.000       81.784 
ALUOUTMEM_aptn_ft[5]       NA                      NA                              17.215      99.000       81.785 
ALUOUTMEM_aptn_ft[6]       NA                      NA                              10.882      97.600       86.718 
ALUOUTMEM_aptn_ft[7]       NA                      NA                              10.882      97.600       86.718 
ALUOUTMEM_aptn_ft[8]       NA                      NA                              10.882      97.600       86.718 
ALUOUTMEM_aptn_ft[9]       NA                      NA                              10.882      97.600       86.718 
ALUOUTMEM_aptn_ft[10]      NA                      NA                              10.882      97.600       86.718 
DMOUTWB[0]                 clk (rising)            NA                              8.932       79.700       70.768 
DMOUTWB[1]                 clk (rising)            NA                              6.124       79.700       73.576 
DMOUTWB[2]                 clk (rising)            NA                              6.094       79.700       73.606 
DMOUTWB[3]                 clk (rising)            NA                              5.931       79.700       73.769 
DMOUTWB[4]                 clk (rising)            NA                              7.781       79.900       72.119 
DMOUTWB[5]                 clk (rising)            NA                              5.206       79.700       74.494 
DMOUTWB[6]                 clk (rising)            NA                              9.038       79.900       70.862 
DMOUTWB[7]                 clk (rising)            NA                              6.813       79.900       73.087 
DMOUTWB[8]                 clk (rising)            NA                              8.750       79.900       71.150 
DMOUTWB[9]                 clk (rising)            NA                              6.254       79.900       73.646 
DMOUTWB[10]                clk (rising)            NA                              6.219       79.900       73.681 
DMOUTWB[11]                clk (rising)            NA                              9.342       80.100       70.758 
DMOUTWB[12]                clk (rising)            NA                              5.966       80.100       74.134 
DMOUTWB[13]                clk (rising)            NA                              8.535       80.100       71.565 
DMOUTWB[14]                clk (rising)            NA                              8.863       80.300       71.437 
DMOUTWB[15]                clk (rising)            NA                              5.709       80.300       74.591 
DMOUTWB[16]                clk (rising)            NA                              5.693       80.300       74.607 
DMOUTWB[17]                clk (rising)            NA                              8.533       80.300       71.767 
DMOUTWB[18]                clk (rising)            NA                              6.250       80.600       74.350 
DMOUTWB[19]                clk (rising)            NA                              9.560       80.600       71.040 
DMOUTWB[20]                clk (rising)            NA                              9.031       80.600       71.569 
DMOUTWB[21]                clk (rising)            NA                              9.583       80.600       71.017 
DMOUTWB[22]                clk (rising)            NA                              9.839       80.600       70.761 
DMOUTWB[23]                clk (rising)            NA                              9.850       80.600       70.750 
DMOUTWB[24]                clk (rising)            NA                              5.525       80.500       74.975 
DMOUTWB[25]                clk (rising)            NA                              5.747       80.500       74.753 
DMOUTWB[26]                clk (rising)            NA                              8.578       80.500       71.922 
DMOUTWB[27]                clk (rising)            NA                              8.933       80.500       71.567 
DMOUTWB[28]                clk (rising)            NA                              8.883       80.500       71.617 
DMOUTWB[29]                clk (rising)            NA                              9.184       80.500       71.317 
DMOUTWB[30]                clk (rising)            NA                              6.615       80.700       74.085 
DMOUTWB[31]                clk (rising)            NA                              9.440       80.700       71.260 
DMOUTWB[32]                clk (rising)            NA                              8.947       80.700       71.753 
DMOUTWB[33]                clk (rising)            NA                              8.377       80.500       72.123 
DMOUTWB[34]                clk (rising)            NA                              8.890       80.500       71.610 
DMOUTWB[35]                clk (rising)            NA                              6.066       80.500       74.434 
DMOUTWB[36]                clk (rising)            NA                              6.323       80.500       74.177 
DMOUTWB[37]                clk (rising)            NA                              9.166       80.500       71.334 
DMOUTWB[38]                clk (rising)            NA                              6.102       80.500       74.398 
DMOUTWB[39]                clk (rising)            NA                              7.648       80.500       72.852 
DMOUTWB[40]                clk (rising)            NA                              4.801       80.500       75.699 
DMOUTWB[41]                clk (rising)            NA                              7.957       80.500       72.543 
DMOUTWB[42]                clk (rising)            NA                              7.487       80.800       73.313 
DMOUTWB[43]                clk (rising)            NA                              7.957       80.800       72.843 
DMOUTWB[44]                clk (rising)            NA                              5.160       80.800       75.640 
DMOUTWB[45]                clk (rising)            NA                              7.230       80.800       73.570 
DMOUTWB[46]                clk (rising)            NA                              7.764       80.800       73.035 
DMOUTWB[47]                clk (rising)            NA                              4.899       80.800       75.901 
DMOUTWB[48]                clk (rising)            NA                              7.532       81.000       73.468 
DMOUTWB[49]                clk (rising)            NA                              7.980       81.000       73.020 
DMOUTWB[50]                clk (rising)            NA                              4.960       81.000       76.040 
DMOUTWB[51]                clk (rising)            NA                              7.957       81.000       73.043 
DMOUTWB[52]                clk (rising)            NA                              7.519       81.000       73.481 
DMOUTWB[53]                clk (rising)            NA                              5.132       81.000       75.868 
DMOUTWB[54]                clk (rising)            NA                              7.522       81.300       73.778 
DMOUTWB[55]                clk (rising)            NA                              4.436       81.300       76.865 
DMOUTWB[56]                clk (rising)            NA                              4.652       81.300       76.648 
DMOUTWB[57]                clk (rising)            NA                              8.009       81.400       73.391 
DMOUTWB[58]                clk (rising)            NA                              8.242       81.400       73.158 
DMOUTWB[59]                clk (rising)            NA                              7.723       81.400       73.677 
DMOUTWB[60]                clk (rising)            NA                              7.536       81.600       74.064 
DMOUTWB[61]                clk (rising)            NA                              7.744       81.600       73.856 
DMOUTWB[62]                clk (rising)            NA                              4.705       81.600       76.895 
DMOUTWB[63]                clk (rising)            NA                              8.014       82.500       74.486 
DMout[1]                   (no clock) (rising)     0.000(System_FB1_uD rising)     18.122      433.400      415.278
MEMREADEX_aptn_ft_0        NA                      NA                              17.215      154.200      136.985
MEMREADMEM_aptn_ft         NA                      NA                              11.931      115.100      103.169
REGWRITEWB_0               clk (rising)            NA                              4.821       138.500      133.679
REGWRITEWB_aptn_s          clk (rising)            NA                              7.761       64.600       56.839 
WREX_aptn_ft_0[0]          NA                      NA                              11.900      153.100      141.200
WREX_aptn_ft_0[1]          NA                      NA                              11.900      153.100      141.200
WREX_aptn_ft_0[2]          NA                      NA                              12.221      153.100      140.879
WREX_aptn_ft_0[3]          NA                      NA                              12.879      153.100      140.221
WRITEDATAWB[0]             clk (rising)            NA                              8.869       102.200      93.331 
WRITEDATAWB[1]             clk (rising)            NA                              6.574       102.200      95.626 
WRITEDATAWB[2]             clk (rising)            NA                              6.556       102.200      95.644 
WRITEDATAWB[3]             clk (rising)            NA                              10.715      102.000      91.285 
WRITEDATAWB[4]             clk (rising)            NA                              7.742       102.000      94.258 
WRITEDATAWB[5]             clk (rising)            NA                              6.593       102.000      95.406 
WRITEDATAWB[6]             clk (rising)            NA                              9.202       102.300      93.098 
WRITEDATAWB[7]             clk (rising)            NA                              7.862       102.300      94.438 
WRITEDATAWB[8]             clk (rising)            NA                              8.927       102.300      93.373 
WRITEDATAWB[9]             clk (rising)            NA                              6.861       102.300      95.439 
WRITEDATAWB[10]            clk (rising)            NA                              6.586       102.300      95.714 
WRITEDATAWB[11]            clk (rising)            NA                              9.611       102.400      92.789 
WRITEDATAWB[12]            clk (rising)            NA                              6.893       102.400      95.507 
WRITEDATAWB[13]            clk (rising)            NA                              9.086       102.400      93.314 
WRITEDATAWB[14]            clk (rising)            NA                              9.245       102.400      93.155 
WRITEDATAWB[15]            clk (rising)            NA                              6.869       102.400      95.531 
WRITEDATAWB[16]            clk (rising)            NA                              6.898       102.400      95.502 
WRITEDATAWB[17]            clk (rising)            NA                              8.830       102.400      93.570 
WRITEDATAWB[18]            clk (rising)            NA                              6.823       102.700      95.877 
WRITEDATAWB[19]            clk (rising)            NA                              9.737       102.700      92.963 
WRITEDATAWB[20]            clk (rising)            NA                              9.407       102.700      93.293 
WRITEDATAWB[21]            clk (rising)            NA                              9.886       102.700      92.814 
WRITEDATAWB[22]            clk (rising)            NA                              10.218      102.700      92.482 
WRITEDATAWB[23]            clk (rising)            NA                              10.037      102.700      92.663 
WRITEDATAWB[24]            clk (rising)            NA                              6.914       102.600      95.686 
WRITEDATAWB[25]            clk (rising)            NA                              6.875       102.600      95.725 
WRITEDATAWB[26]            clk (rising)            NA                              9.031       102.600      93.569 
WRITEDATAWB[27]            clk (rising)            NA                              9.345       102.600      93.255 
WRITEDATAWB[28]            clk (rising)            NA                              9.164       102.600      93.436 
WRITEDATAWB[29]            clk (rising)            NA                              9.363       102.600      93.237 
WRITEDATAWB[30]            clk (rising)            NA                              7.191       102.800      95.609 
WRITEDATAWB[31]            clk (rising)            NA                              9.759       102.800      93.041 
WRITEDATAWB[32]            clk (rising)            NA                              9.371       102.800      93.429 
WRITEDATAWB[33]            clk (rising)            NA                              8.693       102.800      94.107 
WRITEDATAWB[34]            clk (rising)            NA                              9.078       102.800      93.722 
WRITEDATAWB[35]            clk (rising)            NA                              6.875       102.800      95.925 
WRITEDATAWB[36]            clk (rising)            NA                              6.994       102.900      95.906 
WRITEDATAWB[37]            clk (rising)            NA                              9.476       102.900      93.424 
WRITEDATAWB[38]            clk (rising)            NA                              7.000       102.900      95.900 
WRITEDATAWB[39]            clk (rising)            NA                              8.260       102.900      94.640 
WRITEDATAWB[40]            clk (rising)            NA                              7.099       102.900      95.801 
WRITEDATAWB[41]            clk (rising)            NA                              8.233       102.900      94.667 
WRITEDATAWB[42]            clk (rising)            NA                              7.875       103.200      95.325 
WRITEDATAWB[43]            clk (rising)            NA                              8.256       103.200      94.944 
WRITEDATAWB[44]            clk (rising)            NA                              6.993       103.200      96.207 
WRITEDATAWB[45]            clk (rising)            NA                              7.822       103.200      95.378 
WRITEDATAWB[46]            clk (rising)            NA                              8.182       103.200      95.018 
WRITEDATAWB[47]            clk (rising)            NA                              7.099       103.200      96.101 
WRITEDATAWB[48]            clk (rising)            NA                              8.189       103.500      95.311 
WRITEDATAWB[49]            clk (rising)            NA                              8.231       103.500      95.269 
WRITEDATAWB[50]            clk (rising)            NA                              7.187       103.500      96.313 
WRITEDATAWB[51]            clk (rising)            NA                              8.365       103.500      95.135 
WRITEDATAWB[52]            clk (rising)            NA                              8.017       103.500      95.483 
WRITEDATAWB[53]            clk (rising)            NA                              7.124       103.500      96.376 
WRITEDATAWB[54]            clk (rising)            NA                              8.054       103.800      95.746 
WRITEDATAWB[55]            clk (rising)            NA                              7.592       103.800      96.208 
WRITEDATAWB[56]            clk (rising)            NA                              7.605       103.800      96.195 
WRITEDATAWB[57]            clk (rising)            NA                              8.449       103.900      95.451 
WRITEDATAWB[58]            clk (rising)            NA                              8.591       103.900      95.308 
WRITEDATAWB[59]            clk (rising)            NA                              8.250       103.900      95.650 
WRITEDATAWB[60]            clk (rising)            NA                              8.357       104.200      95.843 
WRITEDATAWB[61]            clk (rising)            NA                              8.324       104.200      95.876 
WRITEDATAWB[62]            clk (rising)            NA                              7.774       104.200      96.426 
WRITEDATAWB[63]            clk (rising)            NA                              8.495       105.200      96.705 
WRITEDATAWB_aptn_s[0]      clk (rising)            NA                              12.217      119.900      107.683
WRITEDATAWB_aptn_s[1]      clk (rising)            NA                              12.599      119.900      107.301
WRITEDATAWB_aptn_s[2]      clk (rising)            NA                              12.700      120.200      107.500
WRITEDATAWB_aptn_s[3]      clk (rising)            NA                              11.205      120.200      108.995
WRITEDATAWB_aptn_s[4]      clk (rising)            NA                              11.942      120.200      108.258
WRITEDATAWB_aptn_s[5]      clk (rising)            NA                              12.258      120.200      107.942
WRITEDATAWB_aptn_s[6]      clk (rising)            NA                              12.983      120.600      107.617
WRITEDATAWB_aptn_s[7]      clk (rising)            NA                              10.778      120.600      109.822
WRITEDATAWB_aptn_s[8]      clk (rising)            NA                              14.675      120.400      105.725
WRITEDATAWB_aptn_s[9]      clk (rising)            NA                              11.319      120.500      109.181
WRITEDATAWB_aptn_s[10]     clk (rising)            NA                              13.594      120.700      107.106
WRITEDATAWB_aptn_s[11]     clk (rising)            NA                              11.947      120.700      108.752
WRITEDATAWB_aptn_s[12]     clk (rising)            NA                              12.272      120.800      108.528
WRITEDATAWB_aptn_s[13]     clk (rising)            NA                              13.256      120.700      107.444
WRITEDATAWB_aptn_s[14]     clk (rising)            NA                              11.038      121.400      110.362
WRITEDATAWB_aptn_s[15]     clk (rising)            NA                              12.346      121.400      109.054
WRITEDATAWB_aptn_s[16]     clk (rising)            NA                              12.775      121.200      108.425
WRITEDATAWB_aptn_s[17]     clk (rising)            NA                              11.593      121.200      109.607
WRITEDATAWB_aptn_s[18]     clk (rising)            NA                              13.222      121.300      108.078
WRITEDATAWB_aptn_s[19]     clk (rising)            NA                              11.122      121.300      110.178
WRITEDATAWB_aptn_s[20]     clk (rising)            NA                              13.716      121.300      107.584
WRITEDATAWB_aptn_s[21]     clk (rising)            NA                              13.061      121.300      108.239
WRITEDATAWB_aptn_s[22]     clk (rising)            NA                              11.684      121.700      110.016
WRITEDATAWB_aptn_s[23]     clk (rising)            NA                              11.895      121.700      109.805
WRITEDATAWB_aptn_s[24]     clk (rising)            NA                              13.049      121.500      108.451
WRITEDATAWB_aptn_s[25]     clk (rising)            NA                              11.385      121.800      110.415
WRITEDATAWB_aptn_s[26]     clk (rising)            NA                              10.168      122.100      111.932
WRITEDATAWB_aptn_s[27]     clk (rising)            NA                              11.464      122.100      110.636
WRITEDATAWB_aptn_s[28]     clk (rising)            NA                              12.991      122.100      109.109
WRITEDATAWB_aptn_s[29]     clk (rising)            NA                              10.952      122.100      111.148
WRITEDATAWB_aptn_s[30]     clk (rising)            NA                              11.702      122.500      110.798
WRITEDATAWB_aptn_s[31]     clk (rising)            NA                              11.424      122.500      111.076
WRITEDATAWB_aptn_s[32]     clk (rising)            NA                              13.907      122.300      108.393
WRITEDATAWB_aptn_s[33]     clk (rising)            NA                              13.606      122.300      108.694
WRITEDATAWB_aptn_s[34]     clk (rising)            NA                              10.768      122.600      111.832
WRITEDATAWB_aptn_s[35]     clk (rising)            NA                              11.543      122.600      111.057
WRITEDATAWB_aptn_s[36]     clk (rising)            NA                              11.854      122.700      110.846
WRITEDATAWB_aptn_s[37]     clk (rising)            NA                              11.143      122.600      111.457
WRITEDATAWB_aptn_s[38]     clk (rising)            NA                              12.717      123.000      110.283
WRITEDATAWB_aptn_s[39]     clk (rising)            NA                              11.480      123.000      111.520
WRITEDATAWB_aptn_s[40]     clk (rising)            NA                              12.954      122.900      109.946
WRITEDATAWB_aptn_s[41]     clk (rising)            NA                              10.167      122.600      112.433
WRITEDATAWB_aptn_s[42]     clk (rising)            NA                              10.928      122.900      111.972
WRITEDATAWB_aptn_s[43]     clk (rising)            NA                              10.203      122.900      112.697
WRITEDATAWB_aptn_s[44]     clk (rising)            NA                              10.046      122.900      112.854
WRITEDATAWB_aptn_s[45]     clk (rising)            NA                              11.062      122.900      111.838
WRITEDATAWB_aptn_s[46]     clk (rising)            NA                              10.116      123.300      113.184
WRITEDATAWB_aptn_s[47]     clk (rising)            NA                              10.525      123.300      112.775
WRITEDATAWB_aptn_s[48]     clk (rising)            NA                              10.248      123.600      113.353
WRITEDATAWB_aptn_s[49]     clk (rising)            NA                              10.165      123.700      113.535
WRITEDATAWB_aptn_s[50]     clk (rising)            NA                              10.113      124.000      113.887
WRITEDATAWB_aptn_s[51]     clk (rising)            NA                              10.203      124.000      113.797
WRITEDATAWB_aptn_s[52]     clk (rising)            NA                              10.727      124.000      113.273
WRITEDATAWB_aptn_s[53]     clk (rising)            NA                              10.266      124.000      113.734
WRITEDATAWB_aptn_s[54]     clk (rising)            NA                              10.018      124.400      114.382
WRITEDATAWB_aptn_s[55]     clk (rising)            NA                              10.675      124.400      113.725
WRITEDATAWB_aptn_s[56]     clk (rising)            NA                              10.688      125.300      114.612
WRITEDATAWB_aptn_s[57]     clk (rising)            NA                              10.599      125.300      114.701
WRITEDATAWB_aptn_s[58]     clk (rising)            NA                              10.085      125.700      115.615
WRITEDATAWB_aptn_s[59]     clk (rising)            NA                              11.048      125.900      114.852
WRITEDATAWB_aptn_s[60]     clk (rising)            NA                              10.131      126.500      116.369
WRITEDATAWB_aptn_s[61]     clk (rising)            NA                              10.003      126.500      116.497
WRITEDATAWB_aptn_s[62]     clk (rising)            NA                              10.573      127.300      116.727
WRITEDATAWB_aptn_s[63]     clk (rising)            NA                              10.725      136.500      125.775
WRMEM_aptn_ft[0]           NA                      NA                              12.880      100.700      87.820 
WRMEM_aptn_ft[1]           NA                      NA                              12.880      100.700      87.820 
WRMEM_aptn_ft[2]           NA                      NA                              12.880      99.300       86.420 
WRMEM_aptn_ft[3]           NA                      NA                              12.880      99.300       86.420 
WRMEM_aptn_ft[4]           NA                      NA                              12.880      103.100      90.220 
WRWB[0]                    clk (rising)            NA                              5.559       69.000       63.441 
WRWB[1]                    clk (rising)            NA                              5.848       69.000       63.152 
WRWB[2]                    clk (rising)            NA                              5.559       69.000       63.441 
WRWB[3]                    clk (rising)            NA                              6.119       69.000       62.881 
WRWB[4]                    clk (rising)            NA                              6.119       72.400       66.281 
WRWB_aptn_s[0]             clk (rising)            NA                              8.357       58.900       50.543 
WRWB_aptn_s[1]             clk (rising)            NA                              8.076       58.900       50.824 
WRWB_aptn_s[2]             clk (rising)            NA                              8.357       58.900       50.543 
WRWB_aptn_s[3]             clk (rising)            NA                              7.944       58.900       50.956 
WRWB_aptn_s[4]             clk (rising)            NA                              7.944       58.900       50.956 
===================================================================================================================



====================================
@S0.0 |Detailed Report for Clock: clk
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                       Arrival           
Instance                                 Reference     Type     Pin     Net             Time        Slack 
                                         Clock                                                            
----------------------------------------------------------------------------------------------------------
dut_inst.memwb1.writeregister_out[0]     clk           FDC      Q       WRWB[0]         0.050       50.543
dut_inst.memwb1.writeregister_out[2]     clk           FDC      Q       WRWB[2]         0.050       50.543
dut_inst.memwb1.writeregister_out[1]     clk           FDC      Q       WRWB[1]         0.050       50.824
dut_inst.memwb1.writeregister_out[3]     clk           FDC      Q       WRWB[3]         0.050       50.956
dut_inst.memwb1.writeregister_out[4]     clk           FDC      Q       WRWB[4]         0.050       50.956
dut_inst.memwb1.regwrite_out             clk           FDC      Q       REGWRITEWB      0.050       56.839
dut_inst.memwb1.dmout_out[23]            clk           FDC      Q       DMOUTWB[23]     0.050       70.750
dut_inst.memwb1.dmout_out[11]            clk           FDC      Q       DMOUTWB[11]     0.050       70.758
dut_inst.memwb1.dmout_out[22]            clk           FDC      Q       DMOUTWB[22]     0.050       70.761
dut_inst.memwb1.dmout_out[0]             clk           FDC      Q       DMOUTWB[0]      0.050       70.768
==========================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                           Required           
Instance              Reference     Type     Pin                   Net                   Time         Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
WRWB_aptn_s[4:0]      clk           Port     WRWB_aptn_s[0]        WRWB_aptn_s[0]        58.900       50.543
WRWB_aptn_s[4:0]      clk           Port     WRWB_aptn_s[2]        WRWB_aptn_s[2]        58.900       50.543
WRWB_aptn_s[4:0]      clk           Port     WRWB_aptn_s[1]        WRWB_aptn_s[1]        58.900       50.824
WRWB_aptn_s[4:0]      clk           Port     WRWB_aptn_s[3]        WRWB_aptn_s[3]        58.900       50.956
WRWB_aptn_s[4:0]      clk           Port     WRWB_aptn_s[4]        WRWB_aptn_s[4]        58.900       50.956
REGWRITEWB_aptn_s     clk           Port     REGWRITEWB_aptn_s     REGWRITEWB_aptn_s     64.600       56.839
WRWB[4:0]             clk           Port     WRWB[3]               WRWB[3]               69.000       62.881
WRWB[4:0]             clk           Port     WRWB[1]               WRWB[1]               69.000       63.152
WRWB[4:0]             clk           Port     WRWB[0]               WRWB[0]               69.000       63.441
WRWB[4:0]             clk           Port     WRWB[2]               WRWB[2]               69.000       63.441
============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      58.900
    = Required time:                         58.900

    - Propagation time:                      8.357
    = Slack (non-critical) :                 50.543

    Number of logic level(s):                1
    Starting point:                          dut_inst.memwb1.writeregister_out[0] / Q
    Ending point:                            WRWB_aptn_s[4:0] / WRWB_aptn_s[0]
    The start point is clocked by            clk [rising] (rise=0.000 fall=250.000 period=500.000) on pin C
    The end   point is clocked by            NA
    -Timing constraint applied as path with max delay (datapathonly) 58.900002 (rise_from [get_clocks -include_generated_clocks clk] to p:WRWB_aptn_s[0])

Instance / Net                                    Pin                Pin               Arrival     No. of         Location      
Name                                     Type     Name               Dir     Delay     Time        Fan Out(s)                   
--------------------------------------------------------------------------------------------------------------------------------
dut_inst.memwb1.writeregister_out[0]     FDC      Q                  Out     0.050     0.050 r     -              (TILE_x2y436) 
WRWB[0]                                  Net      -                  -       7.281     -           2              -             
WRWB_aptn_s_obuf[0]                      OBUF     I                  In      -         7.331 r     -              (TILE_x0y1037)
WRWB_aptn_s_obuf[0]                      OBUF     O                  Out     1.026     8.357 r     -              (TILE_x0y1037)
WRWB_aptn_s[0]                           Net      -                  -       0.000     -           1              -             
WRWB_aptn_s[4:0]                         Port     WRWB_aptn_s[0]     Out     -         8.357 r     -              -             
================================================================================================================================
Total path delay (propagation time + setup) of 8.357 is 1.076(12.9%) logic and 7.281(87.1%) route.


Start clock path:

Instance / Net                                       Pin      Pin               Arrival     No. of         Location       
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)                    
--------------------------------------------------------------------------------------------------------------------------
Start Clock :                            clk                                                                              
------------                                                                                                              
clk                                      Port        clk      In      -         0.000 r     -              -              
clk                                      Net         -        -       0.000     -           1              -              
clk_ibufgds                              IBUFGDS     I        In      -         0.000 r     -              (TILE_x562y641)
clk_ibufgds                              IBUFGDS     O        Out     0.509     0.509 r     -              (TILE_x562y641)
clk_bufg                                 Net         -        -       0.288     -           1              -              
clk_bufg                                 BUFG        I        In      -         0.797 r     -              (TILE_x283y493)
clk_bufg                                 BUFG        O        Out     0.101     0.898 r     -              (TILE_x283y493)
clkz                                     Net         -        -       0.000     -           180            -              
dut_inst.memwb1.writeregister_out[0]     FDC         C        In      -         0.898 r     -              (TILE_x2y436)  
==========================================================================================================================




====================================
@S0.0 |Detailed Report for Clock: hstdm_refclk_100
====================================



Starting Points with Worst Slack
********************************

                                                                                  Starting                                                                                      Arrival          
Instance                                                                          Reference            Type        Pin     Net                                                  Time        Slack
                                                                                  Clock                                                                                                          
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
hstdm_clkgen_1200_bank69.phy_en_delay.DLY.SRL\.SYNC\.delay_DOUT[0]                hstdm_refclk_100     FD          Q       phy_en_delay.srl_dly_out                             3.412       8.401
hstdm_clkgen_1200_bank69.phy_en_delay.dly[1]                                      hstdm_refclk_100     FD          Q       phy_en_delay.dly[1]                                  3.412       8.618
hstdm_clkgen_1200_bank69.rst_delay.dly[1]                                         hstdm_refclk_100     FD          Q       rst_delay.dly[1]                                     3.412       8.833
hstdm_clkgen_1200_bank69.ar_locked.R1                                             hstdm_refclk_100     FDP         Q       locked_inv_sync                                      3.412       8.860
hstdm_clkgen_1200_bank69.rst_delay.out                                            hstdm_refclk_100     FDE         Q       rst_wire                                             3.412       8.899
hstdm_clkgen_1200_bank71.rst_delay.dly[1]                                         hstdm_refclk_100     FD          Q       rst_delay.dly[1]                                     3.412       8.907
hstdm_clkgen_1200_bank71.phy_en_delay.dly[1]                                      hstdm_refclk_100     FD          Q       phy_en_delay.dly[1]                                  3.412       8.957
hstdm_clkgen_1200_bank71.rst_delay.DLY.SRL\.SYNC\.delay_DOUT[0]                   hstdm_refclk_100     FD          Q       rst_delay.srl_dly_out                                3.412       9.012
hstdm_clkgen_1200_bank69.phy_en_delay.DLY.SRL\.SYNC\.delay_SRL\.SYNC\.delay_1     hstdm_refclk_100     SRLC32E     Q31     phy_en_delay.DLY.SRL\.SYNC\.delay_tmp_array_1[0]     3.978       9.068
hstdm_clkgen_1200_bank69.rst_delay.DLY.SRL\.SYNC\.delay_DOUT[0]                   hstdm_refclk_100     FD          Q       rst_delay.srl_dly_out                                3.412       9.069
=================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                  Starting                                                                                      Required          
Instance                                                                          Reference            Type        Pin     Net                                                  Time         Slack
                                                                                  Clock                                                                                                           
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
hstdm_clkgen_1200_bank69.phy_en_delay.out                                         hstdm_refclk_100     FDE         CE      N_4_mux_i                                            13.333       8.401
hstdm_clkgen_1200_bank69.rst_delay.out                                            hstdm_refclk_100     FDE         CE      N_4_mux_0_i                                          13.333       8.833
hstdm_clkgen_1200_bank71.rst_delay.out                                            hstdm_refclk_100     FDE         CE      N_4_mux_0_i                                          13.333       8.907
hstdm_clkgen_1200_bank71.phy_en_delay.out                                         hstdm_refclk_100     FDE         CE      N_4_mux_i                                            13.333       8.957
hstdm_clkgen_1200_bank69.phy_en_delay.DLY.SRL\.SYNC\.delay_SRL\.SYNC\.delay_2     hstdm_refclk_100     SRLC32E     D       phy_en_delay.DLY.SRL\.SYNC\.delay_tmp_array_1[0]     13.376       9.068
hstdm_clkgen_1200_bank71.phy_en_delay.DLY.SRL\.SYNC\.delay_SRL\.SYNC\.delay_2     hstdm_refclk_100     SRLC32E     D       phy_en_delay.DLY.SRL\.SYNC\.delay_tmp_array_1[0]     13.376       9.080
hstdm_clkgen_1200_bank71.rst_delay.DLY.SRL\.SYNC\.delay_SRL\.SYNC\.delay_2        hstdm_refclk_100     SRLC32E     D       rst_delay.DLY.SRL\.SYNC\.delay_tmp_array_1[0]        13.376       9.080
hstdm_clkgen_1200_bank69.rst_delay.DLY.SRL\.SYNC\.delay_SRL\.SYNC\.delay_2        hstdm_refclk_100     SRLC32E     D       rst_delay.DLY.SRL\.SYNC\.delay_tmp_array_1[0]        13.376       9.085
hstdm_clkgen_1200_bank36.rst_delay.DLY.SRL\.SYNC\.delay_SRL\.SYNC\.delay_2        hstdm_refclk_100     SRLC32E     D       rst_delay.DLY.SRL\.SYNC\.delay_tmp_array_1[0]        13.376       9.123
hstdm_clkgen_1200_bank36.phy_en_delay.out                                         hstdm_refclk_100     FDE         CE      N_4_mux_i                                            13.333       9.127
==================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.029
    + Clock delay at ending point:           3.362
    = Required time:                         13.333

    - Propagation time:                      1.570
    - Clock delay at starting point:         3.362
    = Slack (non-critical) :                 8.401

    Number of logic level(s):                2
    Starting point:                          hstdm_clkgen_1200_bank69.phy_en_delay.DLY.SRL\.SYNC\.delay_DOUT[0] / Q
    Ending point:                            hstdm_clkgen_1200_bank69.phy_en_delay.out / CE
    The start point is clocked by            hstdm_refclk_100 [rising] (rise=0.000 fall=5.000 period=10.000) on pin C
    The end   point is clocked by            hstdm_refclk_100 [rising] (rise=0.000 fall=5.000 period=10.000) on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of         Location       
Name                                                                   Type     Name     Dir     Delay     Time        Fan Out(s)                    
-----------------------------------------------------------------------------------------------------------------------------------------------------
hstdm_clkgen_1200_bank69.phy_en_delay.DLY.SRL\.SYNC\.delay_DOUT[0]     FD       Q        Out     0.050     3.412 r     -              (TILE_x610y638)
phy_en_delay.srl_dly_out                                               Net      -        -       0.475     -           2              -              
hstdm_clkgen_1200_bank69.phy_en_delay.un1_dly                          LUT2     I1       In      -         3.888 r     -              (TILE_x622y640)
hstdm_clkgen_1200_bank69.phy_en_delay.un1_dly                          LUT2     O        Out     0.029     3.917 f     -              (TILE_x622y640)
un1_dly_0                                                              Net      -        -       0.520     -           1              -              
hstdm_clkgen_1200_bank69.N_4_mux_i                                     LUT2     I1       In      -         4.436 f     -              (TILE_x610y629)
hstdm_clkgen_1200_bank69.N_4_mux_i                                     LUT2     O        Out     0.029     4.465 f     -              (TILE_x610y629)
N_4_mux_i                                                              Net      -        -       0.467     -           1              -              
hstdm_clkgen_1200_bank69.phy_en_delay.out                              FDE      CE       In      -         4.932 f     -              (TILE_x624y630)
=====================================================================================================================================================
Total path delay (propagation time + setup) of 1.599 is 0.137(8.6%) logic and 1.462(91.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                                                             Pin                  Pin               Arrival     No. of         Location       
Name                                                                   Type                Name                 Dir     Delay     Time        Fan Out(s)                    
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                                           bsa19_system_ip     hstdm_refclk_100     Out     0.000     0.000 r     -              (TILE_x704y488)
sysip_inst.hstdm_refclk_100_c                                          Net                 -                    -       3.261     -           1              -              
sysip_inst.bsa19_system_ip_u_cb_1                                      BUFG                I                    In      -         3.261 r     -              (TILE_x611y675)
sysip_inst.bsa19_system_ip_u_cb_1                                      BUFG                O                    Out     0.101     3.362 r     -              (TILE_x611y675)
sysip_inst.hstdm_refclk_100                                            Net                 -                    -       0.000     -           59             -              
hstdm_clkgen_1200_bank69.phy_en_delay.DLY.SRL\.SYNC\.delay_DOUT[0]     FD                  C                    In      -         3.362 r     -              (TILE_x610y638)
============================================================================================================================================================================


End clock path:

Instance / Net                                                    Pin                  Pin               Arrival     No. of         Location       
Name                                          Type                Name                 Dir     Delay     Time        Fan Out(s)                    
---------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                  bsa19_system_ip     hstdm_refclk_100     Out     0.000     0.000 r     -              (TILE_x704y488)
sysip_inst.hstdm_refclk_100_c                 Net                 -                    -       3.261     -           1              -              
sysip_inst.bsa19_system_ip_u_cb_1             BUFG                I                    In      -         3.261 r     -              (TILE_x611y675)
sysip_inst.bsa19_system_ip_u_cb_1             BUFG                O                    Out     0.101     3.362 r     -              (TILE_x611y675)
sysip_inst.hstdm_refclk_100                   Net                 -                    -       0.000     -           59             -              
hstdm_clkgen_1200_bank69.phy_en_delay.out     FDE                 C                    In      -         3.362 r     -              (TILE_x624y630)
===================================================================================================================================================




====================================
@S0.0 |Detailed Report for Clock: hstdm_rxclk_1200_bank36_block10_div2
====================================



Starting Points with Worst Slack
********************************

                                                        Starting                                                                                 Arrival          
Instance                                                Reference                                Type            Pin      Net                    Time        Slack
                                                        Clock                                                                                                     
------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_C2_D_3.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank36_block10_div2     RX_BITSLICE     Q[2]     rx_core.Q_odata[2]     1.060       1.747
cpm_rcv_HSTDM_4_FB1_C2_D_3.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank36_block10_div2     RX_BITSLICE     Q[3]     rx_core.Q_odata[3]     1.046       1.753
cpm_rcv_HSTDM_4_FB1_C2_D_3.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank36_block10_div2     RX_BITSLICE     Q[0]     rx_core.Q_odata[0]     1.026       1.764
cpm_rcv_HSTDM_4_FB1_C2_D_3.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank36_block10_div2     RX_BITSLICE     Q[1]     rx_core.Q_odata[1]     1.026       1.764
cpm_rcv_HSTDM_4_FB1_C2_C_6.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank36_block10_div2     RX_BITSLICE     Q[2]     rx_core.Q_odata[2]     1.060       1.771
cpm_rcv_HSTDM_4_FB1_C2_C_0.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank36_block10_div2     RX_BITSLICE     Q[2]     rx_core.Q_odata[2]     1.060       1.773
cpm_rcv_HSTDM_4_FB1_C2_C_6.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank36_block10_div2     RX_BITSLICE     Q[3]     rx_core.Q_odata[3]     1.046       1.778
cpm_rcv_HSTDM_4_FB1_C2_C_0.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank36_block10_div2     RX_BITSLICE     Q[3]     rx_core.Q_odata[3]     1.046       1.779
cpm_rcv_HSTDM_4_FB1_C2_C_6.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank36_block10_div2     RX_BITSLICE     Q[0]     rx_core.Q_odata[0]     1.026       1.788
cpm_rcv_HSTDM_4_FB1_C2_C_6.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank36_block10_div2     RX_BITSLICE     Q[1]     rx_core.Q_odata[1]     1.026       1.788
==================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                            Starting                                                                                   Required          
Instance                                                    Reference                                Type     Pin     Net                              Time         Slack
                                                            Clock                                                                                                        
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_C2_D_3.rx_core.data_out.data_out[1]     hstdm_rxclk_1200_bank36_block10_div2     FDR      D       rx_core.rdata_all_current[1]     3.775        1.747
cpm_rcv_HSTDM_4_FB1_C2_C_6.rx_core.data_out.data_out[0]     hstdm_rxclk_1200_bank36_block10_div2     FDR      D       rx_core.rdata_all_current[0]     3.775        1.771
cpm_rcv_HSTDM_4_FB1_C2_C_0.rx_core.data_out.data_out[1]     hstdm_rxclk_1200_bank36_block10_div2     FDR      D       rx_core.rdata_all_current[1]     3.775        1.773
cpm_rcv_HSTDM_4_FB1_C2_D_3.rx_core.data_out.data_out[3]     hstdm_rxclk_1200_bank36_block10_div2     FDR      D       rx_core.rdata_all_current[3]     3.775        1.779
cpm_rcv_HSTDM_4_FB1_C2_C_6.rx_core.data_out.data_out[2]     hstdm_rxclk_1200_bank36_block10_div2     FDR      D       rx_core.rdata_all_current[2]     3.775        1.786
cpm_rcv_HSTDM_4_FB1_C2_C_1.rx_core.data_out.data_out[3]     hstdm_rxclk_1200_bank36_block10_div2     FDR      D       rx_core.rdata_all_current[3]     3.775        1.809
cpm_rcv_HSTDM_4_FB1_C2_D_2.rx_core.data_out.data_out[2]     hstdm_rxclk_1200_bank36_block10_div2     FDR      D       rx_core.rdata_all_current[2]     3.775        1.819
cpm_rcv_HSTDM_4_FB1_C2_C_0.rx_core.data_out.data_out[3]     hstdm_rxclk_1200_bank36_block10_div2     FDR      D       rx_core.rdata_all_current[3]     3.775        1.831
cpm_rcv_HSTDM_4_FB1_C2_D_2.rx_core.data_out.data_out[0]     hstdm_rxclk_1200_bank36_block10_div2     FDR      D       rx_core.rdata_all_current[0]     3.775        1.840
cpm_rcv_HSTDM_4_FB1_C2_D_2.rx_core.data_out.data_out[3]     hstdm_rxclk_1200_bank36_block10_div2     FDR      D       rx_core.rdata_all_current[3]     3.775        1.894
=========================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.333
    - Setup time:                            -0.018
    + Clock delay at ending point:           0.423
    = Required time:                         3.775

    - Propagation time:                      1.605
    - Clock delay at starting point:         0.423
    = Slack (non-critical) :                 1.747

    Number of logic level(s):                1
    Starting point:                          cpm_rcv_HSTDM_4_FB1_C2_D_3.rx_core.bitslice_rx_data / Q[2]
    Ending point:                            cpm_rcv_HSTDM_4_FB1_C2_D_3.rx_core.data_out.data_out[1] / D
    The start point is clocked by            hstdm_rxclk_1200_bank36_block10_div2 [rising] (rise=0.000 fall=1.667 period=3.333) on pin FIFO_RD_CLK
    The end   point is clocked by            hstdm_rxclk_1200_bank36_block10_div2 [rising] (rise=0.000 fall=1.667 period=3.333) on pin C

Instance / Net                                                                                Pin      Pin               Arrival     No. of         Location       
Name                                                                          Type            Name     Dir     Delay     Time        Fan Out(s)                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_C2_D_3.rx_core.bitslice_rx_data                           RX_BITSLICE     Q[2]     Out     0.636     1.060 r     -              (TILE_x23y1081)
rx_core.Q_odata[2]                                                            Net             -        -       0.244     -           4              -              
cpm_rcv_HSTDM_4_FB1_C2_D_3.rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[1]     LUT6            I5       In      -         1.303 r     -              (TILE_x26y1085)
cpm_rcv_HSTDM_4_FB1_C2_D_3.rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[1]     LUT6            O        Out     0.058     1.361 r     -              (TILE_x26y1085)
dataout_3[1]                                                                  Net             -        -       0.667     -           2              -              
cpm_rcv_HSTDM_4_FB1_C2_D_3.rx_core.data_out.data_out[1]                       FDR             D        In      -         2.028 r     -              (TILE_x34y1048)
===================================================================================================================================================================
Total path delay (propagation time + setup) of 1.587 is 0.676(42.6%) logic and 0.910(57.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                                                                         Pin                Pin                Arrival     No. of         Location       
Name                                                          Type                                     Name               Dir     Delay      Time        Fan Out(s)                    
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Start Clock :                                                 hstdm_rxclk_1200_bank36_block10                                                                                          
------------                                                                                                                                                                           
pin_M48                                                       Port                                     pin_M48            In      -          0.000 r     -              -              
pin_M48                                                       Net                                      -                  -       0.000      -           1              -              
ibufds_pin_M48                                                IBUFDS                                   I                  In      -          0.000 r     -              (TILE_x0y1068) 
ibufds_pin_M48                                                IBUFDS                                   O                  Out     0.509      0.509 r     -              (TILE_x0y1068) 
hstdm_clkgen_1200_rx_bank36_block10.hstdm_rxclk_in            Net                                      -                  -       0.839      -           1              -              
hstdm_clkgen_1200_rx_bank36_block10.bitslice_rx_clock         RX_BITSLICE                              DATAIN             In      -          1.348 r     -              (TILE_x24y1081)
---------------                                                                                                                                                                        
Derived Clock :                                               hstdm_rxclk_1200_bank36_block10_div2                                                                                     
---------------                                                                                                                                                                        
hstdm_clkgen_1200_rx_bank36_block10.bitslice_rx_clock         RX_BITSLICE                              FIFO_WRCLK_OUT     Out     -1.348     0.000 r     -              (TILE_x24y1081)
hstdm_clkgen_1200_rx_bank36_block10.fifo_wrclk_out            Net                                      -                  -       0.323      -           2              -              
hstdm_clkgen_1200_rx_bank36_block10.BASE4\.rxclkdiv2_bufg     BUFGCE                                   I                  In      -          0.323 r     -              (TILE_x18y1085)
hstdm_clkgen_1200_rx_bank36_block10.BASE4\.rxclkdiv2_bufg     BUFGCE                                   O                  Out     0.101      0.423 r     -              (TILE_x18y1085)
hstdm_clkgen_1200_rx_bank36_block10.fifo_rd_clk               Net                                      -                  -       0.000      -           320            -              
cpm_rcv_HSTDM_4_FB1_C2_D_3.rx_core.bitslice_rx_data           RX_BITSLICE                              FIFO_RD_CLK        In      -          0.423 r     -              (TILE_x23y1081)
=======================================================================================================================================================================================


End clock path:

Instance / Net                                                                                         Pin                Pin                Arrival     No. of         Location       
Name                                                          Type                                     Name               Dir     Delay      Time        Fan Out(s)                    
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Start Clock :                                                 hstdm_rxclk_1200_bank36_block10                                                                                          
------------                                                                                                                                                                           
pin_M48                                                       Port                                     pin_M48            In      -          0.000 r     -              -              
pin_M48                                                       Net                                      -                  -       0.000      -           1              -              
ibufds_pin_M48                                                IBUFDS                                   I                  In      -          0.000 r     -              (TILE_x0y1068) 
ibufds_pin_M48                                                IBUFDS                                   O                  Out     0.509      0.509 r     -              (TILE_x0y1068) 
hstdm_clkgen_1200_rx_bank36_block10.hstdm_rxclk_in            Net                                      -                  -       0.839      -           1              -              
hstdm_clkgen_1200_rx_bank36_block10.bitslice_rx_clock         RX_BITSLICE                              DATAIN             In      -          1.348 r     -              (TILE_x24y1081)
---------------                                                                                                                                                                        
Derived Clock :                                               hstdm_rxclk_1200_bank36_block10_div2                                                                                     
---------------                                                                                                                                                                        
hstdm_clkgen_1200_rx_bank36_block10.bitslice_rx_clock         RX_BITSLICE                              FIFO_WRCLK_OUT     Out     -1.348     0.000 r     -              (TILE_x24y1081)
hstdm_clkgen_1200_rx_bank36_block10.fifo_wrclk_out            Net                                      -                  -       0.323      -           2              -              
hstdm_clkgen_1200_rx_bank36_block10.BASE4\.rxclkdiv2_bufg     BUFGCE                                   I                  In      -          0.323 r     -              (TILE_x18y1085)
hstdm_clkgen_1200_rx_bank36_block10.BASE4\.rxclkdiv2_bufg     BUFGCE                                   O                  Out     0.101      0.423 r     -              (TILE_x18y1085)
hstdm_clkgen_1200_rx_bank36_block10.fifo_rd_clk               Net                                      -                  -       0.000      -           320            -              
cpm_rcv_HSTDM_4_FB1_C2_D_3.rx_core.data_out.data_out[1]       FDR                                      C                  In      -          0.423 r     -              (TILE_x34y1048)
=======================================================================================================================================================================================




====================================
@S0.0 |Detailed Report for Clock: hstdm_rxclk_1200_bank36_block10_div4
====================================



Starting Points with Worst Slack
********************************

                                                       Starting                                                                           Arrival          
Instance                                               Reference                                Type     Pin     Net                      Time        Slack
                                                       Clock                                                                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------
hstdm_trainer_10.bitslip_reset[0]                      hstdm_rxclk_1200_bank36_block10_div4     FDC      Q       bitslip_reset_out[0]     0.817       2.585
hstdm_trainer_10.bitslip_pulse[1]                      hstdm_rxclk_1200_bank36_block10_div4     FDC      Q       bitslip_pulse_out[1]     0.843       2.619
hstdm_trainer_10.bitslip_pulse[2]                      hstdm_rxclk_1200_bank36_block10_div4     FDC      Q       bitslip_pulse_out[2]     0.838       2.625
hstdm_trainer_10.bitslip_pulse[3]                      hstdm_rxclk_1200_bank36_block10_div4     FDC      Q       bitslip_pulse_out[3]     0.877       2.635
hstdm_trainer_10.bitslip_reset[3]                      hstdm_rxclk_1200_bank36_block10_div4     FDC      Q       bitslip_reset_out[3]     0.910       2.651
hstdm_trainer_10.bitslip_reset[1]                      hstdm_rxclk_1200_bank36_block10_div4     FDC      Q       bitslip_reset_out[1]     0.873       2.658
hstdm_trainer_10.bitslip_pulse[4]                      hstdm_rxclk_1200_bank36_block10_div4     FDC      Q       bitslip_pulse_out[4]     0.713       2.741
hstdm_trainer_10.channel_rst_pulse_inst.fdcr1.IntQ     hstdm_rxclk_1200_bank36_block10_div4     FD       Q       train_pulse_out          0.728       2.758
hstdm_trainer_10.bitslip_pulse[0]                      hstdm_rxclk_1200_bank36_block10_div4     FDC      Q       bitslip_pulse_out[0]     0.700       2.783
hstdm_trainer_10.bitslip_reset[2]                      hstdm_rxclk_1200_bank36_block10_div4     FDC      Q       bitslip_reset_out[2]     0.754       2.850
===========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                             Starting                                                                                                         Required          
Instance                                                                     Reference                                Type     Pin     Net                                                    Time         Slack
                                                                             Clock                                                                                                                              
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_C2_C_6.bitslip_reset_local                               hstdm_rxclk_1200_bank36_block10_div4     FDS      D       bitslip_reset_in                                       3.775        2.585
cpm_rcv_HSTDM_4_FB1_C2_C_1.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ     hstdm_rxclk_1200_bank36_block10_div4     FD       D       rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntDceR_0     3.793        2.619
cpm_rcv_HSTDM_4_FB1_C2_C_0.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr2.IntQ     hstdm_rxclk_1200_bank36_block10_div4     FD       D       bitslip_pulse_in                                       3.775        2.625
cpm_rcv_HSTDM_4_FB1_C2_D_3.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ     hstdm_rxclk_1200_bank36_block10_div4     FD       D       rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntDceR_0     3.793        2.635
cpm_rcv_HSTDM_4_FB1_C2_D_3.bitslip_reset_local                               hstdm_rxclk_1200_bank36_block10_div4     FDS      D       bitslip_reset_in                                       3.775        2.651
cpm_rcv_HSTDM_4_FB1_C2_C_1.bitslip_reset_local                               hstdm_rxclk_1200_bank36_block10_div4     FDS      D       bitslip_reset_in                                       3.775        2.658
cpm_rcv_HSTDM_4_FB1_C2_C_1.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr2.IntQ     hstdm_rxclk_1200_bank36_block10_div4     FD       D       bitslip_pulse_in                                       3.775        2.679
cpm_rcv_HSTDM_4_FB1_C2_D_3.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr2.IntQ     hstdm_rxclk_1200_bank36_block10_div4     FD       D       bitslip_pulse_in                                       3.775        2.688
cpm_rcv_HSTDM_4_FB1_C2_C_0.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ     hstdm_rxclk_1200_bank36_block10_div4     FD       D       rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntDceR_0     3.793        2.719
cpm_rcv_HSTDM_4_FB1_C2_D_2.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr2.IntQ     hstdm_rxclk_1200_bank36_block10_div4     FD       D       bitslip_pulse_in                                       3.775        2.741
================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.333
    - Setup time:                            -0.018
    + Clock delay at ending point:           0.423
    = Required time:                         3.775

    - Propagation time:                      0.422
    - Clock delay at starting point:         0.768
    = Slack (non-critical) :                 2.585

    Number of logic level(s):                0
    Starting point:                          hstdm_trainer_10.bitslip_reset[0] / Q
    Ending point:                            cpm_rcv_HSTDM_4_FB1_C2_C_6.bitslip_reset_local / D
    The start point is clocked by            hstdm_rxclk_1200_bank36_block10_div4 [rising] (rise=0.000 fall=3.333 period=6.667) on pin C
    The end   point is clocked by            hstdm_rxclk_1200_bank36_block10_div2 [rising] (rise=0.000 fall=1.667 period=3.333) on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of         Location       
Name                                               Type     Name     Dir     Delay     Time        Fan Out(s)                    
---------------------------------------------------------------------------------------------------------------------------------
hstdm_trainer_10.bitslip_reset[0]                  FDC      Q        Out     0.050     0.817 r     -              (TILE_x28y1095)
bitslip_reset_out[0]                               Net      -        -       0.373     -           1              -              
cpm_rcv_HSTDM_4_FB1_C2_C_6.bitslip_reset_local     FDS      D        In      -         1.190 r     -              (TILE_x18y1082)
=================================================================================================================================
Total path delay (propagation time + setup) of 0.404 is 0.032(7.9%) logic and 0.373(92.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                                                                         Pin                Pin                Arrival     No. of         Location       
Name                                                          Type                                     Name               Dir     Delay      Time        Fan Out(s)                    
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Start Clock :                                                 hstdm_rxclk_1200_bank36_block10                                                                                          
------------                                                                                                                                                                           
pin_M48                                                       Port                                     pin_M48            In      -          0.000 r     -              -              
pin_M48                                                       Net                                      -                  -       0.000      -           1              -              
ibufds_pin_M48                                                IBUFDS                                   I                  In      -          0.000 r     -              (TILE_x0y1068) 
ibufds_pin_M48                                                IBUFDS                                   O                  Out     0.509      0.509 r     -              (TILE_x0y1068) 
hstdm_clkgen_1200_rx_bank36_block10.hstdm_rxclk_in            Net                                      -                  -       0.839      -           1              -              
hstdm_clkgen_1200_rx_bank36_block10.bitslice_rx_clock         RX_BITSLICE                              DATAIN             In      -          1.348 r     -              (TILE_x24y1081)
---------------                                                                                                                                                                        
Derived Clock :                                               hstdm_rxclk_1200_bank36_block10_div2                                                                                     
---------------                                                                                                                                                                        
hstdm_clkgen_1200_rx_bank36_block10.bitslice_rx_clock         RX_BITSLICE                              FIFO_WRCLK_OUT     Out     -1.348     0.000 r     -              (TILE_x24y1081)
hstdm_clkgen_1200_rx_bank36_block10.fifo_wrclk_out            Net                                      -                  -       0.829      -           2              -              
hstdm_clkgen_1200_rx_bank36_block10.BASE4\.rxclkdiv4_bufg     BUFGCE_DIV                               I                  In      -          0.829 r     -              (TILE_x1y1091) 
---------------                                                                                                                                                                        
Derived Clock :                                               hstdm_rxclk_1200_bank36_block10_div4                                                                                     
---------------                                                                                                                                                                        
hstdm_clkgen_1200_rx_bank36_block10.BASE4\.rxclkdiv4_bufg     BUFGCE_DIV                               O                  Out     -0.829     0.000 r     -              (TILE_x1y1091) 
hstdm_clkgen_1200_rx_bank36_block10.rxclkdiv4                 Net                                      -                  -       0.768      -           364            -              
hstdm_trainer_10.bitslip_reset[0]                             FDC                                      C                  In      -          0.768 r     -              (TILE_x28y1095)
=======================================================================================================================================================================================


End clock path:

Instance / Net                                                                                         Pin                Pin                Arrival     No. of         Location       
Name                                                          Type                                     Name               Dir     Delay      Time        Fan Out(s)                    
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Start Clock :                                                 hstdm_rxclk_1200_bank36_block10                                                                                          
------------                                                                                                                                                                           
pin_M48                                                       Port                                     pin_M48            In      -          0.000 r     -              -              
pin_M48                                                       Net                                      -                  -       0.000      -           1              -              
ibufds_pin_M48                                                IBUFDS                                   I                  In      -          0.000 r     -              (TILE_x0y1068) 
ibufds_pin_M48                                                IBUFDS                                   O                  Out     0.509      0.509 r     -              (TILE_x0y1068) 
hstdm_clkgen_1200_rx_bank36_block10.hstdm_rxclk_in            Net                                      -                  -       0.839      -           1              -              
hstdm_clkgen_1200_rx_bank36_block10.bitslice_rx_clock         RX_BITSLICE                              DATAIN             In      -          1.348 r     -              (TILE_x24y1081)
---------------                                                                                                                                                                        
Derived Clock :                                               hstdm_rxclk_1200_bank36_block10_div2                                                                                     
---------------                                                                                                                                                                        
hstdm_clkgen_1200_rx_bank36_block10.bitslice_rx_clock         RX_BITSLICE                              FIFO_WRCLK_OUT     Out     -1.348     0.000 r     -              (TILE_x24y1081)
hstdm_clkgen_1200_rx_bank36_block10.fifo_wrclk_out            Net                                      -                  -       0.323      -           2              -              
hstdm_clkgen_1200_rx_bank36_block10.BASE4\.rxclkdiv2_bufg     BUFGCE                                   I                  In      -          0.323 r     -              (TILE_x18y1085)
hstdm_clkgen_1200_rx_bank36_block10.BASE4\.rxclkdiv2_bufg     BUFGCE                                   O                  Out     0.101      0.423 r     -              (TILE_x18y1085)
hstdm_clkgen_1200_rx_bank36_block10.fifo_rd_clk               Net                                      -                  -       0.000      -           320            -              
cpm_rcv_HSTDM_4_FB1_C2_C_6.bitslip_reset_local                FDS                                      C                  In      -          0.423 r     -              (TILE_x18y1082)
=======================================================================================================================================================================================




====================================
@S0.0 |Detailed Report for Clock: hstdm_rxclk_1200_bank69_block8_div2
====================================



Starting Points with Worst Slack
********************************

                                                          Starting                                                                                Arrival          
Instance                                                  Reference                               Type            Pin      Net                    Time        Slack
                                                          Clock                                                                                                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_CI1_N_17.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank69_block8_div2     RX_BITSLICE     Q[2]     rx_core.Q_odata[2]     1.481       1.077
cpm_rcv_HSTDM_4_FB1_CI1_N_17.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank69_block8_div2     RX_BITSLICE     Q[3]     rx_core.Q_odata[3]     1.468       1.083
cpm_rcv_HSTDM_4_FB1_CI1_P_17.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank69_block8_div2     RX_BITSLICE     Q[2]     rx_core.Q_odata[2]     1.481       1.089
cpm_rcv_HSTDM_4_FB1_CI1_N_17.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank69_block8_div2     RX_BITSLICE     Q[0]     rx_core.Q_odata[0]     1.447       1.094
cpm_rcv_HSTDM_4_FB1_CI1_N_17.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank69_block8_div2     RX_BITSLICE     Q[1]     rx_core.Q_odata[1]     1.447       1.094
cpm_rcv_HSTDM_4_FB1_CI1_P_17.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank69_block8_div2     RX_BITSLICE     Q[3]     rx_core.Q_odata[3]     1.468       1.096
cpm_rcv_HSTDM_4_FB1_CI1_P_17.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank69_block8_div2     RX_BITSLICE     Q[0]     rx_core.Q_odata[0]     1.447       1.106
cpm_rcv_HSTDM_4_FB1_CI1_P_17.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank69_block8_div2     RX_BITSLICE     Q[1]     rx_core.Q_odata[1]     1.447       1.106
cpm_rcv_HSTDM_4_FB1_CI1_N_18.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank69_block8_div2     RX_BITSLICE     Q[2]     rx_core.Q_odata[2]     1.481       1.176
cpm_rcv_HSTDM_4_FB1_CI1_N_18.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank69_block8_div2     RX_BITSLICE     Q[3]     rx_core.Q_odata[3]     1.468       1.182
===================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                              Starting                                                                                  Required          
Instance                                                      Reference                               Type     Pin     Net                              Time         Slack
                                                              Clock                                                                                                       
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_CI1_N_17.rx_core.data_out.data_out[0]     hstdm_rxclk_1200_bank69_block8_div2     FDR      D       rx_core.rdata_all_current[0]     4.196        1.077
cpm_rcv_HSTDM_4_FB1_CI1_P_17.rx_core.data_out.data_out[1]     hstdm_rxclk_1200_bank69_block8_div2     FDR      D       rx_core.rdata_all_current[1]     4.196        1.089
cpm_rcv_HSTDM_4_FB1_CI1_N_18.rx_core.data_out.data_out[3]     hstdm_rxclk_1200_bank69_block8_div2     FDR      D       rx_core.rdata_all_current[3]     4.196        1.176
cpm_rcv_HSTDM_4_FB1_CI1_P_17.rx_core.data_out.data_out[3]     hstdm_rxclk_1200_bank69_block8_div2     FDR      D       rx_core.rdata_all_current[3]     4.196        1.183
cpm_rcv_HSTDM_4_FB1_CI1_P_18.rx_core.data_out.data_out[3]     hstdm_rxclk_1200_bank69_block8_div2     FDR      D       rx_core.rdata_all_current[3]     4.196        1.265
cpm_rcv_HSTDM_4_FB1_CI1_P_17.rx_core.data_out.data_out[2]     hstdm_rxclk_1200_bank69_block8_div2     FDR      D       rx_core.rdata_all_current[2]     4.196        1.267
cpm_rcv_HSTDM_4_FB1_CI1_P_18.rx_core.data_out.data_out[0]     hstdm_rxclk_1200_bank69_block8_div2     FDR      D       rx_core.rdata_all_current[0]     4.196        1.320
cpm_rcv_HSTDM_4_FB1_CI1_P_18.rx_core.data_out.data_out[1]     hstdm_rxclk_1200_bank69_block8_div2     FDR      D       rx_core.rdata_all_current[1]     4.196        1.322
cpm_rcv_HSTDM_4_FB1_CI1_P_17.rx_core.data_out.data_out[0]     hstdm_rxclk_1200_bank69_block8_div2     FDR      D       rx_core.rdata_all_current[0]     4.196        1.343
cpm_rcv_HSTDM_4_FB1_CI1_N_17.rx_core.data_out.data_out[2]     hstdm_rxclk_1200_bank69_block8_div2     FDR      D       rx_core.rdata_all_current[2]     4.196        1.404
==========================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.333
    - Setup time:                            -0.018
    + Clock delay at ending point:           0.845
    = Required time:                         4.196

    - Propagation time:                      2.275
    - Clock delay at starting point:         0.845
    = Slack (non-critical) :                 1.077

    Number of logic level(s):                1
    Starting point:                          cpm_rcv_HSTDM_4_FB1_CI1_N_17.rx_core.bitslice_rx_data / Q[2]
    Ending point:                            cpm_rcv_HSTDM_4_FB1_CI1_N_17.rx_core.data_out.data_out[0] / D
    The start point is clocked by            hstdm_rxclk_1200_bank69_block8_div2 [rising] (rise=0.000 fall=1.667 period=3.333) on pin FIFO_RD_CLK
    The end   point is clocked by            hstdm_rxclk_1200_bank69_block8_div2 [rising] (rise=0.000 fall=1.667 period=3.333) on pin C

Instance / Net                                                                                  Pin      Pin               Arrival     No. of         Location       
Name                                                                            Type            Name     Dir     Delay     Time        Fan Out(s)                    
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_CI1_N_17.rx_core.bitslice_rx_data                           RX_BITSLICE     Q[2]     Out     0.636     1.481 r     -              (TILE_x612y667)
rx_core.Q_odata[2]                                                              Net             -        -       0.659     -           4              -              
cpm_rcv_HSTDM_4_FB1_CI1_N_17.rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[0]     LUT6            I5       In      -         2.140 r     -              (TILE_x621y635)
cpm_rcv_HSTDM_4_FB1_CI1_N_17.rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[0]     LUT6            O        Out     0.058     2.198 r     -              (TILE_x621y635)
dataout_3[0]                                                                    Net             -        -       0.922     -           2              -              
cpm_rcv_HSTDM_4_FB1_CI1_N_17.rx_core.data_out.data_out[0]                       FDR             D        In      -         3.120 r     -              (TILE_x586y624)
=====================================================================================================================================================================
Total path delay (propagation time + setup) of 2.257 is 0.676(30.0%) logic and 1.580(70.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                                                                       Pin                Pin                Arrival     No. of         Location       
Name                                                         Type                                    Name               Dir     Delay      Time        Fan Out(s)                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Start Clock :                                                hstdm_rxclk_1200_bank69_block8                                                                                          
------------                                                                                                                                                                         
pin_F34                                                      Port                                    pin_F34            In      -          0.000 r     -              -              
pin_F34                                                      Net                                     -                  -       0.000      -           1              -              
ibufds_pin_F34                                               IBUFDS                                  I                  In      -          0.000 r     -              (TILE_x562y641)
ibufds_pin_F34                                               IBUFDS                                  O                  Out     0.509      0.509 r     -              (TILE_x562y641)
hstdm_clkgen_1200_rx_bank69_block8.hstdm_rxclk_in            Net                                     -                  -       1.362      -           1              -              
hstdm_clkgen_1200_rx_bank69_block8.bitslice_rx_clock         RX_BITSLICE                             DATAIN             In      -          1.871 r     -              (TILE_x611y670)
---------------                                                                                                                                                                      
Derived Clock :                                              hstdm_rxclk_1200_bank69_block8_div2                                                                                     
---------------                                                                                                                                                                      
hstdm_clkgen_1200_rx_bank69_block8.bitslice_rx_clock         RX_BITSLICE                             FIFO_WRCLK_OUT     Out     -1.871     0.000 r     -              (TILE_x611y670)
hstdm_clkgen_1200_rx_bank69_block8.fifo_wrclk_out            Net                                     -                  -       0.744      -           2              -              
hstdm_clkgen_1200_rx_bank69_block8.BASE4\.rxclkdiv2_bufg     BUFGCE                                  I                  In      -          0.744 r     -              (TILE_x610y629)
hstdm_clkgen_1200_rx_bank69_block8.BASE4\.rxclkdiv2_bufg     BUFGCE                                  O                  Out     0.101      0.845 r     -              (TILE_x610y629)
hstdm_clkgen_1200_rx_bank69_block8.fifo_rd_clk               Net                                     -                  -       0.000      -           256            -              
cpm_rcv_HSTDM_4_FB1_CI1_N_17.rx_core.bitslice_rx_data        RX_BITSLICE                             FIFO_RD_CLK        In      -          0.845 r     -              (TILE_x612y667)
=====================================================================================================================================================================================


End clock path:

Instance / Net                                                                                        Pin                Pin                Arrival     No. of         Location       
Name                                                          Type                                    Name               Dir     Delay      Time        Fan Out(s)                    
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Start Clock :                                                 hstdm_rxclk_1200_bank69_block8                                                                                          
------------                                                                                                                                                                          
pin_F34                                                       Port                                    pin_F34            In      -          0.000 r     -              -              
pin_F34                                                       Net                                     -                  -       0.000      -           1              -              
ibufds_pin_F34                                                IBUFDS                                  I                  In      -          0.000 r     -              (TILE_x562y641)
ibufds_pin_F34                                                IBUFDS                                  O                  Out     0.509      0.509 r     -              (TILE_x562y641)
hstdm_clkgen_1200_rx_bank69_block8.hstdm_rxclk_in             Net                                     -                  -       1.362      -           1              -              
hstdm_clkgen_1200_rx_bank69_block8.bitslice_rx_clock          RX_BITSLICE                             DATAIN             In      -          1.871 r     -              (TILE_x611y670)
---------------                                                                                                                                                                       
Derived Clock :                                               hstdm_rxclk_1200_bank69_block8_div2                                                                                     
---------------                                                                                                                                                                       
hstdm_clkgen_1200_rx_bank69_block8.bitslice_rx_clock          RX_BITSLICE                             FIFO_WRCLK_OUT     Out     -1.871     0.000 r     -              (TILE_x611y670)
hstdm_clkgen_1200_rx_bank69_block8.fifo_wrclk_out             Net                                     -                  -       0.744      -           2              -              
hstdm_clkgen_1200_rx_bank69_block8.BASE4\.rxclkdiv2_bufg      BUFGCE                                  I                  In      -          0.744 r     -              (TILE_x610y629)
hstdm_clkgen_1200_rx_bank69_block8.BASE4\.rxclkdiv2_bufg      BUFGCE                                  O                  Out     0.101      0.845 r     -              (TILE_x610y629)
hstdm_clkgen_1200_rx_bank69_block8.fifo_rd_clk                Net                                     -                  -       0.000      -           256            -              
cpm_rcv_HSTDM_4_FB1_CI1_N_17.rx_core.data_out.data_out[0]     FDR                                     C                  In      -          0.845 r     -              (TILE_x586y624)
======================================================================================================================================================================================




====================================
@S0.0 |Detailed Report for Clock: hstdm_rxclk_1200_bank69_block8_div4
====================================



Starting Points with Worst Slack
********************************

                                                      Starting                                                                          Arrival          
Instance                                              Reference                               Type     Pin     Net                      Time        Slack
                                                      Clock                                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------
hstdm_trainer_8.bitslip_reset[0]                      hstdm_rxclk_1200_bank69_block8_div4     FDC      Q       bitslip_reset_out[0]     1.135       2.273
hstdm_trainer_8.bitslip_reset[2]                      hstdm_rxclk_1200_bank69_block8_div4     FDC      Q       bitslip_reset_out[2]     0.873       2.732
hstdm_trainer_8.pause_cnt[2]                          hstdm_rxclk_1200_bank69_block8_div4     FDCE     Q       pause_cnt[2]             0.875       2.837
hstdm_trainer_8.bitslip_reset[1]                      hstdm_rxclk_1200_bank69_block8_div4     FDC      Q       bitslip_reset_out[1]     0.689       2.932
hstdm_trainer_8.channel_rst_pulse_inst.fdcr1.IntQ     hstdm_rxclk_1200_bank69_block8_div4     FD       Q       train_pulse_out          0.727       2.954
hstdm_trainer_8.bitslip_pulse[3]                      hstdm_rxclk_1200_bank69_block8_div4     FDC      Q       bitslip_pulse_out[3]     0.647       3.031
hstdm_trainer_8.bitslip_reset[3]                      hstdm_rxclk_1200_bank69_block8_div4     FDC      Q       bitslip_reset_out[3]     0.401       3.143
hstdm_trainer_8.pause_cnt[0]                          hstdm_rxclk_1200_bank69_block8_div4     FDCE     Q       pause_cnt[0]             0.923       3.156
hstdm_trainer_8.bitslip_pulse[1]                      hstdm_rxclk_1200_bank69_block8_div4     FDC      Q       bitslip_pulse_out[1]     0.750       3.181
hstdm_trainer_8.bitslip_pulse[0]                      hstdm_rxclk_1200_bank69_block8_div4     FDC      Q       bitslip_pulse_out[0]     0.416       3.204
=========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                               Starting                                                                           Required          
Instance                                                                       Reference                               Type     Pin     Net                       Time         Slack
                                                                               Clock                                                                                                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_CI1_N_17.bitslip_reset_local                               hstdm_rxclk_1200_bank69_block8_div4     FDS      D       bitslip_reset_in          4.196        2.273
cpm_rcv_HSTDM_4_FB1_CI1_N_18.bitslip_reset_local                               hstdm_rxclk_1200_bank69_block8_div4     FDS      D       bitslip_reset_in          4.196        2.732
hstdm_trainer_8.data_stable_cnt[48]                                            hstdm_rxclk_1200_bank69_block8_div4     FDCE     D       data_stable_cnt_s[48]     6.976        2.837
hstdm_trainer_8.data_stable_cnt[39]                                            hstdm_rxclk_1200_bank69_block8_div4     FDCE     D       data_stable_cnt_s[39]     7.027        2.867
cpm_rcv_HSTDM_4_FB1_CI1_P_17.bitslip_reset_local                               hstdm_rxclk_1200_bank69_block8_div4     FDS      D       bitslip_reset_in          4.196        2.932
hstdm_trainer_8.data_stable_cnt[57]                                            hstdm_rxclk_1200_bank69_block8_div4     FDCE     D       data_stable_cnt_s[57]     7.080        2.951
cpm_rcv_HSTDM_4_FB1_CI1_N_17.train_pulse_local                                 hstdm_rxclk_1200_bank69_block8_div4     FD       D       train_pulse_in            4.196        2.954
hstdm_trainer_8.data_stable_cnt[37]                                            hstdm_rxclk_1200_bank69_block8_div4     FDCE     D       data_stable_cnt_s[37]     7.024        2.985
hstdm_trainer_8.data_stable_cnt[24]                                            hstdm_rxclk_1200_bank69_block8_div4     FDCE     D       data_stable_cnt_s[24]     7.024        2.999
cpm_rcv_HSTDM_4_FB1_CI1_P_18.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr2.IntQ     hstdm_rxclk_1200_bank69_block8_div4     FD       D       bitslip_pulse_in          4.196        3.031
====================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.333
    - Setup time:                            -0.018
    + Clock delay at ending point:           0.845
    = Required time:                         4.196

    - Propagation time:                      0.838
    - Clock delay at starting point:         1.085
    = Slack (non-critical) :                 2.273

    Number of logic level(s):                0
    Starting point:                          hstdm_trainer_8.bitslip_reset[0] / Q
    Ending point:                            cpm_rcv_HSTDM_4_FB1_CI1_N_17.bitslip_reset_local / D
    The start point is clocked by            hstdm_rxclk_1200_bank69_block8_div4 [rising] (rise=0.000 fall=3.333 period=6.667) on pin C
    The end   point is clocked by            hstdm_rxclk_1200_bank69_block8_div2 [rising] (rise=0.000 fall=1.667 period=3.333) on pin C

Instance / Net                                                Pin      Pin               Arrival     No. of         Location       
Name                                                 Type     Name     Dir     Delay     Time        Fan Out(s)                    
-----------------------------------------------------------------------------------------------------------------------------------
hstdm_trainer_8.bitslip_reset[0]                     FDC      Q        Out     0.050     1.135 r     -              (TILE_x597y627)
bitslip_reset_out[0]                                 Net      -        -       0.788     -           1              -              
cpm_rcv_HSTDM_4_FB1_CI1_N_17.bitslip_reset_local     FDS      D        In      -         1.923 r     -              (TILE_x621y639)
===================================================================================================================================
Total path delay (propagation time + setup) of 0.820 is 0.032(3.9%) logic and 0.788(96.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                                                                       Pin                Pin                Arrival     No. of         Location       
Name                                                         Type                                    Name               Dir     Delay      Time        Fan Out(s)                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Start Clock :                                                hstdm_rxclk_1200_bank69_block8                                                                                          
------------                                                                                                                                                                         
pin_F34                                                      Port                                    pin_F34            In      -          0.000 r     -              -              
pin_F34                                                      Net                                     -                  -       0.000      -           1              -              
ibufds_pin_F34                                               IBUFDS                                  I                  In      -          0.000 r     -              (TILE_x562y641)
ibufds_pin_F34                                               IBUFDS                                  O                  Out     0.509      0.509 r     -              (TILE_x562y641)
hstdm_clkgen_1200_rx_bank69_block8.hstdm_rxclk_in            Net                                     -                  -       1.362      -           1              -              
hstdm_clkgen_1200_rx_bank69_block8.bitslice_rx_clock         RX_BITSLICE                             DATAIN             In      -          1.871 r     -              (TILE_x611y670)
---------------                                                                                                                                                                      
Derived Clock :                                              hstdm_rxclk_1200_bank69_block8_div2                                                                                     
---------------                                                                                                                                                                      
hstdm_clkgen_1200_rx_bank69_block8.bitslice_rx_clock         RX_BITSLICE                             FIFO_WRCLK_OUT     Out     -1.871     0.000 r     -              (TILE_x611y670)
hstdm_clkgen_1200_rx_bank69_block8.fifo_wrclk_out            Net                                     -                  -       0.995      -           2              -              
hstdm_clkgen_1200_rx_bank69_block8.BASE4\.rxclkdiv4_bufg     BUFGCE_DIV                              I                  In      -          0.995 r     -              (TILE_x638y619)
---------------                                                                                                                                                                      
Derived Clock :                                              hstdm_rxclk_1200_bank69_block8_div4                                                                                     
---------------                                                                                                                                                                      
hstdm_clkgen_1200_rx_bank69_block8.BASE4\.rxclkdiv4_bufg     BUFGCE_DIV                              O                  Out     -0.995     0.000 r     -              (TILE_x638y619)
hstdm_clkgen_1200_rx_bank69_block8.rxclkdiv4                 Net                                     -                  -       1.085      -           347            -              
hstdm_trainer_8.bitslip_reset[0]                             FDC                                     C                  In      -          1.085 r     -              (TILE_x597y627)
=====================================================================================================================================================================================


End clock path:

Instance / Net                                                                                       Pin                Pin                Arrival     No. of         Location       
Name                                                         Type                                    Name               Dir     Delay      Time        Fan Out(s)                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Start Clock :                                                hstdm_rxclk_1200_bank69_block8                                                                                          
------------                                                                                                                                                                         
pin_F34                                                      Port                                    pin_F34            In      -          0.000 r     -              -              
pin_F34                                                      Net                                     -                  -       0.000      -           1              -              
ibufds_pin_F34                                               IBUFDS                                  I                  In      -          0.000 r     -              (TILE_x562y641)
ibufds_pin_F34                                               IBUFDS                                  O                  Out     0.509      0.509 r     -              (TILE_x562y641)
hstdm_clkgen_1200_rx_bank69_block8.hstdm_rxclk_in            Net                                     -                  -       1.362      -           1              -              
hstdm_clkgen_1200_rx_bank69_block8.bitslice_rx_clock         RX_BITSLICE                             DATAIN             In      -          1.871 r     -              (TILE_x611y670)
---------------                                                                                                                                                                      
Derived Clock :                                              hstdm_rxclk_1200_bank69_block8_div2                                                                                     
---------------                                                                                                                                                                      
hstdm_clkgen_1200_rx_bank69_block8.bitslice_rx_clock         RX_BITSLICE                             FIFO_WRCLK_OUT     Out     -1.871     0.000 r     -              (TILE_x611y670)
hstdm_clkgen_1200_rx_bank69_block8.fifo_wrclk_out            Net                                     -                  -       0.744      -           2              -              
hstdm_clkgen_1200_rx_bank69_block8.BASE4\.rxclkdiv2_bufg     BUFGCE                                  I                  In      -          0.744 r     -              (TILE_x610y629)
hstdm_clkgen_1200_rx_bank69_block8.BASE4\.rxclkdiv2_bufg     BUFGCE                                  O                  Out     0.101      0.845 r     -              (TILE_x610y629)
hstdm_clkgen_1200_rx_bank69_block8.fifo_rd_clk               Net                                     -                  -       0.000      -           256            -              
cpm_rcv_HSTDM_4_FB1_CI1_N_17.bitslip_reset_local             FDS                                     C                  In      -          0.845 r     -              (TILE_x621y639)
=====================================================================================================================================================================================




====================================
@S0.0 |Detailed Report for Clock: hstdm_rxclk_1200_bank71_block9_div2
====================================



Starting Points with Worst Slack
********************************

                                                         Starting                                                                                Arrival          
Instance                                                 Reference                               Type            Pin      Net                    Time        Slack
                                                         Clock                                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_DI3_P_7.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank71_block9_div2     RX_BITSLICE     Q[2]     rx_core.Q_odata[2]     1.467       1.080
cpm_rcv_HSTDM_4_FB1_DI3_P_7.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank71_block9_div2     RX_BITSLICE     Q[3]     rx_core.Q_odata[3]     1.454       1.087
cpm_rcv_HSTDM_4_FB1_DI3_P_7.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank71_block9_div2     RX_BITSLICE     Q[0]     rx_core.Q_odata[0]     1.433       1.097
cpm_rcv_HSTDM_4_FB1_DI3_P_7.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank71_block9_div2     RX_BITSLICE     Q[1]     rx_core.Q_odata[1]     1.433       1.097
cpm_rcv_HSTDM_4_FB1_DI3_P_8.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank71_block9_div2     RX_BITSLICE     Q[2]     rx_core.Q_odata[2]     1.467       1.136
cpm_rcv_HSTDM_4_FB1_DI3_P_8.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank71_block9_div2     RX_BITSLICE     Q[3]     rx_core.Q_odata[3]     1.454       1.142
cpm_rcv_HSTDM_4_FB1_DI3_P_8.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank71_block9_div2     RX_BITSLICE     Q[0]     rx_core.Q_odata[0]     1.433       1.153
cpm_rcv_HSTDM_4_FB1_DI3_P_8.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank71_block9_div2     RX_BITSLICE     Q[1]     rx_core.Q_odata[1]     1.433       1.153
cpm_rcv_HSTDM_4_FB1_DI3_N_8.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank71_block9_div2     RX_BITSLICE     Q[2]     rx_core.Q_odata[2]     1.467       1.287
cpm_rcv_HSTDM_4_FB1_DI3_N_8.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank71_block9_div2     RX_BITSLICE     Q[3]     rx_core.Q_odata[3]     1.454       1.294
==================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                             Starting                                                                                  Required          
Instance                                                     Reference                               Type     Pin     Net                              Time         Slack
                                                             Clock                                                                                                       
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_DI3_P_7.rx_core.data_out.data_out[3]     hstdm_rxclk_1200_bank71_block9_div2     FDR      D       rx_core.rdata_all_current[3]     4.182        1.080
cpm_rcv_HSTDM_4_FB1_DI3_P_7.rx_core.data_out.data_out[1]     hstdm_rxclk_1200_bank71_block9_div2     FDR      D       rx_core.rdata_all_current[1]     4.182        1.126
cpm_rcv_HSTDM_4_FB1_DI3_P_8.rx_core.data_out.data_out[1]     hstdm_rxclk_1200_bank71_block9_div2     FDR      D       rx_core.rdata_all_current[1]     4.182        1.136
cpm_rcv_HSTDM_4_FB1_DI3_P_7.rx_core.data_out.data_out[0]     hstdm_rxclk_1200_bank71_block9_div2     FDR      D       rx_core.rdata_all_current[0]     4.182        1.247
cpm_rcv_HSTDM_4_FB1_DI3_P_8.rx_core.data_out.data_out[0]     hstdm_rxclk_1200_bank71_block9_div2     FDR      D       rx_core.rdata_all_current[0]     4.182        1.252
cpm_rcv_HSTDM_4_FB1_DI3_P_8.rx_core.data_out.data_out[3]     hstdm_rxclk_1200_bank71_block9_div2     FDR      D       rx_core.rdata_all_current[3]     4.182        1.274
cpm_rcv_HSTDM_4_FB1_DI3_N_8.rx_core.data_out.data_out[3]     hstdm_rxclk_1200_bank71_block9_div2     FDR      D       rx_core.rdata_all_current[3]     4.182        1.287
cpm_rcv_HSTDM_4_FB1_DI3_N_8.rx_core.data_out.data_out[1]     hstdm_rxclk_1200_bank71_block9_div2     FDR      D       rx_core.rdata_all_current[1]     4.182        1.333
cpm_rcv_HSTDM_4_FB1_DI3_N_7.rx_core.data_out.data_out[1]     hstdm_rxclk_1200_bank71_block9_div2     FDR      D       rx_core.rdata_all_current[1]     4.182        1.411
cpm_rcv_HSTDM_4_FB1_DI3_P_7.rx_core.data_out.data_out[2]     hstdm_rxclk_1200_bank71_block9_div2     FDR      D       rx_core.rdata_all_current[2]     4.182        1.438
=========================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.333
    - Setup time:                            -0.018
    + Clock delay at ending point:           0.831
    = Required time:                         4.182

    - Propagation time:                      2.271
    - Clock delay at starting point:         0.831
    = Slack (non-critical) :                 1.080

    Number of logic level(s):                1
    Starting point:                          cpm_rcv_HSTDM_4_FB1_DI3_P_7.rx_core.bitslice_rx_data / Q[2]
    Ending point:                            cpm_rcv_HSTDM_4_FB1_DI3_P_7.rx_core.data_out.data_out[3] / D
    The start point is clocked by            hstdm_rxclk_1200_bank71_block9_div2 [rising] (rise=0.000 fall=1.667 period=3.333) on pin FIFO_RD_CLK
    The end   point is clocked by            hstdm_rxclk_1200_bank71_block9_div2 [rising] (rise=0.000 fall=1.667 period=3.333) on pin C

Instance / Net                                                                                 Pin      Pin               Arrival     No. of         Location       
Name                                                                           Type            Name     Dir     Delay     Time        Fan Out(s)                    
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_DI3_P_7.rx_core.bitslice_rx_data                           RX_BITSLICE     Q[2]     Out     0.636     1.467 r     -              (TILE_x614y735)
rx_core.Q_odata[2]                                                             Net             -        -       0.420     -           4              -              
cpm_rcv_HSTDM_4_FB1_DI3_P_7.rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[3]     LUT6            I5       In      -         1.887 r     -              (TILE_x622y760)
cpm_rcv_HSTDM_4_FB1_DI3_P_7.rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[3]     LUT6            O        Out     0.058     1.945 r     -              (TILE_x622y760)
dataout_3[3]                                                                   Net             -        -       1.157     -           2              -              
cpm_rcv_HSTDM_4_FB1_DI3_P_7.rx_core.data_out.data_out[3]                       FDR             D        In      -         3.102 r     -              (TILE_x578y741)
====================================================================================================================================================================
Total path delay (propagation time + setup) of 2.253 is 0.676(30.0%) logic and 1.577(70.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                                                                       Pin                Pin                Arrival     No. of         Location       
Name                                                         Type                                    Name               Dir     Delay      Time        Fan Out(s)                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Start Clock :                                                hstdm_rxclk_1200_bank71_block9                                                                                          
------------                                                                                                                                                                         
pin_B33                                                      Port                                    pin_B33            In      -          0.000 r     -              -              
pin_B33                                                      Net                                     -                  -       0.000      -           1              -              
ibufds_pin_B33                                               IBUFDS                                  I                  In      -          0.000 r     -              (TILE_x562y732)
ibufds_pin_B33                                               IBUFDS                                  O                  Out     0.509      0.509 r     -              (TILE_x562y732)
hstdm_clkgen_1200_rx_bank71_block9.hstdm_rxclk_in            Net                                     -                  -       1.299      -           1              -              
hstdm_clkgen_1200_rx_bank71_block9.bitslice_rx_clock         RX_BITSLICE                             DATAIN             In      -          1.808 r     -              (TILE_x613y733)
---------------                                                                                                                                                                      
Derived Clock :                                              hstdm_rxclk_1200_bank71_block9_div2                                                                                     
---------------                                                                                                                                                                      
hstdm_clkgen_1200_rx_bank71_block9.bitslice_rx_clock         RX_BITSLICE                             FIFO_WRCLK_OUT     Out     -1.808     0.000 r     -              (TILE_x613y733)
hstdm_clkgen_1200_rx_bank71_block9.fifo_wrclk_out            Net                                     -                  -       0.730      -           2              -              
hstdm_clkgen_1200_rx_bank71_block9.BASE4\.rxclkdiv2_bufg     BUFGCE                                  I                  In      -          0.730 r     -              (TILE_x622y766)
hstdm_clkgen_1200_rx_bank71_block9.BASE4\.rxclkdiv2_bufg     BUFGCE                                  O                  Out     0.101      0.831 r     -              (TILE_x622y766)
hstdm_clkgen_1200_rx_bank71_block9.fifo_rd_clk               Net                                     -                  -       0.000      -           256            -              
cpm_rcv_HSTDM_4_FB1_DI3_P_7.rx_core.bitslice_rx_data         RX_BITSLICE                             FIFO_RD_CLK        In      -          0.831 r     -              (TILE_x614y735)
=====================================================================================================================================================================================


End clock path:

Instance / Net                                                                                       Pin                Pin                Arrival     No. of         Location       
Name                                                         Type                                    Name               Dir     Delay      Time        Fan Out(s)                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Start Clock :                                                hstdm_rxclk_1200_bank71_block9                                                                                          
------------                                                                                                                                                                         
pin_B33                                                      Port                                    pin_B33            In      -          0.000 r     -              -              
pin_B33                                                      Net                                     -                  -       0.000      -           1              -              
ibufds_pin_B33                                               IBUFDS                                  I                  In      -          0.000 r     -              (TILE_x562y732)
ibufds_pin_B33                                               IBUFDS                                  O                  Out     0.509      0.509 r     -              (TILE_x562y732)
hstdm_clkgen_1200_rx_bank71_block9.hstdm_rxclk_in            Net                                     -                  -       1.299      -           1              -              
hstdm_clkgen_1200_rx_bank71_block9.bitslice_rx_clock         RX_BITSLICE                             DATAIN             In      -          1.808 r     -              (TILE_x613y733)
---------------                                                                                                                                                                      
Derived Clock :                                              hstdm_rxclk_1200_bank71_block9_div2                                                                                     
---------------                                                                                                                                                                      
hstdm_clkgen_1200_rx_bank71_block9.bitslice_rx_clock         RX_BITSLICE                             FIFO_WRCLK_OUT     Out     -1.808     0.000 r     -              (TILE_x613y733)
hstdm_clkgen_1200_rx_bank71_block9.fifo_wrclk_out            Net                                     -                  -       0.730      -           2              -              
hstdm_clkgen_1200_rx_bank71_block9.BASE4\.rxclkdiv2_bufg     BUFGCE                                  I                  In      -          0.730 r     -              (TILE_x622y766)
hstdm_clkgen_1200_rx_bank71_block9.BASE4\.rxclkdiv2_bufg     BUFGCE                                  O                  Out     0.101      0.831 r     -              (TILE_x622y766)
hstdm_clkgen_1200_rx_bank71_block9.fifo_rd_clk               Net                                     -                  -       0.000      -           256            -              
cpm_rcv_HSTDM_4_FB1_DI3_P_7.rx_core.data_out.data_out[3]     FDR                                     C                  In      -          0.831 r     -              (TILE_x578y741)
=====================================================================================================================================================================================




====================================
@S0.0 |Detailed Report for Clock: hstdm_rxclk_1200_bank71_block9_div4
====================================



Starting Points with Worst Slack
********************************

                                                      Starting                                                                          Arrival          
Instance                                              Reference                               Type     Pin     Net                      Time        Slack
                                                      Clock                                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------
hstdm_trainer_9.bitslip_reset[0]                      hstdm_rxclk_1200_bank71_block9_div4     FDC      Q       bitslip_reset_out[0]     1.072       2.895
hstdm_trainer_9.bitslip_pulse[2]                      hstdm_rxclk_1200_bank71_block9_div4     FDC      Q       bitslip_pulse_out[2]     0.585       2.936
hstdm_trainer_9.bitslip_reset[2]                      hstdm_rxclk_1200_bank71_block9_div4     FDC      Q       bitslip_reset_out[2]     0.591       3.010
hstdm_trainer_9.bitslip_pulse[1]                      hstdm_rxclk_1200_bank71_block9_div4     FDC      Q       bitslip_pulse_out[1]     0.729       3.141
hstdm_trainer_9.bitslip_reset[1]                      hstdm_rxclk_1200_bank71_block9_div4     FDC      Q       bitslip_reset_out[1]     0.393       3.190
hstdm_trainer_9.bitslip_reset[3]                      hstdm_rxclk_1200_bank71_block9_div4     FDC      Q       bitslip_reset_out[3]     0.407       3.220
hstdm_trainer_9.bitslip_pulse[0]                      hstdm_rxclk_1200_bank71_block9_div4     FDC      Q       bitslip_pulse_out[0]     0.637       3.264
hstdm_trainer_9.channel_rst_pulse_inst.fdcr1.IntQ     hstdm_rxclk_1200_bank71_block9_div4     FD       Q       train_pulse_out          0.413       3.265
hstdm_trainer_9.bitslip_pulse[3]                      hstdm_rxclk_1200_bank71_block9_div4     FDC      Q       bitslip_pulse_out[3]     0.548       3.322
hstdm_trainer_9.pause_cnt[8]                          hstdm_rxclk_1200_bank71_block9_div4     FDCE     Q       pause_cnt[8]             0.800       3.334
=========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                              Starting                                                                                                        Required          
Instance                                                                      Reference                               Type     Pin     Net                                                    Time         Slack
                                                                              Clock                                                                                                                             
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_DI3_N_8.bitslip_reset_local                               hstdm_rxclk_1200_bank71_block9_div4     FDS      D       bitslip_reset_in                                       4.182        2.895
cpm_rcv_HSTDM_4_FB1_DI3_N_7.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr2.IntQ     hstdm_rxclk_1200_bank71_block9_div4     FD       D       bitslip_pulse_in                                       4.182        2.936
cpm_rcv_HSTDM_4_FB1_DI3_N_7.bitslip_reset_local                               hstdm_rxclk_1200_bank71_block9_div4     FDS      D       bitslip_reset_in                                       4.182        3.010
cpm_rcv_HSTDM_4_FB1_DI3_P_8.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ     hstdm_rxclk_1200_bank71_block9_div4     FD       D       rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntDceR_0     4.200        3.141
cpm_rcv_HSTDM_4_FB1_DI3_P_8.bitslip_reset_local                               hstdm_rxclk_1200_bank71_block9_div4     FDS      D       bitslip_reset_in                                       4.182        3.190
cpm_rcv_HSTDM_4_FB1_DI3_P_7.bitslip_reset_local                               hstdm_rxclk_1200_bank71_block9_div4     FDS      D       bitslip_reset_in                                       4.182        3.220
cpm_rcv_HSTDM_4_FB1_DI3_P_8.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr2.IntQ     hstdm_rxclk_1200_bank71_block9_div4     FD       D       bitslip_pulse_in                                       4.182        3.244
cpm_rcv_HSTDM_4_FB1_DI3_N_8.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ     hstdm_rxclk_1200_bank71_block9_div4     FD       D       rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntDceR_0     4.200        3.264
cpm_rcv_HSTDM_4_FB1_DI3_N_8.train_pulse_local                                 hstdm_rxclk_1200_bank71_block9_div4     FD       D       train_pulse_in                                         4.182        3.265
cpm_rcv_HSTDM_4_FB1_DI3_N_7.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ     hstdm_rxclk_1200_bank71_block9_div4     FD       D       rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntDceR_0     4.200        3.279
================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.333
    - Setup time:                            -0.018
    + Clock delay at ending point:           0.831
    = Required time:                         4.182

    - Propagation time:                      0.264
    - Clock delay at starting point:         1.022
    = Slack (non-critical) :                 2.895

    Number of logic level(s):                0
    Starting point:                          hstdm_trainer_9.bitslip_reset[0] / Q
    Ending point:                            cpm_rcv_HSTDM_4_FB1_DI3_N_8.bitslip_reset_local / D
    The start point is clocked by            hstdm_rxclk_1200_bank71_block9_div4 [rising] (rise=0.000 fall=3.333 period=6.667) on pin C
    The end   point is clocked by            hstdm_rxclk_1200_bank71_block9_div2 [rising] (rise=0.000 fall=1.667 period=3.333) on pin C

Instance / Net                                               Pin      Pin               Arrival     No. of         Location       
Name                                                Type     Name     Dir     Delay     Time        Fan Out(s)                    
----------------------------------------------------------------------------------------------------------------------------------
hstdm_trainer_9.bitslip_reset[0]                    FDC      Q        Out     0.050     1.072 r     -              (TILE_x601y772)
bitslip_reset_out[0]                                Net      -        -       0.214     -           1              -              
cpm_rcv_HSTDM_4_FB1_DI3_N_8.bitslip_reset_local     FDS      D        In      -         1.287 r     -              (TILE_x607y773)
==================================================================================================================================
Total path delay (propagation time + setup) of 0.246 is 0.032(12.9%) logic and 0.214(87.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                                                                       Pin                Pin                Arrival     No. of         Location       
Name                                                         Type                                    Name               Dir     Delay      Time        Fan Out(s)                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Start Clock :                                                hstdm_rxclk_1200_bank71_block9                                                                                          
------------                                                                                                                                                                         
pin_B33                                                      Port                                    pin_B33            In      -          0.000 r     -              -              
pin_B33                                                      Net                                     -                  -       0.000      -           1              -              
ibufds_pin_B33                                               IBUFDS                                  I                  In      -          0.000 r     -              (TILE_x562y732)
ibufds_pin_B33                                               IBUFDS                                  O                  Out     0.509      0.509 r     -              (TILE_x562y732)
hstdm_clkgen_1200_rx_bank71_block9.hstdm_rxclk_in            Net                                     -                  -       1.299      -           1              -              
hstdm_clkgen_1200_rx_bank71_block9.bitslice_rx_clock         RX_BITSLICE                             DATAIN             In      -          1.808 r     -              (TILE_x613y733)
---------------                                                                                                                                                                      
Derived Clock :                                              hstdm_rxclk_1200_bank71_block9_div2                                                                                     
---------------                                                                                                                                                                      
hstdm_clkgen_1200_rx_bank71_block9.bitslice_rx_clock         RX_BITSLICE                             FIFO_WRCLK_OUT     Out     -1.808     0.000 r     -              (TILE_x613y733)
hstdm_clkgen_1200_rx_bank71_block9.fifo_wrclk_out            Net                                     -                  -       0.950      -           2              -              
hstdm_clkgen_1200_rx_bank71_block9.BASE4\.rxclkdiv4_bufg     BUFGCE_DIV                              I                  In      -          0.950 r     -              (TILE_x638y779)
---------------                                                                                                                                                                      
Derived Clock :                                              hstdm_rxclk_1200_bank71_block9_div4                                                                                     
---------------                                                                                                                                                                      
hstdm_clkgen_1200_rx_bank71_block9.BASE4\.rxclkdiv4_bufg     BUFGCE_DIV                              O                  Out     -0.950     0.000 r     -              (TILE_x638y779)
hstdm_clkgen_1200_rx_bank71_block9.rxclkdiv4                 Net                                     -                  -       1.022      -           347            -              
hstdm_trainer_9.bitslip_reset[0]                             FDC                                     C                  In      -          1.022 r     -              (TILE_x601y772)
=====================================================================================================================================================================================


End clock path:

Instance / Net                                                                                       Pin                Pin                Arrival     No. of         Location       
Name                                                         Type                                    Name               Dir     Delay      Time        Fan Out(s)                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Start Clock :                                                hstdm_rxclk_1200_bank71_block9                                                                                          
------------                                                                                                                                                                         
pin_B33                                                      Port                                    pin_B33            In      -          0.000 r     -              -              
pin_B33                                                      Net                                     -                  -       0.000      -           1              -              
ibufds_pin_B33                                               IBUFDS                                  I                  In      -          0.000 r     -              (TILE_x562y732)
ibufds_pin_B33                                               IBUFDS                                  O                  Out     0.509      0.509 r     -              (TILE_x562y732)
hstdm_clkgen_1200_rx_bank71_block9.hstdm_rxclk_in            Net                                     -                  -       1.299      -           1              -              
hstdm_clkgen_1200_rx_bank71_block9.bitslice_rx_clock         RX_BITSLICE                             DATAIN             In      -          1.808 r     -              (TILE_x613y733)
---------------                                                                                                                                                                      
Derived Clock :                                              hstdm_rxclk_1200_bank71_block9_div2                                                                                     
---------------                                                                                                                                                                      
hstdm_clkgen_1200_rx_bank71_block9.bitslice_rx_clock         RX_BITSLICE                             FIFO_WRCLK_OUT     Out     -1.808     0.000 r     -              (TILE_x613y733)
hstdm_clkgen_1200_rx_bank71_block9.fifo_wrclk_out            Net                                     -                  -       0.730      -           2              -              
hstdm_clkgen_1200_rx_bank71_block9.BASE4\.rxclkdiv2_bufg     BUFGCE                                  I                  In      -          0.730 r     -              (TILE_x622y766)
hstdm_clkgen_1200_rx_bank71_block9.BASE4\.rxclkdiv2_bufg     BUFGCE                                  O                  Out     0.101      0.831 r     -              (TILE_x622y766)
hstdm_clkgen_1200_rx_bank71_block9.fifo_rd_clk               Net                                     -                  -       0.000      -           256            -              
cpm_rcv_HSTDM_4_FB1_DI3_N_8.bitslip_reset_local              FDS                                     C                  In      -          0.831 r     -              (TILE_x607y773)
=====================================================================================================================================================================================




====================================
@S0.0 |Detailed Report for Clock: umr2_clk
====================================



Starting Points with Worst Slack
********************************

                                                                     Starting                                                                                Arrival           
Instance                                                             Reference     Type     Pin     Net                                                      Time        Slack 
                                                                     Clock                                                                                                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
hstdm_controller.infopipe_arbiter_inst.data_sent_out[0]              umr2_clk      FDR      Q       hstdm_cmd_script_ack                                     3.364       -0.060
pipelineReg_hstdm_training_monitor_9_infopipe_data_out_0[1]          umr2_clk      FD       Q       pipe_hstdm_training_monitor_9_infopipe_data_out_0[1]     3.364       0.482 
pipelineReg_hstdm_training_monitor_9_infopipe_data_out_0[3]          umr2_clk      FD       Q       pipe_hstdm_training_monitor_9_infopipe_data_out_0[3]     3.364       0.550 
hstdm_training_monitor_10.infopipe_rcv_inst.infopipe_empty_out       umr2_clk      FDR      Q       infopipe_empty_out                                       3.364       0.553 
pipelineReg_hstdm_training_monitor_9_infopipe_data_out_0[2]          umr2_clk      FD       Q       pipe_hstdm_training_monitor_9_infopipe_data_out_0[2]     3.364       0.567 
pipelineReg_hstdm_training_monitor_9_infopipe_data_out_0[0]          umr2_clk      FD       Q       pipe_hstdm_training_monitor_9_infopipe_data_out_0[0]     3.364       1.071 
hstdm_training_monitor_10.infopipe_snd_inst.infopipe_data_out[3]     umr2_clk      FDR      Q       infopipe_data_out[3]                                     3.364       2.970 
hstdm_training_monitor_10.infopipe_snd_inst.infopipe_data_out[2]     umr2_clk      FDR      Q       infopipe_data_out[2]                                     3.364       3.101 
hstdm_training_monitor_10.infopipe_snd_inst.infopipe_data_out[1]     umr2_clk      FDR      Q       infopipe_data_out[1]                                     3.364       3.183 
pipelineReg_hstdm_memory_infopipe_empty_out_1                        umr2_clk      FD       Q       pipe_hstdm_memory_infopipe_empty_out_1                   3.364       3.216 
===============================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                  Starting                                                                          Required           
Instance                                                                          Reference     Type     Pin     Net                                                Time         Slack 
                                                                                  Clock                                                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
hstdm_controller.hstdm_cmd_script_ack_ff1                                         umr2_clk      FD       D       hstdm_cmd_script_ack                               3.563        -0.060
hstdm_training_monitor_10.infopipe_rcv_inst.BIT\[1\]\.RCV.infopipe_data_local     umr2_clk      FDR      D       infopipe_data_in[1]                                13.332       0.482 
hstdm_training_monitor_10.infopipe_rcv_inst.BIT\[3\]\.RCV.infopipe_data_local     umr2_clk      FDR      D       infopipe_data_in[3]                                13.332       0.550 
pipelineReg_hstdm_training_monitor_10_infopipe_empty_out                          umr2_clk      FD       D       hstdm_training_monitor_10_infopipe_empty_out       13.332       0.553 
hstdm_training_monitor_10.infopipe_rcv_inst.BIT\[2\]\.RCV.infopipe_data_local     umr2_clk      FDR      D       infopipe_data_in[2]                                13.332       0.567 
hstdm_training_monitor_10.infopipe_rcv_inst.BIT\[0\]\.RCV.infopipe_data_local     umr2_clk      FDR      D       infopipe_data_in[0]                                13.332       1.071 
pipelineReg_hstdm_training_monitor_10_infopipe_data_out[3]                        umr2_clk      FD       D       hstdm_training_monitor_10_infopipe_data_out[3]     13.332       2.970 
pipelineReg_hstdm_training_monitor_10_infopipe_data_out[2]                        umr2_clk      FD       D       hstdm_training_monitor_10_infopipe_data_out[2]     13.332       3.101 
pipelineReg_hstdm_training_monitor_10_infopipe_data_out[1]                        umr2_clk      FD       D       hstdm_training_monitor_10_infopipe_data_out[1]     13.332       3.183 
hstdm_training_monitor_10.infopipe_snd_inst.infopipe_empty_local                  umr2_clk      FDR      D       infopipe_empty_in                                  13.332       3.216 
=======================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.000
    - Setup time:                            -0.018
    + Clock delay at ending point:           1.545
    = Required time:                         3.563

    - Propagation time:                      0.308
    - Clock delay at starting point:         3.314
    = Slack (critical) :                     -0.060

    Number of logic level(s):                0
    Starting point:                          hstdm_controller.infopipe_arbiter_inst.data_sent_out[0] / Q
    Ending point:                            hstdm_controller.hstdm_cmd_script_ack_ff1 / D
    The start point is clocked by            umr2_clk [rising] (rise=0.000 fall=5.000 period=10.000) on pin C
    The end   point is clocked by            umr3_clk [rising] (rise=0.000 fall=4.000 period=8.000) on pin C

Instance / Net                                                       Pin      Pin               Arrival     No. of         Location       
Name                                                        Type     Name     Dir     Delay     Time        Fan Out(s)                    
------------------------------------------------------------------------------------------------------------------------------------------
hstdm_controller.infopipe_arbiter_inst.data_sent_out[0]     FDR      Q        Out     0.050     3.364 r     -              (TILE_x604y373)
hstdm_cmd_script_ack                                        Net      -        -       0.259     -           3              -              
hstdm_controller.hstdm_cmd_script_ack_ff1                   FD       D        In      -         3.623 r     -              (TILE_x613y372)
==========================================================================================================================================
Total path delay (propagation time + setup) of 0.290 is 0.032(10.9%) logic and 0.259(89.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                                                  Pin          Pin               Arrival     No. of         Location       
Name                                                        Type                Name         Dir     Delay     Time        Fan Out(s)                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                                bsa19_system_ip     umr2_clk     Out     0.000     0.000 r     -              (TILE_x704y488)
sysip_inst.umr2_clk_c                                       Net                 -            -       3.213     -           1              -              
sysip_inst.bsa19_system_ip_u_cb                             BUFG                I            In      -         3.213 r     -              (TILE_x616y672)
sysip_inst.bsa19_system_ip_u_cb                             BUFG                O            Out     0.101     3.314 r     -              (TILE_x616y672)
sysip_inst.umr2_clk                                         Net                 -            -       0.000     -           978            -              
hstdm_controller.infopipe_arbiter_inst.data_sent_out[0]     FDR                 C            In      -         3.314 r     -              (TILE_x604y373)
=========================================================================================================================================================


End clock path:

Instance / Net                                                    Pin          Pin               Arrival     No. of         Location       
Name                                          Type                Name         Dir     Delay     Time        Fan Out(s)                    
-------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                  bsa19_system_ip     umr3_clk     Out     0.000     0.000 r     -              (TILE_x704y488)
sysip_inst.umr3_clk_c                         Net                 -            -       1.444     -           1              -              
sysip_inst.bsa19_system_ip_u_cb_0             BUFG                I            In      -         1.444 r     -              (TILE_x656y449)
sysip_inst.bsa19_system_ip_u_cb_0             BUFG                O            Out     0.101     1.545 r     -              (TILE_x656y449)
sysip_inst.umr3_clk                           Net                 -            -       0.000     -           437            -              
hstdm_controller.hstdm_cmd_script_ack_ff1     FD                  C            In      -         1.545 r     -              (TILE_x613y372)
===========================================================================================================================================


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            -0.018
    + Clock delay at ending point:           3.314
    = Required time:                         13.332

    - Propagation time:                      9.536
    - Clock delay at starting point:         3.314
    = Slack (non-critical) :                 0.482

    Number of logic level(s):                0
    Starting point:                          pipelineReg_hstdm_training_monitor_9_infopipe_data_out_0[1] / Q
    Ending point:                            hstdm_training_monitor_10.infopipe_rcv_inst.BIT\[1\]\.RCV.infopipe_data_local / D
    The start point is clocked by            umr2_clk [rising] (rise=0.000 fall=5.000 period=10.000) on pin C
    The end   point is clocked by            umr2_clk [rising] (rise=0.000 fall=5.000 period=10.000) on pin C

Instance / Net                                                                             Pin      Pin               Arrival      No. of         Location       
Name                                                                              Type     Name     Dir     Delay     Time         Fan Out(s)                    
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
pipelineReg_hstdm_training_monitor_9_infopipe_data_out_0[1]                       FD       Q        Out     0.050     3.364 r      -              (TILE_x405y846)
pipe_hstdm_training_monitor_9_infopipe_data_out_0[1]                              Net      -        -       9.487     -            1              -              
hstdm_training_monitor_10.infopipe_rcv_inst.BIT\[1\]\.RCV.infopipe_data_local     FDR      D        In      -         12.851 r     -              (TILE_x47y1060)
=================================================================================================================================================================
Total path delay (propagation time + setup) of 9.518 is 0.032(0.3%) logic and 9.487(99.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                                                      Pin          Pin               Arrival     No. of         Location       
Name                                                            Type                Name         Dir     Delay     Time        Fan Out(s)                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                                    bsa19_system_ip     umr2_clk     Out     0.000     0.000 r     -              (TILE_x704y488)
sysip_inst.umr2_clk_c                                           Net                 -            -       3.213     -           1              -              
sysip_inst.bsa19_system_ip_u_cb                                 BUFG                I            In      -         3.213 r     -              (TILE_x616y672)
sysip_inst.bsa19_system_ip_u_cb                                 BUFG                O            Out     0.101     3.314 r     -              (TILE_x616y672)
sysip_inst.umr2_clk                                             Net                 -            -       0.000     -           978            -              
pipelineReg_hstdm_training_monitor_9_infopipe_data_out_0[1]     FD                  C            In      -         3.314 r     -              (TILE_x405y846)
=============================================================================================================================================================


End clock path:

Instance / Net                                                                                        Pin          Pin               Arrival     No. of         Location       
Name                                                                              Type                Name         Dir     Delay     Time        Fan Out(s)                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                                                      bsa19_system_ip     umr2_clk     Out     0.000     0.000 r     -              (TILE_x704y488)
sysip_inst.umr2_clk_c                                                             Net                 -            -       3.213     -           1              -              
sysip_inst.bsa19_system_ip_u_cb                                                   BUFG                I            In      -         3.213 r     -              (TILE_x616y672)
sysip_inst.bsa19_system_ip_u_cb                                                   BUFG                O            Out     0.101     3.314 r     -              (TILE_x616y672)
sysip_inst.umr2_clk                                                               Net                 -            -       0.000     -           978            -              
hstdm_training_monitor_10.infopipe_rcv_inst.BIT\[1\]\.RCV.infopipe_data_local     FDR                 C            In      -         3.314 r     -              (TILE_x47y1060)
===============================================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            -0.018
    + Clock delay at ending point:           3.314
    = Required time:                         13.332

    - Propagation time:                      9.468
    - Clock delay at starting point:         3.314
    = Slack (non-critical) :                 0.550

    Number of logic level(s):                0
    Starting point:                          pipelineReg_hstdm_training_monitor_9_infopipe_data_out_0[3] / Q
    Ending point:                            hstdm_training_monitor_10.infopipe_rcv_inst.BIT\[3\]\.RCV.infopipe_data_local / D
    The start point is clocked by            umr2_clk [rising] (rise=0.000 fall=5.000 period=10.000) on pin C
    The end   point is clocked by            umr2_clk [rising] (rise=0.000 fall=5.000 period=10.000) on pin C

Instance / Net                                                                             Pin      Pin               Arrival      No. of         Location       
Name                                                                              Type     Name     Dir     Delay     Time         Fan Out(s)                    
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
pipelineReg_hstdm_training_monitor_9_infopipe_data_out_0[3]                       FD       Q        Out     0.050     3.364 r      -              (TILE_x412y849)
pipe_hstdm_training_monitor_9_infopipe_data_out_0[3]                              Net      -        -       9.418     -            1              -              
hstdm_training_monitor_10.infopipe_rcv_inst.BIT\[3\]\.RCV.infopipe_data_local     FDR      D        In      -         12.782 r     -              (TILE_x56y1059)
=================================================================================================================================================================
Total path delay (propagation time + setup) of 9.450 is 0.032(0.3%) logic and 9.418(99.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                                                      Pin          Pin               Arrival     No. of         Location       
Name                                                            Type                Name         Dir     Delay     Time        Fan Out(s)                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                                    bsa19_system_ip     umr2_clk     Out     0.000     0.000 r     -              (TILE_x704y488)
sysip_inst.umr2_clk_c                                           Net                 -            -       3.213     -           1              -              
sysip_inst.bsa19_system_ip_u_cb                                 BUFG                I            In      -         3.213 r     -              (TILE_x616y672)
sysip_inst.bsa19_system_ip_u_cb                                 BUFG                O            Out     0.101     3.314 r     -              (TILE_x616y672)
sysip_inst.umr2_clk                                             Net                 -            -       0.000     -           978            -              
pipelineReg_hstdm_training_monitor_9_infopipe_data_out_0[3]     FD                  C            In      -         3.314 r     -              (TILE_x412y849)
=============================================================================================================================================================


End clock path:

Instance / Net                                                                                        Pin          Pin               Arrival     No. of         Location       
Name                                                                              Type                Name         Dir     Delay     Time        Fan Out(s)                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                                                      bsa19_system_ip     umr2_clk     Out     0.000     0.000 r     -              (TILE_x704y488)
sysip_inst.umr2_clk_c                                                             Net                 -            -       3.213     -           1              -              
sysip_inst.bsa19_system_ip_u_cb                                                   BUFG                I            In      -         3.213 r     -              (TILE_x616y672)
sysip_inst.bsa19_system_ip_u_cb                                                   BUFG                O            Out     0.101     3.314 r     -              (TILE_x616y672)
sysip_inst.umr2_clk                                                               Net                 -            -       0.000     -           978            -              
hstdm_training_monitor_10.infopipe_rcv_inst.BIT\[3\]\.RCV.infopipe_data_local     FDR                 C            In      -         3.314 r     -              (TILE_x56y1059)
===============================================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            -0.018
    + Clock delay at ending point:           3.314
    = Required time:                         13.332

    - Propagation time:                      9.465
    - Clock delay at starting point:         3.314
    = Slack (non-critical) :                 0.553

    Number of logic level(s):                0
    Starting point:                          hstdm_training_monitor_10.infopipe_rcv_inst.infopipe_empty_out / Q
    Ending point:                            pipelineReg_hstdm_training_monitor_10_infopipe_empty_out / D
    The start point is clocked by            umr2_clk [rising] (rise=0.000 fall=5.000 period=10.000) on pin C
    The end   point is clocked by            umr2_clk [rising] (rise=0.000 fall=5.000 period=10.000) on pin C

Instance / Net                                                              Pin      Pin               Arrival      No. of         Location       
Name                                                               Type     Name     Dir     Delay     Time         Fan Out(s)                    
--------------------------------------------------------------------------------------------------------------------------------------------------
hstdm_training_monitor_10.infopipe_rcv_inst.infopipe_empty_out     FDR      Q        Out     0.050     3.364 r      -              (TILE_x52y1063)
infopipe_empty_out                                                 Net      -        -       9.415     -            1              -              
pipelineReg_hstdm_training_monitor_10_infopipe_empty_out           FD       D        In      -         12.779 r     -              (TILE_x407y856)
==================================================================================================================================================
Total path delay (propagation time + setup) of 9.447 is 0.032(0.3%) logic and 9.415(99.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                                                         Pin          Pin               Arrival     No. of         Location       
Name                                                               Type                Name         Dir     Delay     Time        Fan Out(s)                    
----------------------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                                       bsa19_system_ip     umr2_clk     Out     0.000     0.000 r     -              (TILE_x704y488)
sysip_inst.umr2_clk_c                                              Net                 -            -       3.213     -           1              -              
sysip_inst.bsa19_system_ip_u_cb                                    BUFG                I            In      -         3.213 r     -              (TILE_x616y672)
sysip_inst.bsa19_system_ip_u_cb                                    BUFG                O            Out     0.101     3.314 r     -              (TILE_x616y672)
sysip_inst.umr2_clk                                                Net                 -            -       0.000     -           978            -              
hstdm_training_monitor_10.infopipe_rcv_inst.infopipe_empty_out     FDR                 C            In      -         3.314 r     -              (TILE_x52y1063)
================================================================================================================================================================


End clock path:

Instance / Net                                                                   Pin          Pin               Arrival     No. of         Location       
Name                                                         Type                Name         Dir     Delay     Time        Fan Out(s)                    
----------------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                                 bsa19_system_ip     umr2_clk     Out     0.000     0.000 r     -              (TILE_x704y488)
sysip_inst.umr2_clk_c                                        Net                 -            -       3.213     -           1              -              
sysip_inst.bsa19_system_ip_u_cb                              BUFG                I            In      -         3.213 r     -              (TILE_x616y672)
sysip_inst.bsa19_system_ip_u_cb                              BUFG                O            Out     0.101     3.314 r     -              (TILE_x616y672)
sysip_inst.umr2_clk                                          Net                 -            -       0.000     -           978            -              
pipelineReg_hstdm_training_monitor_10_infopipe_empty_out     FD                  C            In      -         3.314 r     -              (TILE_x407y856)
==========================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            -0.018
    + Clock delay at ending point:           3.314
    = Required time:                         13.332

    - Propagation time:                      9.451
    - Clock delay at starting point:         3.314
    = Slack (non-critical) :                 0.567

    Number of logic level(s):                0
    Starting point:                          pipelineReg_hstdm_training_monitor_9_infopipe_data_out_0[2] / Q
    Ending point:                            hstdm_training_monitor_10.infopipe_rcv_inst.BIT\[2\]\.RCV.infopipe_data_local / D
    The start point is clocked by            umr2_clk [rising] (rise=0.000 fall=5.000 period=10.000) on pin C
    The end   point is clocked by            umr2_clk [rising] (rise=0.000 fall=5.000 period=10.000) on pin C

Instance / Net                                                                             Pin      Pin               Arrival      No. of         Location       
Name                                                                              Type     Name     Dir     Delay     Time         Fan Out(s)                    
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
pipelineReg_hstdm_training_monitor_9_infopipe_data_out_0[2]                       FD       Q        Out     0.050     3.364 r      -              (TILE_x410y849)
pipe_hstdm_training_monitor_9_infopipe_data_out_0[2]                              Net      -        -       9.401     -            1              -              
hstdm_training_monitor_10.infopipe_rcv_inst.BIT\[2\]\.RCV.infopipe_data_local     FDR      D        In      -         12.765 r     -              (TILE_x54y1055)
=================================================================================================================================================================
Total path delay (propagation time + setup) of 9.433 is 0.032(0.3%) logic and 9.401(99.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                                                      Pin          Pin               Arrival     No. of         Location       
Name                                                            Type                Name         Dir     Delay     Time        Fan Out(s)                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                                    bsa19_system_ip     umr2_clk     Out     0.000     0.000 r     -              (TILE_x704y488)
sysip_inst.umr2_clk_c                                           Net                 -            -       3.213     -           1              -              
sysip_inst.bsa19_system_ip_u_cb                                 BUFG                I            In      -         3.213 r     -              (TILE_x616y672)
sysip_inst.bsa19_system_ip_u_cb                                 BUFG                O            Out     0.101     3.314 r     -              (TILE_x616y672)
sysip_inst.umr2_clk                                             Net                 -            -       0.000     -           978            -              
pipelineReg_hstdm_training_monitor_9_infopipe_data_out_0[2]     FD                  C            In      -         3.314 r     -              (TILE_x410y849)
=============================================================================================================================================================


End clock path:

Instance / Net                                                                                        Pin          Pin               Arrival     No. of         Location       
Name                                                                              Type                Name         Dir     Delay     Time        Fan Out(s)                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                                                      bsa19_system_ip     umr2_clk     Out     0.000     0.000 r     -              (TILE_x704y488)
sysip_inst.umr2_clk_c                                                             Net                 -            -       3.213     -           1              -              
sysip_inst.bsa19_system_ip_u_cb                                                   BUFG                I            In      -         3.213 r     -              (TILE_x616y672)
sysip_inst.bsa19_system_ip_u_cb                                                   BUFG                O            Out     0.101     3.314 r     -              (TILE_x616y672)
sysip_inst.umr2_clk                                                               Net                 -            -       0.000     -           978            -              
hstdm_training_monitor_10.infopipe_rcv_inst.BIT\[2\]\.RCV.infopipe_data_local     FDR                 C            In      -         3.314 r     -              (TILE_x54y1055)
===============================================================================================================================================================================




====================================
@S0.0 |Detailed Report for Clock: umr3_clk
====================================



Starting Points with Worst Slack
********************************

                                                            Starting                                                     Arrival          
Instance                                                    Reference     Type     Pin     Net                           Time        Slack
                                                            Clock                                                                         
------------------------------------------------------------------------------------------------------------------------------------------
hstdm_controller.hstdm_ctrl_inst.command_ready_out          umr3_clk      FDR      Q       hstdm_cmd_script_ready        1.595       3.114
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[5]      umr3_clk      FDRE     Q       hstdm_cmd_script_data[5]      1.595       3.118
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[6]      umr3_clk      FDRE     Q       hstdm_cmd_script_data[6]      1.595       3.124
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[14]     umr3_clk      FDRE     Q       hstdm_cmd_script_data[14]     1.595       3.168
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[9]      umr3_clk      FDRE     Q       hstdm_cmd_script_data[9]      1.595       3.170
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[2]      umr3_clk      FDRE     Q       hstdm_cmd_script_data[2]      1.595       3.176
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[11]     umr3_clk      FDRE     Q       hstdm_cmd_script_data[11]     1.595       3.193
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[13]     umr3_clk      FDRE     Q       hstdm_cmd_script_data[13]     1.595       3.340
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[17]     umr3_clk      FDRE     Q       hstdm_cmd_script_data[17]     1.595       3.350
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[0]      umr3_clk      FDRE     Q       hstdm_cmd_script_data[0]      1.595       3.380
==========================================================================================================================================


Ending Points with Worst Slack
******************************

                                                        Starting                                                                Required          
Instance                                                Reference     Type     Pin     Net                                      Time         Slack
                                                        Clock                                                                                     
--------------------------------------------------------------------------------------------------------------------------------------------------
hstdm_controller.hstdm_cmd_script_ready_ff1             umr3_clk      FD       D       hstdm_cmd_script_ready                   5.332        3.114
hstdm_controller.infopipe_arbiter_inst.data_out[5]      umr3_clk      FDRE     D       infopipe_arbiter_inst.data_out_4[5]      5.350        3.118
hstdm_controller.infopipe_arbiter_inst.data_out[6]      umr3_clk      FDRE     D       infopipe_arbiter_inst.data_out_4[6]      5.350        3.124
hstdm_controller.infopipe_arbiter_inst.data_out[14]     umr3_clk      FDRE     D       infopipe_arbiter_inst.data_out_4[14]     5.350        3.168
hstdm_controller.infopipe_arbiter_inst.data_out[9]      umr3_clk      FDRE     D       infopipe_arbiter_inst.data_out_4[9]      5.350        3.170
hstdm_controller.infopipe_arbiter_inst.data_out[2]      umr3_clk      FDRE     D       infopipe_arbiter_inst.data_out_4[2]      5.350        3.176
hstdm_controller.infopipe_arbiter_inst.data_out[11]     umr3_clk      FDRE     D       infopipe_arbiter_inst.data_out_4[11]     5.350        3.193
hstdm_controller.infopipe_arbiter_inst.data_out[13]     umr3_clk      FDRE     D       infopipe_arbiter_inst.data_out_4[13]     5.350        3.340
hstdm_controller.infopipe_arbiter_inst.data_out[17]     umr3_clk      FDRE     D       infopipe_arbiter_inst.data_out_4[17]     5.350        3.350
hstdm_controller.infopipe_arbiter_inst.data_out[0]      umr3_clk      FDRE     D       infopipe_arbiter_inst.data_out_4[0]      5.350        3.380
==================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.000
    - Setup time:                            -0.018
    + Clock delay at ending point:           3.314
    = Required time:                         5.332

    - Propagation time:                      0.673
    - Clock delay at starting point:         1.545
    = Slack (non-critical) :                 3.114

    Number of logic level(s):                0
    Starting point:                          hstdm_controller.hstdm_ctrl_inst.command_ready_out / Q
    Ending point:                            hstdm_controller.hstdm_cmd_script_ready_ff1 / D
    The start point is clocked by            umr3_clk [rising] (rise=0.000 fall=4.000 period=8.000) on pin C
    The end   point is clocked by            umr2_clk [rising] (rise=0.000 fall=5.000 period=10.000) on pin C

Instance / Net                                                  Pin      Pin               Arrival     No. of         Location       
Name                                                   Type     Name     Dir     Delay     Time        Fan Out(s)                    
-------------------------------------------------------------------------------------------------------------------------------------
hstdm_controller.hstdm_ctrl_inst.command_ready_out     FDR      Q        Out     0.050     1.595 r     -              (TILE_x600y380)
hstdm_cmd_script_ready                                 Net      -        -       0.623     -           3              -              
hstdm_controller.hstdm_cmd_script_ready_ff1            FD       D        In      -         2.218 r     -              (TILE_x618y372)
=====================================================================================================================================
Total path delay (propagation time + setup) of 0.655 is 0.032(4.9%) logic and 0.623(95.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                                             Pin          Pin               Arrival     No. of         Location       
Name                                                   Type                Name         Dir     Delay     Time        Fan Out(s)                    
----------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                           bsa19_system_ip     umr3_clk     Out     0.000     0.000 r     -              (TILE_x704y488)
sysip_inst.umr3_clk_c                                  Net                 -            -       1.444     -           1              -              
sysip_inst.bsa19_system_ip_u_cb_0                      BUFG                I            In      -         1.444 r     -              (TILE_x656y449)
sysip_inst.bsa19_system_ip_u_cb_0                      BUFG                O            Out     0.101     1.545 r     -              (TILE_x656y449)
sysip_inst.umr3_clk                                    Net                 -            -       0.000     -           437            -              
hstdm_controller.hstdm_ctrl_inst.command_ready_out     FDR                 C            In      -         1.545 r     -              (TILE_x600y380)
====================================================================================================================================================


End clock path:

Instance / Net                                                      Pin          Pin               Arrival     No. of         Location       
Name                                            Type                Name         Dir     Delay     Time        Fan Out(s)                    
---------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                    bsa19_system_ip     umr2_clk     Out     0.000     0.000 r     -              (TILE_x704y488)
sysip_inst.umr2_clk_c                           Net                 -            -       3.213     -           1              -              
sysip_inst.bsa19_system_ip_u_cb                 BUFG                I            In      -         3.213 r     -              (TILE_x616y672)
sysip_inst.bsa19_system_ip_u_cb                 BUFG                O            Out     0.101     3.314 r     -              (TILE_x616y672)
sysip_inst.umr2_clk                             Net                 -            -       0.000     -           978            -              
hstdm_controller.hstdm_cmd_script_ready_ff1     FD                  C            In      -         3.314 r     -              (TILE_x618y372)
=============================================================================================================================================




====================================
@S0.0 |Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                                                                      Arrival          
Instance                         Reference     Type                Pin                      Net                                                Time        Slack
                                 Clock                                                                                                                          
----------------------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     umr3_reset               umr3_reset                                         0.000       5.147
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_enable_out_2      hstdm_system_capim_interface_enable_memory_out     0.000       5.154
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_wr_out_2          hstdm_system_capim_interface_mem_wr_out            0.000       5.154
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_data_out_2[5]     hstdm_system_capim_interface_mem_data_out[5]       0.000       5.919
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_data_out_2[1]     hstdm_system_capim_interface_mem_data_out[1]       0.000       6.019
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_data_out_2[4]     hstdm_system_capim_interface_mem_data_out[4]       0.000       6.045
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_data_out_2[0]     hstdm_system_capim_interface_mem_data_out[0]       0.000       6.053
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_data_out_2[2]     hstdm_system_capim_interface_mem_data_out[2]       0.000       6.058
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_data_out_2[3]     hstdm_system_capim_interface_mem_data_out[3]       0.000       6.070
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_data_out_2[7]     hstdm_system_capim_interface_mem_data_out[7]       0.000       6.081
================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                   Starting                                                               Required          
Instance                                           Reference     Type     Pin     Net                                     Time         Slack
                                                   Clock                                                                                    
--------------------------------------------------------------------------------------------------------------------------------------------
hstdm_memory.memory_core.rd_addr_to_memory[20]     System        FDE      D       memory_core.rd_addr_to_memory_s[20]     9.563        5.147
hstdm_memory.memory_core.rd_addr_to_memory[7]      System        FDE      D       memory_core.rd_addr_to_memory_s[7]      9.563        5.284
hstdm_memory.memory_core.rd_addr_to_memory[10]     System        FDE      D       memory_core.rd_addr_to_memory_s[10]     9.563        5.332
hstdm_memory.memory_core.rd_addr_to_memory[26]     System        FDE      D       memory_core.rd_addr_to_memory_s[26]     9.563        5.426
hstdm_memory.memory_core.rd_addr_to_memory[21]     System        FDE      D       memory_core.rd_addr_to_memory_s[21]     9.563        5.448
hstdm_memory.memory_core.rd_addr_to_memory[5]      System        FDE      D       memory_core.rd_addr_to_memory_s[5]      9.563        5.478
hstdm_memory.memory_core.rd_addr_to_memory[23]     System        FDE      D       memory_core.rd_addr_to_memory_s[23]     9.563        5.484
hstdm_memory.memory_core.rd_addr_to_memory[24]     System        FDE      D       memory_core.rd_addr_to_memory_s[24]     9.563        5.491
hstdm_memory.memory_core.rd_addr_to_memory[2]      System        FDE      D       memory_core.rd_addr_to_memory_s[2]      9.563        5.495
hstdm_memory.memory_core.rd_addr_to_memory[25]     System        FDE      D       memory_core.rd_addr_to_memory_s[25]     9.563        5.534
============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.000
    - Setup time:                            -0.018
    + Clock delay at ending point:           1.545
    = Required time:                         9.563

    - Propagation time:                      4.415
    = Slack (non-critical) :                 5.147

    Number of logic level(s):                4
    Starting point:                          sysip_inst.bsa19_system_ip_u / umr3_reset
    Ending point:                            hstdm_memory.memory_core.rd_addr_to_memory[20] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            umr3_clk [rising] (rise=0.000 fall=4.000 period=8.000) on pin C

Instance / Net                                                             Pin            Pin               Arrival     No. of         Location       
Name                                                   Type                Name           Dir     Delay     Time        Fan Out(s)                    
------------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                           bsa19_system_ip     umr3_reset     Out     0.000     0.000 r     -              (TILE_x704y488)
umr3_reset                                             Net                 -              -       2.807     -           96             -              
hstdm_memory.memory_core.data_out_1_sqmuxa_0dup        LUT3                I2             In      -         2.807 r     -              (TILE_x598y373)
hstdm_memory.memory_core.data_out_1_sqmuxa_0dup        LUT3                O              Out     0.059     2.866 f     -              (TILE_x598y373)
memory_core.rd_addr_to_memory                          Net                 -              -       0.605     -           1              -              
hstdm_memory.memory_core.rd_addr_to_memory_cry[2]      CARRY8              S[0]           In      -         3.471 f     -              (TILE_x615y387)
hstdm_memory.memory_core.rd_addr_to_memory_cry[2]      CARRY8              CO[7]          Out     0.130     3.602 r     -              (TILE_x615y387)
memory_core.rd_addr_to_memory_cry[6]                   Net                 -              -       0.000     -           1              -              
hstdm_memory.memory_core.rd_addr_to_memory_cry[10]     CARRY8              CI             In      -         3.602 r     -              (TILE_x624y387)
hstdm_memory.memory_core.rd_addr_to_memory_cry[10]     CARRY8              CO[7]          Out     0.037     3.638 r     -              (TILE_x624y387)
memory_core.rd_addr_to_memory_cry[14]                  Net                 -              -       0.000     -           1              -              
hstdm_memory.memory_core.rd_addr_to_memory_cry[18]     CARRY8              CI             In      -         3.638 r     -              (TILE_x623y388)
hstdm_memory.memory_core.rd_addr_to_memory_cry[18]     CARRY8              O[5]           Out     0.104     3.742 r     -              (TILE_x623y388)
memory_core.rd_addr_to_memory_s[20]                    Net                 -              -       0.673     -           1              -              
hstdm_memory.memory_core.rd_addr_to_memory[20]         FDE                 D              In      -         4.415 r     -              (TILE_x603y381)
======================================================================================================================================================
Total path delay (propagation time + setup) of 4.397 is 0.312(7.1%) logic and 4.085(92.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


End clock path:

Instance / Net                                                         Pin          Pin               Arrival     No. of         Location       
Name                                               Type                Name         Dir     Delay     Time        Fan Out(s)                    
------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                       bsa19_system_ip     umr3_clk     Out     0.000     0.000 r     -              (TILE_x704y488)
sysip_inst.umr3_clk_c                              Net                 -            -       1.444     -           1              -              
sysip_inst.bsa19_system_ip_u_cb_0                  BUFG                I            In      -         1.444 r     -              (TILE_x656y449)
sysip_inst.bsa19_system_ip_u_cb_0                  BUFG                O            Out     0.101     1.545 r     -              (TILE_x656y449)
sysip_inst.umr3_clk                                Net                 -            -       0.000     -           437            -              
hstdm_memory.memory_core.rd_addr_to_memory[20]     FDE                 C            In      -         1.545 r     -              (TILE_x603y381)
================================================================================================================================================




====================================
@S0.0 |Detailed Report for Paths without Starting Clock
====================================



Starting Points with Worst Slack
********************************

                    Starting                                                 Arrival           
Instance            Reference     Type     Pin              Net              Time        Slack 
                    Clock                                                                      
-----------------------------------------------------------------------------------------------
ALUOUTMEM[63:0]     NA            Port     ALUOUTMEM[0]     ALUOUTMEM[0]     0.000       81.484
ALUOUTMEM[63:0]     NA            Port     ALUOUTMEM[1]     ALUOUTMEM[1]     0.000       81.484
ALUOUTMEM[63:0]     NA            Port     ALUOUTMEM[2]     ALUOUTMEM[2]     0.000       81.619
ALUOUTMEM[63:0]     NA            Port     ALUOUTMEM[3]     ALUOUTMEM[3]     0.000       81.681
ALUOUTMEM[63:0]     NA            Port     ALUOUTMEM[4]     ALUOUTMEM[4]     0.000       81.784
ALUOUTMEM[63:0]     NA            Port     ALUOUTMEM[5]     ALUOUTMEM[5]     0.000       81.785
WRMEM[4:0]          NA            Port     WRMEM[2]         WRMEM[2]         0.000       86.420
WRMEM[4:0]          NA            Port     WRMEM[3]         WRMEM[3]         0.000       86.420
ALUOUTMEM[63:0]     NA            Port     ALUOUTMEM[6]     ALUOUTMEM[6]     0.000       86.718
ALUOUTMEM[63:0]     NA            Port     ALUOUTMEM[7]     ALUOUTMEM[7]     0.000       86.718
===============================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                                                 Required           
Instance                    Reference     Type     Pin                      Net                      Time         Slack 
                            Clock                                                                                       
------------------------------------------------------------------------------------------------------------------------
ALUOUTMEM_aptn_ft[10:0]     NA            Port     ALUOUTMEM_aptn_ft[0]     ALUOUTMEM_aptn_ft[0]     98.700       81.484
ALUOUTMEM_aptn_ft[10:0]     NA            Port     ALUOUTMEM_aptn_ft[1]     ALUOUTMEM_aptn_ft[1]     98.700       81.484
ALUOUTMEM_aptn_ft[10:0]     NA            Port     ALUOUTMEM_aptn_ft[2]     ALUOUTMEM_aptn_ft[2]     99.000       81.619
ALUOUTMEM_aptn_ft[10:0]     NA            Port     ALUOUTMEM_aptn_ft[3]     ALUOUTMEM_aptn_ft[3]     99.000       81.681
ALUOUTMEM_aptn_ft[10:0]     NA            Port     ALUOUTMEM_aptn_ft[4]     ALUOUTMEM_aptn_ft[4]     99.000       81.784
ALUOUTMEM_aptn_ft[10:0]     NA            Port     ALUOUTMEM_aptn_ft[5]     ALUOUTMEM_aptn_ft[5]     99.000       81.785
WRMEM_aptn_ft[4:0]          NA            Port     WRMEM_aptn_ft[2]         WRMEM_aptn_ft[2]         99.300       86.420
WRMEM_aptn_ft[4:0]          NA            Port     WRMEM_aptn_ft[3]         WRMEM_aptn_ft[3]         99.300       86.420
ALUOUTMEM_aptn_ft[10:0]     NA            Port     ALUOUTMEM_aptn_ft[6]     ALUOUTMEM_aptn_ft[6]     97.600       86.718
ALUOUTMEM_aptn_ft[10:0]     NA            Port     ALUOUTMEM_aptn_ft[7]     ALUOUTMEM_aptn_ft[7]     97.600       86.718
========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      98.700
    = Required time:                         98.700

    - Propagation time:                      17.216
    = Slack (non-critical) :                 81.484

    Number of logic level(s):                2
    Starting point:                          ALUOUTMEM[63:0] / ALUOUTMEM[0]
    Ending point:                            ALUOUTMEM_aptn_ft[10:0] / ALUOUTMEM_aptn_ft[0]
    The start point is clocked by            NA
    The end   point is clocked by            NA
    -Timing constraint applied as path with max delay (datapathonly) 98.699997 (from p:ALUOUTMEM[0] to p:ALUOUTMEM_aptn_ft[0])

Instance / Net                         Pin                      Pin                Arrival      No. of         Location       
Name                          Type     Name                     Dir     Delay      Time         Fan Out(s)                    
------------------------------------------------------------------------------------------------------------------------------
ALUOUTMEM[63:0]               Port     ALUOUTMEM[0]             In      0.000      0.000 r      -              -              
ALUOUTMEM[0]                  Net      -                        -       0.000      -            1              -              
ALUOUTMEM_ibuf[0]             IBUF     I                        In      -          0.000 r      -              (TILE_x562y671)
ALUOUTMEM_ibuf[0]             IBUF     O                        Out     0.790      0.790 r      -              (TILE_x562y671)
ALUOUTMEM_c[0]                Net      -                        -       15.400     -            105            -              
ALUOUTMEM_aptn_ft_obuf[0]     OBUF     I                        In      -          16.190 r     -              (TILE_x0y275)  
ALUOUTMEM_aptn_ft_obuf[0]     OBUF     O                        Out     1.026      17.216 r     -              (TILE_x0y275)  
ALUOUTMEM_aptn_ft[0]          Net      -                        -       0.000      -            1              -              
ALUOUTMEM_aptn_ft[10:0]       Port     ALUOUTMEM_aptn_ft[0]     Out     -          17.216 r     -              -              
==============================================================================================================================
Total path delay (propagation time + setup) of 17.216 is 1.816(10.5%) logic and 15.400(89.5%) route.



##### END OF TIMING REPORT #####]

@S0.0 |Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:03m:00s; CPU Time elapsed 0h:02m:56s; Memory used current: 1739MB peak: 1739MB)


Finished timing report (Real Time elapsed 0h:03m:00s; CPU Time elapsed 0h:02m:56s; Memory used current: 1739MB peak: 1739MB)

---------------------------------------
Resource Usage Report for FB1_uD 

Mapping to part: xcvu19p-fsva3824-1-e
Cell usage:
RAM64X1S       9 uses
RAM64M         21 uses
BITSLICE_CONTROL  5 uses
BUFGCE_DIV      3 uses
CARRY8          121 uses
FD              893 uses
FDC             352 uses
FDCE            600 uses
FDE             478 uses
FDP             33 uses
FDR             383 uses
FDRE            635 uses
FDS             29 uses
GND             38 uses
PLLE3_ADV       3 uses
RAMB18E2        2 uses
RX_BITSLICE     16 uses
USR_ACCESSE2    1 use
VCC             37 uses
bsa19_system_ip  1 use
LUT1            74 uses
LUT2            592 uses
LUT3            469 uses
LUT4            392 uses
LUT5            585 uses
LUT6            930 uses
CFGLUT5         11 uses

I/O ports: 489
I/O primitives: 425
IBUF           110 uses
IBUFDS         3 uses
IBUFGDS        1 use
OBUF           311 uses

BUFG           4 uses
BUFGCE         3 uses
SRL primitives:
SRL16E         52 uses
SRLC32E        21 uses

I/O Register bits:                  0
Register bits not including I/Os:   3403 of 8171520 (0%)

RAM/ROM usage summary
Single Port Rams (RAM64X1S): 9
Simple Dual Port Rams (RAM64M): 21
Occupied Block RAM sites (RAMB36) : 1 of 2160 (0%)


Global Clock Buffers: 7 of 320 (2%)

Total load per clock:
   clk: 1
   ufpga_lock_clk_o: 11
   umr2_clk: 978
   umr3_clk: 437
   hstdm_refclk_100: 59
   hstdm_rxclk_1200_bank69_block8: 1
   hstdm_rxclk_1200_bank71_block9: 1
   hstdm_rxclk_1200_bank36_block10: 1
   hstdm_txclk_1200_bank71_clkoutphy: 1
   hstdm_txclk_1200_bank36_clkoutphy: 1
   hstdm_txclk_1200_bank69_clkoutphy: 1
   hstdm_rxclk_1200_bank69_block8_div2: 1
   hstdm_rxclk_1200_bank71_block9_div2: 1
   hstdm_rxclk_1200_bank36_block10_div2: 1
   hstdm_rxclk_1200_bank69_block8_div4: 1
   hstdm_rxclk_1200_bank71_block9_div4: 1
   hstdm_rxclk_1200_bank36_block10_div4: 1

@S |Mapping Summary:
Total  LUTs: 3179 (0%)

Distribution of All Consumed LUTs = SRL + RAM + LUT1 + LUT2 + LUT3 + LUT4 + LUT5 + LUT6 + CFGLUT5- SOFT_HLUTNM/2 
Distribution of All Consumed Luts 3179 = 73 + 93 + 74 + 592 + 469 + 392 + 585 + 930 + 11- 80/2 


 Number of unique control sets:              100


Start HSTDM placement (Real Time elapsed 0h:03m:24s; CPU Time elapsed 0h:03m:18s; Memory used current: 1739MB peak: 1739MB)


Finished HSTDM placement (Real Time elapsed 0h:24m:47s; CPU Time elapsed 0h:38m:05s; Memory used current: 1739MB peak: 1739MB)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:24m:48s; CPU Time elapsed 0h:38m:07s; Memory used current: 1739MB peak: 1739MB)

Process took 0h:24m:48s realtime, 0h:38m:07s cputime
# Sun Apr  9 23:09:00 2023

###########################################################]
