Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3.1 (win64) Build 1056140 Thu Oct 30 17:03:40 MDT 2014
| Date         : Fri Nov 16 15:08:58 2018
| Host         : c4d9 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    12 |
| Minimum Number of register sites lost to control set restrictions |    46 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              27 |           17 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              10 |            4 |
| Yes          | No                    | No                     |              55 |           18 |
| Yes          | No                    | Yes                    |              20 |            5 |
| Yes          | Yes                   | No                     |              18 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------+----------------------------------------------------------+---------------------------------------+------------------+----------------+
|             Clock Signal            |                       Enable Signal                      |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+-------------------------------------+----------------------------------------------------------+---------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/session4_0/U0/n_0_i[3]_i_2                    | design_1_i/session4_0/U0/n_0_i[3]_i_1 |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/session4_0/U0/n_0_j[3]_i_2                    | design_1_i/session4_0/U0/n_0_j[3]_i_1 |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/session4_0/U0/n_0_FSM_sequential_state[4]_i_1 |                                       |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/session4_0/U0/n_0_y_t[8]_i_1                  |                                       |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/session4_0/U0/n_0_ymin_o[8]_i_1               |                                       |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/VGA_SYNC_0/U0/n_0_pixel_row[9]_i_1            |                                       |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/VGA_SYNC_0/U0/n_0_pixel_column[9]_i_1         |                                       |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                          | design_1_i/VGA_SYNC_0/U0/clear        |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/VGA_SYNC_0/U0/sel                             | design_1_i/VGA_SYNC_0/U0/v_count0     |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/session4_0/U0/n_0_address_t[16]_i_1           |                                       |                7 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/session4_0/U0/n_0_ymax[9]_i_1                 | btn_IBUF[3]                           |                5 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                          |                                       |               17 |             27 |
+-------------------------------------+----------------------------------------------------------+---------------------------------------+------------------+----------------+


