{
  "title": "GitHub Verilog Languages Daily Trending",
  "description": "Daily Trending of Verilog Languages in GitHub",
  "link": "https://github.com/isboyjc/github-trending-api",
  "pubDate": "Thu, 05 Sep 2024 13:24:32 GMT",
  "items": [
    {
      "title": "alexforencich/verilog-ethernet",
      "url": "https://github.com/alexforencich/verilog-ethernet",
      "description": "Verilog Ethernet components for FPGA implementation",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "2,179",
      "forks": "666",
      "addStars": "5",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/508807?s=40&v=4",
          "name": "alexforencich",
          "url": "https://github.com/alexforencich"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/48435475?s=40&v=4",
          "name": "lomotos10",
          "url": "https://github.com/lomotos10"
        }
      ]
    },
    {
      "title": "analogdevicesinc/hdl",
      "url": "https://github.com/analogdevicesinc/hdl",
      "description": "HDL libraries and projects",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "1,475",
      "forks": "1,499",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/2684236?s=40&v=4",
          "name": "rkutty",
          "url": "https://github.com/rkutty"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/5145146?s=40&v=4",
          "name": "acostina",
          "url": "https://github.com/acostina"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/6555884?s=40&v=4",
          "name": "ronagyl",
          "url": "https://github.com/ronagyl"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/32593?s=40&v=4",
          "name": "larsclausen",
          "url": "https://github.com/larsclausen"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/13637582?s=40&v=4",
          "name": "AndreiGrozav",
          "url": "https://github.com/AndreiGrozav"
        }
      ]
    },
    {
      "title": "YosysHQ/picorv32",
      "url": "https://github.com/YosysHQ/picorv32",
      "description": "PicoRV32 - A Size-Optimized RISC-V CPU",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "3,040",
      "forks": "745",
      "addStars": "3",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/619764?s=40&v=4",
          "name": "cliffordwolf",
          "url": "https://github.com/cliffordwolf"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/70348?s=40&v=4",
          "name": "wallclimber21",
          "url": "https://github.com/wallclimber21"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/2194902?s=40&v=4",
          "name": "olofk",
          "url": "https://github.com/olofk"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/3416?s=40&v=4",
          "name": "thoughtpolice",
          "url": "https://github.com/thoughtpolice"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/1768286?s=40&v=4",
          "name": "ldoolitt",
          "url": "https://github.com/ldoolitt"
        }
      ]
    },
    {
      "title": "EttusResearch/uhd",
      "url": "https://github.com/EttusResearch/uhd",
      "description": "The USRPâ„¢ Hardware Driver Repository",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "965",
      "forks": "652",
      "addStars": "1",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/184117?s=40&v=4",
          "name": "guruofquality",
          "url": "https://github.com/guruofquality"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/508035?s=40&v=4",
          "name": "mbr0wn",
          "url": "https://github.com/mbr0wn"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/5640322?s=40&v=4",
          "name": "michael-west",
          "url": "https://github.com/michael-west"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/32272501?s=40&v=4",
          "name": "wordimont",
          "url": "https://github.com/wordimont"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/1406260?s=40&v=4",
          "name": "ncorgan",
          "url": "https://github.com/ncorgan"
        }
      ]
    },
    {
      "title": "The-OpenROAD-Project/OpenROAD",
      "url": "https://github.com/The-OpenROAD-Project/OpenROAD",
      "description": "OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "1,493",
      "forks": "525",
      "addStars": "1",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/761514?s=40&v=4",
          "name": "maliberty",
          "url": "https://github.com/maliberty"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/43450810?s=40&v=4",
          "name": "eder-matheus",
          "url": "https://github.com/eder-matheus"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/34749589?s=40&v=4",
          "name": "jjcherry56",
          "url": "https://github.com/jjcherry56"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/46405338?s=40&v=4",
          "name": "gadfort",
          "url": "https://github.com/gadfort"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/56893454?s=40&v=4",
          "name": "osamahammad21",
          "url": "https://github.com/osamahammad21"
        }
      ]
    },
    {
      "title": "lnis-uofu/OpenFPGA",
      "url": "https://github.com/lnis-uofu/OpenFPGA",
      "description": "An Open-source FPGA IP Generator",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "811",
      "forks": "160",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/11499826?s=40&v=4",
          "name": "tangxifan",
          "url": "https://github.com/tangxifan"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/6169914?s=40&v=4",
          "name": "ganeshgore",
          "url": "https://github.com/ganeshgore"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/43420516?s=40&v=4",
          "name": "BaudouinChauviere",
          "url": "https://github.com/BaudouinChauviere"
        }
      ]
    },
    {
      "title": "alexforencich/verilog-pcie",
      "url": "https://github.com/alexforencich/verilog-pcie",
      "description": "Verilog PCI express components",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "1,068",
      "forks": "283",
      "addStars": "1",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/508807?s=40&v=4",
          "name": "alexforencich",
          "url": "https://github.com/alexforencich"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/56433206?s=40&v=4",
          "name": "andreasbraun90",
          "url": "https://github.com/andreasbraun90"
        }
      ]
    },
    {
      "title": "corundum/corundum",
      "url": "https://github.com/corundum/corundum",
      "description": "Open source FPGA-based NIC and platform for in-network compute",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "1,626",
      "forks": "408",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/508807?s=40&v=4",
          "name": "alexforencich",
          "url": "https://github.com/alexforencich"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/56249772?s=40&v=4",
          "name": "joft-mle",
          "url": "https://github.com/joft-mle"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/10325586?s=40&v=4",
          "name": "Basseuph",
          "url": "https://github.com/Basseuph"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/56433206?s=40&v=4",
          "name": "andreasbraun90",
          "url": "https://github.com/andreasbraun90"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/37203263?s=40&v=4",
          "name": "minseongg",
          "url": "https://github.com/minseongg"
        }
      ]
    },
    {
      "title": "darklife/darkriscv",
      "url": "https://github.com/darklife/darkriscv",
      "description": "opensouce RISC-V cpu core implemented in Verilog from scratch in one night!",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "2,058",
      "forks": "281",
      "addStars": "3",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/42520878?s=40&v=4",
          "name": "samsoniuk",
          "url": "https://github.com/samsoniuk"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/35629915?s=40&v=4",
          "name": "zmeiresearch",
          "url": "https://github.com/zmeiresearch"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/836879?s=40&v=4",
          "name": "splinedrive",
          "url": "https://github.com/splinedrive"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/7491155?s=40&v=4",
          "name": "gsilos",
          "url": "https://github.com/gsilos"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/578310?s=40&v=4",
          "name": "racerxdl",
          "url": "https://github.com/racerxdl"
        }
      ]
    },
    {
      "title": "IObundle/iob-cache",
      "url": "https://github.com/IObundle/iob-cache",
      "description": "Verilog Configurable Cache",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "164",
      "forks": "32",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/5718971?s=40&v=4",
          "name": "jjts",
          "url": "https://github.com/jjts"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/18068890?s=40&v=4",
          "name": "joaovroque",
          "url": "https://github.com/joaovroque"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/34355224?s=40&v=4",
          "name": "arturum1",
          "url": "https://github.com/arturum1"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/8112400?s=40&v=4",
          "name": "JDLopes",
          "url": "https://github.com/JDLopes"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/38166412?s=40&v=4",
          "name": "P-Miranda",
          "url": "https://github.com/P-Miranda"
        }
      ]
    }
  ]
}