Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Fri Dec 30 18:29:12 2016
| Host         : LAPTOP-E82C7PBC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 170 register/latch pins with no clock driven by root clock pin: ticks/q_reg[0]/Q (HIGH)

 There are 170 register/latch pins with no clock driven by root clock pin: ticks/q_reg[10]/Q (HIGH)

 There are 170 register/latch pins with no clock driven by root clock pin: ticks/q_reg[11]/Q (HIGH)

 There are 170 register/latch pins with no clock driven by root clock pin: ticks/q_reg[12]/Q (HIGH)

 There are 170 register/latch pins with no clock driven by root clock pin: ticks/q_reg[13]/Q (HIGH)

 There are 170 register/latch pins with no clock driven by root clock pin: ticks/q_reg[14]/Q (HIGH)

 There are 170 register/latch pins with no clock driven by root clock pin: ticks/q_reg[15]/Q (HIGH)

 There are 170 register/latch pins with no clock driven by root clock pin: ticks/q_reg[16]/Q (HIGH)

 There are 170 register/latch pins with no clock driven by root clock pin: ticks/q_reg[17]/Q (HIGH)

 There are 170 register/latch pins with no clock driven by root clock pin: ticks/q_reg[18]/Q (HIGH)

 There are 170 register/latch pins with no clock driven by root clock pin: ticks/q_reg[19]/Q (HIGH)

 There are 170 register/latch pins with no clock driven by root clock pin: ticks/q_reg[1]/Q (HIGH)

 There are 170 register/latch pins with no clock driven by root clock pin: ticks/q_reg[2]/Q (HIGH)

 There are 170 register/latch pins with no clock driven by root clock pin: ticks/q_reg[3]/Q (HIGH)

 There are 170 register/latch pins with no clock driven by root clock pin: ticks/q_reg[4]/Q (HIGH)

 There are 170 register/latch pins with no clock driven by root clock pin: ticks/q_reg[5]/Q (HIGH)

 There are 170 register/latch pins with no clock driven by root clock pin: ticks/q_reg[6]/Q (HIGH)

 There are 170 register/latch pins with no clock driven by root clock pin: ticks/q_reg[7]/Q (HIGH)

 There are 170 register/latch pins with no clock driven by root clock pin: ticks/q_reg[8]/Q (HIGH)

 There are 170 register/latch pins with no clock driven by root clock pin: ticks/q_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 291 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.018        0.000                      0                  125       -0.231       -0.231                      1                  125        3.000        0.000                       0                    99  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clocks/inst/clk_in1   {0.000 5.000}        10.000          100.000         
  MHz25_clk_wiz_0     {0.000 20.000}       40.000          25.000          
  MHz6_clk_wiz_0      {0.000 83.333}       166.667         6.000           
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         
sys_clk_pin           {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clocks/inst/clk_in1                                                                                                                                                     3.000        0.000                       0                     1  
  MHz25_clk_wiz_0          35.436        0.000                      0                   37        0.164        0.000                      0                   37       19.500        0.000                       0                    32  
  MHz6_clk_wiz_0          164.265        0.000                      0                   20        0.274        0.000                      0                   20       46.693        0.000                       0                    22  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  
sys_clk_pin                 1.018        0.000                      0                   14        0.263        0.000                      0                   14        4.500        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
MHz25_clk_wiz_0  sys_clk_pin            1.679        0.000                      0                   68       -0.231       -0.231                      1                   68  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clocks/inst/clk_in1
  To Clock:  clocks/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clocks/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clocks/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clocks/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clocks/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  MHz25_clk_wiz_0
  To Clock:  MHz25_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.436ns  (required time - arrival time)
  Source:                 Vga_controller/vcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MHz25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vga_controller/vcs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MHz25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MHz25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MHz25_clk_wiz_0 rise@40.000ns - MHz25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 0.996ns (22.047%)  route 3.522ns (77.953%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MHz25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.575     1.575    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocks/inst/MHz25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocks/inst/clkout1_buf/O
                         net (fo=30, routed)          1.567     1.567    Vga_controller/MHz25
    SLICE_X10Y9          FDRE                                         r  Vga_controller/vcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDRE (Prop_fdre_C_Q)         0.518     2.085 r  Vga_controller/vcs_reg[2]/Q
                         net (fo=26, routed)          2.519     4.604    Vga_controller/vc[2]
    SLICE_X10Y11         LUT5 (Prop_lut5_I4_O)        0.150     4.754 r  Vga_controller/vcs[8]_i_2/O
                         net (fo=5, routed)           1.003     5.757    Vga_controller/vcs[8]_i_2_n_0
    SLICE_X10Y11         LUT4 (Prop_lut4_I2_O)        0.328     6.085 r  Vga_controller/vcs[7]_i_1/O
                         net (fo=1, routed)           0.000     6.085    Vga_controller/p_0_in__0[7]
    SLICE_X10Y11         FDRE                                         r  Vga_controller/vcs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MHz25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.457    41.457    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clocks/inst/MHz25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clocks/inst/clkout1_buf/O
                         net (fo=30, routed)          1.448    41.448    Vga_controller/MHz25
    SLICE_X10Y11         FDRE                                         r  Vga_controller/vcs_reg[7]/C
                         clock pessimism              0.093    41.541    
                         clock uncertainty           -0.102    41.440    
    SLICE_X10Y11         FDRE (Setup_fdre_C_D)        0.081    41.521    Vga_controller/vcs_reg[7]
  -------------------------------------------------------------------
                         required time                         41.521    
                         arrival time                          -6.085    
  -------------------------------------------------------------------
                         slack                                 35.436    

Slack (MET) :             35.447ns  (required time - arrival time)
  Source:                 Vga_controller/vcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MHz25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vga_controller/vcs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by MHz25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MHz25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MHz25_clk_wiz_0 rise@40.000ns - MHz25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.544ns  (logic 1.022ns (22.493%)  route 3.522ns (77.507%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MHz25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.575     1.575    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocks/inst/MHz25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocks/inst/clkout1_buf/O
                         net (fo=30, routed)          1.567     1.567    Vga_controller/MHz25
    SLICE_X10Y9          FDRE                                         r  Vga_controller/vcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDRE (Prop_fdre_C_Q)         0.518     2.085 r  Vga_controller/vcs_reg[2]/Q
                         net (fo=26, routed)          2.519     4.604    Vga_controller/vc[2]
    SLICE_X10Y11         LUT5 (Prop_lut5_I4_O)        0.150     4.754 r  Vga_controller/vcs[8]_i_2/O
                         net (fo=5, routed)           1.003     5.757    Vga_controller/vcs[8]_i_2_n_0
    SLICE_X10Y11         LUT5 (Prop_lut5_I2_O)        0.354     6.111 r  Vga_controller/vcs[8]_i_1/O
                         net (fo=1, routed)           0.000     6.111    Vga_controller/p_0_in__0[8]
    SLICE_X10Y11         FDRE                                         r  Vga_controller/vcs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock MHz25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.457    41.457    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clocks/inst/MHz25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clocks/inst/clkout1_buf/O
                         net (fo=30, routed)          1.448    41.448    Vga_controller/MHz25
    SLICE_X10Y11         FDRE                                         r  Vga_controller/vcs_reg[8]/C
                         clock pessimism              0.093    41.541    
                         clock uncertainty           -0.102    41.440    
    SLICE_X10Y11         FDRE (Setup_fdre_C_D)        0.118    41.558    Vga_controller/vcs_reg[8]
  -------------------------------------------------------------------
                         required time                         41.558    
                         arrival time                          -6.111    
  -------------------------------------------------------------------
                         slack                                 35.447    

Slack (MET) :             35.695ns  (required time - arrival time)
  Source:                 Vga_controller/vcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MHz25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vga_controller/vcs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by MHz25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MHz25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MHz25_clk_wiz_0 rise@40.000ns - MHz25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 0.996ns (23.667%)  route 3.212ns (76.333%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MHz25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.575     1.575    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocks/inst/MHz25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocks/inst/clkout1_buf/O
                         net (fo=30, routed)          1.567     1.567    Vga_controller/MHz25
    SLICE_X10Y9          FDRE                                         r  Vga_controller/vcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDRE (Prop_fdre_C_Q)         0.518     2.085 r  Vga_controller/vcs_reg[2]/Q
                         net (fo=26, routed)          2.519     4.604    Vga_controller/vc[2]
    SLICE_X10Y11         LUT5 (Prop_lut5_I4_O)        0.150     4.754 r  Vga_controller/vcs[8]_i_2/O
                         net (fo=5, routed)           0.693     5.448    Vga_controller/vcs[8]_i_2_n_0
    SLICE_X11Y11         LUT3 (Prop_lut3_I1_O)        0.328     5.776 r  Vga_controller/vcs[6]_i_1/O
                         net (fo=1, routed)           0.000     5.776    Vga_controller/vcs[6]_i_1_n_0
    SLICE_X11Y11         FDRE                                         r  Vga_controller/vcs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MHz25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.457    41.457    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clocks/inst/MHz25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clocks/inst/clkout1_buf/O
                         net (fo=30, routed)          1.448    41.448    Vga_controller/MHz25
    SLICE_X11Y11         FDRE                                         r  Vga_controller/vcs_reg[6]/C
                         clock pessimism              0.093    41.541    
                         clock uncertainty           -0.102    41.440    
    SLICE_X11Y11         FDRE (Setup_fdre_C_D)        0.031    41.471    Vga_controller/vcs_reg[6]
  -------------------------------------------------------------------
                         required time                         41.471    
                         arrival time                          -5.776    
  -------------------------------------------------------------------
                         slack                                 35.695    

Slack (MET) :             35.975ns  (required time - arrival time)
  Source:                 Vga_controller/vcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MHz25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vga_controller/vcs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MHz25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MHz25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MHz25_clk_wiz_0 rise@40.000ns - MHz25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.966ns  (logic 0.828ns (20.878%)  route 3.138ns (79.122%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MHz25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.575     1.575    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocks/inst/MHz25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocks/inst/clkout1_buf/O
                         net (fo=30, routed)          1.566     1.566    Vga_controller/MHz25
    SLICE_X11Y11         FDRE                                         r  Vga_controller/vcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.456     2.022 r  Vga_controller/vcs_reg[5]/Q
                         net (fo=19, routed)          2.372     4.394    Vga_controller/vc[5]
    SLICE_X11Y9          LUT5 (Prop_lut5_I1_O)        0.124     4.518 r  Vga_controller/Vsync_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.604     5.122    Vga_controller/Vsync_OBUF_inst_i_2_n_0
    SLICE_X12Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.246 r  Vga_controller/vcs[9]_i_2/O
                         net (fo=1, routed)           0.162     5.408    Vga_controller/vcs[9]_i_2_n_0
    SLICE_X12Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.532 r  Vga_controller/vcs[9]_i_1/O
                         net (fo=1, routed)           0.000     5.532    Vga_controller/p_0_in__0[9]
    SLICE_X12Y9          FDRE                                         r  Vga_controller/vcs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MHz25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.457    41.457    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clocks/inst/MHz25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clocks/inst/clkout1_buf/O
                         net (fo=30, routed)          1.448    41.448    Vga_controller/MHz25
    SLICE_X12Y9          FDRE                                         r  Vga_controller/vcs_reg[9]/C
                         clock pessimism              0.080    41.528    
                         clock uncertainty           -0.102    41.427    
    SLICE_X12Y9          FDRE (Setup_fdre_C_D)        0.081    41.508    Vga_controller/vcs_reg[9]
  -------------------------------------------------------------------
                         required time                         41.508    
                         arrival time                          -5.532    
  -------------------------------------------------------------------
                         slack                                 35.975    

Slack (MET) :             36.185ns  (required time - arrival time)
  Source:                 Vga_controller/vcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MHz25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vga_controller/vcs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MHz25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MHz25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MHz25_clk_wiz_0 rise@40.000ns - MHz25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.753ns  (logic 0.704ns (18.760%)  route 3.049ns (81.240%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MHz25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.575     1.575    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocks/inst/MHz25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocks/inst/clkout1_buf/O
                         net (fo=30, routed)          1.566     1.566    Vga_controller/MHz25
    SLICE_X11Y11         FDRE                                         r  Vga_controller/vcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.456     2.022 r  Vga_controller/vcs_reg[5]/Q
                         net (fo=19, routed)          2.372     4.394    Vga_controller/vc[5]
    SLICE_X11Y9          LUT5 (Prop_lut5_I1_O)        0.124     4.518 r  Vga_controller/Vsync_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.677     5.195    Vga_controller/Vsync_OBUF_inst_i_2_n_0
    SLICE_X12Y9          LUT6 (Prop_lut6_I1_O)        0.124     5.319 r  Vga_controller/vcs[3]_i_1/O
                         net (fo=1, routed)           0.000     5.319    Vga_controller/p_0_in__0[3]
    SLICE_X12Y9          FDRE                                         r  Vga_controller/vcs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MHz25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.457    41.457    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clocks/inst/MHz25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clocks/inst/clkout1_buf/O
                         net (fo=30, routed)          1.448    41.448    Vga_controller/MHz25
    SLICE_X12Y9          FDRE                                         r  Vga_controller/vcs_reg[3]/C
                         clock pessimism              0.080    41.528    
                         clock uncertainty           -0.102    41.427    
    SLICE_X12Y9          FDRE (Setup_fdre_C_D)        0.077    41.504    Vga_controller/vcs_reg[3]
  -------------------------------------------------------------------
                         required time                         41.504    
                         arrival time                          -5.319    
  -------------------------------------------------------------------
                         slack                                 36.185    

Slack (MET) :             36.259ns  (required time - arrival time)
  Source:                 Vga_controller/vcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MHz25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vga_controller/vcs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MHz25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MHz25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MHz25_clk_wiz_0 rise@40.000ns - MHz25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.670ns  (logic 0.704ns (19.181%)  route 2.966ns (80.819%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MHz25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.575     1.575    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocks/inst/MHz25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocks/inst/clkout1_buf/O
                         net (fo=30, routed)          1.566     1.566    Vga_controller/MHz25
    SLICE_X11Y11         FDRE                                         r  Vga_controller/vcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.456     2.022 r  Vga_controller/vcs_reg[5]/Q
                         net (fo=19, routed)          2.372     4.394    Vga_controller/vc[5]
    SLICE_X11Y9          LUT5 (Prop_lut5_I1_O)        0.124     4.518 r  Vga_controller/Vsync_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.594     5.113    Vga_controller/Vsync_OBUF_inst_i_2_n_0
    SLICE_X11Y11         LUT6 (Prop_lut6_I4_O)        0.124     5.237 r  Vga_controller/vcs[0]_i_1/O
                         net (fo=1, routed)           0.000     5.237    Vga_controller/p_0_in__0[0]
    SLICE_X11Y11         FDRE                                         r  Vga_controller/vcs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MHz25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.457    41.457    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clocks/inst/MHz25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clocks/inst/clkout1_buf/O
                         net (fo=30, routed)          1.448    41.448    Vga_controller/MHz25
    SLICE_X11Y11         FDRE                                         r  Vga_controller/vcs_reg[0]/C
                         clock pessimism              0.118    41.566    
                         clock uncertainty           -0.102    41.465    
    SLICE_X11Y11         FDRE (Setup_fdre_C_D)        0.031    41.496    Vga_controller/vcs_reg[0]
  -------------------------------------------------------------------
                         required time                         41.496    
                         arrival time                          -5.237    
  -------------------------------------------------------------------
                         slack                                 36.259    

Slack (MET) :             36.440ns  (required time - arrival time)
  Source:                 Vga_controller/hcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MHz25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vga_controller/vsenable_reg/D
                            (rising edge-triggered cell FDRE clocked by MHz25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MHz25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MHz25_clk_wiz_0 rise@40.000ns - MHz25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 0.766ns (21.799%)  route 2.748ns (78.201%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 41.514 - 40.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MHz25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.575     1.575    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocks/inst/MHz25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocks/inst/clkout1_buf/O
                         net (fo=30, routed)          1.630     1.630    Vga_controller/MHz25
    SLICE_X6Y13          FDRE                                         r  Vga_controller/hcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.518     2.148 r  Vga_controller/hcs_reg[1]/Q
                         net (fo=24, routed)          1.953     4.102    Vga_controller/hc[1]
    SLICE_X4Y11          LUT5 (Prop_lut5_I2_O)        0.124     4.226 r  Vga_controller/hcs[9]_i_2/O
                         net (fo=6, routed)           0.795     5.020    Vga_controller/hcs[9]_i_2_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I3_O)        0.124     5.144 r  Vga_controller/vsenable_i_1/O
                         net (fo=1, routed)           0.000     5.144    Vga_controller/load
    SLICE_X6Y11          FDRE                                         r  Vga_controller/vsenable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MHz25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.457    41.457    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clocks/inst/MHz25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clocks/inst/clkout1_buf/O
                         net (fo=30, routed)          1.514    41.514    Vga_controller/MHz25
    SLICE_X6Y11          FDRE                                         r  Vga_controller/vsenable_reg/C
                         clock pessimism              0.093    41.607    
                         clock uncertainty           -0.102    41.506    
    SLICE_X6Y11          FDRE (Setup_fdre_C_D)        0.079    41.585    Vga_controller/vsenable_reg
  -------------------------------------------------------------------
                         required time                         41.585    
                         arrival time                          -5.144    
  -------------------------------------------------------------------
                         slack                                 36.440    

Slack (MET) :             36.451ns  (required time - arrival time)
  Source:                 Vga_controller/hcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MHz25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vga_controller/hcs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by MHz25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MHz25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MHz25_clk_wiz_0 rise@40.000ns - MHz25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.501ns  (logic 0.766ns (21.879%)  route 2.735ns (78.121%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 41.514 - 40.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MHz25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.575     1.575    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocks/inst/MHz25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocks/inst/clkout1_buf/O
                         net (fo=30, routed)          1.630     1.630    Vga_controller/MHz25
    SLICE_X6Y13          FDRE                                         r  Vga_controller/hcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.518     2.148 r  Vga_controller/hcs_reg[1]/Q
                         net (fo=24, routed)          1.953     4.102    Vga_controller/hc[1]
    SLICE_X4Y11          LUT5 (Prop_lut5_I2_O)        0.124     4.226 r  Vga_controller/hcs[9]_i_2/O
                         net (fo=6, routed)           0.782     5.008    Vga_controller/hcs[9]_i_2_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I4_O)        0.124     5.132 r  Vga_controller/hcs[8]_i_1/O
                         net (fo=1, routed)           0.000     5.132    Vga_controller/hcs[8]_i_1_n_0
    SLICE_X6Y11          FDRE                                         r  Vga_controller/hcs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock MHz25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.457    41.457    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clocks/inst/MHz25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clocks/inst/clkout1_buf/O
                         net (fo=30, routed)          1.514    41.514    Vga_controller/MHz25
    SLICE_X6Y11          FDRE                                         r  Vga_controller/hcs_reg[8]/C
                         clock pessimism              0.093    41.607    
                         clock uncertainty           -0.102    41.506    
    SLICE_X6Y11          FDRE (Setup_fdre_C_D)        0.077    41.583    Vga_controller/hcs_reg[8]
  -------------------------------------------------------------------
                         required time                         41.583    
                         arrival time                          -5.132    
  -------------------------------------------------------------------
                         slack                                 36.451    

Slack (MET) :             36.458ns  (required time - arrival time)
  Source:                 Vga_controller/hcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MHz25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vga_controller/hcs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MHz25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MHz25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MHz25_clk_wiz_0 rise@40.000ns - MHz25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.498ns  (logic 0.766ns (21.897%)  route 2.732ns (78.103%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 41.514 - 40.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MHz25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.575     1.575    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocks/inst/MHz25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocks/inst/clkout1_buf/O
                         net (fo=30, routed)          1.630     1.630    Vga_controller/MHz25
    SLICE_X6Y13          FDRE                                         r  Vga_controller/hcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.518     2.148 r  Vga_controller/hcs_reg[1]/Q
                         net (fo=24, routed)          1.953     4.102    Vga_controller/hc[1]
    SLICE_X4Y11          LUT5 (Prop_lut5_I2_O)        0.124     4.226 r  Vga_controller/hcs[9]_i_2/O
                         net (fo=6, routed)           0.779     5.005    Vga_controller/hcs[9]_i_2_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I2_O)        0.124     5.129 r  Vga_controller/hcs[9]_i_1/O
                         net (fo=1, routed)           0.000     5.129    Vga_controller/p_0_in[9]
    SLICE_X6Y11          FDRE                                         r  Vga_controller/hcs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MHz25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.457    41.457    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clocks/inst/MHz25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clocks/inst/clkout1_buf/O
                         net (fo=30, routed)          1.514    41.514    Vga_controller/MHz25
    SLICE_X6Y11          FDRE                                         r  Vga_controller/hcs_reg[9]/C
                         clock pessimism              0.093    41.607    
                         clock uncertainty           -0.102    41.506    
    SLICE_X6Y11          FDRE (Setup_fdre_C_D)        0.081    41.587    Vga_controller/hcs_reg[9]
  -------------------------------------------------------------------
                         required time                         41.587    
                         arrival time                          -5.129    
  -------------------------------------------------------------------
                         slack                                 36.458    

Slack (MET) :             36.718ns  (required time - arrival time)
  Source:                 Vga_controller/hcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MHz25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vga_controller/hcs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by MHz25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MHz25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MHz25_clk_wiz_0 rise@40.000ns - MHz25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.186ns  (logic 0.766ns (24.040%)  route 2.420ns (75.960%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 41.514 - 40.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MHz25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.575     1.575    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocks/inst/MHz25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocks/inst/clkout1_buf/O
                         net (fo=30, routed)          1.630     1.630    Vga_controller/MHz25
    SLICE_X6Y13          FDRE                                         r  Vga_controller/hcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.518     2.148 r  Vga_controller/hcs_reg[1]/Q
                         net (fo=24, routed)          1.953     4.102    Vga_controller/hc[1]
    SLICE_X4Y11          LUT5 (Prop_lut5_I2_O)        0.124     4.226 r  Vga_controller/hcs[9]_i_2/O
                         net (fo=6, routed)           0.467     4.693    Vga_controller/hcs[9]_i_2_n_0
    SLICE_X4Y11          LUT3 (Prop_lut3_I2_O)        0.124     4.817 r  Vga_controller/hcs[6]_i_1/O
                         net (fo=1, routed)           0.000     4.817    Vga_controller/p_0_in[6]
    SLICE_X4Y11          FDRE                                         r  Vga_controller/hcs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MHz25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.457    41.457    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clocks/inst/MHz25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clocks/inst/clkout1_buf/O
                         net (fo=30, routed)          1.514    41.514    Vga_controller/MHz25
    SLICE_X4Y11          FDRE                                         r  Vga_controller/hcs_reg[6]/C
                         clock pessimism              0.093    41.607    
                         clock uncertainty           -0.102    41.506    
    SLICE_X4Y11          FDRE (Setup_fdre_C_D)        0.029    41.535    Vga_controller/hcs_reg[6]
  -------------------------------------------------------------------
                         required time                         41.535    
                         arrival time                          -4.817    
  -------------------------------------------------------------------
                         slack                                 36.718    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Vga_controller/vcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MHz25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vga_controller/vcs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by MHz25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MHz25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MHz25_clk_wiz_0 rise@0.000ns - MHz25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.189ns (61.362%)  route 0.119ns (38.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MHz25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.549     0.549    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocks/inst/MHz25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/inst/clkout1_buf/O
                         net (fo=30, routed)          0.564     0.564    Vga_controller/MHz25
    SLICE_X11Y11         FDRE                                         r  Vga_controller/vcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  Vga_controller/vcs_reg[5]/Q
                         net (fo=19, routed)          0.119     0.824    Vga_controller/vc[5]
    SLICE_X10Y11         LUT5 (Prop_lut5_I3_O)        0.048     0.872 r  Vga_controller/vcs[8]_i_1/O
                         net (fo=1, routed)           0.000     0.872    Vga_controller/p_0_in__0[8]
    SLICE_X10Y11         FDRE                                         r  Vga_controller/vcs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock MHz25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.817     0.817    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocks/inst/MHz25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocks/inst/clkout1_buf/O
                         net (fo=30, routed)          0.834     0.834    Vga_controller/MHz25
    SLICE_X10Y11         FDRE                                         r  Vga_controller/vcs_reg[8]/C
                         clock pessimism             -0.257     0.577    
    SLICE_X10Y11         FDRE (Hold_fdre_C_D)         0.131     0.708    Vga_controller/vcs_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           0.872    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 Vga_controller/vcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MHz25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vga_controller/vcs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MHz25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MHz25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MHz25_clk_wiz_0 rise@0.000ns - MHz25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.982%)  route 0.119ns (39.018%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MHz25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.549     0.549    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocks/inst/MHz25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/inst/clkout1_buf/O
                         net (fo=30, routed)          0.564     0.564    Vga_controller/MHz25
    SLICE_X11Y11         FDRE                                         r  Vga_controller/vcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  Vga_controller/vcs_reg[5]/Q
                         net (fo=19, routed)          0.119     0.824    Vga_controller/vc[5]
    SLICE_X10Y11         LUT4 (Prop_lut4_I1_O)        0.045     0.869 r  Vga_controller/vcs[7]_i_1/O
                         net (fo=1, routed)           0.000     0.869    Vga_controller/p_0_in__0[7]
    SLICE_X10Y11         FDRE                                         r  Vga_controller/vcs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MHz25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.817     0.817    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocks/inst/MHz25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocks/inst/clkout1_buf/O
                         net (fo=30, routed)          0.834     0.834    Vga_controller/MHz25
    SLICE_X10Y11         FDRE                                         r  Vga_controller/vcs_reg[7]/C
                         clock pessimism             -0.257     0.577    
    SLICE_X10Y11         FDRE (Hold_fdre_C_D)         0.121     0.698    Vga_controller/vcs_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Vga_controller/hcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MHz25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vga_controller/hcs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MHz25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MHz25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MHz25_clk_wiz_0 rise@0.000ns - MHz25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.183ns (46.502%)  route 0.211ns (53.498%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MHz25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.549     0.549    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocks/inst/MHz25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/inst/clkout1_buf/O
                         net (fo=30, routed)          0.590     0.590    Vga_controller/MHz25
    SLICE_X4Y12          FDRE                                         r  Vga_controller/hcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.141     0.731 r  Vga_controller/hcs_reg[2]/Q
                         net (fo=22, routed)          0.211     0.941    Vga_controller/hc[2]
    SLICE_X4Y12          LUT4 (Prop_lut4_I3_O)        0.042     0.983 r  Vga_controller/hcs[3]_i_1/O
                         net (fo=1, routed)           0.000     0.983    Vga_controller/p_0_in[3]
    SLICE_X4Y12          FDRE                                         r  Vga_controller/hcs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MHz25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.817     0.817    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocks/inst/MHz25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocks/inst/clkout1_buf/O
                         net (fo=30, routed)          0.860     0.860    Vga_controller/MHz25
    SLICE_X4Y12          FDRE                                         r  Vga_controller/hcs_reg[3]/C
                         clock pessimism             -0.270     0.590    
    SLICE_X4Y12          FDRE (Hold_fdre_C_D)         0.107     0.697    Vga_controller/hcs_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 Vga_controller/hcs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MHz25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vga_controller/hcs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MHz25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MHz25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MHz25_clk_wiz_0 rise@0.000ns - MHz25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.092%)  route 0.246ns (56.908%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MHz25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.549     0.549    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocks/inst/MHz25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/inst/clkout1_buf/O
                         net (fo=30, routed)          0.591     0.591    Vga_controller/MHz25
    SLICE_X4Y11          FDRE                                         r  Vga_controller/hcs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  Vga_controller/hcs_reg[6]/Q
                         net (fo=22, routed)          0.246     0.977    Vga_controller/hc[6]
    SLICE_X6Y11          LUT6 (Prop_lut6_I3_O)        0.045     1.022 r  Vga_controller/hcs[9]_i_1/O
                         net (fo=1, routed)           0.000     1.022    Vga_controller/p_0_in[9]
    SLICE_X6Y11          FDRE                                         r  Vga_controller/hcs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MHz25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.817     0.817    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocks/inst/MHz25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocks/inst/clkout1_buf/O
                         net (fo=30, routed)          0.862     0.862    Vga_controller/MHz25
    SLICE_X6Y11          FDRE                                         r  Vga_controller/hcs_reg[9]/C
                         clock pessimism             -0.255     0.607    
    SLICE_X6Y11          FDRE (Hold_fdre_C_D)         0.121     0.728    Vga_controller/hcs_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 Vga_controller/hcs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MHz25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vga_controller/vsenable_reg/D
                            (rising edge-triggered cell FDRE clocked by MHz25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MHz25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MHz25_clk_wiz_0 rise@0.000ns - MHz25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.092%)  route 0.246ns (56.908%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MHz25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.549     0.549    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocks/inst/MHz25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/inst/clkout1_buf/O
                         net (fo=30, routed)          0.591     0.591    Vga_controller/MHz25
    SLICE_X4Y11          FDRE                                         r  Vga_controller/hcs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.141     0.732 f  Vga_controller/hcs_reg[6]/Q
                         net (fo=22, routed)          0.246     0.977    Vga_controller/hc[6]
    SLICE_X6Y11          LUT6 (Prop_lut6_I2_O)        0.045     1.022 r  Vga_controller/vsenable_i_1/O
                         net (fo=1, routed)           0.000     1.022    Vga_controller/load
    SLICE_X6Y11          FDRE                                         r  Vga_controller/vsenable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MHz25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.817     0.817    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocks/inst/MHz25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocks/inst/clkout1_buf/O
                         net (fo=30, routed)          0.862     0.862    Vga_controller/MHz25
    SLICE_X6Y11          FDRE                                         r  Vga_controller/vsenable_reg/C
                         clock pessimism             -0.255     0.607    
    SLICE_X6Y11          FDRE (Hold_fdre_C_D)         0.121     0.728    Vga_controller/vsenable_reg
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 Vga_controller/hcs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MHz25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vga_controller/hcs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by MHz25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MHz25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MHz25_clk_wiz_0 rise@0.000ns - MHz25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.893%)  route 0.248ns (57.107%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MHz25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.549     0.549    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocks/inst/MHz25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/inst/clkout1_buf/O
                         net (fo=30, routed)          0.591     0.591    Vga_controller/MHz25
    SLICE_X4Y11          FDRE                                         r  Vga_controller/hcs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  Vga_controller/hcs_reg[6]/Q
                         net (fo=22, routed)          0.248     0.979    Vga_controller/hc[6]
    SLICE_X6Y11          LUT6 (Prop_lut6_I3_O)        0.045     1.024 r  Vga_controller/hcs[8]_i_1/O
                         net (fo=1, routed)           0.000     1.024    Vga_controller/hcs[8]_i_1_n_0
    SLICE_X6Y11          FDRE                                         r  Vga_controller/hcs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock MHz25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.817     0.817    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocks/inst/MHz25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocks/inst/clkout1_buf/O
                         net (fo=30, routed)          0.862     0.862    Vga_controller/MHz25
    SLICE_X6Y11          FDRE                                         r  Vga_controller/hcs_reg[8]/C
                         clock pessimism             -0.255     0.607    
    SLICE_X6Y11          FDRE (Hold_fdre_C_D)         0.120     0.727    Vga_controller/hcs_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 Vga_controller/hcs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MHz25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vga_controller/hcs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MHz25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MHz25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MHz25_clk_wiz_0 rise@0.000ns - MHz25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.183ns (44.787%)  route 0.226ns (55.213%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MHz25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.549     0.549    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocks/inst/MHz25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/inst/clkout1_buf/O
                         net (fo=30, routed)          0.591     0.591    Vga_controller/MHz25
    SLICE_X4Y11          FDRE                                         r  Vga_controller/hcs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  Vga_controller/hcs_reg[6]/Q
                         net (fo=22, routed)          0.226     0.957    Vga_controller/hc[6]
    SLICE_X4Y11          LUT4 (Prop_lut4_I2_O)        0.042     0.999 r  Vga_controller/hcs[7]_i_1/O
                         net (fo=1, routed)           0.000     0.999    Vga_controller/p_0_in[7]
    SLICE_X4Y11          FDRE                                         r  Vga_controller/hcs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MHz25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.817     0.817    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocks/inst/MHz25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocks/inst/clkout1_buf/O
                         net (fo=30, routed)          0.862     0.862    Vga_controller/MHz25
    SLICE_X4Y11          FDRE                                         r  Vga_controller/hcs_reg[7]/C
                         clock pessimism             -0.271     0.591    
    SLICE_X4Y11          FDRE (Hold_fdre_C_D)         0.107     0.698    Vga_controller/hcs_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 Vga_controller/hcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MHz25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vga_controller/hcs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MHz25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MHz25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MHz25_clk_wiz_0 rise@0.000ns - MHz25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.907%)  route 0.211ns (53.093%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MHz25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.549     0.549    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocks/inst/MHz25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/inst/clkout1_buf/O
                         net (fo=30, routed)          0.590     0.590    Vga_controller/MHz25
    SLICE_X4Y12          FDRE                                         r  Vga_controller/hcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.141     0.731 r  Vga_controller/hcs_reg[2]/Q
                         net (fo=22, routed)          0.211     0.941    Vga_controller/hc[2]
    SLICE_X4Y12          LUT3 (Prop_lut3_I0_O)        0.045     0.986 r  Vga_controller/hcs[2]_i_1/O
                         net (fo=1, routed)           0.000     0.986    Vga_controller/p_0_in[2]
    SLICE_X4Y12          FDRE                                         r  Vga_controller/hcs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MHz25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.817     0.817    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocks/inst/MHz25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocks/inst/clkout1_buf/O
                         net (fo=30, routed)          0.860     0.860    Vga_controller/MHz25
    SLICE_X4Y12          FDRE                                         r  Vga_controller/hcs_reg[2]/C
                         clock pessimism             -0.270     0.590    
    SLICE_X4Y12          FDRE (Hold_fdre_C_D)         0.091     0.681    Vga_controller/hcs_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 Vga_controller/hcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MHz25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vga_controller/hcs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MHz25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MHz25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MHz25_clk_wiz_0 rise@0.000ns - MHz25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.227ns (56.221%)  route 0.177ns (43.779%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MHz25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.549     0.549    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocks/inst/MHz25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/inst/clkout1_buf/O
                         net (fo=30, routed)          0.591     0.591    Vga_controller/MHz25
    SLICE_X4Y11          FDRE                                         r  Vga_controller/hcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.128     0.719 r  Vga_controller/hcs_reg[7]/Q
                         net (fo=19, routed)          0.177     0.895    Vga_controller/hc[7]
    SLICE_X4Y11          LUT6 (Prop_lut6_I4_O)        0.099     0.994 r  Vga_controller/hcs[5]_i_1/O
                         net (fo=1, routed)           0.000     0.994    Vga_controller/p_0_in[5]
    SLICE_X4Y11          FDRE                                         r  Vga_controller/hcs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MHz25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.817     0.817    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocks/inst/MHz25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocks/inst/clkout1_buf/O
                         net (fo=30, routed)          0.862     0.862    Vga_controller/MHz25
    SLICE_X4Y11          FDRE                                         r  Vga_controller/hcs_reg[5]/C
                         clock pessimism             -0.271     0.591    
    SLICE_X4Y11          FDRE (Hold_fdre_C_D)         0.092     0.683    Vga_controller/hcs_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Vga_controller/vcs_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MHz25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vga_controller/vcs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MHz25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MHz25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MHz25_clk_wiz_0 rise@0.000ns - MHz25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.209ns (48.250%)  route 0.224ns (51.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MHz25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.549     0.549    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocks/inst/MHz25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/inst/clkout1_buf/O
                         net (fo=30, routed)          0.565     0.565    Vga_controller/MHz25
    SLICE_X12Y9          FDRE                                         r  Vga_controller/vcs_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y9          FDRE (Prop_fdre_C_Q)         0.164     0.729 f  Vga_controller/vcs_reg[9]/Q
                         net (fo=15, routed)          0.224     0.953    Vga_controller/vc[9]
    SLICE_X12Y9          LUT6 (Prop_lut6_I0_O)        0.045     0.998 r  Vga_controller/vcs[3]_i_1/O
                         net (fo=1, routed)           0.000     0.998    Vga_controller/p_0_in__0[3]
    SLICE_X12Y9          FDRE                                         r  Vga_controller/vcs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MHz25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.817     0.817    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocks/inst/MHz25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocks/inst/clkout1_buf/O
                         net (fo=30, routed)          0.835     0.835    Vga_controller/MHz25
    SLICE_X12Y9          FDRE                                         r  Vga_controller/vcs_reg[3]/C
                         clock pessimism             -0.270     0.565    
    SLICE_X12Y9          FDRE (Hold_fdre_C_D)         0.120     0.685    Vga_controller/vcs_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MHz25_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clocks/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    clocks/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clocks/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y15      debR/Q1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y12      debR/Q2_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y12      debR/Q3_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y13      debC/Q1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y13      debC/Q2_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y13      debC/Q3_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y15      debL/Q1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y11      debL/Q2_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clocks/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y15      debR/Q1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y13      debC/Q1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y13      debC/Q2_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y13      debC/Q3_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y15      debL/Q1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y11      debL/Q2_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y11      debL/Q3_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y12      Vga_controller/hcs_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y13      Vga_controller/hcs_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y12      Vga_controller/hcs_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y12      debR/Q2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y12      debR/Q3_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y11      Vga_controller/hcs_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y11      Vga_controller/hcs_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y11      Vga_controller/hcs_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y11      Vga_controller/hcs_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y11      Vga_controller/hcs_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y11      Vga_controller/hcs_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y11      Vga_controller/vsenable_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y15      debR/Q1_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  MHz6_clk_wiz_0
  To Clock:  MHz6_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      164.265ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       46.693ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             164.265ns  (required time - arrival time)
  Source:                 ticks/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MHz6_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ticks/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by MHz6_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             MHz6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (MHz6_clk_wiz_0 rise@166.667ns - MHz6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 1.806ns (78.154%)  route 0.505ns (21.846%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 168.113 - 166.667 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MHz6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.575     1.575    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clocks/inst/MHz6_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocks/inst/clkout2_buf/O
                         net (fo=20, routed)          1.562     1.562    ticks/MHz6
    SLICE_X29Y37         FDRE                                         r  ticks/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  ticks/q_reg[1]/Q
                         net (fo=5, routed)           0.505     2.523    ticks/q_reg[1]
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.197 r  ticks/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.197    ticks/q_reg[0]_i_1_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.311 r  ticks/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.311    ticks/q_reg[4]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.425 r  ticks/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.425    ticks/q_reg[8]_i_1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.539 r  ticks/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.539    ticks/q_reg[12]_i_1_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.873 r  ticks/q_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.873    ticks/q_reg[16]_i_1_n_6
    SLICE_X29Y41         FDRE                                         r  ticks/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock MHz6_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   166.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.457   168.124    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129   164.995 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   166.576    clocks/inst/MHz6_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   166.667 r  clocks/inst/clkout2_buf/O
                         net (fo=20, routed)          1.446   168.113    ticks/MHz6
    SLICE_X29Y41         FDRE                                         r  ticks/q_reg[17]/C
                         clock pessimism              0.094   168.207    
                         clock uncertainty           -0.131   168.076    
    SLICE_X29Y41         FDRE (Setup_fdre_C_D)        0.062   168.138    ticks/q_reg[17]
  -------------------------------------------------------------------
                         required time                        168.138    
                         arrival time                          -3.873    
  -------------------------------------------------------------------
                         slack                                164.265    

Slack (MET) :             164.286ns  (required time - arrival time)
  Source:                 ticks/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MHz6_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ticks/q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by MHz6_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             MHz6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (MHz6_clk_wiz_0 rise@166.667ns - MHz6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 1.785ns (77.954%)  route 0.505ns (22.046%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 168.113 - 166.667 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MHz6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.575     1.575    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clocks/inst/MHz6_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocks/inst/clkout2_buf/O
                         net (fo=20, routed)          1.562     1.562    ticks/MHz6
    SLICE_X29Y37         FDRE                                         r  ticks/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  ticks/q_reg[1]/Q
                         net (fo=5, routed)           0.505     2.523    ticks/q_reg[1]
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.197 r  ticks/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.197    ticks/q_reg[0]_i_1_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.311 r  ticks/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.311    ticks/q_reg[4]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.425 r  ticks/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.425    ticks/q_reg[8]_i_1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.539 r  ticks/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.539    ticks/q_reg[12]_i_1_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.852 r  ticks/q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.852    ticks/q_reg[16]_i_1_n_4
    SLICE_X29Y41         FDRE                                         r  ticks/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock MHz6_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   166.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.457   168.124    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129   164.995 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   166.576    clocks/inst/MHz6_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   166.667 r  clocks/inst/clkout2_buf/O
                         net (fo=20, routed)          1.446   168.113    ticks/MHz6
    SLICE_X29Y41         FDRE                                         r  ticks/q_reg[19]/C
                         clock pessimism              0.094   168.207    
                         clock uncertainty           -0.131   168.076    
    SLICE_X29Y41         FDRE (Setup_fdre_C_D)        0.062   168.138    ticks/q_reg[19]
  -------------------------------------------------------------------
                         required time                        168.138    
                         arrival time                          -3.852    
  -------------------------------------------------------------------
                         slack                                164.286    

Slack (MET) :             164.360ns  (required time - arrival time)
  Source:                 ticks/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MHz6_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ticks/q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by MHz6_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             MHz6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (MHz6_clk_wiz_0 rise@166.667ns - MHz6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.216ns  (logic 1.711ns (77.217%)  route 0.505ns (22.783%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 168.113 - 166.667 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MHz6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.575     1.575    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clocks/inst/MHz6_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocks/inst/clkout2_buf/O
                         net (fo=20, routed)          1.562     1.562    ticks/MHz6
    SLICE_X29Y37         FDRE                                         r  ticks/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  ticks/q_reg[1]/Q
                         net (fo=5, routed)           0.505     2.523    ticks/q_reg[1]
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.197 r  ticks/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.197    ticks/q_reg[0]_i_1_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.311 r  ticks/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.311    ticks/q_reg[4]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.425 r  ticks/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.425    ticks/q_reg[8]_i_1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.539 r  ticks/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.539    ticks/q_reg[12]_i_1_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.778 r  ticks/q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.778    ticks/q_reg[16]_i_1_n_5
    SLICE_X29Y41         FDRE                                         r  ticks/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock MHz6_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   166.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.457   168.124    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129   164.995 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   166.576    clocks/inst/MHz6_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   166.667 r  clocks/inst/clkout2_buf/O
                         net (fo=20, routed)          1.446   168.113    ticks/MHz6
    SLICE_X29Y41         FDRE                                         r  ticks/q_reg[18]/C
                         clock pessimism              0.094   168.207    
                         clock uncertainty           -0.131   168.076    
    SLICE_X29Y41         FDRE (Setup_fdre_C_D)        0.062   168.138    ticks/q_reg[18]
  -------------------------------------------------------------------
                         required time                        168.138    
                         arrival time                          -3.778    
  -------------------------------------------------------------------
                         slack                                164.360    

Slack (MET) :             164.376ns  (required time - arrival time)
  Source:                 ticks/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MHz6_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ticks/q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by MHz6_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             MHz6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (MHz6_clk_wiz_0 rise@166.667ns - MHz6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 1.695ns (77.052%)  route 0.505ns (22.948%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 168.113 - 166.667 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MHz6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.575     1.575    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clocks/inst/MHz6_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocks/inst/clkout2_buf/O
                         net (fo=20, routed)          1.562     1.562    ticks/MHz6
    SLICE_X29Y37         FDRE                                         r  ticks/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  ticks/q_reg[1]/Q
                         net (fo=5, routed)           0.505     2.523    ticks/q_reg[1]
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.197 r  ticks/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.197    ticks/q_reg[0]_i_1_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.311 r  ticks/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.311    ticks/q_reg[4]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.425 r  ticks/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.425    ticks/q_reg[8]_i_1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.539 r  ticks/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.539    ticks/q_reg[12]_i_1_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.762 r  ticks/q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.762    ticks/q_reg[16]_i_1_n_7
    SLICE_X29Y41         FDRE                                         r  ticks/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock MHz6_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   166.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.457   168.124    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129   164.995 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   166.576    clocks/inst/MHz6_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   166.667 r  clocks/inst/clkout2_buf/O
                         net (fo=20, routed)          1.446   168.113    ticks/MHz6
    SLICE_X29Y41         FDRE                                         r  ticks/q_reg[16]/C
                         clock pessimism              0.094   168.207    
                         clock uncertainty           -0.131   168.076    
    SLICE_X29Y41         FDRE (Setup_fdre_C_D)        0.062   168.138    ticks/q_reg[16]
  -------------------------------------------------------------------
                         required time                        168.138    
                         arrival time                          -3.762    
  -------------------------------------------------------------------
                         slack                                164.376    

Slack (MET) :             164.378ns  (required time - arrival time)
  Source:                 ticks/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MHz6_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ticks/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by MHz6_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             MHz6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (MHz6_clk_wiz_0 rise@166.667ns - MHz6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.197ns  (logic 1.692ns (77.020%)  route 0.505ns (22.980%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 168.112 - 166.667 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MHz6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.575     1.575    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clocks/inst/MHz6_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocks/inst/clkout2_buf/O
                         net (fo=20, routed)          1.562     1.562    ticks/MHz6
    SLICE_X29Y37         FDRE                                         r  ticks/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  ticks/q_reg[1]/Q
                         net (fo=5, routed)           0.505     2.523    ticks/q_reg[1]
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.197 r  ticks/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.197    ticks/q_reg[0]_i_1_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.311 r  ticks/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.311    ticks/q_reg[4]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.425 r  ticks/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.425    ticks/q_reg[8]_i_1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.759 r  ticks/q_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.759    ticks/q_reg[12]_i_1_n_6
    SLICE_X29Y40         FDRE                                         r  ticks/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock MHz6_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   166.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.457   168.124    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129   164.995 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   166.576    clocks/inst/MHz6_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   166.667 r  clocks/inst/clkout2_buf/O
                         net (fo=20, routed)          1.445   168.112    ticks/MHz6
    SLICE_X29Y40         FDRE                                         r  ticks/q_reg[13]/C
                         clock pessimism              0.094   168.206    
                         clock uncertainty           -0.131   168.075    
    SLICE_X29Y40         FDRE (Setup_fdre_C_D)        0.062   168.137    ticks/q_reg[13]
  -------------------------------------------------------------------
                         required time                        168.137    
                         arrival time                          -3.759    
  -------------------------------------------------------------------
                         slack                                164.378    

Slack (MET) :             164.399ns  (required time - arrival time)
  Source:                 ticks/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MHz6_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ticks/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by MHz6_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             MHz6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (MHz6_clk_wiz_0 rise@166.667ns - MHz6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.176ns  (logic 1.671ns (76.799%)  route 0.505ns (23.201%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 168.112 - 166.667 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MHz6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.575     1.575    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clocks/inst/MHz6_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocks/inst/clkout2_buf/O
                         net (fo=20, routed)          1.562     1.562    ticks/MHz6
    SLICE_X29Y37         FDRE                                         r  ticks/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  ticks/q_reg[1]/Q
                         net (fo=5, routed)           0.505     2.523    ticks/q_reg[1]
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.197 r  ticks/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.197    ticks/q_reg[0]_i_1_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.311 r  ticks/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.311    ticks/q_reg[4]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.425 r  ticks/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.425    ticks/q_reg[8]_i_1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.738 r  ticks/q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.738    ticks/q_reg[12]_i_1_n_4
    SLICE_X29Y40         FDRE                                         r  ticks/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MHz6_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   166.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.457   168.124    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129   164.995 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   166.576    clocks/inst/MHz6_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   166.667 r  clocks/inst/clkout2_buf/O
                         net (fo=20, routed)          1.445   168.112    ticks/MHz6
    SLICE_X29Y40         FDRE                                         r  ticks/q_reg[15]/C
                         clock pessimism              0.094   168.206    
                         clock uncertainty           -0.131   168.075    
    SLICE_X29Y40         FDRE (Setup_fdre_C_D)        0.062   168.137    ticks/q_reg[15]
  -------------------------------------------------------------------
                         required time                        168.137    
                         arrival time                          -3.738    
  -------------------------------------------------------------------
                         slack                                164.399    

Slack (MET) :             164.473ns  (required time - arrival time)
  Source:                 ticks/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MHz6_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ticks/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by MHz6_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             MHz6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (MHz6_clk_wiz_0 rise@166.667ns - MHz6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.102ns  (logic 1.597ns (75.982%)  route 0.505ns (24.018%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 168.112 - 166.667 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MHz6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.575     1.575    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clocks/inst/MHz6_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocks/inst/clkout2_buf/O
                         net (fo=20, routed)          1.562     1.562    ticks/MHz6
    SLICE_X29Y37         FDRE                                         r  ticks/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  ticks/q_reg[1]/Q
                         net (fo=5, routed)           0.505     2.523    ticks/q_reg[1]
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.197 r  ticks/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.197    ticks/q_reg[0]_i_1_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.311 r  ticks/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.311    ticks/q_reg[4]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.425 r  ticks/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.425    ticks/q_reg[8]_i_1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.664 r  ticks/q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.664    ticks/q_reg[12]_i_1_n_5
    SLICE_X29Y40         FDRE                                         r  ticks/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock MHz6_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   166.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.457   168.124    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129   164.995 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   166.576    clocks/inst/MHz6_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   166.667 r  clocks/inst/clkout2_buf/O
                         net (fo=20, routed)          1.445   168.112    ticks/MHz6
    SLICE_X29Y40         FDRE                                         r  ticks/q_reg[14]/C
                         clock pessimism              0.094   168.206    
                         clock uncertainty           -0.131   168.075    
    SLICE_X29Y40         FDRE (Setup_fdre_C_D)        0.062   168.137    ticks/q_reg[14]
  -------------------------------------------------------------------
                         required time                        168.137    
                         arrival time                          -3.664    
  -------------------------------------------------------------------
                         slack                                164.473    

Slack (MET) :             164.489ns  (required time - arrival time)
  Source:                 ticks/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MHz6_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ticks/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MHz6_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             MHz6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (MHz6_clk_wiz_0 rise@166.667ns - MHz6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.086ns  (logic 1.581ns (75.798%)  route 0.505ns (24.202%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 168.112 - 166.667 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MHz6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.575     1.575    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clocks/inst/MHz6_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocks/inst/clkout2_buf/O
                         net (fo=20, routed)          1.562     1.562    ticks/MHz6
    SLICE_X29Y37         FDRE                                         r  ticks/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  ticks/q_reg[1]/Q
                         net (fo=5, routed)           0.505     2.523    ticks/q_reg[1]
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.197 r  ticks/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.197    ticks/q_reg[0]_i_1_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.311 r  ticks/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.311    ticks/q_reg[4]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.425 r  ticks/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.425    ticks/q_reg[8]_i_1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.648 r  ticks/q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.648    ticks/q_reg[12]_i_1_n_7
    SLICE_X29Y40         FDRE                                         r  ticks/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MHz6_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   166.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.457   168.124    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129   164.995 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   166.576    clocks/inst/MHz6_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   166.667 r  clocks/inst/clkout2_buf/O
                         net (fo=20, routed)          1.445   168.112    ticks/MHz6
    SLICE_X29Y40         FDRE                                         r  ticks/q_reg[12]/C
                         clock pessimism              0.094   168.206    
                         clock uncertainty           -0.131   168.075    
    SLICE_X29Y40         FDRE (Setup_fdre_C_D)        0.062   168.137    ticks/q_reg[12]
  -------------------------------------------------------------------
                         required time                        168.137    
                         arrival time                          -3.648    
  -------------------------------------------------------------------
                         slack                                164.489    

Slack (MET) :             164.492ns  (required time - arrival time)
  Source:                 ticks/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MHz6_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ticks/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MHz6_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             MHz6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (MHz6_clk_wiz_0 rise@166.667ns - MHz6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.083ns  (logic 1.578ns (75.763%)  route 0.505ns (24.237%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 168.112 - 166.667 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MHz6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.575     1.575    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clocks/inst/MHz6_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocks/inst/clkout2_buf/O
                         net (fo=20, routed)          1.562     1.562    ticks/MHz6
    SLICE_X29Y37         FDRE                                         r  ticks/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  ticks/q_reg[1]/Q
                         net (fo=5, routed)           0.505     2.523    ticks/q_reg[1]
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.197 r  ticks/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.197    ticks/q_reg[0]_i_1_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.311 r  ticks/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.311    ticks/q_reg[4]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.645 r  ticks/q_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.645    ticks/q_reg[8]_i_1_n_6
    SLICE_X29Y39         FDRE                                         r  ticks/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MHz6_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   166.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.457   168.124    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129   164.995 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   166.576    clocks/inst/MHz6_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   166.667 r  clocks/inst/clkout2_buf/O
                         net (fo=20, routed)          1.445   168.112    ticks/MHz6
    SLICE_X29Y39         FDRE                                         r  ticks/q_reg[9]/C
                         clock pessimism              0.094   168.206    
                         clock uncertainty           -0.131   168.075    
    SLICE_X29Y39         FDRE (Setup_fdre_C_D)        0.062   168.137    ticks/q_reg[9]
  -------------------------------------------------------------------
                         required time                        168.137    
                         arrival time                          -3.645    
  -------------------------------------------------------------------
                         slack                                164.492    

Slack (MET) :             164.513ns  (required time - arrival time)
  Source:                 ticks/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MHz6_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ticks/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by MHz6_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             MHz6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (MHz6_clk_wiz_0 rise@166.667ns - MHz6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 1.557ns (75.516%)  route 0.505ns (24.484%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 168.112 - 166.667 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MHz6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.575     1.575    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clocks/inst/MHz6_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocks/inst/clkout2_buf/O
                         net (fo=20, routed)          1.562     1.562    ticks/MHz6
    SLICE_X29Y37         FDRE                                         r  ticks/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  ticks/q_reg[1]/Q
                         net (fo=5, routed)           0.505     2.523    ticks/q_reg[1]
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.197 r  ticks/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.197    ticks/q_reg[0]_i_1_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.311 r  ticks/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.311    ticks/q_reg[4]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.624 r  ticks/q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.624    ticks/q_reg[8]_i_1_n_4
    SLICE_X29Y39         FDRE                                         r  ticks/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock MHz6_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   166.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.457   168.124    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129   164.995 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   166.576    clocks/inst/MHz6_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   166.667 r  clocks/inst/clkout2_buf/O
                         net (fo=20, routed)          1.445   168.112    ticks/MHz6
    SLICE_X29Y39         FDRE                                         r  ticks/q_reg[11]/C
                         clock pessimism              0.094   168.206    
                         clock uncertainty           -0.131   168.075    
    SLICE_X29Y39         FDRE (Setup_fdre_C_D)        0.062   168.137    ticks/q_reg[11]
  -------------------------------------------------------------------
                         required time                        168.137    
                         arrival time                          -3.624    
  -------------------------------------------------------------------
                         slack                                164.513    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 ticks/q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by MHz6_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ticks/q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by MHz6_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             MHz6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MHz6_clk_wiz_0 rise@0.000ns - MHz6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.658%)  route 0.130ns (34.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MHz6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.549     0.549    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clocks/inst/MHz6_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/inst/clkout2_buf/O
                         net (fo=20, routed)          0.562     0.562    ticks/MHz6
    SLICE_X29Y41         FDRE                                         r  ticks/q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  ticks/q_reg[19]/Q
                         net (fo=4, routed)           0.130     0.833    ticks/q_reg[19]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.941 r  ticks/q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.941    ticks/q_reg[16]_i_1_n_4
    SLICE_X29Y41         FDRE                                         r  ticks/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock MHz6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.817     0.817    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clocks/inst/MHz6_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocks/inst/clkout2_buf/O
                         net (fo=20, routed)          0.832     0.832    ticks/MHz6
    SLICE_X29Y41         FDRE                                         r  ticks/q_reg[19]/C
                         clock pessimism             -0.270     0.562    
    SLICE_X29Y41         FDRE (Hold_fdre_C_D)         0.105     0.667    ticks/q_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 ticks/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by MHz6_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ticks/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by MHz6_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             MHz6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MHz6_clk_wiz_0 rise@0.000ns - MHz6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.268%)  route 0.133ns (34.732%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MHz6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.549     0.549    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clocks/inst/MHz6_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/inst/clkout2_buf/O
                         net (fo=20, routed)          0.561     0.561    ticks/MHz6
    SLICE_X29Y39         FDRE                                         r  ticks/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  ticks/q_reg[11]/Q
                         net (fo=6, routed)           0.133     0.834    ticks/q_reg[11]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.942 r  ticks/q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.942    ticks/q_reg[8]_i_1_n_4
    SLICE_X29Y39         FDRE                                         r  ticks/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock MHz6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.817     0.817    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clocks/inst/MHz6_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocks/inst/clkout2_buf/O
                         net (fo=20, routed)          0.831     0.831    ticks/MHz6
    SLICE_X29Y39         FDRE                                         r  ticks/q_reg[11]/C
                         clock pessimism             -0.270     0.561    
    SLICE_X29Y39         FDRE (Hold_fdre_C_D)         0.105     0.666    ticks/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 ticks/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MHz6_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ticks/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MHz6_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             MHz6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MHz6_clk_wiz_0 rise@0.000ns - MHz6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.268%)  route 0.133ns (34.732%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MHz6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.549     0.549    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clocks/inst/MHz6_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/inst/clkout2_buf/O
                         net (fo=20, routed)          0.561     0.561    ticks/MHz6
    SLICE_X29Y38         FDRE                                         r  ticks/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  ticks/q_reg[7]/Q
                         net (fo=6, routed)           0.133     0.834    ticks/q_reg[7]
    SLICE_X29Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.942 r  ticks/q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.942    ticks/q_reg[4]_i_1_n_4
    SLICE_X29Y38         FDRE                                         r  ticks/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MHz6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.817     0.817    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clocks/inst/MHz6_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocks/inst/clkout2_buf/O
                         net (fo=20, routed)          0.831     0.831    ticks/MHz6
    SLICE_X29Y38         FDRE                                         r  ticks/q_reg[7]/C
                         clock pessimism             -0.270     0.561    
    SLICE_X29Y38         FDRE (Hold_fdre_C_D)         0.105     0.666    ticks/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 ticks/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MHz6_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ticks/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MHz6_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             MHz6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MHz6_clk_wiz_0 rise@0.000ns - MHz6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.268%)  route 0.133ns (34.732%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MHz6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.549     0.549    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clocks/inst/MHz6_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/inst/clkout2_buf/O
                         net (fo=20, routed)          0.560     0.560    ticks/MHz6
    SLICE_X29Y37         FDRE                                         r  ticks/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  ticks/q_reg[3]/Q
                         net (fo=6, routed)           0.133     0.833    ticks/q_reg[3]
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.941 r  ticks/q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.941    ticks/q_reg[0]_i_1_n_4
    SLICE_X29Y37         FDRE                                         r  ticks/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MHz6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.817     0.817    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clocks/inst/MHz6_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocks/inst/clkout2_buf/O
                         net (fo=20, routed)          0.829     0.829    ticks/MHz6
    SLICE_X29Y37         FDRE                                         r  ticks/q_reg[3]/C
                         clock pessimism             -0.269     0.560    
    SLICE_X29Y37         FDRE (Hold_fdre_C_D)         0.105     0.665    ticks/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 ticks/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by MHz6_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ticks/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by MHz6_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             MHz6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MHz6_clk_wiz_0 rise@0.000ns - MHz6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.268%)  route 0.133ns (34.732%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MHz6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.549     0.549    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clocks/inst/MHz6_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/inst/clkout2_buf/O
                         net (fo=20, routed)          0.562     0.562    ticks/MHz6
    SLICE_X29Y40         FDRE                                         r  ticks/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  ticks/q_reg[15]/Q
                         net (fo=6, routed)           0.133     0.835    ticks/q_reg[15]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.943 r  ticks/q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.943    ticks/q_reg[12]_i_1_n_4
    SLICE_X29Y40         FDRE                                         r  ticks/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MHz6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.817     0.817    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clocks/inst/MHz6_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocks/inst/clkout2_buf/O
                         net (fo=20, routed)          0.832     0.832    ticks/MHz6
    SLICE_X29Y40         FDRE                                         r  ticks/q_reg[15]/C
                         clock pessimism             -0.270     0.562    
    SLICE_X29Y40         FDRE (Hold_fdre_C_D)         0.105     0.667    ticks/q_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 ticks/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MHz6_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ticks/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MHz6_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             MHz6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MHz6_clk_wiz_0 rise@0.000ns - MHz6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.256ns (66.417%)  route 0.129ns (33.583%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MHz6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.549     0.549    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clocks/inst/MHz6_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/inst/clkout2_buf/O
                         net (fo=20, routed)          0.561     0.561    ticks/MHz6
    SLICE_X29Y38         FDRE                                         r  ticks/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  ticks/q_reg[4]/Q
                         net (fo=6, routed)           0.129     0.831    ticks/q_reg[4]
    SLICE_X29Y38         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.946 r  ticks/q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.946    ticks/q_reg[4]_i_1_n_7
    SLICE_X29Y38         FDRE                                         r  ticks/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MHz6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.817     0.817    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clocks/inst/MHz6_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocks/inst/clkout2_buf/O
                         net (fo=20, routed)          0.831     0.831    ticks/MHz6
    SLICE_X29Y38         FDRE                                         r  ticks/q_reg[4]/C
                         clock pessimism             -0.270     0.561    
    SLICE_X29Y38         FDRE (Hold_fdre_C_D)         0.105     0.666    ticks/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 ticks/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MHz6_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ticks/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by MHz6_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             MHz6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MHz6_clk_wiz_0 rise@0.000ns - MHz6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.256ns (66.417%)  route 0.129ns (33.583%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MHz6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.549     0.549    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clocks/inst/MHz6_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/inst/clkout2_buf/O
                         net (fo=20, routed)          0.561     0.561    ticks/MHz6
    SLICE_X29Y39         FDRE                                         r  ticks/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  ticks/q_reg[8]/Q
                         net (fo=6, routed)           0.129     0.831    ticks/q_reg[8]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.946 r  ticks/q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.946    ticks/q_reg[8]_i_1_n_7
    SLICE_X29Y39         FDRE                                         r  ticks/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock MHz6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.817     0.817    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clocks/inst/MHz6_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocks/inst/clkout2_buf/O
                         net (fo=20, routed)          0.831     0.831    ticks/MHz6
    SLICE_X29Y39         FDRE                                         r  ticks/q_reg[8]/C
                         clock pessimism             -0.270     0.561    
    SLICE_X29Y39         FDRE (Hold_fdre_C_D)         0.105     0.666    ticks/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 ticks/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by MHz6_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ticks/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MHz6_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             MHz6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MHz6_clk_wiz_0 rise@0.000ns - MHz6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.256ns (66.417%)  route 0.129ns (33.583%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MHz6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.549     0.549    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clocks/inst/MHz6_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/inst/clkout2_buf/O
                         net (fo=20, routed)          0.562     0.562    ticks/MHz6
    SLICE_X29Y40         FDRE                                         r  ticks/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  ticks/q_reg[12]/Q
                         net (fo=6, routed)           0.129     0.832    ticks/q_reg[12]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.947 r  ticks/q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.947    ticks/q_reg[12]_i_1_n_7
    SLICE_X29Y40         FDRE                                         r  ticks/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MHz6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.817     0.817    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clocks/inst/MHz6_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocks/inst/clkout2_buf/O
                         net (fo=20, routed)          0.832     0.832    ticks/MHz6
    SLICE_X29Y40         FDRE                                         r  ticks/q_reg[12]/C
                         clock pessimism             -0.270     0.562    
    SLICE_X29Y40         FDRE (Hold_fdre_C_D)         0.105     0.667    ticks/q_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 ticks/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by MHz6_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ticks/q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by MHz6_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             MHz6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MHz6_clk_wiz_0 rise@0.000ns - MHz6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.256ns (66.417%)  route 0.129ns (33.583%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MHz6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.549     0.549    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clocks/inst/MHz6_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/inst/clkout2_buf/O
                         net (fo=20, routed)          0.562     0.562    ticks/MHz6
    SLICE_X29Y41         FDRE                                         r  ticks/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  ticks/q_reg[16]/Q
                         net (fo=6, routed)           0.129     0.832    ticks/q_reg[16]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.947 r  ticks/q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.947    ticks/q_reg[16]_i_1_n_7
    SLICE_X29Y41         FDRE                                         r  ticks/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock MHz6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.817     0.817    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clocks/inst/MHz6_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocks/inst/clkout2_buf/O
                         net (fo=20, routed)          0.832     0.832    ticks/MHz6
    SLICE_X29Y41         FDRE                                         r  ticks/q_reg[16]/C
                         clock pessimism             -0.270     0.562    
    SLICE_X29Y41         FDRE (Hold_fdre_C_D)         0.105     0.667    ticks/q_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 ticks/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MHz6_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ticks/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by MHz6_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             MHz6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MHz6_clk_wiz_0 rise@0.000ns - MHz6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.344%)  route 0.134ns (34.656%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MHz6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.549     0.549    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clocks/inst/MHz6_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/inst/clkout2_buf/O
                         net (fo=20, routed)          0.561     0.561    ticks/MHz6
    SLICE_X29Y38         FDRE                                         r  ticks/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  ticks/q_reg[6]/Q
                         net (fo=6, routed)           0.134     0.835    ticks/q_reg[6]
    SLICE_X29Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.946 r  ticks/q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.946    ticks/q_reg[4]_i_1_n_5
    SLICE_X29Y38         FDRE                                         r  ticks/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MHz6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.817     0.817    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clocks/inst/MHz6_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocks/inst/clkout2_buf/O
                         net (fo=20, routed)          0.831     0.831    ticks/MHz6
    SLICE_X29Y38         FDRE                                         r  ticks/q_reg[6]/C
                         clock pessimism             -0.270     0.561    
    SLICE_X29Y38         FDRE (Hold_fdre_C_D)         0.105     0.666    ticks/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MHz6_clk_wiz_0
Waveform(ns):       { 0.000 83.333 }
Period(ns):         166.667
Sources:            { clocks/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         166.667     164.511    BUFGCTRL_X0Y3    clocks/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         166.667     165.418    MMCME2_ADV_X1Y0  clocks/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         166.667     165.667    SLICE_X29Y37     ticks/q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         166.667     165.667    SLICE_X29Y39     ticks/q_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         166.667     165.667    SLICE_X29Y39     ticks/q_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         166.667     165.667    SLICE_X29Y40     ticks/q_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         166.667     165.667    SLICE_X29Y40     ticks/q_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         166.667     165.667    SLICE_X29Y40     ticks/q_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         166.667     165.667    SLICE_X29Y40     ticks/q_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         166.667     165.667    SLICE_X29Y41     ticks/q_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       166.667     46.693     MMCME2_ADV_X1Y0  clocks/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         83.333      82.833     SLICE_X29Y37     ticks/q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         83.333      82.833     SLICE_X29Y37     ticks/q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         83.333      82.833     SLICE_X29Y37     ticks/q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         83.333      82.833     SLICE_X29Y37     ticks/q_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         83.333      82.833     SLICE_X29Y37     ticks/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         83.333      82.833     SLICE_X29Y39     ticks/q_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         83.333      82.833     SLICE_X29Y39     ticks/q_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         83.333      82.833     SLICE_X29Y39     ticks/q_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         83.333      82.833     SLICE_X29Y39     ticks/q_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         83.333      82.833     SLICE_X29Y40     ticks/q_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         83.333      82.833     SLICE_X29Y37     ticks/q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         83.333      82.833     SLICE_X29Y37     ticks/q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         83.333      82.833     SLICE_X29Y39     ticks/q_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         83.333      82.833     SLICE_X29Y39     ticks/q_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         83.333      82.833     SLICE_X29Y39     ticks/q_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         83.333      82.833     SLICE_X29Y39     ticks/q_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         83.333      82.833     SLICE_X29Y40     ticks/q_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         83.333      82.833     SLICE_X29Y40     ticks/q_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         83.333      82.833     SLICE_X29Y40     ticks/q_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         83.333      82.833     SLICE_X29Y40     ticks/q_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clocks/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    clocks/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clocks/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clocks/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.018ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.018ns  (required time - arrival time)
  Source:                 alien_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vga_tekenaar/R_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.840ns  (logic 2.106ns (23.824%)  route 6.734ns (76.176%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.598     5.119    alien_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  alien_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[26])
                                                      0.882     6.001 f  alien_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOBDO[26]
                         net (fo=2, routed)           2.142     8.143    Vga_tekenaar/bbstub_douta[125]_0[65]
    SLICE_X40Y18         LUT3 (Prop_lut3_I2_O)        0.152     8.295 f  Vga_tekenaar/R_i_123/O
                         net (fo=1, routed)           0.652     8.947    Vga_tekenaar/R_i_123_n_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I1_O)        0.326     9.273 r  Vga_tekenaar/R_i_53/O
                         net (fo=1, routed)           0.000     9.273    Vga_tekenaar/R_i_53_n_0
    SLICE_X41Y18         MUXF7 (Prop_muxf7_I0_O)      0.212     9.485 r  Vga_tekenaar/R_reg_i_24/O
                         net (fo=1, routed)           0.000     9.485    Vga_tekenaar/R_reg_i_24_n_0
    SLICE_X41Y18         MUXF8 (Prop_muxf8_I1_O)      0.094     9.579 r  Vga_tekenaar/R_reg_i_6/O
                         net (fo=1, routed)           1.157    10.736    Vga_tekenaar/R_reg_i_6_n_0
    SLICE_X11Y18         LUT6 (Prop_lut6_I2_O)        0.316    11.052 r  Vga_tekenaar/R_i_2/O
                         net (fo=1, routed)           1.075    12.127    Vga_tekenaar/R_i_2_n_0
    SLICE_X9Y15          LUT5 (Prop_lut5_I0_O)        0.124    12.251 r  Vga_tekenaar/R_i_1/O
                         net (fo=1, routed)           1.707    13.958    Vga_tekenaar/R_i_1_n_0
    SLICE_X9Y15          FDRE                                         r  Vga_tekenaar/R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.444    14.785    Vga_tekenaar/clk
    SLICE_X9Y15          FDRE                                         r  Vga_tekenaar/R_reg/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X9Y15          FDRE (Setup_fdre_C_D)       -0.047    14.977    Vga_tekenaar/R_reg
  -------------------------------------------------------------------
                         required time                         14.977    
                         arrival time                         -13.958    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             2.835ns  (required time - arrival time)
  Source:                 tank_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vga_tekenaar/B_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.088ns  (logic 1.912ns (26.974%)  route 5.176ns (73.026%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.609     5.130    tank_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  tank_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      0.882     6.012 f  tank_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOBDO[14]
                         net (fo=2, routed)           2.159     8.170    Vga_tekenaar/bbstub_douta[125][112]
    SLICE_X7Y10          LUT6 (Prop_lut6_I3_O)        0.124     8.294 f  Vga_tekenaar/R_i_141/O
                         net (fo=2, routed)           1.010     9.305    Vga_tekenaar/R_i_141_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I1_O)        0.124     9.429 f  Vga_tekenaar/B_i_51/O
                         net (fo=1, routed)           0.000     9.429    Vga_tekenaar/B_i_51_n_0
    SLICE_X6Y9           MUXF7 (Prop_muxf7_I0_O)      0.241     9.670 f  Vga_tekenaar/B_reg_i_24/O
                         net (fo=1, routed)           0.000     9.670    Vga_tekenaar/B_reg_i_24_n_0
    SLICE_X6Y9           MUXF8 (Prop_muxf8_I0_O)      0.098     9.768 f  Vga_tekenaar/B_reg_i_9/O
                         net (fo=1, routed)           0.831    10.599    Vga_controller/left_right_reg[4]_2
    SLICE_X7Y10          LUT6 (Prop_lut6_I3_O)        0.319    10.918 r  Vga_controller/B_i_2/O
                         net (fo=1, routed)           1.176    12.094    Vga_controller/B_i_2_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I0_O)        0.124    12.218 r  Vga_controller/B_i_1/O
                         net (fo=1, routed)           0.000    12.218    Vga_tekenaar/B_reg_15
    SLICE_X9Y15          FDRE                                         r  Vga_tekenaar/B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.444    14.785    Vga_tekenaar/clk
    SLICE_X9Y15          FDRE                                         r  Vga_tekenaar/B_reg/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X9Y15          FDRE (Setup_fdre_C_D)        0.029    15.053    Vga_tekenaar/B_reg
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                         -12.218    
  -------------------------------------------------------------------
                         slack                                  2.835    

Slack (MET) :             2.854ns  (required time - arrival time)
  Source:                 alien_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vga_tekenaar/G_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.992ns  (logic 1.912ns (27.344%)  route 5.080ns (72.656%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.602     5.123    alien_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  alien_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      0.882     6.005 f  alien_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOADO[29]
                         net (fo=2, routed)           1.592     7.596    Vga_tekenaar/bbstub_douta[125]_0[98]
    SLICE_X42Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.720 f  Vga_tekenaar/G_i_70/O
                         net (fo=2, routed)           1.669     9.390    Vga_tekenaar/G_i_70_n_0
    SLICE_X14Y18         LUT6 (Prop_lut6_I0_O)        0.124     9.514 f  Vga_tekenaar/G_i_37/O
                         net (fo=1, routed)           0.000     9.514    Vga_tekenaar/G_i_37_n_0
    SLICE_X14Y18         MUXF7 (Prop_muxf7_I0_O)      0.241     9.755 f  Vga_tekenaar/G_reg_i_16/O
                         net (fo=1, routed)           0.000     9.755    Vga_tekenaar/G_reg_i_16_n_0
    SLICE_X14Y18         MUXF8 (Prop_muxf8_I0_O)      0.098     9.853 f  Vga_tekenaar/G_reg_i_6/O
                         net (fo=1, routed)           0.905    10.758    Vga_tekenaar/G_reg_i_6_n_0
    SLICE_X11Y18         LUT6 (Prop_lut6_I1_O)        0.319    11.077 r  Vga_tekenaar/G_i_2/O
                         net (fo=1, routed)           0.914    11.991    Vga_tekenaar/G_i_2_n_0
    SLICE_X9Y12          LUT6 (Prop_lut6_I0_O)        0.124    12.115 r  Vga_tekenaar/G_i_1/O
                         net (fo=1, routed)           0.000    12.115    Vga_tekenaar/G_i_1_n_0
    SLICE_X9Y12          FDRE                                         r  Vga_tekenaar/G_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.446    14.787    Vga_tekenaar/clk
    SLICE_X9Y12          FDRE                                         r  Vga_tekenaar/G_reg/C
                         clock pessimism              0.188    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X9Y12          FDRE (Setup_fdre_C_D)        0.029    14.969    Vga_tekenaar/G_reg
  -------------------------------------------------------------------
                         required time                         14.969    
                         arrival time                         -12.115    
  -------------------------------------------------------------------
                         slack                                  2.854    

Slack (MET) :             5.882ns  (required time - arrival time)
  Source:                 Vga_tekenaar/G_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vga_tekenaar/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.050ns  (logic 0.580ns (14.322%)  route 3.470ns (85.678%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.565     5.086    Vga_tekenaar/clk
    SLICE_X9Y12          FDRE                                         r  Vga_tekenaar/G_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  Vga_tekenaar/G_reg/Q
                         net (fo=2, routed)           0.962     6.505    Vga_tekenaar/G
    SLICE_X9Y15          LUT2 (Prop_lut2_I0_O)        0.124     6.629 r  Vga_tekenaar/green[3]_i_1/O
                         net (fo=3, routed)           2.507     9.136    Vga_tekenaar/green[3]_i_1_n_0
    SLICE_X0Y46          FDRE                                         r  Vga_tekenaar/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.519    14.860    Vga_tekenaar/clk
    SLICE_X0Y46          FDRE                                         r  Vga_tekenaar/green_reg[3]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y46          FDRE (Setup_fdre_C_D)       -0.067    15.018    Vga_tekenaar/green_reg[3]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                          -9.136    
  -------------------------------------------------------------------
                         slack                                  5.882    

Slack (MET) :             6.138ns  (required time - arrival time)
  Source:                 Vga_tekenaar/R_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vga_tekenaar/red_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.585ns  (logic 0.746ns (20.811%)  route 2.839ns (79.189%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.562     5.083    Vga_tekenaar/clk
    SLICE_X9Y15          FDRE                                         r  Vga_tekenaar/R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.419     5.502 r  Vga_tekenaar/R_reg/Q
                         net (fo=2, routed)           0.652     6.154    Vga_tekenaar/R
    SLICE_X9Y15          LUT2 (Prop_lut2_I0_O)        0.327     6.481 r  Vga_tekenaar/red[3]_i_1/O
                         net (fo=4, routed)           2.187     8.668    Vga_tekenaar/red[3]_i_1_n_0
    SLICE_X0Y37          FDRE                                         r  Vga_tekenaar/red_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.515    14.856    Vga_tekenaar/clk
    SLICE_X0Y37          FDRE                                         r  Vga_tekenaar/red_reg[3]_lopt_replica_3/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X0Y37          FDRE (Setup_fdre_C_D)       -0.275    14.806    Vga_tekenaar/red_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                          -8.668    
  -------------------------------------------------------------------
                         slack                                  6.138    

Slack (MET) :             6.149ns  (required time - arrival time)
  Source:                 Vga_tekenaar/B_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vga_tekenaar/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.577ns  (logic 0.609ns (17.026%)  route 2.968ns (82.974%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.562     5.083    Vga_tekenaar/clk
    SLICE_X9Y15          FDRE                                         r  Vga_tekenaar/B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.456     5.539 r  Vga_tekenaar/B_reg/Q
                         net (fo=2, routed)           0.582     6.122    Vga_tekenaar/B
    SLICE_X9Y15          LUT2 (Prop_lut2_I0_O)        0.153     6.275 r  Vga_tekenaar/blue[3]_i_1/O
                         net (fo=4, routed)           2.386     8.660    Vga_tekenaar/blue[3]_i_1_n_0
    SLICE_X0Y34          FDRE                                         r  Vga_tekenaar/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.513    14.854    Vga_tekenaar/clk
    SLICE_X0Y34          FDRE                                         r  Vga_tekenaar/blue_reg[3]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X0Y34          FDRE (Setup_fdre_C_D)       -0.270    14.809    Vga_tekenaar/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                          -8.660    
  -------------------------------------------------------------------
                         slack                                  6.149    

Slack (MET) :             6.198ns  (required time - arrival time)
  Source:                 Vga_tekenaar/G_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vga_tekenaar/green_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 0.580ns (15.603%)  route 3.137ns (84.397%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.565     5.086    Vga_tekenaar/clk
    SLICE_X9Y12          FDRE                                         r  Vga_tekenaar/G_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  Vga_tekenaar/G_reg/Q
                         net (fo=2, routed)           0.962     6.505    Vga_tekenaar/G
    SLICE_X9Y15          LUT2 (Prop_lut2_I0_O)        0.124     6.629 r  Vga_tekenaar/green[3]_i_1/O
                         net (fo=3, routed)           2.175     8.803    Vga_tekenaar/green[3]_i_1_n_0
    SLICE_X0Y39          FDRE                                         r  Vga_tekenaar/green_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.517    14.858    Vga_tekenaar/clk
    SLICE_X0Y39          FDRE                                         r  Vga_tekenaar/green_reg[3]_lopt_replica_2/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)       -0.081    15.002    Vga_tekenaar/green_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.002    
                         arrival time                          -8.803    
  -------------------------------------------------------------------
                         slack                                  6.198    

Slack (MET) :             6.201ns  (required time - arrival time)
  Source:                 Vga_tekenaar/R_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vga_tekenaar/red_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 0.746ns (21.134%)  route 2.784ns (78.866%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.562     5.083    Vga_tekenaar/clk
    SLICE_X9Y15          FDRE                                         r  Vga_tekenaar/R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.419     5.502 r  Vga_tekenaar/R_reg/Q
                         net (fo=2, routed)           0.652     6.154    Vga_tekenaar/R
    SLICE_X9Y15          LUT2 (Prop_lut2_I0_O)        0.327     6.481 r  Vga_tekenaar/red[3]_i_1/O
                         net (fo=4, routed)           2.132     8.613    Vga_tekenaar/red[3]_i_1_n_0
    SLICE_X0Y39          FDRE                                         r  Vga_tekenaar/red_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.517    14.858    Vga_tekenaar/clk
    SLICE_X0Y39          FDRE                                         r  Vga_tekenaar/red_reg[3]_lopt_replica/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)       -0.269    14.814    Vga_tekenaar/red_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                          -8.613    
  -------------------------------------------------------------------
                         slack                                  6.201    

Slack (MET) :             6.201ns  (required time - arrival time)
  Source:                 Vga_tekenaar/R_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vga_tekenaar/red_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.533ns  (logic 0.746ns (21.117%)  route 2.787ns (78.883%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.562     5.083    Vga_tekenaar/clk
    SLICE_X9Y15          FDRE                                         r  Vga_tekenaar/R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.419     5.502 r  Vga_tekenaar/R_reg/Q
                         net (fo=2, routed)           0.652     6.154    Vga_tekenaar/R
    SLICE_X9Y15          LUT2 (Prop_lut2_I0_O)        0.327     6.481 r  Vga_tekenaar/red[3]_i_1/O
                         net (fo=4, routed)           2.135     8.616    Vga_tekenaar/red[3]_i_1_n_0
    SLICE_X0Y39          FDRE                                         r  Vga_tekenaar/red_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.517    14.858    Vga_tekenaar/clk
    SLICE_X0Y39          FDRE                                         r  Vga_tekenaar/red_reg[3]_lopt_replica_2/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)       -0.266    14.817    Vga_tekenaar/red_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                          -8.616    
  -------------------------------------------------------------------
                         slack                                  6.201    

Slack (MET) :             6.207ns  (required time - arrival time)
  Source:                 Vga_tekenaar/G_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vga_tekenaar/green_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.723ns  (logic 0.580ns (15.579%)  route 3.143ns (84.421%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.565     5.086    Vga_tekenaar/clk
    SLICE_X9Y12          FDRE                                         r  Vga_tekenaar/G_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  Vga_tekenaar/G_reg/Q
                         net (fo=2, routed)           0.962     6.505    Vga_tekenaar/G
    SLICE_X9Y15          LUT2 (Prop_lut2_I0_O)        0.124     6.629 r  Vga_tekenaar/green[3]_i_1/O
                         net (fo=3, routed)           2.181     8.809    Vga_tekenaar/green[3]_i_1_n_0
    SLICE_X0Y39          FDRE                                         r  Vga_tekenaar/green_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.517    14.858    Vga_tekenaar/clk
    SLICE_X0Y39          FDRE                                         r  Vga_tekenaar/green_reg[3]_lopt_replica/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)       -0.067    15.016    Vga_tekenaar/green_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                          -8.809    
  -------------------------------------------------------------------
                         slack                                  6.207    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Vga_tekenaar/B_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vga_tekenaar/B_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.562     1.445    Vga_tekenaar/clk
    SLICE_X9Y15          FDRE                                         r  Vga_tekenaar/B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Vga_tekenaar/B_reg/Q
                         net (fo=2, routed)           0.168     1.754    Vga_controller/B
    SLICE_X9Y15          LUT6 (Prop_lut6_I5_O)        0.045     1.799 r  Vga_controller/B_i_1/O
                         net (fo=1, routed)           0.000     1.799    Vga_tekenaar/B_reg_15
    SLICE_X9Y15          FDRE                                         r  Vga_tekenaar/B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.830     1.957    Vga_tekenaar/clk
    SLICE_X9Y15          FDRE                                         r  Vga_tekenaar/B_reg/C
                         clock pessimism             -0.512     1.445    
    SLICE_X9Y15          FDRE (Hold_fdre_C_D)         0.091     1.536    Vga_tekenaar/B_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 Vga_tekenaar/G_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vga_tekenaar/G_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.293%)  route 0.287ns (60.707%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.563     1.446    Vga_tekenaar/clk
    SLICE_X9Y12          FDRE                                         r  Vga_tekenaar/G_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Vga_tekenaar/G_reg/Q
                         net (fo=2, routed)           0.287     1.874    Vga_tekenaar/G
    SLICE_X9Y12          LUT6 (Prop_lut6_I5_O)        0.045     1.919 r  Vga_tekenaar/G_i_1/O
                         net (fo=1, routed)           0.000     1.919    Vga_tekenaar/G_i_1_n_0
    SLICE_X9Y12          FDRE                                         r  Vga_tekenaar/G_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.832     1.959    Vga_tekenaar/clk
    SLICE_X9Y12          FDRE                                         r  Vga_tekenaar/G_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X9Y12          FDRE (Hold_fdre_C_D)         0.091     1.537    Vga_tekenaar/G_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             1.237ns  (arrival time - required time)
  Source:                 Vga_tekenaar/R_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vga_tekenaar/R_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.312ns  (logic 0.227ns (17.300%)  route 1.085ns (82.700%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.562     1.445    Vga_tekenaar/clk
    SLICE_X9Y15          FDRE                                         r  Vga_tekenaar/R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.128     1.573 r  Vga_tekenaar/R_reg/Q
                         net (fo=2, routed)           0.219     1.792    Vga_tekenaar/R
    SLICE_X9Y15          LUT5 (Prop_lut5_I4_O)        0.099     1.891 r  Vga_tekenaar/R_i_1/O
                         net (fo=1, routed)           0.866     2.757    Vga_tekenaar/R_i_1_n_0
    SLICE_X9Y15          FDRE                                         r  Vga_tekenaar/R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.830     1.957    Vga_tekenaar/clk
    SLICE_X9Y15          FDRE                                         r  Vga_tekenaar/R_reg/C
                         clock pessimism             -0.512     1.445    
    SLICE_X9Y15          FDRE (Hold_fdre_C_D)         0.075     1.520    Vga_tekenaar/R_reg
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           2.757    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.380ns  (arrival time - required time)
  Source:                 Vga_tekenaar/B_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vga_tekenaar/blue_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 0.186ns (12.881%)  route 1.258ns (87.119%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.562     1.445    Vga_tekenaar/clk
    SLICE_X9Y15          FDRE                                         r  Vga_tekenaar/B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Vga_tekenaar/B_reg/Q
                         net (fo=2, routed)           0.201     1.787    Vga_tekenaar/B
    SLICE_X9Y15          LUT2 (Prop_lut2_I0_O)        0.045     1.832 r  Vga_tekenaar/blue[3]_i_1/O
                         net (fo=4, routed)           1.057     2.889    Vga_tekenaar/blue[3]_i_1_n_0
    SLICE_X0Y33          FDRE                                         r  Vga_tekenaar/blue_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.859     1.986    Vga_tekenaar/clk
    SLICE_X0Y33          FDRE                                         r  Vga_tekenaar/blue_reg[3]_lopt_replica_3/C
                         clock pessimism             -0.478     1.508    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.001     1.509    Vga_tekenaar/blue_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           2.889    
  -------------------------------------------------------------------
                         slack                                  1.380    

Slack (MET) :             1.382ns  (arrival time - required time)
  Source:                 Vga_tekenaar/B_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vga_tekenaar/blue_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.186ns (12.829%)  route 1.264ns (87.171%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.562     1.445    Vga_tekenaar/clk
    SLICE_X9Y15          FDRE                                         r  Vga_tekenaar/B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Vga_tekenaar/B_reg/Q
                         net (fo=2, routed)           0.201     1.787    Vga_tekenaar/B
    SLICE_X9Y15          LUT2 (Prop_lut2_I0_O)        0.045     1.832 r  Vga_tekenaar/blue[3]_i_1/O
                         net (fo=4, routed)           1.063     2.895    Vga_tekenaar/blue[3]_i_1_n_0
    SLICE_X0Y33          FDRE                                         r  Vga_tekenaar/blue_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.859     1.986    Vga_tekenaar/clk
    SLICE_X0Y33          FDRE                                         r  Vga_tekenaar/blue_reg[3]_lopt_replica_2/C
                         clock pessimism             -0.478     1.508    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.005     1.513    Vga_tekenaar/blue_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           2.895    
  -------------------------------------------------------------------
                         slack                                  1.382    

Slack (MET) :             1.400ns  (arrival time - required time)
  Source:                 Vga_tekenaar/R_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vga_tekenaar/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.225ns (15.378%)  route 1.238ns (84.622%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.562     1.445    Vga_tekenaar/clk
    SLICE_X9Y15          FDRE                                         r  Vga_tekenaar/R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.128     1.573 r  Vga_tekenaar/R_reg/Q
                         net (fo=2, routed)           0.219     1.792    Vga_tekenaar/R
    SLICE_X9Y15          LUT2 (Prop_lut2_I0_O)        0.097     1.889 r  Vga_tekenaar/red[3]_i_1/O
                         net (fo=4, routed)           1.019     2.908    Vga_tekenaar/red[3]_i_1_n_0
    SLICE_X0Y34          FDRE                                         r  Vga_tekenaar/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.860     1.987    Vga_tekenaar/clk
    SLICE_X0Y34          FDRE                                         r  Vga_tekenaar/red_reg[3]/C
                         clock pessimism             -0.478     1.509    
    SLICE_X0Y34          FDRE (Hold_fdre_C_D)        -0.001     1.508    Vga_tekenaar/red_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           2.908    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.423ns  (arrival time - required time)
  Source:                 Vga_tekenaar/B_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vga_tekenaar/blue_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.487ns  (logic 0.186ns (12.508%)  route 1.301ns (87.492%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.562     1.445    Vga_tekenaar/clk
    SLICE_X9Y15          FDRE                                         r  Vga_tekenaar/B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Vga_tekenaar/B_reg/Q
                         net (fo=2, routed)           0.201     1.787    Vga_tekenaar/B
    SLICE_X9Y15          LUT2 (Prop_lut2_I0_O)        0.045     1.832 r  Vga_tekenaar/blue[3]_i_1/O
                         net (fo=4, routed)           1.100     2.932    Vga_tekenaar/blue[3]_i_1_n_0
    SLICE_X0Y29          FDRE                                         r  Vga_tekenaar/blue_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.855     1.982    Vga_tekenaar/clk
    SLICE_X0Y29          FDRE                                         r  Vga_tekenaar/blue_reg[3]_lopt_replica/C
                         clock pessimism             -0.478     1.504    
    SLICE_X0Y29          FDRE (Hold_fdre_C_D)         0.005     1.509    Vga_tekenaar/blue_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           2.932    
  -------------------------------------------------------------------
                         slack                                  1.423    

Slack (MET) :             1.428ns  (arrival time - required time)
  Source:                 Vga_tekenaar/B_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vga_tekenaar/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.497ns  (logic 0.186ns (12.426%)  route 1.311ns (87.574%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.562     1.445    Vga_tekenaar/clk
    SLICE_X9Y15          FDRE                                         r  Vga_tekenaar/B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Vga_tekenaar/B_reg/Q
                         net (fo=2, routed)           0.201     1.787    Vga_tekenaar/B
    SLICE_X9Y15          LUT2 (Prop_lut2_I0_O)        0.045     1.832 r  Vga_tekenaar/blue[3]_i_1/O
                         net (fo=4, routed)           1.110     2.942    Vga_tekenaar/blue[3]_i_1_n_0
    SLICE_X0Y34          FDRE                                         r  Vga_tekenaar/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.860     1.987    Vga_tekenaar/clk
    SLICE_X0Y34          FDRE                                         r  Vga_tekenaar/blue_reg[3]/C
                         clock pessimism             -0.478     1.509    
    SLICE_X0Y34          FDRE (Hold_fdre_C_D)         0.005     1.514    Vga_tekenaar/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           2.942    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.430ns  (arrival time - required time)
  Source:                 Vga_tekenaar/R_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vga_tekenaar/red_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.501ns  (logic 0.225ns (14.992%)  route 1.276ns (85.008%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.562     1.445    Vga_tekenaar/clk
    SLICE_X9Y15          FDRE                                         r  Vga_tekenaar/R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.128     1.573 r  Vga_tekenaar/R_reg/Q
                         net (fo=2, routed)           0.219     1.792    Vga_tekenaar/R
    SLICE_X9Y15          LUT2 (Prop_lut2_I0_O)        0.097     1.889 r  Vga_tekenaar/red[3]_i_1/O
                         net (fo=4, routed)           1.057     2.946    Vga_tekenaar/red[3]_i_1_n_0
    SLICE_X0Y39          FDRE                                         r  Vga_tekenaar/red_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.864     1.991    Vga_tekenaar/clk
    SLICE_X0Y39          FDRE                                         r  Vga_tekenaar/red_reg[3]_lopt_replica/C
                         clock pessimism             -0.478     1.513    
    SLICE_X0Y39          FDRE (Hold_fdre_C_D)         0.003     1.516    Vga_tekenaar/red_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           2.946    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.431ns  (arrival time - required time)
  Source:                 Vga_tekenaar/R_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vga_tekenaar/red_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.504ns  (logic 0.225ns (14.963%)  route 1.279ns (85.037%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.562     1.445    Vga_tekenaar/clk
    SLICE_X9Y15          FDRE                                         r  Vga_tekenaar/R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.128     1.573 r  Vga_tekenaar/R_reg/Q
                         net (fo=2, routed)           0.219     1.792    Vga_tekenaar/R
    SLICE_X9Y15          LUT2 (Prop_lut2_I0_O)        0.097     1.889 r  Vga_tekenaar/red[3]_i_1/O
                         net (fo=4, routed)           1.060     2.949    Vga_tekenaar/red[3]_i_1_n_0
    SLICE_X0Y39          FDRE                                         r  Vga_tekenaar/red_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.864     1.991    Vga_tekenaar/clk
    SLICE_X0Y39          FDRE                                         r  Vga_tekenaar/red_reg[3]_lopt_replica_2/C
                         clock pessimism             -0.478     1.513    
    SLICE_X0Y39          FDRE (Hold_fdre_C_D)         0.005     1.518    Vga_tekenaar/red_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           2.949    
  -------------------------------------------------------------------
                         slack                                  1.431    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y0  bullet_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y0  bullet_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3  alien_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3  alien_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2  tank_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2  tank_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4  alien_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4  alien_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1  tank_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1  tank_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y12  Vga_tekenaar/G_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y19  LEDS/leduit_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y19  LEDS/leduit_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y19  LEDS/leduit_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y20  LEDS/leduit_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y20  LEDS/leduit_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y20  LEDS/leduit_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y18  LEDS/leduit_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y18  LEDS/leduit_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y18  LEDS/leduit_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y14  LEDS/leduit_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y17  LEDS/leduit_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y17  LEDS/leduit_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y17  LEDS/leduit_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y17  LEDS/leduit_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y46  Vga_tekenaar/green_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y34  Vga_tekenaar/red_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y34  Vga_tekenaar/blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y33  Vga_tekenaar/blue_reg[3]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y33  Vga_tekenaar/blue_reg[3]_lopt_replica_2/C



---------------------------------------------------------------------------------------------------
From Clock:  MHz25_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.679ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.231ns,  Total Violation       -0.231ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.679ns  (required time - arrival time)
  Source:                 Vga_controller/hcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MHz25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vga_tekenaar/R_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - MHz25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.210ns  (logic 1.864ns (16.628%)  route 9.346ns (83.372%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        3.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.116ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MHz25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.575     1.575    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocks/inst/MHz25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocks/inst/clkout1_buf/O
                         net (fo=30, routed)          1.631     1.631    Vga_controller/MHz25
    SLICE_X4Y12          FDRE                                         r  Vga_controller/hcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.456     2.087 r  Vga_controller/hcs_reg[0]/Q
                         net (fo=26, routed)          1.286     3.373    Vga_controller/hc[0]
    SLICE_X7Y17          LUT2 (Prop_lut2_I0_O)        0.124     3.497 r  Vga_controller/R_i_58/O
                         net (fo=1, routed)           0.000     3.497    Vga_controller/R_i_58_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     4.103 r  Vga_controller/R_reg_i_25/O[3]
                         net (fo=16, routed)          3.054     7.157    Vga_tekenaar/hcs_reg[3]_1[3]
    SLICE_X42Y17         LUT6 (Prop_lut6_I3_O)        0.306     7.463 f  Vga_tekenaar/R_i_26/O
                         net (fo=1, routed)           1.399     8.862    Vga_tekenaar/R_i_26_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.986 r  Vga_tekenaar/R_i_8/O
                         net (fo=1, routed)           0.825     9.811    Vga_tekenaar/R_i_8_n_0
    SLICE_X11Y18         LUT6 (Prop_lut6_I4_O)        0.124     9.935 r  Vga_tekenaar/R_i_2/O
                         net (fo=1, routed)           1.075    11.010    Vga_tekenaar/R_i_2_n_0
    SLICE_X9Y15          LUT5 (Prop_lut5_I0_O)        0.124    11.134 r  Vga_tekenaar/R_i_1/O
                         net (fo=1, routed)           1.707    12.841    Vga_tekenaar/R_i_1_n_0
    SLICE_X9Y15          FDRE                                         r  Vga_tekenaar/R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.444    14.785    Vga_tekenaar/clk
    SLICE_X9Y15          FDRE                                         r  Vga_tekenaar/R_reg/C
                         clock pessimism              0.000    14.785    
                         clock uncertainty           -0.218    14.567    
    SLICE_X9Y15          FDRE (Setup_fdre_C_D)       -0.047    14.520    Vga_tekenaar/R_reg
  -------------------------------------------------------------------
                         required time                         14.520    
                         arrival time                         -12.841    
  -------------------------------------------------------------------
                         slack                                  1.679    

Slack (MET) :             1.984ns  (required time - arrival time)
  Source:                 Vga_controller/hcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MHz25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vga_tekenaar/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - MHz25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.751ns  (logic 2.175ns (20.230%)  route 8.576ns (79.770%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.116ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MHz25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.575     1.575    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocks/inst/MHz25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocks/inst/clkout1_buf/O
                         net (fo=30, routed)          1.631     1.631    Vga_controller/MHz25
    SLICE_X4Y12          FDRE                                         r  Vga_controller/hcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.419     2.050 r  Vga_controller/hcs_reg[3]/Q
                         net (fo=20, routed)          1.749     3.799    Vga_tekenaar/hc[3]
    SLICE_X3Y9           LUT4 (Prop_lut4_I0_O)        0.299     4.098 r  Vga_tekenaar/R_i_145/O
                         net (fo=1, routed)           0.000     4.098    Vga_controller/hcs_reg[3]_2[1]
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.499 r  Vga_controller/R_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000     4.499    Vga_controller/R_reg_i_128_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.613 r  Vga_controller/G_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.613    Vga_controller/G_reg_i_49_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.841 r  Vga_controller/G_reg_i_25/CO[2]
                         net (fo=1, routed)           1.154     5.995    Vga_controller/G_reg_i_25_n_1
    SLICE_X10Y11         LUT6 (Prop_lut6_I2_O)        0.313     6.308 r  Vga_controller/G_i_10/O
                         net (fo=1, routed)           0.940     7.248    Vga_controller/G_i_10_n_0
    SLICE_X10Y11         LUT6 (Prop_lut6_I0_O)        0.124     7.372 r  Vga_controller/G_i_4/O
                         net (fo=4, routed)           1.161     8.533    Vga_controller/G_reg_5
    SLICE_X10Y12         LUT5 (Prop_lut5_I3_O)        0.124     8.657 r  Vga_controller/red[3]_i_2/O
                         net (fo=6, routed)           1.188     9.844    Vga_tekenaar/vcs_reg[8]
    SLICE_X9Y15          LUT2 (Prop_lut2_I1_O)        0.153     9.997 r  Vga_tekenaar/blue[3]_i_1/O
                         net (fo=4, routed)           2.386    12.383    Vga_tekenaar/blue[3]_i_1_n_0
    SLICE_X0Y34          FDRE                                         r  Vga_tekenaar/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.513    14.854    Vga_tekenaar/clk
    SLICE_X0Y34          FDRE                                         r  Vga_tekenaar/blue_reg[3]/C
                         clock pessimism              0.000    14.854    
                         clock uncertainty           -0.218    14.636    
    SLICE_X0Y34          FDRE (Setup_fdre_C_D)       -0.270    14.366    Vga_tekenaar/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         14.366    
                         arrival time                         -12.383    
  -------------------------------------------------------------------
                         slack                                  1.984    

Slack (MET) :             2.049ns  (required time - arrival time)
  Source:                 Vga_controller/hcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MHz25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vga_tekenaar/red_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - MHz25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.683ns  (logic 2.174ns (20.350%)  route 8.509ns (79.650%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.116ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MHz25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.575     1.575    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocks/inst/MHz25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocks/inst/clkout1_buf/O
                         net (fo=30, routed)          1.631     1.631    Vga_controller/MHz25
    SLICE_X4Y12          FDRE                                         r  Vga_controller/hcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.419     2.050 r  Vga_controller/hcs_reg[3]/Q
                         net (fo=20, routed)          1.749     3.799    Vga_tekenaar/hc[3]
    SLICE_X3Y9           LUT4 (Prop_lut4_I0_O)        0.299     4.098 r  Vga_tekenaar/R_i_145/O
                         net (fo=1, routed)           0.000     4.098    Vga_controller/hcs_reg[3]_2[1]
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.499 r  Vga_controller/R_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000     4.499    Vga_controller/R_reg_i_128_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.613 r  Vga_controller/G_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.613    Vga_controller/G_reg_i_49_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.841 r  Vga_controller/G_reg_i_25/CO[2]
                         net (fo=1, routed)           1.154     5.995    Vga_controller/G_reg_i_25_n_1
    SLICE_X10Y11         LUT6 (Prop_lut6_I2_O)        0.313     6.308 r  Vga_controller/G_i_10/O
                         net (fo=1, routed)           0.940     7.248    Vga_controller/G_i_10_n_0
    SLICE_X10Y11         LUT6 (Prop_lut6_I0_O)        0.124     7.372 r  Vga_controller/G_i_4/O
                         net (fo=4, routed)           1.161     8.533    Vga_controller/G_reg_5
    SLICE_X10Y12         LUT5 (Prop_lut5_I3_O)        0.124     8.657 r  Vga_controller/red[3]_i_2/O
                         net (fo=6, routed)           1.319     9.976    Vga_tekenaar/vcs_reg[8]
    SLICE_X9Y15          LUT2 (Prop_lut2_I1_O)        0.152    10.128 r  Vga_tekenaar/red[3]_i_1/O
                         net (fo=4, routed)           2.187    12.315    Vga_tekenaar/red[3]_i_1_n_0
    SLICE_X0Y37          FDRE                                         r  Vga_tekenaar/red_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.515    14.856    Vga_tekenaar/clk
    SLICE_X0Y37          FDRE                                         r  Vga_tekenaar/red_reg[3]_lopt_replica_3/C
                         clock pessimism              0.000    14.856    
                         clock uncertainty           -0.218    14.638    
    SLICE_X0Y37          FDRE (Setup_fdre_C_D)       -0.275    14.363    Vga_tekenaar/red_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.363    
                         arrival time                         -12.315    
  -------------------------------------------------------------------
                         slack                                  2.049    

Slack (MET) :             2.100ns  (required time - arrival time)
  Source:                 Vga_controller/hcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MHz25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vga_tekenaar/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - MHz25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.844ns  (logic 2.146ns (19.789%)  route 8.698ns (80.211%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.116ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MHz25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.575     1.575    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocks/inst/MHz25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocks/inst/clkout1_buf/O
                         net (fo=30, routed)          1.631     1.631    Vga_controller/MHz25
    SLICE_X4Y12          FDRE                                         r  Vga_controller/hcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.419     2.050 r  Vga_controller/hcs_reg[3]/Q
                         net (fo=20, routed)          1.749     3.799    Vga_tekenaar/hc[3]
    SLICE_X3Y9           LUT4 (Prop_lut4_I0_O)        0.299     4.098 r  Vga_tekenaar/R_i_145/O
                         net (fo=1, routed)           0.000     4.098    Vga_controller/hcs_reg[3]_2[1]
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.499 r  Vga_controller/R_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000     4.499    Vga_controller/R_reg_i_128_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.613 r  Vga_controller/G_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.613    Vga_controller/G_reg_i_49_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.841 r  Vga_controller/G_reg_i_25/CO[2]
                         net (fo=1, routed)           1.154     5.995    Vga_controller/G_reg_i_25_n_1
    SLICE_X10Y11         LUT6 (Prop_lut6_I2_O)        0.313     6.308 r  Vga_controller/G_i_10/O
                         net (fo=1, routed)           0.940     7.248    Vga_controller/G_i_10_n_0
    SLICE_X10Y11         LUT6 (Prop_lut6_I0_O)        0.124     7.372 r  Vga_controller/G_i_4/O
                         net (fo=4, routed)           1.161     8.533    Vga_controller/G_reg_5
    SLICE_X10Y12         LUT5 (Prop_lut5_I3_O)        0.124     8.657 r  Vga_controller/red[3]_i_2/O
                         net (fo=6, routed)           1.188     9.844    Vga_tekenaar/vcs_reg[8]
    SLICE_X9Y15          LUT2 (Prop_lut2_I1_O)        0.124     9.968 r  Vga_tekenaar/green[3]_i_1/O
                         net (fo=3, routed)           2.507    12.476    Vga_tekenaar/green[3]_i_1_n_0
    SLICE_X0Y46          FDRE                                         r  Vga_tekenaar/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.519    14.860    Vga_tekenaar/clk
    SLICE_X0Y46          FDRE                                         r  Vga_tekenaar/green_reg[3]/C
                         clock pessimism              0.000    14.860    
                         clock uncertainty           -0.218    14.642    
    SLICE_X0Y46          FDRE (Setup_fdre_C_D)       -0.067    14.575    Vga_tekenaar/green_reg[3]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                         -12.476    
  -------------------------------------------------------------------
                         slack                                  2.100    

Slack (MET) :             2.108ns  (required time - arrival time)
  Source:                 Vga_controller/hcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MHz25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vga_tekenaar/blue_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - MHz25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.612ns  (logic 2.175ns (20.495%)  route 8.437ns (79.505%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.116ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MHz25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.575     1.575    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocks/inst/MHz25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocks/inst/clkout1_buf/O
                         net (fo=30, routed)          1.631     1.631    Vga_controller/MHz25
    SLICE_X4Y12          FDRE                                         r  Vga_controller/hcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.419     2.050 r  Vga_controller/hcs_reg[3]/Q
                         net (fo=20, routed)          1.749     3.799    Vga_tekenaar/hc[3]
    SLICE_X3Y9           LUT4 (Prop_lut4_I0_O)        0.299     4.098 r  Vga_tekenaar/R_i_145/O
                         net (fo=1, routed)           0.000     4.098    Vga_controller/hcs_reg[3]_2[1]
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.499 r  Vga_controller/R_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000     4.499    Vga_controller/R_reg_i_128_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.613 r  Vga_controller/G_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.613    Vga_controller/G_reg_i_49_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.841 r  Vga_controller/G_reg_i_25/CO[2]
                         net (fo=1, routed)           1.154     5.995    Vga_controller/G_reg_i_25_n_1
    SLICE_X10Y11         LUT6 (Prop_lut6_I2_O)        0.313     6.308 r  Vga_controller/G_i_10/O
                         net (fo=1, routed)           0.940     7.248    Vga_controller/G_i_10_n_0
    SLICE_X10Y11         LUT6 (Prop_lut6_I0_O)        0.124     7.372 r  Vga_controller/G_i_4/O
                         net (fo=4, routed)           1.161     8.533    Vga_controller/G_reg_5
    SLICE_X10Y12         LUT5 (Prop_lut5_I3_O)        0.124     8.657 r  Vga_controller/red[3]_i_2/O
                         net (fo=6, routed)           1.188     9.844    Vga_tekenaar/vcs_reg[8]
    SLICE_X9Y15          LUT2 (Prop_lut2_I1_O)        0.153     9.997 r  Vga_tekenaar/blue[3]_i_1/O
                         net (fo=4, routed)           2.247    12.244    Vga_tekenaar/blue[3]_i_1_n_0
    SLICE_X0Y33          FDRE                                         r  Vga_tekenaar/blue_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.512    14.853    Vga_tekenaar/clk
    SLICE_X0Y33          FDRE                                         r  Vga_tekenaar/blue_reg[3]_lopt_replica_3/C
                         clock pessimism              0.000    14.853    
                         clock uncertainty           -0.218    14.635    
    SLICE_X0Y33          FDRE (Setup_fdre_C_D)       -0.284    14.351    Vga_tekenaar/blue_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.351    
                         arrival time                         -12.244    
  -------------------------------------------------------------------
                         slack                                  2.108    

Slack (MET) :             2.112ns  (required time - arrival time)
  Source:                 Vga_controller/hcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MHz25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vga_tekenaar/red_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - MHz25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.628ns  (logic 2.174ns (20.455%)  route 8.454ns (79.545%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.116ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MHz25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.575     1.575    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocks/inst/MHz25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocks/inst/clkout1_buf/O
                         net (fo=30, routed)          1.631     1.631    Vga_controller/MHz25
    SLICE_X4Y12          FDRE                                         r  Vga_controller/hcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.419     2.050 r  Vga_controller/hcs_reg[3]/Q
                         net (fo=20, routed)          1.749     3.799    Vga_tekenaar/hc[3]
    SLICE_X3Y9           LUT4 (Prop_lut4_I0_O)        0.299     4.098 r  Vga_tekenaar/R_i_145/O
                         net (fo=1, routed)           0.000     4.098    Vga_controller/hcs_reg[3]_2[1]
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.499 r  Vga_controller/R_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000     4.499    Vga_controller/R_reg_i_128_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.613 r  Vga_controller/G_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.613    Vga_controller/G_reg_i_49_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.841 r  Vga_controller/G_reg_i_25/CO[2]
                         net (fo=1, routed)           1.154     5.995    Vga_controller/G_reg_i_25_n_1
    SLICE_X10Y11         LUT6 (Prop_lut6_I2_O)        0.313     6.308 r  Vga_controller/G_i_10/O
                         net (fo=1, routed)           0.940     7.248    Vga_controller/G_i_10_n_0
    SLICE_X10Y11         LUT6 (Prop_lut6_I0_O)        0.124     7.372 r  Vga_controller/G_i_4/O
                         net (fo=4, routed)           1.161     8.533    Vga_controller/G_reg_5
    SLICE_X10Y12         LUT5 (Prop_lut5_I3_O)        0.124     8.657 r  Vga_controller/red[3]_i_2/O
                         net (fo=6, routed)           1.319     9.976    Vga_tekenaar/vcs_reg[8]
    SLICE_X9Y15          LUT2 (Prop_lut2_I1_O)        0.152    10.128 r  Vga_tekenaar/red[3]_i_1/O
                         net (fo=4, routed)           2.132    12.260    Vga_tekenaar/red[3]_i_1_n_0
    SLICE_X0Y39          FDRE                                         r  Vga_tekenaar/red_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.517    14.858    Vga_tekenaar/clk
    SLICE_X0Y39          FDRE                                         r  Vga_tekenaar/red_reg[3]_lopt_replica/C
                         clock pessimism              0.000    14.858    
                         clock uncertainty           -0.218    14.640    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)       -0.269    14.371    Vga_tekenaar/red_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.371    
                         arrival time                         -12.260    
  -------------------------------------------------------------------
                         slack                                  2.112    

Slack (MET) :             2.112ns  (required time - arrival time)
  Source:                 Vga_controller/hcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MHz25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vga_tekenaar/red_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - MHz25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.631ns  (logic 2.174ns (20.449%)  route 8.457ns (79.551%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.116ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MHz25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.575     1.575    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocks/inst/MHz25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocks/inst/clkout1_buf/O
                         net (fo=30, routed)          1.631     1.631    Vga_controller/MHz25
    SLICE_X4Y12          FDRE                                         r  Vga_controller/hcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.419     2.050 r  Vga_controller/hcs_reg[3]/Q
                         net (fo=20, routed)          1.749     3.799    Vga_tekenaar/hc[3]
    SLICE_X3Y9           LUT4 (Prop_lut4_I0_O)        0.299     4.098 r  Vga_tekenaar/R_i_145/O
                         net (fo=1, routed)           0.000     4.098    Vga_controller/hcs_reg[3]_2[1]
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.499 r  Vga_controller/R_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000     4.499    Vga_controller/R_reg_i_128_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.613 r  Vga_controller/G_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.613    Vga_controller/G_reg_i_49_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.841 r  Vga_controller/G_reg_i_25/CO[2]
                         net (fo=1, routed)           1.154     5.995    Vga_controller/G_reg_i_25_n_1
    SLICE_X10Y11         LUT6 (Prop_lut6_I2_O)        0.313     6.308 r  Vga_controller/G_i_10/O
                         net (fo=1, routed)           0.940     7.248    Vga_controller/G_i_10_n_0
    SLICE_X10Y11         LUT6 (Prop_lut6_I0_O)        0.124     7.372 r  Vga_controller/G_i_4/O
                         net (fo=4, routed)           1.161     8.533    Vga_controller/G_reg_5
    SLICE_X10Y12         LUT5 (Prop_lut5_I3_O)        0.124     8.657 r  Vga_controller/red[3]_i_2/O
                         net (fo=6, routed)           1.319     9.976    Vga_tekenaar/vcs_reg[8]
    SLICE_X9Y15          LUT2 (Prop_lut2_I1_O)        0.152    10.128 r  Vga_tekenaar/red[3]_i_1/O
                         net (fo=4, routed)           2.135    12.263    Vga_tekenaar/red[3]_i_1_n_0
    SLICE_X0Y39          FDRE                                         r  Vga_tekenaar/red_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.517    14.858    Vga_tekenaar/clk
    SLICE_X0Y39          FDRE                                         r  Vga_tekenaar/red_reg[3]_lopt_replica_2/C
                         clock pessimism              0.000    14.858    
                         clock uncertainty           -0.218    14.640    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)       -0.266    14.374    Vga_tekenaar/red_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.374    
                         arrival time                         -12.263    
  -------------------------------------------------------------------
                         slack                                  2.112    

Slack (MET) :             2.116ns  (required time - arrival time)
  Source:                 Vga_controller/hcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MHz25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vga_tekenaar/blue_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - MHz25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.618ns  (logic 2.175ns (20.484%)  route 8.443ns (79.516%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.116ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MHz25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.575     1.575    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocks/inst/MHz25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocks/inst/clkout1_buf/O
                         net (fo=30, routed)          1.631     1.631    Vga_controller/MHz25
    SLICE_X4Y12          FDRE                                         r  Vga_controller/hcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.419     2.050 r  Vga_controller/hcs_reg[3]/Q
                         net (fo=20, routed)          1.749     3.799    Vga_tekenaar/hc[3]
    SLICE_X3Y9           LUT4 (Prop_lut4_I0_O)        0.299     4.098 r  Vga_tekenaar/R_i_145/O
                         net (fo=1, routed)           0.000     4.098    Vga_controller/hcs_reg[3]_2[1]
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.499 r  Vga_controller/R_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000     4.499    Vga_controller/R_reg_i_128_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.613 r  Vga_controller/G_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.613    Vga_controller/G_reg_i_49_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.841 r  Vga_controller/G_reg_i_25/CO[2]
                         net (fo=1, routed)           1.154     5.995    Vga_controller/G_reg_i_25_n_1
    SLICE_X10Y11         LUT6 (Prop_lut6_I2_O)        0.313     6.308 r  Vga_controller/G_i_10/O
                         net (fo=1, routed)           0.940     7.248    Vga_controller/G_i_10_n_0
    SLICE_X10Y11         LUT6 (Prop_lut6_I0_O)        0.124     7.372 r  Vga_controller/G_i_4/O
                         net (fo=4, routed)           1.161     8.533    Vga_controller/G_reg_5
    SLICE_X10Y12         LUT5 (Prop_lut5_I3_O)        0.124     8.657 r  Vga_controller/red[3]_i_2/O
                         net (fo=6, routed)           1.188     9.844    Vga_tekenaar/vcs_reg[8]
    SLICE_X9Y15          LUT2 (Prop_lut2_I1_O)        0.153     9.997 r  Vga_tekenaar/blue[3]_i_1/O
                         net (fo=4, routed)           2.253    12.250    Vga_tekenaar/blue[3]_i_1_n_0
    SLICE_X0Y33          FDRE                                         r  Vga_tekenaar/blue_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.512    14.853    Vga_tekenaar/clk
    SLICE_X0Y33          FDRE                                         r  Vga_tekenaar/blue_reg[3]_lopt_replica_2/C
                         clock pessimism              0.000    14.853    
                         clock uncertainty           -0.218    14.635    
    SLICE_X0Y33          FDRE (Setup_fdre_C_D)       -0.270    14.365    Vga_tekenaar/blue_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.365    
                         arrival time                         -12.250    
  -------------------------------------------------------------------
                         slack                                  2.116    

Slack (MET) :             2.132ns  (required time - arrival time)
  Source:                 Vga_controller/hcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MHz25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vga_tekenaar/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - MHz25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.584ns  (logic 2.174ns (20.541%)  route 8.410ns (79.459%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.116ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MHz25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.575     1.575    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocks/inst/MHz25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocks/inst/clkout1_buf/O
                         net (fo=30, routed)          1.631     1.631    Vga_controller/MHz25
    SLICE_X4Y12          FDRE                                         r  Vga_controller/hcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.419     2.050 r  Vga_controller/hcs_reg[3]/Q
                         net (fo=20, routed)          1.749     3.799    Vga_tekenaar/hc[3]
    SLICE_X3Y9           LUT4 (Prop_lut4_I0_O)        0.299     4.098 r  Vga_tekenaar/R_i_145/O
                         net (fo=1, routed)           0.000     4.098    Vga_controller/hcs_reg[3]_2[1]
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.499 r  Vga_controller/R_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000     4.499    Vga_controller/R_reg_i_128_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.613 r  Vga_controller/G_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.613    Vga_controller/G_reg_i_49_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.841 r  Vga_controller/G_reg_i_25/CO[2]
                         net (fo=1, routed)           1.154     5.995    Vga_controller/G_reg_i_25_n_1
    SLICE_X10Y11         LUT6 (Prop_lut6_I2_O)        0.313     6.308 r  Vga_controller/G_i_10/O
                         net (fo=1, routed)           0.940     7.248    Vga_controller/G_i_10_n_0
    SLICE_X10Y11         LUT6 (Prop_lut6_I0_O)        0.124     7.372 r  Vga_controller/G_i_4/O
                         net (fo=4, routed)           1.161     8.533    Vga_controller/G_reg_5
    SLICE_X10Y12         LUT5 (Prop_lut5_I3_O)        0.124     8.657 r  Vga_controller/red[3]_i_2/O
                         net (fo=6, routed)           1.319     9.976    Vga_tekenaar/vcs_reg[8]
    SLICE_X9Y15          LUT2 (Prop_lut2_I1_O)        0.152    10.128 r  Vga_tekenaar/red[3]_i_1/O
                         net (fo=4, routed)           2.087    12.215    Vga_tekenaar/red[3]_i_1_n_0
    SLICE_X0Y34          FDRE                                         r  Vga_tekenaar/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.513    14.854    Vga_tekenaar/clk
    SLICE_X0Y34          FDRE                                         r  Vga_tekenaar/red_reg[3]/C
                         clock pessimism              0.000    14.854    
                         clock uncertainty           -0.218    14.636    
    SLICE_X0Y34          FDRE (Setup_fdre_C_D)       -0.289    14.347    Vga_tekenaar/red_reg[3]
  -------------------------------------------------------------------
                         required time                         14.347    
                         arrival time                         -12.215    
  -------------------------------------------------------------------
                         slack                                  2.132    

Slack (MET) :             2.158ns  (required time - arrival time)
  Source:                 Vga_controller/hcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MHz25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vga_tekenaar/blue_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - MHz25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.572ns  (logic 2.175ns (20.572%)  route 8.397ns (79.428%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.116ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MHz25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.575     1.575    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocks/inst/MHz25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocks/inst/clkout1_buf/O
                         net (fo=30, routed)          1.631     1.631    Vga_controller/MHz25
    SLICE_X4Y12          FDRE                                         r  Vga_controller/hcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.419     2.050 r  Vga_controller/hcs_reg[3]/Q
                         net (fo=20, routed)          1.749     3.799    Vga_tekenaar/hc[3]
    SLICE_X3Y9           LUT4 (Prop_lut4_I0_O)        0.299     4.098 r  Vga_tekenaar/R_i_145/O
                         net (fo=1, routed)           0.000     4.098    Vga_controller/hcs_reg[3]_2[1]
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.499 r  Vga_controller/R_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000     4.499    Vga_controller/R_reg_i_128_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.613 r  Vga_controller/G_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.613    Vga_controller/G_reg_i_49_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.841 r  Vga_controller/G_reg_i_25/CO[2]
                         net (fo=1, routed)           1.154     5.995    Vga_controller/G_reg_i_25_n_1
    SLICE_X10Y11         LUT6 (Prop_lut6_I2_O)        0.313     6.308 r  Vga_controller/G_i_10/O
                         net (fo=1, routed)           0.940     7.248    Vga_controller/G_i_10_n_0
    SLICE_X10Y11         LUT6 (Prop_lut6_I0_O)        0.124     7.372 r  Vga_controller/G_i_4/O
                         net (fo=4, routed)           1.161     8.533    Vga_controller/G_reg_5
    SLICE_X10Y12         LUT5 (Prop_lut5_I3_O)        0.124     8.657 r  Vga_controller/red[3]_i_2/O
                         net (fo=6, routed)           1.188     9.844    Vga_tekenaar/vcs_reg[8]
    SLICE_X9Y15          LUT2 (Prop_lut2_I1_O)        0.153     9.997 r  Vga_tekenaar/blue[3]_i_1/O
                         net (fo=4, routed)           2.207    12.204    Vga_tekenaar/blue[3]_i_1_n_0
    SLICE_X0Y29          FDRE                                         r  Vga_tekenaar/blue_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.508    14.849    Vga_tekenaar/clk
    SLICE_X0Y29          FDRE                                         r  Vga_tekenaar/blue_reg[3]_lopt_replica/C
                         clock pessimism              0.000    14.849    
                         clock uncertainty           -0.218    14.631    
    SLICE_X0Y29          FDRE (Setup_fdre_C_D)       -0.270    14.361    Vga_tekenaar/blue_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.361    
                         arrival time                         -12.204    
  -------------------------------------------------------------------
                         slack                                  2.158    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.231ns  (arrival time - required time)
  Source:                 Vga_controller/vcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MHz25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vga_tekenaar/G_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MHz25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 0.567ns (14.561%)  route 3.327ns (85.439%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        3.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.086ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.116ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MHz25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.457     1.457    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clocks/inst/MHz25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clocks/inst/clkout1_buf/O
                         net (fo=30, routed)          1.448     1.448    Vga_controller/MHz25
    SLICE_X11Y11         FDRE                                         r  Vga_controller/vcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.367     1.815 r  Vga_controller/vcs_reg[5]/Q
                         net (fo=19, routed)          1.599     3.415    Vga_controller/vc[5]
    SLICE_X10Y11         LUT6 (Prop_lut6_I4_O)        0.100     3.515 f  Vga_controller/G_i_4/O
                         net (fo=4, routed)           1.728     5.242    Vga_tekenaar/vcs_reg[2]_1
    SLICE_X9Y12          LUT6 (Prop_lut6_I2_O)        0.100     5.342 r  Vga_tekenaar/G_i_1/O
                         net (fo=1, routed)           0.000     5.342    Vga_tekenaar/G_i_1_n_0
    SLICE_X9Y12          FDRE                                         r  Vga_tekenaar/G_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.565     5.086    Vga_tekenaar/clk
    SLICE_X9Y12          FDRE                                         r  Vga_tekenaar/G_reg/C
                         clock pessimism              0.000     5.086    
                         clock uncertainty            0.218     5.304    
    SLICE_X9Y12          FDRE (Hold_fdre_C_D)         0.269     5.573    Vga_tekenaar/G_reg
  -------------------------------------------------------------------
                         required time                         -5.573    
                         arrival time                           5.342    
  -------------------------------------------------------------------
                         slack                                 -0.231    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Vga_controller/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MHz25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            alien_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MHz25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 0.713ns (16.872%)  route 3.513ns (83.128%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        3.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.123ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.116ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MHz25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.457     1.457    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clocks/inst/MHz25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clocks/inst/clkout1_buf/O
                         net (fo=30, routed)          1.448     1.448    Vga_controller/MHz25
    SLICE_X12Y9          FDRE                                         r  Vga_controller/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y9          FDRE (Prop_fdre_C_Q)         0.418     1.866 r  Vga_controller/vcs_reg[3]/Q
                         net (fo=23, routed)          1.036     2.902    Vga_tekenaar/vc[2]
    SLICE_X14Y13         LUT4 (Prop_lut4_I2_O)        0.100     3.002 r  Vga_tekenaar/alien_sprite_Memory_i_8/O
                         net (fo=1, routed)           0.000     3.002    Vga_tekenaar/alien_sprite_Memory_i_8_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.195     3.197 r  Vga_tekenaar/alien_sprite_Memory_i_2/O[3]
                         net (fo=4, routed)           2.477     5.674    alien_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y3          RAMB36E1                                     r  alien_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.602     5.123    alien_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  alien_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     5.123    
                         clock uncertainty            0.218     5.341    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.212     5.553    alien_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.553    
                         arrival time                           5.674    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Vga_controller/vcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MHz25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            alien_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MHz25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 0.707ns (16.373%)  route 3.611ns (83.627%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        3.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.119ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.116ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MHz25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.457     1.457    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clocks/inst/MHz25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clocks/inst/clkout1_buf/O
                         net (fo=30, routed)          1.448     1.448    Vga_controller/MHz25
    SLICE_X11Y11         FDRE                                         r  Vga_controller/vcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.367     1.815 r  Vga_controller/vcs_reg[0]/Q
                         net (fo=25, routed)          1.208     3.023    Vga_tekenaar/vcs_reg[2][0]
    SLICE_X14Y13         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.340     3.363 r  Vga_tekenaar/alien_sprite_Memory_i_2/O[1]
                         net (fo=4, routed)           2.403     5.767    alien_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y4          RAMB36E1                                     r  alien_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.598     5.119    alien_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  alien_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.119    
                         clock uncertainty            0.218     5.337    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.213     5.550    alien_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.550    
                         arrival time                           5.767    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Vga_controller/vcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MHz25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bullet_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MHz25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.481ns  (logic 0.467ns (10.421%)  route 4.014ns (89.579%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.684ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.133ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.116ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MHz25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.457     1.457    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clocks/inst/MHz25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clocks/inst/clkout1_buf/O
                         net (fo=30, routed)          1.448     1.448    Vga_controller/MHz25
    SLICE_X9Y9           FDRE                                         r  Vga_controller/vcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.367     1.815 r  Vga_controller/vcs_reg[1]/Q
                         net (fo=24, routed)          0.764     2.579    Vga_controller/vc[1]
    SLICE_X9Y8           LUT2 (Prop_lut2_I0_O)        0.100     2.679 r  Vga_controller/tank_sprite_Memory_i_5/O
                         net (fo=7, routed)           3.250     5.930    bullet_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y0          RAMB18E1                                     r  bullet_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.612     5.133    bullet_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  bullet_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     5.133    
                         clock uncertainty            0.218     5.351    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.360     5.711    bullet_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.711    
                         arrival time                           5.930    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 Vga_controller/vcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MHz25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            alien_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MHz25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 0.707ns (16.373%)  route 3.611ns (83.627%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        3.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.115ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.116ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MHz25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.457     1.457    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clocks/inst/MHz25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clocks/inst/clkout1_buf/O
                         net (fo=30, routed)          1.448     1.448    Vga_controller/MHz25
    SLICE_X11Y11         FDRE                                         r  Vga_controller/vcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.367     1.815 r  Vga_controller/vcs_reg[0]/Q
                         net (fo=25, routed)          1.208     3.023    Vga_tekenaar/vcs_reg[2][0]
    SLICE_X14Y13         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.340     3.363 r  Vga_tekenaar/alien_sprite_Memory_i_2/O[1]
                         net (fo=4, routed)           2.403     5.767    alien_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y4          RAMB36E1                                     r  alien_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.594     5.115    alien_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  alien_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     5.115    
                         clock uncertainty            0.218     5.333    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.213     5.546    alien_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.546    
                         arrival time                           5.767    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 Vga_controller/vcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MHz25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            alien_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MHz25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.394ns  (logic 0.659ns (14.999%)  route 3.735ns (85.001%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.119ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.116ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MHz25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.457     1.457    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clocks/inst/MHz25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clocks/inst/clkout1_buf/O
                         net (fo=30, routed)          1.448     1.448    Vga_controller/MHz25
    SLICE_X11Y11         FDRE                                         r  Vga_controller/vcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.367     1.815 r  Vga_controller/vcs_reg[0]/Q
                         net (fo=25, routed)          1.259     3.075    Vga_tekenaar/vcs_reg[2][0]
    SLICE_X14Y13         LUT2 (Prop_lut2_I1_O)        0.100     3.175 r  Vga_tekenaar/alien_sprite_Memory_i_11/O
                         net (fo=1, routed)           0.000     3.175    Vga_tekenaar/alien_sprite_Memory_i_11_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.192     3.367 r  Vga_tekenaar/alien_sprite_Memory_i_2/O[0]
                         net (fo=4, routed)           2.475     5.842    alien_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y4          RAMB36E1                                     r  alien_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.598     5.119    alien_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  alien_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.119    
                         clock uncertainty            0.218     5.337    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.222     5.559    alien_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.559    
                         arrival time                           5.842    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 Vga_controller/vcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MHz25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vga_tekenaar/B_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MHz25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 0.667ns (15.136%)  route 3.740ns (84.864%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.083ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.116ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MHz25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.457     1.457    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clocks/inst/MHz25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clocks/inst/clkout1_buf/O
                         net (fo=30, routed)          1.448     1.448    Vga_controller/MHz25
    SLICE_X11Y11         FDRE                                         r  Vga_controller/vcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.367     1.815 r  Vga_controller/vcs_reg[5]/Q
                         net (fo=19, routed)          1.599     3.415    Vga_controller/vc[5]
    SLICE_X10Y11         LUT6 (Prop_lut6_I4_O)        0.100     3.515 r  Vga_controller/G_i_4/O
                         net (fo=4, routed)           1.006     4.521    Vga_controller/G_reg_5
    SLICE_X10Y12         LUT5 (Prop_lut5_I3_O)        0.100     4.621 r  Vga_controller/red[3]_i_2/O
                         net (fo=6, routed)           1.134     5.755    Vga_controller/B_reg_4
    SLICE_X9Y15          LUT6 (Prop_lut6_I4_O)        0.100     5.855 r  Vga_controller/B_i_1/O
                         net (fo=1, routed)           0.000     5.855    Vga_tekenaar/B_reg_15
    SLICE_X9Y15          FDRE                                         r  Vga_tekenaar/B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.562     5.083    Vga_tekenaar/clk
    SLICE_X9Y15          FDRE                                         r  Vga_tekenaar/B_reg/C
                         clock pessimism              0.000     5.083    
                         clock uncertainty            0.218     5.301    
    SLICE_X9Y15          FDRE (Hold_fdre_C_D)         0.269     5.570    Vga_tekenaar/B_reg
  -------------------------------------------------------------------
                         required time                         -5.570    
                         arrival time                           5.855    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Vga_controller/vcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MHz25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            alien_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MHz25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.394ns  (logic 0.659ns (14.999%)  route 3.735ns (85.001%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.115ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.116ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MHz25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.457     1.457    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clocks/inst/MHz25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clocks/inst/clkout1_buf/O
                         net (fo=30, routed)          1.448     1.448    Vga_controller/MHz25
    SLICE_X11Y11         FDRE                                         r  Vga_controller/vcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.367     1.815 r  Vga_controller/vcs_reg[0]/Q
                         net (fo=25, routed)          1.259     3.075    Vga_tekenaar/vcs_reg[2][0]
    SLICE_X14Y13         LUT2 (Prop_lut2_I1_O)        0.100     3.175 r  Vga_tekenaar/alien_sprite_Memory_i_11/O
                         net (fo=1, routed)           0.000     3.175    Vga_tekenaar/alien_sprite_Memory_i_11_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.192     3.367 r  Vga_tekenaar/alien_sprite_Memory_i_2/O[0]
                         net (fo=4, routed)           2.475     5.842    alien_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y4          RAMB36E1                                     r  alien_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.594     5.115    alien_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  alien_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     5.115    
                         clock uncertainty            0.218     5.333    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.222     5.555    alien_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.555    
                         arrival time                           5.842    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 Vga_controller/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MHz25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            alien_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MHz25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.396ns  (logic 0.713ns (16.219%)  route 3.683ns (83.781%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        3.677ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.126ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.116ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MHz25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.457     1.457    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clocks/inst/MHz25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clocks/inst/clkout1_buf/O
                         net (fo=30, routed)          1.448     1.448    Vga_controller/MHz25
    SLICE_X12Y9          FDRE                                         r  Vga_controller/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y9          FDRE (Prop_fdre_C_Q)         0.418     1.866 r  Vga_controller/vcs_reg[3]/Q
                         net (fo=23, routed)          1.036     2.902    Vga_tekenaar/vc[2]
    SLICE_X14Y13         LUT4 (Prop_lut4_I2_O)        0.100     3.002 r  Vga_tekenaar/alien_sprite_Memory_i_8/O
                         net (fo=1, routed)           0.000     3.002    Vga_tekenaar/alien_sprite_Memory_i_8_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.195     3.197 r  Vga_tekenaar/alien_sprite_Memory_i_2/O[3]
                         net (fo=4, routed)           2.647     5.844    alien_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y3          RAMB36E1                                     r  alien_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.605     5.126    alien_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  alien_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.126    
                         clock uncertainty            0.218     5.344    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.212     5.556    alien_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.556    
                         arrival time                           5.844    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 Vga_controller/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MHz25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            alien_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MHz25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 0.710ns (16.113%)  route 3.697ns (83.887%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        3.677ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.126ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.116ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MHz25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.457     1.457    clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clocks/inst/MHz25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clocks/inst/clkout1_buf/O
                         net (fo=30, routed)          1.448     1.448    Vga_controller/MHz25
    SLICE_X12Y9          FDRE                                         r  Vga_controller/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y9          FDRE (Prop_fdre_C_Q)         0.418     1.866 r  Vga_controller/vcs_reg[3]/Q
                         net (fo=23, routed)          1.218     3.085    Vga_tekenaar/vc[2]
    SLICE_X14Y14         LUT4 (Prop_lut4_I1_O)        0.100     3.185 r  Vga_tekenaar/alien_sprite_Memory_i_5/O
                         net (fo=1, routed)           0.000     3.185    Vga_tekenaar/alien_sprite_Memory_i_5_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.192     3.377 r  Vga_tekenaar/alien_sprite_Memory_i_1/O[0]
                         net (fo=4, routed)           2.478     5.855    alien_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y3          RAMB36E1                                     r  alien_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.605     5.126    alien_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  alien_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.126    
                         clock uncertainty            0.218     5.344    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.222     5.566    alien_sprite_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.566    
                         arrival time                           5.855    
  -------------------------------------------------------------------
                         slack                                  0.289    





