//
// Written by Synplify Pro 
// Product Version "R-2021.03LR-SP1"
// Program "Synplify Pro", Mapper "map202103lat, Build 074R"
// Tue Mar 22 11:09:48 2022
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\lscc\radiant\3.1\synpbase\lib\generic\ice40up.v "
// file 1 "\c:\lscc\radiant\3.1\synpbase\lib\vlog\hypermods.v "
// file 2 "\c:\lscc\radiant\3.1\synpbase\lib\vlog\umr_capim.v "
// file 3 "\c:\lscc\radiant\3.1\synpbase\lib\vlog\scemi_objects.v "
// file 4 "\c:\lscc\radiant\3.1\synpbase\lib\vlog\scemi_pipes.svh "
// file 5 "\c:\lscc\radiant\3.1\ip\pmi\pmi_ice40up.v "
// file 6 "\c:\lscc\radiant\3.1\ip\pmi\pmi_addsub.v "
// file 7 "\c:\lscc\radiant\3.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v "
// file 8 "\c:\lscc\radiant\3.1\ip\pmi\pmi_add.v "
// file 9 "\c:\lscc\radiant\3.1\ip\pmi\../common/adder/rtl\lscc_adder.v "
// file 10 "\c:\lscc\radiant\3.1\ip\pmi\pmi_complex_mult.v "
// file 11 "\c:\lscc\radiant\3.1\ip\pmi\../common/complex_mult/rtl\lscc_complex_mult.v "
// file 12 "\c:\lscc\radiant\3.1\ip\pmi\pmi_counter.v "
// file 13 "\c:\lscc\radiant\3.1\ip\pmi\../common/counter/rtl\lscc_cntr.v "
// file 14 "\c:\lscc\radiant\3.1\ip\pmi\pmi_fifo.v "
// file 15 "\c:\lscc\radiant\3.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v "
// file 16 "\c:\lscc\radiant\3.1\ip\pmi\pmi_fifo_dc.v "
// file 17 "\c:\lscc\radiant\3.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v "
// file 18 "\c:\lscc\radiant\3.1\ip\pmi\pmi_mac.v "
// file 19 "\c:\lscc\radiant\3.1\ip\pmi\../common/mult_accumulate/rtl\lscc_mult_accumulate.v "
// file 20 "\c:\lscc\radiant\3.1\ip\pmi\pmi_multaddsubsum.v "
// file 21 "\c:\lscc\radiant\3.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v "
// file 22 "\c:\lscc\radiant\3.1\ip\pmi\pmi_multaddsub.v "
// file 23 "\c:\lscc\radiant\3.1\ip\pmi\../common/mult_add_sub/rtl\lscc_mult_add_sub.v "
// file 24 "\c:\lscc\radiant\3.1\ip\pmi\pmi_mult.v "
// file 25 "\c:\lscc\radiant\3.1\ip\pmi\../common/multiplier/rtl\lscc_multiplier.v "
// file 26 "\c:\lscc\radiant\3.1\ip\pmi\pmi_ram_dp.v "
// file 27 "\c:\lscc\radiant\3.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v "
// file 28 "\c:\lscc\radiant\3.1\ip\pmi\pmi_ram_dq.v "
// file 29 "\c:\lscc\radiant\3.1\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v "
// file 30 "\c:\lscc\radiant\3.1\ip\pmi\pmi_rom.v "
// file 31 "\c:\lscc\radiant\3.1\ip\pmi\../common/rom/rtl\lscc_rom.v "
// file 32 "\c:\lscc\radiant\3.1\ip\pmi\pmi_sub.v "
// file 33 "\c:\lscc\radiant\3.1\ip\pmi\../common/subtractor/rtl\lscc_subtractor.v "
// file 34 "\c:\lscc\radiant\3.1\ip\pmi\pmi_ram_dp_be.v "
// file 35 "\c:\lscc\radiant\3.1\ip\pmi\pmi_ram_dq_be.v "
// file 36 "\c:\lscc\radiant\3.1\ip\pmi\pmi_dsp.v "
// file 37 "\c:\users\lunar\desktop\human_presence_detection\ultraplus human presence detection rtl21\src\humandet_post.v "
// file 38 "\c:\users\lunar\desktop\human_presence_detection\ultraplus human presence detection rtl21\src\ice40_himax_humandet_clkgen.v "
// file 39 "\c:\users\lunar\desktop\human_presence_detection\ultraplus human presence detection rtl21\src\ice40_himax_video_process_64.v "
// file 40 "\c:\users\lunar\desktop\human_presence_detection\ultraplus human presence detection rtl21\src\ice40_himax_video_process_128.v "
// file 41 "\c:\users\lunar\desktop\human_presence_detection\ultraplus human presence detection rtl21\src\ice40_himax_video_process_128_seq.v "
// file 42 "\c:\users\lunar\desktop\human_presence_detection\ultraplus human presence detection rtl21\src\common\spi_lcd_tx.v "
// file 43 "\c:\users\lunar\desktop\human_presence_detection\ultraplus human presence detection rtl21\src\lsc_ml_ice40_himax_humandet_top.v "
// file 44 "\c:\users\lunar\desktop\human_presence_detection\ultraplus human presence detection rtl21\src\common\ice40_resetn.v "
// file 45 "\c:\users\lunar\desktop\human_presence_detection\ultraplus human presence detection rtl21\src\common\lsc_i2cm.v "
// file 46 "\c:\users\lunar\desktop\human_presence_detection\ultraplus human presence detection rtl21\src\common\lsc_i2cm_16.v "
// file 47 "\c:\users\lunar\desktop\human_presence_detection\ultraplus human presence detection rtl21\src\common\lsc_i2cm_himax.v "
// file 48 "\c:\users\lunar\desktop\human_presence_detection\ultraplus human presence detection rtl21\src\common\lsc_uart.v "
// file 49 "\c:\users\lunar\desktop\human_presence_detection\ultraplus human presence detection rtl21\src\common\spi_loader_tri_spram.v "
// file 50 "\c:\users\lunar\desktop\human_presence_detection\ultraplus human presence detection rtl21\src\common\spi_loader_spram.v "
// file 51 "\c:\users\lunar\desktop\human_presence_detection\ultraplus human presence detection rtl21\src\common\spi_loader_wrap.v "
// file 52 "\c:\users\lunar\desktop\human_presence_detection\ultraplus human presence detection rtl21\src\common\spi_fifo.v "
// file 53 "\c:\users\lunar\desktop\human_presence_detection\ultraplus human presence detection rtl21\src\radiant_mem\rom_himax_cfg_324\rtl\rom_himax_cfg_324.v "
// file 54 "\c:\users\lunar\desktop\human_presence_detection\ultraplus human presence detection rtl21\src\radiant_mem\rom_himax_cfg_324_dim\rtl\rom_himax_cfg_324_dim.v "
// file 55 "\c:\users\lunar\desktop\human_presence_detection\ultraplus human presence detection rtl21\src\radiant_mem\rom_himax_cfg_324_dim_maxfps\rtl\rom_himax_cfg_324_dim_maxfps.v "
// file 56 "\c:\users\lunar\desktop\human_presence_detection\ultraplus human presence detection rtl21\src\radiant_mem\dpram256x32\rtl\dpram256x32.v "
// file 57 "\c:\users\lunar\desktop\human_presence_detection\ultraplus human presence detection rtl21\src\radiant_mem\dpram512x8\rtl\dpram512x8.v "
// file 58 "\c:\users\lunar\desktop\human_presence_detection\ultraplus human presence detection rtl21\src\radiant_mem\dpram_lcd_fifo\rtl\dpram_lcd_fifo.v "
// file 59 "\c:\users\lunar\desktop\human_presence_detection\ultraplus human presence detection rtl21\src\radiant_mem\rom_himax_cfg_324_faceid\rtl\rom_himax_cfg_324_faceid.v "
// file 60 "\c:\users\lunar\desktop\human_presence_detection\ultraplus human presence detection rtl21\src\radiant_mem\rom_himax_cfg_lcd\rtl\rom_himax_cfg_lcd.v "
// file 61 "\c:\users\lunar\desktop\human_presence_detection\ultraplus human presence detection rtl21\src\radiant_mem\rom_himax_cfg_seq\rtl\rom_himax_cfg_seq.v "
// file 62 "\c:\users\lunar\desktop\human_presence_detection\ultraplus human presence detection rtl21\src\radiant_mem\rom_himax_cfg_1fps\rtl\rom_himax_cfg_1fps.v "
// file 63 "\c:\lscc\radiant\3.1\synpbase\lib\nlconst.dat "
// file 64 "\c:\users\lunar\desktop\human_presence_detection\ultraplus human presence detection rtl21\ice40_himax_upduino2_humandet\impl_1\ice40_himax_upduino2_humandet_impl_1_cpe.ldc "
// file 65 "\c:/users/lunar/desktop/human_presence_detection/ultraplus human presence detection rtl21/ice40_himax_upduino2_humandet/impl_1/ice40_himax_upduino2_humandet_impl_1_cpe.ldc "

`timescale 100 ps/100 ps
module ice40_resetn (
  clk_i,
  lcd_resetn_c_i,
  lcd_resetn_c
)
;
input clk_i ;
output lcd_resetn_c_i ;
output lcd_resetn_c ;
wire clk_i ;
wire lcd_resetn_c_i ;
wire lcd_resetn_c ;
wire [7:1] fabvar_0;
wire [7:1] cnt_in_1;
wire cnt_in_1_c4 ;
wire GND ;
wire un3_cnt_en_3 ;
wire cnt_in_1_c1 ;
wire cnt_in_1_c1_i ;
wire u_r_resetn0_RNO ;
wire un3_cnt_en_i ;
wire VCC ;
  LUT4 \u_cnt_reg[6]_RNO  (
	.A(fabvar_0[6]),
	.B(cnt_in_1_c4),
	.C(fabvar_0[5]),
	.D(fabvar_0[4]),
	.Z(cnt_in_1[6])
);
defparam \u_cnt_reg[6]_RNO .INIT="0x6AAA";
  LUT4 \u_cnt_reg[5]_RNIB0J2  (
	.A(fabvar_0[4]),
	.B(fabvar_0[5]),
	.C(GND),
	.D(GND),
	.Z(un3_cnt_en_3)
);
defparam \u_cnt_reg[5]_RNIB0J2 .INIT="0x8888";
  LUT4 \u_cnt_reg[1]_RNO  (
	.A(cnt_in_1_c1),
	.B(fabvar_0[1]),
	.C(GND),
	.D(GND),
	.Z(cnt_in_1[1])
);
defparam \u_cnt_reg[1]_RNO .INIT="0x6666";
  LUT4 u_r_resetn0_RNIPFH8 (
	.A(lcd_resetn_c),
	.B(GND),
	.C(GND),
	.D(GND),
	.Z(lcd_resetn_c_i)
);
defparam u_r_resetn0_RNIPFH8.INIT="0x5555";
  LUT4 \u_cnt_reg[0]_RNO  (
	.A(cnt_in_1_c1),
	.B(GND),
	.C(GND),
	.D(GND),
	.Z(cnt_in_1_c1_i)
);
defparam \u_cnt_reg[0]_RNO .INIT="0x5555";
  LUT4 \u_cnt_reg[3]_RNIAK55  (
	.A(cnt_in_1_c1),
	.B(fabvar_0[1]),
	.C(fabvar_0[2]),
	.D(fabvar_0[3]),
	.Z(cnt_in_1_c4)
);
defparam \u_cnt_reg[3]_RNIAK55 .INIT="0x8000";
  LUT4 \u_cnt_reg[2]_RNO  (
	.A(cnt_in_1_c1),
	.B(fabvar_0[1]),
	.C(fabvar_0[2]),
	.D(GND),
	.Z(cnt_in_1[2])
);
defparam \u_cnt_reg[2]_RNO .INIT="0x7878";
  LUT4 u_r_resetn0_RNO_cZ (
	.A(cnt_in_1_c4),
	.B(fabvar_0[6]),
	.C(fabvar_0[7]),
	.D(un3_cnt_en_3),
	.Z(u_r_resetn0_RNO)
);
defparam u_r_resetn0_RNO_cZ.INIT="0x8000";
  LUT4 \u_cnt_reg[4]_RNO  (
	.A(cnt_in_1_c4),
	.B(fabvar_0[4]),
	.C(GND),
	.D(GND),
	.Z(cnt_in_1[4])
);
defparam \u_cnt_reg[4]_RNO .INIT="0x6666";
  LUT4 \u_cnt_reg[3]_RNO  (
	.A(cnt_in_1_c1),
	.B(fabvar_0[1]),
	.C(fabvar_0[2]),
	.D(fabvar_0[3]),
	.Z(cnt_in_1[3])
);
defparam \u_cnt_reg[3]_RNO .INIT="0x7F80";
  LUT4 \u_cnt_reg[7]_RNO  (
	.A(cnt_in_1_c4),
	.B(fabvar_0[6]),
	.C(fabvar_0[7]),
	.D(un3_cnt_en_3),
	.Z(cnt_in_1[7])
);
defparam \u_cnt_reg[7]_RNO .INIT="0x78F0";
  LUT4 \u_cnt_reg[5]_RNO  (
	.A(cnt_in_1_c4),
	.B(fabvar_0[4]),
	.C(fabvar_0[5]),
	.D(GND),
	.Z(cnt_in_1[5])
);
defparam \u_cnt_reg[5]_RNO .INIT="0x7878";
  LUT4 \u_cnt_reg[7]_RNI4PBA  (
	.A(cnt_in_1_c4),
	.B(fabvar_0[6]),
	.C(fabvar_0[7]),
	.D(un3_cnt_en_3),
	.Z(un3_cnt_en_i)
);
defparam \u_cnt_reg[7]_RNI4PBA .INIT="0x7FFF";
// @44:56
  FD1P3XZ u_r_resetn0 (
	.D(VCC),
	.SP(u_r_resetn0_RNO),
	.CK(clk_i),
	.SR(GND),
	.Q(lcd_resetn_c)
);
defparam u_r_resetn0.REGSET="RESET";
defparam u_r_resetn0.SRMODE="CE_OVER_LSR";
// @44:33
  FD1P3XZ \u_cnt_reg[7]  (
	.D(cnt_in_1[7]),
	.SP(un3_cnt_en_i),
	.CK(clk_i),
	.SR(GND),
	.Q(fabvar_0[7])
);
defparam \u_cnt_reg[7] .REGSET="RESET";
defparam \u_cnt_reg[7] .SRMODE="CE_OVER_LSR";
// @44:33
  FD1P3XZ \u_cnt_reg[6]  (
	.D(cnt_in_1[6]),
	.SP(un3_cnt_en_i),
	.CK(clk_i),
	.SR(GND),
	.Q(fabvar_0[6])
);
defparam \u_cnt_reg[6] .REGSET="RESET";
defparam \u_cnt_reg[6] .SRMODE="CE_OVER_LSR";
// @44:33
  FD1P3XZ \u_cnt_reg[5]  (
	.D(cnt_in_1[5]),
	.SP(un3_cnt_en_i),
	.CK(clk_i),
	.SR(GND),
	.Q(fabvar_0[5])
);
defparam \u_cnt_reg[5] .REGSET="RESET";
defparam \u_cnt_reg[5] .SRMODE="CE_OVER_LSR";
// @44:33
  FD1P3XZ \u_cnt_reg[4]  (
	.D(cnt_in_1[4]),
	.SP(un3_cnt_en_i),
	.CK(clk_i),
	.SR(GND),
	.Q(fabvar_0[4])
);
defparam \u_cnt_reg[4] .REGSET="RESET";
defparam \u_cnt_reg[4] .SRMODE="CE_OVER_LSR";
// @44:33
  FD1P3XZ \u_cnt_reg[3]  (
	.D(cnt_in_1[3]),
	.SP(un3_cnt_en_i),
	.CK(clk_i),
	.SR(GND),
	.Q(fabvar_0[3])
);
defparam \u_cnt_reg[3] .REGSET="RESET";
defparam \u_cnt_reg[3] .SRMODE="CE_OVER_LSR";
// @44:33
  FD1P3XZ \u_cnt_reg[2]  (
	.D(cnt_in_1[2]),
	.SP(un3_cnt_en_i),
	.CK(clk_i),
	.SR(GND),
	.Q(fabvar_0[2])
);
defparam \u_cnt_reg[2] .REGSET="RESET";
defparam \u_cnt_reg[2] .SRMODE="CE_OVER_LSR";
// @44:33
  FD1P3XZ \u_cnt_reg[1]  (
	.D(cnt_in_1[1]),
	.SP(un3_cnt_en_i),
	.CK(clk_i),
	.SR(GND),
	.Q(fabvar_0[1])
);
defparam \u_cnt_reg[1] .REGSET="RESET";
defparam \u_cnt_reg[1] .SRMODE="CE_OVER_LSR";
// @44:33
  FD1P3XZ \u_cnt_reg[0]  (
	.D(cnt_in_1_c1_i),
	.SP(un3_cnt_en_i),
	.CK(clk_i),
	.SR(GND),
	.Q(cnt_in_1_c1)
);
defparam \u_cnt_reg[0] .REGSET="RESET";
defparam \u_cnt_reg[0] .SRMODE="CE_OVER_LSR";
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* ice40_resetn */

module lsc_i2cm_16 (
  state,
  i2c_cmd,
  ofs_addr,
  i2c_cnte_0,
  i2c_running,
  r_scl_out_1z,
  r_sda_out_1z,
  lcd_resetn_c_i,
  clk
)
;
input [2:0] state ;
input [7:0] i2c_cmd ;
input [15:0] ofs_addr ;
output i2c_cnte_0 ;
output i2c_running ;
output r_scl_out_1z ;
output r_sda_out_1z ;
input lcd_resetn_c_i ;
input clk ;
wire i2c_cnte_0 ;
wire i2c_running ;
wire r_scl_out_1z ;
wire r_sda_out_1z ;
wire lcd_resetn_c_i ;
wire clk ;
wire [4:4] main_cnt_fast;
wire [4:4] main_cnt_lm_fast;
wire [5:0] interval_cnt_lm;
wire [7:0] main_cnt;
wire [7:0] main_cnt_lm;
wire [15:0] ofs_addr_lat;
wire [7:0] wr_data_lat;
wire [4:4] main_cnt_s;
wire [6:0] main_cnt_cry;
wire [4:0] interval_cnt_cry;
wire un1_tick_0_i ;
wire r_sda_out_71 ;
wire VCC ;
wire r_scl_out_11 ;
wire tick_5 ;
wire tick_4_i ;
wire tick_3_i ;
wire tick_2_i ;
wire tick_1_i ;
wire tick_0 ;
wire i2c_done ;
wire done6 ;
wire GND ;
wire i2c_running_i ;
wire running ;
wire done6_0 ;
wire done6_3 ;
wire N_116_0_i ;
wire N_84_0 ;
wire g1_0 ;
wire N_86_0 ;
wire N_87_0 ;
wire r_sda_out_71_41_1 ;
wire N_49 ;
wire N_59 ;
wire r_sda_out_71_15_ns_1 ;
wire N_64 ;
wire N_56 ;
wire N_79 ;
wire N_54 ;
wire N_77 ;
wire r_sda_out_71_30_1 ;
wire N_67 ;
wire N_70 ;
wire r_sda_out_71_13_ns_1 ;
wire r_sda_out_71_25_ns_1 ;
wire done6_2 ;
wire done6_5 ;
wire N_46 ;
wire N_50 ;
wire N_51 ;
wire N_55 ;
wire un1_dev_addr_lat3_0_58_a3_3 ;
wire un1_dev_addr_lat3_0_58_a3_2 ;
wire tick_NE_3 ;
wire r_scl_out74_2 ;
wire done6_4 ;
wire r_scl_out_11_sn_N_2 ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_17 ;
wire N_16 ;
wire N_1 ;
wire N_2 ;
wire N_3 ;
wire N_4 ;
wire N_5 ;
wire N_6 ;
// @46:63
  FD1P3DZ \main_cnt_fast_Z[4]  (
	.Q(main_cnt_fast[4]),
	.D(main_cnt_lm_fast[4]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(un1_tick_0_i)
);
// @46:115
  FD1P3BZ r_sda_out (
	.Q(r_sda_out_1z),
	.D(r_sda_out_71),
	.CK(clk),
	.PD(lcd_resetn_c_i),
	.SP(VCC)
);
// @46:90
  FD1P3BZ r_scl_out (
	.Q(r_scl_out_1z),
	.D(r_scl_out_11),
	.CK(clk),
	.PD(lcd_resetn_c_i),
	.SP(VCC)
);
// @46:46
  FD1P3DZ \interval_cnt[5]  (
	.Q(tick_5),
	.D(interval_cnt_lm[5]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @46:46
  FD1P3DZ \interval_cnt[4]  (
	.Q(tick_4_i),
	.D(interval_cnt_lm[4]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @46:46
  FD1P3DZ \interval_cnt[3]  (
	.Q(tick_3_i),
	.D(interval_cnt_lm[3]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @46:46
  FD1P3DZ \interval_cnt[2]  (
	.Q(tick_2_i),
	.D(interval_cnt_lm[2]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @46:46
  FD1P3DZ \interval_cnt[1]  (
	.Q(tick_1_i),
	.D(interval_cnt_lm[1]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @46:46
  FD1P3DZ \interval_cnt[0]  (
	.Q(tick_0),
	.D(interval_cnt_lm[0]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @46:63
  FD1P3DZ \main_cnt_Z[7]  (
	.Q(main_cnt[7]),
	.D(main_cnt_lm[7]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(un1_tick_0_i)
);
// @46:63
  FD1P3DZ \main_cnt_Z[6]  (
	.Q(main_cnt[6]),
	.D(main_cnt_lm[6]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(un1_tick_0_i)
);
// @46:63
  FD1P3DZ \main_cnt_Z[5]  (
	.Q(main_cnt[5]),
	.D(main_cnt_lm[5]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(un1_tick_0_i)
);
// @46:63
  FD1P3DZ \main_cnt_Z[4]  (
	.Q(main_cnt[4]),
	.D(main_cnt_lm[4]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(un1_tick_0_i)
);
// @46:63
  FD1P3DZ \main_cnt_Z[3]  (
	.Q(main_cnt[3]),
	.D(main_cnt_lm[3]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(un1_tick_0_i)
);
// @46:63
  FD1P3DZ \main_cnt_Z[2]  (
	.Q(main_cnt[2]),
	.D(main_cnt_lm[2]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(un1_tick_0_i)
);
// @46:63
  FD1P3DZ \main_cnt_Z[1]  (
	.Q(main_cnt[1]),
	.D(main_cnt_lm[1]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(un1_tick_0_i)
);
// @46:63
  FD1P3DZ \main_cnt_Z[0]  (
	.Q(main_cnt[0]),
	.D(main_cnt_lm[0]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(un1_tick_0_i)
);
// @46:82
  FD1P3DZ done (
	.Q(i2c_done),
	.D(done6),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @46:36
  FD1P3DZ \ofs_addr_lat_Z[15]  (
	.Q(ofs_addr_lat[15]),
	.D(ofs_addr[15]),
	.CK(clk),
	.CD(GND),
	.SP(i2c_running_i)
);
// @46:36
  FD1P3DZ \ofs_addr_lat_Z[14]  (
	.Q(ofs_addr_lat[14]),
	.D(ofs_addr[14]),
	.CK(clk),
	.CD(GND),
	.SP(i2c_running_i)
);
// @46:36
  FD1P3DZ \ofs_addr_lat_Z[13]  (
	.Q(ofs_addr_lat[13]),
	.D(ofs_addr[13]),
	.CK(clk),
	.CD(GND),
	.SP(i2c_running_i)
);
// @46:36
  FD1P3DZ \ofs_addr_lat_Z[12]  (
	.Q(ofs_addr_lat[12]),
	.D(ofs_addr[12]),
	.CK(clk),
	.CD(GND),
	.SP(i2c_running_i)
);
// @46:36
  FD1P3DZ \ofs_addr_lat_Z[11]  (
	.Q(ofs_addr_lat[11]),
	.D(ofs_addr[11]),
	.CK(clk),
	.CD(GND),
	.SP(i2c_running_i)
);
// @46:36
  FD1P3DZ \ofs_addr_lat_Z[10]  (
	.Q(ofs_addr_lat[10]),
	.D(ofs_addr[10]),
	.CK(clk),
	.CD(GND),
	.SP(i2c_running_i)
);
// @46:36
  FD1P3DZ \ofs_addr_lat_Z[9]  (
	.Q(ofs_addr_lat[9]),
	.D(ofs_addr[9]),
	.CK(clk),
	.CD(GND),
	.SP(i2c_running_i)
);
// @46:36
  FD1P3DZ \ofs_addr_lat_Z[8]  (
	.Q(ofs_addr_lat[8]),
	.D(ofs_addr[8]),
	.CK(clk),
	.CD(GND),
	.SP(i2c_running_i)
);
// @46:36
  FD1P3DZ \ofs_addr_lat_Z[7]  (
	.Q(ofs_addr_lat[7]),
	.D(ofs_addr[7]),
	.CK(clk),
	.CD(GND),
	.SP(i2c_running_i)
);
// @46:36
  FD1P3DZ \ofs_addr_lat_Z[6]  (
	.Q(ofs_addr_lat[6]),
	.D(ofs_addr[6]),
	.CK(clk),
	.CD(GND),
	.SP(i2c_running_i)
);
// @46:36
  FD1P3DZ \ofs_addr_lat_Z[5]  (
	.Q(ofs_addr_lat[5]),
	.D(ofs_addr[5]),
	.CK(clk),
	.CD(GND),
	.SP(i2c_running_i)
);
// @46:36
  FD1P3DZ \ofs_addr_lat_Z[4]  (
	.Q(ofs_addr_lat[4]),
	.D(ofs_addr[4]),
	.CK(clk),
	.CD(GND),
	.SP(i2c_running_i)
);
// @46:36
  FD1P3DZ \ofs_addr_lat_Z[3]  (
	.Q(ofs_addr_lat[3]),
	.D(ofs_addr[3]),
	.CK(clk),
	.CD(GND),
	.SP(i2c_running_i)
);
// @46:36
  FD1P3DZ \ofs_addr_lat_Z[2]  (
	.Q(ofs_addr_lat[2]),
	.D(ofs_addr[2]),
	.CK(clk),
	.CD(GND),
	.SP(i2c_running_i)
);
// @46:36
  FD1P3DZ \ofs_addr_lat_Z[1]  (
	.Q(ofs_addr_lat[1]),
	.D(ofs_addr[1]),
	.CK(clk),
	.CD(GND),
	.SP(i2c_running_i)
);
// @46:36
  FD1P3DZ \ofs_addr_lat_Z[0]  (
	.Q(ofs_addr_lat[0]),
	.D(ofs_addr[0]),
	.CK(clk),
	.CD(GND),
	.SP(i2c_running_i)
);
// @46:36
  FD1P3DZ \wr_data_lat_Z[7]  (
	.Q(wr_data_lat[7]),
	.D(i2c_cmd[7]),
	.CK(clk),
	.CD(GND),
	.SP(i2c_running_i)
);
// @46:36
  FD1P3DZ \wr_data_lat_Z[6]  (
	.Q(wr_data_lat[6]),
	.D(i2c_cmd[6]),
	.CK(clk),
	.CD(GND),
	.SP(i2c_running_i)
);
// @46:36
  FD1P3DZ \wr_data_lat_Z[5]  (
	.Q(wr_data_lat[5]),
	.D(i2c_cmd[5]),
	.CK(clk),
	.CD(GND),
	.SP(i2c_running_i)
);
// @46:36
  FD1P3DZ \wr_data_lat_Z[4]  (
	.Q(wr_data_lat[4]),
	.D(i2c_cmd[4]),
	.CK(clk),
	.CD(GND),
	.SP(i2c_running_i)
);
// @46:36
  FD1P3DZ \wr_data_lat_Z[3]  (
	.Q(wr_data_lat[3]),
	.D(i2c_cmd[3]),
	.CK(clk),
	.CD(GND),
	.SP(i2c_running_i)
);
// @46:36
  FD1P3DZ \wr_data_lat_Z[2]  (
	.Q(wr_data_lat[2]),
	.D(i2c_cmd[2]),
	.CK(clk),
	.CD(GND),
	.SP(i2c_running_i)
);
// @46:36
  FD1P3DZ \wr_data_lat_Z[1]  (
	.Q(wr_data_lat[1]),
	.D(i2c_cmd[1]),
	.CK(clk),
	.CD(GND),
	.SP(i2c_running_i)
);
// @46:36
  FD1P3DZ \wr_data_lat_Z[0]  (
	.Q(wr_data_lat[0]),
	.D(i2c_cmd[0]),
	.CK(clk),
	.CD(GND),
	.SP(i2c_running_i)
);
// @46:75
  FD1P3DZ running_Z (
	.Q(i2c_running),
	.D(running),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
  LUT4 done_RNO_1 (
	.A(done6_0),
	.B(i2c_running),
	.C(main_cnt[6]),
	.D(main_cnt[5]),
	.Z(done6_3)
);
defparam done_RNO_1.INIT="0x0008";
  LUT4 \main_cnt_fast_RNO[4]  (
	.A(N_116_0_i),
	.B(main_cnt_s[4]),
	.C(GND),
	.D(GND),
	.Z(main_cnt_lm_fast[4])
);
defparam \main_cnt_fast_RNO[4] .INIT="0x4444";
  LUT4 r_sda_out_RNO_21 (
	.A(main_cnt[1]),
	.B(main_cnt_fast[4]),
	.C(wr_data_lat[2]),
	.D(GND),
	.Z(N_84_0)
);
defparam r_sda_out_RNO_21.INIT="0xB8B8";
  LUT4 r_sda_out_RNO_18 (
	.A(main_cnt[3]),
	.B(wr_data_lat[1]),
	.C(wr_data_lat[3]),
	.D(GND),
	.Z(g1_0)
);
defparam r_sda_out_RNO_18.INIT="0xD8D8";
  LUT4 r_sda_out_RNO_17 (
	.A(N_84_0),
	.B(main_cnt[3]),
	.C(main_cnt[4]),
	.D(wr_data_lat[0]),
	.Z(N_86_0)
);
defparam r_sda_out_RNO_17.INIT="0xEEE2";
  LUT4 r_sda_out_RNO_9 (
	.A(N_86_0),
	.B(g1_0),
	.C(main_cnt[2]),
	.D(main_cnt[4]),
	.Z(N_87_0)
);
defparam r_sda_out_RNO_9.INIT="0xAFAC";
  LUT4 r_sda_out_RNO_2 (
	.A(N_87_0),
	.B(main_cnt[5]),
	.C(main_cnt[6]),
	.D(main_cnt[7]),
	.Z(r_sda_out_71_41_1)
);
defparam r_sda_out_RNO_2.INIT="0x0133";
  LUT4 r_sda_out_RNO_0 (
	.A(N_49),
	.B(N_59),
	.C(main_cnt[6]),
	.D(r_sda_out_71_15_ns_1),
	.Z(N_64)
);
defparam r_sda_out_RNO_0.INIT="0xC0AF";
  LUT4 r_sda_out_RNO_5 (
	.A(N_56),
	.B(main_cnt[2]),
	.C(main_cnt[6]),
	.D(GND),
	.Z(r_sda_out_71_15_ns_1)
);
defparam r_sda_out_RNO_5.INIT="0x3535";
  LUT4 r_sda_out_RNO (
	.A(N_64),
	.B(N_79),
	.C(main_cnt[7]),
	.D(r_sda_out_71_41_1),
	.Z(r_sda_out_71)
);
defparam r_sda_out_RNO.INIT="0x0AFC";
  LUT4 r_sda_out_RNO_1 (
	.A(N_54),
	.B(N_77),
	.C(main_cnt[6]),
	.D(r_sda_out_71_30_1),
	.Z(N_79)
);
defparam r_sda_out_RNO_1.INIT="0xA0CF";
  LUT4 r_sda_out_RNO_8 (
	.A(N_67),
	.B(N_70),
	.C(main_cnt[2]),
	.D(main_cnt[6]),
	.Z(r_sda_out_71_30_1)
);
defparam r_sda_out_RNO_8.INIT="0x0F35";
  LUT4 r_sda_out_RNO_3 (
	.A(main_cnt[3]),
	.B(ofs_addr_lat[3]),
	.C(ofs_addr_lat[7]),
	.D(r_sda_out_71_13_ns_1),
	.Z(N_49)
);
defparam r_sda_out_RNO_3.INIT="0xA0DD";
  LUT4 r_sda_out_RNO_10 (
	.A(main_cnt[3]),
	.B(main_cnt[4]),
	.C(ofs_addr_lat[5]),
	.D(ofs_addr_lat[8]),
	.Z(r_sda_out_71_13_ns_1)
);
defparam r_sda_out_RNO_10.INIT="0x2637";
  LUT4 r_sda_out_RNO_6 (
	.A(main_cnt[3]),
	.B(ofs_addr_lat[0]),
	.C(r_sda_out_71_25_ns_1),
	.D(wr_data_lat[5]),
	.Z(N_54)
);
defparam r_sda_out_RNO_6.INIT="0x8F85";
  LUT4 r_sda_out_RNO_13 (
	.A(main_cnt[3]),
	.B(main_cnt[4]),
	.C(ofs_addr_lat[2]),
	.D(wr_data_lat[7]),
	.Z(r_sda_out_71_25_ns_1)
);
defparam r_sda_out_RNO_13.INIT="0x2367";
  LUT4 \main_cnt_RNIGOB8[7]  (
	.A(main_cnt[3]),
	.B(main_cnt[7]),
	.C(GND),
	.D(GND),
	.Z(done6_0)
);
defparam \main_cnt_RNIGOB8[7] .INIT="0x4444";
  LUT4 \main_cnt_RNO[4]  (
	.A(N_116_0_i),
	.B(main_cnt_s[4]),
	.C(GND),
	.D(GND),
	.Z(main_cnt_lm[4])
);
defparam \main_cnt_RNO[4] .INIT="0x4444";
  LUT4 \main_cnt_RNICKB8[2]  (
	.A(main_cnt[2]),
	.B(main_cnt[4]),
	.C(GND),
	.D(GND),
	.Z(done6_2)
);
defparam \main_cnt_RNICKB8[2] .INIT="0x8888";
  LUT4 r_scl_out_RNO_1 (
	.A(main_cnt[5]),
	.B(main_cnt[6]),
	.C(GND),
	.D(GND),
	.Z(done6_5)
);
defparam r_scl_out_RNO_1.INIT="0x1111";
  LUT4 running_RNIJ4Q4 (
	.A(i2c_running),
	.B(GND),
	.C(GND),
	.D(GND),
	.Z(i2c_running_i)
);
defparam running_RNIJ4Q4.INIT="0x5555";
  LUT4 r_sda_out_RNO_11 (
	.A(main_cnt[4]),
	.B(ofs_addr_lat[6]),
	.C(ofs_addr_lat[9]),
	.D(GND),
	.Z(N_46)
);
defparam r_sda_out_RNO_11.INIT="0xD8D8";
  LUT4 r_sda_out_RNO_19 (
	.A(main_cnt_fast[4]),
	.B(ofs_addr_lat[11]),
	.C(ofs_addr_lat[15]),
	.D(GND),
	.Z(N_50)
);
defparam r_sda_out_RNO_19.INIT="0xD8D8";
  LUT4 r_sda_out_RNO_20 (
	.A(main_cnt_fast[4]),
	.B(ofs_addr_lat[10]),
	.C(ofs_addr_lat[14]),
	.D(GND),
	.Z(N_51)
);
defparam r_sda_out_RNO_20.INIT="0xD8D8";
  LUT4 r_sda_out_RNO_14 (
	.A(main_cnt[4]),
	.B(ofs_addr_lat[1]),
	.C(wr_data_lat[6]),
	.D(GND),
	.Z(N_55)
);
defparam r_sda_out_RNO_14.INIT="0xE4E4";
  LUT4 \main_cnt_RNIUENG[5]  (
	.A(main_cnt[3]),
	.B(main_cnt[4]),
	.C(main_cnt[5]),
	.D(main_cnt[6]),
	.Z(un1_dev_addr_lat3_0_58_a3_3)
);
defparam \main_cnt_RNIUENG[5] .INIT="0x0004";
  LUT4 \main_cnt_RNIM6NG[0]  (
	.A(main_cnt[0]),
	.B(main_cnt[1]),
	.C(main_cnt[2]),
	.D(main_cnt[7]),
	.Z(un1_dev_addr_lat3_0_58_a3_2)
);
defparam \main_cnt_RNIM6NG[0] .INIT="0x8000";
  LUT4 \interval_cnt_RNIIADU[0]  (
	.A(tick_0),
	.B(tick_1_i),
	.C(tick_2_i),
	.D(tick_3_i),
	.Z(tick_NE_3)
);
defparam \interval_cnt_RNIIADU[0] .INIT="0x4000";
  LUT4 r_scl_out_RNO_2 (
	.A(main_cnt[2]),
	.B(main_cnt[3]),
	.C(main_cnt[4]),
	.D(main_cnt[7]),
	.Z(r_scl_out74_2)
);
defparam r_scl_out_RNO_2.INIT="0x0001";
  LUT4 r_sda_out_RNO_4 (
	.A(N_46),
	.B(main_cnt[3]),
	.C(main_cnt[4]),
	.D(ofs_addr_lat[4]),
	.Z(N_59)
);
defparam r_sda_out_RNO_4.INIT="0xEE2E";
  LUT4 r_sda_out_RNO_15 (
	.A(N_50),
	.B(main_cnt[3]),
	.C(main_cnt[4]),
	.D(ofs_addr_lat[13]),
	.Z(N_67)
);
defparam r_sda_out_RNO_15.INIT="0xB888";
  LUT4 r_sda_out_RNO_16 (
	.A(N_51),
	.B(main_cnt[3]),
	.C(main_cnt[4]),
	.D(ofs_addr_lat[12]),
	.Z(N_70)
);
defparam r_sda_out_RNO_16.INIT="0xBB8B";
  LUT4 r_sda_out_RNO_7 (
	.A(N_55),
	.B(main_cnt[3]),
	.C(main_cnt[4]),
	.D(wr_data_lat[4]),
	.Z(N_77)
);
defparam r_sda_out_RNO_7.INIT="0xEE2E";
  LUT4 done_RNI2F1I (
	.A(i2c_done),
	.B(state[0]),
	.C(state[1]),
	.D(state[2]),
	.Z(i2c_cnte_0)
);
defparam done_RNI2F1I.INIT="0x5554";
  LUT4 running_RNO (
	.A(i2c_done),
	.B(i2c_running),
	.C(state[0]),
	.D(state[1]),
	.Z(running)
);
defparam running_RNO.INIT="0x5444";
  LUT4 done_RNO_0 (
	.A(done6_2),
	.B(done6_3),
	.C(main_cnt[0]),
	.D(main_cnt[1]),
	.Z(done6_4)
);
defparam done_RNO_0.INIT="0x8000";
  LUT4 r_scl_out_RNO_0 (
	.A(done6_0),
	.B(done6_2),
	.C(done6_5),
	.D(r_scl_out74_2),
	.Z(r_scl_out_11_sn_N_2)
);
defparam r_scl_out_RNO_0.INIT="0x0F7F";
  LUT4 r_sda_out_RNO_12 (
	.A(main_cnt[1]),
	.B(main_cnt[2]),
	.C(main_cnt[3]),
	.D(main_cnt[4]),
	.Z(N_56)
);
defparam r_sda_out_RNO_12.INIT="0x0C31";
  LUT4 done_RNO (
	.A(done6_4),
	.B(tick_4_i),
	.C(tick_5),
	.D(tick_NE_3),
	.Z(done6)
);
defparam done_RNO.INIT="0x0800";
  LUT4 \interval_cnt_RNIKAEI1[4]  (
	.A(i2c_running),
	.B(tick_4_i),
	.C(tick_5),
	.D(tick_NE_3),
	.Z(un1_tick_0_i)
);
defparam \interval_cnt_RNIKAEI1[4] .INIT="0x5D55";
  LUT4 running_RNI7Q861 (
	.A(i2c_running),
	.B(un1_dev_addr_lat3_0_58_a3_2),
	.C(un1_dev_addr_lat3_0_58_a3_3),
	.D(GND),
	.Z(N_116_0_i)
);
defparam running_RNI7Q861.INIT="0xD5D5";
  LUT4 r_scl_out_RNO (
	.A(done6_0),
	.B(main_cnt[0]),
	.C(main_cnt[1]),
	.D(r_scl_out_11_sn_N_2),
	.Z(r_scl_out_11)
);
defparam r_scl_out_RNO.INIT="0x3CBD";
  CCU2_B \main_cnt_RNO[7]  (
	.CIN(main_cnt_cry[6]),
	.A0(main_cnt[7]),
	.A1(GND),
	.B0(GND),
	.B1(GND),
	.C0(N_116_0_i),
	.C1(GND),
	.COUT(N_1),
	.S0(main_cnt_lm[7]),
	.S1(N_2)
);
defparam \main_cnt_RNO[7] .INIT0="0x050A";
defparam \main_cnt_RNO[7] .INIT1="0xC33C";
// @46:63
  CCU2_B \main_cnt_cry_c_0[5]  (
	.CIN(main_cnt_cry[4]),
	.A0(N_116_0_i),
	.A1(N_116_0_i),
	.B0(main_cnt[5]),
	.B1(main_cnt[6]),
	.C0(GND),
	.C1(GND),
	.COUT(main_cnt_cry[6]),
	.S0(main_cnt_lm[5]),
	.S1(main_cnt_lm[6])
);
defparam \main_cnt_cry_c_0[5] .INIT0="0x1144";
defparam \main_cnt_cry_c_0[5] .INIT1="0x1144";
// @46:63
  CCU2_B \main_cnt_cry_c_0[3]  (
	.CIN(main_cnt_cry[2]),
	.A0(N_116_0_i),
	.A1(GND),
	.B0(main_cnt[3]),
	.B1(main_cnt[4]),
	.C0(GND),
	.C1(GND),
	.COUT(main_cnt_cry[4]),
	.S0(main_cnt_lm[3]),
	.S1(main_cnt_s[4])
);
defparam \main_cnt_cry_c_0[3] .INIT0="0x1144";
defparam \main_cnt_cry_c_0[3] .INIT1="0x9966";
// @46:63
  CCU2_B \main_cnt_cry_c_0[1]  (
	.CIN(main_cnt_cry[0]),
	.A0(N_116_0_i),
	.A1(N_116_0_i),
	.B0(main_cnt[1]),
	.B1(main_cnt[2]),
	.C0(GND),
	.C1(GND),
	.COUT(main_cnt_cry[2]),
	.S0(main_cnt_lm[1]),
	.S1(main_cnt_lm[2])
);
defparam \main_cnt_cry_c_0[1] .INIT0="0x1144";
defparam \main_cnt_cry_c_0[1] .INIT1="0x1144";
// @46:63
  CCU2_B \main_cnt_cry_c_0[0]  (
	.CIN(),
	.A0(GND),
	.A1(N_116_0_i),
	.B0(VCC),
	.B1(main_cnt[0]),
	.C0(VCC),
	.C1(GND),
	.COUT(main_cnt_cry[0]),
	.S0(N_3),
	.S1(main_cnt_lm[0])
);
defparam \main_cnt_cry_c_0[0] .INIT0="0xC33C";
defparam \main_cnt_cry_c_0[0] .INIT1="0x1144";
  CCU2_B \interval_cnt_RNO[5]  (
	.CIN(interval_cnt_cry[4]),
	.A0(tick_5),
	.A1(GND),
	.B0(GND),
	.B1(GND),
	.C0(un1_tick_0_i),
	.C1(GND),
	.COUT(N_4),
	.S0(interval_cnt_lm[5]),
	.S1(N_5)
);
defparam \interval_cnt_RNO[5] .INIT0="0x050A";
defparam \interval_cnt_RNO[5] .INIT1="0xC33C";
// @46:46
  CCU2_B \interval_cnt_cry_c_0[3]  (
	.CIN(interval_cnt_cry[2]),
	.A0(un1_tick_0_i),
	.A1(un1_tick_0_i),
	.B0(tick_3_i),
	.B1(tick_4_i),
	.C0(GND),
	.C1(GND),
	.COUT(interval_cnt_cry[4]),
	.S0(interval_cnt_lm[3]),
	.S1(interval_cnt_lm[4])
);
defparam \interval_cnt_cry_c_0[3] .INIT0="0x1144";
defparam \interval_cnt_cry_c_0[3] .INIT1="0x1144";
// @46:46
  CCU2_B \interval_cnt_cry_c_0[1]  (
	.CIN(interval_cnt_cry[0]),
	.A0(un1_tick_0_i),
	.A1(un1_tick_0_i),
	.B0(tick_1_i),
	.B1(tick_2_i),
	.C0(GND),
	.C1(GND),
	.COUT(interval_cnt_cry[2]),
	.S0(interval_cnt_lm[1]),
	.S1(interval_cnt_lm[2])
);
defparam \interval_cnt_cry_c_0[1] .INIT0="0x1144";
defparam \interval_cnt_cry_c_0[1] .INIT1="0x1144";
// @46:46
  CCU2_B \interval_cnt_cry_c_0[0]  (
	.CIN(),
	.A0(GND),
	.A1(un1_tick_0_i),
	.B0(VCC),
	.B1(tick_0),
	.C0(VCC),
	.C1(GND),
	.COUT(interval_cnt_cry[0]),
	.S0(N_6),
	.S1(interval_cnt_lm[0])
);
defparam \interval_cnt_cry_c_0[0] .INIT0="0xC33C";
defparam \interval_cnt_cry_c_0[0] .INIT1="0x1144";
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* lsc_i2cm_16 */

module rom_himax_cfg_seq_ipgen_lscc_ram_dq_core_Z2_layer0 (
  i2c_cmd,
  i2c_cnt,
  clk,
  N_38_0
)
;
output [15:0] i2c_cmd ;
input [6:0] i2c_cnt ;
input clk ;
input N_38_0 ;
wire clk ;
wire N_38_0 ;
wire GND ;
wire VCC ;
// @61:2504
  PDP4K \iCE40UP.sp4k  (
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.MASK_N({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.ADR({GND, GND, GND, i2c_cnt[6:0], N_38_0}),
	.CKR(clk),
	.CER(VCC),
	.RE(VCC),
	.ADW({GND, GND, GND, i2c_cnt[6:0], N_38_0}),
	.CKW(clk),
	.CEW(VCC),
	.WE(GND),
	.DO(i2c_cmd[15:0])
);
defparam \iCE40UP.sp4k .INITVAL_0="0x00C03050000A304700003045000A304400081007000810030000010000000103";
defparam \iCE40UP.sp4k .INITVAL_1="0x001F30580029305700F8305600F7305500033054000030530050305200423051";
defparam \iCE40UP.sp4k .INITVAL_2="0x00011006007F03500032100200401001004310000004306500003064001E3059";
defparam \iCE40UP.sp4k .INITVAL_3="0x0000200300072000000010120040100C0090100B0060100A00A0100900001008";
defparam \iCE40UP.sp4k .INITVAL_4="0x0000201300B820100000200F007A200C0000200B0058200800002007001C2004";
defparam \iCE40UP.sp4k .INITVAL_5="0x0033210800A42106000321050007210400012100009B20180000201700582014";
defparam \iCE40UP.sp4k .INITVAL_6="0x0002034000032150001721120001211100E921100000210F0080210B0000210A";
defparam \iCE40UP.sp4k .INITVAL_7="0x0042305900000390000003870000038300003010000003430002034200B80341";
defparam \iCE40UP.sp4k .INITVAL_8="0x00013067002030610000020F0040210200802101000501000000010100513060";
defparam \iCE40UP.sp4k .INITVAL_9="0x0000000000000000000000000000000000000000000000000030020500000104";
defparam \iCE40UP.sp4k .INITVAL_A="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \iCE40UP.sp4k .INITVAL_B="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \iCE40UP.sp4k .INITVAL_C="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \iCE40UP.sp4k .INITVAL_D="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \iCE40UP.sp4k .INITVAL_E="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \iCE40UP.sp4k .INITVAL_F="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \iCE40UP.sp4k .DATA_WIDTH_W="16";
defparam \iCE40UP.sp4k .DATA_WIDTH_R="16";
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* rom_himax_cfg_seq_ipgen_lscc_ram_dq_core_Z2_layer0 */

module rom_himax_cfg_seq_ipgen_lscc_ram_dq_inst_Z1_layer0 (
  i2c_cnt,
  i2c_cmd,
  N_38_0,
  clk
)
;
input [6:0] i2c_cnt ;
output [15:0] i2c_cmd ;
input N_38_0 ;
input clk ;
wire N_38_0 ;
wire clk ;
wire GND_x ;
wire VCC_x ;
wire GND ;
wire VCC ;
// @61:1087
  rom_himax_cfg_seq_ipgen_lscc_ram_dq_core_Z2_layer0 \PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0  (
	.i2c_cmd(i2c_cmd[15:0]),
	.i2c_cnt(i2c_cnt[6:0]),
	.clk(clk),
	.N_38_0(N_38_0)
);
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* rom_himax_cfg_seq_ipgen_lscc_ram_dq_inst_Z1_layer0 */

module rom_himax_cfg_seq_ipgen_lscc_ram_dq_main_Z3_layer0 (
  i2c_cmd,
  i2c_cnt,
  clk,
  N_38_0
)
;
output [15:0] i2c_cmd ;
input [6:0] i2c_cnt ;
input clk ;
input N_38_0 ;
wire clk ;
wire N_38_0 ;
wire GND_x ;
wire VCC_x ;
wire GND ;
wire VCC ;
// @61:643
  rom_himax_cfg_seq_ipgen_lscc_ram_dq_inst_Z1_layer0 inst0 (
	.i2c_cnt(i2c_cnt[6:0]),
	.i2c_cmd(i2c_cmd[15:0]),
	.N_38_0(N_38_0),
	.clk(clk)
);
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* rom_himax_cfg_seq_ipgen_lscc_ram_dq_main_Z3_layer0 */

module rom_himax_cfg_seq_ipgen_lscc_ram_dq_Z4_layer0 (
  i2c_cnt,
  i2c_cmd,
  N_38_0,
  clk
)
;
input [6:0] i2c_cnt ;
output [15:0] i2c_cmd ;
input N_38_0 ;
input clk ;
wire N_38_0 ;
wire clk ;
wire GND_x ;
wire VCC_x ;
wire GND ;
wire VCC ;
// @61:362
  rom_himax_cfg_seq_ipgen_lscc_ram_dq_main_Z3_layer0 mem_main (
	.i2c_cmd(i2c_cmd[15:0]),
	.i2c_cnt(i2c_cnt[6:0]),
	.clk(clk),
	.N_38_0(N_38_0)
);
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* rom_himax_cfg_seq_ipgen_lscc_ram_dq_Z4_layer0 */

module rom_himax_cfg_seq (
  i2c_cmd,
  i2c_cnt,
  clk,
  N_38_0
)
;
output [15:0] i2c_cmd ;
input [6:0] i2c_cnt ;
input clk ;
input N_38_0 ;
wire clk ;
wire N_38_0 ;
wire GND_x ;
wire VCC_x ;
wire GND ;
wire VCC ;
// @61:106
  rom_himax_cfg_seq_ipgen_lscc_ram_dq_Z4_layer0 lscc_ram_dq_inst (
	.i2c_cnt(i2c_cnt[6:0]),
	.i2c_cmd(i2c_cmd[15:0]),
	.N_38_0(N_38_0),
	.clk(clk)
);
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* rom_himax_cfg_seq */

module lsc_i2cm_himax_80_0_324x324_seq_fps_0_1_2_3_7 (
  init_d_0,
  r_sda_out,
  r_scl_out,
  w_init_done,
  lcd_resetn_c_i,
  clk
)
;
input init_d_0 ;
output r_sda_out ;
output r_scl_out ;
output w_init_done ;
input lcd_resetn_c_i ;
input clk ;
wire init_d_0 ;
wire r_sda_out ;
wire r_scl_out ;
wire w_init_done ;
wire lcd_resetn_c_i ;
wire clk ;
wire [6:0] i2c_cnt;
wire [2:0] state;
wire [2:2] state_ns;
wire [1:1] init_d;
wire [15:0] ofs_addr;
wire [15:0] i2c_cmd;
wire [0:0] state_ns_i_1;
wire [0:0] state_ns_i_a2_0_1;
wire [5:0] i2c_cnt_s;
wire [5:0] i2c_cnt_cry;
wire i2c_cnt_0 ;
wire VCC ;
wire i2c_cnt_1 ;
wire i2c_cnt_2 ;
wire i2c_cnt_3 ;
wire i2c_cnt_4 ;
wire i2c_cnt_5 ;
wire i2c_cnt_6 ;
wire N_33_i ;
wire N_28_0 ;
wire N_38_0 ;
wire init_req ;
wire init_req_0 ;
wire init_done ;
wire N_36_5 ;
wire i2c_running ;
wire GND ;
wire un1_init_req_0_a3_0 ;
wire state_6_d ;
wire i2c_cnte_0 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
wire N_6 ;
wire N_7 ;
// @47:88
  FD1P3DZ \i2c_cnt_Z[6]  (
	.Q(i2c_cnt[6]),
	.D(i2c_cnt_0),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @47:88
  FD1P3DZ \i2c_cnt_Z[5]  (
	.Q(i2c_cnt[5]),
	.D(i2c_cnt_1),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @47:88
  FD1P3DZ \i2c_cnt_Z[4]  (
	.Q(i2c_cnt[4]),
	.D(i2c_cnt_2),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @47:88
  FD1P3DZ \i2c_cnt_Z[3]  (
	.Q(i2c_cnt[3]),
	.D(i2c_cnt_3),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @47:88
  FD1P3DZ \i2c_cnt_Z[2]  (
	.Q(i2c_cnt[2]),
	.D(i2c_cnt_4),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @47:88
  FD1P3DZ \i2c_cnt_Z[1]  (
	.Q(i2c_cnt[1]),
	.D(i2c_cnt_5),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @47:88
  FD1P3DZ \i2c_cnt_Z[0]  (
	.Q(i2c_cnt[0]),
	.D(i2c_cnt_6),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @47:60
  FD1P3DZ \state_Z[2]  (
	.Q(state[2]),
	.D(state_ns[2]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @47:60
  FD1P3DZ \state_Z[1]  (
	.Q(state[1]),
	.D(N_33_i),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @47:60
  FD1P3DZ \state_Z[0]  (
	.Q(state[0]),
	.D(N_28_0),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @47:42
  FD1P3DZ \init_d_Z[1]  (
	.Q(init_d[1]),
	.D(init_d_0),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @47:110
  FD1P3DZ \ofs_addr_Z[15]  (
	.Q(ofs_addr[15]),
	.D(i2c_cmd[15]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(N_38_0)
);
// @47:110
  FD1P3DZ \ofs_addr_Z[14]  (
	.Q(ofs_addr[14]),
	.D(i2c_cmd[14]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(N_38_0)
);
// @47:110
  FD1P3DZ \ofs_addr_Z[13]  (
	.Q(ofs_addr[13]),
	.D(i2c_cmd[13]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(N_38_0)
);
// @47:110
  FD1P3DZ \ofs_addr_Z[12]  (
	.Q(ofs_addr[12]),
	.D(i2c_cmd[12]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(N_38_0)
);
// @47:110
  FD1P3DZ \ofs_addr_Z[11]  (
	.Q(ofs_addr[11]),
	.D(i2c_cmd[11]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(N_38_0)
);
// @47:110
  FD1P3DZ \ofs_addr_Z[10]  (
	.Q(ofs_addr[10]),
	.D(i2c_cmd[10]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(N_38_0)
);
// @47:110
  FD1P3DZ \ofs_addr_Z[9]  (
	.Q(ofs_addr[9]),
	.D(i2c_cmd[9]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(N_38_0)
);
// @47:110
  FD1P3DZ \ofs_addr_Z[8]  (
	.Q(ofs_addr[8]),
	.D(i2c_cmd[8]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(N_38_0)
);
// @47:110
  FD1P3DZ \ofs_addr_Z[7]  (
	.Q(ofs_addr[7]),
	.D(i2c_cmd[7]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(N_38_0)
);
// @47:110
  FD1P3DZ \ofs_addr_Z[6]  (
	.Q(ofs_addr[6]),
	.D(i2c_cmd[6]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(N_38_0)
);
// @47:110
  FD1P3DZ \ofs_addr_Z[5]  (
	.Q(ofs_addr[5]),
	.D(i2c_cmd[5]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(N_38_0)
);
// @47:110
  FD1P3DZ \ofs_addr_Z[4]  (
	.Q(ofs_addr[4]),
	.D(i2c_cmd[4]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(N_38_0)
);
// @47:110
  FD1P3DZ \ofs_addr_Z[3]  (
	.Q(ofs_addr[3]),
	.D(i2c_cmd[3]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(N_38_0)
);
// @47:110
  FD1P3DZ \ofs_addr_Z[2]  (
	.Q(ofs_addr[2]),
	.D(i2c_cmd[2]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(N_38_0)
);
// @47:110
  FD1P3DZ \ofs_addr_Z[1]  (
	.Q(ofs_addr[1]),
	.D(i2c_cmd[1]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(N_38_0)
);
// @47:110
  FD1P3DZ \ofs_addr_Z[0]  (
	.Q(ofs_addr[0]),
	.D(i2c_cmd[0]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(N_38_0)
);
// @47:50
  FD1P3BZ init_req_Z (
	.Q(init_req),
	.D(init_req_0),
	.CK(clk),
	.PD(lcd_resetn_c_i),
	.SP(VCC)
);
// @47:100
  FD1P3DZ init_done_Z (
	.Q(w_init_done),
	.D(init_done),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
  LUT4 \state_RNO[0]  (
	.A(N_36_5),
	.B(state[0]),
	.C(state_ns_i_1[0]),
	.D(state_ns_i_a2_0_1[0]),
	.Z(N_28_0)
);
defparam \state_RNO[0] .INIT="0x1030";
  LUT4 \state_RNO_0[0]  (
	.A(i2c_running),
	.B(init_req),
	.C(state[1]),
	.D(state[2]),
	.Z(state_ns_i_1[0])
);
defparam \state_RNO_0[0] .INIT="0x55FC";
  LUT4 \state_RNIR5K4[0]  (
	.A(state[0]),
	.B(state[1]),
	.C(GND),
	.D(GND),
	.Z(N_38_0)
);
defparam \state_RNIR5K4[0] .INIT="0x4444";
  LUT4 \state_RNO[1]  (
	.A(state[0]),
	.B(state[1]),
	.C(GND),
	.D(GND),
	.Z(N_33_i)
);
defparam \state_RNO[1] .INIT="0x6666";
  LUT4 \state_RNO_1[0]  (
	.A(i2c_cnt[2]),
	.B(i2c_cnt[3]),
	.C(i2c_cnt[5]),
	.D(state[2]),
	.Z(state_ns_i_a2_0_1[0])
);
defparam \state_RNO_1[0] .INIT="0x0100";
  LUT4 init_done_RNO_0 (
	.A(i2c_cnt[2]),
	.B(i2c_cnt[3]),
	.C(i2c_cnt[5]),
	.D(GND),
	.Z(un1_init_req_0_a3_0)
);
defparam init_done_RNO_0.INIT="0x0101";
  LUT4 \i2c_cnt_RNI3DO81[6]  (
	.A(i2c_cnt[0]),
	.B(i2c_cnt[1]),
	.C(i2c_cnt[4]),
	.D(i2c_cnt[6]),
	.Z(N_36_5)
);
defparam \i2c_cnt_RNI3DO81[6] .INIT="0x1000";
  LUT4 \state_RNIAAU6[2]  (
	.A(state[0]),
	.B(state[1]),
	.C(state[2]),
	.D(GND),
	.Z(state_6_d)
);
defparam \state_RNIAAU6[2] .INIT="0x0101";
  LUT4 \state_RNO[2]  (
	.A(i2c_running),
	.B(state[0]),
	.C(state[1]),
	.D(state[2]),
	.Z(state_ns[2])
);
defparam \state_RNO[2] .INIT="0xE2C0";
  LUT4 init_req_RNO (
	.A(init_d_0),
	.B(init_d[1]),
	.C(init_req),
	.D(state_6_d),
	.Z(init_req_0)
);
defparam init_req_RNO.INIT="0x22F2";
  LUT4 \i2c_cnt_RNO[0]  (
	.A(i2c_cnt[0]),
	.B(i2c_cnt_s[0]),
	.C(i2c_cnte_0),
	.D(state_6_d),
	.Z(i2c_cnt_6)
);
defparam \i2c_cnt_RNO[0] .INIT="0xA0AC";
  LUT4 \i2c_cnt_RNO[1]  (
	.A(i2c_cnt[1]),
	.B(i2c_cnt_s[1]),
	.C(i2c_cnte_0),
	.D(state_6_d),
	.Z(i2c_cnt_5)
);
defparam \i2c_cnt_RNO[1] .INIT="0xA0AC";
  LUT4 \i2c_cnt_RNO[2]  (
	.A(i2c_cnt[2]),
	.B(i2c_cnt_s[2]),
	.C(i2c_cnte_0),
	.D(state_6_d),
	.Z(i2c_cnt_4)
);
defparam \i2c_cnt_RNO[2] .INIT="0xA0AC";
  LUT4 \i2c_cnt_RNO[3]  (
	.A(i2c_cnt[3]),
	.B(i2c_cnt_s[3]),
	.C(i2c_cnte_0),
	.D(state_6_d),
	.Z(i2c_cnt_3)
);
defparam \i2c_cnt_RNO[3] .INIT="0xA0AC";
  LUT4 \i2c_cnt_RNO[4]  (
	.A(i2c_cnt[4]),
	.B(i2c_cnt_s[4]),
	.C(i2c_cnte_0),
	.D(state_6_d),
	.Z(i2c_cnt_2)
);
defparam \i2c_cnt_RNO[4] .INIT="0xA0AC";
  LUT4 \i2c_cnt_RNO[5]  (
	.A(i2c_cnt[5]),
	.B(i2c_cnt_s[5]),
	.C(i2c_cnte_0),
	.D(state_6_d),
	.Z(i2c_cnt_1)
);
defparam \i2c_cnt_RNO[5] .INIT="0xA0AC";
  LUT4 init_done_RNO (
	.A(N_36_5),
	.B(init_req),
	.C(un1_init_req_0_a3_0),
	.D(w_init_done),
	.Z(init_done)
);
defparam init_done_RNO.INIT="0x3320";
  LUT4 \i2c_cnt_RNO[6]  (
	.A(i2c_cnt[6]),
	.B(i2c_cnt_cry[5]),
	.C(i2c_cnte_0),
	.D(state_6_d),
	.Z(i2c_cnt_0)
);
defparam \i2c_cnt_RNO[6] .INIT="0xA0A6";
// @47:88
  CCU2_B \i2c_cnt_cry_c_0[5]  (
	.CIN(i2c_cnt_cry[4]),
	.A0(GND),
	.A1(GND),
	.B0(i2c_cnt[5]),
	.B1(GND),
	.C0(GND),
	.C1(GND),
	.COUT(N_6),
	.S0(i2c_cnt_s[5]),
	.S1(i2c_cnt_cry[5])
);
defparam \i2c_cnt_cry_c_0[5] .INIT0="0xC33C";
defparam \i2c_cnt_cry_c_0[5] .INIT1="0xC33C";
// @47:88
  CCU2_B \i2c_cnt_cry_c_0[3]  (
	.CIN(i2c_cnt_cry[2]),
	.A0(GND),
	.A1(GND),
	.B0(i2c_cnt[3]),
	.B1(i2c_cnt[4]),
	.C0(GND),
	.C1(GND),
	.COUT(i2c_cnt_cry[4]),
	.S0(i2c_cnt_s[3]),
	.S1(i2c_cnt_s[4])
);
defparam \i2c_cnt_cry_c_0[3] .INIT0="0xC33C";
defparam \i2c_cnt_cry_c_0[3] .INIT1="0xC33C";
// @47:88
  CCU2_B \i2c_cnt_cry_c_0[1]  (
	.CIN(i2c_cnt_cry[0]),
	.A0(GND),
	.A1(GND),
	.B0(i2c_cnt[1]),
	.B1(i2c_cnt[2]),
	.C0(GND),
	.C1(GND),
	.COUT(i2c_cnt_cry[2]),
	.S0(i2c_cnt_s[1]),
	.S1(i2c_cnt_s[2])
);
defparam \i2c_cnt_cry_c_0[1] .INIT0="0xC33C";
defparam \i2c_cnt_cry_c_0[1] .INIT1="0xC33C";
// @47:88
  CCU2_B \i2c_cnt_cry_c_0[0]  (
	.CIN(),
	.A0(GND),
	.A1(GND),
	.B0(VCC),
	.B1(i2c_cnt[0]),
	.C0(VCC),
	.C1(GND),
	.COUT(i2c_cnt_cry[0]),
	.S0(N_7),
	.S1(i2c_cnt_s[0])
);
defparam \i2c_cnt_cry_c_0[0] .INIT0="0xC33C";
defparam \i2c_cnt_cry_c_0[0] .INIT1="0xC33C";
// @47:118
  lsc_i2cm_16 u_lsc_i2cm (
	.state(state[2:0]),
	.i2c_cmd(i2c_cmd[7:0]),
	.ofs_addr(ofs_addr[15:0]),
	.i2c_cnte_0(i2c_cnte_0),
	.i2c_running(i2c_running),
	.r_scl_out_1z(r_scl_out),
	.r_sda_out_1z(r_sda_out),
	.lcd_resetn_c_i(lcd_resetn_c_i),
	.clk(clk)
);
// @47:263
  rom_himax_cfg_seq \genblk1.u_rom_himax_cfg  (
	.i2c_cmd(i2c_cmd[15:0]),
	.i2c_cnt(i2c_cnt[6:0]),
	.clk(clk),
	.N_38_0(N_38_0)
);
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* lsc_i2cm_himax_80_0_324x324_seq_fps_0_1_2_3_7 */

module dpram512x8_ipgen_lscc_ram_dp_core_Z9_layer0 (
  fifo_dout,
  fifo_raddr,
  clk
)
;
output [7:0] fifo_dout ;
input [8:0] fifo_raddr ;
input clk ;
wire clk ;
wire [15:1] rdata_w;
wire GND ;
wire VCC ;
// @57:4177
  PDP4K \ICE_MEM.u_mem0  (
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.MASK_N({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.ADR({GND, GND, fifo_raddr[8:0]}),
	.CKR(clk),
	.CER(VCC),
	.RE(VCC),
	.ADW({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.CKW(clk),
	.CEW(VCC),
	.WE(GND),
	.DO({rdata_w[15], fifo_dout[7], rdata_w[13], fifo_dout[6], rdata_w[11], fifo_dout[5], rdata_w[9], fifo_dout[4], rdata_w[7], fifo_dout[3], rdata_w[5], fifo_dout[2], rdata_w[3], fifo_dout[1], rdata_w[1], fifo_dout[0]})
);
defparam \ICE_MEM.u_mem0 .INITVAL_0="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_1="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_2="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_3="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_4="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_5="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_6="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_7="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_8="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_9="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_A="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_B="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_C="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_D="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_E="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_F="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .DATA_WIDTH_W="8";
defparam \ICE_MEM.u_mem0 .DATA_WIDTH_R="8";
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* dpram512x8_ipgen_lscc_ram_dp_core_Z9_layer0 */

module dpram512x8_ipgen_lscc_ram_dp_main_Z8_layer0 (
  fifo_raddr,
  fifo_dout,
  clk
)
;
input [8:0] fifo_raddr ;
output [7:0] fifo_dout ;
input clk ;
wire clk ;
wire GND_x ;
wire VCC_x ;
wire GND ;
wire VCC ;
// @57:936
  dpram512x8_ipgen_lscc_ram_dp_core_Z9_layer0 \NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0  (
	.fifo_dout(fifo_dout[7:0]),
	.fifo_raddr(fifo_raddr[8:0]),
	.clk(clk)
);
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* dpram512x8_ipgen_lscc_ram_dp_main_Z8_layer0 */

module dpram512x8_ipgen_lscc_ram_dp_Z10_layer0 (
  fifo_dout,
  fifo_raddr,
  clk
)
;
output [7:0] fifo_dout ;
input [8:0] fifo_raddr ;
input clk ;
wire clk ;
wire GND_x ;
wire VCC_x ;
wire GND ;
wire VCC ;
// @57:381
  dpram512x8_ipgen_lscc_ram_dp_main_Z8_layer0 mem_main (
	.fifo_raddr(fifo_raddr[8:0]),
	.fifo_dout(fifo_dout[7:0]),
	.clk(clk)
);
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* dpram512x8_ipgen_lscc_ram_dp_Z10_layer0 */

module dpram512x8 (
  fifo_raddr,
  fifo_dout,
  clk
)
;
input [8:0] fifo_raddr ;
output [7:0] fifo_dout ;
input clk ;
wire clk ;
wire GND_x ;
wire VCC_x ;
wire GND ;
wire VCC ;
// @57:116
  dpram512x8_ipgen_lscc_ram_dp_Z10_layer0 lscc_ram_dp_inst (
	.fifo_dout(fifo_dout[7:0]),
	.fifo_raddr(fifo_raddr[8:0]),
	.clk(clk)
);
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* dpram512x8 */

module lsc_uart_103_512_0 (
  lcd_resetn_c,
  lcd_resetn_c_i,
  clk,
  uart_txd_c
)
;
input lcd_resetn_c ;
input lcd_resetn_c_i ;
input clk ;
output uart_txd_c ;
wire lcd_resetn_c ;
wire lcd_resetn_c_i ;
wire clk ;
wire uart_txd_c ;
wire [11:0] fifo_raddr;
wire [11:0] fifo_raddr_s;
wire [11:0] tx_period_cnt;
wire [11:0] tx_period_cnt_RNO;
wire [11:0] fifo_raddr_clk;
wire [3:0] tx_bit_cnt;
wire [3:0] tx_bit_cnt_RNO;
wire [11:9] fifo_raddr_lat;
wire [5:0] un1_fifo_raddr_clk_0_data_tmp;
wire [8:0] fifo_full_i_A;
wire [7:0] fifo_dout;
wire [0:0] tx_bit_cnt_3_f1_0;
wire [11:11] tx_period_cnt_RNO_0;
wire [10:0] fifo_raddr_cry;
wire o_txd ;
wire GND ;
wire VCC ;
wire fifo_rd ;
wire tx_bit_tick ;
wire tx_bit_tick7 ;
wire fifo_empty ;
wire r_fifo_empty ;
wire r_fifo_empty_2 ;
wire N_13_1 ;
wire N_61 ;
wire N_63 ;
wire N_64 ;
wire un1_tx_bit_cnt_1_c2 ;
wire o_txd_11_4_0 ;
wire fifo_rd_0 ;
wire un1_tx_bit_cnt11_0_i ;
wire tx_bit_tick7_2 ;
wire un6_tx_period_cnt_1_cry_5_c_0_S1 ;
wire un6_tx_period_cnt_1_cry_5_c_0_S0 ;
wire un6_tx_period_cnt_1_cry_1_c_0_S1 ;
wire un6_tx_period_cnt_1_cry_1_c_0_S0 ;
wire N_62 ;
wire tx_bit_tick7_3_0 ;
wire tx_bit_tick7_2_0 ;
wire r_fifo_empty_2_NE_5 ;
wire r_fifo_empty_2_NE_4 ;
wire un1_tx_period_cnt_1_3 ;
wire un1_tx_period_cnt_1_2 ;
wire un1_fifo_rd_1 ;
wire o_txd_11_sn_N_9 ;
wire tx_bit_tick7_4_0 ;
wire un1_tx_period_cnt_1_4 ;
wire un1_fifo_rd ;
wire N_58 ;
wire N_61_0 ;
wire un6_tx_period_cnt_1_cry_7_c_0_S1 ;
wire un6_tx_period_cnt_1_cry_9_c_0_S0 ;
wire un6_tx_period_cnt_1_cry_9_c_0_S1 ;
wire un6_tx_period_cnt_1_cry_3_c_0_S0 ;
wire un6_tx_period_cnt_1_cry_3_c_0_S1 ;
wire un6_tx_period_cnt_1_cry_7_c_0_S0 ;
wire un1_fifo_raddr_clk_0_I_1_c_0_RNO ;
wire un1_fifo_raddr_clk_0_I_15_c_0_RNO ;
wire un1_fifo_raddr_clk_0_I_15_c_0_RNO_0 ;
wire un1_fifo_raddr_clk_0_I_21_c_0_RNO ;
wire un1_fifo_raddr_clk_0_I_21_c_0_RNO_0 ;
wire un1_fifo_raddr_clk_0_I_9_c_0_RNO ;
wire un6_tx_period_cnt_1_cry_10 ;
wire un1_fifo_raddr_clk_0_I_9_c_0_S0 ;
wire un1_fifo_raddr_clk_0_I_21_c_0_S0 ;
wire un1_fifo_raddr_clk_0_I_21_c_0_S1 ;
wire un1_fifo_raddr_clk_0_I_15_c_0_S0 ;
wire un1_fifo_raddr_clk_0_I_15_c_0_S1 ;
wire un1_fifo_raddr_clk_0_I_1_c_0_S1 ;
wire un6_tx_period_cnt_1_cry_8 ;
wire un6_tx_period_cnt_1_cry_6 ;
wire un6_tx_period_cnt_1_cry_4 ;
wire un6_tx_period_cnt_1_cry_2 ;
wire un6_tx_period_cnt_1_cry_0 ;
wire un6_tx_period_cnt_1_cry_0_c_0_S1 ;
wire N_529 ;
wire N_528 ;
wire N_527 ;
wire N_526 ;
wire N_525 ;
wire N_524 ;
wire N_523 ;
wire N_522 ;
wire N_521 ;
wire N_520 ;
wire N_519 ;
wire N_518 ;
wire N_517 ;
wire N_516 ;
wire N_515 ;
wire N_514 ;
wire N_513 ;
wire N_512 ;
wire N_511 ;
wire N_510 ;
wire N_509 ;
wire N_309 ;
wire N_45 ;
wire N_44 ;
wire N_43 ;
wire N_41 ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
wire N_36 ;
wire N_35 ;
wire N_34 ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
wire N_7 ;
wire N_8 ;
wire N_9 ;
wire N_10 ;
wire N_11 ;
// @48:95
  FD1P3DZ o_txd_Z (
	.Q(uart_txd_c),
	.D(o_txd),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @48:87
  FD1P3DZ \fifo_raddr_Z[11]  (
	.Q(fifo_raddr[11]),
	.D(fifo_raddr_s[11]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(fifo_rd)
);
// @48:87
  FD1P3DZ \fifo_raddr_Z[10]  (
	.Q(fifo_raddr[10]),
	.D(fifo_raddr_s[10]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(fifo_rd)
);
// @48:87
  FD1P3DZ \fifo_raddr_Z[9]  (
	.Q(fifo_raddr[9]),
	.D(fifo_raddr_s[9]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(fifo_rd)
);
// @48:87
  FD1P3DZ \fifo_raddr_Z[8]  (
	.Q(fifo_raddr[8]),
	.D(fifo_raddr_s[8]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(fifo_rd)
);
// @48:87
  FD1P3DZ \fifo_raddr_Z[7]  (
	.Q(fifo_raddr[7]),
	.D(fifo_raddr_s[7]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(fifo_rd)
);
// @48:87
  FD1P3DZ \fifo_raddr_Z[6]  (
	.Q(fifo_raddr[6]),
	.D(fifo_raddr_s[6]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(fifo_rd)
);
// @48:87
  FD1P3DZ \fifo_raddr_Z[5]  (
	.Q(fifo_raddr[5]),
	.D(fifo_raddr_s[5]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(fifo_rd)
);
// @48:87
  FD1P3DZ \fifo_raddr_Z[4]  (
	.Q(fifo_raddr[4]),
	.D(fifo_raddr_s[4]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(fifo_rd)
);
// @48:87
  FD1P3DZ \fifo_raddr_Z[3]  (
	.Q(fifo_raddr[3]),
	.D(fifo_raddr_s[3]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(fifo_rd)
);
// @48:87
  FD1P3DZ \fifo_raddr_Z[2]  (
	.Q(fifo_raddr[2]),
	.D(fifo_raddr_s[2]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(fifo_rd)
);
// @48:87
  FD1P3DZ \fifo_raddr_Z[1]  (
	.Q(fifo_raddr[1]),
	.D(fifo_raddr_s[1]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(fifo_rd)
);
// @48:87
  FD1P3DZ \fifo_raddr_Z[0]  (
	.Q(fifo_raddr[0]),
	.D(fifo_raddr_s[0]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(fifo_rd)
);
// @48:74
  FD1P3DZ tx_bit_tick_Z (
	.Q(tx_bit_tick),
	.D(tx_bit_tick7),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @48:156
  FD1P3BZ fifo_empty_Z (
	.Q(fifo_empty),
	.D(r_fifo_empty),
	.CK(clk),
	.PD(lcd_resetn_c_i),
	.SP(VCC)
);
// @48:136
  FD1P3BZ r_fifo_empty_Z (
	.Q(r_fifo_empty),
	.D(r_fifo_empty_2),
	.CK(clk),
	.PD(lcd_resetn_c_i),
	.SP(VCC)
);
// @48:62
  FD1P3DZ \tx_period_cnt_Z[10]  (
	.Q(tx_period_cnt[10]),
	.D(tx_period_cnt_RNO[10]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @48:62
  FD1P3DZ \tx_period_cnt_Z[9]  (
	.Q(tx_period_cnt[9]),
	.D(tx_period_cnt_RNO[9]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @48:62
  FD1P3DZ \tx_period_cnt_Z[8]  (
	.Q(tx_period_cnt[8]),
	.D(tx_period_cnt_RNO[8]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @48:62
  FD1P3DZ \tx_period_cnt_Z[7]  (
	.Q(tx_period_cnt[7]),
	.D(tx_period_cnt_RNO[7]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @48:62
  FD1P3DZ \tx_period_cnt_Z[6]  (
	.Q(tx_period_cnt[6]),
	.D(tx_period_cnt_RNO[6]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @48:62
  FD1P3DZ \tx_period_cnt_Z[5]  (
	.Q(tx_period_cnt[5]),
	.D(tx_period_cnt_RNO[5]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @48:62
  FD1P3DZ \tx_period_cnt_Z[4]  (
	.Q(tx_period_cnt[4]),
	.D(tx_period_cnt_RNO[4]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @48:62
  FD1P3DZ \tx_period_cnt_Z[3]  (
	.Q(tx_period_cnt[3]),
	.D(tx_period_cnt_RNO[3]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @48:62
  FD1P3DZ \tx_period_cnt_Z[2]  (
	.Q(tx_period_cnt[2]),
	.D(tx_period_cnt_RNO[2]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @48:62
  FD1P3DZ \tx_period_cnt_Z[1]  (
	.Q(tx_period_cnt[1]),
	.D(tx_period_cnt_RNO[1]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @48:62
  FD1P3DZ \tx_period_cnt_Z[0]  (
	.Q(tx_period_cnt[0]),
	.D(tx_period_cnt_RNO[0]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @48:123
  FD1P3DZ \fifo_raddr_clk_Z[5]  (
	.Q(fifo_raddr_clk[5]),
	.D(fifo_raddr[5]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @48:123
  FD1P3DZ \fifo_raddr_clk_Z[4]  (
	.Q(fifo_raddr_clk[4]),
	.D(fifo_raddr[4]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @48:123
  FD1P3DZ \fifo_raddr_clk_Z[3]  (
	.Q(fifo_raddr_clk[3]),
	.D(fifo_raddr[3]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @48:123
  FD1P3DZ \fifo_raddr_clk_Z[2]  (
	.Q(fifo_raddr_clk[2]),
	.D(fifo_raddr[2]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @48:123
  FD1P3DZ \fifo_raddr_clk_Z[1]  (
	.Q(fifo_raddr_clk[1]),
	.D(fifo_raddr[1]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @48:123
  FD1P3DZ \fifo_raddr_clk_Z[0]  (
	.Q(fifo_raddr_clk[0]),
	.D(fifo_raddr[0]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @48:50
  FD1P3DZ \tx_bit_cnt_Z[3]  (
	.Q(tx_bit_cnt[3]),
	.D(tx_bit_cnt_RNO[3]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @48:50
  FD1P3DZ \tx_bit_cnt_Z[2]  (
	.Q(tx_bit_cnt[2]),
	.D(tx_bit_cnt_RNO[2]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @48:50
  FD1P3DZ \tx_bit_cnt_Z[1]  (
	.Q(tx_bit_cnt[1]),
	.D(tx_bit_cnt_RNO[1]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @48:50
  FD1P3DZ \tx_bit_cnt_Z[0]  (
	.Q(tx_bit_cnt[0]),
	.D(tx_bit_cnt_RNO[0]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @48:62
  FD1P3DZ \tx_period_cnt_Z[11]  (
	.Q(tx_period_cnt[11]),
	.D(tx_period_cnt_RNO[11]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @48:123
  FD1P3DZ \fifo_raddr_clk_Z[11]  (
	.Q(fifo_raddr_clk[11]),
	.D(fifo_raddr[11]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @48:123
  FD1P3DZ \fifo_raddr_clk_Z[10]  (
	.Q(fifo_raddr_clk[10]),
	.D(fifo_raddr[10]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @48:123
  FD1P3DZ \fifo_raddr_clk_Z[9]  (
	.Q(fifo_raddr_clk[9]),
	.D(fifo_raddr[9]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @48:123
  FD1P3DZ \fifo_raddr_clk_Z[8]  (
	.Q(fifo_raddr_clk[8]),
	.D(fifo_raddr[8]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @48:123
  FD1P3DZ \fifo_raddr_clk_Z[7]  (
	.Q(fifo_raddr_clk[7]),
	.D(fifo_raddr[7]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @48:123
  FD1P3DZ \fifo_raddr_clk_Z[6]  (
	.Q(fifo_raddr_clk[6]),
	.D(fifo_raddr[6]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @48:128
  FD1P3DZ \fifo_raddr_lat_Z[11]  (
	.Q(fifo_raddr_lat[11]),
	.D(fifo_raddr_clk[11]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(un1_fifo_raddr_clk_0_data_tmp[5])
);
// @48:128
  FD1P3DZ \fifo_raddr_lat_Z[10]  (
	.Q(fifo_raddr_lat[10]),
	.D(fifo_raddr_clk[10]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(un1_fifo_raddr_clk_0_data_tmp[5])
);
// @48:128
  FD1P3DZ \fifo_raddr_lat_Z[9]  (
	.Q(fifo_raddr_lat[9]),
	.D(fifo_raddr_clk[9]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(un1_fifo_raddr_clk_0_data_tmp[5])
);
// @48:128
  FD1P3DZ \fifo_raddr_lat[8]  (
	.Q(fifo_full_i_A[8]),
	.D(fifo_raddr_clk[8]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(un1_fifo_raddr_clk_0_data_tmp[5])
);
// @48:128
  FD1P3DZ \fifo_raddr_lat[7]  (
	.Q(fifo_full_i_A[7]),
	.D(fifo_raddr_clk[7]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(un1_fifo_raddr_clk_0_data_tmp[5])
);
// @48:128
  FD1P3DZ \fifo_raddr_lat[6]  (
	.Q(fifo_full_i_A[6]),
	.D(fifo_raddr_clk[6]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(un1_fifo_raddr_clk_0_data_tmp[5])
);
// @48:128
  FD1P3DZ \fifo_raddr_lat[5]  (
	.Q(fifo_full_i_A[5]),
	.D(fifo_raddr_clk[5]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(un1_fifo_raddr_clk_0_data_tmp[5])
);
// @48:128
  FD1P3DZ \fifo_raddr_lat[4]  (
	.Q(fifo_full_i_A[4]),
	.D(fifo_raddr_clk[4]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(un1_fifo_raddr_clk_0_data_tmp[5])
);
// @48:128
  FD1P3DZ \fifo_raddr_lat[3]  (
	.Q(fifo_full_i_A[3]),
	.D(fifo_raddr_clk[3]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(un1_fifo_raddr_clk_0_data_tmp[5])
);
// @48:128
  FD1P3DZ \fifo_raddr_lat[2]  (
	.Q(fifo_full_i_A[2]),
	.D(fifo_raddr_clk[2]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(un1_fifo_raddr_clk_0_data_tmp[5])
);
// @48:128
  FD1P3DZ \fifo_raddr_lat[1]  (
	.Q(fifo_full_i_A[1]),
	.D(fifo_raddr_clk[1]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(un1_fifo_raddr_clk_0_data_tmp[5])
);
// @48:128
  FD1P3DZ \fifo_raddr_lat[0]  (
	.Q(fifo_full_i_A[0]),
	.D(fifo_raddr_clk[0]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(un1_fifo_raddr_clk_0_data_tmp[5])
);
  LUT4 \tx_bit_cnt_RNO_cZ[1]  (
	.A(N_13_1),
	.B(tx_bit_cnt[0]),
	.C(tx_bit_cnt[1]),
	.D(tx_bit_tick),
	.Z(tx_bit_cnt_RNO[1])
);
defparam \tx_bit_cnt_RNO_cZ[1] .INIT="0x28A0";
  LUT4 o_txd_RNO_0 (
	.A(N_61),
	.B(N_63),
	.C(tx_bit_cnt[1]),
	.D(GND),
	.Z(N_64)
);
defparam o_txd_RNO_0.INIT="0xACAC";
  LUT4 tx_bit_tick_RNIOOF9 (
	.A(tx_bit_cnt[0]),
	.B(tx_bit_cnt[1]),
	.C(tx_bit_tick),
	.D(GND),
	.Z(un1_tx_bit_cnt_1_c2)
);
defparam tx_bit_tick_RNIOOF9.INIT="0x8080";
  LUT4 o_txd_RNO_6 (
	.A(fifo_dout[2]),
	.B(tx_bit_cnt[2]),
	.C(GND),
	.D(GND),
	.Z(o_txd_11_4_0)
);
defparam o_txd_RNO_6.INIT="0x4444";
  LUT4 tx_bit_tick_RNI7GR8 (
	.A(tx_bit_cnt[3]),
	.B(tx_bit_tick),
	.C(GND),
	.D(GND),
	.Z(fifo_rd_0)
);
defparam tx_bit_tick_RNI7GR8.INIT="0x8888";
  LUT4 \tx_period_cnt_RNO_cZ[0]  (
	.A(un1_tx_bit_cnt11_0_i),
	.B(tx_period_cnt[0]),
	.C(GND),
	.D(GND),
	.Z(tx_period_cnt_RNO[0])
);
defparam \tx_period_cnt_RNO_cZ[0] .INIT="0x1111";
  LUT4 \tx_period_cnt_RNIHGFB[1]  (
	.A(tx_period_cnt[1]),
	.B(tx_period_cnt[2]),
	.C(GND),
	.D(GND),
	.Z(tx_bit_tick7_2)
);
defparam \tx_period_cnt_RNIHGFB[1] .INIT="0x1111";
  LUT4 \tx_period_cnt_RNO_cZ[6]  (
	.A(un1_tx_bit_cnt11_0_i),
	.B(un6_tx_period_cnt_1_cry_5_c_0_S1),
	.C(GND),
	.D(GND),
	.Z(tx_period_cnt_RNO[6])
);
defparam \tx_period_cnt_RNO_cZ[6] .INIT="0x4444";
  LUT4 \tx_period_cnt_RNO_cZ[5]  (
	.A(un1_tx_bit_cnt11_0_i),
	.B(un6_tx_period_cnt_1_cry_5_c_0_S0),
	.C(GND),
	.D(GND),
	.Z(tx_period_cnt_RNO[5])
);
defparam \tx_period_cnt_RNO_cZ[5] .INIT="0x4444";
  LUT4 \tx_period_cnt_RNO_cZ[2]  (
	.A(un1_tx_bit_cnt11_0_i),
	.B(un6_tx_period_cnt_1_cry_1_c_0_S1),
	.C(GND),
	.D(GND),
	.Z(tx_period_cnt_RNO[2])
);
defparam \tx_period_cnt_RNO_cZ[2] .INIT="0x4444";
  LUT4 \tx_period_cnt_RNO_cZ[1]  (
	.A(un1_tx_bit_cnt11_0_i),
	.B(un6_tx_period_cnt_1_cry_1_c_0_S0),
	.C(GND),
	.D(GND),
	.Z(tx_period_cnt_RNO[1])
);
defparam \tx_period_cnt_RNO_cZ[1] .INIT="0x4444";
  LUT4 o_txd_RNO_4 (
	.A(fifo_dout[6]),
	.B(fifo_dout[7]),
	.C(tx_bit_cnt[0]),
	.D(GND),
	.Z(N_63)
);
defparam o_txd_RNO_4.INIT="0xCACA";
  LUT4 o_txd_RNO_7 (
	.A(fifo_dout[3]),
	.B(fifo_dout[5]),
	.C(tx_bit_cnt[1]),
	.D(GND),
	.Z(N_62)
);
defparam o_txd_RNO_7.INIT="0xCACA";
  LUT4 o_txd_RNO_3 (
	.A(fifo_dout[0]),
	.B(fifo_dout[4]),
	.C(tx_bit_cnt[2]),
	.D(GND),
	.Z(N_61)
);
defparam o_txd_RNO_3.INIT="0xCACA";
  LUT4 tx_bit_tick_RNO_1 (
	.A(tx_period_cnt[7]),
	.B(tx_period_cnt[8]),
	.C(tx_period_cnt[11]),
	.D(lcd_resetn_c),
	.Z(tx_bit_tick7_3_0)
);
defparam tx_bit_tick_RNO_1.INIT="0x0100";
  LUT4 tx_bit_tick_RNO_0 (
	.A(tx_period_cnt[3]),
	.B(tx_period_cnt[4]),
	.C(tx_period_cnt[5]),
	.D(tx_period_cnt[6]),
	.Z(tx_bit_tick7_2_0)
);
defparam tx_bit_tick_RNO_0.INIT="0x0001";
  LUT4 r_fifo_empty_RNO_1 (
	.A(fifo_full_i_A[2]),
	.B(fifo_full_i_A[3]),
	.C(fifo_full_i_A[4]),
	.D(fifo_full_i_A[5]),
	.Z(r_fifo_empty_2_NE_5)
);
defparam r_fifo_empty_RNO_1.INIT="0x0001";
  LUT4 r_fifo_empty_RNO_0 (
	.A(fifo_full_i_A[0]),
	.B(fifo_full_i_A[1]),
	.C(fifo_full_i_A[8]),
	.D(GND),
	.Z(r_fifo_empty_2_NE_4)
);
defparam r_fifo_empty_RNO_0.INIT="0x0101";
  LUT4 \tx_period_cnt_RNI80C61[9]  (
	.A(tx_period_cnt[0]),
	.B(tx_period_cnt[9]),
	.C(tx_period_cnt[10]),
	.D(tx_period_cnt[11]),
	.Z(un1_tx_period_cnt_1_3)
);
defparam \tx_period_cnt_RNI80C61[9] .INIT="0x0001";
  LUT4 \tx_period_cnt_RNIMLVM[5]  (
	.A(tx_period_cnt[5]),
	.B(tx_period_cnt[6]),
	.C(tx_period_cnt[7]),
	.D(tx_period_cnt[8]),
	.Z(un1_tx_period_cnt_1_2)
);
defparam \tx_period_cnt_RNIMLVM[5] .INIT="0x0001";
  LUT4 \tx_bit_cnt_RNIIGH2[3]  (
	.A(tx_bit_cnt[0]),
	.B(tx_bit_cnt[1]),
	.C(tx_bit_cnt[2]),
	.D(tx_bit_cnt[3]),
	.Z(un1_fifo_rd_1)
);
defparam \tx_bit_cnt_RNIIGH2[3] .INIT="0x0001";
  LUT4 o_txd_RNO_2 (
	.A(tx_bit_cnt[0]),
	.B(tx_bit_cnt[1]),
	.C(tx_bit_cnt[2]),
	.D(tx_bit_cnt[3]),
	.Z(o_txd_11_sn_N_9)
);
defparam o_txd_RNO_2.INIT="0x0344";
  LUT4 tx_bit_tick_RNO_2 (
	.A(tx_bit_tick7_2),
	.B(tx_period_cnt[0]),
	.C(tx_period_cnt[9]),
	.D(tx_period_cnt[10]),
	.Z(tx_bit_tick7_4_0)
);
defparam tx_bit_tick_RNO_2.INIT="0x0008";
  LUT4 \tx_period_cnt_RNISQUD1[3]  (
	.A(tx_bit_tick7_2),
	.B(tx_period_cnt[3]),
	.C(tx_period_cnt[4]),
	.D(un1_tx_period_cnt_1_2),
	.Z(un1_tx_period_cnt_1_4)
);
defparam \tx_period_cnt_RNISQUD1[3] .INIT="0x0200";
  LUT4 \tx_bit_cnt_RNI3JOA_0[0]  (
	.A(fifo_rd_0),
	.B(tx_bit_cnt[0]),
	.C(tx_bit_cnt[1]),
	.D(tx_bit_cnt[2]),
	.Z(fifo_rd)
);
defparam \tx_bit_cnt_RNI3JOA_0[0] .INIT="0x0008";
  LUT4 \tx_bit_cnt_RNI3JOA[0]  (
	.A(fifo_rd_0),
	.B(tx_bit_cnt[0]),
	.C(tx_bit_cnt[1]),
	.D(tx_bit_cnt[2]),
	.Z(un1_fifo_rd)
);
defparam \tx_bit_cnt_RNI3JOA[0] .INIT="0x0020";
  LUT4 o_txd_RNO_5 (
	.A(N_62),
	.B(fifo_dout[1]),
	.C(tx_bit_cnt[1]),
	.D(tx_bit_cnt[2]),
	.Z(N_58)
);
defparam o_txd_RNO_5.INIT="0xAAC0";
  LUT4 tx_bit_tick_RNO (
	.A(tx_bit_tick7_2_0),
	.B(tx_bit_tick7_3_0),
	.C(tx_bit_tick7_4_0),
	.D(GND),
	.Z(tx_bit_tick7)
);
defparam tx_bit_tick_RNO.INIT="0x8080";
  LUT4 r_fifo_empty_RNO (
	.A(fifo_full_i_A[6]),
	.B(fifo_full_i_A[7]),
	.C(r_fifo_empty_2_NE_4),
	.D(r_fifo_empty_2_NE_5),
	.Z(r_fifo_empty_2)
);
defparam r_fifo_empty_RNO.INIT="0x1000";
  LUT4 \tx_bit_cnt_RNIB03B[3]  (
	.A(un1_fifo_rd_1),
	.B(lcd_resetn_c),
	.C(GND),
	.D(GND),
	.Z(un1_tx_bit_cnt11_0_i)
);
defparam \tx_bit_cnt_RNIB03B[3] .INIT="0xBBBB";
  LUT4 o_txd_RNO_1 (
	.A(N_58),
	.B(o_txd_11_4_0),
	.C(tx_bit_cnt[0]),
	.D(tx_bit_cnt[3]),
	.Z(N_61_0)
);
defparam o_txd_RNO_1.INIT="0xFFA3";
  LUT4 fifo_empty_RNITK501 (
	.A(lcd_resetn_c_i),
	.B(fifo_empty),
	.C(un1_fifo_rd),
	.D(un1_fifo_rd_1),
	.Z(N_13_1)
);
defparam fifo_empty_RNITK501.INIT="0x0405";
  LUT4 \tx_bit_cnt_RNO_0[0]  (
	.A(fifo_empty),
	.B(tx_bit_cnt[0]),
	.C(tx_bit_tick),
	.D(un1_fifo_rd_1),
	.Z(tx_bit_cnt_3_f1_0[0])
);
defparam \tx_bit_cnt_RNO_0[0] .INIT="0x22C3";
  LUT4 \tx_bit_cnt_RNO_cZ[0]  (
	.A(lcd_resetn_c_i),
	.B(tx_bit_cnt_3_f1_0[0]),
	.C(un1_fifo_rd),
	.D(GND),
	.Z(tx_bit_cnt_RNO[0])
);
defparam \tx_bit_cnt_RNO_cZ[0] .INIT="0x0101";
  LUT4 \tx_period_cnt_RNO_cZ[8]  (
	.A(un1_tx_bit_cnt11_0_i),
	.B(un1_tx_period_cnt_1_3),
	.C(un1_tx_period_cnt_1_4),
	.D(un6_tx_period_cnt_1_cry_7_c_0_S1),
	.Z(tx_period_cnt_RNO[8])
);
defparam \tx_period_cnt_RNO_cZ[8] .INIT="0x1500";
  LUT4 \tx_period_cnt_RNO_cZ[9]  (
	.A(un1_tx_bit_cnt11_0_i),
	.B(un1_tx_period_cnt_1_3),
	.C(un1_tx_period_cnt_1_4),
	.D(un6_tx_period_cnt_1_cry_9_c_0_S0),
	.Z(tx_period_cnt_RNO[9])
);
defparam \tx_period_cnt_RNO_cZ[9] .INIT="0x1500";
  LUT4 \tx_period_cnt_RNO_cZ[10]  (
	.A(un1_tx_bit_cnt11_0_i),
	.B(un1_tx_period_cnt_1_3),
	.C(un1_tx_period_cnt_1_4),
	.D(un6_tx_period_cnt_1_cry_9_c_0_S1),
	.Z(tx_period_cnt_RNO[10])
);
defparam \tx_period_cnt_RNO_cZ[10] .INIT="0x1500";
  LUT4 \tx_period_cnt_RNO_cZ[11]  (
	.A(un1_tx_bit_cnt11_0_i),
	.B(un1_tx_period_cnt_1_3),
	.C(un1_tx_period_cnt_1_4),
	.D(tx_period_cnt_RNO_0[11]),
	.Z(tx_period_cnt_RNO[11])
);
defparam \tx_period_cnt_RNO_cZ[11] .INIT="0x1500";
  LUT4 \tx_period_cnt_RNO_cZ[3]  (
	.A(un1_tx_bit_cnt11_0_i),
	.B(un1_tx_period_cnt_1_3),
	.C(un1_tx_period_cnt_1_4),
	.D(un6_tx_period_cnt_1_cry_3_c_0_S0),
	.Z(tx_period_cnt_RNO[3])
);
defparam \tx_period_cnt_RNO_cZ[3] .INIT="0x1500";
  LUT4 \tx_period_cnt_RNO_cZ[4]  (
	.A(un1_tx_bit_cnt11_0_i),
	.B(un1_tx_period_cnt_1_3),
	.C(un1_tx_period_cnt_1_4),
	.D(un6_tx_period_cnt_1_cry_3_c_0_S1),
	.Z(tx_period_cnt_RNO[4])
);
defparam \tx_period_cnt_RNO_cZ[4] .INIT="0x1500";
  LUT4 \tx_period_cnt_RNO_cZ[7]  (
	.A(un1_tx_bit_cnt11_0_i),
	.B(un1_tx_period_cnt_1_3),
	.C(un1_tx_period_cnt_1_4),
	.D(un6_tx_period_cnt_1_cry_7_c_0_S0),
	.Z(tx_period_cnt_RNO[7])
);
defparam \tx_period_cnt_RNO_cZ[7] .INIT="0x1500";
  LUT4 o_txd_RNO (
	.A(N_64),
	.B(N_61_0),
	.C(o_txd_11_sn_N_9),
	.D(lcd_resetn_c),
	.Z(o_txd)
);
defparam o_txd_RNO.INIT="0xAC00";
  LUT4 \tx_bit_cnt_RNO_cZ[2]  (
	.A(lcd_resetn_c_i),
	.B(tx_bit_cnt[2]),
	.C(un1_tx_bit_cnt_1_c2),
	.D(GND),
	.Z(tx_bit_cnt_RNO[2])
);
defparam \tx_bit_cnt_RNO_cZ[2] .INIT="0x1414";
  LUT4 \tx_bit_cnt_RNO_cZ[3]  (
	.A(N_13_1),
	.B(tx_bit_cnt[2]),
	.C(tx_bit_cnt[3]),
	.D(un1_tx_bit_cnt_1_c2),
	.Z(tx_bit_cnt_RNO[3])
);
defparam \tx_bit_cnt_RNO_cZ[3] .INIT="0x28A0";
  LUT4 un1_fifo_raddr_clk_0_I_1_c_0_RNO_cZ (
	.A(fifo_full_i_A[0]),
	.B(fifo_full_i_A[1]),
	.C(fifo_raddr_clk[0]),
	.D(fifo_raddr_clk[1]),
	.Z(un1_fifo_raddr_clk_0_I_1_c_0_RNO)
);
defparam un1_fifo_raddr_clk_0_I_1_c_0_RNO_cZ.INIT="0x7BDE";
  LUT4 un1_fifo_raddr_clk_0_I_15_c_0_RNO_cZ (
	.A(fifo_full_i_A[2]),
	.B(fifo_full_i_A[3]),
	.C(fifo_raddr_clk[2]),
	.D(fifo_raddr_clk[3]),
	.Z(un1_fifo_raddr_clk_0_I_15_c_0_RNO)
);
defparam un1_fifo_raddr_clk_0_I_15_c_0_RNO_cZ.INIT="0x7BDE";
  LUT4 un1_fifo_raddr_clk_0_I_15_c_0_RNO_0_cZ (
	.A(fifo_full_i_A[4]),
	.B(fifo_full_i_A[5]),
	.C(fifo_raddr_clk[4]),
	.D(fifo_raddr_clk[5]),
	.Z(un1_fifo_raddr_clk_0_I_15_c_0_RNO_0)
);
defparam un1_fifo_raddr_clk_0_I_15_c_0_RNO_0_cZ.INIT="0x7BDE";
  LUT4 un1_fifo_raddr_clk_0_I_21_c_0_RNO_cZ (
	.A(fifo_full_i_A[6]),
	.B(fifo_full_i_A[7]),
	.C(fifo_raddr_clk[6]),
	.D(fifo_raddr_clk[7]),
	.Z(un1_fifo_raddr_clk_0_I_21_c_0_RNO)
);
defparam un1_fifo_raddr_clk_0_I_21_c_0_RNO_cZ.INIT="0x7BDE";
  LUT4 un1_fifo_raddr_clk_0_I_21_c_0_RNO_0_cZ (
	.A(fifo_full_i_A[8]),
	.B(fifo_raddr_clk[8]),
	.C(fifo_raddr_clk[9]),
	.D(fifo_raddr_lat[9]),
	.Z(un1_fifo_raddr_clk_0_I_21_c_0_RNO_0)
);
defparam un1_fifo_raddr_clk_0_I_21_c_0_RNO_0_cZ.INIT="0x6FF6";
  LUT4 un1_fifo_raddr_clk_0_I_9_c_0_RNO_cZ (
	.A(fifo_raddr_clk[10]),
	.B(fifo_raddr_clk[11]),
	.C(fifo_raddr_lat[10]),
	.D(fifo_raddr_lat[11]),
	.Z(un1_fifo_raddr_clk_0_I_9_c_0_RNO)
);
defparam un1_fifo_raddr_clk_0_I_9_c_0_RNO_cZ.INIT="0x7BDE";
  LUT4 \tx_period_cnt_RNO_0_cZ[11]  (
	.A(tx_period_cnt[11]),
	.B(un6_tx_period_cnt_1_cry_10),
	.C(GND),
	.D(GND),
	.Z(tx_period_cnt_RNO_0[11])
);
defparam \tx_period_cnt_RNO_0_cZ[11] .INIT="0x9999";
// @48:132
  CCU2_B un1_fifo_raddr_clk_0_I_9_c_0 (
	.CIN(un1_fifo_raddr_clk_0_data_tmp[4]),
	.A0(GND),
	.A1(GND),
	.B0(VCC),
	.B1(GND),
	.C0(un1_fifo_raddr_clk_0_I_9_c_0_RNO),
	.C1(GND),
	.COUT(N_1),
	.S0(un1_fifo_raddr_clk_0_I_9_c_0_S0),
	.S1(un1_fifo_raddr_clk_0_data_tmp[5])
);
defparam un1_fifo_raddr_clk_0_I_9_c_0.INIT0="0xC33C";
defparam un1_fifo_raddr_clk_0_I_9_c_0.INIT1="0xC33C";
// @48:132
  CCU2_B un1_fifo_raddr_clk_0_I_21_c_0 (
	.CIN(un1_fifo_raddr_clk_0_data_tmp[2]),
	.A0(GND),
	.A1(GND),
	.B0(VCC),
	.B1(VCC),
	.C0(un1_fifo_raddr_clk_0_I_21_c_0_RNO),
	.C1(un1_fifo_raddr_clk_0_I_21_c_0_RNO_0),
	.COUT(un1_fifo_raddr_clk_0_data_tmp[4]),
	.S0(un1_fifo_raddr_clk_0_I_21_c_0_S0),
	.S1(un1_fifo_raddr_clk_0_I_21_c_0_S1)
);
defparam un1_fifo_raddr_clk_0_I_21_c_0.INIT0="0xC33C";
defparam un1_fifo_raddr_clk_0_I_21_c_0.INIT1="0xC33C";
// @48:132
  CCU2_B un1_fifo_raddr_clk_0_I_15_c_0 (
	.CIN(un1_fifo_raddr_clk_0_data_tmp[0]),
	.A0(GND),
	.A1(GND),
	.B0(VCC),
	.B1(VCC),
	.C0(un1_fifo_raddr_clk_0_I_15_c_0_RNO),
	.C1(un1_fifo_raddr_clk_0_I_15_c_0_RNO_0),
	.COUT(un1_fifo_raddr_clk_0_data_tmp[2]),
	.S0(un1_fifo_raddr_clk_0_I_15_c_0_S0),
	.S1(un1_fifo_raddr_clk_0_I_15_c_0_S1)
);
defparam un1_fifo_raddr_clk_0_I_15_c_0.INIT0="0xC33C";
defparam un1_fifo_raddr_clk_0_I_15_c_0.INIT1="0xC33C";
// @48:132
  CCU2_B un1_fifo_raddr_clk_0_I_1_c_0 (
	.CIN(),
	.A0(GND),
	.A1(GND),
	.B0(GND),
	.B1(VCC),
	.C0(GND),
	.C1(un1_fifo_raddr_clk_0_I_1_c_0_RNO),
	.COUT(un1_fifo_raddr_clk_0_data_tmp[0]),
	.S0(N_7),
	.S1(un1_fifo_raddr_clk_0_I_1_c_0_S1)
);
defparam un1_fifo_raddr_clk_0_I_1_c_0.INIT0="0xC33C";
defparam un1_fifo_raddr_clk_0_I_1_c_0.INIT1="0xC33C";
// @48:71
  CCU2_B un6_tx_period_cnt_1_cry_9_c_0 (
	.CIN(un6_tx_period_cnt_1_cry_8),
	.A0(GND),
	.A1(GND),
	.B0(tx_period_cnt[9]),
	.B1(tx_period_cnt[10]),
	.C0(VCC),
	.C1(VCC),
	.COUT(un6_tx_period_cnt_1_cry_10),
	.S0(un6_tx_period_cnt_1_cry_9_c_0_S0),
	.S1(un6_tx_period_cnt_1_cry_9_c_0_S1)
);
defparam un6_tx_period_cnt_1_cry_9_c_0.INIT0="0xC33C";
defparam un6_tx_period_cnt_1_cry_9_c_0.INIT1="0xC33C";
// @48:71
  CCU2_B un6_tx_period_cnt_1_cry_7_c_0 (
	.CIN(un6_tx_period_cnt_1_cry_6),
	.A0(GND),
	.A1(GND),
	.B0(tx_period_cnt[7]),
	.B1(tx_period_cnt[8]),
	.C0(VCC),
	.C1(VCC),
	.COUT(un6_tx_period_cnt_1_cry_8),
	.S0(un6_tx_period_cnt_1_cry_7_c_0_S0),
	.S1(un6_tx_period_cnt_1_cry_7_c_0_S1)
);
defparam un6_tx_period_cnt_1_cry_7_c_0.INIT0="0xC33C";
defparam un6_tx_period_cnt_1_cry_7_c_0.INIT1="0xC33C";
// @48:71
  CCU2_B un6_tx_period_cnt_1_cry_5_c_0 (
	.CIN(un6_tx_period_cnt_1_cry_4),
	.A0(GND),
	.A1(GND),
	.B0(tx_period_cnt[5]),
	.B1(tx_period_cnt[6]),
	.C0(VCC),
	.C1(VCC),
	.COUT(un6_tx_period_cnt_1_cry_6),
	.S0(un6_tx_period_cnt_1_cry_5_c_0_S0),
	.S1(un6_tx_period_cnt_1_cry_5_c_0_S1)
);
defparam un6_tx_period_cnt_1_cry_5_c_0.INIT0="0xC33C";
defparam un6_tx_period_cnt_1_cry_5_c_0.INIT1="0xC33C";
// @48:71
  CCU2_B un6_tx_period_cnt_1_cry_3_c_0 (
	.CIN(un6_tx_period_cnt_1_cry_2),
	.A0(GND),
	.A1(GND),
	.B0(tx_period_cnt[3]),
	.B1(tx_period_cnt[4]),
	.C0(VCC),
	.C1(VCC),
	.COUT(un6_tx_period_cnt_1_cry_4),
	.S0(un6_tx_period_cnt_1_cry_3_c_0_S0),
	.S1(un6_tx_period_cnt_1_cry_3_c_0_S1)
);
defparam un6_tx_period_cnt_1_cry_3_c_0.INIT0="0xC33C";
defparam un6_tx_period_cnt_1_cry_3_c_0.INIT1="0xC33C";
// @48:71
  CCU2_B un6_tx_period_cnt_1_cry_1_c_0 (
	.CIN(un6_tx_period_cnt_1_cry_0),
	.A0(GND),
	.A1(GND),
	.B0(tx_period_cnt[1]),
	.B1(tx_period_cnt[2]),
	.C0(VCC),
	.C1(VCC),
	.COUT(un6_tx_period_cnt_1_cry_2),
	.S0(un6_tx_period_cnt_1_cry_1_c_0_S0),
	.S1(un6_tx_period_cnt_1_cry_1_c_0_S1)
);
defparam un6_tx_period_cnt_1_cry_1_c_0.INIT0="0xC33C";
defparam un6_tx_period_cnt_1_cry_1_c_0.INIT1="0xC33C";
// @48:71
  CCU2_B un6_tx_period_cnt_1_cry_0_c_0 (
	.CIN(),
	.A0(GND),
	.A1(GND),
	.B0(GND),
	.B1(VCC),
	.C0(GND),
	.C1(tx_period_cnt[0]),
	.COUT(un6_tx_period_cnt_1_cry_0),
	.S0(N_8),
	.S1(un6_tx_period_cnt_1_cry_0_c_0_S1)
);
defparam un6_tx_period_cnt_1_cry_0_c_0.INIT0="0xC33C";
defparam un6_tx_period_cnt_1_cry_0_c_0.INIT1="0xC33C";
  CCU2_B \fifo_raddr_RNO[11]  (
	.CIN(fifo_raddr_cry[10]),
	.A0(fifo_raddr[11]),
	.A1(GND),
	.B0(GND),
	.B1(GND),
	.C0(GND),
	.C1(GND),
	.COUT(N_9),
	.S0(fifo_raddr_s[11]),
	.S1(N_10)
);
defparam \fifo_raddr_RNO[11] .INIT0="0x55AA";
defparam \fifo_raddr_RNO[11] .INIT1="0xC33C";
// @48:87
  CCU2_B \fifo_raddr_cry_c_0[9]  (
	.CIN(fifo_raddr_cry[8]),
	.A0(GND),
	.A1(GND),
	.B0(fifo_raddr[9]),
	.B1(fifo_raddr[10]),
	.C0(GND),
	.C1(GND),
	.COUT(fifo_raddr_cry[10]),
	.S0(fifo_raddr_s[9]),
	.S1(fifo_raddr_s[10])
);
defparam \fifo_raddr_cry_c_0[9] .INIT0="0x9966";
defparam \fifo_raddr_cry_c_0[9] .INIT1="0x9966";
// @48:87
  CCU2_B \fifo_raddr_cry_c_0[7]  (
	.CIN(fifo_raddr_cry[6]),
	.A0(GND),
	.A1(GND),
	.B0(fifo_raddr[7]),
	.B1(fifo_raddr[8]),
	.C0(GND),
	.C1(GND),
	.COUT(fifo_raddr_cry[8]),
	.S0(fifo_raddr_s[7]),
	.S1(fifo_raddr_s[8])
);
defparam \fifo_raddr_cry_c_0[7] .INIT0="0x9966";
defparam \fifo_raddr_cry_c_0[7] .INIT1="0x9966";
// @48:87
  CCU2_B \fifo_raddr_cry_c_0[5]  (
	.CIN(fifo_raddr_cry[4]),
	.A0(GND),
	.A1(GND),
	.B0(fifo_raddr[5]),
	.B1(fifo_raddr[6]),
	.C0(GND),
	.C1(GND),
	.COUT(fifo_raddr_cry[6]),
	.S0(fifo_raddr_s[5]),
	.S1(fifo_raddr_s[6])
);
defparam \fifo_raddr_cry_c_0[5] .INIT0="0x9966";
defparam \fifo_raddr_cry_c_0[5] .INIT1="0x9966";
// @48:87
  CCU2_B \fifo_raddr_cry_c_0[3]  (
	.CIN(fifo_raddr_cry[2]),
	.A0(GND),
	.A1(GND),
	.B0(fifo_raddr[3]),
	.B1(fifo_raddr[4]),
	.C0(GND),
	.C1(GND),
	.COUT(fifo_raddr_cry[4]),
	.S0(fifo_raddr_s[3]),
	.S1(fifo_raddr_s[4])
);
defparam \fifo_raddr_cry_c_0[3] .INIT0="0x9966";
defparam \fifo_raddr_cry_c_0[3] .INIT1="0x9966";
// @48:87
  CCU2_B \fifo_raddr_cry_c_0[1]  (
	.CIN(fifo_raddr_cry[0]),
	.A0(GND),
	.A1(GND),
	.B0(fifo_raddr[1]),
	.B1(fifo_raddr[2]),
	.C0(GND),
	.C1(GND),
	.COUT(fifo_raddr_cry[2]),
	.S0(fifo_raddr_s[1]),
	.S1(fifo_raddr_s[2])
);
defparam \fifo_raddr_cry_c_0[1] .INIT0="0x9966";
defparam \fifo_raddr_cry_c_0[1] .INIT1="0x9966";
// @48:87
  CCU2_B \fifo_raddr_cry_c_0[0]  (
	.CIN(),
	.A0(GND),
	.A1(GND),
	.B0(VCC),
	.B1(fifo_raddr[0]),
	.C0(VCC),
	.C1(GND),
	.COUT(fifo_raddr_cry[0]),
	.S0(N_11),
	.S1(fifo_raddr_s[0])
);
defparam \fifo_raddr_cry_c_0[0] .INIT0="0xC33C";
defparam \fifo_raddr_cry_c_0[0] .INIT1="0x9966";
// @48:230
  dpram512x8 \genblk1.u_ram512x8_0  (
	.fifo_raddr(fifo_raddr[8:0]),
	.fifo_dout(fifo_dout[7:0]),
	.clk(clk)
);
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* lsc_uart_103_512_0 */

module spi_loader_tri_spram (
  init_d_0,
  r_lcd_running_2_0_i_1z,
  w_lcd_running,
  w_lcd_init_done,
  w_load_done_i,
  w_spi_mosi,
  spi_css_c,
  w_init,
  w_load_done,
  lcd_resetn_c_i,
  o_load_done_rep0_1z,
  clk,
  w_spi_clk
)
;
output init_d_0 ;
output r_lcd_running_2_0_i_1z ;
input w_lcd_running ;
input w_lcd_init_done ;
output w_load_done_i ;
output w_spi_mosi ;
output spi_css_c ;
input w_init ;
output w_load_done ;
input lcd_resetn_c_i ;
output o_load_done_rep0_1z ;
input clk ;
output w_spi_clk ;
wire init_d_0 ;
wire r_lcd_running_2_0_i_1z ;
wire w_lcd_running ;
wire w_lcd_init_done ;
wire w_load_done_i ;
wire w_spi_mosi ;
wire spi_css_c ;
wire w_init ;
wire w_load_done ;
wire lcd_resetn_c_i ;
wire o_load_done_rep0_1z ;
wire clk ;
wire w_spi_clk ;
wire [15:0] wd_cnt;
wire [15:0] wd_cnt_lm;
wire [3:0] bit_cnt;
wire [3:0] bit_cnt_3;
wire [8:0] cnt;
wire [8:0] cnt_6;
wire [7:0] cst;
wire [0:0] cst_e_1;
wire [2:2] cnt_RNII4B51;
wire [3:3] cst_ns_0_a3_0_0;
wire [6:6] cst_ns_0_a3_0_3_1;
wire [8:1] cnt_RNO_0;
wire [0:0] init_d_i;
wire [3:3] cst_ns_0_o2_4;
wire [3:3] cst_ns_0_o2_3;
wire [6:6] cst_ns_0_a3_0_3_8;
wire [6:6] cst_ns_0_a3_0_3_7;
wire [6:6] cst_ns_0_a3_0_3_9;
wire [2:2] cnt_cnst;
wire [14:0] wd_cnt_cry;
wire SPI_CLK ;
wire GND ;
wire VCC ;
wire nst_0_sqmuxa ;
wire wd_cnte_0_i ;
wire prom_wr_en ;
wire prom_wr_en_3 ;
wire en ;
wire en_i ;
wire phase ;
wire phase_0 ;
wire SPI_CSS ;
wire SPI_MOSI_10 ;
wire cst_scalar ;
wire cst_0 ;
wire cst_1 ;
wire cst_2 ;
wire cst_3 ;
wire cst_4 ;
wire cst_5 ;
wire cst_6 ;
wire d_m7_2 ;
wire d_m7_4 ;
wire N_157 ;
wire N_143_0 ;
wire SPI_MOSI_10_m2_1 ;
wire SPI_MOSI_10_m2 ;
wire d_N_13_mux ;
wire un1_SPI_MOSI_1_sqmuxa_0 ;
wire un13_SPI_MOSI_2_c4_i ;
wire un1_cst_3_0_0 ;
wire prom_wr_en_3_1 ;
wire N_109 ;
wire bit_cnt7 ;
wire SPI_CSS_7_1_iv_1 ;
wire un13_SPI_MOSI_2_c6_a0_3 ;
wire N_155_10 ;
wire un1_cst_3_2 ;
wire un13_SPI_MOSI_2_c6_i ;
wire bit_cnt_3_c2 ;
wire SPI_MOSI_1_sqmuxa_1 ;
wire N_155 ;
wire un2_SPI_CLK_0 ;
wire N_145_0 ;
wire N_332 ;
wire N_331 ;
wire N_330 ;
wire N_329 ;
wire N_328 ;
wire N_327 ;
wire N_326 ;
wire N_325 ;
wire N_324 ;
wire N_323 ;
wire N_322 ;
wire N_321 ;
wire N_320 ;
wire N_319 ;
wire N_318 ;
wire N_317 ;
wire N_310 ;
wire N_111 ;
wire N_108 ;
wire N_107 ;
wire N_106 ;
wire N_105 ;
wire N_104 ;
wire N_103 ;
wire N_102 ;
wire N_101 ;
wire N_100 ;
wire N_99 ;
wire N_98 ;
wire N_97 ;
wire N_96 ;
wire N_95 ;
wire N_83 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
wire N_27 ;
wire N_28 ;
wire N_29 ;
// @49:186
  FD1P3DZ SPI_CLK_Z (
	.Q(w_spi_clk),
	.D(SPI_CLK),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @49:223
  FD1P3DZ o_load_done_rep0 (
	.Q(o_load_done_rep0_1z),
	.D(nst_0_sqmuxa),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @49:215
  FD1P3DZ \wd_cnt_Z[15]  (
	.Q(wd_cnt[15]),
	.D(wd_cnt_lm[15]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(wd_cnte_0_i)
);
// @49:215
  FD1P3DZ \wd_cnt_Z[14]  (
	.Q(wd_cnt[14]),
	.D(wd_cnt_lm[14]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(wd_cnte_0_i)
);
// @49:215
  FD1P3DZ \wd_cnt_Z[13]  (
	.Q(wd_cnt[13]),
	.D(wd_cnt_lm[13]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(wd_cnte_0_i)
);
// @49:215
  FD1P3DZ \wd_cnt_Z[12]  (
	.Q(wd_cnt[12]),
	.D(wd_cnt_lm[12]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(wd_cnte_0_i)
);
// @49:215
  FD1P3DZ \wd_cnt_Z[11]  (
	.Q(wd_cnt[11]),
	.D(wd_cnt_lm[11]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(wd_cnte_0_i)
);
// @49:215
  FD1P3DZ \wd_cnt_Z[10]  (
	.Q(wd_cnt[10]),
	.D(wd_cnt_lm[10]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(wd_cnte_0_i)
);
// @49:215
  FD1P3DZ \wd_cnt_Z[9]  (
	.Q(wd_cnt[9]),
	.D(wd_cnt_lm[9]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(wd_cnte_0_i)
);
// @49:215
  FD1P3DZ \wd_cnt_Z[8]  (
	.Q(wd_cnt[8]),
	.D(wd_cnt_lm[8]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(wd_cnte_0_i)
);
// @49:215
  FD1P3DZ \wd_cnt_Z[7]  (
	.Q(wd_cnt[7]),
	.D(wd_cnt_lm[7]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(wd_cnte_0_i)
);
// @49:215
  FD1P3DZ \wd_cnt_Z[6]  (
	.Q(wd_cnt[6]),
	.D(wd_cnt_lm[6]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(wd_cnte_0_i)
);
// @49:215
  FD1P3DZ \wd_cnt_Z[5]  (
	.Q(wd_cnt[5]),
	.D(wd_cnt_lm[5]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(wd_cnte_0_i)
);
// @49:215
  FD1P3DZ \wd_cnt_Z[4]  (
	.Q(wd_cnt[4]),
	.D(wd_cnt_lm[4]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(wd_cnte_0_i)
);
// @49:215
  FD1P3DZ \wd_cnt_Z[3]  (
	.Q(wd_cnt[3]),
	.D(wd_cnt_lm[3]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(wd_cnte_0_i)
);
// @49:215
  FD1P3DZ \wd_cnt_Z[2]  (
	.Q(wd_cnt[2]),
	.D(wd_cnt_lm[2]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(wd_cnte_0_i)
);
// @49:215
  FD1P3DZ \wd_cnt_Z[1]  (
	.Q(wd_cnt[1]),
	.D(wd_cnt_lm[1]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(wd_cnte_0_i)
);
// @49:215
  FD1P3DZ \wd_cnt_Z[0]  (
	.Q(wd_cnt[0]),
	.D(wd_cnt_lm[0]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(wd_cnte_0_i)
);
// @49:202
  FD1P3DZ prom_wr_en_Z (
	.Q(prom_wr_en),
	.D(prom_wr_en_3),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @49:223
  FD1P3DZ o_load_done (
	.Q(w_load_done),
	.D(nst_0_sqmuxa),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @49:87
  FD1P3DZ en_Z (
	.Q(en),
	.D(en_i),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @49:77
  FD1P3DZ r_init (
	.Q(init_d_0),
	.D(w_init),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @49:202
  FD1P3BZ \bit_cnt_Z[0]  (
	.Q(bit_cnt[0]),
	.D(bit_cnt_3[0]),
	.CK(clk),
	.PD(lcd_resetn_c_i),
	.SP(VCC)
);
// @49:202
  FD1P3BZ \bit_cnt_Z[3]  (
	.Q(bit_cnt[3]),
	.D(bit_cnt_3[3]),
	.CK(clk),
	.PD(lcd_resetn_c_i),
	.SP(VCC)
);
// @49:202
  FD1P3BZ \bit_cnt_Z[2]  (
	.Q(bit_cnt[2]),
	.D(bit_cnt_3[2]),
	.CK(clk),
	.PD(lcd_resetn_c_i),
	.SP(VCC)
);
// @49:202
  FD1P3BZ \bit_cnt_Z[1]  (
	.Q(bit_cnt[1]),
	.D(bit_cnt_3[1]),
	.CK(clk),
	.PD(lcd_resetn_c_i),
	.SP(VCC)
);
// @49:121
  FD1P3DZ \cnt_Z[8]  (
	.Q(cnt[8]),
	.D(cnt_6[8]),
	.CK(clk),
	.CD(GND),
	.SP(en)
);
// @49:121
  FD1P3DZ \cnt_Z[7]  (
	.Q(cnt[7]),
	.D(cnt_6[7]),
	.CK(clk),
	.CD(GND),
	.SP(en)
);
// @49:121
  FD1P3DZ \cnt_Z[6]  (
	.Q(cnt[6]),
	.D(cnt_6[6]),
	.CK(clk),
	.CD(GND),
	.SP(en)
);
// @49:121
  FD1P3DZ \cnt_Z[5]  (
	.Q(cnt[5]),
	.D(cnt_6[5]),
	.CK(clk),
	.CD(GND),
	.SP(en)
);
// @49:121
  FD1P3DZ \cnt_Z[4]  (
	.Q(cnt[4]),
	.D(cnt_6[4]),
	.CK(clk),
	.CD(GND),
	.SP(en)
);
// @49:121
  FD1P3DZ \cnt_Z[3]  (
	.Q(cnt[3]),
	.D(cnt_6[3]),
	.CK(clk),
	.CD(GND),
	.SP(en)
);
// @49:121
  FD1P3DZ \cnt_Z[2]  (
	.Q(cnt[2]),
	.D(cnt_6[2]),
	.CK(clk),
	.CD(GND),
	.SP(en)
);
// @49:121
  FD1P3DZ \cnt_Z[1]  (
	.Q(cnt[1]),
	.D(cnt_6[1]),
	.CK(clk),
	.CD(GND),
	.SP(en)
);
// @49:121
  FD1P3DZ \cnt_Z[0]  (
	.Q(cnt[0]),
	.D(cnt_6[0]),
	.CK(clk),
	.CD(GND),
	.SP(en)
);
// @49:97
  FD1P3DZ phase_Z (
	.Q(phase),
	.D(phase_0),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @49:142
  FD1P3BZ SPI_CSS_Z (
	.Q(spi_css_c),
	.D(SPI_CSS),
	.CK(clk),
	.PD(lcd_resetn_c_i),
	.SP(VCC)
);
// @49:142
  FD1P3BZ SPI_MOSI (
	.Q(w_spi_mosi),
	.D(SPI_MOSI_10),
	.CK(clk),
	.PD(lcd_resetn_c_i),
	.SP(en)
);
// @49:101
  FD1P3BZ \cst_Z[0]  (
	.Q(cst[0]),
	.D(cst_scalar),
	.CK(clk),
	.PD(lcd_resetn_c_i),
	.SP(VCC)
);
// @49:101
  FD1P3DZ \cst_Z[1]  (
	.Q(cst[1]),
	.D(cst_0),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @49:101
  FD1P3DZ \cst_Z[2]  (
	.Q(cst[2]),
	.D(cst_1),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @49:101
  FD1P3DZ \cst_Z[3]  (
	.Q(cst[3]),
	.D(cst_2),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @49:101
  FD1P3DZ \cst_Z[4]  (
	.Q(cst[4]),
	.D(cst_3),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @49:101
  FD1P3DZ \cst_Z[5]  (
	.Q(cst[5]),
	.D(cst_4),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @49:101
  FD1P3DZ \cst_Z[6]  (
	.Q(cst[6]),
	.D(cst_5),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @49:101
  FD1P3DZ \cst_Z[7]  (
	.Q(cst[7]),
	.D(cst_6),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
  LUT4 SPI_MOSI_RNO_2 (
	.A(cnt[6]),
	.B(cnt[0]),
	.C(d_m7_2),
	.D(cnt[1]),
	.Z(d_m7_4)
);
defparam SPI_MOSI_RNO_2.INIT="0x1000";
  LUT4 \cst_RNO[6]  (
	.A(en),
	.B(cst[6]),
	.C(N_157),
	.D(init_d_0),
	.Z(cst_5)
);
defparam \cst_RNO[6] .INIT="0xECE4";
  LUT4 \bit_cnt_RNO[0]  (
	.A(bit_cnt[0]),
	.B(en),
	.C(cst[5]),
	.D(GND),
	.Z(bit_cnt_3[0])
);
defparam \bit_cnt_RNO[0] .INIT="0x9A9A";
  LUT4 \bit_cnt_RNO[1]  (
	.A(bit_cnt[1]),
	.B(bit_cnt[0]),
	.C(en),
	.D(cst[5]),
	.Z(bit_cnt_3[1])
);
defparam \bit_cnt_RNO[1] .INIT="0xA9AA";
  LUT4 \cst_RNO[0]  (
	.A(N_143_0),
	.B(cst[7]),
	.C(cst_e_1[0]),
	.D(en),
	.Z(cst_scalar)
);
defparam \cst_RNO[0] .INIT="0xF80F";
  LUT4 \cst_RNO_0[0]  (
	.A(cst[0]),
	.B(cst[6]),
	.C(en),
	.D(init_d_0),
	.Z(cst_e_1[0])
);
defparam \cst_RNO_0[0] .INIT="0x05E5";
  LUT4 SPI_MOSI_RNO_1 (
	.A(SPI_MOSI_10_m2_1),
	.B(cst[1]),
	.C(cst[2]),
	.D(phase),
	.Z(SPI_MOSI_10_m2)
);
defparam SPI_MOSI_RNO_1.INIT="0xA3AF";
  LUT4 SPI_MOSI_RNO_3 (
	.A(cnt[0]),
	.B(cnt[1]),
	.C(cnt[2]),
	.D(phase),
	.Z(SPI_MOSI_10_m2_1)
);
defparam SPI_MOSI_RNO_3.INIT="0x1657";
  LUT4 SPI_MOSI_RNO_0 (
	.A(d_m7_4),
	.B(cnt[3]),
	.C(cnt_RNII4B51[2]),
	.D(GND),
	.Z(d_N_13_mux)
);
defparam SPI_MOSI_RNO_0.INIT="0x0202";
  LUT4 \cnt_RNO[4]  (
	.A(cnt[4]),
	.B(cst[2]),
	.C(un1_SPI_MOSI_1_sqmuxa_0),
	.D(un13_SPI_MOSI_2_c4_i),
	.Z(cnt_6[4])
);
defparam \cnt_RNO[4] .INIT="0xC5CA";
  LUT4 SPI_CLK_RNO_2 (
	.A(cst[1]),
	.B(cst[3]),
	.C(GND),
	.D(GND),
	.Z(un1_cst_3_0_0)
);
defparam SPI_CLK_RNO_2.INIT="0x1111";
  LUT4 \cst_RNO_0[3]  (
	.A(cst[2]),
	.B(phase),
	.C(GND),
	.D(GND),
	.Z(cst_ns_0_a3_0_0[3])
);
defparam \cst_RNO_0[3] .INIT="0x8888";
  LUT4 \wd_cnt_RNID5FV[7]  (
	.A(wd_cnt[7]),
	.B(wd_cnt[8]),
	.C(GND),
	.D(GND),
	.Z(cst_ns_0_a3_0_3_1[6])
);
defparam \wd_cnt_RNID5FV[7] .INIT="0x1111";
  LUT4 prom_wr_en_RNO_0 (
	.A(bit_cnt[1]),
	.B(bit_cnt[2]),
	.C(GND),
	.D(GND),
	.Z(prom_wr_en_3_1)
);
defparam prom_wr_en_RNO_0.INIT="0x1111";
  LUT4 \cnt_RNO_0_cZ[1]  (
	.A(cnt[0]),
	.B(cnt[1]),
	.C(GND),
	.D(GND),
	.Z(cnt_RNO_0[1])
);
defparam \cnt_RNO_0_cZ[1] .INIT="0x9999";
  LUT4 r_init_RNITQUC (
	.A(init_d_0),
	.B(GND),
	.C(GND),
	.D(GND),
	.Z(init_d_i[0])
);
defparam r_init_RNITQUC.INIT="0x5555";
  LUT4 \cst_RNIV9Q2[4]  (
	.A(cst[4]),
	.B(cst[7]),
	.C(GND),
	.D(GND),
	.Z(N_109)
);
defparam \cst_RNIV9Q2[4] .INIT="0x1111";
  LUT4 \cst_RNID0CE[6]  (
	.A(cst[6]),
	.B(init_d_0),
	.C(GND),
	.D(GND),
	.Z(nst_0_sqmuxa)
);
defparam \cst_RNID0CE[6] .INIT="0x8888";
  LUT4 o_load_done_RNIBG2F (
	.A(w_load_done),
	.B(GND),
	.C(GND),
	.D(GND),
	.Z(w_load_done_i)
);
defparam o_load_done_RNIBG2F.INIT="0x5555";
  LUT4 en_RNO (
	.A(en),
	.B(GND),
	.C(GND),
	.D(GND),
	.Z(en_i)
);
defparam en_RNO.INIT="0x5555";
  LUT4 \cst_RNIQ0J2[5]  (
	.A(cst[5]),
	.B(en),
	.C(GND),
	.D(GND),
	.Z(bit_cnt7)
);
defparam \cst_RNIQ0J2[5] .INIT="0x2222";
  LUT4 phase_RNO (
	.A(cst[7]),
	.B(phase),
	.C(GND),
	.D(GND),
	.Z(phase_0)
);
defparam phase_RNO.INIT="0xEEEE";
  LUT4 SPI_CSS_RNO_0 (
	.A(cst[5]),
	.B(cst[6]),
	.C(cst[7]),
	.D(init_d_0),
	.Z(SPI_CSS_7_1_iv_1)
);
defparam SPI_CSS_RNO_0.INIT="0x0301";
  LUT4 SPI_MOSI_RNO_4 (
	.A(cnt[4]),
	.B(cnt[5]),
	.C(cnt[7]),
	.D(cnt[8]),
	.Z(d_m7_2)
);
defparam SPI_MOSI_RNO_4.INIT="0x0002";
  LUT4 \cnt_RNI4TPH1[8]  (
	.A(cnt[1]),
	.B(cnt[2]),
	.C(cnt[5]),
	.D(cnt[8]),
	.Z(cst_ns_0_o2_4[3])
);
defparam \cnt_RNI4TPH1[8] .INIT="0x0001";
  LUT4 \cnt_RNIPBB51[7]  (
	.A(cnt[0]),
	.B(cnt[3]),
	.C(cnt[7]),
	.D(GND),
	.Z(cst_ns_0_o2_3[3])
);
defparam \cnt_RNIPBB51[7] .INIT="0x0101";
  LUT4 \wd_cnt_RNIROT41[13]  (
	.A(wd_cnt[0]),
	.B(wd_cnt[13]),
	.C(wd_cnt[14]),
	.D(wd_cnt[15]),
	.Z(cst_ns_0_a3_0_3_8[6])
);
defparam \wd_cnt_RNIROT41[13] .INIT="0x1000";
  LUT4 \wd_cnt_RNIROT41[10]  (
	.A(wd_cnt[9]),
	.B(wd_cnt[10]),
	.C(wd_cnt[11]),
	.D(wd_cnt[12]),
	.Z(cst_ns_0_a3_0_3_7[6])
);
defparam \wd_cnt_RNIROT41[10] .INIT="0x0001";
  LUT4 \cnt_RNIVNPH1[5]  (
	.A(cnt[1]),
	.B(cnt[2]),
	.C(cnt[3]),
	.D(cnt[5]),
	.Z(un13_SPI_MOSI_2_c6_a0_3)
);
defparam \cnt_RNIVNPH1[5] .INIT="0x0001";
  LUT4 \cnt_RNIQIPH1[3]  (
	.A(cnt[0]),
	.B(cnt[1]),
	.C(cnt[2]),
	.D(cnt[3]),
	.Z(un13_SPI_MOSI_2_c4_i)
);
defparam \cnt_RNIQIPH1[3] .INIT="0x0001";
  LUT4 \wd_cnt_RNI6MTU1[1]  (
	.A(wd_cnt[1]),
	.B(wd_cnt[2]),
	.C(wd_cnt[3]),
	.D(wd_cnt[4]),
	.Z(N_155_10)
);
defparam \wd_cnt_RNI6MTU1[1] .INIT="0x0001";
  LUT4 r_lcd_running_2_0_i (
	.A(w_lcd_init_done),
	.B(w_lcd_running),
	.C(GND),
	.D(GND),
	.Z(r_lcd_running_2_0_i_1z)
);
defparam r_lcd_running_2_0_i.INIT="0xDDDD";
  LUT4 prom_wr_en_RNIDKDG (
	.A(prom_wr_en),
	.B(init_d_0),
	.C(GND),
	.D(GND),
	.Z(wd_cnte_0_i)
);
defparam prom_wr_en_RNIDKDG.INIT="0xBBBB";
  LUT4 \cst_RNO[1]  (
	.A(cst[0]),
	.B(cst[1]),
	.C(en),
	.D(init_d_0),
	.Z(cst_0)
);
defparam \cst_RNO[1] .INIT="0xAC0C";
  LUT4 SPI_CLK_RNO_0 (
	.A(cst[4]),
	.B(cst[5]),
	.C(un1_cst_3_0_0),
	.D(init_d_0),
	.Z(un1_cst_3_2)
);
defparam SPI_CLK_RNO_0.INIT="0x1050";
  LUT4 \wd_cnt_RNIHVR33[5]  (
	.A(cst_ns_0_a3_0_3_1[6]),
	.B(cst_ns_0_a3_0_3_7[6]),
	.C(wd_cnt[5]),
	.D(wd_cnt[6]),
	.Z(cst_ns_0_a3_0_3_9[6])
);
defparam \wd_cnt_RNIHVR33[5] .INIT="0x0008";
  LUT4 \cnt_RNIDIMA2[4]  (
	.A(cnt[0]),
	.B(cnt[4]),
	.C(un13_SPI_MOSI_2_c6_a0_3),
	.D(GND),
	.Z(un13_SPI_MOSI_2_c6_i)
);
defparam \cnt_RNIDIMA2[4] .INIT="0x1010";
  LUT4 prom_wr_en_RNO (
	.A(bit_cnt7),
	.B(bit_cnt[0]),
	.C(bit_cnt[3]),
	.D(prom_wr_en_3_1),
	.Z(prom_wr_en_3)
);
defparam prom_wr_en_RNO.INIT="0x0200";
  LUT4 \cnt_cnst_2_0_.m1_e  (
	.A(N_109),
	.B(cst[0]),
	.C(cst[5]),
	.D(cst[6]),
	.Z(cnt_cnst[2])
);
defparam \cnt_cnst_2_0_.m1_e .INIT="0x0002";
  LUT4 \cnt_RNII4B51_cZ[2]  (
	.A(cnt[0]),
	.B(cnt[1]),
	.C(cnt[2]),
	.D(GND),
	.Z(cnt_RNII4B51[2])
);
defparam \cnt_RNII4B51_cZ[2] .INIT="0xE1E1";
  LUT4 \cnt_RNIH92G3[6]  (
	.A(cnt[4]),
	.B(cnt[6]),
	.C(cst_ns_0_o2_3[3]),
	.D(cst_ns_0_o2_4[3]),
	.Z(N_143_0)
);
defparam \cnt_RNIH92G3[6] .INIT="0x1000";
  LUT4 \cnt_RNO_0_cZ[6]  (
	.A(cnt[0]),
	.B(cnt[4]),
	.C(cnt[6]),
	.D(un13_SPI_MOSI_2_c6_a0_3),
	.Z(cnt_RNO_0[6])
);
defparam \cnt_RNO_0_cZ[6] .INIT="0xE1F0";
  LUT4 \bit_cnt_RNO_0[3]  (
	.A(bit_cnt[0]),
	.B(bit_cnt[1]),
	.C(cst[5]),
	.D(en),
	.Z(bit_cnt_3_c2)
);
defparam \bit_cnt_RNO_0[3] .INIT="0x00E0";
  LUT4 phase_RNI617V3 (
	.A(N_143_0),
	.B(cst[2]),
	.C(phase),
	.D(GND),
	.Z(SPI_MOSI_1_sqmuxa_1)
);
defparam phase_RNI617V3.INIT="0x0808";
  LUT4 \cst_RNO_0[6]  (
	.A(N_155_10),
	.B(cst[5]),
	.C(cst_ns_0_a3_0_3_8[6]),
	.D(cst_ns_0_a3_0_3_9[6]),
	.Z(N_157)
);
defparam \cst_RNO_0[6] .INIT="0x8000";
  LUT4 \cst_RNO_1[5]  (
	.A(N_155_10),
	.B(cst[4]),
	.C(cst_ns_0_a3_0_3_8[6]),
	.D(cst_ns_0_a3_0_3_9[6]),
	.Z(N_155)
);
defparam \cst_RNO_1[5] .INIT="0x2000";
  LUT4 \cnt_RNO_0_cZ[5]  (
	.A(cnt[4]),
	.B(cnt[5]),
	.C(un13_SPI_MOSI_2_c4_i),
	.D(GND),
	.Z(cnt_RNO_0[5])
);
defparam \cnt_RNO_0_cZ[5] .INIT="0x9C9C";
  LUT4 \cnt_RNO_0_cZ[3]  (
	.A(cnt[0]),
	.B(cnt[1]),
	.C(cnt[2]),
	.D(cnt[3]),
	.Z(cnt_RNO_0[3])
);
defparam \cnt_RNO_0_cZ[3] .INIT="0xFE01";
  LUT4 \bit_cnt_RNO[2]  (
	.A(bit_cnt7),
	.B(bit_cnt[0]),
	.C(bit_cnt[1]),
	.D(bit_cnt[2]),
	.Z(bit_cnt_3[2])
);
defparam \bit_cnt_RNO[2] .INIT="0xFD02";
  LUT4 SPI_CLK_RNO_1 (
	.A(N_143_0),
	.B(phase),
	.C(GND),
	.D(GND),
	.Z(un2_SPI_CLK_0)
);
defparam SPI_CLK_RNO_1.INIT="0x2222";
  LUT4 \cst_RNO_0[5]  (
	.A(N_143_0),
	.B(cst[4]),
	.C(GND),
	.D(GND),
	.Z(N_145_0)
);
defparam \cst_RNO_0[5] .INIT="0x8888";
  LUT4 \cnt_RNO_0_cZ[7]  (
	.A(cnt[6]),
	.B(cnt[7]),
	.C(un13_SPI_MOSI_2_c6_i),
	.D(GND),
	.Z(cnt_RNO_0[7])
);
defparam \cnt_RNO_0_cZ[7] .INIT="0x9C9C";
  LUT4 \bit_cnt_RNO[3]  (
	.A(bit_cnt7),
	.B(bit_cnt[2]),
	.C(bit_cnt[3]),
	.D(bit_cnt_3_c2),
	.Z(bit_cnt_3[3])
);
defparam \bit_cnt_RNO[3] .INIT="0xB4D2";
  LUT4 \cst_RNI9NML3[3]  (
	.A(N_109),
	.B(N_143_0),
	.C(cst[2]),
	.D(cst[3]),
	.Z(un1_SPI_MOSI_1_sqmuxa_0)
);
defparam \cst_RNI9NML3[3] .INIT="0xCCCE";
  LUT4 \cnt_RNO_0_cZ[8]  (
	.A(cnt[6]),
	.B(cnt[7]),
	.C(cnt[8]),
	.D(un13_SPI_MOSI_2_c6_i),
	.Z(cnt_RNO_0[8])
);
defparam \cnt_RNO_0_cZ[8] .INIT="0xE1F0";
  LUT4 \cst_RNO[7]  (
	.A(N_143_0),
	.B(SPI_MOSI_1_sqmuxa_1),
	.C(cst[7]),
	.D(en),
	.Z(cst_6)
);
defparam \cst_RNO[7] .INIT="0xDCF0";
  LUT4 \cst_RNO[4]  (
	.A(N_143_0),
	.B(cst[3]),
	.C(cst[4]),
	.D(en),
	.Z(cst_3)
);
defparam \cst_RNO[4] .INIT="0x98F0";
  LUT4 \cst_RNO[3]  (
	.A(N_143_0),
	.B(cst[3]),
	.C(cst_ns_0_a3_0_0[3]),
	.D(en),
	.Z(cst_2)
);
defparam \cst_RNO[3] .INIT="0xE4CC";
  LUT4 \cst_RNO[2]  (
	.A(N_143_0),
	.B(cst[1]),
	.C(cst[2]),
	.D(en),
	.Z(cst_1)
);
defparam \cst_RNO[2] .INIT="0xDCF0";
  LUT4 SPI_CSS_RNO (
	.A(SPI_CSS_7_1_iv_1),
	.B(SPI_MOSI_1_sqmuxa_1),
	.C(en),
	.D(spi_css_c),
	.Z(SPI_CSS)
);
defparam SPI_CSS_RNO.INIT="0xDFD0";
  LUT4 SPI_CLK_RNO (
	.A(cst[2]),
	.B(en),
	.C(un1_cst_3_2),
	.D(un2_SPI_CLK_0),
	.Z(SPI_CLK)
);
defparam SPI_CLK_RNO.INIT="0xF373";
  LUT4 \cnt_RNO[3]  (
	.A(un1_SPI_MOSI_1_sqmuxa_0),
	.B(cnt_RNO_0[3]),
	.C(GND),
	.D(GND),
	.Z(cnt_6[3])
);
defparam \cnt_RNO[3] .INIT="0x4444";
  LUT4 \cst_RNO[5]  (
	.A(N_145_0),
	.B(N_155),
	.C(cst[5]),
	.D(en),
	.Z(cst_4)
);
defparam \cst_RNO[5] .INIT="0x32F0";
  LUT4 \cnt_RNO[8]  (
	.A(SPI_MOSI_1_sqmuxa_1),
	.B(un1_SPI_MOSI_1_sqmuxa_0),
	.C(cnt_RNO_0[8]),
	.D(GND),
	.Z(cnt_6[8])
);
defparam \cnt_RNO[8] .INIT="0xB8B8";
  LUT4 \cnt_RNO[7]  (
	.A(SPI_MOSI_1_sqmuxa_1),
	.B(un1_SPI_MOSI_1_sqmuxa_0),
	.C(cnt_RNO_0[7]),
	.D(GND),
	.Z(cnt_6[7])
);
defparam \cnt_RNO[7] .INIT="0xB8B8";
  LUT4 \cnt_RNO[6]  (
	.A(SPI_MOSI_1_sqmuxa_1),
	.B(un1_SPI_MOSI_1_sqmuxa_0),
	.C(cnt_RNO_0[6]),
	.D(GND),
	.Z(cnt_6[6])
);
defparam \cnt_RNO[6] .INIT="0xB8B8";
  LUT4 \cnt_RNO[5]  (
	.A(SPI_MOSI_1_sqmuxa_1),
	.B(un1_SPI_MOSI_1_sqmuxa_0),
	.C(cnt_RNO_0[5]),
	.D(GND),
	.Z(cnt_6[5])
);
defparam \cnt_RNO[5] .INIT="0xB8B8";
  LUT4 \cnt_RNO[2]  (
	.A(cnt_cnst[2]),
	.B(un1_SPI_MOSI_1_sqmuxa_0),
	.C(cnt_RNII4B51[2]),
	.D(GND),
	.Z(cnt_6[2])
);
defparam \cnt_RNO[2] .INIT="0xB8B8";
  LUT4 \cnt_RNO[1]  (
	.A(SPI_MOSI_1_sqmuxa_1),
	.B(cnt_cnst[2]),
	.C(un1_SPI_MOSI_1_sqmuxa_0),
	.D(cnt_RNO_0[1]),
	.Z(cnt_6[1])
);
defparam \cnt_RNO[1] .INIT="0x4F40";
  LUT4 \cnt_RNO[0]  (
	.A(SPI_MOSI_1_sqmuxa_1),
	.B(cnt[0]),
	.C(cnt_cnst[2]),
	.D(un1_SPI_MOSI_1_sqmuxa_0),
	.Z(cnt_6[0])
);
defparam \cnt_RNO[0] .INIT="0x5033";
  LUT4 SPI_MOSI_RNO (
	.A(d_N_13_mux),
	.B(N_143_0),
	.C(SPI_MOSI_10_m2),
	.D(cst[3]),
	.Z(SPI_MOSI_10)
);
defparam SPI_MOSI_RNO.INIT="0xE2F0";
  CCU2_B \wd_cnt_RNO[15]  (
	.CIN(wd_cnt_cry[14]),
	.A0(wd_cnt[15]),
	.A1(GND),
	.B0(GND),
	.B1(GND),
	.C0(init_d_i[0]),
	.C1(GND),
	.COUT(N_27),
	.S0(wd_cnt_lm[15]),
	.S1(N_28)
);
defparam \wd_cnt_RNO[15] .INIT0="0x050A";
defparam \wd_cnt_RNO[15] .INIT1="0xC33C";
// @49:215
  CCU2_B \wd_cnt_cry_c_0[13]  (
	.CIN(wd_cnt_cry[12]),
	.A0(init_d_i[0]),
	.A1(init_d_i[0]),
	.B0(wd_cnt[13]),
	.B1(wd_cnt[14]),
	.C0(GND),
	.C1(GND),
	.COUT(wd_cnt_cry[14]),
	.S0(wd_cnt_lm[13]),
	.S1(wd_cnt_lm[14])
);
defparam \wd_cnt_cry_c_0[13] .INIT0="0x1144";
defparam \wd_cnt_cry_c_0[13] .INIT1="0x1144";
// @49:215
  CCU2_B \wd_cnt_cry_c_0[11]  (
	.CIN(wd_cnt_cry[10]),
	.A0(init_d_i[0]),
	.A1(init_d_i[0]),
	.B0(wd_cnt[11]),
	.B1(wd_cnt[12]),
	.C0(GND),
	.C1(GND),
	.COUT(wd_cnt_cry[12]),
	.S0(wd_cnt_lm[11]),
	.S1(wd_cnt_lm[12])
);
defparam \wd_cnt_cry_c_0[11] .INIT0="0x1144";
defparam \wd_cnt_cry_c_0[11] .INIT1="0x1144";
// @49:215
  CCU2_B \wd_cnt_cry_c_0[9]  (
	.CIN(wd_cnt_cry[8]),
	.A0(init_d_i[0]),
	.A1(init_d_i[0]),
	.B0(wd_cnt[9]),
	.B1(wd_cnt[10]),
	.C0(GND),
	.C1(GND),
	.COUT(wd_cnt_cry[10]),
	.S0(wd_cnt_lm[9]),
	.S1(wd_cnt_lm[10])
);
defparam \wd_cnt_cry_c_0[9] .INIT0="0x1144";
defparam \wd_cnt_cry_c_0[9] .INIT1="0x1144";
// @49:215
  CCU2_B \wd_cnt_cry_c_0[7]  (
	.CIN(wd_cnt_cry[6]),
	.A0(init_d_i[0]),
	.A1(init_d_i[0]),
	.B0(wd_cnt[7]),
	.B1(wd_cnt[8]),
	.C0(GND),
	.C1(GND),
	.COUT(wd_cnt_cry[8]),
	.S0(wd_cnt_lm[7]),
	.S1(wd_cnt_lm[8])
);
defparam \wd_cnt_cry_c_0[7] .INIT0="0x1144";
defparam \wd_cnt_cry_c_0[7] .INIT1="0x1144";
// @49:215
  CCU2_B \wd_cnt_cry_c_0[5]  (
	.CIN(wd_cnt_cry[4]),
	.A0(init_d_i[0]),
	.A1(init_d_i[0]),
	.B0(wd_cnt[5]),
	.B1(wd_cnt[6]),
	.C0(GND),
	.C1(GND),
	.COUT(wd_cnt_cry[6]),
	.S0(wd_cnt_lm[5]),
	.S1(wd_cnt_lm[6])
);
defparam \wd_cnt_cry_c_0[5] .INIT0="0x1144";
defparam \wd_cnt_cry_c_0[5] .INIT1="0x1144";
// @49:215
  CCU2_B \wd_cnt_cry_c_0[3]  (
	.CIN(wd_cnt_cry[2]),
	.A0(init_d_i[0]),
	.A1(init_d_i[0]),
	.B0(wd_cnt[3]),
	.B1(wd_cnt[4]),
	.C0(GND),
	.C1(GND),
	.COUT(wd_cnt_cry[4]),
	.S0(wd_cnt_lm[3]),
	.S1(wd_cnt_lm[4])
);
defparam \wd_cnt_cry_c_0[3] .INIT0="0x1144";
defparam \wd_cnt_cry_c_0[3] .INIT1="0x1144";
// @49:215
  CCU2_B \wd_cnt_cry_c_0[1]  (
	.CIN(wd_cnt_cry[0]),
	.A0(init_d_i[0]),
	.A1(init_d_i[0]),
	.B0(wd_cnt[1]),
	.B1(wd_cnt[2]),
	.C0(GND),
	.C1(GND),
	.COUT(wd_cnt_cry[2]),
	.S0(wd_cnt_lm[1]),
	.S1(wd_cnt_lm[2])
);
defparam \wd_cnt_cry_c_0[1] .INIT0="0x1144";
defparam \wd_cnt_cry_c_0[1] .INIT1="0x1144";
// @49:215
  CCU2_B \wd_cnt_cry_c_0[0]  (
	.CIN(),
	.A0(GND),
	.A1(init_d_i[0]),
	.B0(VCC),
	.B1(wd_cnt[0]),
	.C0(VCC),
	.C1(GND),
	.COUT(wd_cnt_cry[0]),
	.S0(N_29),
	.S1(wd_cnt_lm[0])
);
defparam \wd_cnt_cry_c_0[0] .INIT0="0xC33C";
defparam \wd_cnt_cry_c_0[0] .INIT1="0x1144";
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* spi_loader_tri_spram */

module spi_loader_wrap_TRI_SPRAM (
  init_d_0,
  w_spi_clk,
  clk,
  o_load_done_rep0,
  lcd_resetn_c_i,
  w_load_done,
  w_init,
  spi_css_c,
  w_spi_mosi,
  w_load_done_i,
  w_lcd_init_done,
  w_lcd_running,
  r_lcd_running_2_0_i
)
;
output init_d_0 ;
output w_spi_clk ;
input clk ;
output o_load_done_rep0 ;
input lcd_resetn_c_i ;
output w_load_done ;
input w_init ;
output spi_css_c ;
output w_spi_mosi ;
output w_load_done_i ;
input w_lcd_init_done ;
input w_lcd_running ;
output r_lcd_running_2_0_i ;
wire init_d_0 ;
wire w_spi_clk ;
wire clk ;
wire o_load_done_rep0 ;
wire lcd_resetn_c_i ;
wire w_load_done ;
wire w_init ;
wire spi_css_c ;
wire w_spi_mosi ;
wire w_load_done_i ;
wire w_lcd_init_done ;
wire w_lcd_running ;
wire r_lcd_running_2_0_i ;
wire GND_x ;
wire VCC_x ;
wire GND ;
wire VCC ;
// @51:68
  spi_loader_tri_spram \g_on_code_tri_spram.u_spi_loader  (
	.init_d_0(init_d_0),
	.r_lcd_running_2_0_i_1z(r_lcd_running_2_0_i),
	.w_lcd_running(w_lcd_running),
	.w_lcd_init_done(w_lcd_init_done),
	.w_load_done_i(w_load_done_i),
	.w_spi_mosi(w_spi_mosi),
	.spi_css_c(spi_css_c),
	.w_init(w_init),
	.w_load_done(w_load_done),
	.lcd_resetn_c_i(lcd_resetn_c_i),
	.o_load_done_rep0_1z(o_load_done_rep0),
	.clk(clk),
	.w_spi_clk(w_spi_clk)
);
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* spi_loader_wrap_TRI_SPRAM */

module dpram256x32_ipgen_lscc_ram_dp_core_Z13_layer0_0 (
  rdata_lcd,
  wbcnt_lcd_1,
  rbcnt_lcd_i_0,
  rbcnt_lcd,
  r_accu_lcd,
  g_accu_lcd,
  c_we_lcd,
  cam_pclk_c
)
;
output [30:16] rdata_lcd ;
input [7:1] wbcnt_lcd_1 ;
input rbcnt_lcd_i_0 ;
input [7:0] rbcnt_lcd ;
input [9:0] r_accu_lcd ;
input [10:6] g_accu_lcd ;
input c_we_lcd ;
input cam_pclk_c ;
wire rbcnt_lcd_i_0 ;
wire c_we_lcd ;
wire cam_pclk_c ;
wire [15:15] rd_data_o;
wire GND ;
wire VCC ;
// @56:4177
  PDP4K \ICE_MEM.u_mem0  (
	.DI({GND, r_accu_lcd[9:0], g_accu_lcd[10:6]}),
	.MASK_N({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.ADR({GND, GND, GND, rbcnt_lcd[7:0]}),
	.CKR(cam_pclk_c),
	.CER(VCC),
	.RE(VCC),
	.ADW({GND, GND, GND, wbcnt_lcd_1[7:1], rbcnt_lcd_i_0}),
	.CKW(cam_pclk_c),
	.CEW(VCC),
	.WE(c_we_lcd),
	.DO({rd_data_o[15], rdata_lcd[30:16]})
);
defparam \ICE_MEM.u_mem0 .INITVAL_0="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_1="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_2="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_3="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_4="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_5="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_6="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_7="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_8="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_9="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_A="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_B="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_C="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_D="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_E="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_F="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .DATA_WIDTH_W="16";
defparam \ICE_MEM.u_mem0 .DATA_WIDTH_R="16";
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* dpram256x32_ipgen_lscc_ram_dp_core_Z13_layer0_0 */

module dpram256x32_ipgen_lscc_ram_dp_core_Z12_layer0_0 (
  rdata_lcd,
  wbcnt_lcd_1,
  rbcnt_lcd_i_0,
  rbcnt_lcd,
  g_accu_lcd,
  b_accu_lcd,
  c_we_lcd,
  cam_pclk_c
)
;
output [15:0] rdata_lcd ;
input [7:1] wbcnt_lcd_1 ;
input rbcnt_lcd_i_0 ;
input [7:0] rbcnt_lcd ;
input [5:0] g_accu_lcd ;
input [9:0] b_accu_lcd ;
input c_we_lcd ;
input cam_pclk_c ;
wire rbcnt_lcd_i_0 ;
wire c_we_lcd ;
wire cam_pclk_c ;
wire GND ;
wire VCC ;
// @56:4177
  PDP4K \ICE_MEM.u_mem0  (
	.DI({g_accu_lcd[5:0], b_accu_lcd[9:0]}),
	.MASK_N({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.ADR({GND, GND, GND, rbcnt_lcd[7:0]}),
	.CKR(cam_pclk_c),
	.CER(VCC),
	.RE(VCC),
	.ADW({GND, GND, GND, wbcnt_lcd_1[7:1], rbcnt_lcd_i_0}),
	.CKW(cam_pclk_c),
	.CEW(VCC),
	.WE(c_we_lcd),
	.DO(rdata_lcd[15:0])
);
defparam \ICE_MEM.u_mem0 .INITVAL_0="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_1="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_2="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_3="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_4="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_5="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_6="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_7="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_8="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_9="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_A="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_B="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_C="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_D="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_E="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_F="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .DATA_WIDTH_W="16";
defparam \ICE_MEM.u_mem0 .DATA_WIDTH_R="16";
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* dpram256x32_ipgen_lscc_ram_dp_core_Z12_layer0_0 */

module dpram256x32_ipgen_lscc_ram_dp_main_Z11_layer0_0 (
  b_accu_lcd,
  g_accu_lcd,
  rdata_lcd,
  r_accu_lcd,
  rbcnt_lcd,
  rbcnt_lcd_i_0,
  wbcnt_lcd_1,
  cam_pclk_c,
  c_we_lcd
)
;
input [9:0] b_accu_lcd ;
input [10:0] g_accu_lcd ;
output [30:0] rdata_lcd ;
input [9:0] r_accu_lcd ;
input [7:0] rbcnt_lcd ;
input rbcnt_lcd_i_0 ;
input [7:1] wbcnt_lcd_1 ;
input cam_pclk_c ;
input c_we_lcd ;
wire rbcnt_lcd_i_0 ;
wire cam_pclk_c ;
wire c_we_lcd ;
wire GND_x ;
wire VCC_x ;
wire GND ;
wire VCC ;
// @56:936
  dpram256x32_ipgen_lscc_ram_dp_core_Z13_layer0_0 \NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[1].no_init.u_mem0  (
	.rdata_lcd(rdata_lcd[30:16]),
	.wbcnt_lcd_1(wbcnt_lcd_1[7:1]),
	.rbcnt_lcd_i_0(rbcnt_lcd_i_0),
	.rbcnt_lcd(rbcnt_lcd[7:0]),
	.r_accu_lcd(r_accu_lcd[9:0]),
	.g_accu_lcd(g_accu_lcd[10:6]),
	.c_we_lcd(c_we_lcd),
	.cam_pclk_c(cam_pclk_c)
);
// @56:936
  dpram256x32_ipgen_lscc_ram_dp_core_Z12_layer0_0 \NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0  (
	.rdata_lcd(rdata_lcd[15:0]),
	.wbcnt_lcd_1(wbcnt_lcd_1[7:1]),
	.rbcnt_lcd_i_0(rbcnt_lcd_i_0),
	.rbcnt_lcd(rbcnt_lcd[7:0]),
	.g_accu_lcd(g_accu_lcd[5:0]),
	.b_accu_lcd(b_accu_lcd[9:0]),
	.c_we_lcd(c_we_lcd),
	.cam_pclk_c(cam_pclk_c)
);
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* dpram256x32_ipgen_lscc_ram_dp_main_Z11_layer0_0 */

module dpram256x32_ipgen_lscc_ram_dp_Z14_layer0_0 (
  wbcnt_lcd_1,
  rbcnt_lcd_i_0,
  rbcnt_lcd,
  r_accu_lcd,
  rdata_lcd,
  g_accu_lcd,
  b_accu_lcd,
  c_we_lcd,
  cam_pclk_c
)
;
input [7:1] wbcnt_lcd_1 ;
input rbcnt_lcd_i_0 ;
input [7:0] rbcnt_lcd ;
input [9:0] r_accu_lcd ;
output [30:0] rdata_lcd ;
input [10:0] g_accu_lcd ;
input [9:0] b_accu_lcd ;
input c_we_lcd ;
input cam_pclk_c ;
wire rbcnt_lcd_i_0 ;
wire c_we_lcd ;
wire cam_pclk_c ;
wire GND_x ;
wire VCC_x ;
wire GND ;
wire VCC ;
// @56:381
  dpram256x32_ipgen_lscc_ram_dp_main_Z11_layer0_0 mem_main (
	.b_accu_lcd(b_accu_lcd[9:0]),
	.g_accu_lcd(g_accu_lcd[10:0]),
	.rdata_lcd(rdata_lcd[30:0]),
	.r_accu_lcd(r_accu_lcd[9:0]),
	.rbcnt_lcd(rbcnt_lcd[7:0]),
	.rbcnt_lcd_i_0(rbcnt_lcd_i_0),
	.wbcnt_lcd_1(wbcnt_lcd_1[7:1]),
	.cam_pclk_c(cam_pclk_c),
	.c_we_lcd(c_we_lcd)
);
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* dpram256x32_ipgen_lscc_ram_dp_Z14_layer0_0 */

module dpram256x32_0 (
  b_accu_lcd,
  g_accu_lcd,
  rdata_lcd,
  r_accu_lcd,
  rbcnt_lcd,
  rbcnt_lcd_i_0,
  wbcnt_lcd_1,
  cam_pclk_c,
  c_we_lcd
)
;
input [9:0] b_accu_lcd ;
input [10:0] g_accu_lcd ;
output [30:0] rdata_lcd ;
input [9:0] r_accu_lcd ;
input [7:0] rbcnt_lcd ;
input rbcnt_lcd_i_0 ;
input [7:1] wbcnt_lcd_1 ;
input cam_pclk_c ;
input c_we_lcd ;
wire rbcnt_lcd_i_0 ;
wire cam_pclk_c ;
wire c_we_lcd ;
wire GND_x ;
wire VCC_x ;
wire GND ;
wire VCC ;
// @56:116
  dpram256x32_ipgen_lscc_ram_dp_Z14_layer0_0 lscc_ram_dp_inst (
	.wbcnt_lcd_1(wbcnt_lcd_1[7:1]),
	.rbcnt_lcd_i_0(rbcnt_lcd_i_0),
	.rbcnt_lcd(rbcnt_lcd[7:0]),
	.r_accu_lcd(r_accu_lcd[9:0]),
	.rdata_lcd(rdata_lcd[30:0]),
	.g_accu_lcd(g_accu_lcd[10:0]),
	.b_accu_lcd(b_accu_lcd[9:0]),
	.c_we_lcd(c_we_lcd),
	.cam_pclk_c(cam_pclk_c)
);
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* dpram256x32_0 */

module ice40_himax_video_process_128_NONE_0s_UNSIGNED_LCD_71_583_32_288 (
  pwm_cnt_1,
  pwm_cnt,
  o_pix_0_i_3,
  o_pix_0_i_1,
  o_pix_0_i_0,
  w_pix,
  fabvar_2,
  pix_wr_d_0,
  o_pix_we_0_i,
  w_green_1z,
  w_load_done,
  cam_vsync_p,
  CO0,
  w_lcd_mode,
  frame_en_1z,
  cam_de_p_i,
  r_lcd_running,
  lcd_cmd_wr_1z,
  cam_de_p,
  lcd_resetn_c_i,
  cam_pclk_c
)
;
output [3:1] pwm_cnt_1 ;
input [3:1] pwm_cnt ;
output o_pix_0_i_3 ;
output o_pix_0_i_1 ;
output o_pix_0_i_0 ;
output [15:0] w_pix ;
input [3:0] fabvar_2 ;
output pix_wr_d_0 ;
output o_pix_we_0_i ;
output w_green_1z ;
input w_load_done ;
input cam_vsync_p ;
input CO0 ;
output w_lcd_mode ;
output frame_en_1z ;
input cam_de_p_i ;
input r_lcd_running ;
output lcd_cmd_wr_1z ;
input cam_de_p ;
input lcd_resetn_c_i ;
input cam_pclk_c ;
wire o_pix_0_i_3 ;
wire o_pix_0_i_1 ;
wire o_pix_0_i_0 ;
wire pix_wr_d_0 ;
wire o_pix_we_0_i ;
wire w_green_1z ;
wire w_load_done ;
wire cam_vsync_p ;
wire CO0 ;
wire w_lcd_mode ;
wire frame_en_1z ;
wire cam_de_p_i ;
wire r_lcd_running ;
wire lcd_cmd_wr_1z ;
wire cam_de_p ;
wire lcd_resetn_c_i ;
wire cam_pclk_c ;
wire [7:0] rbcnt_lcd;
wire [7:0] rbcnt_lcd_lm;
wire [10:0] g_accu_lcd;
wire [9:0] b_accu_lcd;
wire [9:0] r_accu_lcd;
wire [15:0] pix_d;
wire [7:3] b_mod_lcd_0_i;
wire [1:0] pix_wr_d;
wire [12:0] pix_d1;
wire [3:0] cam_data_d;
wire [3:0] vsync_d;
wire [15:0] pix_d2;
wire [1:0] lcd_running_d;
wire [3:0] cam_data_d2;
wire [8:0] lcnt;
wire [9:1] pcnt;
wire [9:0] pcnt_2;
wire [4:4] rbcnt_lcd_RNIPHJT1;
wire [30:0] rdata_lcd;
wire [10:0] un9_g_accu_lcd;
wire [9:0] un9_r_accu_lcd;
wire [9:0] un9_b_accu_lcd;
wire [7:1] wbcnt_lcd_1;
wire [3:3] rbcnt_lcd_RNIMEJT1_0;
wire [0:0] pix_wr_d_RNO_0;
wire [0:0] rbcnt_lcd_i;
wire [6:0] rbcnt_lcd_cry;
wire bpcnt_lcd_RNIMGJK ;
wire de_d ;
wire GND ;
wire VCC ;
wire o_lcd_mode8 ;
wire N_138_i ;
wire un1_r_accu_lcd15_0_i ;
wire N_196_i ;
wire N_134_i ;
wire N_132_i ;
wire N_126_i ;
wire N_124_i ;
wire N_122_i ;
wire N_195_i ;
wire N_194_i ;
wire N_193_i ;
wire N_192_i ;
wire N_168_i ;
wire N_163_i ;
wire N_161_i ;
wire N_159_i ;
wire N_157_i ;
wire N_155_i ;
wire N_153_i ;
wire N_151_i ;
wire N_197_i ;
wire N_172_i ;
wire N_174_i ;
wire N_176_i ;
wire N_178_i ;
wire N_180_i ;
wire N_182_i ;
wire N_184_i ;
wire N_198_i ;
wire N_199_i ;
wire N_130_i ;
wire N_128_i ;
wire pix_wr_lcd ;
wire CO0_4 ;
wire CO0_1 ;
wire ANB2 ;
wire CO0_3 ;
wire ANB0 ;
wire cam_vsync_p_i ;
wire ANB2_1 ;
wire CO0_5 ;
wire CO0_2 ;
wire ANB2_0 ;
wire un1_lcnt_1_cry_7_c_0_S1 ;
wire un1_o_width3_1_0 ;
wire un1_lcnt_1_cry_7_c_0_S0 ;
wire un1_lcnt_1_cry_5_c_0_S1 ;
wire un1_lcnt_1_cry_5_c_0_S0 ;
wire un1_lcnt_1_cry_3_c_0_S1 ;
wire un1_lcnt_1_cry_3_c_0_S0 ;
wire un1_lcnt_1_cry_1_c_0_S1 ;
wire un1_lcnt_1_cry_1_c_0_S0 ;
wire un1_lcnt_1_cry_0_c_0_S1 ;
wire N_553 ;
wire frame_en_0 ;
wire hmask_lcd ;
wire hmask_lcd_0 ;
wire vmask_lcd ;
wire vmask_lcd_0 ;
wire bpcnt_lcd ;
wire bpcnt_lcd_0 ;
wire o_lcd_mode ;
wire N_311 ;
wire un9_b_accu_lcd_cry_0_0_c_0_RNO ;
wire un9_b_accu_lcd_cry_1_0_c_0_RNO ;
wire un9_b_accu_lcd_cry_1_0_c_0_RNO_0 ;
wire un9_b_accu_lcd_cry_3_0_c_0_RNO ;
wire un9_b_accu_lcd_cry_3_0_c_0_RNO_0 ;
wire un9_b_accu_lcd_cry_5_0_c_0_RNO ;
wire un9_b_accu_lcd_cry_5_0_c_0_RNO_0 ;
wire un9_b_accu_lcd_cry_7_0_c_0_RNO ;
wire wbcnt_lcd_1_c5_i ;
wire N_253 ;
wire un9_g_accu_lcd_cry_7_c_0_RNO ;
wire un9_g_accu_lcd_cry_5_c_0_RNO_0 ;
wire un9_g_accu_lcd_cry_5_c_0_RNO ;
wire un9_g_accu_lcd_cry_3_c_0_RNO_0 ;
wire un9_g_accu_lcd_cry_3_c_0_RNO ;
wire un9_g_accu_lcd_cry_1_c_0_RNO_0 ;
wire un9_g_accu_lcd_cry_1_c_0_RNO ;
wire un9_g_accu_lcd_cry_0_c_0_RNO ;
wire un9_r_accu_lcd_cry_7_c_0_RNO ;
wire un9_r_accu_lcd_cry_5_c_0_RNO_0 ;
wire un9_r_accu_lcd_cry_5_c_0_RNO ;
wire un9_r_accu_lcd_cry_3_c_0_RNO_0 ;
wire un9_r_accu_lcd_cry_3_c_0_RNO ;
wire un9_r_accu_lcd_cry_1_c_0_RNO_0 ;
wire un9_r_accu_lcd_cry_1_c_0_RNO ;
wire un9_r_accu_lcd_cry_0_c_0_RNO ;
wire un4_c_we_lcd_a0_3 ;
wire un4_c_we_lcd_a0_sx ;
wire c_we_lcd ;
wire hmask_lcd9_1 ;
wire w_green_1 ;
wire N_427 ;
wire hmask_lcd9_5 ;
wire vmask_lcd9_0_a2_5 ;
wire vmask_lcd9_0_a2_4 ;
wire wbcnt_lcd_1_c2 ;
wire N_290 ;
wire hmask_lcd9_6 ;
wire un9_g_accu_lcd_cry_8 ;
wire un9_g_accu_lcd_cry_9_c_0_COUT ;
wire un9_g_accu_lcd_cry_6 ;
wire un9_g_accu_lcd_cry_4 ;
wire un9_g_accu_lcd_cry_2 ;
wire un9_g_accu_lcd_cry_0 ;
wire un9_r_accu_lcd_cry_8 ;
wire un9_r_accu_lcd_cry_6 ;
wire un9_r_accu_lcd_cry_4 ;
wire un9_r_accu_lcd_cry_2 ;
wire un9_r_accu_lcd_cry_0 ;
wire un9_b_accu_lcd_cry_8 ;
wire un9_b_accu_lcd_cry_6 ;
wire un9_b_accu_lcd_cry_4 ;
wire un9_b_accu_lcd_cry_2 ;
wire un9_b_accu_lcd_cry_0 ;
wire pcnt_2_cry_7 ;
wire pcnt_2_cry_8_c_0_COUT ;
wire pcnt_2_cry_5 ;
wire pcnt_2_cry_3 ;
wire pcnt_2_cry_1 ;
wire un1_lcnt_1_cry_6 ;
wire un1_lcnt_1_cry_7_c_0_COUT ;
wire un1_lcnt_1_cry_4 ;
wire un1_lcnt_1_cry_2 ;
wire un1_lcnt_1_cry_0 ;
wire N_508 ;
wire N_507 ;
wire N_506 ;
wire N_505 ;
wire N_504 ;
wire N_503 ;
wire N_502 ;
wire N_501 ;
wire N_500 ;
wire N_499 ;
wire N_498 ;
wire N_497 ;
wire N_496 ;
wire N_495 ;
wire N_494 ;
wire N_493 ;
wire N_492 ;
wire N_491 ;
wire N_490 ;
wire N_489 ;
wire N_488 ;
wire N_487 ;
wire N_486 ;
wire N_485 ;
wire N_484 ;
wire N_483 ;
wire N_482 ;
wire N_481 ;
wire N_480 ;
wire N_479 ;
wire N_478 ;
wire N_477 ;
wire N_476 ;
wire N_475 ;
wire N_474 ;
wire N_473 ;
wire N_350 ;
wire N_349 ;
wire N_348 ;
wire N_347 ;
wire N_346 ;
wire N_345 ;
wire N_344 ;
wire N_343 ;
wire N_342 ;
wire N_341 ;
wire N_340 ;
wire N_339 ;
wire N_338 ;
wire N_337 ;
wire N_335 ;
wire N_334 ;
wire N_333 ;
wire N_42 ;
wire N_30 ;
wire N_172 ;
wire N_171 ;
wire N_170 ;
wire N_169 ;
wire N_168 ;
wire N_167 ;
wire N_166 ;
wire N_165 ;
wire N_164 ;
wire N_163 ;
wire N_162 ;
wire N_161 ;
wire N_160 ;
wire N_159 ;
wire N_158 ;
wire N_157 ;
wire N_125 ;
wire N_124 ;
wire N_123 ;
wire N_122 ;
wire N_121 ;
wire N_120 ;
wire N_119 ;
wire N_118 ;
wire N_117 ;
wire N_116 ;
wire N_115 ;
wire N_114 ;
wire N_113 ;
wire N_112 ;
wire N_111 ;
wire N_110 ;
wire N_109 ;
wire N_108 ;
wire N_107 ;
wire N_106 ;
wire N_105 ;
wire N_104 ;
wire N_103 ;
wire N_102 ;
wire N_101 ;
wire N_100 ;
wire N_99 ;
wire N_98 ;
wire N_97 ;
wire N_96 ;
wire N_95 ;
wire N_94 ;
wire N_93 ;
wire N_92 ;
wire N_91 ;
wire N_90 ;
wire N_89 ;
wire N_88 ;
wire N_87 ;
wire N_86 ;
wire N_85 ;
wire N_84 ;
wire N_83 ;
wire N_82 ;
wire N_81 ;
wire N_80 ;
wire N_79 ;
wire N_78 ;
wire N_77 ;
wire N_76 ;
wire N_75 ;
wire N_74 ;
wire N_73 ;
wire N_72 ;
wire N_71 ;
wire N_70 ;
wire N_69 ;
wire N_68 ;
wire N_67 ;
wire N_66 ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30_0 ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_65 ;
wire N_64 ;
wire N_63 ;
wire N_62 ;
wire N_61 ;
wire N_60 ;
wire N_59 ;
wire N_58 ;
wire N_57 ;
wire N_56 ;
wire N_55 ;
wire N_54 ;
wire N_53 ;
wire N_52 ;
wire N_51 ;
wire N_50 ;
wire N_49 ;
wire N_48 ;
wire N_47 ;
wire N_46 ;
wire N_45 ;
wire N_44 ;
wire N_43 ;
wire N_42_0 ;
wire N_41 ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
wire N_36 ;
wire N_35 ;
wire N_4 ;
wire N_5 ;
wire N_6 ;
wire N_7 ;
wire N_8 ;
wire N_9 ;
wire N_10 ;
wire N_11 ;
wire N_12 ;
wire N_23 ;
wire N_24 ;
wire N_25 ;
// @40:316
  FD1P3DZ \rbcnt_lcd_Z[7]  (
	.Q(rbcnt_lcd[7]),
	.D(rbcnt_lcd_lm[7]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(bpcnt_lcd_RNIMGJK)
);
// @40:316
  FD1P3DZ \rbcnt_lcd_Z[6]  (
	.Q(rbcnt_lcd[6]),
	.D(rbcnt_lcd_lm[6]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(bpcnt_lcd_RNIMGJK)
);
// @40:316
  FD1P3DZ \rbcnt_lcd_Z[5]  (
	.Q(rbcnt_lcd[5]),
	.D(rbcnt_lcd_lm[5]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(bpcnt_lcd_RNIMGJK)
);
// @40:316
  FD1P3DZ \rbcnt_lcd_Z[4]  (
	.Q(rbcnt_lcd[4]),
	.D(rbcnt_lcd_lm[4]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(bpcnt_lcd_RNIMGJK)
);
// @40:316
  FD1P3DZ \rbcnt_lcd_Z[3]  (
	.Q(rbcnt_lcd[3]),
	.D(rbcnt_lcd_lm[3]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(bpcnt_lcd_RNIMGJK)
);
// @40:316
  FD1P3DZ \rbcnt_lcd_Z[2]  (
	.Q(rbcnt_lcd[2]),
	.D(rbcnt_lcd_lm[2]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(bpcnt_lcd_RNIMGJK)
);
// @40:316
  FD1P3DZ \rbcnt_lcd_Z[1]  (
	.Q(rbcnt_lcd[1]),
	.D(rbcnt_lcd_lm[1]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(bpcnt_lcd_RNIMGJK)
);
// @40:316
  FD1P3DZ \rbcnt_lcd_Z[0]  (
	.Q(rbcnt_lcd[0]),
	.D(rbcnt_lcd_lm[0]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(bpcnt_lcd_RNIMGJK)
);
// @40:128
  FD1P3DZ de_d_Z (
	.Q(de_d),
	.D(cam_de_p),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @40:631
  FD1P3DZ lcd_cmd_wr (
	.Q(lcd_cmd_wr_1z),
	.D(o_lcd_mode8),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @40:427
  FD1P3DZ \g_accu_lcd_Z[3]  (
	.Q(g_accu_lcd[3]),
	.D(N_138_i),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_r_accu_lcd15_0_i)
);
// @40:427
  FD1P3DZ \g_accu_lcd_Z[2]  (
	.Q(g_accu_lcd[2]),
	.D(N_196_i),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_r_accu_lcd15_0_i)
);
// @40:427
  FD1P3DZ \g_accu_lcd_Z[1]  (
	.Q(g_accu_lcd[1]),
	.D(N_134_i),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_r_accu_lcd15_0_i)
);
// @40:427
  FD1P3DZ \g_accu_lcd_Z[0]  (
	.Q(g_accu_lcd[0]),
	.D(N_132_i),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_r_accu_lcd15_0_i)
);
// @40:427
  FD1P3DZ \b_accu_lcd_Z[7]  (
	.Q(b_accu_lcd[7]),
	.D(N_126_i),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_r_accu_lcd15_0_i)
);
// @40:427
  FD1P3DZ \b_accu_lcd_Z[6]  (
	.Q(b_accu_lcd[6]),
	.D(N_124_i),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_r_accu_lcd15_0_i)
);
// @40:427
  FD1P3DZ \b_accu_lcd_Z[5]  (
	.Q(b_accu_lcd[5]),
	.D(N_122_i),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_r_accu_lcd15_0_i)
);
// @40:427
  FD1P3DZ \b_accu_lcd_Z[4]  (
	.Q(b_accu_lcd[4]),
	.D(N_195_i),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_r_accu_lcd15_0_i)
);
// @40:427
  FD1P3DZ \b_accu_lcd_Z[3]  (
	.Q(b_accu_lcd[3]),
	.D(N_194_i),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_r_accu_lcd15_0_i)
);
// @40:427
  FD1P3DZ \b_accu_lcd_Z[2]  (
	.Q(b_accu_lcd[2]),
	.D(N_193_i),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_r_accu_lcd15_0_i)
);
// @40:427
  FD1P3DZ \b_accu_lcd_Z[1]  (
	.Q(b_accu_lcd[1]),
	.D(N_192_i),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_r_accu_lcd15_0_i)
);
// @40:427
  FD1P3DZ \b_accu_lcd_Z[0]  (
	.Q(b_accu_lcd[0]),
	.D(N_168_i),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_r_accu_lcd15_0_i)
);
// @40:427
  FD1P3DZ \g_accu_lcd_Z[10]  (
	.Q(g_accu_lcd[10]),
	.D(N_163_i),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_r_accu_lcd15_0_i)
);
// @40:427
  FD1P3DZ \g_accu_lcd_Z[9]  (
	.Q(g_accu_lcd[9]),
	.D(N_161_i),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_r_accu_lcd15_0_i)
);
// @40:427
  FD1P3DZ \g_accu_lcd_Z[8]  (
	.Q(g_accu_lcd[8]),
	.D(N_159_i),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_r_accu_lcd15_0_i)
);
// @40:427
  FD1P3DZ \g_accu_lcd_Z[7]  (
	.Q(g_accu_lcd[7]),
	.D(N_157_i),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_r_accu_lcd15_0_i)
);
// @40:427
  FD1P3DZ \g_accu_lcd_Z[6]  (
	.Q(g_accu_lcd[6]),
	.D(N_155_i),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_r_accu_lcd15_0_i)
);
// @40:427
  FD1P3DZ \g_accu_lcd_Z[5]  (
	.Q(g_accu_lcd[5]),
	.D(N_153_i),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_r_accu_lcd15_0_i)
);
// @40:427
  FD1P3DZ \g_accu_lcd_Z[4]  (
	.Q(g_accu_lcd[4]),
	.D(N_151_i),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_r_accu_lcd15_0_i)
);
// @40:427
  FD1P3DZ \r_accu_lcd_Z[9]  (
	.Q(r_accu_lcd[9]),
	.D(N_197_i),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_r_accu_lcd15_0_i)
);
// @40:427
  FD1P3DZ \r_accu_lcd_Z[8]  (
	.Q(r_accu_lcd[8]),
	.D(N_172_i),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_r_accu_lcd15_0_i)
);
// @40:427
  FD1P3DZ \r_accu_lcd_Z[7]  (
	.Q(r_accu_lcd[7]),
	.D(N_174_i),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_r_accu_lcd15_0_i)
);
// @40:427
  FD1P3DZ \r_accu_lcd_Z[6]  (
	.Q(r_accu_lcd[6]),
	.D(N_176_i),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_r_accu_lcd15_0_i)
);
// @40:427
  FD1P3DZ \r_accu_lcd_Z[5]  (
	.Q(r_accu_lcd[5]),
	.D(N_178_i),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_r_accu_lcd15_0_i)
);
// @40:427
  FD1P3DZ \r_accu_lcd_Z[4]  (
	.Q(r_accu_lcd[4]),
	.D(N_180_i),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_r_accu_lcd15_0_i)
);
// @40:427
  FD1P3DZ \r_accu_lcd_Z[3]  (
	.Q(r_accu_lcd[3]),
	.D(N_182_i),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_r_accu_lcd15_0_i)
);
// @40:427
  FD1P3DZ \r_accu_lcd_Z[2]  (
	.Q(r_accu_lcd[2]),
	.D(N_184_i),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_r_accu_lcd15_0_i)
);
// @40:427
  FD1P3DZ \r_accu_lcd_Z[1]  (
	.Q(r_accu_lcd[1]),
	.D(N_198_i),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_r_accu_lcd15_0_i)
);
// @40:427
  FD1P3DZ \r_accu_lcd_Z[0]  (
	.Q(r_accu_lcd[0]),
	.D(N_199_i),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_r_accu_lcd15_0_i)
);
// @40:427
  FD1P3DZ \b_accu_lcd_Z[9]  (
	.Q(b_accu_lcd[9]),
	.D(N_130_i),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_r_accu_lcd15_0_i)
);
// @40:427
  FD1P3DZ \b_accu_lcd_Z[8]  (
	.Q(b_accu_lcd[8]),
	.D(N_128_i),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(un1_r_accu_lcd15_0_i)
);
// @40:509
  FD1P3DZ \pix_d_Z[10]  (
	.Q(pix_d[10]),
	.D(g_accu_lcd[8]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @40:509
  FD1P3DZ \pix_d_Z[9]  (
	.Q(pix_d[9]),
	.D(g_accu_lcd[7]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @40:509
  FD1P3DZ \pix_d_Z[8]  (
	.Q(pix_d[8]),
	.D(g_accu_lcd[6]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @40:509
  FD1P3DZ \pix_d_Z[7]  (
	.Q(pix_d[7]),
	.D(g_accu_lcd[5]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @40:509
  FD1P3DZ \pix_d_Z[6]  (
	.Q(pix_d[6]),
	.D(g_accu_lcd[4]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @40:509
  FD1P3DZ \pix_d_Z[5]  (
	.Q(pix_d[5]),
	.D(g_accu_lcd[3]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @40:509
  FD1P3DZ \pix_d_Z[4]  (
	.Q(pix_d[4]),
	.D(b_mod_lcd_0_i[7]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @40:509
  FD1P3DZ \pix_d_Z[3]  (
	.Q(pix_d[3]),
	.D(b_mod_lcd_0_i[6]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @40:509
  FD1P3DZ \pix_d_Z[2]  (
	.Q(pix_d[2]),
	.D(b_mod_lcd_0_i[5]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @40:509
  FD1P3DZ \pix_d_Z[1]  (
	.Q(pix_d[1]),
	.D(b_mod_lcd_0_i[4]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @40:509
  FD1P3DZ \pix_d_Z[0]  (
	.Q(pix_d[0]),
	.D(b_mod_lcd_0_i[3]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @40:501
  FD1P3DZ \pix_wr_d[2]  (
	.Q(pix_wr_d_0),
	.D(pix_wr_d[1]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @40:501
  FD1P3DZ \pix_wr_d_Z[1]  (
	.Q(pix_wr_d[1]),
	.D(pix_wr_d[0]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @40:501
  FD1P3DZ \pix_wr_d_Z[0]  (
	.Q(pix_wr_d[0]),
	.D(pix_wr_lcd),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @40:509
  FD1P3DZ \pix_d1[9]  (
	.Q(CO0_4),
	.D(pix_d[9]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @40:509
  FD1P3DZ \pix_d1[8]  (
	.Q(CO0_1),
	.D(pix_d[8]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @40:509
  FD1P3DZ \pix_d1_Z[7]  (
	.Q(pix_d1[7]),
	.D(pix_d[7]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @40:509
  FD1P3DZ \pix_d1_Z[6]  (
	.Q(pix_d1[6]),
	.D(pix_d[6]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @40:509
  FD1P3DZ \pix_d1_Z[5]  (
	.Q(pix_d1[5]),
	.D(pix_d[5]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @40:509
  FD1P3DZ \pix_d1[4]  (
	.Q(ANB2),
	.D(pix_d[4]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @40:509
  FD1P3DZ \pix_d1[3]  (
	.Q(CO0_3),
	.D(pix_d[3]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @40:509
  FD1P3DZ \pix_d1[2]  (
	.Q(ANB0),
	.D(pix_d[2]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @40:509
  FD1P3DZ \pix_d1_Z[1]  (
	.Q(pix_d1[1]),
	.D(pix_d[1]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @40:509
  FD1P3DZ \pix_d1_Z[0]  (
	.Q(pix_d1[0]),
	.D(pix_d[0]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @40:509
  FD1P3DZ \pix_d_Z[15]  (
	.Q(pix_d[15]),
	.D(r_accu_lcd[7]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @40:509
  FD1P3DZ \pix_d_Z[14]  (
	.Q(pix_d[14]),
	.D(r_accu_lcd[6]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @40:509
  FD1P3DZ \pix_d_Z[13]  (
	.Q(pix_d[13]),
	.D(r_accu_lcd[5]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @40:509
  FD1P3DZ \pix_d_Z[12]  (
	.Q(pix_d[12]),
	.D(r_accu_lcd[4]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @40:509
  FD1P3DZ \pix_d_Z[11]  (
	.Q(pix_d[11]),
	.D(r_accu_lcd[3]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @40:128
  FD1P3DZ \cam_data_d_Z[1]  (
	.Q(cam_data_d[1]),
	.D(fabvar_2[1]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @40:128
  FD1P3DZ \cam_data_d_Z[0]  (
	.Q(cam_data_d[0]),
	.D(fabvar_2[0]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @40:128
  FD1P3DZ \vsync_d_Z[3]  (
	.Q(vsync_d[3]),
	.D(vsync_d[2]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @40:128
  FD1P3DZ \vsync_d_Z[2]  (
	.Q(vsync_d[2]),
	.D(vsync_d[1]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @40:128
  FD1P3DZ \vsync_d_Z[1]  (
	.Q(vsync_d[1]),
	.D(vsync_d[0]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @40:128
  FD1P3DZ \vsync_d_Z[0]  (
	.Q(vsync_d[0]),
	.D(cam_vsync_p_i),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @40:509
  FD1P3DZ \pix_d1[15]  (
	.Q(ANB2_1),
	.D(pix_d[15]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @40:509
  FD1P3DZ \pix_d1[14]  (
	.Q(CO0_5),
	.D(pix_d[14]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @40:509
  FD1P3DZ \pix_d1[13]  (
	.Q(CO0_2),
	.D(pix_d[13]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @40:509
  FD1P3DZ \pix_d1_Z[12]  (
	.Q(pix_d1[12]),
	.D(pix_d[12]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @40:509
  FD1P3DZ \pix_d1_Z[11]  (
	.Q(pix_d1[11]),
	.D(pix_d[11]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @40:509
  FD1P3DZ \pix_d1[10]  (
	.Q(ANB2_0),
	.D(pix_d[10]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @40:509
  FD1P3DZ \pix_d2_Z[12]  (
	.Q(pix_d2[12]),
	.D(pix_d1[12]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @40:509
  FD1P3DZ \pix_d2_Z[11]  (
	.Q(pix_d2[11]),
	.D(pix_d1[11]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @40:509
  FD1P3DZ \pix_d2_Z[10]  (
	.Q(pix_d2[10]),
	.D(ANB2_0),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @40:509
  FD1P3DZ \pix_d2_Z[9]  (
	.Q(pix_d2[9]),
	.D(CO0_4),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @40:509
  FD1P3DZ \pix_d2_Z[8]  (
	.Q(pix_d2[8]),
	.D(CO0_1),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @40:509
  FD1P3DZ \pix_d2_Z[7]  (
	.Q(pix_d2[7]),
	.D(pix_d1[7]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @40:509
  FD1P3DZ \pix_d2_Z[6]  (
	.Q(pix_d2[6]),
	.D(pix_d1[6]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @40:509
  FD1P3DZ \pix_d2_Z[5]  (
	.Q(pix_d2[5]),
	.D(pix_d1[5]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @40:509
  FD1P3DZ \pix_d2_Z[4]  (
	.Q(pix_d2[4]),
	.D(ANB2),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @40:509
  FD1P3DZ \pix_d2_Z[3]  (
	.Q(pix_d2[3]),
	.D(CO0_3),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @40:509
  FD1P3DZ \pix_d2_Z[2]  (
	.Q(pix_d2[2]),
	.D(ANB0),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @40:509
  FD1P3DZ \pix_d2_Z[1]  (
	.Q(pix_d2[1]),
	.D(pix_d1[1]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @40:509
  FD1P3DZ \pix_d2_Z[0]  (
	.Q(pix_d2[0]),
	.D(pix_d1[0]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @40:128
  FD1P3DZ \cam_data_d_Z[3]  (
	.Q(cam_data_d[3]),
	.D(fabvar_2[3]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @40:128
  FD1P3DZ \cam_data_d_Z[2]  (
	.Q(cam_data_d[2]),
	.D(fabvar_2[2]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @40:605
  FD1P3DZ \lcd_running_d_Z[1]  (
	.Q(lcd_running_d[1]),
	.D(lcd_running_d[0]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @40:605
  FD1P3DZ \lcd_running_d_Z[0]  (
	.Q(lcd_running_d[0]),
	.D(r_lcd_running),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @40:128
  FD1P3DZ \cam_data_d2_Z[3]  (
	.Q(cam_data_d2[3]),
	.D(cam_data_d[3]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @40:128
  FD1P3DZ \cam_data_d2_Z[2]  (
	.Q(cam_data_d2[2]),
	.D(cam_data_d[2]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @40:128
  FD1P3DZ \cam_data_d2_Z[1]  (
	.Q(cam_data_d2[1]),
	.D(cam_data_d[1]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @40:128
  FD1P3DZ \cam_data_d2_Z[0]  (
	.Q(cam_data_d2[0]),
	.D(cam_data_d[0]),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @40:509
  FD1P3DZ \pix_d2_Z[15]  (
	.Q(pix_d2[15]),
	.D(ANB2_1),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @40:509
  FD1P3DZ \pix_d2_Z[14]  (
	.Q(pix_d2[14]),
	.D(CO0_5),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @40:509
  FD1P3DZ \pix_d2_Z[13]  (
	.Q(pix_d2[13]),
	.D(CO0_2),
	.CK(cam_pclk_c),
	.CD(GND),
	.SP(VCC)
);
// @40:268
  FD1P3IZ \lcnt_Z[8]  (
	.Q(lcnt[8]),
	.D(un1_lcnt_1_cry_7_c_0_S1),
	.CK(cam_pclk_c),
	.CD(un1_o_width3_1_0),
	.SP(VCC)
);
// @40:268
  FD1P3IZ \lcnt_Z[7]  (
	.Q(lcnt[7]),
	.D(un1_lcnt_1_cry_7_c_0_S0),
	.CK(cam_pclk_c),
	.CD(un1_o_width3_1_0),
	.SP(VCC)
);
// @40:268
  FD1P3IZ \lcnt_Z[6]  (
	.Q(lcnt[6]),
	.D(un1_lcnt_1_cry_5_c_0_S1),
	.CK(cam_pclk_c),
	.CD(un1_o_width3_1_0),
	.SP(VCC)
);
// @40:268
  FD1P3IZ \lcnt_Z[5]  (
	.Q(lcnt[5]),
	.D(un1_lcnt_1_cry_5_c_0_S0),
	.CK(cam_pclk_c),
	.CD(un1_o_width3_1_0),
	.SP(VCC)
);
// @40:268
  FD1P3IZ \lcnt_Z[4]  (
	.Q(lcnt[4]),
	.D(un1_lcnt_1_cry_3_c_0_S1),
	.CK(cam_pclk_c),
	.CD(un1_o_width3_1_0),
	.SP(VCC)
);
// @40:268
  FD1P3IZ \lcnt_Z[3]  (
	.Q(lcnt[3]),
	.D(un1_lcnt_1_cry_3_c_0_S0),
	.CK(cam_pclk_c),
	.CD(un1_o_width3_1_0),
	.SP(VCC)
);
// @40:268
  FD1P3IZ \lcnt_Z[2]  (
	.Q(lcnt[2]),
	.D(un1_lcnt_1_cry_1_c_0_S1),
	.CK(cam_pclk_c),
	.CD(un1_o_width3_1_0),
	.SP(VCC)
);
// @40:268
  FD1P3IZ \lcnt_Z[1]  (
	.Q(lcnt[1]),
	.D(un1_lcnt_1_cry_1_c_0_S0),
	.CK(cam_pclk_c),
	.CD(un1_o_width3_1_0),
	.SP(VCC)
);
// @40:268
  FD1P3IZ \lcnt_Z[0]  (
	.Q(lcnt[0]),
	.D(un1_lcnt_1_cry_0_c_0_S1),
	.CK(cam_pclk_c),
	.CD(un1_o_width3_1_0),
	.SP(VCC)
);
// @40:146
  FD1P3IZ \pcnt_Z[9]  (
	.Q(pcnt[9]),
	.D(pcnt_2[9]),
	.CK(cam_pclk_c),
	.CD(cam_de_p_i),
	.SP(VCC)
);
// @40:146
  FD1P3IZ \pcnt_Z[8]  (
	.Q(pcnt[8]),
	.D(pcnt_2[8]),
	.CK(cam_pclk_c),
	.CD(cam_de_p_i),
	.SP(VCC)
);
// @40:146
  FD1P3IZ \pcnt_Z[7]  (
	.Q(pcnt[7]),
	.D(pcnt_2[7]),
	.CK(cam_pclk_c),
	.CD(cam_de_p_i),
	.SP(VCC)
);
// @40:146
  FD1P3IZ \pcnt_Z[6]  (
	.Q(pcnt[6]),
	.D(pcnt_2[6]),
	.CK(cam_pclk_c),
	.CD(cam_de_p_i),
	.SP(VCC)
);
// @40:146
  FD1P3IZ \pcnt_Z[5]  (
	.Q(pcnt[5]),
	.D(pcnt_2[5]),
	.CK(cam_pclk_c),
	.CD(cam_de_p_i),
	.SP(VCC)
);
// @40:146
  FD1P3IZ \pcnt_Z[4]  (
	.Q(pcnt[4]),
	.D(pcnt_2[4]),
	.CK(cam_pclk_c),
	.CD(cam_de_p_i),
	.SP(VCC)
);
// @40:146
  FD1P3IZ \pcnt_Z[3]  (
	.Q(pcnt[3]),
	.D(pcnt_2[3]),
	.CK(cam_pclk_c),
	.CD(cam_de_p_i),
	.SP(VCC)
);
// @40:146
  FD1P3IZ \pcnt_Z[2]  (
	.Q(pcnt[2]),
	.D(pcnt_2[2]),
	.CK(cam_pclk_c),
	.CD(cam_de_p_i),
	.SP(VCC)
);
// @40:146
  FD1P3IZ \pcnt_Z[1]  (
	.Q(pcnt[1]),
	.D(pcnt_2[1]),
	.CK(cam_pclk_c),
	.CD(cam_de_p_i),
	.SP(VCC)
);
// @40:146
  FD1P3IZ \pcnt[0]  (
	.Q(N_553),
	.D(pcnt_2[0]),
	.CK(cam_pclk_c),
	.CD(cam_de_p_i),
	.SP(VCC)
);
// @40:613
  FD1P3DZ frame_en (
	.Q(frame_en_1z),
	.D(frame_en_0),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @40:242
  FD1P3DZ hmask_lcd_Z (
	.Q(hmask_lcd),
	.D(hmask_lcd_0),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @40:252
  FD1P3DZ vmask_lcd_Z (
	.Q(vmask_lcd),
	.D(vmask_lcd_0),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @40:306
  FD1P3DZ bpcnt_lcd_Z (
	.Q(bpcnt_lcd),
	.D(bpcnt_lcd_0),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @40:621
  FD1P3DZ o_lcd_mode_Z (
	.Q(w_lcd_mode),
	.D(o_lcd_mode),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
  LUT4 un9_b_accu_lcd_cry_0_0_c_0_RNO_cZ (
	.A(N_311),
	.B(cam_data_d2[0]),
	.C(GND),
	.D(GND),
	.Z(un9_b_accu_lcd_cry_0_0_c_0_RNO)
);
defparam un9_b_accu_lcd_cry_0_0_c_0_RNO_cZ.INIT="0x8888";
  LUT4 un9_b_accu_lcd_cry_1_0_c_0_RNO_cZ (
	.A(N_311),
	.B(cam_data_d2[1]),
	.C(GND),
	.D(GND),
	.Z(un9_b_accu_lcd_cry_1_0_c_0_RNO)
);
defparam un9_b_accu_lcd_cry_1_0_c_0_RNO_cZ.INIT="0x8888";
  LUT4 un9_b_accu_lcd_cry_1_0_c_0_RNO_0_cZ (
	.A(N_311),
	.B(cam_data_d2[2]),
	.C(GND),
	.D(GND),
	.Z(un9_b_accu_lcd_cry_1_0_c_0_RNO_0)
);
defparam un9_b_accu_lcd_cry_1_0_c_0_RNO_0_cZ.INIT="0x8888";
  LUT4 un9_b_accu_lcd_cry_3_0_c_0_RNO_cZ (
	.A(N_311),
	.B(cam_data_d2[3]),
	.C(GND),
	.D(GND),
	.Z(un9_b_accu_lcd_cry_3_0_c_0_RNO)
);
defparam un9_b_accu_lcd_cry_3_0_c_0_RNO_cZ.INIT="0x8888";
  LUT4 un9_b_accu_lcd_cry_3_0_c_0_RNO_0_cZ (
	.A(N_311),
	.B(cam_data_d[0]),
	.C(GND),
	.D(GND),
	.Z(un9_b_accu_lcd_cry_3_0_c_0_RNO_0)
);
defparam un9_b_accu_lcd_cry_3_0_c_0_RNO_0_cZ.INIT="0x8888";
  LUT4 un9_b_accu_lcd_cry_5_0_c_0_RNO_cZ (
	.A(N_311),
	.B(cam_data_d[1]),
	.C(GND),
	.D(GND),
	.Z(un9_b_accu_lcd_cry_5_0_c_0_RNO)
);
defparam un9_b_accu_lcd_cry_5_0_c_0_RNO_cZ.INIT="0x8888";
  LUT4 un9_b_accu_lcd_cry_5_0_c_0_RNO_0_cZ (
	.A(N_311),
	.B(cam_data_d[2]),
	.C(GND),
	.D(GND),
	.Z(un9_b_accu_lcd_cry_5_0_c_0_RNO_0)
);
defparam un9_b_accu_lcd_cry_5_0_c_0_RNO_0_cZ.INIT="0x8888";
  LUT4 un9_b_accu_lcd_cry_7_0_c_0_RNO_cZ (
	.A(N_311),
	.B(cam_data_d[3]),
	.C(GND),
	.D(GND),
	.Z(un9_b_accu_lcd_cry_7_0_c_0_RNO)
);
defparam un9_b_accu_lcd_cry_7_0_c_0_RNO_cZ.INIT="0x8888";
  LUT4 \pcnt_RNO[0]  (
	.A(N_553),
	.B(GND),
	.C(GND),
	.D(GND),
	.Z(pcnt_2[0])
);
defparam \pcnt_RNO[0] .INIT="0x5555";
  LUT4 \rbcnt_lcd_RNIUC0D2[1]  (
	.A(rbcnt_lcd[1]),
	.B(rbcnt_lcd_RNIPHJT1[4]),
	.C(GND),
	.D(GND),
	.Z(wbcnt_lcd_1_c5_i)
);
defparam \rbcnt_lcd_RNIUC0D2[1] .INIT="0xE4E4";
  LUT4 \g_accu_lcd_RNO[0]  (
	.A(lcnt[0]),
	.B(N_553),
	.C(rdata_lcd[10]),
	.D(un9_g_accu_lcd[0]),
	.Z(N_132_i)
);
defparam \g_accu_lcd_RNO[0] .INIT="0xEC20";
  LUT4 \g_accu_lcd_RNO[1]  (
	.A(lcnt[0]),
	.B(N_553),
	.C(rdata_lcd[11]),
	.D(un9_g_accu_lcd[1]),
	.Z(N_134_i)
);
defparam \g_accu_lcd_RNO[1] .INIT="0xEC20";
  LUT4 \g_accu_lcd_RNO[2]  (
	.A(lcnt[0]),
	.B(N_553),
	.C(rdata_lcd[12]),
	.D(un9_g_accu_lcd[2]),
	.Z(N_196_i)
);
defparam \g_accu_lcd_RNO[2] .INIT="0xEC20";
  LUT4 \g_accu_lcd_RNO[3]  (
	.A(lcnt[0]),
	.B(N_553),
	.C(rdata_lcd[13]),
	.D(un9_g_accu_lcd[3]),
	.Z(N_138_i)
);
defparam \g_accu_lcd_RNO[3] .INIT="0xEC20";
  LUT4 \g_accu_lcd_RNO[4]  (
	.A(lcnt[0]),
	.B(N_553),
	.C(rdata_lcd[14]),
	.D(un9_g_accu_lcd[4]),
	.Z(N_151_i)
);
defparam \g_accu_lcd_RNO[4] .INIT="0xEC20";
  LUT4 \g_accu_lcd_RNO[5]  (
	.A(lcnt[0]),
	.B(N_553),
	.C(rdata_lcd[15]),
	.D(un9_g_accu_lcd[5]),
	.Z(N_153_i)
);
defparam \g_accu_lcd_RNO[5] .INIT="0xEC20";
  LUT4 \g_accu_lcd_RNO[6]  (
	.A(lcnt[0]),
	.B(N_553),
	.C(rdata_lcd[16]),
	.D(un9_g_accu_lcd[6]),
	.Z(N_155_i)
);
defparam \g_accu_lcd_RNO[6] .INIT="0xEC20";
  LUT4 \g_accu_lcd_RNO[7]  (
	.A(lcnt[0]),
	.B(N_553),
	.C(rdata_lcd[17]),
	.D(un9_g_accu_lcd[7]),
	.Z(N_157_i)
);
defparam \g_accu_lcd_RNO[7] .INIT="0xEC20";
  LUT4 \g_accu_lcd_RNO[8]  (
	.A(lcnt[0]),
	.B(N_553),
	.C(rdata_lcd[18]),
	.D(un9_g_accu_lcd[8]),
	.Z(N_159_i)
);
defparam \g_accu_lcd_RNO[8] .INIT="0xEC20";
  LUT4 \g_accu_lcd_RNO[9]  (
	.A(lcnt[0]),
	.B(N_553),
	.C(rdata_lcd[19]),
	.D(un9_g_accu_lcd[9]),
	.Z(N_161_i)
);
defparam \g_accu_lcd_RNO[9] .INIT="0xEC20";
  LUT4 \g_accu_lcd_RNO[10]  (
	.A(lcnt[0]),
	.B(N_553),
	.C(rdata_lcd[20]),
	.D(un9_g_accu_lcd[10]),
	.Z(N_163_i)
);
defparam \g_accu_lcd_RNO[10] .INIT="0xEC20";
  LUT4 un9_g_accu_lcd_cry_7_c_0_RNO_cZ (
	.A(g_accu_lcd[7]),
	.B(N_253),
	.C(N_311),
	.D(cam_data_d[3]),
	.Z(un9_g_accu_lcd_cry_7_c_0_RNO)
);
defparam un9_g_accu_lcd_cry_7_c_0_RNO_cZ.INIT="0x0C00";
  LUT4 un9_g_accu_lcd_cry_5_c_0_RNO_0_cZ (
	.A(g_accu_lcd[6]),
	.B(N_253),
	.C(N_311),
	.D(cam_data_d[2]),
	.Z(un9_g_accu_lcd_cry_5_c_0_RNO_0)
);
defparam un9_g_accu_lcd_cry_5_c_0_RNO_0_cZ.INIT="0x0C00";
  LUT4 un9_g_accu_lcd_cry_5_c_0_RNO_cZ (
	.A(g_accu_lcd[5]),
	.B(N_253),
	.C(N_311),
	.D(cam_data_d[1]),
	.Z(un9_g_accu_lcd_cry_5_c_0_RNO)
);
defparam un9_g_accu_lcd_cry_5_c_0_RNO_cZ.INIT="0x0C00";
  LUT4 un9_g_accu_lcd_cry_3_c_0_RNO_0_cZ (
	.A(g_accu_lcd[4]),
	.B(N_253),
	.C(N_311),
	.D(cam_data_d[0]),
	.Z(un9_g_accu_lcd_cry_3_c_0_RNO_0)
);
defparam un9_g_accu_lcd_cry_3_c_0_RNO_0_cZ.INIT="0x0C00";
  LUT4 un9_g_accu_lcd_cry_3_c_0_RNO_cZ (
	.A(g_accu_lcd[3]),
	.B(N_253),
	.C(N_311),
	.D(cam_data_d2[3]),
	.Z(un9_g_accu_lcd_cry_3_c_0_RNO)
);
defparam un9_g_accu_lcd_cry_3_c_0_RNO_cZ.INIT="0x0C00";
  LUT4 un9_g_accu_lcd_cry_1_c_0_RNO_0_cZ (
	.A(g_accu_lcd[2]),
	.B(N_253),
	.C(N_311),
	.D(cam_data_d2[2]),
	.Z(un9_g_accu_lcd_cry_1_c_0_RNO_0)
);
defparam un9_g_accu_lcd_cry_1_c_0_RNO_0_cZ.INIT="0x0C00";
  LUT4 un9_g_accu_lcd_cry_1_c_0_RNO_cZ (
	.A(g_accu_lcd[1]),
	.B(N_253),
	.C(N_311),
	.D(cam_data_d2[1]),
	.Z(un9_g_accu_lcd_cry_1_c_0_RNO)
);
defparam un9_g_accu_lcd_cry_1_c_0_RNO_cZ.INIT="0x0C00";
  LUT4 un9_g_accu_lcd_cry_0_c_0_RNO_cZ (
	.A(g_accu_lcd[0]),
	.B(N_253),
	.C(N_311),
	.D(cam_data_d2[0]),
	.Z(un9_g_accu_lcd_cry_0_c_0_RNO)
);
defparam un9_g_accu_lcd_cry_0_c_0_RNO_cZ.INIT="0x0C00";
  LUT4 \r_accu_lcd_RNO[0]  (
	.A(lcnt[0]),
	.B(N_553),
	.C(rdata_lcd[21]),
	.D(un9_r_accu_lcd[0]),
	.Z(N_199_i)
);
defparam \r_accu_lcd_RNO[0] .INIT="0xEC20";
  LUT4 \r_accu_lcd_RNO[1]  (
	.A(lcnt[0]),
	.B(N_553),
	.C(rdata_lcd[22]),
	.D(un9_r_accu_lcd[1]),
	.Z(N_198_i)
);
defparam \r_accu_lcd_RNO[1] .INIT="0xEC20";
  LUT4 \r_accu_lcd_RNO[2]  (
	.A(lcnt[0]),
	.B(N_553),
	.C(rdata_lcd[23]),
	.D(un9_r_accu_lcd[2]),
	.Z(N_184_i)
);
defparam \r_accu_lcd_RNO[2] .INIT="0xEC20";
  LUT4 \r_accu_lcd_RNO[3]  (
	.A(lcnt[0]),
	.B(N_553),
	.C(rdata_lcd[24]),
	.D(un9_r_accu_lcd[3]),
	.Z(N_182_i)
);
defparam \r_accu_lcd_RNO[3] .INIT="0xEC20";
  LUT4 \r_accu_lcd_RNO[4]  (
	.A(lcnt[0]),
	.B(N_553),
	.C(rdata_lcd[25]),
	.D(un9_r_accu_lcd[4]),
	.Z(N_180_i)
);
defparam \r_accu_lcd_RNO[4] .INIT="0xEC20";
  LUT4 \r_accu_lcd_RNO[5]  (
	.A(lcnt[0]),
	.B(N_553),
	.C(rdata_lcd[26]),
	.D(un9_r_accu_lcd[5]),
	.Z(N_178_i)
);
defparam \r_accu_lcd_RNO[5] .INIT="0xEC20";
  LUT4 \r_accu_lcd_RNO[6]  (
	.A(lcnt[0]),
	.B(N_553),
	.C(rdata_lcd[27]),
	.D(un9_r_accu_lcd[6]),
	.Z(N_176_i)
);
defparam \r_accu_lcd_RNO[6] .INIT="0xEC20";
  LUT4 \r_accu_lcd_RNO[7]  (
	.A(lcnt[0]),
	.B(N_553),
	.C(rdata_lcd[28]),
	.D(un9_r_accu_lcd[7]),
	.Z(N_174_i)
);
defparam \r_accu_lcd_RNO[7] .INIT="0xEC20";
  LUT4 \r_accu_lcd_RNO[8]  (
	.A(lcnt[0]),
	.B(N_553),
	.C(rdata_lcd[29]),
	.D(un9_r_accu_lcd[8]),
	.Z(N_172_i)
);
defparam \r_accu_lcd_RNO[8] .INIT="0xEC20";
  LUT4 \r_accu_lcd_RNO[9]  (
	.A(lcnt[0]),
	.B(N_553),
	.C(rdata_lcd[30]),
	.D(un9_r_accu_lcd[9]),
	.Z(N_197_i)
);
defparam \r_accu_lcd_RNO[9] .INIT="0xEC20";
  LUT4 un9_r_accu_lcd_cry_7_c_0_RNO_cZ (
	.A(r_accu_lcd[7]),
	.B(cam_data_d[3]),
	.C(lcnt[0]),
	.D(pcnt[1]),
	.Z(un9_r_accu_lcd_cry_7_c_0_RNO)
);
defparam un9_r_accu_lcd_cry_7_c_0_RNO_cZ.INIT="0xC000";
  LUT4 un9_r_accu_lcd_cry_5_c_0_RNO_0_cZ (
	.A(r_accu_lcd[6]),
	.B(cam_data_d[2]),
	.C(lcnt[0]),
	.D(pcnt[1]),
	.Z(un9_r_accu_lcd_cry_5_c_0_RNO_0)
);
defparam un9_r_accu_lcd_cry_5_c_0_RNO_0_cZ.INIT="0xC000";
  LUT4 un9_r_accu_lcd_cry_5_c_0_RNO_cZ (
	.A(r_accu_lcd[5]),
	.B(cam_data_d[1]),
	.C(lcnt[0]),
	.D(pcnt[1]),
	.Z(un9_r_accu_lcd_cry_5_c_0_RNO)
);
defparam un9_r_accu_lcd_cry_5_c_0_RNO_cZ.INIT="0xC000";
  LUT4 un9_r_accu_lcd_cry_3_c_0_RNO_0_cZ (
	.A(r_accu_lcd[4]),
	.B(cam_data_d[0]),
	.C(lcnt[0]),
	.D(pcnt[1]),
	.Z(un9_r_accu_lcd_cry_3_c_0_RNO_0)
);
defparam un9_r_accu_lcd_cry_3_c_0_RNO_0_cZ.INIT="0xC000";
  LUT4 un9_r_accu_lcd_cry_3_c_0_RNO_cZ (
	.A(r_accu_lcd[3]),
	.B(cam_data_d2[3]),
	.C(lcnt[0]),
	.D(pcnt[1]),
	.Z(un9_r_accu_lcd_cry_3_c_0_RNO)
);
defparam un9_r_accu_lcd_cry_3_c_0_RNO_cZ.INIT="0xC000";
  LUT4 un9_r_accu_lcd_cry_1_c_0_RNO_0_cZ (
	.A(r_accu_lcd[2]),
	.B(cam_data_d2[2]),
	.C(lcnt[0]),
	.D(pcnt[1]),
	.Z(un9_r_accu_lcd_cry_1_c_0_RNO_0)
);
defparam un9_r_accu_lcd_cry_1_c_0_RNO_0_cZ.INIT="0xC000";
  LUT4 un9_r_accu_lcd_cry_1_c_0_RNO_cZ (
	.A(r_accu_lcd[1]),
	.B(cam_data_d2[1]),
	.C(lcnt[0]),
	.D(pcnt[1]),
	.Z(un9_r_accu_lcd_cry_1_c_0_RNO)
);
defparam un9_r_accu_lcd_cry_1_c_0_RNO_cZ.INIT="0xC000";
  LUT4 un9_r_accu_lcd_cry_0_c_0_RNO_cZ (
	.A(r_accu_lcd[0]),
	.B(cam_data_d2[0]),
	.C(lcnt[0]),
	.D(pcnt[1]),
	.Z(un9_r_accu_lcd_cry_0_c_0_RNO)
);
defparam un9_r_accu_lcd_cry_0_c_0_RNO_cZ.INIT="0xC000";
  LUT4 \b_accu_lcd_RNO[0]  (
	.A(lcnt[0]),
	.B(N_553),
	.C(rdata_lcd[0]),
	.D(un9_b_accu_lcd[0]),
	.Z(N_168_i)
);
defparam \b_accu_lcd_RNO[0] .INIT="0xEC20";
  LUT4 \b_accu_lcd_RNO[1]  (
	.A(lcnt[0]),
	.B(N_553),
	.C(rdata_lcd[1]),
	.D(un9_b_accu_lcd[1]),
	.Z(N_192_i)
);
defparam \b_accu_lcd_RNO[1] .INIT="0xEC20";
  LUT4 \b_accu_lcd_RNO[2]  (
	.A(lcnt[0]),
	.B(N_553),
	.C(rdata_lcd[2]),
	.D(un9_b_accu_lcd[2]),
	.Z(N_193_i)
);
defparam \b_accu_lcd_RNO[2] .INIT="0xEC20";
  LUT4 \b_accu_lcd_RNO[3]  (
	.A(lcnt[0]),
	.B(N_553),
	.C(rdata_lcd[3]),
	.D(un9_b_accu_lcd[3]),
	.Z(N_194_i)
);
defparam \b_accu_lcd_RNO[3] .INIT="0xEC20";
  LUT4 \b_accu_lcd_RNO[4]  (
	.A(lcnt[0]),
	.B(N_553),
	.C(rdata_lcd[4]),
	.D(un9_b_accu_lcd[4]),
	.Z(N_195_i)
);
defparam \b_accu_lcd_RNO[4] .INIT="0xEC20";
  LUT4 \b_accu_lcd_RNO[5]  (
	.A(lcnt[0]),
	.B(N_553),
	.C(rdata_lcd[5]),
	.D(un9_b_accu_lcd[5]),
	.Z(N_122_i)
);
defparam \b_accu_lcd_RNO[5] .INIT="0xEC20";
  LUT4 \b_accu_lcd_RNO[6]  (
	.A(lcnt[0]),
	.B(N_553),
	.C(rdata_lcd[6]),
	.D(un9_b_accu_lcd[6]),
	.Z(N_124_i)
);
defparam \b_accu_lcd_RNO[6] .INIT="0xEC20";
  LUT4 \b_accu_lcd_RNO[7]  (
	.A(lcnt[0]),
	.B(N_553),
	.C(rdata_lcd[7]),
	.D(un9_b_accu_lcd[7]),
	.Z(N_126_i)
);
defparam \b_accu_lcd_RNO[7] .INIT="0xEC20";
  LUT4 \b_accu_lcd_RNO[8]  (
	.A(lcnt[0]),
	.B(N_553),
	.C(rdata_lcd[8]),
	.D(un9_b_accu_lcd[8]),
	.Z(N_128_i)
);
defparam \b_accu_lcd_RNO[8] .INIT="0xEC20";
  LUT4 \b_accu_lcd_RNO[9]  (
	.A(lcnt[0]),
	.B(N_553),
	.C(rdata_lcd[9]),
	.D(un9_b_accu_lcd[9]),
	.Z(N_130_i)
);
defparam \b_accu_lcd_RNO[9] .INIT="0xEC20";
  LUT4 de_d_RNIJBJM (
	.A(vsync_d[3]),
	.B(de_d),
	.C(cam_de_p),
	.D(GND),
	.Z(un1_o_width3_1_0)
);
defparam de_d_RNIJBJM.INIT="0xA2A2";
  LUT4 \rbcnt_lcd_RNIFH6E1[2]  (
	.A(rbcnt_lcd[2]),
	.B(rbcnt_lcd[1]),
	.C(rbcnt_lcd[0]),
	.D(GND),
	.Z(wbcnt_lcd_1[2])
);
defparam \rbcnt_lcd_RNIFH6E1[2] .INIT="0xA9A9";
  LUT4 \rbcnt_lcd_RNIMEJT1_0_cZ[3]  (
	.A(rbcnt_lcd[0]),
	.B(rbcnt_lcd[1]),
	.C(rbcnt_lcd[2]),
	.D(rbcnt_lcd[3]),
	.Z(rbcnt_lcd_RNIMEJT1_0[3])
);
defparam \rbcnt_lcd_RNIMEJT1_0_cZ[3] .INIT="0x0001";
  LUT4 \rbcnt_lcd_RNIPHJT1_cZ[4]  (
	.A(rbcnt_lcd[0]),
	.B(rbcnt_lcd[2]),
	.C(rbcnt_lcd[3]),
	.D(rbcnt_lcd[4]),
	.Z(rbcnt_lcd_RNIPHJT1[4])
);
defparam \rbcnt_lcd_RNIPHJT1_cZ[4] .INIT="0x0001";
  LUT4 \pix_wr_d_RNO_0_cZ[0]  (
	.A(un4_c_we_lcd_a0_3),
	.B(un4_c_we_lcd_a0_sx),
	.C(GND),
	.D(GND),
	.Z(pix_wr_d_RNO_0[0])
);
defparam \pix_wr_d_RNO_0_cZ[0] .INIT="0x2222";
  LUT4 \pix_wr_d_RNO_1[0]  (
	.A(rbcnt_lcd[0]),
	.B(rbcnt_lcd[1]),
	.C(rbcnt_lcd[2]),
	.D(rbcnt_lcd[3]),
	.Z(un4_c_we_lcd_a0_sx)
);
defparam \pix_wr_d_RNO_1[0] .INIT="0xFFFE";
  LUT4 bpcnt_lcd_RNI42644 (
	.A(rbcnt_lcd_RNIMEJT1_0[3]),
	.B(bpcnt_lcd),
	.C(N_553),
	.D(un4_c_we_lcd_a0_3),
	.Z(c_we_lcd)
);
defparam bpcnt_lcd_RNI42644.INIT="0x0103";
  LUT4 hmask_lcd_RNO_2 (
	.A(pcnt[3]),
	.B(pcnt[4]),
	.C(GND),
	.D(GND),
	.Z(hmask_lcd9_1)
);
defparam hmask_lcd_RNO_2.INIT="0x1111";
  LUT4 w_green_1_cZ (
	.A(pwm_cnt[1]),
	.B(pwm_cnt[2]),
	.C(GND),
	.D(GND),
	.Z(w_green_1)
);
defparam w_green_1_cZ.INIT="0x1111";
  LUT4 \rbcnt_lcd_RNI4QCF[0]  (
	.A(rbcnt_lcd[0]),
	.B(GND),
	.C(GND),
	.D(GND),
	.Z(rbcnt_lcd_i[0])
);
defparam \rbcnt_lcd_RNI4QCF[0] .INIT="0x5555";
  LUT4 \rbcnt_lcd_RNI9LPU_0[1]  (
	.A(rbcnt_lcd[0]),
	.B(rbcnt_lcd[1]),
	.C(GND),
	.D(GND),
	.Z(wbcnt_lcd_1[1])
);
defparam \rbcnt_lcd_RNI9LPU_0[1] .INIT="0x9999";
  LUT4 \pix_d2_RNIKKVG[15]  (
	.A(lcd_cmd_wr_1z),
	.B(pix_d2[15]),
	.C(GND),
	.D(GND),
	.Z(w_pix[15])
);
defparam \pix_d2_RNIKKVG[15] .INIT="0x4444";
  LUT4 \pix_d2_RNI1TIJ[3]  (
	.A(lcd_cmd_wr_1z),
	.B(pix_d2[3]),
	.C(GND),
	.D(GND),
	.Z(w_pix[3])
);
defparam \pix_d2_RNI1TIJ[3] .INIT="0x4444";
  LUT4 \pix_d2_RNI0SIJ[2]  (
	.A(lcd_cmd_wr_1z),
	.B(pix_d2[2]),
	.C(GND),
	.D(GND),
	.Z(w_pix[2])
);
defparam \pix_d2_RNI0SIJ[2] .INIT="0x4444";
  LUT4 \pix_d2_RNIVQIJ[1]  (
	.A(lcd_cmd_wr_1z),
	.B(pix_d2[1]),
	.C(GND),
	.D(GND),
	.Z(w_pix[1])
);
defparam \pix_d2_RNIVQIJ[1] .INIT="0x4444";
  LUT4 \pix_d2_RNIUPIJ[0]  (
	.A(lcd_cmd_wr_1z),
	.B(pix_d2[0]),
	.C(GND),
	.D(GND),
	.Z(w_pix[0])
);
defparam \pix_d2_RNIUPIJ[0] .INIT="0x4444";
  LUT4 \pix_d2_RNI3VIJ[5]  (
	.A(lcd_cmd_wr_1z),
	.B(pix_d2[5]),
	.C(GND),
	.D(GND),
	.Z(w_pix[5])
);
defparam \pix_d2_RNI3VIJ[5] .INIT="0x4444";
  LUT4 \pix_d2_RNIJJVG[14]  (
	.A(lcd_cmd_wr_1z),
	.B(pix_d2[14]),
	.C(GND),
	.D(GND),
	.Z(w_pix[14])
);
defparam \pix_d2_RNIJJVG[14] .INIT="0x4444";
  LUT4 \pix_d2_RNIHHVG[12]  (
	.A(lcd_cmd_wr_1z),
	.B(pix_d2[12]),
	.C(GND),
	.D(GND),
	.Z(w_pix[12])
);
defparam \pix_d2_RNIHHVG[12] .INIT="0x4444";
  LUT4 \pix_d2_RNI2UIJ[4]  (
	.A(lcd_cmd_wr_1z),
	.B(pix_d2[4]),
	.C(GND),
	.D(GND),
	.Z(w_pix[4])
);
defparam \pix_d2_RNI2UIJ[4] .INIT="0x4444";
  LUT4 \pix_d2_RNI73JJ[9]  (
	.A(lcd_cmd_wr_1z),
	.B(pix_d2[9]),
	.C(GND),
	.D(GND),
	.Z(w_pix[9])
);
defparam \pix_d2_RNI73JJ[9] .INIT="0x4444";
  LUT4 \pix_d2_RNI62JJ[8]  (
	.A(lcd_cmd_wr_1z),
	.B(pix_d2[8]),
	.C(GND),
	.D(GND),
	.Z(w_pix[8])
);
defparam \pix_d2_RNI62JJ[8] .INIT="0x4444";
  LUT4 \pix_d2_RNI51JJ[7]  (
	.A(lcd_cmd_wr_1z),
	.B(pix_d2[7]),
	.C(GND),
	.D(GND),
	.Z(w_pix[7])
);
defparam \pix_d2_RNI51JJ[7] .INIT="0x4444";
  LUT4 \pix_d2_RNI40JJ[6]  (
	.A(lcd_cmd_wr_1z),
	.B(pix_d2[6]),
	.C(GND),
	.D(GND),
	.Z(w_pix[6])
);
defparam \pix_d2_RNI40JJ[6] .INIT="0x4444";
  LUT4 \pcnt_RNIPRUG[1]  (
	.A(lcnt[0]),
	.B(pcnt[1]),
	.C(GND),
	.D(GND),
	.Z(N_253)
);
defparam \pcnt_RNIPRUG[1] .INIT="0x7777";
  LUT4 \pcnt_RNIPRUG_0[1]  (
	.A(lcnt[0]),
	.B(pcnt[1]),
	.C(GND),
	.D(GND),
	.Z(N_311)
);
defparam \pcnt_RNIPRUG_0[1] .INIT="0x1111";
  LUT4 SUM1_0 (
	.A(CO0),
	.B(pwm_cnt[1]),
	.C(GND),
	.D(GND),
	.Z(pwm_cnt_1[1])
);
defparam SUM1_0.INIT="0x6666";
  LUT4 \vsync_d_RNO[0]  (
	.A(cam_vsync_p),
	.B(GND),
	.C(GND),
	.D(GND),
	.Z(cam_vsync_p_i)
);
defparam \vsync_d_RNO[0] .INIT="0x5555";
  LUT4 de_d_RNI1TPK (
	.A(cam_de_p),
	.B(de_d),
	.C(GND),
	.D(GND),
	.Z(N_427)
);
defparam de_d_RNI1TPK.INIT="0x4444";
  LUT4 hmask_lcd_RNO_0 (
	.A(pcnt[1]),
	.B(pcnt[5]),
	.C(pcnt[7]),
	.D(pcnt[8]),
	.Z(hmask_lcd9_5)
);
defparam hmask_lcd_RNO_0.INIT="0x0002";
  LUT4 vmask_lcd_RNO_1 (
	.A(lcnt[0]),
	.B(lcnt[2]),
	.C(lcnt[3]),
	.D(lcnt[5]),
	.Z(vmask_lcd9_0_a2_5)
);
defparam vmask_lcd_RNO_1.INIT="0x0100";
  LUT4 vmask_lcd_RNO_0 (
	.A(lcnt[1]),
	.B(lcnt[4]),
	.C(lcnt[6]),
	.D(lcnt[7]),
	.Z(vmask_lcd9_0_a2_4)
);
defparam vmask_lcd_RNO_0.INIT="0x0001";
  LUT4 \rbcnt_lcd_RNI6VJT1[7]  (
	.A(rbcnt_lcd[4]),
	.B(rbcnt_lcd[5]),
	.C(rbcnt_lcd[6]),
	.D(rbcnt_lcd[7]),
	.Z(un4_c_we_lcd_a0_3)
);
defparam \rbcnt_lcd_RNI6VJT1[7] .INIT="0x0001";
  LUT4 \rbcnt_lcd_RNI9LPU[1]  (
	.A(rbcnt_lcd[0]),
	.B(rbcnt_lcd[1]),
	.C(GND),
	.D(GND),
	.Z(wbcnt_lcd_1_c2)
);
defparam \rbcnt_lcd_RNI9LPU[1] .INIT="0xEEEE";
  LUT4 vmask_lcd_RNIESKB (
	.A(hmask_lcd),
	.B(vmask_lcd),
	.C(vsync_d[3]),
	.D(GND),
	.Z(N_290)
);
defparam vmask_lcd_RNIESKB.INIT="0xF7F7";
  LUT4 SUM2 (
	.A(CO0),
	.B(pwm_cnt[1]),
	.C(pwm_cnt[2]),
	.D(GND),
	.Z(pwm_cnt_1[2])
);
defparam SUM2.INIT="0x7878";
  LUT4 \pix_d2_RNIIIVG[13]  (
	.A(lcd_cmd_wr_1z),
	.B(pix_d2[13]),
	.C(GND),
	.D(GND),
	.Z(o_pix_0_i_3)
);
defparam \pix_d2_RNIIIVG[13] .INIT="0xEEEE";
  LUT4 \pix_d2_RNIGGVG[11]  (
	.A(lcd_cmd_wr_1z),
	.B(pix_d2[11]),
	.C(GND),
	.D(GND),
	.Z(o_pix_0_i_1)
);
defparam \pix_d2_RNIGGVG[11] .INIT="0xEEEE";
  LUT4 \pix_d2_RNIFFVG[10]  (
	.A(lcd_cmd_wr_1z),
	.B(pix_d2[10]),
	.C(GND),
	.D(GND),
	.Z(o_pix_0_i_0)
);
defparam \pix_d2_RNIFFVG[10] .INIT="0xEEEE";
  LUT4 \pix_d_RNO[4]  (
	.A(b_accu_lcd[6]),
	.B(b_accu_lcd[7]),
	.C(GND),
	.D(GND),
	.Z(b_mod_lcd_0_i[7])
);
defparam \pix_d_RNO[4] .INIT="0xEEEE";
  LUT4 \pix_d_RNO[3]  (
	.A(b_accu_lcd[5]),
	.B(b_accu_lcd[7]),
	.C(GND),
	.D(GND),
	.Z(b_mod_lcd_0_i[6])
);
defparam \pix_d_RNO[3] .INIT="0xEEEE";
  LUT4 \pix_d_RNO[2]  (
	.A(b_accu_lcd[4]),
	.B(b_accu_lcd[7]),
	.C(GND),
	.D(GND),
	.Z(b_mod_lcd_0_i[5])
);
defparam \pix_d_RNO[2] .INIT="0xEEEE";
  LUT4 \pix_d_RNO[1]  (
	.A(b_accu_lcd[3]),
	.B(b_accu_lcd[7]),
	.C(GND),
	.D(GND),
	.Z(b_mod_lcd_0_i[4])
);
defparam \pix_d_RNO[1] .INIT="0xEEEE";
  LUT4 \pix_d_RNO[0]  (
	.A(b_accu_lcd[2]),
	.B(b_accu_lcd[7]),
	.C(GND),
	.D(GND),
	.Z(b_mod_lcd_0_i[3])
);
defparam \pix_d_RNO[0] .INIT="0xEEEE";
  LUT4 \vsync_d_RNI7NBF[2]  (
	.A(vsync_d[2]),
	.B(vsync_d[3]),
	.C(r_lcd_running),
	.D(GND),
	.Z(o_lcd_mode8)
);
defparam \vsync_d_RNI7NBF[2] .INIT="0x0202";
  LUT4 frame_en_RNO (
	.A(frame_en_1z),
	.B(vsync_d[2]),
	.C(vsync_d[3]),
	.D(r_lcd_running),
	.Z(frame_en_0)
);
defparam frame_en_RNO.INIT="0xA2AE";
  LUT4 hmask_lcd_RNO_1 (
	.A(hmask_lcd9_1),
	.B(N_553),
	.C(pcnt[2]),
	.D(pcnt[6]),
	.Z(hmask_lcd9_6)
);
defparam hmask_lcd_RNO_1.INIT="0x8000";
  LUT4 w_green (
	.A(CO0),
	.B(w_green_1),
	.C(pwm_cnt[3]),
	.D(w_load_done),
	.Z(w_green_1z)
);
defparam w_green.INIT="0x0400";
  LUT4 bpcnt_lcd_RNIMGJK_cZ (
	.A(N_290),
	.B(bpcnt_lcd),
	.C(N_553),
	.D(GND),
	.Z(bpcnt_lcd_RNIMGJK)
);
defparam bpcnt_lcd_RNIMGJK_cZ.INIT="0xBABA";
  LUT4 SUM3 (
	.A(CO0),
	.B(pwm_cnt[1]),
	.C(pwm_cnt[2]),
	.D(pwm_cnt[3]),
	.Z(pwm_cnt_1[3])
);
defparam SUM3.INIT="0x7F80";
  LUT4 \pix_wr_d_RNI4K8L[2]  (
	.A(frame_en_1z),
	.B(lcd_cmd_wr_1z),
	.C(pix_wr_d_0),
	.D(GND),
	.Z(o_pix_we_0_i)
);
defparam \pix_wr_d_RNI4K8L[2] .INIT="0xECEC";
  LUT4 vmask_lcd_RNI42QI (
	.A(bpcnt_lcd),
	.B(hmask_lcd),
	.C(N_553),
	.D(vmask_lcd),
	.Z(un1_r_accu_lcd15_0_i)
);
defparam vmask_lcd_RNI42QI.INIT="0xC400";
  LUT4 \pix_wr_d_RNO[0]  (
	.A(bpcnt_lcd),
	.B(lcnt[0]),
	.C(N_553),
	.D(pix_wr_d_RNO_0[0]),
	.Z(pix_wr_lcd)
);
defparam \pix_wr_d_RNO[0] .INIT="0x0004";
  LUT4 \rbcnt_lcd_RNI7CDS2[5]  (
	.A(rbcnt_lcd[5]),
	.B(wbcnt_lcd_1_c5_i),
	.C(GND),
	.D(GND),
	.Z(wbcnt_lcd_1[5])
);
defparam \rbcnt_lcd_RNI7CDS2[5] .INIT="0x6666";
  LUT4 o_lcd_mode_RNO (
	.A(lcd_running_d[0]),
	.B(lcd_running_d[1]),
	.C(o_lcd_mode8),
	.D(w_lcd_mode),
	.Z(o_lcd_mode)
);
defparam o_lcd_mode_RNO.INIT="0x0F04";
  LUT4 bpcnt_lcd_RNO (
	.A(N_290),
	.B(bpcnt_lcd),
	.C(N_553),
	.D(GND),
	.Z(bpcnt_lcd_0)
);
defparam bpcnt_lcd_RNO.INIT="0x1414";
  LUT4 vmask_lcd_RNO (
	.A(lcnt[8]),
	.B(vmask_lcd),
	.C(vmask_lcd9_0_a2_4),
	.D(vmask_lcd9_0_a2_5),
	.Z(vmask_lcd_0)
);
defparam vmask_lcd_RNO.INIT="0x5CCC";
  LUT4 \rbcnt_lcd_RNIMEJT1[3]  (
	.A(rbcnt_lcd[0]),
	.B(rbcnt_lcd[1]),
	.C(rbcnt_lcd[2]),
	.D(rbcnt_lcd[3]),
	.Z(wbcnt_lcd_1[3])
);
defparam \rbcnt_lcd_RNIMEJT1[3] .INIT="0xFE01";
  LUT4 hmask_lcd_RNO (
	.A(hmask_lcd),
	.B(hmask_lcd9_5),
	.C(hmask_lcd9_6),
	.D(pcnt[9]),
	.Z(hmask_lcd_0)
);
defparam hmask_lcd_RNO.INIT="0x2AEA";
  LUT4 \rbcnt_lcd_RNIHCQB3[6]  (
	.A(rbcnt_lcd[5]),
	.B(rbcnt_lcd[6]),
	.C(wbcnt_lcd_1_c5_i),
	.D(GND),
	.Z(wbcnt_lcd_1[6])
);
defparam \rbcnt_lcd_RNIHCQB3[6] .INIT="0x9C9C";
  LUT4 \rbcnt_lcd_RNIUC0D2[4]  (
	.A(rbcnt_lcd[2]),
	.B(rbcnt_lcd[3]),
	.C(rbcnt_lcd[4]),
	.D(wbcnt_lcd_1_c2),
	.Z(wbcnt_lcd_1[4])
);
defparam \rbcnt_lcd_RNIUC0D2[4] .INIT="0xF0E1";
  LUT4 \rbcnt_lcd_RNISD7R3[7]  (
	.A(rbcnt_lcd[5]),
	.B(rbcnt_lcd[6]),
	.C(rbcnt_lcd[7]),
	.D(wbcnt_lcd_1_c5_i),
	.Z(wbcnt_lcd_1[7])
);
defparam \rbcnt_lcd_RNISD7R3[7] .INIT="0xE1F0";
// @40:439
  CCU2_B un9_g_accu_lcd_cry_9_c_0 (
	.CIN(un9_g_accu_lcd_cry_8),
	.A0(GND),
	.A1(g_accu_lcd[10]),
	.B0(g_accu_lcd[9]),
	.B1(GND),
	.C0(GND),
	.C1(GND),
	.COUT(un9_g_accu_lcd_cry_9_c_0_COUT),
	.S0(un9_g_accu_lcd[9]),
	.S1(un9_g_accu_lcd[10])
);
defparam un9_g_accu_lcd_cry_9_c_0.INIT0="0x9966";
defparam un9_g_accu_lcd_cry_9_c_0.INIT1="0x55AA";
// @40:439
  CCU2_B un9_g_accu_lcd_cry_7_c_0 (
	.CIN(un9_g_accu_lcd_cry_6),
	.A0(GND),
	.A1(GND),
	.B0(un9_g_accu_lcd_cry_7_c_0_RNO),
	.B1(g_accu_lcd[8]),
	.C0(g_accu_lcd[7]),
	.C1(GND),
	.COUT(un9_g_accu_lcd_cry_8),
	.S0(un9_g_accu_lcd[7]),
	.S1(un9_g_accu_lcd[8])
);
defparam un9_g_accu_lcd_cry_7_c_0.INIT0="0xC33C";
defparam un9_g_accu_lcd_cry_7_c_0.INIT1="0x9966";
// @40:439
  CCU2_B un9_g_accu_lcd_cry_5_c_0 (
	.CIN(un9_g_accu_lcd_cry_4),
	.A0(GND),
	.A1(GND),
	.B0(un9_g_accu_lcd_cry_5_c_0_RNO),
	.B1(un9_g_accu_lcd_cry_5_c_0_RNO_0),
	.C0(g_accu_lcd[5]),
	.C1(g_accu_lcd[6]),
	.COUT(un9_g_accu_lcd_cry_6),
	.S0(un9_g_accu_lcd[5]),
	.S1(un9_g_accu_lcd[6])
);
defparam un9_g_accu_lcd_cry_5_c_0.INIT0="0xC33C";
defparam un9_g_accu_lcd_cry_5_c_0.INIT1="0xC33C";
// @40:439
  CCU2_B un9_g_accu_lcd_cry_3_c_0 (
	.CIN(un9_g_accu_lcd_cry_2),
	.A0(GND),
	.A1(GND),
	.B0(un9_g_accu_lcd_cry_3_c_0_RNO),
	.B1(un9_g_accu_lcd_cry_3_c_0_RNO_0),
	.C0(g_accu_lcd[3]),
	.C1(g_accu_lcd[4]),
	.COUT(un9_g_accu_lcd_cry_4),
	.S0(un9_g_accu_lcd[3]),
	.S1(un9_g_accu_lcd[4])
);
defparam un9_g_accu_lcd_cry_3_c_0.INIT0="0xC33C";
defparam un9_g_accu_lcd_cry_3_c_0.INIT1="0xC33C";
// @40:439
  CCU2_B un9_g_accu_lcd_cry_1_c_0 (
	.CIN(un9_g_accu_lcd_cry_0),
	.A0(GND),
	.A1(GND),
	.B0(un9_g_accu_lcd_cry_1_c_0_RNO),
	.B1(un9_g_accu_lcd_cry_1_c_0_RNO_0),
	.C0(g_accu_lcd[1]),
	.C1(g_accu_lcd[2]),
	.COUT(un9_g_accu_lcd_cry_2),
	.S0(un9_g_accu_lcd[1]),
	.S1(un9_g_accu_lcd[2])
);
defparam un9_g_accu_lcd_cry_1_c_0.INIT0="0xC33C";
defparam un9_g_accu_lcd_cry_1_c_0.INIT1="0xC33C";
// @40:439
  CCU2_B un9_g_accu_lcd_cry_0_c_0 (
	.CIN(),
	.A0(GND),
	.A1(GND),
	.B0(GND),
	.B1(un9_g_accu_lcd_cry_0_c_0_RNO),
	.C0(GND),
	.C1(g_accu_lcd[0]),
	.COUT(un9_g_accu_lcd_cry_0),
	.S0(N_4),
	.S1(un9_g_accu_lcd[0])
);
defparam un9_g_accu_lcd_cry_0_c_0.INIT0="0xC33C";
defparam un9_g_accu_lcd_cry_0_c_0.INIT1="0xC33C";
  CCU2_B \r_accu_lcd_RNO_0[9]  (
	.CIN(un9_r_accu_lcd_cry_8),
	.A0(r_accu_lcd[9]),
	.A1(GND),
	.B0(GND),
	.B1(GND),
	.C0(GND),
	.C1(GND),
	.COUT(N_5),
	.S0(un9_r_accu_lcd[9]),
	.S1(N_6)
);
defparam \r_accu_lcd_RNO_0[9] .INIT0="0x55AA";
defparam \r_accu_lcd_RNO_0[9] .INIT1="0xC33C";
// @40:438
  CCU2_B un9_r_accu_lcd_cry_7_c_0 (
	.CIN(un9_r_accu_lcd_cry_6),
	.A0(GND),
	.A1(GND),
	.B0(un9_r_accu_lcd_cry_7_c_0_RNO),
	.B1(r_accu_lcd[8]),
	.C0(r_accu_lcd[7]),
	.C1(GND),
	.COUT(un9_r_accu_lcd_cry_8),
	.S0(un9_r_accu_lcd[7]),
	.S1(un9_r_accu_lcd[8])
);
defparam un9_r_accu_lcd_cry_7_c_0.INIT0="0xC33C";
defparam un9_r_accu_lcd_cry_7_c_0.INIT1="0x9966";
// @40:438
  CCU2_B un9_r_accu_lcd_cry_5_c_0 (
	.CIN(un9_r_accu_lcd_cry_4),
	.A0(GND),
	.A1(GND),
	.B0(un9_r_accu_lcd_cry_5_c_0_RNO),
	.B1(un9_r_accu_lcd_cry_5_c_0_RNO_0),
	.C0(r_accu_lcd[5]),
	.C1(r_accu_lcd[6]),
	.COUT(un9_r_accu_lcd_cry_6),
	.S0(un9_r_accu_lcd[5]),
	.S1(un9_r_accu_lcd[6])
);
defparam un9_r_accu_lcd_cry_5_c_0.INIT0="0xC33C";
defparam un9_r_accu_lcd_cry_5_c_0.INIT1="0xC33C";
// @40:438
  CCU2_B un9_r_accu_lcd_cry_3_c_0 (
	.CIN(un9_r_accu_lcd_cry_2),
	.A0(GND),
	.A1(GND),
	.B0(un9_r_accu_lcd_cry_3_c_0_RNO),
	.B1(un9_r_accu_lcd_cry_3_c_0_RNO_0),
	.C0(r_accu_lcd[3]),
	.C1(r_accu_lcd[4]),
	.COUT(un9_r_accu_lcd_cry_4),
	.S0(un9_r_accu_lcd[3]),
	.S1(un9_r_accu_lcd[4])
);
defparam un9_r_accu_lcd_cry_3_c_0.INIT0="0xC33C";
defparam un9_r_accu_lcd_cry_3_c_0.INIT1="0xC33C";
// @40:438
  CCU2_B un9_r_accu_lcd_cry_1_c_0 (
	.CIN(un9_r_accu_lcd_cry_0),
	.A0(GND),
	.A1(GND),
	.B0(un9_r_accu_lcd_cry_1_c_0_RNO),
	.B1(un9_r_accu_lcd_cry_1_c_0_RNO_0),
	.C0(r_accu_lcd[1]),
	.C1(r_accu_lcd[2]),
	.COUT(un9_r_accu_lcd_cry_2),
	.S0(un9_r_accu_lcd[1]),
	.S1(un9_r_accu_lcd[2])
);
defparam un9_r_accu_lcd_cry_1_c_0.INIT0="0xC33C";
defparam un9_r_accu_lcd_cry_1_c_0.INIT1="0xC33C";
// @40:438
  CCU2_B un9_r_accu_lcd_cry_0_c_0 (
	.CIN(),
	.A0(GND),
	.A1(GND),
	.B0(GND),
	.B1(un9_r_accu_lcd_cry_0_c_0_RNO),
	.C0(GND),
	.C1(r_accu_lcd[0]),
	.COUT(un9_r_accu_lcd_cry_0),
	.S0(N_7),
	.S1(un9_r_accu_lcd[0])
);
defparam un9_r_accu_lcd_cry_0_c_0.INIT0="0xC33C";
defparam un9_r_accu_lcd_cry_0_c_0.INIT1="0xC33C";
  CCU2_B \b_accu_lcd_RNO_0[9]  (
	.CIN(un9_b_accu_lcd_cry_8),
	.A0(b_accu_lcd[9]),
	.A1(GND),
	.B0(GND),
	.B1(GND),
	.C0(GND),
	.C1(GND),
	.COUT(N_8),
	.S0(un9_b_accu_lcd[9]),
	.S1(N_9)
);
defparam \b_accu_lcd_RNO_0[9] .INIT0="0x55AA";
defparam \b_accu_lcd_RNO_0[9] .INIT1="0xC33C";
// @40:440
  CCU2_B un9_b_accu_lcd_cry_7_0_c_0 (
	.CIN(un9_b_accu_lcd_cry_6),
	.A0(GND),
	.A1(GND),
	.B0(b_accu_lcd[7]),
	.B1(b_accu_lcd[8]),
	.C0(un9_b_accu_lcd_cry_7_0_c_0_RNO),
	.C1(GND),
	.COUT(un9_b_accu_lcd_cry_8),
	.S0(un9_b_accu_lcd[7]),
	.S1(un9_b_accu_lcd[8])
);
defparam un9_b_accu_lcd_cry_7_0_c_0.INIT0="0xC33C";
defparam un9_b_accu_lcd_cry_7_0_c_0.INIT1="0x9966";
// @40:440
  CCU2_B un9_b_accu_lcd_cry_5_0_c_0 (
	.CIN(un9_b_accu_lcd_cry_4),
	.A0(GND),
	.A1(GND),
	.B0(b_accu_lcd[5]),
	.B1(b_accu_lcd[6]),
	.C0(un9_b_accu_lcd_cry_5_0_c_0_RNO),
	.C1(un9_b_accu_lcd_cry_5_0_c_0_RNO_0),
	.COUT(un9_b_accu_lcd_cry_6),
	.S0(un9_b_accu_lcd[5]),
	.S1(un9_b_accu_lcd[6])
);
defparam un9_b_accu_lcd_cry_5_0_c_0.INIT0="0xC33C";
defparam un9_b_accu_lcd_cry_5_0_c_0.INIT1="0xC33C";
// @40:440
  CCU2_B un9_b_accu_lcd_cry_3_0_c_0 (
	.CIN(un9_b_accu_lcd_cry_2),
	.A0(GND),
	.A1(GND),
	.B0(b_accu_lcd[3]),
	.B1(b_accu_lcd[4]),
	.C0(un9_b_accu_lcd_cry_3_0_c_0_RNO),
	.C1(un9_b_accu_lcd_cry_3_0_c_0_RNO_0),
	.COUT(un9_b_accu_lcd_cry_4),
	.S0(un9_b_accu_lcd[3]),
	.S1(un9_b_accu_lcd[4])
);
defparam un9_b_accu_lcd_cry_3_0_c_0.INIT0="0xC33C";
defparam un9_b_accu_lcd_cry_3_0_c_0.INIT1="0xC33C";
// @40:440
  CCU2_B un9_b_accu_lcd_cry_1_0_c_0 (
	.CIN(un9_b_accu_lcd_cry_0),
	.A0(GND),
	.A1(GND),
	.B0(b_accu_lcd[1]),
	.B1(b_accu_lcd[2]),
	.C0(un9_b_accu_lcd_cry_1_0_c_0_RNO),
	.C1(un9_b_accu_lcd_cry_1_0_c_0_RNO_0),
	.COUT(un9_b_accu_lcd_cry_2),
	.S0(un9_b_accu_lcd[1]),
	.S1(un9_b_accu_lcd[2])
);
defparam un9_b_accu_lcd_cry_1_0_c_0.INIT0="0xC33C";
defparam un9_b_accu_lcd_cry_1_0_c_0.INIT1="0xC33C";
// @40:440
  CCU2_B un9_b_accu_lcd_cry_0_0_c_0 (
	.CIN(),
	.A0(GND),
	.A1(GND),
	.B0(GND),
	.B1(b_accu_lcd[0]),
	.C0(GND),
	.C1(un9_b_accu_lcd_cry_0_0_c_0_RNO),
	.COUT(un9_b_accu_lcd_cry_0),
	.S0(N_10),
	.S1(un9_b_accu_lcd[0])
);
defparam un9_b_accu_lcd_cry_0_0_c_0.INIT0="0xC33C";
defparam un9_b_accu_lcd_cry_0_0_c_0.INIT1="0xC33C";
// @40:149
  CCU2_B pcnt_2_cry_8_c_0 (
	.CIN(pcnt_2_cry_7),
	.A0(GND),
	.A1(pcnt[9]),
	.B0(pcnt[8]),
	.B1(GND),
	.C0(GND),
	.C1(GND),
	.COUT(pcnt_2_cry_8_c_0_COUT),
	.S0(pcnt_2[8]),
	.S1(pcnt_2[9])
);
defparam pcnt_2_cry_8_c_0.INIT0="0x9966";
defparam pcnt_2_cry_8_c_0.INIT1="0x55AA";
// @40:149
  CCU2_B pcnt_2_cry_6_c_0 (
	.CIN(pcnt_2_cry_5),
	.A0(GND),
	.A1(GND),
	.B0(pcnt[6]),
	.B1(pcnt[7]),
	.C0(GND),
	.C1(GND),
	.COUT(pcnt_2_cry_7),
	.S0(pcnt_2[6]),
	.S1(pcnt_2[7])
);
defparam pcnt_2_cry_6_c_0.INIT0="0x9966";
defparam pcnt_2_cry_6_c_0.INIT1="0x9966";
// @40:149
  CCU2_B pcnt_2_cry_4_c_0 (
	.CIN(pcnt_2_cry_3),
	.A0(GND),
	.A1(GND),
	.B0(pcnt[4]),
	.B1(pcnt[5]),
	.C0(GND),
	.C1(GND),
	.COUT(pcnt_2_cry_5),
	.S0(pcnt_2[4]),
	.S1(pcnt_2[5])
);
defparam pcnt_2_cry_4_c_0.INIT0="0x9966";
defparam pcnt_2_cry_4_c_0.INIT1="0x9966";
// @40:149
  CCU2_B pcnt_2_cry_2_c_0 (
	.CIN(pcnt_2_cry_1),
	.A0(GND),
	.A1(GND),
	.B0(pcnt[2]),
	.B1(pcnt[3]),
	.C0(GND),
	.C1(GND),
	.COUT(pcnt_2_cry_3),
	.S0(pcnt_2[2]),
	.S1(pcnt_2[3])
);
defparam pcnt_2_cry_2_c_0.INIT0="0x9966";
defparam pcnt_2_cry_2_c_0.INIT1="0x9966";
// @40:149
  CCU2_B pcnt_2_cry_1_c_0 (
	.CIN(),
	.A0(GND),
	.A1(GND),
	.B0(N_553),
	.B1(pcnt[1]),
	.C0(N_553),
	.C1(GND),
	.COUT(pcnt_2_cry_1),
	.S0(N_11),
	.S1(pcnt_2[1])
);
defparam pcnt_2_cry_1_c_0.INIT0="0xC33C";
defparam pcnt_2_cry_1_c_0.INIT1="0x9966";
// @40:271
  CCU2_B un1_lcnt_1_cry_7_c_0 (
	.CIN(un1_lcnt_1_cry_6),
	.A0(GND),
	.A1(lcnt[8]),
	.B0(lcnt[7]),
	.B1(GND),
	.C0(GND),
	.C1(GND),
	.COUT(un1_lcnt_1_cry_7_c_0_COUT),
	.S0(un1_lcnt_1_cry_7_c_0_S0),
	.S1(un1_lcnt_1_cry_7_c_0_S1)
);
defparam un1_lcnt_1_cry_7_c_0.INIT0="0x9966";
defparam un1_lcnt_1_cry_7_c_0.INIT1="0x55AA";
// @40:271
  CCU2_B un1_lcnt_1_cry_5_c_0 (
	.CIN(un1_lcnt_1_cry_4),
	.A0(GND),
	.A1(GND),
	.B0(lcnt[5]),
	.B1(lcnt[6]),
	.C0(GND),
	.C1(GND),
	.COUT(un1_lcnt_1_cry_6),
	.S0(un1_lcnt_1_cry_5_c_0_S0),
	.S1(un1_lcnt_1_cry_5_c_0_S1)
);
defparam un1_lcnt_1_cry_5_c_0.INIT0="0x9966";
defparam un1_lcnt_1_cry_5_c_0.INIT1="0x9966";
// @40:271
  CCU2_B un1_lcnt_1_cry_3_c_0 (
	.CIN(un1_lcnt_1_cry_2),
	.A0(GND),
	.A1(GND),
	.B0(lcnt[3]),
	.B1(lcnt[4]),
	.C0(GND),
	.C1(GND),
	.COUT(un1_lcnt_1_cry_4),
	.S0(un1_lcnt_1_cry_3_c_0_S0),
	.S1(un1_lcnt_1_cry_3_c_0_S1)
);
defparam un1_lcnt_1_cry_3_c_0.INIT0="0x9966";
defparam un1_lcnt_1_cry_3_c_0.INIT1="0x9966";
// @40:271
  CCU2_B un1_lcnt_1_cry_1_c_0 (
	.CIN(un1_lcnt_1_cry_0),
	.A0(GND),
	.A1(GND),
	.B0(lcnt[1]),
	.B1(lcnt[2]),
	.C0(GND),
	.C1(GND),
	.COUT(un1_lcnt_1_cry_2),
	.S0(un1_lcnt_1_cry_1_c_0_S0),
	.S1(un1_lcnt_1_cry_1_c_0_S1)
);
defparam un1_lcnt_1_cry_1_c_0.INIT0="0x9966";
defparam un1_lcnt_1_cry_1_c_0.INIT1="0x9966";
// @40:271
  CCU2_B un1_lcnt_1_cry_0_c_0 (
	.CIN(),
	.A0(GND),
	.A1(GND),
	.B0(N_427),
	.B1(lcnt[0]),
	.C0(N_427),
	.C1(GND),
	.COUT(un1_lcnt_1_cry_0),
	.S0(N_12),
	.S1(un1_lcnt_1_cry_0_c_0_S1)
);
defparam un1_lcnt_1_cry_0_c_0.INIT0="0xC33C";
defparam un1_lcnt_1_cry_0_c_0.INIT1="0x9966";
  CCU2_B \rbcnt_lcd_RNO[7]  (
	.CIN(rbcnt_lcd_cry[6]),
	.A0(rbcnt_lcd[7]),
	.A1(GND),
	.B0(GND),
	.B1(GND),
	.C0(N_290),
	.C1(GND),
	.COUT(N_23),
	.S0(rbcnt_lcd_lm[7]),
	.S1(N_24)
);
defparam \rbcnt_lcd_RNO[7] .INIT0="0x050A";
defparam \rbcnt_lcd_RNO[7] .INIT1="0xC33C";
// @40:316
  CCU2_B \rbcnt_lcd_cry_c_0[5]  (
	.CIN(rbcnt_lcd_cry[4]),
	.A0(N_290),
	.A1(N_290),
	.B0(rbcnt_lcd[5]),
	.B1(rbcnt_lcd[6]),
	.C0(GND),
	.C1(GND),
	.COUT(rbcnt_lcd_cry[6]),
	.S0(rbcnt_lcd_lm[5]),
	.S1(rbcnt_lcd_lm[6])
);
defparam \rbcnt_lcd_cry_c_0[5] .INIT0="0x1144";
defparam \rbcnt_lcd_cry_c_0[5] .INIT1="0x1144";
// @40:316
  CCU2_B \rbcnt_lcd_cry_c_0[3]  (
	.CIN(rbcnt_lcd_cry[2]),
	.A0(N_290),
	.A1(N_290),
	.B0(rbcnt_lcd[3]),
	.B1(rbcnt_lcd[4]),
	.C0(GND),
	.C1(GND),
	.COUT(rbcnt_lcd_cry[4]),
	.S0(rbcnt_lcd_lm[3]),
	.S1(rbcnt_lcd_lm[4])
);
defparam \rbcnt_lcd_cry_c_0[3] .INIT0="0x1144";
defparam \rbcnt_lcd_cry_c_0[3] .INIT1="0x1144";
// @40:316
  CCU2_B \rbcnt_lcd_cry_c_0[1]  (
	.CIN(rbcnt_lcd_cry[0]),
	.A0(N_290),
	.A1(N_290),
	.B0(rbcnt_lcd[1]),
	.B1(rbcnt_lcd[2]),
	.C0(GND),
	.C1(GND),
	.COUT(rbcnt_lcd_cry[2]),
	.S0(rbcnt_lcd_lm[1]),
	.S1(rbcnt_lcd_lm[2])
);
defparam \rbcnt_lcd_cry_c_0[1] .INIT0="0x1144";
defparam \rbcnt_lcd_cry_c_0[1] .INIT1="0x1144";
// @40:316
  CCU2_B \rbcnt_lcd_cry_c_0[0]  (
	.CIN(),
	.A0(GND),
	.A1(N_290),
	.B0(VCC),
	.B1(rbcnt_lcd[0]),
	.C0(VCC),
	.C1(GND),
	.COUT(rbcnt_lcd_cry[0]),
	.S0(N_25),
	.S1(rbcnt_lcd_lm[0])
);
defparam \rbcnt_lcd_cry_c_0[0] .INIT0="0xC33C";
defparam \rbcnt_lcd_cry_c_0[0] .INIT1="0x1144";
// @40:397
  dpram256x32_0 u_ram256x32_accu0_lcd (
	.b_accu_lcd(b_accu_lcd[9:0]),
	.g_accu_lcd(g_accu_lcd[10:0]),
	.rdata_lcd(rdata_lcd[30:0]),
	.r_accu_lcd(r_accu_lcd[9:0]),
	.rbcnt_lcd(rbcnt_lcd[7:0]),
	.rbcnt_lcd_i_0(rbcnt_lcd_i[0]),
	.wbcnt_lcd_1(wbcnt_lcd_1[7:1]),
	.cam_pclk_c(cam_pclk_c),
	.c_we_lcd(c_we_lcd)
);
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* ice40_himax_video_process_128_NONE_0s_UNSIGNED_LCD_71_583_32_288 */

module dpram_lcd_fifo_ipgen_lscc_ram_dp_core_Z6_layer0 (
  rdata,
  waddr,
  raddr,
  w_pix,
  o_pix_0_i_0,
  o_pix_0_i_1,
  o_pix_0_i_3,
  o_pix_we_0_i,
  cam_pclk_c,
  clk
)
;
output [15:0] rdata ;
input [7:0] waddr ;
input [7:0] raddr ;
input [15:0] w_pix ;
input o_pix_0_i_0 ;
input o_pix_0_i_1 ;
input o_pix_0_i_3 ;
input o_pix_we_0_i ;
input cam_pclk_c ;
input clk ;
wire o_pix_0_i_0 ;
wire o_pix_0_i_1 ;
wire o_pix_0_i_3 ;
wire o_pix_we_0_i ;
wire cam_pclk_c ;
wire clk ;
wire GND ;
wire VCC ;
// @58:4177
  PDP4K \ICE_MEM.u_mem0  (
	.DI({w_pix[15:14], o_pix_0_i_3, w_pix[12], o_pix_0_i_1, o_pix_0_i_0, w_pix[9:0]}),
	.MASK_N({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.ADR({GND, GND, GND, raddr[7:0]}),
	.CKR(clk),
	.CER(VCC),
	.RE(VCC),
	.ADW({GND, GND, GND, waddr[7:0]}),
	.CKW(cam_pclk_c),
	.CEW(VCC),
	.WE(o_pix_we_0_i),
	.DO(rdata[15:0])
);
defparam \ICE_MEM.u_mem0 .INITVAL_0="0x2C0101012D012C010101B3002D012C010101B2002D012C010101B10011000100";
defparam \ICE_MEM.u_mem0 .INITVAL_1="0xC30000010A01C200C501C10084010201A201C0000701B40002011501B6002D01";
defparam \ICE_MEM.u_mem0 .INITVAL_2="0x0001020100012A0005013A00C801360020000E01C500EE018A01C4002A018A01";
defparam \ICE_MEM.u_mem0 .INITVAL_3="0x290029002900290029002900290029002900130082010001030100012B008101";
defparam \ICE_MEM.u_mem0 .INITVAL_4="0x2900290029002900290029002900290029002900290029002900290029002900";
defparam \ICE_MEM.u_mem0 .INITVAL_5="0x2900290029002900290029002900290029002900290029002900290029002900";
defparam \ICE_MEM.u_mem0 .INITVAL_6="0x2900290029002900290029002900290029002900290029002900290029002900";
defparam \ICE_MEM.u_mem0 .INITVAL_7="0x2900290029002900290029002900290029002900290029002900290029002900";
defparam \ICE_MEM.u_mem0 .INITVAL_8="0x2900290029002900290029002900290029002900290029002900290029002900";
defparam \ICE_MEM.u_mem0 .INITVAL_9="0x2900290029002900290029002900290029002900290029002900290029002900";
defparam \ICE_MEM.u_mem0 .INITVAL_A="0x2900290029002900290029002900290029002900290029002900290029002900";
defparam \ICE_MEM.u_mem0 .INITVAL_B="0x2900290029002900290029002900290029002900290029002900290029002900";
defparam \ICE_MEM.u_mem0 .INITVAL_C="0x2900290029002900290029002900290029002900290029002900290029002900";
defparam \ICE_MEM.u_mem0 .INITVAL_D="0x2900290029002900290029002900290029002900290029002900290029002900";
defparam \ICE_MEM.u_mem0 .INITVAL_E="0x2900290029002900290029002900290029002900290029002900290029002900";
defparam \ICE_MEM.u_mem0 .INITVAL_F="0x2900290029002900290029002900290029002900290029002900290029002900";
defparam \ICE_MEM.u_mem0 .DATA_WIDTH_W="16";
defparam \ICE_MEM.u_mem0 .DATA_WIDTH_R="16";
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* dpram_lcd_fifo_ipgen_lscc_ram_dp_core_Z6_layer0 */

module dpram_lcd_fifo_ipgen_lscc_ram_dp_main_Z5_layer0 (
  o_pix_0_i_0,
  o_pix_0_i_1,
  o_pix_0_i_3,
  w_pix,
  raddr,
  waddr,
  rdata,
  clk,
  cam_pclk_c,
  o_pix_we_0_i
)
;
input o_pix_0_i_0 ;
input o_pix_0_i_1 ;
input o_pix_0_i_3 ;
input [15:0] w_pix ;
input [7:0] raddr ;
input [7:0] waddr ;
output [15:0] rdata ;
input clk ;
input cam_pclk_c ;
input o_pix_we_0_i ;
wire o_pix_0_i_0 ;
wire o_pix_0_i_1 ;
wire o_pix_0_i_3 ;
wire clk ;
wire cam_pclk_c ;
wire o_pix_we_0_i ;
wire N_2396 ;
wire N_2397 ;
wire N_2398 ;
wire GND_x ;
wire VCC_x ;
wire GND ;
wire VCC ;
// @58:902
  dpram_lcd_fifo_ipgen_lscc_ram_dp_core_Z6_layer0 \NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].mem_init.u_mem0  (
	.rdata(rdata[15:0]),
	.waddr(waddr[7:0]),
	.raddr(raddr[7:0]),
	.w_pix({w_pix[15:14], N_2398, w_pix[12], N_2397, N_2396, w_pix[9:0]}),
	.o_pix_0_i_0(o_pix_0_i_0),
	.o_pix_0_i_1(o_pix_0_i_1),
	.o_pix_0_i_3(o_pix_0_i_3),
	.o_pix_we_0_i(o_pix_we_0_i),
	.cam_pclk_c(cam_pclk_c),
	.clk(clk)
);
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* dpram_lcd_fifo_ipgen_lscc_ram_dp_main_Z5_layer0 */

module dpram_lcd_fifo_ipgen_lscc_ram_dp_Z7_layer0 (
  rdata,
  waddr,
  raddr,
  w_pix,
  o_pix_0_i_0,
  o_pix_0_i_1,
  o_pix_0_i_3,
  o_pix_we_0_i,
  cam_pclk_c,
  clk
)
;
output [15:0] rdata ;
input [7:0] waddr ;
input [7:0] raddr ;
input [15:0] w_pix ;
input o_pix_0_i_0 ;
input o_pix_0_i_1 ;
input o_pix_0_i_3 ;
input o_pix_we_0_i ;
input cam_pclk_c ;
input clk ;
wire o_pix_0_i_0 ;
wire o_pix_0_i_1 ;
wire o_pix_0_i_3 ;
wire o_pix_we_0_i ;
wire cam_pclk_c ;
wire clk ;
wire N_2399 ;
wire N_2400 ;
wire N_2401 ;
wire GND_x ;
wire VCC_x ;
wire GND ;
wire VCC ;
// @58:381
  dpram_lcd_fifo_ipgen_lscc_ram_dp_main_Z5_layer0 mem_main (
	.o_pix_0_i_0(o_pix_0_i_0),
	.o_pix_0_i_1(o_pix_0_i_1),
	.o_pix_0_i_3(o_pix_0_i_3),
	.w_pix({w_pix[15:14], N_2401, w_pix[12], N_2400, N_2399, w_pix[9:0]}),
	.raddr(raddr[7:0]),
	.waddr(waddr[7:0]),
	.rdata(rdata[15:0]),
	.clk(clk),
	.cam_pclk_c(cam_pclk_c),
	.o_pix_we_0_i(o_pix_we_0_i)
);
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* dpram_lcd_fifo_ipgen_lscc_ram_dp_Z7_layer0 */

module dpram_lcd_fifo (
  o_pix_0_i_0,
  o_pix_0_i_1,
  o_pix_0_i_3,
  w_pix,
  raddr,
  waddr,
  rdata,
  clk,
  cam_pclk_c,
  o_pix_we_0_i
)
;
input o_pix_0_i_0 ;
input o_pix_0_i_1 ;
input o_pix_0_i_3 ;
input [15:0] w_pix ;
input [7:0] raddr ;
input [7:0] waddr ;
output [15:0] rdata ;
input clk ;
input cam_pclk_c ;
input o_pix_we_0_i ;
wire o_pix_0_i_0 ;
wire o_pix_0_i_1 ;
wire o_pix_0_i_3 ;
wire clk ;
wire cam_pclk_c ;
wire o_pix_we_0_i ;
wire N_2402 ;
wire N_2403 ;
wire N_2404 ;
wire GND_x ;
wire VCC_x ;
wire GND ;
wire VCC ;
// @58:116
  dpram_lcd_fifo_ipgen_lscc_ram_dp_Z7_layer0 lscc_ram_dp_inst (
	.rdata(rdata[15:0]),
	.waddr(waddr[7:0]),
	.raddr(raddr[7:0]),
	.w_pix({w_pix[15:14], N_2404, w_pix[12], N_2403, N_2402, w_pix[9:0]}),
	.o_pix_0_i_0(o_pix_0_i_0),
	.o_pix_0_i_1(o_pix_0_i_1),
	.o_pix_0_i_3(o_pix_0_i_3),
	.o_pix_we_0_i(o_pix_we_0_i),
	.cam_pclk_c(cam_pclk_c),
	.clk(clk)
);
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* dpram_lcd_fifo */

module spi_lcd_tx_0_LCD (
  w_pix,
  o_pix_0_i_0,
  o_pix_0_i_1,
  o_pix_0_i_3,
  pix_wr_d_0,
  o_pix_we_0_i,
  lcd_cmd_wr,
  frame_en,
  spi_mosi_c,
  w_spi_mosi,
  uart_txd_c,
  w_load_done_i,
  w_lcd_mode,
  lcd_spi_mosi_c,
  lcd_spi_css_c,
  w_lcd_running,
  lcd_spi_gpo_c,
  w_load_done,
  w_lcd_init_done,
  lcd_spi_clk_c,
  cam_pclk_c,
  lcd_resetn_c_i,
  clk
)
;
input [15:0] w_pix ;
input o_pix_0_i_0 ;
input o_pix_0_i_1 ;
input o_pix_0_i_3 ;
input pix_wr_d_0 ;
input o_pix_we_0_i ;
input lcd_cmd_wr ;
input frame_en ;
output spi_mosi_c ;
input w_spi_mosi ;
input uart_txd_c ;
input w_load_done_i ;
input w_lcd_mode ;
output lcd_spi_mosi_c ;
output lcd_spi_css_c ;
output w_lcd_running ;
output lcd_spi_gpo_c ;
input w_load_done ;
output w_lcd_init_done ;
output lcd_spi_clk_c ;
input cam_pclk_c ;
input lcd_resetn_c_i ;
input clk ;
wire o_pix_0_i_0 ;
wire o_pix_0_i_1 ;
wire o_pix_0_i_3 ;
wire pix_wr_d_0 ;
wire o_pix_we_0_i ;
wire lcd_cmd_wr ;
wire frame_en ;
wire spi_mosi_c ;
wire w_spi_mosi ;
wire uart_txd_c ;
wire w_load_done_i ;
wire w_lcd_mode ;
wire lcd_spi_mosi_c ;
wire lcd_spi_css_c ;
wire w_lcd_running ;
wire lcd_spi_gpo_c ;
wire w_load_done ;
wire w_lcd_init_done ;
wire lcd_spi_clk_c ;
wire cam_pclk_c ;
wire lcd_resetn_c_i ;
wire clk ;
wire [9:0] raddr;
wire [9:0] raddr_lm;
wire [9:0] waddr;
wire [9:0] waddr_lm;
wire [9:0] waddr_clk_d;
wire [9:0] waddr_clk;
wire [14:0] rdata_shift;
wire [14:1] rdata_shift_RNO;
wire [3:1] bit_cnt;
wire [15:0] rdata;
wire [8:0] waddr_s;
wire [3:3] bit_cnt_2_0;
wire [8:0] waddr_cry;
wire [8:0] raddr_cry;
wire raddre_0_i ;
wire waddre_0_i ;
wire waddr_0 ;
wire VCC ;
wire clk_phase_i ;
wire clk_phase ;
wire GND ;
wire un3_empty_0_i ;
wire SPI_GPO ;
wire N_186 ;
wire N_175 ;
wire N_164 ;
wire N_142 ;
wire N_131 ;
wire N_65 ;
wire N_45 ;
wire bit_cnt_scalar ;
wire bit_cnt_0 ;
wire bit_cnt_1 ;
wire CO0 ;
wire bit_cnt_2 ;
wire un3_empty_0 ;
wire un1_o_running16_0 ;
wire SPI_CSS ;
wire SPI_MOSI ;
wire SPI_GPO_2_0 ;
wire SPI_MOSI_4_u_xx_mm_1_1 ;
wire un5_rd_0 ;
wire SPI_MOSI_4_u_xx_mm_1 ;
wire o_running_2_sqmuxa_0 ;
wire SPI_CSS_RNO_0 ;
wire empty ;
wire g0_2 ;
wire g0_1 ;
wire g0_0 ;
wire empty_16_1 ;
wire empty_16_2 ;
wire empty_16_3 ;
wire g0_6 ;
wire empty_17_9 ;
wire SPI_MOSI_4_0 ;
wire CO1 ;
wire un3_SPI_GPO ;
wire empty_17_5 ;
wire empty_17_4 ;
wire empty_17_3 ;
wire empty_17_2 ;
wire empty_17_1 ;
wire empty_17_0 ;
wire empty_16_0 ;
wire un2_rd_0 ;
wire waddre_0 ;
wire rd_0 ;
wire empty_16 ;
wire rd_d ;
wire N_2405 ;
wire N_2406 ;
wire N_2407 ;
wire N_4 ;
wire N_5 ;
wire N_6 ;
wire N_7 ;
// @42:103
  FD1P3DZ \raddr_Z[9]  (
	.Q(raddr[9]),
	.D(raddr_lm[9]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(raddre_0_i)
);
// @42:103
  FD1P3DZ \raddr_Z[8]  (
	.Q(raddr[8]),
	.D(raddr_lm[8]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(raddre_0_i)
);
// @42:103
  FD1P3DZ \raddr_Z[7]  (
	.Q(raddr[7]),
	.D(raddr_lm[7]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(raddre_0_i)
);
// @42:103
  FD1P3DZ \raddr_Z[6]  (
	.Q(raddr[6]),
	.D(raddr_lm[6]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(raddre_0_i)
);
// @42:103
  FD1P3DZ \raddr_Z[5]  (
	.Q(raddr[5]),
	.D(raddr_lm[5]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(raddre_0_i)
);
// @42:103
  FD1P3DZ \raddr_Z[4]  (
	.Q(raddr[4]),
	.D(raddr_lm[4]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(raddre_0_i)
);
// @42:103
  FD1P3DZ \raddr_Z[3]  (
	.Q(raddr[3]),
	.D(raddr_lm[3]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(raddre_0_i)
);
// @42:103
  FD1P3DZ \raddr_Z[2]  (
	.Q(raddr[2]),
	.D(raddr_lm[2]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(raddre_0_i)
);
// @42:103
  FD1P3DZ \raddr_Z[1]  (
	.Q(raddr[1]),
	.D(raddr_lm[1]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(raddre_0_i)
);
// @42:103
  FD1P3DZ \raddr_Z[0]  (
	.Q(raddr[0]),
	.D(raddr_lm[0]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(raddre_0_i)
);
// @42:73
  FD1P3DZ \waddr_Z[9]  (
	.Q(waddr[9]),
	.D(waddr_lm[9]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(waddre_0_i)
);
// @42:73
  FD1P3BZ \waddr_Z[8]  (
	.Q(waddr[8]),
	.D(waddr_0),
	.CK(cam_pclk_c),
	.PD(lcd_resetn_c_i),
	.SP(VCC)
);
// @42:73
  FD1P3DZ \waddr_Z[7]  (
	.Q(waddr[7]),
	.D(waddr_lm[7]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(waddre_0_i)
);
// @42:73
  FD1P3DZ \waddr_Z[6]  (
	.Q(waddr[6]),
	.D(waddr_lm[6]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(waddre_0_i)
);
// @42:73
  FD1P3DZ \waddr_Z[5]  (
	.Q(waddr[5]),
	.D(waddr_lm[5]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(waddre_0_i)
);
// @42:73
  FD1P3DZ \waddr_Z[4]  (
	.Q(waddr[4]),
	.D(waddr_lm[4]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(waddre_0_i)
);
// @42:73
  FD1P3DZ \waddr_Z[3]  (
	.Q(waddr[3]),
	.D(waddr_lm[3]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(waddre_0_i)
);
// @42:73
  FD1P3DZ \waddr_Z[2]  (
	.Q(waddr[2]),
	.D(waddr_lm[2]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(waddre_0_i)
);
// @42:73
  FD1P3DZ \waddr_Z[1]  (
	.Q(waddr[1]),
	.D(waddr_lm[1]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(waddre_0_i)
);
// @42:73
  FD1P3DZ \waddr_Z[0]  (
	.Q(waddr[0]),
	.D(waddr_lm[0]),
	.CK(cam_pclk_c),
	.CD(lcd_resetn_c_i),
	.SP(waddre_0_i)
);
// @42:229
  FD1P3BZ SPI_CLK (
	.Q(lcd_spi_clk_c),
	.D(clk_phase_i),
	.CK(clk),
	.PD(lcd_resetn_c_i),
	.SP(VCC)
);
// @42:41
  FD1P3DZ clk_phase_Z (
	.Q(clk_phase),
	.D(clk_phase_i),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @42:93
  FD1P3DZ \waddr_clk_d_Z[3]  (
	.Q(waddr_clk_d[3]),
	.D(waddr_clk[3]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @42:93
  FD1P3DZ \waddr_clk_d_Z[2]  (
	.Q(waddr_clk_d[2]),
	.D(waddr_clk[2]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @42:93
  FD1P3DZ \waddr_clk_d_Z[1]  (
	.Q(waddr_clk_d[1]),
	.D(waddr_clk[1]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @42:93
  FD1P3DZ \waddr_clk_d_Z[0]  (
	.Q(waddr_clk_d[0]),
	.D(waddr_clk[0]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @42:93
  FD1P3DZ \waddr_clk_Z[9]  (
	.Q(waddr_clk[9]),
	.D(waddr[9]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @42:93
  FD1P3DZ \waddr_clk_Z[8]  (
	.Q(waddr_clk[8]),
	.D(waddr[8]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @42:93
  FD1P3DZ \waddr_clk_Z[7]  (
	.Q(waddr_clk[7]),
	.D(waddr[7]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @42:93
  FD1P3DZ \waddr_clk_Z[6]  (
	.Q(waddr_clk[6]),
	.D(waddr[6]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @42:93
  FD1P3DZ \waddr_clk_Z[5]  (
	.Q(waddr_clk[5]),
	.D(waddr[5]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @42:93
  FD1P3DZ \waddr_clk_Z[4]  (
	.Q(waddr_clk[4]),
	.D(waddr[4]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @42:93
  FD1P3DZ \waddr_clk_Z[3]  (
	.Q(waddr_clk[3]),
	.D(waddr[3]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @42:93
  FD1P3DZ \waddr_clk_Z[2]  (
	.Q(waddr_clk[2]),
	.D(waddr[2]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @42:93
  FD1P3DZ \waddr_clk_Z[1]  (
	.Q(waddr_clk[1]),
	.D(waddr[1]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @42:93
  FD1P3DZ \waddr_clk_Z[0]  (
	.Q(waddr_clk[0]),
	.D(waddr[0]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @42:93
  FD1P3DZ \waddr_clk_d_Z[9]  (
	.Q(waddr_clk_d[9]),
	.D(waddr_clk[9]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @42:93
  FD1P3DZ \waddr_clk_d_Z[8]  (
	.Q(waddr_clk_d[8]),
	.D(waddr_clk[8]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @42:93
  FD1P3DZ \waddr_clk_d_Z[7]  (
	.Q(waddr_clk_d[7]),
	.D(waddr_clk[7]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @42:93
  FD1P3DZ \waddr_clk_d_Z[6]  (
	.Q(waddr_clk_d[6]),
	.D(waddr_clk[6]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @42:93
  FD1P3DZ \waddr_clk_d_Z[5]  (
	.Q(waddr_clk_d[5]),
	.D(waddr_clk[5]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @42:93
  FD1P3DZ \waddr_clk_d_Z[4]  (
	.Q(waddr_clk_d[4]),
	.D(waddr_clk[4]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @42:83
  FD1P3DZ o_init_done (
	.Q(w_lcd_init_done),
	.D(w_load_done),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(un3_empty_0_i)
);
// @42:273
  FD1P3DZ SPI_GPO_Z (
	.Q(lcd_spi_gpo_c),
	.D(SPI_GPO),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @42:263
  FD1P3DZ \rdata_shift_Z[14]  (
	.Q(rdata_shift[14]),
	.D(rdata_shift_RNO[14]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(clk_phase)
);
// @42:263
  FD1P3DZ \rdata_shift_Z[13]  (
	.Q(rdata_shift[13]),
	.D(N_186),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(clk_phase)
);
// @42:263
  FD1P3DZ \rdata_shift_Z[12]  (
	.Q(rdata_shift[12]),
	.D(N_175),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(clk_phase)
);
// @42:263
  FD1P3DZ \rdata_shift_Z[11]  (
	.Q(rdata_shift[11]),
	.D(N_164),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(clk_phase)
);
// @42:263
  FD1P3DZ \rdata_shift_Z[10]  (
	.Q(rdata_shift[10]),
	.D(rdata_shift_RNO[10]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(clk_phase)
);
// @42:263
  FD1P3DZ \rdata_shift_Z[9]  (
	.Q(rdata_shift[9]),
	.D(N_142),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(clk_phase)
);
// @42:263
  FD1P3DZ \rdata_shift_Z[8]  (
	.Q(rdata_shift[8]),
	.D(N_131),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(clk_phase)
);
// @42:263
  FD1P3DZ \rdata_shift_Z[7]  (
	.Q(rdata_shift[7]),
	.D(rdata_shift_RNO[7]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(clk_phase)
);
// @42:263
  FD1P3DZ \rdata_shift_Z[6]  (
	.Q(rdata_shift[6]),
	.D(rdata_shift_RNO[6]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(clk_phase)
);
// @42:263
  FD1P3DZ \rdata_shift_Z[5]  (
	.Q(rdata_shift[5]),
	.D(rdata_shift_RNO[5]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(clk_phase)
);
// @42:263
  FD1P3DZ \rdata_shift_Z[4]  (
	.Q(rdata_shift[4]),
	.D(rdata_shift_RNO[4]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(clk_phase)
);
// @42:263
  FD1P3DZ \rdata_shift_Z[3]  (
	.Q(rdata_shift[3]),
	.D(rdata_shift_RNO[3]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(clk_phase)
);
// @42:263
  FD1P3DZ \rdata_shift_Z[2]  (
	.Q(rdata_shift[2]),
	.D(N_65),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(clk_phase)
);
// @42:263
  FD1P3DZ \rdata_shift_Z[1]  (
	.Q(rdata_shift[1]),
	.D(rdata_shift_RNO[1]),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(clk_phase)
);
// @42:263
  FD1P3DZ \rdata_shift_Z[0]  (
	.Q(rdata_shift[0]),
	.D(N_45),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(clk_phase)
);
// @42:63
  FD1P3DZ \bit_cnt_Z[3]  (
	.Q(bit_cnt[3]),
	.D(bit_cnt_scalar),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @42:63
  FD1P3DZ \bit_cnt_Z[2]  (
	.Q(bit_cnt[2]),
	.D(bit_cnt_0),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @42:63
  FD1P3DZ \bit_cnt_Z[1]  (
	.Q(bit_cnt[1]),
	.D(bit_cnt_1),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @42:63
  FD1P3DZ \bit_cnt[0]  (
	.Q(CO0),
	.D(bit_cnt_2),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @42:49
  FD1P3DZ o_running (
	.Q(w_lcd_running),
	.D(un3_empty_0),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(un1_o_running16_0)
);
// @42:237
  FD1P3BZ SPI_CSS_Z (
	.Q(lcd_spi_css_c),
	.D(SPI_CSS),
	.CK(clk),
	.PD(lcd_resetn_c_i),
	.SP(VCC)
);
// @42:251
  FD1P3BZ SPI_MOSI_Z (
	.Q(lcd_spi_mosi_c),
	.D(SPI_MOSI),
	.CK(clk),
	.PD(lcd_resetn_c_i),
	.SP(VCC)
);
  LUT4 SPI_GPO_RNO_0 (
	.A(rdata[0]),
	.B(w_lcd_mode),
	.C(w_lcd_init_done),
	.D(GND),
	.Z(SPI_GPO_2_0)
);
defparam SPI_GPO_RNO_0.INIT="0x1515";
  LUT4 SPI_MOSI_RNO_1 (
	.A(SPI_MOSI_4_u_xx_mm_1_1),
	.B(bit_cnt[1]),
	.C(un5_rd_0),
	.D(w_lcd_running),
	.Z(SPI_MOSI_4_u_xx_mm_1)
);
defparam SPI_MOSI_RNO_1.INIT="0x80AA";
  LUT4 SPI_MOSI_RNO_2 (
	.A(CO0),
	.B(rdata[15]),
	.C(rdata_shift[14]),
	.D(w_lcd_running),
	.Z(SPI_MOSI_4_u_xx_mm_1_1)
);
defparam SPI_MOSI_RNO_2.INIT="0x283C";
  LUT4 SPI_CSS_RNO_0_cZ (
	.A(lcd_spi_css_c),
	.B(clk_phase),
	.C(o_running_2_sqmuxa_0),
	.D(w_load_done),
	.Z(SPI_CSS_RNO_0)
);
defparam SPI_CSS_RNO_0_cZ.INIT="0x5150";
  LUT4 SPI_CSS_RNO (
	.A(SPI_CSS_RNO_0),
	.B(clk_phase),
	.C(empty),
	.D(w_load_done),
	.Z(SPI_CSS)
);
defparam SPI_CSS_RNO.INIT="0x515F";
  LUT4 \waddr_clk_RNI0I9U[0]  (
	.A(waddr_clk[0]),
	.B(waddr_clk[1]),
	.C(waddr_clk_d[0]),
	.D(waddr_clk_d[1]),
	.Z(g0_2)
);
defparam \waddr_clk_RNI0I9U[0] .INIT="0x8421";
  LUT4 \waddr_clk_RNI0JAU[8]  (
	.A(waddr_clk[8]),
	.B(waddr_clk[9]),
	.C(waddr_clk_d[8]),
	.D(waddr_clk_d[9]),
	.Z(g0_1)
);
defparam \waddr_clk_RNI0JAU[8] .INIT="0x8421";
  LUT4 \waddr_clk_RNI8Q9U[2]  (
	.A(waddr_clk[2]),
	.B(waddr_clk[3]),
	.C(waddr_clk_d[2]),
	.D(waddr_clk_d[3]),
	.Z(g0_0)
);
defparam \waddr_clk_RNI8Q9U[2] .INIT="0x8421";
  LUT4 \waddr_clk_RNIKTT24[2]  (
	.A(empty_16_1),
	.B(empty_16_2),
	.C(empty_16_3),
	.D(g0_0),
	.Z(g0_6)
);
defparam \waddr_clk_RNIKTT24[2] .INIT="0x8000";
  LUT4 \waddr_clk_RNIKDJVA[0]  (
	.A(empty_17_9),
	.B(g0_1),
	.C(g0_2),
	.D(g0_6),
	.Z(empty)
);
defparam \waddr_clk_RNIKDJVA[0] .INIT="0x8000";
  LUT4 SPI_MOSI_RNO_0 (
	.A(SPI_MOSI_4_u_xx_mm_1),
	.B(empty),
	.C(rdata_shift[14]),
	.D(w_load_done),
	.Z(SPI_MOSI_4_0)
);
defparam SPI_MOSI_RNO_0.INIT="0x2D00";
  LUT4 \waddr_RNO[7]  (
	.A(waddr_s[7]),
	.B(w_load_done_i),
	.C(GND),
	.D(GND),
	.Z(waddr_lm[7])
);
defparam \waddr_RNO[7] .INIT="0x2222";
  LUT4 \waddr_RNO[6]  (
	.A(waddr_s[6]),
	.B(w_load_done_i),
	.C(GND),
	.D(GND),
	.Z(waddr_lm[6])
);
defparam \waddr_RNO[6] .INIT="0x2222";
  LUT4 \waddr_RNO[5]  (
	.A(waddr_s[5]),
	.B(w_load_done_i),
	.C(GND),
	.D(GND),
	.Z(waddr_lm[5])
);
defparam \waddr_RNO[5] .INIT="0x2222";
  LUT4 \waddr_RNO[4]  (
	.A(waddr_s[4]),
	.B(w_load_done_i),
	.C(GND),
	.D(GND),
	.Z(waddr_lm[4])
);
defparam \waddr_RNO[4] .INIT="0x2222";
  LUT4 \waddr_RNO[3]  (
	.A(waddr_s[3]),
	.B(w_load_done_i),
	.C(GND),
	.D(GND),
	.Z(waddr_lm[3])
);
defparam \waddr_RNO[3] .INIT="0x2222";
  LUT4 \waddr_RNO[2]  (
	.A(waddr_s[2]),
	.B(w_load_done_i),
	.C(GND),
	.D(GND),
	.Z(waddr_lm[2])
);
defparam \waddr_RNO[2] .INIT="0x2222";
  LUT4 \waddr_RNO[1]  (
	.A(waddr_s[1]),
	.B(w_load_done_i),
	.C(GND),
	.D(GND),
	.Z(waddr_lm[1])
);
defparam \waddr_RNO[1] .INIT="0x2222";
  LUT4 \waddr_RNO[0]  (
	.A(waddr_s[0]),
	.B(w_load_done_i),
	.C(GND),
	.D(GND),
	.Z(waddr_lm[0])
);
defparam \waddr_RNO[0] .INIT="0x2222";
  LUT4 \bit_cnt_RNIHAGF[2]  (
	.A(bit_cnt[2]),
	.B(bit_cnt[3]),
	.C(GND),
	.D(GND),
	.Z(un5_rd_0)
);
defparam \bit_cnt_RNIHAGF[2] .INIT="0x8888";
  LUT4 \bit_cnt_RNID6GF[1]  (
	.A(CO0),
	.B(bit_cnt[1]),
	.C(GND),
	.D(GND),
	.Z(CO1)
);
defparam \bit_cnt_RNID6GF[1] .INIT="0x8888";
  LUT4 clk_phase_RNIL3E1 (
	.A(clk_phase),
	.B(GND),
	.C(GND),
	.D(GND),
	.Z(clk_phase_i)
);
defparam clk_phase_RNIL3E1.INIT="0x5555";
  LUT4 \bit_cnt_RNO_1[3]  (
	.A(w_lcd_init_done),
	.B(w_lcd_mode),
	.C(GND),
	.D(GND),
	.Z(un3_SPI_GPO)
);
defparam \bit_cnt_RNO_1[3] .INIT="0x8888";
  LUT4 spi_mosi (
	.A(uart_txd_c),
	.B(w_load_done),
	.C(w_spi_mosi),
	.D(GND),
	.Z(spi_mosi_c)
);
defparam spi_mosi.INIT="0xB8B8";
  LUT4 \waddr_clk_RNI8Q9U_0[2]  (
	.A(waddr_clk[2]),
	.B(waddr_clk[3]),
	.C(waddr_clk_d[2]),
	.D(waddr_clk_d[3]),
	.Z(empty_17_5)
);
defparam \waddr_clk_RNI8Q9U_0[2] .INIT="0x8421";
  LUT4 \waddr_clk_RNI0I9U_0[0]  (
	.A(waddr_clk[0]),
	.B(waddr_clk[1]),
	.C(waddr_clk_d[0]),
	.D(waddr_clk_d[1]),
	.Z(empty_17_4)
);
defparam \waddr_clk_RNI0I9U_0[0] .INIT="0x8421";
  LUT4 \raddr_RNI4N081[8]  (
	.A(raddr[8]),
	.B(raddr[9]),
	.C(waddr_clk_d[8]),
	.D(waddr_clk_d[9]),
	.Z(empty_17_3)
);
defparam \raddr_RNI4N081[8] .INIT="0x8421";
  LUT4 \waddr_clk_d_RNISE081[6]  (
	.A(raddr[6]),
	.B(raddr[7]),
	.C(waddr_clk_d[6]),
	.D(waddr_clk_d[7]),
	.Z(empty_17_2)
);
defparam \waddr_clk_d_RNISE081[6] .INIT="0x8421";
  LUT4 \waddr_clk_d_RNIK6081[4]  (
	.A(raddr[4]),
	.B(raddr[5]),
	.C(waddr_clk_d[4]),
	.D(waddr_clk_d[5]),
	.Z(empty_17_1)
);
defparam \waddr_clk_d_RNIK6081[4] .INIT="0x8421";
  LUT4 \raddr_RNICUV71[2]  (
	.A(raddr[2]),
	.B(raddr[3]),
	.C(waddr_clk_d[2]),
	.D(waddr_clk_d[3]),
	.Z(empty_17_0)
);
defparam \raddr_RNICUV71[2] .INIT="0x8421";
  LUT4 \waddr_clk_RNIOAAU[6]  (
	.A(waddr_clk[6]),
	.B(waddr_clk[7]),
	.C(waddr_clk_d[6]),
	.D(waddr_clk_d[7]),
	.Z(empty_16_3)
);
defparam \waddr_clk_RNIOAAU[6] .INIT="0x8421";
  LUT4 \waddr_clk_RNIG2AU[4]  (
	.A(waddr_clk[4]),
	.B(waddr_clk[5]),
	.C(waddr_clk_d[4]),
	.D(waddr_clk_d[5]),
	.Z(empty_16_2)
);
defparam \waddr_clk_RNIG2AU[4] .INIT="0x8421";
  LUT4 \raddr_RNI4MV71[0]  (
	.A(raddr[0]),
	.B(raddr[1]),
	.C(waddr_clk_d[0]),
	.D(waddr_clk_d[1]),
	.Z(empty_16_1)
);
defparam \raddr_RNI4MV71[0] .INIT="0x8421";
  LUT4 \waddr_clk_RNI0JAU_0[8]  (
	.A(waddr_clk[8]),
	.B(waddr_clk[9]),
	.C(waddr_clk_d[8]),
	.D(waddr_clk_d[9]),
	.Z(empty_16_0)
);
defparam \waddr_clk_RNI0JAU_0[8] .INIT="0x8421";
  LUT4 \bit_cnt_RNO[0]  (
	.A(CO0),
	.B(clk_phase),
	.C(w_lcd_running),
	.D(GND),
	.Z(bit_cnt_2)
);
defparam \bit_cnt_RNO[0] .INIT="0x6060";
  LUT4 \bit_cnt_RNI913E1[1]  (
	.A(CO0),
	.B(bit_cnt[1]),
	.C(un5_rd_0),
	.D(w_load_done),
	.Z(o_running_2_sqmuxa_0)
);
defparam \bit_cnt_RNI913E1[1] .INIT="0x7F00";
  LUT4 \bit_cnt_RNIO76C1[1]  (
	.A(CO0),
	.B(bit_cnt[1]),
	.C(un5_rd_0),
	.D(w_lcd_running),
	.Z(un2_rd_0)
);
defparam \bit_cnt_RNIO76C1[1] .INIT="0x7F00";
  LUT4 \waddr_RNO_0[8]  (
	.A(frame_en),
	.B(lcd_cmd_wr),
	.C(pix_wr_d_0),
	.D(w_load_done),
	.Z(waddre_0)
);
defparam \waddr_RNO_0[8] .INIT="0x1300";
  LUT4 \bit_cnt_RNO[1]  (
	.A(CO0),
	.B(bit_cnt[1]),
	.C(clk_phase),
	.D(w_lcd_running),
	.Z(bit_cnt_1)
);
defparam \bit_cnt_RNO[1] .INIT="0x6C00";
  LUT4 \raddr_RNI0B105[2]  (
	.A(empty_17_0),
	.B(empty_17_1),
	.C(empty_17_2),
	.D(empty_17_3),
	.Z(empty_17_9)
);
defparam \raddr_RNI0B105[2] .INIT="0x8000";
  LUT4 o_running_RNIDBKD1 (
	.A(CO1),
	.B(clk_phase),
	.C(un5_rd_0),
	.D(w_lcd_running),
	.Z(rd_0)
);
defparam o_running_RNIDBKD1.INIT="0x80CC";
  LUT4 \waddr_clk_RNICMU24[8]  (
	.A(empty_16_0),
	.B(empty_16_1),
	.C(empty_16_2),
	.D(empty_16_3),
	.Z(empty_16)
);
defparam \waddr_clk_RNICMU24[8] .INIT="0x8000";
  LUT4 \bit_cnt_RNO_0[3]  (
	.A(CO1),
	.B(bit_cnt[2]),
	.C(bit_cnt[3]),
	.D(un3_SPI_GPO),
	.Z(bit_cnt_2_0[3])
);
defparam \bit_cnt_RNO_0[3] .INIT="0x8700";
  LUT4 waddre_0_i_cZ (
	.A(frame_en),
	.B(lcd_cmd_wr),
	.C(pix_wr_d_0),
	.D(w_load_done),
	.Z(waddre_0_i)
);
defparam waddre_0_i_cZ.INIT="0xECFF";
  LUT4 \bit_cnt_RNO[2]  (
	.A(CO1),
	.B(bit_cnt[2]),
	.C(clk_phase),
	.D(w_lcd_running),
	.Z(bit_cnt_0)
);
defparam \bit_cnt_RNO[2] .INIT="0x6C00";
  LUT4 \waddr_RNO[8]  (
	.A(waddr[8]),
	.B(waddr_s[8]),
	.C(waddre_0),
	.D(w_load_done_i),
	.Z(waddr_0)
);
defparam \waddr_RNO[8] .INIT="0xAFAC";
  LUT4 \waddr_clk_RNIL29A8[0]  (
	.A(empty_17_4),
	.B(empty_17_5),
	.C(empty_17_9),
	.D(rd_0),
	.Z(rd_d)
);
defparam \waddr_clk_RNIL29A8[0] .INIT="0x80FF";
  LUT4 \bit_cnt_RNO[3]  (
	.A(bit_cnt[3]),
	.B(bit_cnt_2_0[3]),
	.C(clk_phase),
	.D(w_lcd_running),
	.Z(bit_cnt_scalar)
);
defparam \bit_cnt_RNO[3] .INIT="0x3A00";
  LUT4 o_running_RNO (
	.A(empty),
	.B(w_load_done),
	.C(GND),
	.D(GND),
	.Z(un3_empty_0)
);
defparam o_running_RNO.INIT="0x4444";
  LUT4 \rdata_shift_RNO[0]  (
	.A(empty),
	.B(rdata[0]),
	.C(un2_rd_0),
	.D(GND),
	.Z(N_45)
);
defparam \rdata_shift_RNO[0] .INIT="0x0404";
  LUT4 o_running_RNO_0 (
	.A(clk_phase),
	.B(empty),
	.C(o_running_2_sqmuxa_0),
	.D(w_load_done),
	.Z(un1_o_running16_0)
);
defparam o_running_RNO_0.INIT="0x2A3F";
  LUT4 o_running_RNIPKU9E (
	.A(empty_16),
	.B(rd_0),
	.C(rd_d),
	.D(w_load_done),
	.Z(raddre_0_i)
);
defparam o_running_RNIPKU9E.INIT="0x4FFF";
  LUT4 o_init_done_RNO (
	.A(empty),
	.B(w_load_done),
	.C(GND),
	.D(GND),
	.Z(un3_empty_0_i)
);
defparam o_init_done_RNO.INIT="0xBBBB";
  LUT4 SPI_GPO_RNO (
	.A(lcd_spi_gpo_c),
	.B(SPI_GPO_2_0),
	.C(empty),
	.D(rd_0),
	.Z(SPI_GPO)
);
defparam SPI_GPO_RNO.INIT="0xA3AA";
  LUT4 \rdata_shift_RNO[2]  (
	.A(empty),
	.B(rdata[2]),
	.C(rdata_shift[1]),
	.D(un2_rd_0),
	.Z(N_65)
);
defparam \rdata_shift_RNO[2] .INIT="0xF0E4";
  LUT4 \rdata_shift_RNO[8]  (
	.A(empty),
	.B(rdata[8]),
	.C(rdata_shift[7]),
	.D(un2_rd_0),
	.Z(N_131)
);
defparam \rdata_shift_RNO[8] .INIT="0xF0E4";
  LUT4 \rdata_shift_RNO[9]  (
	.A(empty),
	.B(rdata[9]),
	.C(rdata_shift[8]),
	.D(un2_rd_0),
	.Z(N_142)
);
defparam \rdata_shift_RNO[9] .INIT="0xF0E4";
  LUT4 \rdata_shift_RNO[11]  (
	.A(empty),
	.B(rdata[11]),
	.C(rdata_shift[10]),
	.D(un2_rd_0),
	.Z(N_164)
);
defparam \rdata_shift_RNO[11] .INIT="0xF0E4";
  LUT4 \rdata_shift_RNO[12]  (
	.A(empty),
	.B(rdata[12]),
	.C(rdata_shift[11]),
	.D(un2_rd_0),
	.Z(N_175)
);
defparam \rdata_shift_RNO[12] .INIT="0xF0E4";
  LUT4 \rdata_shift_RNO[13]  (
	.A(empty),
	.B(rdata[13]),
	.C(rdata_shift[12]),
	.D(un2_rd_0),
	.Z(N_186)
);
defparam \rdata_shift_RNO[13] .INIT="0xF0E4";
  LUT4 \rdata_shift_RNO_cZ[14]  (
	.A(empty),
	.B(rdata[14]),
	.C(rdata_shift[13]),
	.D(un2_rd_0),
	.Z(rdata_shift_RNO[14])
);
defparam \rdata_shift_RNO_cZ[14] .INIT="0xF0E4";
  LUT4 \rdata_shift_RNO_cZ[10]  (
	.A(empty),
	.B(rdata[10]),
	.C(rdata_shift[9]),
	.D(un2_rd_0),
	.Z(rdata_shift_RNO[10])
);
defparam \rdata_shift_RNO_cZ[10] .INIT="0xF0E4";
  LUT4 \rdata_shift_RNO_cZ[7]  (
	.A(empty),
	.B(rdata[7]),
	.C(rdata_shift[6]),
	.D(un2_rd_0),
	.Z(rdata_shift_RNO[7])
);
defparam \rdata_shift_RNO_cZ[7] .INIT="0xF0E4";
  LUT4 \rdata_shift_RNO_cZ[6]  (
	.A(empty),
	.B(rdata[6]),
	.C(rdata_shift[5]),
	.D(un2_rd_0),
	.Z(rdata_shift_RNO[6])
);
defparam \rdata_shift_RNO_cZ[6] .INIT="0xF0E4";
  LUT4 \rdata_shift_RNO_cZ[5]  (
	.A(empty),
	.B(rdata[5]),
	.C(rdata_shift[4]),
	.D(un2_rd_0),
	.Z(rdata_shift_RNO[5])
);
defparam \rdata_shift_RNO_cZ[5] .INIT="0xF0E4";
  LUT4 \rdata_shift_RNO_cZ[4]  (
	.A(empty),
	.B(rdata[4]),
	.C(rdata_shift[3]),
	.D(un2_rd_0),
	.Z(rdata_shift_RNO[4])
);
defparam \rdata_shift_RNO_cZ[4] .INIT="0xF0E4";
  LUT4 \rdata_shift_RNO_cZ[3]  (
	.A(empty),
	.B(rdata[3]),
	.C(rdata_shift[2]),
	.D(un2_rd_0),
	.Z(rdata_shift_RNO[3])
);
defparam \rdata_shift_RNO_cZ[3] .INIT="0xF0E4";
  LUT4 \rdata_shift_RNO_cZ[1]  (
	.A(empty),
	.B(rdata[1]),
	.C(rdata_shift[0]),
	.D(un2_rd_0),
	.Z(rdata_shift_RNO[1])
);
defparam \rdata_shift_RNO_cZ[1] .INIT="0xF0E4";
  LUT4 SPI_MOSI_RNO (
	.A(lcd_spi_mosi_c),
	.B(SPI_MOSI_4_0),
	.C(clk_phase),
	.D(w_load_done),
	.Z(SPI_MOSI)
);
defparam SPI_MOSI_RNO.INIT="0x3A33";
  LUT4 \waddr_RNO[9]  (
	.A(waddr[9]),
	.B(waddr_cry[8]),
	.C(w_load_done_i),
	.D(GND),
	.Z(waddr_lm[9])
);
defparam \waddr_RNO[9] .INIT="0x0606";
// @42:73
  CCU2_B \waddr_cry_c_0[7]  (
	.CIN(waddr_cry[6]),
	.A0(GND),
	.A1(GND),
	.B0(waddr[7]),
	.B1(waddr[8]),
	.C0(GND),
	.C1(GND),
	.COUT(waddr_cry[8]),
	.S0(waddr_s[7]),
	.S1(waddr_s[8])
);
defparam \waddr_cry_c_0[7] .INIT0="0xC33C";
defparam \waddr_cry_c_0[7] .INIT1="0xC33C";
// @42:73
  CCU2_B \waddr_cry_c_0[5]  (
	.CIN(waddr_cry[4]),
	.A0(GND),
	.A1(GND),
	.B0(waddr[5]),
	.B1(waddr[6]),
	.C0(GND),
	.C1(GND),
	.COUT(waddr_cry[6]),
	.S0(waddr_s[5]),
	.S1(waddr_s[6])
);
defparam \waddr_cry_c_0[5] .INIT0="0xC33C";
defparam \waddr_cry_c_0[5] .INIT1="0xC33C";
// @42:73
  CCU2_B \waddr_cry_c_0[3]  (
	.CIN(waddr_cry[2]),
	.A0(GND),
	.A1(GND),
	.B0(waddr[3]),
	.B1(waddr[4]),
	.C0(GND),
	.C1(GND),
	.COUT(waddr_cry[4]),
	.S0(waddr_s[3]),
	.S1(waddr_s[4])
);
defparam \waddr_cry_c_0[3] .INIT0="0xC33C";
defparam \waddr_cry_c_0[3] .INIT1="0xC33C";
// @42:73
  CCU2_B \waddr_cry_c_0[1]  (
	.CIN(waddr_cry[0]),
	.A0(GND),
	.A1(GND),
	.B0(waddr[1]),
	.B1(waddr[2]),
	.C0(GND),
	.C1(GND),
	.COUT(waddr_cry[2]),
	.S0(waddr_s[1]),
	.S1(waddr_s[2])
);
defparam \waddr_cry_c_0[1] .INIT0="0xC33C";
defparam \waddr_cry_c_0[1] .INIT1="0xC33C";
// @42:73
  CCU2_B \waddr_cry_c_0[0]  (
	.CIN(),
	.A0(GND),
	.A1(GND),
	.B0(VCC),
	.B1(waddr[0]),
	.C0(VCC),
	.C1(GND),
	.COUT(waddr_cry[0]),
	.S0(N_4),
	.S1(waddr_s[0])
);
defparam \waddr_cry_c_0[0] .INIT0="0xC33C";
defparam \waddr_cry_c_0[0] .INIT1="0xC33C";
  CCU2_B \raddr_RNO[9]  (
	.CIN(raddr_cry[8]),
	.A0(raddr[9]),
	.A1(GND),
	.B0(GND),
	.B1(GND),
	.C0(w_load_done_i),
	.C1(GND),
	.COUT(N_5),
	.S0(raddr_lm[9]),
	.S1(N_6)
);
defparam \raddr_RNO[9] .INIT0="0x050A";
defparam \raddr_RNO[9] .INIT1="0xC33C";
// @42:103
  CCU2_B \raddr_cry_c_0[7]  (
	.CIN(raddr_cry[6]),
	.A0(w_load_done_i),
	.A1(w_load_done_i),
	.B0(raddr[7]),
	.B1(raddr[8]),
	.C0(GND),
	.C1(GND),
	.COUT(raddr_cry[8]),
	.S0(raddr_lm[7]),
	.S1(raddr_lm[8])
);
defparam \raddr_cry_c_0[7] .INIT0="0x1144";
defparam \raddr_cry_c_0[7] .INIT1="0x1144";
// @42:103
  CCU2_B \raddr_cry_c_0[5]  (
	.CIN(raddr_cry[4]),
	.A0(w_load_done_i),
	.A1(w_load_done_i),
	.B0(raddr[5]),
	.B1(raddr[6]),
	.C0(GND),
	.C1(GND),
	.COUT(raddr_cry[6]),
	.S0(raddr_lm[5]),
	.S1(raddr_lm[6])
);
defparam \raddr_cry_c_0[5] .INIT0="0x1144";
defparam \raddr_cry_c_0[5] .INIT1="0x1144";
// @42:103
  CCU2_B \raddr_cry_c_0[3]  (
	.CIN(raddr_cry[2]),
	.A0(w_load_done_i),
	.A1(w_load_done_i),
	.B0(raddr[3]),
	.B1(raddr[4]),
	.C0(GND),
	.C1(GND),
	.COUT(raddr_cry[4]),
	.S0(raddr_lm[3]),
	.S1(raddr_lm[4])
);
defparam \raddr_cry_c_0[3] .INIT0="0x1144";
defparam \raddr_cry_c_0[3] .INIT1="0x1144";
// @42:103
  CCU2_B \raddr_cry_c_0[1]  (
	.CIN(raddr_cry[0]),
	.A0(w_load_done_i),
	.A1(w_load_done_i),
	.B0(raddr[1]),
	.B1(raddr[2]),
	.C0(GND),
	.C1(GND),
	.COUT(raddr_cry[2]),
	.S0(raddr_lm[1]),
	.S1(raddr_lm[2])
);
defparam \raddr_cry_c_0[1] .INIT0="0x1144";
defparam \raddr_cry_c_0[1] .INIT1="0x1144";
// @42:103
  CCU2_B \raddr_cry_c_0[0]  (
	.CIN(),
	.A0(GND),
	.A1(w_load_done_i),
	.B0(VCC),
	.B1(raddr[0]),
	.C0(VCC),
	.C1(GND),
	.COUT(raddr_cry[0]),
	.S0(N_7),
	.S1(raddr_lm[0])
);
defparam \raddr_cry_c_0[0] .INIT0="0xC33C";
defparam \raddr_cry_c_0[0] .INIT1="0x1144";
// @42:212
  dpram_lcd_fifo \genblk1.u_dpram_lcd_fifo  (
	.o_pix_0_i_0(o_pix_0_i_0),
	.o_pix_0_i_1(o_pix_0_i_1),
	.o_pix_0_i_3(o_pix_0_i_3),
	.w_pix({w_pix[15:14], N_2407, w_pix[12], N_2406, N_2405, w_pix[9:0]}),
	.raddr(raddr[7:0]),
	.waddr(waddr[7:0]),
	.rdata(rdata[15:0]),
	.clk(clk),
	.cam_pclk_c(cam_pclk_c),
	.o_pix_we_0_i(o_pix_we_0_i)
);
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* spi_lcd_tx_0_LCD */

module lsc_ml_ice40_himax_humandet_top (
  cam_pclk,
  cam_hsync,
  cam_vsync,
  cam_data,
  cam_trig,
  cam_mclk,
  cam_scl,
  cam_sda,
  standby,
  debug_scl,
  debug_sda,
  uart_rxd,
  uart_txd,
  spi_css,
  spi_clk,
  spi_miso,
  spi_mosi,
  aux_det,
  aux_idx,
  lcd_spi_gpo,
  lcd_spi_clk,
  lcd_spi_css,
  lcd_spi_mosi,
  lcd_resetn,
  REDn,
  BLUn,
  GRNn,
  oled
)
;

/*  Synopsys
.origName=lsc_ml_ice40_himax_humandet_top
.langParams="ML_TYPE USE_ML MEM_TYPE EN_CAPTURE EN_DEBUG BNN_ONEZERO BYTE_MODE EN_FILTER EN_SINGLE_CLK EN_I2CS EN_UART EN_DUAL_UART EN_CLKMASK EN_SEQ MIRROR_MODE FUSION_MODE EN_UPDUINO2 CODE_MEM LCD_TYPE"
ML_TYPE="CNN"
USE_ML=1'b0
MEM_TYPE="SINGLE_SPRAM"
EN_CAPTURE=1'b1
EN_DEBUG=1'b1
BNN_ONEZERO=1'b1
BYTE_MODE="UNSIGNED"
EN_FILTER=1'b1
EN_SINGLE_CLK=1'b0
EN_I2CS=1'b0
EN_UART=1'b1
EN_DUAL_UART=1'b1
EN_CLKMASK=1'b0
EN_SEQ=1'b0
MIRROR_MODE=1'b1
FUSION_MODE=1'b0
EN_UPDUINO2=1'b1
CODE_MEM="TRI_SPRAM"
LCD_TYPE="LCD"
 */
input cam_pclk ;
input cam_hsync ;
input cam_vsync ;
input [3:0] cam_data ;
output cam_trig ;
output cam_mclk ;
output cam_scl ;
output cam_sda ;
output standby ;
input debug_scl ;
input debug_sda ;
input uart_rxd ;
output uart_txd ;
output spi_css ;
inout spi_clk /* synthesis syn_tristate = 1 */ ;
input spi_miso ;
output spi_mosi ;
input aux_det ;
input [1:0] aux_idx ;
output lcd_spi_gpo ;
output lcd_spi_clk ;
output lcd_spi_css ;
output lcd_spi_mosi ;
output lcd_resetn ;
output REDn ;
output BLUn ;
output GRNn ;
output [5:0] oled ;
wire cam_pclk ;
wire cam_hsync ;
wire cam_vsync ;
wire cam_trig ;
wire cam_mclk ;
wire cam_scl ;
wire cam_sda ;
wire standby ;
wire debug_scl ;
wire debug_sda ;
wire uart_rxd ;
wire uart_txd ;
wire spi_css ;
wire spi_clk ;
wire spi_miso ;
wire spi_mosi ;
wire aux_det ;
wire lcd_spi_gpo ;
wire lcd_spi_clk ;
wire lcd_spi_css ;
wire lcd_spi_mosi ;
wire lcd_resetn ;
wire REDn ;
wire BLUn ;
wire GRNn ;
wire [3:0] fabvar_1;
wire [3:0] fabvar_2;
wire [15:0] w_pix;
wire [3:1] pwm_cnt;
wire [3:1] pwm_cnt_1;
wire [2:2] \genblk5.u_ice40_himax_video_process_128.pix_wr_d ;
wire [0:0] \u_lsc_i2cm_himax.init_d ;
wire [3:0] cam_data_c;
wire [13:10] \genblk5.u_ice40_himax_video_process_128.o_pix_0_i ;
wire VCC ;
wire PADDO_4 ;
wire PADDT_4 ;
wire PADDO_3 ;
wire PADDT_3 ;
wire PADDO_2 ;
wire PADDT_2 ;
wire PADDO_1 ;
wire PADDT_1 ;
wire PADDO_0 ;
wire PADDT_0 ;
wire PADDO ;
wire PADDT ;
wire GND ;
wire cam_vsync_n ;
wire cam_vsync_p ;
wire cam_de_n ;
wire cam_de_p ;
wire clk ;
wire w_init_done ;
wire w_load_done ;
wire w_spi_clk ;
wire w_spi_mosi ;
wire w_init ;
wire r_lcd_running ;
wire w_lcd_mode ;
wire w_green ;
wire w_lcd_init_done ;
wire w_lcd_running ;
wire CO0 ;
wire N_5 ;
wire N_6 ;
wire N_25 ;
wire N_26 ;
wire \genblk5.u_ice40_himax_video_process_128.lcd_cmd_wr  ;
wire \genblk5.u_ice40_himax_video_process_128.frame_en  ;
wire N_336 ;
wire cam_pclk_c ;
wire cam_hsync_c ;
wire cam_vsync_c ;
wire spi_clk_in ;
wire cam_mclk_c ;
wire uart_txd_c ;
wire spi_css_c ;
wire spi_mosi_c ;
wire lcd_spi_gpo_c ;
wire lcd_spi_clk_c ;
wire lcd_spi_css_c ;
wire lcd_spi_mosi_c ;
wire lcd_resetn_c ;
wire CO0_i ;
wire lcd_resetn_c_i ;
wire r_lcd_running_2_0_i ;
wire w_load_done_i ;
wire \genblk5.u_ice40_himax_video_process_128.o_pix_we_0_i  ;
wire cam_de_p_i ;
wire \u_lsc_i2cm_himax.u_lsc_i2cm.r_scl_out  ;
wire \u_lsc_i2cm_himax.u_lsc_i2cm.r_sda_out  ;
wire \genblk4.u_spi_loader.g_on_code_tri_spram.u_spi_loader.o_load_done_rep0  ;
wire N_531_i ;
wire N_530_i ;
wire N_532_i ;
wire N_2393 ;
wire N_2394 ;
wire N_2395 ;
wire N_2408 ;
wire N_2409 ;
wire N_2410 ;
// @46:115
  INV cam_sda_obuft_RNO (
	.Z(N_531_i),
	.A(\u_lsc_i2cm_himax.u_lsc_i2cm.r_sda_out )
);
// @46:90
  INV cam_scl_obuft_RNO (
	.Z(N_530_i),
	.A(\u_lsc_i2cm_himax.u_lsc_i2cm.r_scl_out )
);
// @49:223
  INV spi_clk_iobuf_RNO (
	.Z(N_532_i),
	.A(\genblk4.u_spi_loader.g_on_code_tri_spram.u_spi_loader.o_load_done_rep0 )
);
// @43:694
  FD1P3DZ \r_frame_sel[1]  (
	.Q(w_init),
	.D(VCC),
	.CK(clk),
	.CD(lcd_resetn_c_i),
	.SP(VCC)
);
// @43:1056
  FD1P3DZ r_lcd_running_Z (
	.Q(r_lcd_running),
	.D(r_lcd_running_2_0_i),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @43:1022
  FD1P3DZ \pwm_cnt_Z[3]  (
	.Q(pwm_cnt[3]),
	.D(pwm_cnt_1[3]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @43:1022
  FD1P3DZ \pwm_cnt_Z[2]  (
	.Q(pwm_cnt[2]),
	.D(pwm_cnt_1[2]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @43:1022
  FD1P3DZ \pwm_cnt_Z[1]  (
	.Q(pwm_cnt[1]),
	.D(pwm_cnt_1[1]),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
// @43:1022
  FD1P3DZ \pwm_cnt[0]  (
	.Q(CO0),
	.D(CO0_i),
	.CK(clk),
	.CD(GND),
	.SP(VCC)
);
  LUT4 \pwm_cnt_RNO[0]  (
	.A(CO0),
	.B(GND),
	.C(GND),
	.D(GND),
	.Z(CO0_i)
);
defparam \pwm_cnt_RNO[0] .INIT="0x5555";
  LUT4 cam_mclk_obuf_RNO (
	.A(clk),
	.B(w_init_done),
	.C(GND),
	.D(GND),
	.Z(cam_mclk_c)
);
defparam cam_mclk_obuf_RNO.INIT="0x2222";
  LUT4 u_io_cam_de_RNI4JI8 (
	.A(cam_de_p),
	.B(GND),
	.C(GND),
	.D(GND),
	.Z(cam_de_p_i)
);
defparam u_io_cam_de_RNI4JI8.INIT="0x5555";
// @43:25
  IB cam_pclk_ibuf (
	.I(cam_pclk),
	.O(cam_pclk_c)
);
// @43:26
  IB cam_hsync_ibuf (
	.I(cam_hsync),
	.O(cam_hsync_c)
);
// @43:27
  IB cam_vsync_ibuf (
	.I(cam_vsync),
	.O(cam_vsync_c)
);
// @43:28
  IB \cam_data_ibuf[0]  (
	.I(cam_data[0]),
	.O(cam_data_c[0])
);
// @43:28
  IB \cam_data_ibuf[1]  (
	.I(cam_data[1]),
	.O(cam_data_c[1])
);
// @43:28
  IB \cam_data_ibuf[2]  (
	.I(cam_data[2]),
	.O(cam_data_c[2])
);
// @43:28
  IB \cam_data_ibuf[3]  (
	.I(cam_data[3]),
	.O(cam_data_c[3])
);
// @43:45
  BB_B spi_clk_iobuf (
	.B(spi_clk),
	.I(w_spi_clk),
	.T_N(N_532_i),
	.O(spi_clk_in)
);
// @43:29
  OB cam_trig_obuf (
	.I(VCC),
	.O(cam_trig)
);
// @43:31
  OB cam_mclk_obuf (
	.I(cam_mclk_c),
	.O(cam_mclk)
);
// @43:33
  OBZ_B cam_scl_obuft (
	.I(GND),
	.T_N(N_530_i),
	.O(cam_scl)
);
// @43:34
  OBZ_B cam_sda_obuft (
	.I(GND),
	.T_N(N_531_i),
	.O(cam_sda)
);
// @43:35
  OB standby_obuf (
	.I(VCC),
	.O(standby)
);
// @43:41
  OB uart_txd_obuf (
	.I(uart_txd_c),
	.O(uart_txd)
);
// @43:44
  OB spi_css_obuf (
	.I(spi_css_c),
	.O(spi_css)
);
// @43:47
  OB spi_mosi_obuf (
	.I(spi_mosi_c),
	.O(spi_mosi)
);
// @43:55
  OB lcd_spi_gpo_obuf (
	.I(lcd_spi_gpo_c),
	.O(lcd_spi_gpo)
);
// @43:56
  OB lcd_spi_clk_obuf (
	.I(lcd_spi_clk_c),
	.O(lcd_spi_clk)
);
// @43:57
  OB lcd_spi_css_obuf (
	.I(lcd_spi_css_c),
	.O(lcd_spi_css)
);
// @43:58
  OB lcd_spi_mosi_obuf (
	.I(lcd_spi_mosi_c),
	.O(lcd_spi_mosi)
);
// @43:59
  OB lcd_resetn_obuf (
	.I(lcd_resetn_c),
	.O(lcd_resetn)
);
// @43:67
  OB \oled_obuf[0]  (
	.I(GND),
	.O(oled[0])
);
// @43:67
  OB \oled_obuf[1]  (
	.I(GND),
	.O(oled[1])
);
// @43:67
  OB \oled_obuf[2]  (
	.I(GND),
	.O(oled[2])
);
// @43:67
  OB \oled_obuf[3]  (
	.I(GND),
	.O(oled[3])
);
// @43:67
  OB \oled_obuf[4]  (
	.I(GND),
	.O(oled[4])
);
// @43:67
  OB \oled_obuf[5]  (
	.I(GND),
	.O(oled[5])
);
// @43:1035
  RGB RGB_DRIVER (
	.CURREN(VCC),
	.RGBLEDEN(VCC),
	.RGB0PWM(w_green),
	.RGB1PWM(GND),
	.RGB2PWM(GND),
	.RGB2(BLUn),
	.RGB1(GRNn),
	.RGB0(REDn)
);
defparam RGB_DRIVER.RGB0_CURRENT="0b000001";
defparam RGB_DRIVER.RGB1_CURRENT="0b000001";
defparam RGB_DRIVER.RGB2_CURRENT="0b000001";
// @43:317
  HSOSC \genblk1.u_hfosc  (
	.CLKHFPU(VCC),
	.CLKHFEN(VCC),
	.CLKHF(clk)
);
defparam \genblk1.u_hfosc .CLKHF_DIV="0b01";
// @43:247
  IOL_B u_io_cam_de (
	.PADDI(cam_hsync_c),
	.DO1(GND),
	.DO0(GND),
	.CE(VCC),
	.IOLTO(VCC),
	.HOLD(GND),
	.INCLK(cam_pclk_c),
	.OUTCLK(cam_pclk_c),
	.PADDO(PADDO),
	.PADDT(PADDT),
	.DI1(cam_de_n),
	.DI0(cam_de_p)
);
defparam u_io_cam_de.LATCHIN="NONE_DDR";
defparam u_io_cam_de.DDROUT="NO";
// @43:228
  IOL_B u_io_cam_vsync (
	.PADDI(cam_vsync_c),
	.DO1(GND),
	.DO0(GND),
	.CE(VCC),
	.IOLTO(VCC),
	.HOLD(GND),
	.INCLK(cam_pclk_c),
	.OUTCLK(cam_pclk_c),
	.PADDO(PADDO_0),
	.PADDT(PADDT_0),
	.DI1(cam_vsync_n),
	.DI0(cam_vsync_p)
);
defparam u_io_cam_vsync.LATCHIN="NONE_REG";
defparam u_io_cam_vsync.DDROUT="NO";
// @43:209
  IOL_B \u_io_cam_data[3]  (
	.PADDI(cam_data_c[3]),
	.DO1(GND),
	.DO0(GND),
	.CE(VCC),
	.IOLTO(VCC),
	.HOLD(GND),
	.INCLK(cam_pclk_c),
	.OUTCLK(cam_pclk_c),
	.PADDO(PADDO_1),
	.PADDT(PADDT_1),
	.DI1(fabvar_1[3]),
	.DI0(fabvar_2[3])
);
defparam \u_io_cam_data[3] .LATCHIN="NONE_DDR";
defparam \u_io_cam_data[3] .DDROUT="NO";
// @43:209
  IOL_B \u_io_cam_data[2]  (
	.PADDI(cam_data_c[2]),
	.DO1(GND),
	.DO0(GND),
	.CE(VCC),
	.IOLTO(VCC),
	.HOLD(GND),
	.INCLK(cam_pclk_c),
	.OUTCLK(cam_pclk_c),
	.PADDO(PADDO_2),
	.PADDT(PADDT_2),
	.DI1(fabvar_1[2]),
	.DI0(fabvar_2[2])
);
defparam \u_io_cam_data[2] .LATCHIN="NONE_DDR";
defparam \u_io_cam_data[2] .DDROUT="NO";
// @43:209
  IOL_B \u_io_cam_data[1]  (
	.PADDI(cam_data_c[1]),
	.DO1(GND),
	.DO0(GND),
	.CE(VCC),
	.IOLTO(VCC),
	.HOLD(GND),
	.INCLK(cam_pclk_c),
	.OUTCLK(cam_pclk_c),
	.PADDO(PADDO_3),
	.PADDT(PADDT_3),
	.DI1(fabvar_1[1]),
	.DI0(fabvar_2[1])
);
defparam \u_io_cam_data[1] .LATCHIN="NONE_DDR";
defparam \u_io_cam_data[1] .DDROUT="NO";
// @43:209
  IOL_B \u_io_cam_data[0]  (
	.PADDI(cam_data_c[0]),
	.DO1(GND),
	.DO0(GND),
	.CE(VCC),
	.IOLTO(VCC),
	.HOLD(GND),
	.INCLK(cam_pclk_c),
	.OUTCLK(cam_pclk_c),
	.PADDO(PADDO_4),
	.PADDT(PADDT_4),
	.DI1(fabvar_1[0]),
	.DI0(fabvar_2[0])
);
defparam \u_io_cam_data[0] .LATCHIN="NONE_DDR";
defparam \u_io_cam_data[0] .DDROUT="NO";
// @43:349
  ice40_resetn u_resetn (
	.clk_i(clk),
	.lcd_resetn_c_i(lcd_resetn_c_i),
	.lcd_resetn_c(lcd_resetn_c)
);
// @43:357
  lsc_i2cm_himax_80_0_324x324_seq_fps_0_1_2_3_7 u_lsc_i2cm_himax (
	.init_d_0(\u_lsc_i2cm_himax.init_d [0]),
	.r_sda_out(\u_lsc_i2cm_himax.u_lsc_i2cm.r_sda_out ),
	.r_scl_out(\u_lsc_i2cm_himax.u_lsc_i2cm.r_scl_out ),
	.w_init_done(w_init_done),
	.lcd_resetn_c_i(lcd_resetn_c_i),
	.clk(clk)
);
// @43:477
  lsc_uart_103_512_0 \g_on_en_uart.u_lsc_uart  (
	.lcd_resetn_c(lcd_resetn_c),
	.lcd_resetn_c_i(lcd_resetn_c_i),
	.clk(clk),
	.uart_txd_c(uart_txd_c)
);
// @43:561
  spi_loader_wrap_TRI_SPRAM \genblk4.u_spi_loader  (
	.init_d_0(\u_lsc_i2cm_himax.init_d [0]),
	.w_spi_clk(w_spi_clk),
	.clk(clk),
	.o_load_done_rep0(\genblk4.u_spi_loader.g_on_code_tri_spram.u_spi_loader.o_load_done_rep0 ),
	.lcd_resetn_c_i(lcd_resetn_c_i),
	.w_load_done(w_load_done),
	.w_init(w_init),
	.spi_css_c(spi_css_c),
	.w_spi_mosi(w_spi_mosi),
	.w_load_done_i(w_load_done_i),
	.w_lcd_init_done(w_lcd_init_done),
	.w_lcd_running(w_lcd_running),
	.r_lcd_running_2_0_i(r_lcd_running_2_0_i)
);
// @43:627
  ice40_himax_video_process_128_NONE_0s_UNSIGNED_LCD_71_583_32_288 \genblk5.u_ice40_himax_video_process_128  (
	.pwm_cnt_1(pwm_cnt_1[3:1]),
	.pwm_cnt(pwm_cnt[3:1]),
	.o_pix_0_i_3(\genblk5.u_ice40_himax_video_process_128.o_pix_0_i [13]),
	.o_pix_0_i_1(\genblk5.u_ice40_himax_video_process_128.o_pix_0_i [11]),
	.o_pix_0_i_0(\genblk5.u_ice40_himax_video_process_128.o_pix_0_i [10]),
	.w_pix({w_pix[15:14], N_2395, w_pix[12], N_2394, N_2393, w_pix[9:0]}),
	.fabvar_2(fabvar_2[3:0]),
	.pix_wr_d_0(\genblk5.u_ice40_himax_video_process_128.pix_wr_d [2]),
	.o_pix_we_0_i(\genblk5.u_ice40_himax_video_process_128.o_pix_we_0_i ),
	.w_green_1z(w_green),
	.w_load_done(w_load_done),
	.cam_vsync_p(cam_vsync_p),
	.CO0(CO0),
	.w_lcd_mode(w_lcd_mode),
	.frame_en_1z(\genblk5.u_ice40_himax_video_process_128.frame_en ),
	.cam_de_p_i(cam_de_p_i),
	.r_lcd_running(r_lcd_running),
	.lcd_cmd_wr_1z(\genblk5.u_ice40_himax_video_process_128.lcd_cmd_wr ),
	.cam_de_p(cam_de_p),
	.lcd_resetn_c_i(lcd_resetn_c_i),
	.cam_pclk_c(cam_pclk_c)
);
// @43:1061
  spi_lcd_tx_0_LCD u_spi_lcd_tx (
	.w_pix({w_pix[15:14], N_2410, w_pix[12], N_2409, N_2408, w_pix[9:0]}),
	.o_pix_0_i_0(\genblk5.u_ice40_himax_video_process_128.o_pix_0_i [10]),
	.o_pix_0_i_1(\genblk5.u_ice40_himax_video_process_128.o_pix_0_i [11]),
	.o_pix_0_i_3(\genblk5.u_ice40_himax_video_process_128.o_pix_0_i [13]),
	.pix_wr_d_0(\genblk5.u_ice40_himax_video_process_128.pix_wr_d [2]),
	.o_pix_we_0_i(\genblk5.u_ice40_himax_video_process_128.o_pix_we_0_i ),
	.lcd_cmd_wr(\genblk5.u_ice40_himax_video_process_128.lcd_cmd_wr ),
	.frame_en(\genblk5.u_ice40_himax_video_process_128.frame_en ),
	.spi_mosi_c(spi_mosi_c),
	.w_spi_mosi(w_spi_mosi),
	.uart_txd_c(uart_txd_c),
	.w_load_done_i(w_load_done_i),
	.w_lcd_mode(w_lcd_mode),
	.lcd_spi_mosi_c(lcd_spi_mosi_c),
	.lcd_spi_css_c(lcd_spi_css_c),
	.w_lcd_running(w_lcd_running),
	.lcd_spi_gpo_c(lcd_spi_gpo_c),
	.w_load_done(w_load_done),
	.w_lcd_init_done(w_lcd_init_done),
	.lcd_spi_clk_c(lcd_spi_clk_c),
	.cam_pclk_c(cam_pclk_c),
	.lcd_resetn_c_i(lcd_resetn_c_i),
	.clk(clk)
);
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* lsc_ml_ice40_himax_humandet_top */

