if {![file exists "C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreTests/processorCoreTests.mpf"]} { 
	project new "C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreTests" processorCoreTests
	project addfile "C:/Users/Duncan/git/ForthCPU/registerFile/source/dpram.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/registerFile/source/register_file.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/programCounterGroupDecoder.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/alu/source/incrementer.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/alu/source/alu.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/alu/source/aluBlock.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/alu/source/aluBMux.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/alu/source/fullALU.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/addressBusController/source/addressBusController.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/processorCore/source/opxMultiplexer.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreTests.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/constants.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/registerFile/source/dpram.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/registerFile/source/dpram.v"
	vlib  work
	vdel -lib work -all 
	vlib work
	vlog  +incdir+C:/Users/Duncan/git/ForthCPU/registerFile/source  -work work  "C:/Users/Duncan/git/ForthCPU/registerFile/source/dpram.v"
	vlog  +incdir+C:/Users/Duncan/git/ForthCPU/registerFile/source  -work work  "C:/Users/Duncan/git/ForthCPU/registerFile/source/register_file.v"
	vlog  +incdir+C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source  -work work  "C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v"
	vlog  +incdir+C:/Users/Duncan/git/ForthCPU/programCounter/source  -work work  "C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v"
	vlog  +incdir+C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source  -work work  "C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/programCounterGroupDecoder.v"
	vlog  +incdir+C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source  -work work  "C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v"
	vlog  +incdir+C:/Users/Duncan/git/ForthCPU/alu/source  -work work  "C:/Users/Duncan/git/ForthCPU/alu/source/incrementer.v"
	vlog  +incdir+C:/Users/Duncan/git/ForthCPU/alu/source  -work work  "C:/Users/Duncan/git/ForthCPU/alu/source/alu.v"
	vlog  +incdir+C:/Users/Duncan/git/ForthCPU/alu/source  -work work  "C:/Users/Duncan/git/ForthCPU/alu/source/aluBlock.v"
	vlog  +incdir+C:/Users/Duncan/git/ForthCPU/alu/source  -work work  "C:/Users/Duncan/git/ForthCPU/alu/source/aluBMux.v"
	vlog  +incdir+C:/Users/Duncan/git/ForthCPU/alu/source  -work work  "C:/Users/Duncan/git/ForthCPU/alu/source/fullALU.v"
	vlog  +incdir+C:/Users/Duncan/git/ForthCPU/addressBusController/source  -work work  "C:/Users/Duncan/git/ForthCPU/addressBusController/source/addressBusController.v"
	vlog  +incdir+C:/Users/Duncan/git/ForthCPU/processorCore/source  -work work  "C:/Users/Duncan/git/ForthCPU/processorCore/source/opxMultiplexer.v"
	vlog  +incdir+C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source  -work work  "C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v"
	vlog  +incdir+C:/Users/Duncan/git/ForthCPU/processorCore/source  -work work  "C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v"
	vlog  +incdir+C:/Users/Duncan/git/ForthCPU/processorCore/test  -work work  "C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreTests.v"
	vlog  +incdir+C:/Users/Duncan/git/ForthCPU  -work work  "C:/Users/Duncan/git/ForthCPU/constants.v"
	vlog  +incdir+C:/Users/Duncan/git/ForthCPU/registerFile/source  -work work  "C:/Users/Duncan/git/ForthCPU/registerFile/source/dpram.v"
	vlog  +incdir+C:/Users/Duncan/git/ForthCPU/registerFile/source  -work work  "C:/Users/Duncan/git/ForthCPU/registerFile/source/dpram.v"
} else {
	project open "C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreTests/processorCoreTests"
	project compileoutofdate
}
vsim -L work -L pmi_work -L ovi_machxo3l  processorCoreTests
view wave
add wave /*
run 1000ns
