<stg><name>subconv_3x3_32_strid</name>


<trans_list>

<trans id="228" from="1" to="2">
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="2" to="3">
<condition id="36">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="3" to="4">
<condition id="38">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="3" to="2">
<condition id="61">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="4" to="5">
<condition id="40">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="4" to="3">
<condition id="59">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="5" to="12">
<condition id="41">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="5" to="6">
<condition id="43">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="6" to="7">
<condition id="44">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="6" to="5">
<condition id="53">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="7" to="8">
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="8" to="9">
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="9" to="10">
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="10" to="11">
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="11" to="6">
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="12" to="13">
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="13" to="4">
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.loopexit8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit8:0  %co = phi i5 [ 0, %0 ], [ %co_4, %.loopexit8.loopexit ]

]]></Node>
<StgValue><ssdm name="co"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="5">
<![CDATA[
.loopexit8:1  %co_cast = zext i5 %co to i32

]]></Node>
<StgValue><ssdm name="co_cast"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="5">
<![CDATA[
.loopexit8:2  %co_cast_cast = zext i5 %co to i8

]]></Node>
<StgValue><ssdm name="co_cast_cast"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.loopexit8:3  %tmp_102 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %co, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="7">
<![CDATA[
.loopexit8:4  %p_shl2_cast = zext i7 %tmp_102 to i8

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit8:5  %tmp_103 = sub i8 %p_shl2_cast, %co_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="9" op_0_bw="8">
<![CDATA[
.loopexit8:6  %tmp_110_cast = sext i8 %tmp_103 to i9

]]></Node>
<StgValue><ssdm name="tmp_110_cast"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.loopexit8:7  %tmp_104 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %co, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="10" op_0_bw="9">
<![CDATA[
.loopexit8:8  %p_shl_cast = zext i9 %tmp_104 to i10

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.loopexit8:9  %tmp_105 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %co, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="6">
<![CDATA[
.loopexit8:10  %p_shl1_cast = zext i6 %tmp_105 to i10

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.loopexit8:11  %tmp_106 = add i10 %p_shl1_cast, %p_shl_cast

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit8:12  %exitcond4 = icmp eq i5 %co, -8

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit8:13  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit8:14  %co_4 = add i5 %co, 1

]]></Node>
<StgValue><ssdm name="co_4"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit8:15  br i1 %exitcond4, label %2, label %.preheader47.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader47.preheader:0  %bias_V_addr = getelementptr [24 x i8]* %bias_V, i32 0, i32 %co_cast

]]></Node>
<StgValue><ssdm name="bias_V_addr"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
.preheader47.preheader:1  br label %.preheader47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader47:0  %h = phi i5 [ %h_4, %1 ], [ 1, %.preheader47.preheader ]

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="5">
<![CDATA[
.preheader47:1  %h_cast9_cast = zext i5 %h to i10

]]></Node>
<StgValue><ssdm name="h_cast9_cast"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader47:2  %tmp_107 = add i10 %h_cast9_cast, %tmp_106

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
.preheader47:3  %p_shl3_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_107, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
.preheader47:4  %tmp_108 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_107, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="14" op_0_bw="11">
<![CDATA[
.preheader47:5  %p_shl4_cast = zext i11 %tmp_108 to i14

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader47:6  %tmp_109 = add i14 %p_shl3_cast, %p_shl4_cast

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader47:7  %exitcond5 = icmp eq i5 %h, -15

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader47:8  %empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader47:9  br i1 %exitcond5, label %.loopexit8.loopexit, label %.preheader46.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader46.preheader:0  %tmp = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %h, i1 false)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
.preheader46.preheader:1  br label %.preheader46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
.loopexit8.loopexit:0  br label %.loopexit8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader46:0  %w = phi i5 [ %w_4, %_ifconv1 ], [ 1, %.preheader46.preheader ]

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="14" op_0_bw="5">
<![CDATA[
.preheader46:1  %w_cast8_cast = zext i5 %w to i14

]]></Node>
<StgValue><ssdm name="w_cast8_cast"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader46:2  %tmp_110 = add i14 %tmp_109, %w_cast8_cast

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="14">
<![CDATA[
.preheader46:3  %tmp_118_cast = zext i14 %tmp_110 to i32

]]></Node>
<StgValue><ssdm name="tmp_118_cast"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader46:4  %output_V_addr = getelementptr [7776 x i8]* %output_V, i32 0, i32 %tmp_118_cast

]]></Node>
<StgValue><ssdm name="output_V_addr"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader46:5  %exitcond6 = icmp eq i5 %w, -15

]]></Node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader46:6  %empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader46:7  br i1 %exitcond6, label %1, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:0  %tmp_s = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %w, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %h_4 = add i5 %h, 1

]]></Node>
<StgValue><ssdm name="h_4"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.loopexit:0  %p_Val2_s = phi i8 [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i ], [ %p_Val2_28, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.loopexit:1  %m = phi i2 [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i ], [ %m_4, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="2">
<![CDATA[
.loopexit:2  %m_cast7_cast = zext i2 %m to i9

]]></Node>
<StgValue><ssdm name="m_cast7_cast"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.loopexit:3  %tmp_111 = add i9 %m_cast7_cast, %tmp_110_cast

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.loopexit:4  %tmp_112 = shl i9 %tmp_111, 2

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.loopexit:5  %tmp_113 = sub i9 %tmp_112, %tmp_111

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit:6  %exitcond7 = icmp eq i2 %m, -1

]]></Node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:7  %empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit:8  %m_4 = add i2 1, %m

]]></Node>
<StgValue><ssdm name="m_4"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:9  br i1 %exitcond7, label %_ifconv1, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:0  %tmp2 = xor i2 %m, -2

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="2">
<![CDATA[
.preheader.preheader:1  %tmp2_cast = sext i2 %tmp2 to i6

]]></Node>
<StgValue><ssdm name="tmp2_cast"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:2  %tmp_42 = add i6 %tmp, %tmp2_cast

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
.preheader.preheader:3  %tmp_114 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_42, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="12" op_0_bw="11">
<![CDATA[
.preheader.preheader:4  %p_shl6_cast = zext i11 %tmp_114 to i12

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader.preheader:5  %tmp_115 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %tmp_42, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="7">
<![CDATA[
.preheader.preheader:6  %p_shl7_cast = zext i7 %tmp_115 to i12

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:7  %tmp_116 = add i12 %p_shl7_cast, %p_shl6_cast

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:8  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="5">
<![CDATA[
_ifconv1:1  %p_Val2_25 = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_25"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv1:16  %w_4 = add i5 %w, 1

]]></Node>
<StgValue><ssdm name="w_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader:0  %p_Val2_28 = phi i8 [ %p_Val2_s, %.preheader.preheader ], [ %sum_V, %_ifconv ]

]]></Node>
<StgValue><ssdm name="p_Val2_28"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader:1  %n = phi i2 [ 0, %.preheader.preheader ], [ %n_4, %_ifconv ]

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="2">
<![CDATA[
.preheader:2  %n_cast6_cast = zext i2 %n to i9

]]></Node>
<StgValue><ssdm name="n_cast6_cast"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:3  %tmp_117 = add i9 %tmp_113, %n_cast6_cast

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="9">
<![CDATA[
.preheader:4  %tmp_125_cast = zext i9 %tmp_117 to i32

]]></Node>
<StgValue><ssdm name="tmp_125_cast"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:5  %weight_V_addr = getelementptr [216 x i8]* %weight_V, i32 0, i32 %tmp_125_cast

]]></Node>
<StgValue><ssdm name="weight_V_addr"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:6  %exitcond = icmp eq i2 %n, -1

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:7  %empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:8  %n_4 = add i2 %n, 1

]]></Node>
<StgValue><ssdm name="n_4"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:9  br i1 %exitcond, label %.loopexit.loopexit, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:0  %tmp3 = xor i2 %n, -2

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="6" op_0_bw="2">
<![CDATA[
_ifconv:1  %tmp3_cast = sext i2 %tmp3 to i6

]]></Node>
<StgValue><ssdm name="tmp3_cast"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:2  %tmp_43 = add i6 %tmp3_cast, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="12" op_0_bw="6">
<![CDATA[
_ifconv:3  %tmp_60_cast_cast = zext i6 %tmp_43 to i12

]]></Node>
<StgValue><ssdm name="tmp_60_cast_cast"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:4  %tmp_118 = add i12 %tmp_60_cast_cast, %tmp_116

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:5  %tmp_126_cast = zext i12 %tmp_118 to i32

]]></Node>
<StgValue><ssdm name="tmp_126_cast"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:6  %input_0_V_addr = getelementptr [1156 x i8]* %input_0_V, i32 0, i32 %tmp_126_cast

]]></Node>
<StgValue><ssdm name="input_0_V_addr"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:7  %input_1_V_addr = getelementptr [1156 x i8]* %input_1_V, i32 0, i32 %tmp_126_cast

]]></Node>
<StgValue><ssdm name="input_1_V_addr"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:8  %input_2_V_addr = getelementptr [1156 x i8]* %input_2_V, i32 0, i32 %tmp_126_cast

]]></Node>
<StgValue><ssdm name="input_2_V_addr"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:9  %input_3_V_addr = getelementptr [1156 x i8]* %input_3_V, i32 0, i32 %tmp_126_cast

]]></Node>
<StgValue><ssdm name="input_3_V_addr"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %input_4_V_addr = getelementptr [1156 x i8]* %input_4_V, i32 0, i32 %tmp_126_cast

]]></Node>
<StgValue><ssdm name="input_4_V_addr"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:11  %input_5_V_addr = getelementptr [1156 x i8]* %input_5_V, i32 0, i32 %tmp_126_cast

]]></Node>
<StgValue><ssdm name="input_5_V_addr"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:12  %input_6_V_addr = getelementptr [1156 x i8]* %input_6_V, i32 0, i32 %tmp_126_cast

]]></Node>
<StgValue><ssdm name="input_6_V_addr"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:13  %input_7_V_addr = getelementptr [1156 x i8]* %input_7_V, i32 0, i32 %tmp_126_cast

]]></Node>
<StgValue><ssdm name="input_7_V_addr"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:14  %input_8_V_addr = getelementptr [1156 x i8]* %input_8_V, i32 0, i32 %tmp_126_cast

]]></Node>
<StgValue><ssdm name="input_8_V_addr"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %input_9_V_addr = getelementptr [1156 x i8]* %input_9_V, i32 0, i32 %tmp_126_cast

]]></Node>
<StgValue><ssdm name="input_9_V_addr"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:16  %input_10_V_addr = getelementptr [1156 x i8]* %input_10_V, i32 0, i32 %tmp_126_cast

]]></Node>
<StgValue><ssdm name="input_10_V_addr"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:17  %input_11_V_addr = getelementptr [1156 x i8]* %input_11_V, i32 0, i32 %tmp_126_cast

]]></Node>
<StgValue><ssdm name="input_11_V_addr"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:18  %input_12_V_addr = getelementptr [1156 x i8]* %input_12_V, i32 0, i32 %tmp_126_cast

]]></Node>
<StgValue><ssdm name="input_12_V_addr"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:19  %input_13_V_addr = getelementptr [1156 x i8]* %input_13_V, i32 0, i32 %tmp_126_cast

]]></Node>
<StgValue><ssdm name="input_13_V_addr"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:20  %input_14_V_addr = getelementptr [1156 x i8]* %input_14_V, i32 0, i32 %tmp_126_cast

]]></Node>
<StgValue><ssdm name="input_14_V_addr"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:21  %input_15_V_addr = getelementptr [1156 x i8]* %input_15_V, i32 0, i32 %tmp_126_cast

]]></Node>
<StgValue><ssdm name="input_15_V_addr"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:22  %input_16_V_addr = getelementptr [1156 x i8]* %input_16_V, i32 0, i32 %tmp_126_cast

]]></Node>
<StgValue><ssdm name="input_16_V_addr"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:23  %input_17_V_addr = getelementptr [1156 x i8]* %input_17_V, i32 0, i32 %tmp_126_cast

]]></Node>
<StgValue><ssdm name="input_17_V_addr"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:24  %input_18_V_addr = getelementptr [1156 x i8]* %input_18_V, i32 0, i32 %tmp_126_cast

]]></Node>
<StgValue><ssdm name="input_18_V_addr"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:25  %input_19_V_addr = getelementptr [1156 x i8]* %input_19_V, i32 0, i32 %tmp_126_cast

]]></Node>
<StgValue><ssdm name="input_19_V_addr"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:26  %input_20_V_addr = getelementptr [1156 x i8]* %input_20_V, i32 0, i32 %tmp_126_cast

]]></Node>
<StgValue><ssdm name="input_20_V_addr"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:27  %input_21_V_addr = getelementptr [1156 x i8]* %input_21_V, i32 0, i32 %tmp_126_cast

]]></Node>
<StgValue><ssdm name="input_21_V_addr"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:28  %input_22_V_addr = getelementptr [1156 x i8]* %input_22_V, i32 0, i32 %tmp_126_cast

]]></Node>
<StgValue><ssdm name="input_22_V_addr"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:29  %input_23_V_addr = getelementptr [1156 x i8]* %input_23_V, i32 0, i32 %tmp_126_cast

]]></Node>
<StgValue><ssdm name="input_23_V_addr"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:30  %weight_V_load = load i8* %weight_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_V_load"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:32  %input_0_V_load = load i8* %input_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:33  %input_1_V_load = load i8* %input_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_1_V_load"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:34  %input_2_V_load = load i8* %input_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_2_V_load"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:35  %input_3_V_load = load i8* %input_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_3_V_load"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:36  %input_4_V_load = load i8* %input_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_4_V_load"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:37  %input_5_V_load = load i8* %input_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_5_V_load"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:38  %input_6_V_load = load i8* %input_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_6_V_load"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:39  %input_7_V_load = load i8* %input_7_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_7_V_load"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:40  %input_8_V_load = load i8* %input_8_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_8_V_load"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:41  %input_9_V_load = load i8* %input_9_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_9_V_load"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:42  %input_10_V_load = load i8* %input_10_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_10_V_load"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:43  %input_11_V_load = load i8* %input_11_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_11_V_load"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:44  %input_12_V_load = load i8* %input_12_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_12_V_load"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:45  %input_13_V_load = load i8* %input_13_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_13_V_load"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:46  %input_14_V_load = load i8* %input_14_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_14_V_load"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:47  %input_15_V_load = load i8* %input_15_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_15_V_load"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:48  %input_16_V_load = load i8* %input_16_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_16_V_load"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:49  %input_17_V_load = load i8* %input_17_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_17_V_load"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:50  %input_18_V_load = load i8* %input_18_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_18_V_load"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:51  %input_19_V_load = load i8* %input_19_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_19_V_load"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:52  %input_20_V_load = load i8* %input_20_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_20_V_load"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:53  %input_21_V_load = load i8* %input_21_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_21_V_load"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:54  %input_22_V_load = load i8* %input_22_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_22_V_load"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:55  %input_23_V_load = load i8* %input_23_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_23_V_load"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="146" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:30  %weight_V_load = load i8* %weight_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_V_load"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:32  %input_0_V_load = load i8* %input_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:33  %input_1_V_load = load i8* %input_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_1_V_load"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:34  %input_2_V_load = load i8* %input_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_2_V_load"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:35  %input_3_V_load = load i8* %input_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_3_V_load"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:36  %input_4_V_load = load i8* %input_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_4_V_load"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:37  %input_5_V_load = load i8* %input_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_5_V_load"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:38  %input_6_V_load = load i8* %input_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_6_V_load"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:39  %input_7_V_load = load i8* %input_7_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_7_V_load"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:40  %input_8_V_load = load i8* %input_8_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_8_V_load"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:41  %input_9_V_load = load i8* %input_9_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_9_V_load"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:42  %input_10_V_load = load i8* %input_10_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_10_V_load"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:43  %input_11_V_load = load i8* %input_11_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_11_V_load"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:44  %input_12_V_load = load i8* %input_12_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_12_V_load"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:45  %input_13_V_load = load i8* %input_13_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_13_V_load"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:46  %input_14_V_load = load i8* %input_14_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_14_V_load"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:47  %input_15_V_load = load i8* %input_15_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_15_V_load"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:48  %input_16_V_load = load i8* %input_16_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_16_V_load"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:49  %input_17_V_load = load i8* %input_17_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_17_V_load"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:50  %input_18_V_load = load i8* %input_18_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_18_V_load"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:51  %input_19_V_load = load i8* %input_19_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_19_V_load"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:52  %input_20_V_load = load i8* %input_20_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_20_V_load"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:53  %input_21_V_load = load i8* %input_21_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_21_V_load"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:54  %input_22_V_load = load i8* %input_22_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_22_V_load"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:55  %input_23_V_load = load i8* %input_23_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_23_V_load"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="5">
<![CDATA[
_ifconv:56  %tmp_38 = call i8 @_ssdm_op_Mux.ap_auto.24i8.i5(i8 %input_0_V_load, i8 %input_1_V_load, i8 %input_2_V_load, i8 %input_3_V_load, i8 %input_4_V_load, i8 %input_5_V_load, i8 %input_6_V_load, i8 %input_7_V_load, i8 %input_8_V_load, i8 %input_9_V_load, i8 %input_10_V_load, i8 %input_11_V_load, i8 %input_12_V_load, i8 %input_13_V_load, i8 %input_14_V_load, i8 %input_15_V_load, i8 %input_16_V_load, i8 %input_17_V_load, i8 %input_18_V_load, i8 %input_19_V_load, i8 %input_20_V_load, i8 %input_21_V_load, i8 %input_22_V_load, i8 %input_23_V_load, i5 %co)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="172" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:31  %OP1_V = sext i8 %weight_V_load to i16

]]></Node>
<StgValue><ssdm name="OP1_V"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:57  %OP2_V = sext i8 %tmp_38 to i16

]]></Node>
<StgValue><ssdm name="OP2_V"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:58  %p_Val2_3 = mul i16 %OP1_V, %OP2_V

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:64  %tmp_120 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_3, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="176" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:59  %tmp_44 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %p_Val2_28, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="14">
<![CDATA[
_ifconv:60  %tmp_62_cast = sext i14 %tmp_44 to i16

]]></Node>
<StgValue><ssdm name="tmp_62_cast"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:61  %p_Val2_29 = add i16 %tmp_62_cast, %p_Val2_3

]]></Node>
<StgValue><ssdm name="p_Val2_29"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:62  %signbit = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_29, i32 15)

]]></Node>
<StgValue><ssdm name="signbit"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:63  %p_Val2_30 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_29, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_30"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:65  %tmp_45 = zext i1 %tmp_120 to i8

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:66  %tmp_121 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_29, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:67  %p_Val2_31 = add i8 %p_Val2_30, %tmp_45

]]></Node>
<StgValue><ssdm name="p_Val2_31"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:68  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_31, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:69  %tmp_46 = xor i1 %newsignbit, true

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:70  %carry = and i1 %tmp_121, %tmp_46

]]></Node>
<StgValue><ssdm name="carry"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:72  %tmp_47 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_29, i32 14, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="188" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="carry" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:71  %tmp_123 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_29, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:73  %Range1_all_ones = icmp eq i2 %tmp_47, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="carry" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:74  %Range1_all_zeros = icmp eq i2 %tmp_47, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:75  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros

]]></Node>
<StgValue><ssdm name="deleted_zeros"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="carry" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:76  %tmp_48 = xor i1 %tmp_123, true

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="carry" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:77  %p_41_i_i = and i1 %signbit, %tmp_48

]]></Node>
<StgValue><ssdm name="p_41_i_i"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:78  %deleted_ones = select i1 %carry, i1 %p_41_i_i, i1 %Range1_all_ones

]]></Node>
<StgValue><ssdm name="deleted_ones"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:79  %p_38_i_i = and i1 %carry, %Range1_all_ones

]]></Node>
<StgValue><ssdm name="p_38_i_i"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:80  %p_not_i_i = xor i1 %deleted_zeros, true

]]></Node>
<StgValue><ssdm name="p_not_i_i"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:81  %brmerge_i_i4 = or i1 %newsignbit, %p_not_i_i

]]></Node>
<StgValue><ssdm name="brmerge_i_i4"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:82  %tmp_49 = xor i1 %signbit, true

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:83  %overflow = and i1 %brmerge_i_i4, %tmp_49

]]></Node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:84  %brmerge40_demorgan_i = and i1 %newsignbit, %deleted_ones

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:85  %tmp4_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i

]]></Node>
<StgValue><ssdm name="tmp4_demorgan"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:86  %tmp4 = xor i1 %tmp4_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:87  %underflow = and i1 %signbit, %tmp4

]]></Node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:88  %brmerge_i_i_i = or i1 %underflow, %overflow

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="205" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:89  %tmp5 = or i1 %brmerge40_demorgan_i, %tmp_49

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="206" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:90  %underflow_not = or i1 %tmp5, %p_38_i_i

]]></Node>
<StgValue><ssdm name="underflow_not"/></StgValue>
</operation>

<operation id="207" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:91  %p_Val2_32_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_31

]]></Node>
<StgValue><ssdm name="p_Val2_32_mux"/></StgValue>
</operation>

<operation id="208" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:92  %p_Val2_s_55 = select i1 %underflow, i8 -128, i8 %p_Val2_31

]]></Node>
<StgValue><ssdm name="p_Val2_s_55"/></StgValue>
</operation>

<operation id="209" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:93  %sum_V = select i1 %underflow_not, i8 %p_Val2_32_mux, i8 %p_Val2_s_55

]]></Node>
<StgValue><ssdm name="sum_V"/></StgValue>
</operation>

<operation id="210" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:94  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="211" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="9" op_0_bw="8">
<![CDATA[
_ifconv1:0  %tmp_39 = sext i8 %p_Val2_s to i9

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="212" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="5">
<![CDATA[
_ifconv1:1  %p_Val2_25 = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_25"/></StgValue>
</operation>

<operation id="213" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="9" op_0_bw="8">
<![CDATA[
_ifconv1:2  %tmp_40 = sext i8 %p_Val2_25 to i9

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="214" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv1:3  %p_Val2_26 = add i9 %tmp_40, %tmp_39

]]></Node>
<StgValue><ssdm name="p_Val2_26"/></StgValue>
</operation>

<operation id="215" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv1:4  %isneg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_26, i32 8)

]]></Node>
<StgValue><ssdm name="isneg"/></StgValue>
</operation>

<operation id="216" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:5  %result_V = add i8 %p_Val2_25, %p_Val2_s

]]></Node>
<StgValue><ssdm name="result_V"/></StgValue>
</operation>

<operation id="217" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv1:6  %newsignbit_5 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %result_V, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit_5"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="218" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:7  %tmp_41 = xor i1 %newsignbit_5, true

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="219" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:8  %underflow_5 = and i1 %isneg, %tmp_41

]]></Node>
<StgValue><ssdm name="underflow_5"/></StgValue>
</operation>

<operation id="220" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:9  %brmerge_i_i = xor i1 %isneg, %newsignbit_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i"/></StgValue>
</operation>

<operation id="221" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:10  %isneg_not = xor i1 %isneg, true

]]></Node>
<StgValue><ssdm name="isneg_not"/></StgValue>
</operation>

<operation id="222" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:11  %brmerge9 = or i1 %newsignbit_5, %isneg_not

]]></Node>
<StgValue><ssdm name="brmerge9"/></StgValue>
</operation>

<operation id="223" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:12  %result_V_mux = select i1 %brmerge_i_i, i8 127, i8 %result_V

]]></Node>
<StgValue><ssdm name="result_V_mux"/></StgValue>
</operation>

<operation id="224" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:13  %p_result_V = select i1 %underflow_5, i8 -128, i8 %result_V

]]></Node>
<StgValue><ssdm name="p_result_V"/></StgValue>
</operation>

<operation id="225" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:14  %result_1 = select i1 %brmerge9, i8 %result_V_mux, i8 %p_result_V

]]></Node>
<StgValue><ssdm name="result_1"/></StgValue>
</operation>

<operation id="226" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
_ifconv1:15  store i8 %result_1, i8* %output_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
_ifconv1:17  br label %.preheader46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
