// Seed: 2422452486
module module_0;
  always_latch id_1 <= id_1;
  wire id_2;
  initial id_1 <= -1;
endmodule
macromodule module_1 (
    output wire id_0,
    input tri0 id_1,
    input tri0 id_2,
    input tri1 id_3,
    input wor id_4,
    output tri0 id_5,
    input uwire id_6,
    inout supply1 id_7,
    input wire id_8,
    input wor id_9,
    input wire id_10,
    input tri1 id_11,
    input supply0 id_12,
    input wand id_13
);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_0 = -1 ? id_10 : id_13;
  wire id_15;
endmodule
