# Day 1 - Structural Gates

## âœ… Topics Covered
- AND, OR, NOT, XOR gate-level Verilog
- Writing and testing structural modules
- Simulating with Icarus Verilog + GTKWave

## ğŸ’» Learnings
- Structural style mirrors wiring of real gates
- Signal propagation follows gate instantiation

## ğŸ§  Memory Hooks
- Think of `and(Y, A, B)` as physical gate with output wire Y
- Use `$dumpfile` and `$dumpvars` in every testbench!

## â³ Time Spent
- [Log your time here]

## ğŸ“¸ Screenshots
- ![day 01 waveform](waveform_day01.png)

