{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1679856101661 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1679856101662 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 26 14:41:41 2023 " "Processing started: Sun Mar 26 14:41:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1679856101662 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1679856101662 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off system -c system " "Command: quartus_map --read_settings_files=on --write_settings_files=off system -c system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1679856101662 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1679856102067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bidirectionalbus.v 1 1 " "Found 1 design units, including 1 entities, in source file bidirectionalbus.v" { { "Info" "ISGN_ENTITY_NAME" "1 bidirectionalBus " "Found entity 1: bidirectionalBus" {  } { { "bidirectionalBus.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/bidirectionalBus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registertb.v 1 1 " "Found 1 design units, including 1 entities, in source file registertb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registertb " "Found entity 1: Registertb" {  } { { "Registertb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Registertb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102130 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "busMUX busMUX.v " "Entity \"busMUX\" obtained from \"busMUX.v\" instead of from Quartus II megafunction library" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1679856102134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmux.v 1 1 " "Found 1 design units, including 1 entities, in source file busmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 busMUX " "Found entity 1: busMUX" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file busencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 busEncoder " "Found entity 1: busEncoder" {  } { { "busEncoder.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busEncoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busencodertb.v 1 1 " "Found 1 design units, including 1 entities, in source file busencodertb.v" { { "Info" "ISGN_ENTITY_NAME" "1 busEncodertb " "Found entity 1: busEncodertb" {  } { { "busEncodertb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busEncodertb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmuxtb.v 1 1 " "Found 1 design units, including 1 entities, in source file busmuxtb.v" { { "Info" "ISGN_ENTITY_NAME" "1 busMUXtb " "Found entity 1: busMUXtb" {  } { { "busMUXtb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUXtb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 3 3 " "Found 3 design units, including 3 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102149 ""} { "Info" "ISGN_ENTITY_NAME" "2 cla_16 " "Found entity 2: cla_16" {  } { { "adder.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/adder.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102149 ""} { "Info" "ISGN_ENTITY_NAME" "3 cla_4 " "Found entity 3: cla_4" {  } { { "adder.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/adder.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "log_and_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file log_and_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 log_and_32bit " "Found entity 1: log_and_32bit" {  } { { "log_and_32bit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/log_and_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "log_or_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file log_or_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 log_or_32bit " "Found entity 1: log_or_32bit" {  } { { "log_or_32bit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/log_or_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left " "Found entity 1: shift_left" {  } { { "shift_left.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/shift_left.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_right.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_right " "Found entity 1: shift_right" {  } { { "shift_right.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/shift_right.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_right.v 1 1 " "Found 1 design units, including 1 entities, in source file rotate_right.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotate_right " "Found entity 1: rotate_right" {  } { { "rotate_right.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/rotate_right.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_left.v 1 1 " "Found 1 design units, including 1 entities, in source file rotate_left.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotate_left " "Found entity 1: rotate_left" {  } { { "rotate_left.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/rotate_left.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negate.v 1 1 " "Found 1 design units, including 1 entities, in source file negate.v" { { "Info" "ISGN_ENTITY_NAME" "1 negate " "Found entity 1: negate" {  } { { "negate.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/negate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_32.v 1 1 " "Found 1 design units, including 1 entities, in source file not_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_32 " "Found entity 1: not_32" {  } { { "not_32.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/not_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bidirectionalbustb.v 1 1 " "Found 1 design units, including 1 entities, in source file bidirectionalbustb.v" { { "Info" "ISGN_ENTITY_NAME" "1 bidirectionalBustb " "Found entity 1: bidirectionalBustb" {  } { { "bidirectionalBustb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/bidirectionalBustb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipliertb.v 1 1 " "Found 1 design units, including 1 entities, in source file multipliertb.v" { { "Info" "ISGN_ENTITY_NAME" "1 multipliertb " "Found entity 1: multipliertb" {  } { { "multipliertb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/multipliertb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "division.v 1 1 " "Found 1 design units, including 1 entities, in source file division.v" { { "Info" "ISGN_ENTITY_NAME" "1 division " "Found entity 1: division" {  } { { "division.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisiontb.v 1 1 " "Found 1 design units, including 1 entities, in source file divisiontb.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisiontb " "Found entity 1: divisiontb" {  } { { "divisiontb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/divisiontb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102189 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb.v(45) " "Verilog HDL information at datapath_tb.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679856102192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "datapath_tb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102192 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IncPC incpc datapath.v(4) " "Verilog HDL Declaration information at datapath.v(4): object \"IncPC\" differs only in case from object \"incpc\" in the same scope" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1679856102195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub.v 1 1 " "Found 1 design units, including 1 entities, in source file sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub " "Found entity 1: sub" {  } { { "sub.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.v 2 2 " "Found 2 design units, including 2 entities, in source file mdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/MDR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102207 ""} { "Info" "ISGN_ENTITY_NAME" "2 mdrmux2to1 " "Found entity 2: mdrmux2to1" {  } { { "MDR.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/MDR.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addertb.v 1 1 " "Found 1 design units, including 1 entities, in source file addertb.v" { { "Info" "ISGN_ENTITY_NAME" "1 addertb " "Found entity 1: addertb" {  } { { "addertb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/addertb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdrtb.v 1 1 " "Found 1 design units, including 1 entities, in source file mdrtb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDRtb " "Found entity 1: MDRtb" {  } { { "MDRtb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/MDRtb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alutb.v 1 1 " "Found 1 design units, including 1 entities, in source file alutb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUtb " "Found entity 1: ALUtb" {  } { { "ALUtb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALUtb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102220 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb2.v(45) " "Verilog HDL information at datapath_tb2.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb2.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb2.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679856102223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb2.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb2.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb2 " "Found entity 1: datapath_tb2" {  } { { "datapath_tb2.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102224 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb3.v(45) " "Verilog HDL information at datapath_tb3.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb3.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb3.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679856102227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb3.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb3.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb3 " "Found entity 1: datapath_tb3" {  } { { "datapath_tb3.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb3.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102227 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb4.v(45) " "Verilog HDL information at datapath_tb4.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb4.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb4.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679856102231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb4.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb4.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb4 " "Found entity 1: datapath_tb4" {  } { { "datapath_tb4.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb4.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102231 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb5.v(45) " "Verilog HDL information at datapath_tb5.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb5.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb5.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679856102234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb5.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb5.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb5 " "Found entity 1: datapath_tb5" {  } { { "datapath_tb5.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb5.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102234 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb6.v(45) " "Verilog HDL information at datapath_tb6.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb6.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb6.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679856102237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb6.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb6.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb6 " "Found entity 1: datapath_tb6" {  } { { "datapath_tb6.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb6.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102237 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb7.v(45) " "Verilog HDL information at datapath_tb7.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb7.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb7.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679856102240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb7.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb7.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb7 " "Found entity 1: datapath_tb7" {  } { { "datapath_tb7.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb7.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102240 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb8.v(45) " "Verilog HDL information at datapath_tb8.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb8.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb8.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679856102243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb8.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb8.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb8 " "Found entity 1: datapath_tb8" {  } { { "datapath_tb8.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb8.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102243 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb9.v(45) " "Verilog HDL information at datapath_tb9.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb9.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb9.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679856102246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb9.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb9.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb9 " "Found entity 1: datapath_tb9" {  } { { "datapath_tb9.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb9.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102247 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb10.v(45) " "Verilog HDL information at datapath_tb10.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb10.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb10.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679856102250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb10.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb10.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb10 " "Found entity 1: datapath_tb10" {  } { { "datapath_tb10.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb10.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102250 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb11.v(45) " "Verilog HDL information at datapath_tb11.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb11.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb11.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679856102252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb11.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb11.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb11 " "Found entity 1: datapath_tb11" {  } { { "datapath_tb11.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb11.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102253 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb12.v(45) " "Verilog HDL information at datapath_tb12.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb12.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb12.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679856102255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb12.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb12.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb12 " "Found entity 1: datapath_tb12" {  } { { "datapath_tb12.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb12.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right_arithmetic.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_right_arithmetic.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_right_arithmetic " "Found entity 1: shift_right_arithmetic" {  } { { "shift_right_arithmetic.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/shift_right_arithmetic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102258 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb13.v(45) " "Verilog HDL information at datapath_tb13.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb13.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb13.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679856102260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb13.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb13.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb13 " "Found entity 1: datapath_tb13" {  } { { "datapath_tb13.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb13.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selectandencode.v 2 2 " "Found 2 design units, including 2 entities, in source file selectandencode.v" { { "Info" "ISGN_ENTITY_NAME" "1 selectAndEncode " "Found entity 1: selectAndEncode" {  } { { "selectAndEncode.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/selectAndEncode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102264 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder4to16 " "Found entity 2: decoder4to16" {  } { { "selectAndEncode.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/selectAndEncode.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conff_logic.v 3 3 " "Found 3 design units, including 3 entities, in source file conff_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 conff_logic " "Found entity 1: conff_logic" {  } { { "conff_logic.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/conff_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102267 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder2to4 " "Found entity 2: decoder2to4" {  } { { "conff_logic.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/conff_logic.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102267 ""} { "Info" "ISGN_ENTITY_NAME" "3 ff_register " "Found entity 3: ff_register" {  } { { "conff_logic.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/conff_logic.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ram.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar.v 1 1 " "Found 1 design units, including 1 entities, in source file mar.v" { { "Info" "ISGN_ENTITY_NAME" "1 mar " "Found entity 1: mar" {  } { { "mar.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/mar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loadinstructionstb.v 1 1 " "Found 1 design units, including 1 entities, in source file loadinstructionstb.v" { { "Info" "ISGN_ENTITY_NAME" "1 loadInstructionstb " "Found entity 1: loadInstructionstb" {  } { { "loadInstructionstb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/loadInstructionstb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramtb.v 1 1 " "Found 1 design units, including 1 entities, in source file ramtb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramtb " "Found entity 1: ramtb" {  } { { "ramtb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ramtb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_encodetb.v 1 1 " "Found 1 design units, including 1 entities, in source file select_encodetb.v" { { "Info" "ISGN_ENTITY_NAME" "1 select_encodetb " "Found entity 1: select_encodetb" {  } { { "select_encodetb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/select_encodetb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loadinstruction2tb.v 1 1 " "Found 1 design units, including 1 entities, in source file loadinstruction2tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 loadInstruction2tb " "Found entity 1: loadInstruction2tb" {  } { { "loadInstruction2tb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/loadInstruction2tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incrementpc.v 1 1 " "Found 1 design units, including 1 entities, in source file incrementpc.v" { { "Info" "ISGN_ENTITY_NAME" "1 incrementPC " "Found entity 1: incrementPC" {  } { { "incrementPC.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/incrementPC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storeinstructionstb.v 1 1 " "Found 1 design units, including 1 entities, in source file storeinstructionstb.v" { { "Info" "ISGN_ENTITY_NAME" "1 storeInstructionstb " "Found entity 1: storeInstructionstb" {  } { { "storeInstructionstb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/storeInstructionstb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediateaddtb.v 1 1 " "Found 1 design units, including 1 entities, in source file immediateaddtb.v" { { "Info" "ISGN_ENTITY_NAME" "1 immediateAddtb " "Found entity 1: immediateAddtb" {  } { { "immediateAddtb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/immediateAddtb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediateandtb.v 1 1 " "Found 1 design units, including 1 entities, in source file immediateandtb.v" { { "Info" "ISGN_ENTITY_NAME" "1 immediateAndtb " "Found entity 1: immediateAndtb" {  } { { "immediateAndtb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/immediateAndtb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediateortb.v 1 1 " "Found 1 design units, including 1 entities, in source file immediateortb.v" { { "Info" "ISGN_ENTITY_NAME" "1 immediateOrtb " "Found entity 1: immediateOrtb" {  } { { "immediateOrtb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/immediateOrtb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchzrtb.v 1 1 " "Found 1 design units, including 1 entities, in source file branchzrtb.v" { { "Info" "ISGN_ENTITY_NAME" "1 branchzrtb " "Found entity 1: branchzrtb" {  } { { "branchzrtb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/branchzrtb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchnztb.v 1 1 " "Found 1 design units, including 1 entities, in source file branchnztb.v" { { "Info" "ISGN_ENTITY_NAME" "1 branchnztb " "Found entity 1: branchnztb" {  } { { "branchnztb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/branchnztb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchpltb.v 1 1 " "Found 1 design units, including 1 entities, in source file branchpltb.v" { { "Info" "ISGN_ENTITY_NAME" "1 branchpltb " "Found entity 1: branchpltb" {  } { { "branchpltb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/branchpltb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchmitb.v 1 1 " "Found 1 design units, including 1 entities, in source file branchmitb.v" { { "Info" "ISGN_ENTITY_NAME" "1 branchmitb " "Found entity 1: branchmitb" {  } { { "branchmitb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/branchmitb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jrtb.v 1 1 " "Found 1 design units, including 1 entities, in source file jrtb.v" { { "Info" "ISGN_ENTITY_NAME" "1 jrtb " "Found entity 1: jrtb" {  } { { "jrtb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/jrtb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jaltb.v 1 1 " "Found 1 design units, including 1 entities, in source file jaltb.v" { { "Info" "ISGN_ENTITY_NAME" "1 jaltb " "Found entity 1: jaltb" {  } { { "jaltb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/jaltb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfhitb.v 1 1 " "Found 1 design units, including 1 entities, in source file mfhitb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mfhitb " "Found entity 1: mfhitb" {  } { { "mfhitb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/mfhitb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mflotb.v 1 1 " "Found 1 design units, including 1 entities, in source file mflotb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mflotb " "Found entity 1: mflotb" {  } { { "mflotb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/mflotb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outporttb.v 1 1 " "Found 1 design units, including 1 entities, in source file outporttb.v" { { "Info" "ISGN_ENTITY_NAME" "1 outporttb " "Found entity 1: outporttb" {  } { { "outporttb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/outporttb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inporttb.v 1 1 " "Found 1 design units, including 1 entities, in source file inporttb.v" { { "Info" "ISGN_ENTITY_NAME" "1 inporttb " "Found entity 1: inporttb" {  } { { "inporttb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/inporttb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unittb.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unittb.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unittb " "Found entity 1: control_unittb" {  } { { "control_unittb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unittb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856102343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856102343 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IncPC ALUtb.v(9) " "Verilog HDL Implicit Net warning at ALUtb.v(9): created implicit net for \"IncPC\"" {  } { { "ALUtb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALUtb.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679856102344 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1679856102444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:cUnit " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:cUnit\"" {  } { { "datapath.v" "cUnit" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679856102455 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(55) " "Verilog HDL Case Statement warning at control_unit.v(55): incomplete case statement has no default case item" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 55 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1679856102458 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(49) " "Verilog HDL Case Statement warning at control_unit.v(49): incomplete case statement has no default case item" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 49 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1679856102459 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "present_state control_unit.v(46) " "Verilog HDL Always Construct warning at control_unit.v(46): inferring latch(es) for variable \"present_state\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679856102460 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Run control_unit.v(186) " "Verilog HDL Always Construct warning at control_unit.v(186): inferring latch(es) for variable \"Run\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679856102470 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MDRout control_unit.v(186) " "Verilog HDL Always Construct warning at control_unit.v(186): inferring latch(es) for variable \"MDRout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679856102470 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IRin control_unit.v(186) " "Verilog HDL Always Construct warning at control_unit.v(186): inferring latch(es) for variable \"IRin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679856102470 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Gra control_unit.v(186) " "Verilog HDL Always Construct warning at control_unit.v(186): inferring latch(es) for variable \"Gra\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679856102470 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rin control_unit.v(186) " "Verilog HDL Always Construct warning at control_unit.v(186): inferring latch(es) for variable \"Rin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679856102470 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LOout control_unit.v(186) " "Verilog HDL Always Construct warning at control_unit.v(186): inferring latch(es) for variable \"LOout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679856102470 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCin control_unit.v(186) " "Verilog HDL Always Construct warning at control_unit.v(186): inferring latch(es) for variable \"PCin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679856102470 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IncPC control_unit.v(186) " "Verilog HDL Always Construct warning at control_unit.v(186): inferring latch(es) for variable \"IncPC\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679856102471 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HIout control_unit.v(186) " "Verilog HDL Always Construct warning at control_unit.v(186): inferring latch(es) for variable \"HIout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679856102471 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCout control_unit.v(186) " "Verilog HDL Always Construct warning at control_unit.v(186): inferring latch(es) for variable \"PCout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679856102471 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regIn control_unit.v(186) " "Verilog HDL Always Construct warning at control_unit.v(186): inferring latch(es) for variable \"regIn\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679856102471 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rout control_unit.v(186) " "Verilog HDL Always Construct warning at control_unit.v(186): inferring latch(es) for variable \"Rout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679856102471 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ZLOout control_unit.v(186) " "Verilog HDL Always Construct warning at control_unit.v(186): inferring latch(es) for variable \"ZLOout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679856102471 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Cout control_unit.v(186) " "Verilog HDL Always Construct warning at control_unit.v(186): inferring latch(es) for variable \"Cout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679856102471 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Zin control_unit.v(186) " "Verilog HDL Always Construct warning at control_unit.v(186): inferring latch(es) for variable \"Zin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679856102471 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Yin control_unit.v(186) " "Verilog HDL Always Construct warning at control_unit.v(186): inferring latch(es) for variable \"Yin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679856102471 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CONin control_unit.v(186) " "Verilog HDL Always Construct warning at control_unit.v(186): inferring latch(es) for variable \"CONin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679856102471 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Grb control_unit.v(186) " "Verilog HDL Always Construct warning at control_unit.v(186): inferring latch(es) for variable \"Grb\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679856102471 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MDRin control_unit.v(186) " "Verilog HDL Always Construct warning at control_unit.v(186): inferring latch(es) for variable \"MDRin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679856102471 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Write control_unit.v(186) " "Verilog HDL Always Construct warning at control_unit.v(186): inferring latch(es) for variable \"Write\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679856102471 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MARin control_unit.v(186) " "Verilog HDL Always Construct warning at control_unit.v(186): inferring latch(es) for variable \"MARin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679856102472 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BAout control_unit.v(186) " "Verilog HDL Always Construct warning at control_unit.v(186): inferring latch(es) for variable \"BAout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679856102472 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Read control_unit.v(186) " "Verilog HDL Always Construct warning at control_unit.v(186): inferring latch(es) for variable \"Read\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679856102472 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LOin control_unit.v(186) " "Verilog HDL Always Construct warning at control_unit.v(186): inferring latch(es) for variable \"LOin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679856102472 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ZHIout control_unit.v(186) " "Verilog HDL Always Construct warning at control_unit.v(186): inferring latch(es) for variable \"ZHIout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679856102472 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HIin control_unit.v(186) " "Verilog HDL Always Construct warning at control_unit.v(186): inferring latch(es) for variable \"HIin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679856102472 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OUTPORTin control_unit.v(186) " "Verilog HDL Always Construct warning at control_unit.v(186): inferring latch(es) for variable \"OUTPORTin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679856102472 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "INPORTout control_unit.v(186) " "Verilog HDL Always Construct warning at control_unit.v(186): inferring latch(es) for variable \"INPORTout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679856102472 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OUTPORTout control_unit.v(186) " "Verilog HDL Always Construct warning at control_unit.v(186): inferring latch(es) for variable \"OUTPORTout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679856102472 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Yout control_unit.v(186) " "Verilog HDL Always Construct warning at control_unit.v(186): inferring latch(es) for variable \"Yout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679856102472 "|datapath|control_unit:cUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Grc control_unit.v(186) " "Verilog HDL Always Construct warning at control_unit.v(186): inferring latch(es) for variable \"Grc\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679856102472 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Grc control_unit.v(186) " "Inferred latch for \"Grc\" at control_unit.v(186)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679856102478 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yout control_unit.v(186) " "Inferred latch for \"Yout\" at control_unit.v(186)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679856102478 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPORTout control_unit.v(186) " "Inferred latch for \"OUTPORTout\" at control_unit.v(186)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679856102478 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INPORTout control_unit.v(186) " "Inferred latch for \"INPORTout\" at control_unit.v(186)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679856102478 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPORTin control_unit.v(186) " "Inferred latch for \"OUTPORTin\" at control_unit.v(186)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679856102478 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HIin control_unit.v(186) " "Inferred latch for \"HIin\" at control_unit.v(186)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679856102479 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZHIout control_unit.v(186) " "Inferred latch for \"ZHIout\" at control_unit.v(186)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679856102479 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOin control_unit.v(186) " "Inferred latch for \"LOin\" at control_unit.v(186)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679856102479 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read control_unit.v(186) " "Inferred latch for \"Read\" at control_unit.v(186)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679856102479 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BAout control_unit.v(186) " "Inferred latch for \"BAout\" at control_unit.v(186)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679856102479 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARin control_unit.v(186) " "Inferred latch for \"MARin\" at control_unit.v(186)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679856102479 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Write control_unit.v(186) " "Inferred latch for \"Write\" at control_unit.v(186)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679856102479 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRin control_unit.v(186) " "Inferred latch for \"MDRin\" at control_unit.v(186)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679856102479 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Grb control_unit.v(186) " "Inferred latch for \"Grb\" at control_unit.v(186)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679856102479 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONin control_unit.v(186) " "Inferred latch for \"CONin\" at control_unit.v(186)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679856102479 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yin control_unit.v(186) " "Inferred latch for \"Yin\" at control_unit.v(186)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679856102479 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zin control_unit.v(186) " "Inferred latch for \"Zin\" at control_unit.v(186)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679856102479 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cout control_unit.v(186) " "Inferred latch for \"Cout\" at control_unit.v(186)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679856102479 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZLOout control_unit.v(186) " "Inferred latch for \"ZLOout\" at control_unit.v(186)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679856102480 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout control_unit.v(186) " "Inferred latch for \"Rout\" at control_unit.v(186)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679856102480 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regIn\[0\] control_unit.v(186) " "Inferred latch for \"regIn\[0\]\" at control_unit.v(186)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679856102480 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regIn\[1\] control_unit.v(186) " "Inferred latch for \"regIn\[1\]\" at control_unit.v(186)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679856102480 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regIn\[2\] control_unit.v(186) " "Inferred latch for \"regIn\[2\]\" at control_unit.v(186)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679856102480 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regIn\[3\] control_unit.v(186) " "Inferred latch for \"regIn\[3\]\" at control_unit.v(186)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679856102480 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regIn\[4\] control_unit.v(186) " "Inferred latch for \"regIn\[4\]\" at control_unit.v(186)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679856102480 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regIn\[5\] control_unit.v(186) " "Inferred latch for \"regIn\[5\]\" at control_unit.v(186)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679856102480 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regIn\[6\] control_unit.v(186) " "Inferred latch for \"regIn\[6\]\" at control_unit.v(186)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679856102480 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regIn\[7\] control_unit.v(186) " "Inferred latch for \"regIn\[7\]\" at control_unit.v(186)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679856102480 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regIn\[8\] control_unit.v(186) " "Inferred latch for \"regIn\[8\]\" at control_unit.v(186)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679856102480 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regIn\[9\] control_unit.v(186) " "Inferred latch for \"regIn\[9\]\" at control_unit.v(186)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679856102480 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regIn\[10\] control_unit.v(186) " "Inferred latch for \"regIn\[10\]\" at control_unit.v(186)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679856102480 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regIn\[11\] control_unit.v(186) " "Inferred latch for \"regIn\[11\]\" at control_unit.v(186)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679856102480 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regIn\[12\] control_unit.v(186) " "Inferred latch for \"regIn\[12\]\" at control_unit.v(186)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679856102480 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regIn\[13\] control_unit.v(186) " "Inferred latch for \"regIn\[13\]\" at control_unit.v(186)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679856102481 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regIn\[14\] control_unit.v(186) " "Inferred latch for \"regIn\[14\]\" at control_unit.v(186)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679856102481 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regIn\[15\] control_unit.v(186) " "Inferred latch for \"regIn\[15\]\" at control_unit.v(186)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679856102481 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout control_unit.v(186) " "Inferred latch for \"PCout\" at control_unit.v(186)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679856102481 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HIout control_unit.v(186) " "Inferred latch for \"HIout\" at control_unit.v(186)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679856102481 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IncPC control_unit.v(186) " "Inferred latch for \"IncPC\" at control_unit.v(186)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679856102481 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCin control_unit.v(186) " "Inferred latch for \"PCin\" at control_unit.v(186)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679856102481 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOout control_unit.v(186) " "Inferred latch for \"LOout\" at control_unit.v(186)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679856102481 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin control_unit.v(186) " "Inferred latch for \"Rin\" at control_unit.v(186)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679856102481 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gra control_unit.v(186) " "Inferred latch for \"Gra\" at control_unit.v(186)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679856102481 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRin control_unit.v(186) " "Inferred latch for \"IRin\" at control_unit.v(186)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679856102481 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRout control_unit.v(186) " "Inferred latch for \"MDRout\" at control_unit.v(186)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679856102481 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Run control_unit.v(186) " "Inferred latch for \"Run\" at control_unit.v(186)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679856102481 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state\[0\] control_unit.v(49) " "Inferred latch for \"present_state\[0\]\" at control_unit.v(49)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679856102481 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state\[1\] control_unit.v(49) " "Inferred latch for \"present_state\[1\]\" at control_unit.v(49)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679856102481 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state\[2\] control_unit.v(49) " "Inferred latch for \"present_state\[2\]\" at control_unit.v(49)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679856102482 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state\[3\] control_unit.v(49) " "Inferred latch for \"present_state\[3\]\" at control_unit.v(49)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679856102482 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state\[4\] control_unit.v(49) " "Inferred latch for \"present_state\[4\]\" at control_unit.v(49)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679856102482 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state\[5\] control_unit.v(49) " "Inferred latch for \"present_state\[5\]\" at control_unit.v(49)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679856102482 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state\[6\] control_unit.v(49) " "Inferred latch for \"present_state\[6\]\" at control_unit.v(49)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679856102482 "|datapath|control_unit:cUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "present_state\[7\] control_unit.v(49) " "Inferred latch for \"present_state\[7\]\" at control_unit.v(49)" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679856102482 "|datapath|control_unit:cUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selectAndEncode selectAndEncode:selogic " "Elaborating entity \"selectAndEncode\" for hierarchy \"selectAndEncode:selogic\"" {  } { { "datapath.v" "selogic" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679856102511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder4to16 selectAndEncode:selogic\|decoder4to16:decoder " "Elaborating entity \"decoder4to16\" for hierarchy \"selectAndEncode:selogic\|decoder4to16:decoder\"" {  } { { "selectAndEncode.v" "decoder" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/selectAndEncode.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679856102514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:memory " "Elaborating entity \"ram\" for hierarchy \"ram:memory\"" {  } { { "datapath.v" "memory" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679856102517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busEncoder busEncoder:enc " "Elaborating entity \"busEncoder\" for hierarchy \"busEncoder:enc\"" {  } { { "datapath.v" "enc" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679856102520 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "busEncoder.v(6) " "Verilog HDL Case Statement warning at busEncoder.v(6): can't check case statement for completeness because the case expression has too many possible states" {  } { { "busEncoder.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busEncoder.v" 6 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1679856102521 "|datapath|busEncoder:enc"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "busEncoder.v(6) " "Verilog HDL Case Statement information at busEncoder.v(6): all case item expressions in this case statement are onehot" {  } { { "busEncoder.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busEncoder.v" 6 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1679856102521 "|datapath|busEncoder:enc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busMUX busMUX:mux " "Elaborating entity \"busMUX\" for hierarchy \"busMUX:mux\"" {  } { { "datapath.v" "mux" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679856102523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:R0 " "Elaborating entity \"Register\" for hierarchy \"Register:R0\"" {  } { { "datapath.v" "R0" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679856102527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR MDR:mdr_reg " "Elaborating entity \"MDR\" for hierarchy \"MDR:mdr_reg\"" {  } { { "datapath.v" "mdr_reg" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679856102561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mdrmux2to1 MDR:mdr_reg\|mdrmux2to1:MDMux " "Elaborating entity \"mdrmux2to1\" for hierarchy \"MDR:mdr_reg\|mdrmux2to1:MDMux\"" {  } { { "MDR.v" "MDMux" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/MDR.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679856102566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mar mar:mar_reg " "Elaborating entity \"mar\" for hierarchy \"mar:mar_reg\"" {  } { { "datapath.v" "mar_reg" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679856102571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incrementPC incrementPC:incpc " "Elaborating entity \"incrementPC\" for hierarchy \"incrementPC:incpc\"" {  } { { "datapath.v" "incpc" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679856102584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conff_logic conff_logic:CONFF " "Elaborating entity \"conff_logic\" for hierarchy \"conff_logic:CONFF\"" {  } { { "datapath.v" "CONFF" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679856102587 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 conff_logic.v(10) " "Verilog HDL assignment warning at conff_logic.v(10): truncated value with size 32 to match size of target (1)" {  } { { "conff_logic.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/conff_logic.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1679856102588 "|datapath|conff_logic:CONFF"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 conff_logic.v(11) " "Verilog HDL assignment warning at conff_logic.v(11): truncated value with size 32 to match size of target (1)" {  } { { "conff_logic.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/conff_logic.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1679856102588 "|datapath|conff_logic:CONFF"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 conff_logic.v(12) " "Verilog HDL assignment warning at conff_logic.v(12): truncated value with size 32 to match size of target (1)" {  } { { "conff_logic.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/conff_logic.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1679856102588 "|datapath|conff_logic:CONFF"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 conff_logic.v(13) " "Verilog HDL assignment warning at conff_logic.v(13): truncated value with size 32 to match size of target (1)" {  } { { "conff_logic.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/conff_logic.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1679856102588 "|datapath|conff_logic:CONFF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2to4 conff_logic:CONFF\|decoder2to4:decoder " "Elaborating entity \"decoder2to4\" for hierarchy \"conff_logic:CONFF\|decoder2to4:decoder\"" {  } { { "conff_logic.v" "decoder" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/conff_logic.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679856102589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ff_register conff_logic:CONFF\|ff_register:CON " "Elaborating entity \"ff_register\" for hierarchy \"conff_logic:CONFF\|ff_register:CON\"" {  } { { "conff_logic.v" "CON" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/conff_logic.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679856102592 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d conff_logic.v(37) " "Verilog HDL Always Construct warning at conff_logic.v(37): variable \"d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "conff_logic.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/conff_logic.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1679856102593 "|datapath|conff_logic:CONFF|ff_register:CON"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:logic_unit " "Elaborating entity \"ALU\" for hierarchy \"ALU:logic_unit\"" {  } { { "datapath.v" "logic_unit" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679856102595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder ALU:logic_unit\|adder:add_instance " "Elaborating entity \"adder\" for hierarchy \"ALU:logic_unit\|adder:add_instance\"" {  } { { "ALU.v" "add_instance" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679856102601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_16 ALU:logic_unit\|adder:add_instance\|cla_16:instance1 " "Elaborating entity \"cla_16\" for hierarchy \"ALU:logic_unit\|adder:add_instance\|cla_16:instance1\"" {  } { { "adder.v" "instance1" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/adder.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679856102604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_4 ALU:logic_unit\|adder:add_instance\|cla_16:instance1\|cla_4:instance1 " "Elaborating entity \"cla_4\" for hierarchy \"ALU:logic_unit\|adder:add_instance\|cla_16:instance1\|cla_4:instance1\"" {  } { { "adder.v" "instance1" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/adder.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679856102606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub ALU:logic_unit\|sub:sub_instance " "Elaborating entity \"sub\" for hierarchy \"ALU:logic_unit\|sub:sub_instance\"" {  } { { "ALU.v" "sub_instance" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679856102621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negate ALU:logic_unit\|sub:sub_instance\|negate:negate_instance " "Elaborating entity \"negate\" for hierarchy \"ALU:logic_unit\|sub:sub_instance\|negate:negate_instance\"" {  } { { "sub.v" "negate_instance" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/sub.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679856102625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "log_and_32bit ALU:logic_unit\|log_and_32bit:land_instance " "Elaborating entity \"log_and_32bit\" for hierarchy \"ALU:logic_unit\|log_and_32bit:land_instance\"" {  } { { "ALU.v" "land_instance" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679856102647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "log_or_32bit ALU:logic_unit\|log_or_32bit:lor_instance " "Elaborating entity \"log_or_32bit\" for hierarchy \"ALU:logic_unit\|log_or_32bit:lor_instance\"" {  } { { "ALU.v" "lor_instance" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679856102650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_right ALU:logic_unit\|shift_right:shr_instance " "Elaborating entity \"shift_right\" for hierarchy \"ALU:logic_unit\|shift_right:shr_instance\"" {  } { { "ALU.v" "shr_instance" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679856102652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_right_arithmetic ALU:logic_unit\|shift_right_arithmetic:shra_instance " "Elaborating entity \"shift_right_arithmetic\" for hierarchy \"ALU:logic_unit\|shift_right_arithmetic:shra_instance\"" {  } { { "ALU.v" "shra_instance" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679856102655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left ALU:logic_unit\|shift_left:shl_instance " "Elaborating entity \"shift_left\" for hierarchy \"ALU:logic_unit\|shift_left:shl_instance\"" {  } { { "ALU.v" "shl_instance" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679856102658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_right ALU:logic_unit\|rotate_right:ror_instance " "Elaborating entity \"rotate_right\" for hierarchy \"ALU:logic_unit\|rotate_right:ror_instance\"" {  } { { "ALU.v" "ror_instance" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679856102660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_left ALU:logic_unit\|rotate_left:rol_instance " "Elaborating entity \"rotate_left\" for hierarchy \"ALU:logic_unit\|rotate_left:rol_instance\"" {  } { { "ALU.v" "rol_instance" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679856102664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier ALU:logic_unit\|multiplier:mul_instance " "Elaborating entity \"multiplier\" for hierarchy \"ALU:logic_unit\|multiplier:mul_instance\"" {  } { { "ALU.v" "mul_instance" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679856102667 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "multiplier.v(23) " "Verilog HDL Case Statement warning at multiplier.v(23): case item expression never matches the case expression" {  } { { "multiplier.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/multiplier.v" 23 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1679856102671 "|datapath|ALU:logic_unit|multiplier:mul_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 multiplier.v(24) " "Verilog HDL assignment warning at multiplier.v(24): truncated value with size 33 to match size of target (32)" {  } { { "multiplier.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/multiplier.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1679856102671 "|datapath|ALU:logic_unit|multiplier:mul_instance"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "multiplier.v(25) " "Verilog HDL Case Statement warning at multiplier.v(25): case item expression never matches the case expression" {  } { { "multiplier.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/multiplier.v" 25 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1679856102671 "|datapath|ALU:logic_unit|multiplier:mul_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 multiplier.v(26) " "Verilog HDL assignment warning at multiplier.v(26): truncated value with size 34 to match size of target (32)" {  } { { "multiplier.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/multiplier.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1679856102671 "|datapath|ALU:logic_unit|multiplier:mul_instance"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "multiplier.v(27) " "Verilog HDL Case Statement warning at multiplier.v(27): case item expression never matches the case expression" {  } { { "multiplier.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/multiplier.v" 27 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1679856102671 "|datapath|ALU:logic_unit|multiplier:mul_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 multiplier.v(28) " "Verilog HDL assignment warning at multiplier.v(28): truncated value with size 33 to match size of target (32)" {  } { { "multiplier.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/multiplier.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1679856102671 "|datapath|ALU:logic_unit|multiplier:mul_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 multiplier.v(23) " "Verilog HDL assignment warning at multiplier.v(23): truncated value with size 33 to match size of target (32)" {  } { { "multiplier.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/multiplier.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1679856102671 "|datapath|ALU:logic_unit|multiplier:mul_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 multiplier.v(25) " "Verilog HDL assignment warning at multiplier.v(25): truncated value with size 33 to match size of target (32)" {  } { { "multiplier.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/multiplier.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1679856102671 "|datapath|ALU:logic_unit|multiplier:mul_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 multiplier.v(27) " "Verilog HDL assignment warning at multiplier.v(27): truncated value with size 33 to match size of target (32)" {  } { { "multiplier.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/multiplier.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1679856102671 "|datapath|ALU:logic_unit|multiplier:mul_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "66 64 multiplier.v(34) " "Verilog HDL assignment warning at multiplier.v(34): truncated value with size 66 to match size of target (64)" {  } { { "multiplier.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/multiplier.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1679856102671 "|datapath|ALU:logic_unit|multiplier:mul_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "division ALU:logic_unit\|division:div_instance " "Elaborating entity \"division\" for hierarchy \"ALU:logic_unit\|division:div_instance\"" {  } { { "ALU.v" "div_instance" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679856102673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_32 ALU:logic_unit\|not_32:not_instance " "Elaborating entity \"not_32\" for hierarchy \"ALU:logic_unit\|not_32:not_instance\"" {  } { { "ALU.v" "not_instance" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679856102681 ""}
{ "Warning" "WINFER_RAM_SINGLE_PORT_WMIF_POWER_UP" "ram:memory\|ram " "Created node \"ram:memory\|ram\" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design." {  } { { "ram.v" "ram" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ram.v" 14 -1 0 } }  } 0 276021 "Created node \"%1!s!\" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design." 0 0 "Quartus II" 0 -1 1679856103677 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram:memory\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram:memory\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679856104478 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679856104478 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679856104478 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679856104478 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679856104478 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679856104478 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679856104478 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679856104478 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679856104478 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/system.ram0_ram_1d0cf.hdl.mif " "Parameter INIT_FILE set to db/system.ram0_ram_1d0cf.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679856104478 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1679856104478 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1679856104478 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:memory\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"ram:memory\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679856104536 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:memory\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"ram:memory\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679856104536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679856104536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679856104536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679856104536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679856104536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679856104536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679856104536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679856104536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679856104536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/system.ram0_ram_1d0cf.hdl.mif " "Parameter \"INIT_FILE\" = \"db/system.ram0_ram_1d0cf.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679856104536 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1679856104536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7d81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7d81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7d81 " "Found entity 1: altsyncram_7d81" {  } { { "db/altsyncram_7d81.tdf" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/db/altsyncram_7d81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679856104597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679856104597 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "control_unit:cUnit\|Cout control_unit:cUnit\|Zin " "Duplicate LATCH primitive \"control_unit:cUnit\|Cout\" merged with LATCH primitive \"control_unit:cUnit\|Zin\"" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 4 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679856104893 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "control_unit:cUnit\|regIn\[14\] control_unit:cUnit\|regIn\[0\] " "Duplicate LATCH primitive \"control_unit:cUnit\|regIn\[14\]\" merged with LATCH primitive \"control_unit:cUnit\|regIn\[0\]\"" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679856104893 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "control_unit:cUnit\|regIn\[13\] control_unit:cUnit\|regIn\[0\] " "Duplicate LATCH primitive \"control_unit:cUnit\|regIn\[13\]\" merged with LATCH primitive \"control_unit:cUnit\|regIn\[0\]\"" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679856104893 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "control_unit:cUnit\|regIn\[12\] control_unit:cUnit\|regIn\[0\] " "Duplicate LATCH primitive \"control_unit:cUnit\|regIn\[12\]\" merged with LATCH primitive \"control_unit:cUnit\|regIn\[0\]\"" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679856104893 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "control_unit:cUnit\|regIn\[11\] control_unit:cUnit\|regIn\[0\] " "Duplicate LATCH primitive \"control_unit:cUnit\|regIn\[11\]\" merged with LATCH primitive \"control_unit:cUnit\|regIn\[0\]\"" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679856104893 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "control_unit:cUnit\|regIn\[10\] control_unit:cUnit\|regIn\[0\] " "Duplicate LATCH primitive \"control_unit:cUnit\|regIn\[10\]\" merged with LATCH primitive \"control_unit:cUnit\|regIn\[0\]\"" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679856104893 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "control_unit:cUnit\|regIn\[9\] control_unit:cUnit\|regIn\[0\] " "Duplicate LATCH primitive \"control_unit:cUnit\|regIn\[9\]\" merged with LATCH primitive \"control_unit:cUnit\|regIn\[0\]\"" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679856104893 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "control_unit:cUnit\|regIn\[8\] control_unit:cUnit\|regIn\[0\] " "Duplicate LATCH primitive \"control_unit:cUnit\|regIn\[8\]\" merged with LATCH primitive \"control_unit:cUnit\|regIn\[0\]\"" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679856104893 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "control_unit:cUnit\|regIn\[7\] control_unit:cUnit\|regIn\[0\] " "Duplicate LATCH primitive \"control_unit:cUnit\|regIn\[7\]\" merged with LATCH primitive \"control_unit:cUnit\|regIn\[0\]\"" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679856104893 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "control_unit:cUnit\|regIn\[6\] control_unit:cUnit\|regIn\[0\] " "Duplicate LATCH primitive \"control_unit:cUnit\|regIn\[6\]\" merged with LATCH primitive \"control_unit:cUnit\|regIn\[0\]\"" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679856104893 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "control_unit:cUnit\|regIn\[5\] control_unit:cUnit\|regIn\[0\] " "Duplicate LATCH primitive \"control_unit:cUnit\|regIn\[5\]\" merged with LATCH primitive \"control_unit:cUnit\|regIn\[0\]\"" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679856104893 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "control_unit:cUnit\|regIn\[4\] control_unit:cUnit\|regIn\[0\] " "Duplicate LATCH primitive \"control_unit:cUnit\|regIn\[4\]\" merged with LATCH primitive \"control_unit:cUnit\|regIn\[0\]\"" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679856104893 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "control_unit:cUnit\|regIn\[3\] control_unit:cUnit\|regIn\[0\] " "Duplicate LATCH primitive \"control_unit:cUnit\|regIn\[3\]\" merged with LATCH primitive \"control_unit:cUnit\|regIn\[0\]\"" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679856104893 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "control_unit:cUnit\|regIn\[2\] control_unit:cUnit\|regIn\[0\] " "Duplicate LATCH primitive \"control_unit:cUnit\|regIn\[2\]\" merged with LATCH primitive \"control_unit:cUnit\|regIn\[0\]\"" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679856104893 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "control_unit:cUnit\|regIn\[1\] control_unit:cUnit\|regIn\[0\] " "Duplicate LATCH primitive \"control_unit:cUnit\|regIn\[1\]\" merged with LATCH primitive \"control_unit:cUnit\|regIn\[0\]\"" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679856104893 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1679856104893 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|LOin " "Latch control_unit:cUnit\|LOin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:cUnit\|present_state\[6\] " "Ports D and ENA on the latch are fed by the same signal control_unit:cUnit\|present_state\[6\]" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679856104896 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679856104896 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|PCin " "Latch control_unit:cUnit\|PCin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:cUnit\|present_state\[3\] " "Ports D and ENA on the latch are fed by the same signal control_unit:cUnit\|present_state\[3\]" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679856104896 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679856104896 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|MDRin " "Latch control_unit:cUnit\|MDRin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:cUnit\|present_state\[6\] " "Ports D and ENA on the latch are fed by the same signal control_unit:cUnit\|present_state\[6\]" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679856104896 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679856104896 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|Zin " "Latch control_unit:cUnit\|Zin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:cUnit\|present_state\[6\] " "Ports D and ENA on the latch are fed by the same signal control_unit:cUnit\|present_state\[6\]" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679856104897 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679856104897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|Yin " "Latch control_unit:cUnit\|Yin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:cUnit\|present_state\[6\] " "Ports D and ENA on the latch are fed by the same signal control_unit:cUnit\|present_state\[6\]" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679856104897 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679856104897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|MARin " "Latch control_unit:cUnit\|MARin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:cUnit\|present_state\[6\] " "Ports D and ENA on the latch are fed by the same signal control_unit:cUnit\|present_state\[6\]" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679856104897 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679856104897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|CONin " "Latch control_unit:cUnit\|CONin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:cUnit\|present_state\[6\] " "Ports D and ENA on the latch are fed by the same signal control_unit:cUnit\|present_state\[6\]" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679856104897 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679856104897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|ZLOout " "Latch control_unit:cUnit\|ZLOout has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:cUnit\|present_state\[6\] " "Ports D and ENA on the latch are fed by the same signal control_unit:cUnit\|present_state\[6\]" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679856104897 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679856104897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|PCout " "Latch control_unit:cUnit\|PCout has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:cUnit\|present_state\[3\] " "Ports D and ENA on the latch are fed by the same signal control_unit:cUnit\|present_state\[3\]" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679856104897 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679856104897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|Gra " "Latch control_unit:cUnit\|Gra has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:cUnit\|present_state\[3\] " "Ports D and ENA on the latch are fed by the same signal control_unit:cUnit\|present_state\[3\]" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679856104897 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679856104897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|Grb " "Latch control_unit:cUnit\|Grb has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:cUnit\|present_state\[6\] " "Ports D and ENA on the latch are fed by the same signal control_unit:cUnit\|present_state\[6\]" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679856104897 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679856104897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|Rout " "Latch control_unit:cUnit\|Rout has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:cUnit\|present_state\[6\] " "Ports D and ENA on the latch are fed by the same signal control_unit:cUnit\|present_state\[6\]" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679856104897 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679856104897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|BAout " "Latch control_unit:cUnit\|BAout has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:cUnit\|present_state\[6\] " "Ports D and ENA on the latch are fed by the same signal control_unit:cUnit\|present_state\[6\]" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679856104898 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679856104898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|Read " "Latch control_unit:cUnit\|Read has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:cUnit\|present_state\[6\] " "Ports D and ENA on the latch are fed by the same signal control_unit:cUnit\|present_state\[6\]" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679856104898 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679856104898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|Write " "Latch control_unit:cUnit\|Write has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:cUnit\|present_state\[6\] " "Ports D and ENA on the latch are fed by the same signal control_unit:cUnit\|present_state\[6\]" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679856104898 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679856104898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|Run " "Latch control_unit:cUnit\|Run has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:cUnit\|present_state\[6\] " "Ports D and ENA on the latch are fed by the same signal control_unit:cUnit\|present_state\[6\]" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679856104898 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679856104898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|regIn\[0\] " "Latch control_unit:cUnit\|regIn\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:cUnit\|present_state\[6\] " "Ports D and ENA on the latch are fed by the same signal control_unit:cUnit\|present_state\[6\]" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679856104898 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679856104898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|regIn\[15\] " "Latch control_unit:cUnit\|regIn\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:cUnit\|present_state\[3\] " "Ports D and ENA on the latch are fed by the same signal control_unit:cUnit\|present_state\[3\]" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679856104898 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679856104898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state\[0\] " "Latch control_unit:cUnit\|present_state\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reset " "Ports D and ENA on the latch are fed by the same signal Reset" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679856104898 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679856104898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state\[1\] " "Latch control_unit:cUnit\|present_state\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reset " "Ports D and ENA on the latch are fed by the same signal Reset" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679856104899 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679856104899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state\[2\] " "Latch control_unit:cUnit\|present_state\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reset " "Ports D and ENA on the latch are fed by the same signal Reset" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679856104899 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679856104899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state\[3\] " "Latch control_unit:cUnit\|present_state\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reset " "Ports D and ENA on the latch are fed by the same signal Reset" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679856104899 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679856104899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state\[4\] " "Latch control_unit:cUnit\|present_state\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reset " "Ports D and ENA on the latch are fed by the same signal Reset" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679856104899 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679856104899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state\[5\] " "Latch control_unit:cUnit\|present_state\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reset " "Ports D and ENA on the latch are fed by the same signal Reset" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679856104899 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679856104899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:cUnit\|present_state\[6\] " "Latch control_unit:cUnit\|present_state\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reset " "Ports D and ENA on the latch are fed by the same signal Reset" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679856104899 ""}  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679856104899 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HIin GND " "Pin \"HIin\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|HIin"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRin GND " "Pin \"IRin\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|IRin"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTPORTin GND " "Pin \"OUTPORTin\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|OUTPORTin"} { "Warning" "WMLS_MLS_STUCK_PIN" "HIout GND " "Pin \"HIout\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|HIout"} { "Warning" "WMLS_MLS_STUCK_PIN" "LOout GND " "Pin \"LOout\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|LOout"} { "Warning" "WMLS_MLS_STUCK_PIN" "ZHIout GND " "Pin \"ZHIout\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|ZHIout"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDRout GND " "Pin \"MDRout\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|MDRout"} { "Warning" "WMLS_MLS_STUCK_PIN" "INPORTout GND " "Pin \"INPORTout\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|INPORTout"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTPORTout GND " "Pin \"OUTPORTout\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|OUTPORTout"} { "Warning" "WMLS_MLS_STUCK_PIN" "Yout GND " "Pin \"Yout\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|Yout"} { "Warning" "WMLS_MLS_STUCK_PIN" "Grc GND " "Pin \"Grc\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|Grc"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rin GND " "Pin \"Rin\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|Rin"} { "Warning" "WMLS_MLS_STUCK_PIN" "IncPC GND " "Pin \"IncPC\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|IncPC"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInHI\[0\] GND " "Pin \"BusMuxInHI\[0\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInHI[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInHI\[1\] GND " "Pin \"BusMuxInHI\[1\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInHI[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInHI\[2\] GND " "Pin \"BusMuxInHI\[2\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInHI[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInHI\[3\] GND " "Pin \"BusMuxInHI\[3\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInHI[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInHI\[4\] GND " "Pin \"BusMuxInHI\[4\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInHI[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInHI\[5\] GND " "Pin \"BusMuxInHI\[5\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInHI[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInHI\[6\] GND " "Pin \"BusMuxInHI\[6\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInHI[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInHI\[7\] GND " "Pin \"BusMuxInHI\[7\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInHI[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInHI\[8\] GND " "Pin \"BusMuxInHI\[8\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInHI[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInHI\[9\] GND " "Pin \"BusMuxInHI\[9\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInHI[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInHI\[10\] GND " "Pin \"BusMuxInHI\[10\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInHI[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInHI\[11\] GND " "Pin \"BusMuxInHI\[11\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInHI[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInHI\[12\] GND " "Pin \"BusMuxInHI\[12\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInHI[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInHI\[13\] GND " "Pin \"BusMuxInHI\[13\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInHI[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInHI\[14\] GND " "Pin \"BusMuxInHI\[14\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInHI[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInHI\[15\] GND " "Pin \"BusMuxInHI\[15\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInHI[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInHI\[16\] GND " "Pin \"BusMuxInHI\[16\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInHI[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInHI\[17\] GND " "Pin \"BusMuxInHI\[17\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInHI[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInHI\[18\] GND " "Pin \"BusMuxInHI\[18\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInHI[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInHI\[19\] GND " "Pin \"BusMuxInHI\[19\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInHI[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInHI\[20\] GND " "Pin \"BusMuxInHI\[20\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInHI[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInHI\[21\] GND " "Pin \"BusMuxInHI\[21\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInHI[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInHI\[22\] GND " "Pin \"BusMuxInHI\[22\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInHI[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInHI\[23\] GND " "Pin \"BusMuxInHI\[23\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInHI[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInHI\[24\] GND " "Pin \"BusMuxInHI\[24\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInHI[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInHI\[25\] GND " "Pin \"BusMuxInHI\[25\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInHI[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInHI\[26\] GND " "Pin \"BusMuxInHI\[26\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInHI[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInHI\[27\] GND " "Pin \"BusMuxInHI\[27\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInHI[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInHI\[28\] GND " "Pin \"BusMuxInHI\[28\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInHI[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInHI\[29\] GND " "Pin \"BusMuxInHI\[29\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInHI[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInHI\[30\] GND " "Pin \"BusMuxInHI\[30\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInHI[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInHI\[31\] GND " "Pin \"BusMuxInHI\[31\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInHI[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInZhi\[0\] GND " "Pin \"BusMuxInZhi\[0\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInZhi[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInZhi\[1\] GND " "Pin \"BusMuxInZhi\[1\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInZhi[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInZhi\[2\] GND " "Pin \"BusMuxInZhi\[2\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInZhi[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInZhi\[3\] GND " "Pin \"BusMuxInZhi\[3\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInZhi[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInZhi\[4\] GND " "Pin \"BusMuxInZhi\[4\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInZhi[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInZhi\[5\] GND " "Pin \"BusMuxInZhi\[5\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInZhi[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInZhi\[6\] GND " "Pin \"BusMuxInZhi\[6\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInZhi[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInZhi\[7\] GND " "Pin \"BusMuxInZhi\[7\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInZhi[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInZhi\[8\] GND " "Pin \"BusMuxInZhi\[8\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInZhi[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInZhi\[9\] GND " "Pin \"BusMuxInZhi\[9\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInZhi[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInZhi\[10\] GND " "Pin \"BusMuxInZhi\[10\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInZhi[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInZhi\[11\] GND " "Pin \"BusMuxInZhi\[11\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInZhi[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInZhi\[12\] GND " "Pin \"BusMuxInZhi\[12\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInZhi[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInZhi\[13\] GND " "Pin \"BusMuxInZhi\[13\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInZhi[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInZhi\[14\] GND " "Pin \"BusMuxInZhi\[14\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInZhi[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInZhi\[15\] GND " "Pin \"BusMuxInZhi\[15\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInZhi[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInZhi\[16\] GND " "Pin \"BusMuxInZhi\[16\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInZhi[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInZhi\[17\] GND " "Pin \"BusMuxInZhi\[17\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInZhi[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInZhi\[18\] GND " "Pin \"BusMuxInZhi\[18\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInZhi[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInZhi\[19\] GND " "Pin \"BusMuxInZhi\[19\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInZhi[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInZhi\[20\] GND " "Pin \"BusMuxInZhi\[20\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInZhi[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInZhi\[21\] GND " "Pin \"BusMuxInZhi\[21\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInZhi[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInZhi\[22\] GND " "Pin \"BusMuxInZhi\[22\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInZhi[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInZhi\[23\] GND " "Pin \"BusMuxInZhi\[23\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInZhi[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInZhi\[24\] GND " "Pin \"BusMuxInZhi\[24\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInZhi[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInZhi\[25\] GND " "Pin \"BusMuxInZhi\[25\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInZhi[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInZhi\[26\] GND " "Pin \"BusMuxInZhi\[26\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInZhi[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInZhi\[27\] GND " "Pin \"BusMuxInZhi\[27\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInZhi[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInZhi\[28\] GND " "Pin \"BusMuxInZhi\[28\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInZhi[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInZhi\[29\] GND " "Pin \"BusMuxInZhi\[29\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInZhi[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInZhi\[30\] GND " "Pin \"BusMuxInZhi\[30\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInZhi[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInZhi\[31\] GND " "Pin \"BusMuxInZhi\[31\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInZhi[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[0\] GND " "Pin \"BusMuxInOutport\[0\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInOutport[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[1\] GND " "Pin \"BusMuxInOutport\[1\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInOutport[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[2\] GND " "Pin \"BusMuxInOutport\[2\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInOutport[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[3\] GND " "Pin \"BusMuxInOutport\[3\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInOutport[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[4\] GND " "Pin \"BusMuxInOutport\[4\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInOutport[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[5\] GND " "Pin \"BusMuxInOutport\[5\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInOutport[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[6\] GND " "Pin \"BusMuxInOutport\[6\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInOutport[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[7\] GND " "Pin \"BusMuxInOutport\[7\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInOutport[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[8\] GND " "Pin \"BusMuxInOutport\[8\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInOutport[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[9\] GND " "Pin \"BusMuxInOutport\[9\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInOutport[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[10\] GND " "Pin \"BusMuxInOutport\[10\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInOutport[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[11\] GND " "Pin \"BusMuxInOutport\[11\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInOutport[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[12\] GND " "Pin \"BusMuxInOutport\[12\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInOutport[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[13\] GND " "Pin \"BusMuxInOutport\[13\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInOutport[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[14\] GND " "Pin \"BusMuxInOutport\[14\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInOutport[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[15\] GND " "Pin \"BusMuxInOutport\[15\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInOutport[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[16\] GND " "Pin \"BusMuxInOutport\[16\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInOutport[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[17\] GND " "Pin \"BusMuxInOutport\[17\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInOutport[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[18\] GND " "Pin \"BusMuxInOutport\[18\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInOutport[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[19\] GND " "Pin \"BusMuxInOutport\[19\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInOutport[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[20\] GND " "Pin \"BusMuxInOutport\[20\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInOutport[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[21\] GND " "Pin \"BusMuxInOutport\[21\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInOutport[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[22\] GND " "Pin \"BusMuxInOutport\[22\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInOutport[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[23\] GND " "Pin \"BusMuxInOutport\[23\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInOutport[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[24\] GND " "Pin \"BusMuxInOutport\[24\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInOutport[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[25\] GND " "Pin \"BusMuxInOutport\[25\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInOutport[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[26\] GND " "Pin \"BusMuxInOutport\[26\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInOutport[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[27\] GND " "Pin \"BusMuxInOutport\[27\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInOutport[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[28\] GND " "Pin \"BusMuxInOutport\[28\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInOutport[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[29\] GND " "Pin \"BusMuxInOutport\[29\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInOutport[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[30\] GND " "Pin \"BusMuxInOutport\[30\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInOutport[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusMuxInOutport\[31\] GND " "Pin \"BusMuxInOutport\[31\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|BusMuxInOutport[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRregister\[0\] GND " "Pin \"IRregister\[0\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|IRregister[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRregister\[1\] GND " "Pin \"IRregister\[1\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|IRregister[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRregister\[2\] GND " "Pin \"IRregister\[2\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|IRregister[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRregister\[3\] GND " "Pin \"IRregister\[3\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|IRregister[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRregister\[4\] GND " "Pin \"IRregister\[4\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|IRregister[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRregister\[5\] GND " "Pin \"IRregister\[5\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|IRregister[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRregister\[6\] GND " "Pin \"IRregister\[6\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|IRregister[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRregister\[7\] GND " "Pin \"IRregister\[7\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|IRregister[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRregister\[8\] GND " "Pin \"IRregister\[8\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|IRregister[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRregister\[9\] GND " "Pin \"IRregister\[9\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|IRregister[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRregister\[10\] GND " "Pin \"IRregister\[10\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|IRregister[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRregister\[11\] GND " "Pin \"IRregister\[11\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|IRregister[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRregister\[12\] GND " "Pin \"IRregister\[12\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|IRregister[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRregister\[13\] GND " "Pin \"IRregister\[13\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|IRregister[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRregister\[14\] GND " "Pin \"IRregister\[14\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|IRregister[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRregister\[15\] GND " "Pin \"IRregister\[15\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|IRregister[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRregister\[16\] GND " "Pin \"IRregister\[16\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|IRregister[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRregister\[17\] GND " "Pin \"IRregister\[17\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|IRregister[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRregister\[18\] GND " "Pin \"IRregister\[18\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|IRregister[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRregister\[19\] GND " "Pin \"IRregister\[19\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|IRregister[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRregister\[20\] GND " "Pin \"IRregister\[20\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|IRregister[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRregister\[21\] GND " "Pin \"IRregister\[21\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|IRregister[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRregister\[22\] GND " "Pin \"IRregister\[22\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|IRregister[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRregister\[23\] GND " "Pin \"IRregister\[23\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|IRregister[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRregister\[24\] GND " "Pin \"IRregister\[24\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|IRregister[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRregister\[25\] GND " "Pin \"IRregister\[25\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|IRregister[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRregister\[26\] GND " "Pin \"IRregister\[26\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|IRregister[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRregister\[27\] GND " "Pin \"IRregister\[27\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|IRregister[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRregister\[28\] GND " "Pin \"IRregister\[28\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|IRregister[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRregister\[29\] GND " "Pin \"IRregister\[29\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|IRregister[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRregister\[30\] GND " "Pin \"IRregister\[30\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|IRregister[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRregister\[31\] GND " "Pin \"IRregister\[31\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|IRregister[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cregister\[0\] GND " "Pin \"Cregister\[0\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|Cregister[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cregister\[1\] GND " "Pin \"Cregister\[1\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|Cregister[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cregister\[2\] GND " "Pin \"Cregister\[2\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|Cregister[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cregister\[3\] GND " "Pin \"Cregister\[3\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|Cregister[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cregister\[4\] GND " "Pin \"Cregister\[4\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|Cregister[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cregister\[5\] GND " "Pin \"Cregister\[5\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|Cregister[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cregister\[6\] GND " "Pin \"Cregister\[6\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|Cregister[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cregister\[7\] GND " "Pin \"Cregister\[7\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|Cregister[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cregister\[8\] GND " "Pin \"Cregister\[8\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|Cregister[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cregister\[9\] GND " "Pin \"Cregister\[9\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|Cregister[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cregister\[10\] GND " "Pin \"Cregister\[10\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|Cregister[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cregister\[11\] GND " "Pin \"Cregister\[11\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|Cregister[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cregister\[12\] GND " "Pin \"Cregister\[12\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|Cregister[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cregister\[13\] GND " "Pin \"Cregister\[13\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|Cregister[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cregister\[14\] GND " "Pin \"Cregister\[14\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|Cregister[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cregister\[15\] GND " "Pin \"Cregister\[15\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|Cregister[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cregister\[16\] GND " "Pin \"Cregister\[16\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|Cregister[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cregister\[17\] GND " "Pin \"Cregister\[17\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|Cregister[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cregister\[18\] GND " "Pin \"Cregister\[18\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|Cregister[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cregister\[19\] GND " "Pin \"Cregister\[19\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|Cregister[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cregister\[20\] GND " "Pin \"Cregister\[20\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|Cregister[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cregister\[21\] GND " "Pin \"Cregister\[21\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|Cregister[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cregister\[22\] GND " "Pin \"Cregister\[22\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|Cregister[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cregister\[23\] GND " "Pin \"Cregister\[23\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|Cregister[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cregister\[24\] GND " "Pin \"Cregister\[24\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|Cregister[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cregister\[25\] GND " "Pin \"Cregister\[25\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|Cregister[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cregister\[26\] GND " "Pin \"Cregister\[26\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|Cregister[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cregister\[27\] GND " "Pin \"Cregister\[27\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|Cregister[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cregister\[28\] GND " "Pin \"Cregister\[28\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|Cregister[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cregister\[29\] GND " "Pin \"Cregister\[29\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|Cregister[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cregister\[30\] GND " "Pin \"Cregister\[30\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|Cregister[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cregister\[31\] GND " "Pin \"Cregister\[31\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|Cregister[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "present_state\[7\] GND " "Pin \"present_state\[7\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679856105211 "|datapath|present_state[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1679856105211 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1679856105368 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/elec374/system-design/System-Design/output_files/system.map.smsg " "Generated suppressed messages file C:/altera/13.0sp1/elec374/system-design/System-Design/output_files/system.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1679856107542 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1679856107836 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679856107836 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2489 " "Implemented 2489 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1679856108032 ""} { "Info" "ICUT_CUT_TM_OPINS" "997 " "Implemented 997 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1679856108032 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1425 " "Implemented 1425 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1679856108032 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1679856108032 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1679856108032 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 279 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 279 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4628 " "Peak virtual memory: 4628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1679856108069 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 26 14:41:48 2023 " "Processing ended: Sun Mar 26 14:41:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1679856108069 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1679856108069 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1679856108069 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1679856108069 ""}
