
Efinix FPGA Placement and Routing.
Version: 2023.2.307 
Compiled: Dec 15 2023.

Copyright (C) 2013 - 2023 Efinix, Inc. All rights reserved.


The Tool Is Based on VPR of University of Toronto,
a free open source code under MIT license.


Running Placement and Routing for Family "Titanium", Device "Ti60F225" ...

***** Beginning stage netlist pre-processing ... *****
Successfully Read in Verific binary Netlist dump file "D:/FPGA_Competition/FPGAprojects/data_in_uart_control_new/Bilinear_interpolation_prj/outflow/Bilinear_interpolation_prj.vdb".
***** Beginning VDB Netlist Checker ... *****
VDB Netlist Checker took 0.136255 seconds.
	VDB Netlist Checker took 0.125 seconds (approximately) in total CPU time.
VDB Netlist Checker virtual memory usage: begin = 43.76 MB, end = 43.8 MB, delta = 0.04 MB
	VDB Netlist Checker peak virtual memory usage = 64.16 MB
VDB Netlist Checker resident set memory usage: begin = 55.176 MB, end = 55.504 MB, delta = 0.328 MB
	VDB Netlist Checker peak resident set memory usage = 75.396 MB
***** Ending VDB Netlist Checker ... *****
Reading core interface constraints from 'D:/FPGA_Competition/FPGAprojects/data_in_uart_control_new/Bilinear_interpolation_prj/outflow/Bilinear_interpolation_prj.interface.csv'.
Successfully processed interface constraints file "D:/FPGA_Competition/FPGAprojects/data_in_uart_control_new/Bilinear_interpolation_prj/outflow/Bilinear_interpolation_prj.interface.csv".
Found 0 constant generator nets.
Pass 0: Swept away 0 nets with no fanout.
logical_block #37(hdmi_sda_io_IN) has no fanout.
Removing input.
Pass 0: Swept away 1 blocks with no fanout.
Pass 1: Swept away 0 nets with no fanout.
Pass 1: Swept away 0 blocks with no fanout.
Swept away 0 nets and 1 blocks in total.
Removed 0 LUT buffers.
Sweeped away 1 nodes.
Successfully created VPR logical netlist from Verific binary DataBase file "D:/FPGA_Competition/FPGAprojects/data_in_uart_control_new/Bilinear_interpolation_prj/outflow/Bilinear_interpolation_prj.vdb".
Netlist pre-processing took 0.375677 seconds.
	Netlist pre-processing took 0.234375 seconds (approximately) in total CPU time.
Netlist pre-processing virtual memory usage: begin = 25.02 MB, end = 59.084 MB, delta = 34.064 MB
	Netlist pre-processing peak virtual memory usage = 64.16 MB
Netlist pre-processing resident set memory usage: begin = 36.452 MB, end = 70.428 MB, delta = 33.976 MB
	Netlist pre-processing peak resident set memory usage = 75.396 MB
***** Ending stage netlist pre-processing *****

Load Global Network took 1.07286 seconds.
	Load Global Network took 0.34375 seconds (approximately) in total CPU time.
Load Global Network virtual memory usage: begin = 46.488 MB, end = 134.912 MB, delta = 88.424 MB
	Load Global Network peak virtual memory usage = 184.928 MB
Load Global Network resident set memory usage: begin = 57.156 MB, end = 126.536 MB, delta = 69.38 MB
	Load Global Network peak resident set memory usage = 178.152 MB
Reading D:/Efinity/2023.2/arch/.\rr_pb_hier_mapping.xml
***** Beginning stage pre-packing ... *****
***** Ending stage pre-packing *****

***** Beginning stage packing ... *****
Generate proto netlist for file "D:/FPGA_Competition/FPGAprojects/data_in_uart_control_new/Bilinear_interpolation_prj/work_pnr\Bilinear_interpolation_prj.net_proto" took 0.044 seconds
Creating IO constraints file 'D:/FPGA_Competition/FPGAprojects/data_in_uart_control_new/Bilinear_interpolation_prj/work_pnr\Bilinear_interpolation_prj.io_place'
Packing took 0.10843 seconds.
	Packing took 0.03125 seconds (approximately) in total CPU time.
Packing virtual memory usage: begin = 179 MB, end = 181.608 MB, delta = 2.608 MB
	Packing peak virtual memory usage = 184.928 MB
Packing resident set memory usage: begin = 170.372 MB, end = 173.008 MB, delta = 2.636 MB
	Packing peak resident set memory usage = 178.152 MB
***** Ending stage packing *****

***** Beginning stage packed netlist loading ... *****
Read proto netlist file D:/FPGA_Competition/FPGAprojects/data_in_uart_control_new/Bilinear_interpolation_prj/work_pnr\Bilinear_interpolation_prj.net_proto
Read proto netlist for file "D:/FPGA_Competition/FPGAprojects/data_in_uart_control_new/Bilinear_interpolation_prj/work_pnr\Bilinear_interpolation_prj.net_proto" took 0.002 seconds
Setup net and block data structure took 0.203 seconds
Reading core interface constraints from 'D:/FPGA_Competition/FPGAprojects/data_in_uart_control_new/Bilinear_interpolation_prj/outflow/Bilinear_interpolation_prj.interface.csv'.
Successfully processed interface constraints file "D:/FPGA_Competition/FPGAprojects/data_in_uart_control_new/Bilinear_interpolation_prj/outflow/Bilinear_interpolation_prj.interface.csv".
Counting 2 clocks that are not assigned to clock resources as global clocks.
Packed netlist loading took 1.54062 seconds.
	Packed netlist loading took 1.04688 seconds (approximately) in total CPU time.
Packed netlist loading virtual memory usage: begin = 181.608 MB, end = 241.576 MB, delta = 59.968 MB
	Packed netlist loading peak virtual memory usage = 280.752 MB
Packed netlist loading resident set memory usage: begin = 173.016 MB, end = 231.116 MB, delta = 58.1 MB
	Packed netlist loading peak resident set memory usage = 270.16 MB
***** Ending stage packed netlist loading *****

***** Beginning stage pre-placement ... *****

***** Ending stage pre-placement *****

Read router lookahead for device Ti60F225 from file D:/Efinity/2023.2/arch/./troute/timing/titanium/lookahead/C3.lookahead.zst.

Load Router Lookahead took 0.0688087 seconds.
	Load Router Lookahead took 0.046875 seconds (approximately) in total CPU time.
Load Router Lookahead virtual memory usage: begin = 259.512 MB, end = 292.48 MB, delta = 32.968 MB
	Load Router Lookahead peak virtual memory usage = 320.22 MB
Load Router Lookahead resident set memory usage: begin = 248.34 MB, end = 280.856 MB, delta = 32.516 MB
	Load Router Lookahead peak resident set memory usage = 308.544 MB

SDC file 'D:/FPGA_Competition/FPGAprojects/data_in_uart_control_new/Bilinear_interpolation_prj/Bilinear_interpolation_prj.sdc' parsed successfully.
3 clocks (including virtual clocks), 0 inputs and 0 outputs were constrained.

***** Beginning stage initial placement ... *****
Reading core interface constraints from 'D:/FPGA_Competition/FPGAprojects/data_in_uart_control_new/Bilinear_interpolation_prj/outflow/Bilinear_interpolation_prj.interface.csv'.
Successfully processed interface constraints file "D:/FPGA_Competition/FPGAprojects/data_in_uart_control_new/Bilinear_interpolation_prj/outflow/Bilinear_interpolation_prj.interface.csv".
Writing IO placement constraints to 'D:/FPGA_Competition/FPGAprojects/data_in_uart_control_new/Bilinear_interpolation_prj/outflow\Bilinear_interpolation_prj.interface.io'.

Reading placement constraints from 'D:/FPGA_Competition/FPGAprojects/data_in_uart_control_new/Bilinear_interpolation_prj/outflow\Bilinear_interpolation_prj.interface.io'.

Reading placement constraints from 'D:/FPGA_Competition/FPGAprojects/data_in_uart_control_new/Bilinear_interpolation_prj/work_pnr\Bilinear_interpolation_prj.io_place'.
WARNING(1): post_img_vsync has no assigned placement; it will be placed randomly.
WARNING(2): post_img_href has no assigned placement; it will be placed randomly.
WARNING(3): post_img_data[31] has no assigned placement; it will be placed randomly.
WARNING(4): post_img_data[30] has no assigned placement; it will be placed randomly.
WARNING(5): post_img_data[29] has no assigned placement; it will be placed randomly.
WARNING(6): post_img_data[28] has no assigned placement; it will be placed randomly.
WARNING(7): post_img_data[27] has no assigned placement; it will be placed randomly.
WARNING(8): post_img_data[26] has no assigned placement; it will be placed randomly.
WARNING(9): post_img_data[25] has no assigned placement; it will be placed randomly.
WARNING(10): post_img_data[24] has no assigned placement; it will be placed randomly.
WARNING(11): post_img_data[23] has no assigned placement; it will be placed randomly.
WARNING(12): post_img_data[22] has no assigned placement; it will be placed randomly.
WARNING(13): post_img_data[21] has no assigned placement; it will be placed randomly.
WARNING(14): post_img_data[20] has no assigned placement; it will be placed randomly.
WARNING(15): post_img_data[19] has no assigned placement; it will be placed randomly.
WARNING(16): post_img_data[18] has no assigned placement; it will be placed randomly.
WARNING(17): post_img_data[17] has no assigned placement; it will be placed randomly.
WARNING(18): post_img_data[16] has no assigned placement; it will be placed randomly.
WARNING(19): post_img_data[15] has no assigned placement; it will be placed randomly.
WARNING(20): post_img_data[14] has no assigned placement; it will be placed randomly.
WARNING(21): post_img_data[13] has no assigned placement; it will be placed randomly.
WARNING(22): post_img_data[12] has no assigned placement; it will be placed randomly.
WARNING(23): post_img_data[11] has no assigned placement; it will be placed randomly.
WARNING(24): post_img_data[10] has no assigned placement; it will be placed randomly.
WARNING(25): post_img_data[9] has no assigned placement; it will be placed randomly.
WARNING(26): post_img_data[8] has no assigned placement; it will be placed randomly.
WARNING(27): post_img_data[7] has no assigned placement; it will be placed randomly.
WARNING(28): post_img_data[6] has no assigned placement; it will be placed randomly.
WARNING(29): post_img_data[5] has no assigned placement; it will be placed randomly.
WARNING(30): post_img_data[4] has no assigned placement; it will be placed randomly.
WARNING(31): post_img_data[3] has no assigned placement; it will be placed randomly.
WARNING(32): post_img_data[2] has no assigned placement; it will be placed randomly.
WARNING(33): post_img_data[1] has no assigned placement; it will be placed randomly.
WARNING(34): post_img_data[0] has no assigned placement; it will be placed randomly.
34 IOs will have random placement.
The driver, sys_rst_n, of control net, sys_rst_n, should be placed at a dedicated global pad location.
***** Ending stage initial placement *****

***** Beginning stage placement ... *****
Found 118 synchronizers as follows: 
	Synchronizer 0:  data_loader_u/u_data_in_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i23_2
	Synchronizer 1:  rgb_biliner_u/blue_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i27_2
	Synchronizer 2:  rgb_biliner_u/blue_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i26_2
	Synchronizer 3:  rgb_biliner_u/blue_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i25_2
	Synchronizer 4:  rgb_biliner_u/blue_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i15_2
	Synchronizer 5:  rgb_biliner_u/blue_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i23_2
	Synchronizer 6:  rgb_biliner_u/blue_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i22_2
	Synchronizer 7:  rgb_biliner_u/blue_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i21_2
	Synchronizer 8:  rgb_biliner_u/blue_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i20_2
	Synchronizer 9:  rgb_biliner_u/blue_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i19_2
	Synchronizer 10:  rgb_biliner_u/green_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i27_2
	Synchronizer 11:  rgb_biliner_u/green_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i23_2
	Synchronizer 12:  rgb_biliner_u/blue_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i18_2
	Synchronizer 13:  rgb_biliner_u/red_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i27_2
	Synchronizer 14:  rgb_biliner_u/blue_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i17_2
	Synchronizer 15:  rgb_biliner_u/red_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i26_2
	Synchronizer 16:  rgb_biliner_u/blue_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i16_2
	Synchronizer 17:  rgb_biliner_u/red_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i25_2
	Synchronizer 18:  rgb_biliner_u/blue_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i28_2
	Synchronizer 19:  rgb_biliner_u/red_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i15_2
	Synchronizer 20:  rgb_biliner_u/red_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i23_2
	Synchronizer 21:  rgb_biliner_u/blue_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i27_2
	Synchronizer 22:  rgb_biliner_u/red_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i22_2
	Synchronizer 23:  rgb_biliner_u/blue_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i26_2
	Synchronizer 24:  rgb_biliner_u/red_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i21_2
	Synchronizer 25:  rgb_biliner_u/blue_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i25_2
	Synchronizer 26:  rgb_biliner_u/red_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i20_2
	Synchronizer 27:  rgb_biliner_u/blue_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i15_2
	Synchronizer 28:  rgb_biliner_u/red_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i19_2
	Synchronizer 29:  rgb_biliner_u/blue_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i23_2
	Synchronizer 30:  rgb_biliner_u/red_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i18_2
	Synchronizer 31:  rgb_biliner_u/blue_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i22_2
	Synchronizer 32:  rgb_biliner_u/red_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i17_2
	Synchronizer 33:  rgb_biliner_u/red_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i22_2
	Synchronizer 34:  rgb_biliner_u/red_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i21_2
	Synchronizer 35:  rgb_biliner_u/red_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i20_2
	Synchronizer 36:  rgb_biliner_u/red_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i19_2
	Synchronizer 37:  rgb_biliner_u/red_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i18_2
	Synchronizer 38:  rgb_biliner_u/blue_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i24_2
	Synchronizer 39:  data_loader_u/u_data_in_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i16_2
	Synchronizer 40:  rgb_biliner_u/green_interp/u_asyn_fifo/u_efx_fifo_top/genblk2.wr_rst[0]~FF rgb_biliner_u/green_interp/u_asyn_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF
	Synchronizer 41:  rgb_biliner_u/green_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i24_2
	Synchronizer 42:  data_loader_u/u_data_in_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i15_2
	Synchronizer 43:  rgb_biliner_u/green_interp/u_asyn_fifo/u_efx_fifo_top/genblk2.rd_rst[0]~FF rgb_biliner_u/green_interp/u_asyn_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF
	Synchronizer 44:  rgb_biliner_u/red_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i24_2
	Synchronizer 45:  data_loader_u/u_data_in_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i26_2
	Synchronizer 46:  rgb_biliner_u/green_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i22_2
	Synchronizer 47:  data_loader_u/u_data_in_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i24_2
	Synchronizer 48:  rgb_biliner_u/blue_interp/u_asyn_fifo/u_efx_fifo_top/genblk2.rd_rst[0]~FF rgb_biliner_u/blue_interp/u_asyn_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF
	Synchronizer 49:  rgb_biliner_u/green_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i25_2
	Synchronizer 50:  rgb_biliner_u/red_interp/u_asyn_fifo/u_efx_fifo_top/genblk2.rd_rst[0]~FF rgb_biliner_u/red_interp/u_asyn_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF
	Synchronizer 51:  rgb_biliner_u/green_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i26_2
	Synchronizer 52:  rgb_biliner_u/red_interp/u_asyn_fifo/u_efx_fifo_top/genblk2.wr_rst[0]~FF rgb_biliner_u/red_interp/u_asyn_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF
	Synchronizer 53:  rgb_biliner_u/green_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i18_2
	Synchronizer 54:  data_loader_u/u_data_in_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i20_2
	Synchronizer 55:  rgb_biliner_u/green_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i19_2
	Synchronizer 56:  data_loader_u/u_data_in_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i21_2
	Synchronizer 57:  data_loader_u/u_data_in_fifo/u_efx_fifo_top/genblk2.rd_rst[0]~FF data_loader_u/u_data_in_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF
	Synchronizer 58:  rgb_biliner_u/green_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i21_2
	Synchronizer 59:  data_loader_u/u_data_in_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i14_2
	Synchronizer 60:  rgb_biliner_u/green_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i15_2
	Synchronizer 61:  rgb_biliner_u/green_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i22_2
	Synchronizer 62:  data_loader_u/u_data_in_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i25_2
	Synchronizer 63:  rgb_biliner_u/green_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i25_2
	Synchronizer 64:  data_loader_u/u_data_in_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i26_2
	Synchronizer 65:  rgb_biliner_u/blue_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i16_2
	Synchronizer 66:  rgb_biliner_u/red_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i25_2
	Synchronizer 67:  rgb_biliner_u/green_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i23_2
	Synchronizer 68:  rgb_biliner_u/blue_interp/u_asyn_fifo/u_efx_fifo_top/genblk2.wr_rst[0]~FF rgb_biliner_u/blue_interp/u_asyn_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF
	Synchronizer 69:  data_loader_u/u_data_in_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i25_2
	Synchronizer 70:  data_loader_u/u_data_in_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i23_2
	Synchronizer 71:  rgb_biliner_u/red_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i23_2
	Synchronizer 72:  rgb_biliner_u/green_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i16_2
	Synchronizer 73:  data_loader_u/u_data_in_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i18_2
	Synchronizer 74:  rgb_biliner_u/red_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i16_2
	Synchronizer 75:  rgb_biliner_u/green_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i28_2
	Synchronizer 76:  data_loader_u/u_data_in_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i17_2
	Synchronizer 77:  rgb_biliner_u/red_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i28_2
	Synchronizer 78:  rgb_biliner_u/green_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i17_2
	Synchronizer 79:  data_loader_u/u_data_in_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i19_2
	Synchronizer 80:  rgb_biliner_u/red_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i17_2
	Synchronizer 81:  rgb_biliner_u/green_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i20_2
	Synchronizer 82:  data_loader_u/u_data_in_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i22_2
	Synchronizer 83:  data_loader_u/u_data_in_fifo/u_efx_fifo_top/genblk2.wr_rst[0]~FF data_loader_u/u_data_in_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF
	Synchronizer 84:  rgb_biliner_u/green_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i15_2
	Synchronizer 85:  rgb_biliner_u/red_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i24_2
	Synchronizer 86:  rgb_biliner_u/blue_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i28_2
	Synchronizer 87:  rgb_biliner_u/red_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i15_2
	Synchronizer 88:  rgb_biliner_u/green_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i26_2
	Synchronizer 89:  data_loader_u/u_data_in_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i15_2
	Synchronizer 90:  rgb_biliner_u/blue_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i17_2
	Synchronizer 91:  rgb_biliner_u/red_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i26_2
	Synchronizer 92:  rgb_biliner_u/green_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i27_2
	Synchronizer 93:  data_loader_u/u_data_in_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i16_2
	Synchronizer 94:  rgb_biliner_u/blue_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i18_2
	Synchronizer 95:  rgb_biliner_u/red_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i27_2
	Synchronizer 96:  rgb_biliner_u/blue_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i24_2
	Synchronizer 97:  data_loader_u/u_data_in_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i17_2
	Synchronizer 98:  rgb_biliner_u/blue_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i19_2
	Synchronizer 99:  rgb_biliner_u/green_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i24_2
	Synchronizer 100:  rgb_biliner_u/green_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i28_2
	Synchronizer 101:  data_loader_u/u_data_in_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i18_2
	Synchronizer 102:  rgb_biliner_u/blue_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i20_2
	Synchronizer 103:  rgb_biliner_u/red_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i28_2
	Synchronizer 104:  rgb_biliner_u/green_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i16_2
	Synchronizer 105:  data_loader_u/u_data_in_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i19_2
	Synchronizer 106:  rgb_biliner_u/blue_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i21_2
	Synchronizer 107:  rgb_biliner_u/red_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i16_2
	Synchronizer 108:  rgb_biliner_u/green_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i17_2
	Synchronizer 109:  data_loader_u/u_data_in_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i20_2
	Synchronizer 110:  rgb_biliner_u/green_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i18_2
	Synchronizer 111:  data_loader_u/u_data_in_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i21_2
	Synchronizer 112:  rgb_biliner_u/green_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i19_2
	Synchronizer 113:  data_loader_u/u_data_in_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i22_2
	Synchronizer 114:  rgb_biliner_u/green_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i20_2
	Synchronizer 115:  data_loader_u/u_data_in_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i14_2
	Synchronizer 116:  rgb_biliner_u/green_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i21_2
	Synchronizer 117:  data_loader_u/u_data_in_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i24_2
Create D:/FPGA_Competition/FPGAprojects/data_in_uart_control_new/Bilinear_interpolation_prj/outflow\Bilinear_interpolation_prj_after_qp.qdelay
QPLACER STATIC DB USAGE DISABLED
Starting Global Placer with 4 threads ...

 ----------     -------  --------------     -------
  Iteration       WHPWL Worst Slack (ps) Convergence
 ----------     -------  --------------     -------
          1     1383240           -1947         2.0%
          2      838197           -1947         3.0%
          3      565757           -2033         4.8%
          4      499854           -2081         7.2%
          5      387654           -2233        12.6%
          6      284416           -2519        20.5%
          7      260874           -2472        25.7%
          8      222991           -2396        35.1%
          9      234015           -2272        36.9%
         10      223257           -2267        41.3%
         11      218999           -2418        45.3%
         12      213381           -2340        47.6%
         13      217085           -2272        49.5%
         14      219881           -2223        51.1%
         15      222039           -2206        52.3%
         16      217420           -2254        55.1%
         17      208206           -2319        57.3%
         18      211354           -2273        58.3%
         19      209186           -2262        60.6%
         20      210568           -2270        61.7%
         21      210243           -2192        62.8%
         22      199646           -2308        65.0%
         23      196446           -2381        67.7%
         24      196546           -2299        69.1%
         25      198262           -2319        69.9%
         26      196413           -2296        71.2%
         27      198046           -2296        72.4%
         28      195665           -2389        73.8%
         29      194659           -2306        75.0%
         30      194337           -2422        75.8%
         31      194075           -2434        77.2%
         32      193941           -2431        78.3%
         33      193670           -2431        79.0%
         34      193565           -2409        80.4%
         35      193687           -2409        81.3%
         36      192939           -2409        82.4%
         37      193242           -2602        83.3%
         38      192203           -2471        84.6%
         39      192495           -2545        85.5%
         40      192373           -2603        86.5%
         41      191159           -2677        87.1%
         42      191953           -2668        88.0%
         43      191467           -2691        89.1%
         44      192701           -2816        89.7%
         45      192626           -2799        90.5%
         46      192235           -2799        91.2%
         47      192780           -2824        91.7%
         48      193473           -2824        92.5%
         49      194457           -2824        92.6%
         50      194306           -2723        93.1%
         51      195195           -2756        93.1%
         52      195418           -2896        93.3%
         53      196001           -2816        93.4%
         54      169862           -2851        95.3%
         55      172166           -2824        96.9%
         56      173416           -2783        99.0%
         57      173902           -2694        99.5%
         58      173885           -2760        99.6%
         59      175134           -2939        99.7%
         60      175604           -2950        99.7%
Starting Annealer

 ----------     -------  --------------     -------
  Iteration       WHPWL  Delay Max (ps)     R Limit
 ----------     -------  --------------     -------
          0      173902            2742        30.0
          1      162182            2480        30.0
          2      144243            2369        29.8
          3      135729            2295        29.2
          4      132342            2251        28.6
          5      129341            2248        27.7
          6      127295            2149        26.7
          7      124831            2149        25.5
          8      124643            2108        24.4
          9      122706            2108        23.1
         10      122808            2108        21.9
         11      120527            2099        20.7
         12      121329            2099        19.5
         13      119192            2099        18.2
         14      118977            2099        17.1
         15      118036            2051        15.9
         16      117713            2051        14.8
         17      116998            2096        13.7
         18      118108            2096        12.7
         19      118315            2078        11.8
         20      117115            2078        10.9
         21      116134            2020        10.1
         22      116129            2020         9.3
         23      114817            2025         8.6
         24      114722            2025         7.9
         25      113950            1977         7.2
         26      113737            1946         6.7
         27      113219            1946         6.1
         28      114067            1946         5.6
         29      114039            1946         5.1
         30      113892            1946         4.7
         31      113082            1946         4.3
         32      113540            1946         3.8
Generate D:/FPGA_Competition/FPGAprojects/data_in_uart_control_new/Bilinear_interpolation_prj/outflow\Bilinear_interpolation_prj_after_qp.qdelay
Placement successful: 5623 cells are placed
Peak congestion smeared over 1/4 of the chip is 0.312195 at 73,87
Congestion-weighted HPWL per net: 11.3353

Reading placement constraints from 'D:/FPGA_Competition/FPGAprojects/data_in_uart_control_new/Bilinear_interpolation_prj/outflow/Bilinear_interpolation_prj.qplace'.
Finished Realigning Types (1242 blocks needed type change)
Run checks after placement.

Completed placement consistency check successfully.
Successfully created FPGA place file 'D:/FPGA_Competition/FPGAprojects/data_in_uart_control_new/Bilinear_interpolation_prj/outflow/Bilinear_interpolation_prj.place'
Placement took 43.4884 seconds.
	Placement took 38.0469 seconds (approximately) in total CPU time.
Placement virtual memory usage: begin = 292.48 MB, end = 335.98 MB, delta = 43.5 MB
	Placement peak virtual memory usage = 561.252 MB
Placement resident set memory usage: begin = 280.86 MB, end = 316.436 MB, delta = 35.576 MB
	Placement peak resident set memory usage = 536.7 MB
***** Ending stage placement *****

