{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1573556707754 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573556707754 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 12 19:05:07 2019 " "Processing started: Tue Nov 12 19:05:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573556707754 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1573556707754 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MCU2 -c MCU2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MCU2 -c MCU2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1573556707754 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1573556708658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nixietube.v 2 2 " "Found 2 design units, including 2 entities, in source file nixietube.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit4Tube " "Found entity 1: bit4Tube" {  } { { "NixieTube.v" "" { Text "C:/Users/84368/Desktop/MCU/NixieTube.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573556708719 ""} { "Info" "ISGN_ENTITY_NAME" "2 NixieTube " "Found entity 2: NixieTube" {  } { { "NixieTube.v" "" { Text "C:/Users/84368/Desktop/MCU/NixieTube.v" 191 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573556708719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573556708719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.v" "" { Text "C:/Users/84368/Desktop/MCU/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573556708727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573556708727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rom " "Found entity 1: Rom" {  } { { "Rom.v" "" { Text "C:/Users/84368/Desktop/MCU/Rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573556708738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573556708738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ram " "Found entity 1: Ram" {  } { { "Ram.v" "" { Text "C:/Users/84368/Desktop/MCU/Ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573556708744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573556708744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mcu2.v 1 1 " "Found 1 design units, including 1 entities, in source file mcu2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MCU2 " "Found entity 1: MCU2" {  } { { "MCU2.v" "" { Text "C:/Users/84368/Desktop/MCU/MCU2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573556708749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573556708749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/Users/84368/Desktop/MCU/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573556708762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573556708762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573556708768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573556708768 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MCU2 " "Elaborating entity \"MCU2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1573556708945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ram Ram:myRam " "Elaborating entity \"Ram\" for hierarchy \"Ram:myRam\"" {  } { { "MCU2.v" "myRam" { Text "C:/Users/84368/Desktop/MCU/MCU2.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573556708953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rom Rom:ProgramMemory " "Elaborating entity \"Rom\" for hierarchy \"Rom:ProgramMemory\"" {  } { { "MCU2.v" "ProgramMemory" { Text "C:/Users/84368/Desktop/MCU/MCU2.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573556708961 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i Rom.v(14) " "Verilog HDL or VHDL warning at Rom.v(14): object \"i\" assigned a value but never read" {  } { { "Rom.v" "" { Text "C:/Users/84368/Desktop/MCU/Rom.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1573556708991 "|MCU2|Rom:ProgramMemory"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "8 0 255 Rom.v(20) " "Verilog HDL warning at Rom.v(20): number of words (8) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "Rom.v" "" { Text "C:/Users/84368/Desktop/MCU/Rom.v" 20 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1573556708998 "|MCU2|Rom:ProgramMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 Rom.v(16) " "Net \"rom.data_a\" at Rom.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "Rom.v" "" { Text "C:/Users/84368/Desktop/MCU/Rom.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1573556709006 "|MCU2|Rom:ProgramMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 Rom.v(16) " "Net \"rom.waddr_a\" at Rom.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "Rom.v" "" { Text "C:/Users/84368/Desktop/MCU/Rom.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1573556709006 "|MCU2|Rom:ProgramMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 Rom.v(16) " "Net \"rom.we_a\" at Rom.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "Rom.v" "" { Text "C:/Users/84368/Desktop/MCU/Rom.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1573556709006 "|MCU2|Rom:ProgramMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:MainALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:MainALU\"" {  } { { "MCU2.v" "MainALU" { Text "C:/Users/84368/Desktop/MCU/MCU2.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573556709037 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dataAcc ALU.v(12) " "Verilog HDL Always Construct warning at ALU.v(12): inferring latch(es) for variable \"dataAcc\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1573556709043 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[0\] ALU.v(12) " "Inferred latch for \"dataAcc\[0\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573556709043 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[1\] ALU.v(12) " "Inferred latch for \"dataAcc\[1\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573556709043 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[2\] ALU.v(12) " "Inferred latch for \"dataAcc\[2\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573556709043 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[3\] ALU.v(12) " "Inferred latch for \"dataAcc\[3\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573556709043 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[4\] ALU.v(12) " "Inferred latch for \"dataAcc\[4\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573556709043 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[5\] ALU.v(12) " "Inferred latch for \"dataAcc\[5\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573556709043 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[6\] ALU.v(12) " "Inferred latch for \"dataAcc\[6\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573556709044 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[7\] ALU.v(12) " "Inferred latch for \"dataAcc\[7\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573556709044 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[8\] ALU.v(12) " "Inferred latch for \"dataAcc\[8\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573556709044 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[9\] ALU.v(12) " "Inferred latch for \"dataAcc\[9\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573556709044 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[10\] ALU.v(12) " "Inferred latch for \"dataAcc\[10\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573556709044 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[11\] ALU.v(12) " "Inferred latch for \"dataAcc\[11\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573556709044 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[12\] ALU.v(12) " "Inferred latch for \"dataAcc\[12\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573556709045 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[13\] ALU.v(12) " "Inferred latch for \"dataAcc\[13\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573556709045 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[14\] ALU.v(12) " "Inferred latch for \"dataAcc\[14\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573556709045 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[15\] ALU.v(12) " "Inferred latch for \"dataAcc\[15\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573556709045 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[16\] ALU.v(12) " "Inferred latch for \"dataAcc\[16\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573556709045 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[17\] ALU.v(12) " "Inferred latch for \"dataAcc\[17\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573556709045 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[18\] ALU.v(12) " "Inferred latch for \"dataAcc\[18\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573556709045 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[19\] ALU.v(12) " "Inferred latch for \"dataAcc\[19\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573556709045 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[20\] ALU.v(12) " "Inferred latch for \"dataAcc\[20\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573556709046 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[21\] ALU.v(12) " "Inferred latch for \"dataAcc\[21\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573556709046 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[22\] ALU.v(12) " "Inferred latch for \"dataAcc\[22\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573556709046 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[23\] ALU.v(12) " "Inferred latch for \"dataAcc\[23\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573556709046 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[24\] ALU.v(12) " "Inferred latch for \"dataAcc\[24\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573556709046 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[25\] ALU.v(12) " "Inferred latch for \"dataAcc\[25\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573556709046 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[26\] ALU.v(12) " "Inferred latch for \"dataAcc\[26\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573556709046 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[27\] ALU.v(12) " "Inferred latch for \"dataAcc\[27\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573556709046 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[28\] ALU.v(12) " "Inferred latch for \"dataAcc\[28\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573556709046 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[29\] ALU.v(12) " "Inferred latch for \"dataAcc\[29\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573556709046 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[30\] ALU.v(12) " "Inferred latch for \"dataAcc\[30\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573556709046 "|MCU2|ALU:MainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAcc\[31\] ALU.v(12) " "Inferred latch for \"dataAcc\[31\]\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573556709046 "|MCU2|ALU:MainALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:myTimer " "Elaborating entity \"timer\" for hierarchy \"timer:myTimer\"" {  } { { "MCU2.v" "myTimer" { Text "C:/Users/84368/Desktop/MCU/MCU2.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573556709047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:MainController " "Elaborating entity \"controller\" for hierarchy \"controller:MainController\"" {  } { { "MCU2.v" "MainController" { Text "C:/Users/84368/Desktop/MCU/MCU2.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573556709064 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "controller.v(193) " "Verilog HDL Case Statement warning at controller.v(193): case item expression covers a value already covered by a previous case item" {  } { { "controller.v" "" { Text "C:/Users/84368/Desktop/MCU/controller.v" 193 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1573556709073 "|MCU2|controller:MainController"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "controller.v(202) " "Verilog HDL Case Statement warning at controller.v(202): case item expression covers a value already covered by a previous case item" {  } { { "controller.v" "" { Text "C:/Users/84368/Desktop/MCU/controller.v" 202 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1573556709073 "|MCU2|controller:MainController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 controller.v(352) " "Verilog HDL assignment warning at controller.v(352): truncated value with size 32 to match size of target (8)" {  } { { "controller.v" "" { Text "C:/Users/84368/Desktop/MCU/controller.v" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573556709073 "|MCU2|controller:MainController"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NixieTube NixieTube:myNT " "Elaborating entity \"NixieTube\" for hierarchy \"NixieTube:myNT\"" {  } { { "MCU2.v" "myNT" { Text "C:/Users/84368/Desktop/MCU/MCU2.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573556709074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit4Tube NixieTube:myNT\|bit4Tube:tl1 " "Elaborating entity \"bit4Tube\" for hierarchy \"NixieTube:myNT\|bit4Tube:tl1\"" {  } { { "NixieTube.v" "tl1" { Text "C:/Users/84368/Desktop/MCU/NixieTube.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573556709081 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "Ram:myRam\|ram_rtl_0 " "Inferred dual-clock RAM node \"Ram:myRam\|ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1573556709939 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Ram:myRam\|ram " "RAM logic \"Ram:myRam\|ram\" is uninferred due to asynchronous read logic" {  } { { "Ram.v" "ram" { Text "C:/Users/84368/Desktop/MCU/Ram.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1573556709939 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1573556709939 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Rom:ProgramMemory\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Rom:ProgramMemory\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1573556711247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1573556711247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1573556711247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1573556711247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1573556711247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1573556711247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1573556711247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1573556711247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1573556711247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MCU2.ram0_Rom_15fa0.hdl.mif " "Parameter INIT_FILE set to db/MCU2.ram0_Rom_15fa0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1573556711247 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1573556711247 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Ram:myRam\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Ram:myRam\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1573556711247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1573556711247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1573556711247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1573556711247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1573556711247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1573556711247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1573556711247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1573556711247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1573556711247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1573556711247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1573556711247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1573556711247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1573556711247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1573556711247 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1573556711247 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1573556711247 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU:MainALU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU:MainALU\|Mult0\"" {  } { { "ALU.v" "Mult0" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573556711250 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:MainALU\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:MainALU\|Div0\"" {  } { { "ALU.v" "Div0" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573556711250 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1573556711250 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Rom:ProgramMemory\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"Rom:ProgramMemory\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573556711417 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Rom:ProgramMemory\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"Rom:ProgramMemory\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573556711418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573556711418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573556711418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573556711418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573556711418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573556711418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573556711418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573556711418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573556711418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MCU2.ram0_Rom_15fa0.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MCU2.ram0_Rom_15fa0.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573556711418 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1573556711418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6q61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6q61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6q61 " "Found entity 1: altsyncram_6q61" {  } { { "db/altsyncram_6q61.tdf" "" { Text "C:/Users/84368/Desktop/MCU/db/altsyncram_6q61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573556711613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573556711613 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/84368/Desktop/MCU/db/MCU2.ram0_Rom_15fa0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/84368/Desktop/MCU/db/MCU2.ram0_Rom_15fa0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1573556711630 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/84368/Desktop/MCU/db/MCU2.ram0_Rom_15fa0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/84368/Desktop/MCU/db/MCU2.ram0_Rom_15fa0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1573556711633 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Ram:myRam\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"Ram:myRam\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573556711704 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Ram:myRam\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"Ram:myRam\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573556711705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573556711705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573556711705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573556711705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573556711705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573556711705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573556711705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573556711705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573556711705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573556711705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573556711705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573556711705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573556711705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573556711705 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1573556711705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_usd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_usd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_usd1 " "Found entity 1: altsyncram_usd1" {  } { { "db/altsyncram_usd1.tdf" "" { Text "C:/Users/84368/Desktop/MCU/db/altsyncram_usd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573556711782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573556711782 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:MainALU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:MainALU\|lpm_mult:Mult0\"" {  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573556711874 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:MainALU\|lpm_mult:Mult0 " "Instantiated megafunction \"ALU:MainALU\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573556711874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573556711874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573556711874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573556711874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573556711874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573556711874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573556711874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573556711874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573556711874 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1573556711874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/84368/Desktop/MCU/db/mult_7dt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573556711953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573556711953 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:MainALU\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ALU:MainALU\|lpm_divide:Div0\"" {  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573556712025 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:MainALU\|lpm_divide:Div0 " "Instantiated megafunction \"ALU:MainALU\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573556712025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573556712025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573556712025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573556712025 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1573556712025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lkm " "Found entity 1: lpm_divide_lkm" {  } { { "db/lpm_divide_lkm.tdf" "" { Text "C:/Users/84368/Desktop/MCU/db/lpm_divide_lkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573556712097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573556712097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "C:/Users/84368/Desktop/MCU/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573556712114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573556712114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8ef.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8ef.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8ef " "Found entity 1: alt_u_div_8ef" {  } { { "db/alt_u_div_8ef.tdf" "" { Text "C:/Users/84368/Desktop/MCU/db/alt_u_div_8ef.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573556712146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573556712146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1tc " "Found entity 1: add_sub_1tc" {  } { { "db/add_sub_1tc.tdf" "" { Text "C:/Users/84368/Desktop/MCU/db/add_sub_1tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573556712228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573556712228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2tc " "Found entity 1: add_sub_2tc" {  } { { "db/add_sub_2tc.tdf" "" { Text "C:/Users/84368/Desktop/MCU/db/add_sub_2tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573556712295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573556712295 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rom:ProgramMemory\|altsyncram:rom_rtl_0\|altsyncram_6q61:auto_generated\|ram_block1a12 " "Synthesized away node \"Rom:ProgramMemory\|altsyncram:rom_rtl_0\|altsyncram_6q61:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_6q61.tdf" "" { Text "C:/Users/84368/Desktop/MCU/db/altsyncram_6q61.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MCU2.v" "" { Text "C:/Users/84368/Desktop/MCU/MCU2.v" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573556712371 "|MCU2|Rom:ProgramMemory|altsyncram:rom_rtl_0|altsyncram_6q61:auto_generated|ram_block1a12"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1573556712371 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1573556712371 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1573556713011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[0\] " "Latch ALU:MainALU\|dataAcc\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[3\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[3\]" {  } { { "controller.v" "" { Text "C:/Users/84368/Desktop/MCU/controller.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573556713095 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573556713095 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[1\] " "Latch ALU:MainALU\|dataAcc\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[3\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[3\]" {  } { { "controller.v" "" { Text "C:/Users/84368/Desktop/MCU/controller.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573556713095 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573556713095 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[2\] " "Latch ALU:MainALU\|dataAcc\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[2\]" {  } { { "controller.v" "" { Text "C:/Users/84368/Desktop/MCU/controller.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573556713096 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573556713096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[3\] " "Latch ALU:MainALU\|dataAcc\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[2\]" {  } { { "controller.v" "" { Text "C:/Users/84368/Desktop/MCU/controller.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573556713096 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573556713096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[4\] " "Latch ALU:MainALU\|dataAcc\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[2\]" {  } { { "controller.v" "" { Text "C:/Users/84368/Desktop/MCU/controller.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573556713096 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573556713096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[5\] " "Latch ALU:MainALU\|dataAcc\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[2\]" {  } { { "controller.v" "" { Text "C:/Users/84368/Desktop/MCU/controller.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573556713096 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573556713096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[6\] " "Latch ALU:MainALU\|dataAcc\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[2\]" {  } { { "controller.v" "" { Text "C:/Users/84368/Desktop/MCU/controller.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573556713096 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573556713096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[7\] " "Latch ALU:MainALU\|dataAcc\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[2\]" {  } { { "controller.v" "" { Text "C:/Users/84368/Desktop/MCU/controller.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573556713096 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573556713096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[8\] " "Latch ALU:MainALU\|dataAcc\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[2\]" {  } { { "controller.v" "" { Text "C:/Users/84368/Desktop/MCU/controller.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573556713096 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573556713096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[9\] " "Latch ALU:MainALU\|dataAcc\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[2\]" {  } { { "controller.v" "" { Text "C:/Users/84368/Desktop/MCU/controller.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573556713096 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573556713096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[10\] " "Latch ALU:MainALU\|dataAcc\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[2\]" {  } { { "controller.v" "" { Text "C:/Users/84368/Desktop/MCU/controller.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573556713096 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573556713096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[11\] " "Latch ALU:MainALU\|dataAcc\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[2\]" {  } { { "controller.v" "" { Text "C:/Users/84368/Desktop/MCU/controller.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573556713097 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573556713097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[12\] " "Latch ALU:MainALU\|dataAcc\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[2\]" {  } { { "controller.v" "" { Text "C:/Users/84368/Desktop/MCU/controller.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573556713097 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573556713097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[13\] " "Latch ALU:MainALU\|dataAcc\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[2\]" {  } { { "controller.v" "" { Text "C:/Users/84368/Desktop/MCU/controller.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573556713097 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573556713097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[14\] " "Latch ALU:MainALU\|dataAcc\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[2\]" {  } { { "controller.v" "" { Text "C:/Users/84368/Desktop/MCU/controller.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573556713097 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573556713097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[15\] " "Latch ALU:MainALU\|dataAcc\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[2\]" {  } { { "controller.v" "" { Text "C:/Users/84368/Desktop/MCU/controller.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573556713097 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573556713097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[16\] " "Latch ALU:MainALU\|dataAcc\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[0\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[0\]" {  } { { "controller.v" "" { Text "C:/Users/84368/Desktop/MCU/controller.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573556713097 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573556713097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[17\] " "Latch ALU:MainALU\|dataAcc\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[3\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[3\]" {  } { { "controller.v" "" { Text "C:/Users/84368/Desktop/MCU/controller.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573556713097 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573556713097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[18\] " "Latch ALU:MainALU\|dataAcc\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[3\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[3\]" {  } { { "controller.v" "" { Text "C:/Users/84368/Desktop/MCU/controller.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573556713098 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573556713098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[19\] " "Latch ALU:MainALU\|dataAcc\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[3\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[3\]" {  } { { "controller.v" "" { Text "C:/Users/84368/Desktop/MCU/controller.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573556713098 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573556713098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[20\] " "Latch ALU:MainALU\|dataAcc\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[3\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[3\]" {  } { { "controller.v" "" { Text "C:/Users/84368/Desktop/MCU/controller.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573556713098 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573556713098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[21\] " "Latch ALU:MainALU\|dataAcc\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[3\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[3\]" {  } { { "controller.v" "" { Text "C:/Users/84368/Desktop/MCU/controller.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573556713098 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573556713098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[22\] " "Latch ALU:MainALU\|dataAcc\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[3\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[3\]" {  } { { "controller.v" "" { Text "C:/Users/84368/Desktop/MCU/controller.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573556713098 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573556713098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[23\] " "Latch ALU:MainALU\|dataAcc\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[0\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[0\]" {  } { { "controller.v" "" { Text "C:/Users/84368/Desktop/MCU/controller.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573556713098 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573556713098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[24\] " "Latch ALU:MainALU\|dataAcc\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[0\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[0\]" {  } { { "controller.v" "" { Text "C:/Users/84368/Desktop/MCU/controller.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573556713099 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573556713099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[25\] " "Latch ALU:MainALU\|dataAcc\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[0\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[0\]" {  } { { "controller.v" "" { Text "C:/Users/84368/Desktop/MCU/controller.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573556713099 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573556713099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[26\] " "Latch ALU:MainALU\|dataAcc\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[0\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[0\]" {  } { { "controller.v" "" { Text "C:/Users/84368/Desktop/MCU/controller.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573556713099 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573556713099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[27\] " "Latch ALU:MainALU\|dataAcc\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[0\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[0\]" {  } { { "controller.v" "" { Text "C:/Users/84368/Desktop/MCU/controller.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573556713099 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573556713099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[28\] " "Latch ALU:MainALU\|dataAcc\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[0\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[0\]" {  } { { "controller.v" "" { Text "C:/Users/84368/Desktop/MCU/controller.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573556713099 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573556713099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[29\] " "Latch ALU:MainALU\|dataAcc\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[0\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[0\]" {  } { { "controller.v" "" { Text "C:/Users/84368/Desktop/MCU/controller.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573556713099 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573556713099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[30\] " "Latch ALU:MainALU\|dataAcc\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[0\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[0\]" {  } { { "controller.v" "" { Text "C:/Users/84368/Desktop/MCU/controller.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573556713099 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573556713099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MainALU\|dataAcc\[31\] " "Latch ALU:MainALU\|dataAcc\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:MainController\|functionSelect\[0\] " "Ports D and ENA on the latch are fed by the same signal controller:MainController\|functionSelect\[0\]" {  } { { "controller.v" "" { Text "C:/Users/84368/Desktop/MCU/controller.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573556713099 ""}  } { { "ALU.v" "" { Text "C:/Users/84368/Desktop/MCU/ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573556713099 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "drive\[7\] VCC " "Pin \"drive\[7\]\" is stuck at VCC" {  } { { "MCU2.v" "" { Text "C:/Users/84368/Desktop/MCU/MCU2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573556715130 "|MCU2|drive[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "drive\[15\] VCC " "Pin \"drive\[15\]\" is stuck at VCC" {  } { { "MCU2.v" "" { Text "C:/Users/84368/Desktop/MCU/MCU2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573556715130 "|MCU2|drive[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "drive\[23\] VCC " "Pin \"drive\[23\]\" is stuck at VCC" {  } { { "MCU2.v" "" { Text "C:/Users/84368/Desktop/MCU/MCU2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573556715130 "|MCU2|drive[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "drive\[31\] VCC " "Pin \"drive\[31\]\" is stuck at VCC" {  } { { "MCU2.v" "" { Text "C:/Users/84368/Desktop/MCU/MCU2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573556715130 "|MCU2|drive[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1573556715130 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1573556715480 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1573556721923 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1573556722678 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573556722678 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8420 " "Implemented 8420 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1573556724040 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1573556724040 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8319 " "Implemented 8319 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1573556724040 ""} { "Info" "ICUT_CUT_TM_RAMS" "31 " "Implemented 31 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1573556724040 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1573556724040 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1573556724040 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 85 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 85 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4681 " "Peak virtual memory: 4681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573556724098 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 12 19:05:24 2019 " "Processing ended: Tue Nov 12 19:05:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573556724098 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573556724098 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573556724098 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573556724098 ""}
