
Design Name
===========
    emc_top

Scan Style
==========
    muxed_scan
Design has a valid DFT rule check status

Global Constraints
==================
    Minimum number of scan chains: no_value
    Maximum length of scan chains: no_value
    Lock-up element type: preferred_edge_sensitive
    Mix clock edges in scan chain: false
    Prefix for unnamed scan objects: DFT_

Test signal objects
===================
    shift_enable: 
          object name: top_scan_enable 
          pin name: top_scan_enable_b_i 
          hookup_pin: top_scan_enable_b_i 
          hookup_polarity: non_inverted 
          active: high 
          ideal: true 
          user defined: true

    test_mode: 
          object name: top_test_mode 
          pin name: top_test_mode_i 
          hookup_pin: top_test_mode_i 
          hookup_polarity: non_inverted 
          active: high 
          ideal: true 
          user defined: true


Test clock objects
==================
    test_clock:
          object name: clock_dft 
          user defined: true 
          source: top_clock_i  
          root source: top_clock_i  
          root source polarity: non_inverting
          hookup_pin: top_clock_i 
          period: 50000.0

    test_clock:
          object name: clock_mem_dft 
          user defined: true 
          source: top_clock_mem_i  
          root source: top_clock_mem_i  
          root source polarity: non_inverting
          hookup_pin: top_clock_mem_i 
          period: 25000.0


DFT controllable objects
========================

DFT don't scan objects
======================
    Instance: CORE_INSTANCE/fsm/fsm_reset_core_o_b_reg

DFT abstract don't scan objects
===============================

DFT scan segment constraints
============================

DFT scan chain constraints
==========================

DFT actual scan chains
======================
