INFO: [VRFC 10-163] Analyzing VHDL file "D:/TOC/lab4/lab4.srcs/sources_1/new/clock_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_divider'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/TOC/lab4/lab4.srcs/sources_1/new/division.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'division'
