<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="CtrlFSM.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="CtrlFSM.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="CtrlFSM.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="CtrlFSM.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="CtrlFSM.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="CtrlFSM.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="CtrlFSM.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="CtrlFSM.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="CtrlFSM.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="CtrlFSM.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="CtrlFSM.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CtrlFSM.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="CtrlFSM.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="CtrlFSM.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="CtrlFSM.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="CtrlFSM.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="CtrlFSM.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="CtrlFSM.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="CtrlFSM.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="CtrlFSM.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CtrlFSM_Test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CtrlFSM_Test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="CtrlFSM_Test_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CtrlFSM_Test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CtrlFSM_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="CtrlFSM_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="CtrlFSM_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="CtrlFSM_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="CtrlFSM_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="CtrlFSM_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CtrlFSM_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CtrlFSM_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="CtrlFSM_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="CtrlFSM_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CtrlFSM_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CtrlFSM_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="CtrlFSM_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="CtrlFSM_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CtrlFSM_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CtrlFSM_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1610633754" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1610633754">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1610633914" xil_pn:in_ck="3669888240020327829" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1610633914">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CtrlFSM.vhd"/>
      <outfile xil_pn:name="CtrlFSM_Test.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1610633917" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8514545559661251799" xil_pn:start_ts="1610633917">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1610633917" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7749644858338707115" xil_pn:start_ts="1610633917">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1610633754" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-8081729852790546105" xil_pn:start_ts="1610633754">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1610633917" xil_pn:in_ck="3669888240020327829" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1610633917">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CtrlFSM.vhd"/>
      <outfile xil_pn:name="CtrlFSM_Test.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1610633920" xil_pn:in_ck="3669888240020327829" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6688372951156176997" xil_pn:start_ts="1610633917">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CtrlFSM_Test_beh.prj"/>
      <outfile xil_pn:name="CtrlFSM_Test_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1610660206" xil_pn:in_ck="-2265463856080202135" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3227587304688301576" xil_pn:start_ts="1610660206">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CtrlFSM_Test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1610633697" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1610633697">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1610633697" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-4497203451511618567" xil_pn:start_ts="1610633697">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1610633697" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-8081729852790546105" xil_pn:start_ts="1610633697">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1610633697" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1610633697">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1610633697" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4594727923338455049" xil_pn:start_ts="1610633697">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1610633697" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1610633697">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1610633697" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6150549999580831377" xil_pn:start_ts="1610633697">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1610967233" xil_pn:in_ck="108164551321762123" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="4228923097803747549" xil_pn:start_ts="1610967190">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CtrlFSM.lso"/>
      <outfile xil_pn:name="CtrlFSM.ngc"/>
      <outfile xil_pn:name="CtrlFSM.ngr"/>
      <outfile xil_pn:name="CtrlFSM.prj"/>
      <outfile xil_pn:name="CtrlFSM.stx"/>
      <outfile xil_pn:name="CtrlFSM.syr"/>
      <outfile xil_pn:name="CtrlFSM.xst"/>
      <outfile xil_pn:name="CtrlFSM_Test_beh.prj"/>
      <outfile xil_pn:name="CtrlFSM_Test_stx_beh.prj"/>
      <outfile xil_pn:name="CtrlFSM_vhdl.prj"/>
      <outfile xil_pn:name="CtrlFSM_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1610967233" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1517476347081886707" xil_pn:start_ts="1610967233">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1610967253" xil_pn:in_ck="108164551321753377" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="1947570203245672564" xil_pn:start_ts="1610967233">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CtrlFSM.bld"/>
      <outfile xil_pn:name="CtrlFSM.ngd"/>
      <outfile xil_pn:name="CtrlFSM_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1610967282" xil_pn:in_ck="108164551321753378" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1309755933173654900" xil_pn:start_ts="1610967253">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CtrlFSM.pcf"/>
      <outfile xil_pn:name="CtrlFSM_map.map"/>
      <outfile xil_pn:name="CtrlFSM_map.mrp"/>
      <outfile xil_pn:name="CtrlFSM_map.ncd"/>
      <outfile xil_pn:name="CtrlFSM_map.ngm"/>
      <outfile xil_pn:name="CtrlFSM_map.xrpt"/>
      <outfile xil_pn:name="CtrlFSM_summary.xml"/>
      <outfile xil_pn:name="CtrlFSM_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1610967325" xil_pn:in_ck="-4045418444340713669" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-3872219738485705569" xil_pn:start_ts="1610967282">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CtrlFSM.ncd"/>
      <outfile xil_pn:name="CtrlFSM.pad"/>
      <outfile xil_pn:name="CtrlFSM.par"/>
      <outfile xil_pn:name="CtrlFSM.ptwx"/>
      <outfile xil_pn:name="CtrlFSM.unroutes"/>
      <outfile xil_pn:name="CtrlFSM.xpi"/>
      <outfile xil_pn:name="CtrlFSM_pad.csv"/>
      <outfile xil_pn:name="CtrlFSM_pad.txt"/>
      <outfile xil_pn:name="CtrlFSM_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1610967325" xil_pn:in_ck="108164551321753246" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1610967316">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CtrlFSM.twr"/>
      <outfile xil_pn:name="CtrlFSM.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
