{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 03 00:31:27 2021 " "Info: Processing started: Sat Jul 03 00:31:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off HDCPU -c HDCPU " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off HDCPU -c HDCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "ST0~13 " "Warning: Node \"ST0~13\"" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 40 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Mux7~6 " "Warning: Node \"Mux7~6\"" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 62 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "SST0~9 " "Warning: Node \"SST0~9\"" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 40 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 40 -1 0 } } { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 62 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[0\] SBUS 42.000 ns Longest " "Info: Longest tpd from source pin \"SW\[0\]\" to destination pin \"SBUS\" is 42.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns SW\[0\] 1 PIN PIN_60 38 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_60; Fanout = 38; PIN Node = 'SW\[0\]'" {  } { { "g:/programfiles/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/programfiles/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(27.000 ns) 29.000 ns ST0~13 2 COMB LOOP LC4 11 " "Info: 2: + IC(0.000 ns) + CELL(27.000 ns) = 29.000 ns; Loc. = LC4; Fanout = 11; COMB LOOP Node = 'ST0~13'" { { "Info" "ITDB_PART_OF_SCC" "Mux7~6 LC1 " "Info: Loc. = LC1; Node \"Mux7~6\"" {  } { { "g:/programfiles/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/programfiles/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~6 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "ST0~13 LC4 " "Info: Loc. = LC4; Node \"ST0~13\"" {  } { { "g:/programfiles/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/programfiles/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ST0~13 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "SST0~9 LC2 " "Info: Loc. = LC2; Node \"SST0~9\"" {  } { { "g:/programfiles/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/programfiles/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SST0~9 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "g:/programfiles/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/programfiles/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~6 } "NODE_NAME" } } { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 62 -1 0 } } { "g:/programfiles/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/programfiles/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ST0~13 } "NODE_NAME" } } { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 40 -1 0 } } { "g:/programfiles/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/programfiles/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SST0~9 } "NODE_NAME" } } { "g:/programfiles/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/programfiles/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "27.000 ns" { SW[0] ST0~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 38.000 ns Mux1~8 3 COMB LC16 1 " "Info: 3: + IC(2.000 ns) + CELL(7.000 ns) = 38.000 ns; Loc. = LC16; Fanout = 1; COMB Node = 'Mux1~8'" {  } { { "g:/programfiles/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/programfiles/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { ST0~13 Mux1~8 } "NODE_NAME" } } { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.000 ns) 42.000 ns SBUS 4 PIN PIN_4 0 " "Info: 4: + IC(0.000 ns) + CELL(4.000 ns) = 42.000 ns; Loc. = PIN_4; Fanout = 0; PIN Node = 'SBUS'" {  } { { "g:/programfiles/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/programfiles/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { Mux1~8 SBUS } "NODE_NAME" } } { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "40.000 ns ( 95.24 % ) " "Info: Total cell delay = 40.000 ns ( 95.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 4.76 % ) " "Info: Total interconnect delay = 2.000 ns ( 4.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/programfiles/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/programfiles/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "42.000 ns" { SW[0] ST0~13 Mux1~8 SBUS } "NODE_NAME" } } { "g:/programfiles/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/programfiles/altera/91/quartus/bin/Technology_Viewer.qrui" "42.000 ns" { SW[0] {} SW[0]~out {} ST0~13 {} Mux1~8 {} SBUS {} } { 0.000ns 0.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 27.000ns 7.000ns 4.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 03 00:31:27 2021 " "Info: Processing ended: Sat Jul 03 00:31:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
