// Seed: 3232881984
macromodule module_0 ();
  wire id_1;
  assign module_1.type_7 = 0;
endmodule
module module_1 (
    input wor  id_0,
    input tri0 id_1
);
  supply1 id_3, id_4, id_5;
  assign id_4 = -1'd0;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_10 = id_4;
  assign id_11 = id_7[-1];
  module_0 modCall_1 ();
endmodule
