
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000354                       # Number of seconds simulated
sim_ticks                                   354483500                       # Number of ticks simulated
final_tick                               2261607569000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               63976768                       # Simulator instruction rate (inst/s)
host_op_rate                                 63975160                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              192363378                       # Simulator tick rate (ticks/s)
host_mem_usage                                 751768                       # Number of bytes of host memory used
host_seconds                                     1.84                       # Real time elapsed on the host
sim_insts                                   117889433                       # Number of instructions simulated
sim_ops                                     117889433                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       120320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       217152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        39808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data        91008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       126208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       641088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1235584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       120320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        39808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       126208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        286336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       591360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          591360                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         1880                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         3393                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          622                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         1422                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         1972                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data        10017                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               19306                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          9240                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               9240                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst    339423415                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    612587046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst    112298598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    256734093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst    356033497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data   1808512949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3485589597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst    339423415                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst    112298598                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst    356033497                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        807755509                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1668229974                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1668229974                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1668229974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst    339423415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    612587046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst    112298598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    256734093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst    356033497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data   1808512949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5153819571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       576                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     164     47.67%     47.67% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.29%     47.97% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    179     52.03%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 344                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      164     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.30%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     163     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  328                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               138890000     91.89%     91.89% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.11%     92.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               12095000      8.00%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           151149500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.910615                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.953488                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.27%      0.27% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      3.25%      3.52% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.54%      4.07% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  325     88.08%     92.14% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.27%     92.41% # number of callpals executed
system.cpu0.kern.callpal::rti                      18      4.88%     97.29% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.44%     99.73% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.27%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   369                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               31                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel          61907500     75.49%     75.49% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            20102000     24.51%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements             5025                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          496.411246                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              64937                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             5025                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.922786                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    24.615170                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   471.796077                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.048077                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.921477                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.969553                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           130024                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          130024                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        30556                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          30556                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        25705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         25705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          516                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          516                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          594                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          594                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        56261                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           56261                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        56261                       # number of overall hits
system.cpu0.dcache.overall_hits::total          56261                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2870                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2870                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2134                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2134                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           96                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           96                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           17                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           17                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         5004                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          5004                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         5004                       # number of overall misses
system.cpu0.dcache.overall_misses::total         5004                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        33426                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        33426                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        27839                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        27839                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        61265                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        61265                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        61265                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        61265                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.085861                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.085861                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.076655                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.076655                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.156863                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.156863                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.027823                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.027823                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.081678                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.081678                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.081678                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.081678                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3089                       # number of writebacks
system.cpu0.dcache.writebacks::total             3089                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             2481                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.971956                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             338013                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             2481                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           136.240629                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst    26.612312                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   485.359644                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.051977                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.947968                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999945                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           334454                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          334454                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       163504                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         163504                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       163504                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          163504                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       163504                       # number of overall hits
system.cpu0.icache.overall_hits::total         163504                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         2482                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2482                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         2482                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2482                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         2482                       # number of overall misses
system.cpu0.icache.overall_misses::total         2482                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       165986                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       165986                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       165986                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       165986                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       165986                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       165986                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.014953                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.014953                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.014953                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.014953                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.014953                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.014953                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         2481                       # number of writebacks
system.cpu0.icache.writebacks::total             2481                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       794                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                      98     47.12%     47.12% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      1.44%     48.56% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    107     51.44%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 208                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                       98     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      1.52%     51.01% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                      97     48.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  198                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               351533000     98.38%     98.38% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 361000      0.10%     98.48% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                5425000      1.52%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           357319000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.906542                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.951923                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.35%      0.35% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     20.57%     20.92% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.77%     22.70% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  137     48.58%     71.28% # number of callpals executed
system.cpu1.kern.callpal::rdps                      1      0.35%     71.63% # number of callpals executed
system.cpu1.kern.callpal::rti                      69     24.47%     96.10% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      3.19%     99.29% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.71%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   282                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  4                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.250000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.701031                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          59104500      5.44%      5.44% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user             8186500      0.75%      6.19% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1019801500     93.81%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             2120                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          457.279218                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              49026                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2120                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            23.125472                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    87.238753                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   370.040465                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.170388                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.722735                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.893123                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            78639                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           78639                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        22217                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          22217                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        12770                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         12770                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          436                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          436                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          456                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          456                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        34987                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           34987                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        34987                       # number of overall hits
system.cpu1.dcache.overall_hits::total          34987                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1573                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1573                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          679                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          679                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           41                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           41                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           20                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2252                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2252                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2252                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2252                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        23790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        23790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        37239                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        37239                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        37239                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        37239                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.066120                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.066120                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.050487                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.050487                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.085954                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.085954                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.042017                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.042017                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.060474                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.060474                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.060474                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.060474                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          917                       # number of writebacks
system.cpu1.dcache.writebacks::total              917                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             1268                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.804088                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              99894                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1268                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            78.780757                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   192.342457                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   319.461631                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.375669                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.623948                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999617                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          434                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           78                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           273001                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          273001                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       134597                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         134597                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       134597                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          134597                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       134597                       # number of overall hits
system.cpu1.icache.overall_hits::total         134597                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         1269                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1269                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         1269                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1269                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         1269                       # number of overall misses
system.cpu1.icache.overall_misses::total         1269                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       135866                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       135866                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       135866                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       135866                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       135866                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       135866                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009340                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009340                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009340                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         1268                       # number of writebacks
system.cpu1.icache.writebacks::total             1268                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               357055500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           357220000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                     1                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements                1                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          273.192151                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   272.042663                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data     1.149488                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.531333                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.002245                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.533578                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          265                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          265                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.517578                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data           75                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data           52                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total            52                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data            3                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            1                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data          127                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total             127                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data          127                       # number of overall hits
system.cpu2.dcache.overall_hits::total            127                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            2                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data            5                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data            5                       # number of overall misses
system.cpu2.dcache.overall_misses::total            5                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data          132                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data          132                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu2.dcache.writebacks::total                1                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          370                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          370                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          370                       # number of overall hits
system.cpu2.icache.overall_hits::total            370                       # number of overall hits
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst          370                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst          370                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1204                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     248     50.20%     50.20% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.20%     50.40% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    245     49.60%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 494                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      246     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     245     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  492                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               551004500     98.32%     98.32% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 112000      0.02%     98.34% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                9321000      1.66%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           560437500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.991935                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.995951                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.53%      0.53% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      9.33%      9.86% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  393     69.19%     79.05% # number of callpals executed
system.cpu3.kern.callpal::rdps                      1      0.18%     79.23% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.18%     79.40% # number of callpals executed
system.cpu3.kern.callpal::rti                     100     17.61%     97.01% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.64%     99.65% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.35%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   568                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              152                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel         509912500     87.10%     87.10% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            75503500     12.90%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements            12732                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          489.819439                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             158362                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            12732                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            12.438109                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   171.611629                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   318.207810                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.335179                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.621500                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.956679                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          453                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           355443                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          355443                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        76035                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          76035                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        79955                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         79955                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1170                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1170                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1265                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1265                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       155990                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          155990                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       155990                       # number of overall hits
system.cpu3.dcache.overall_hits::total         155990                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         5824                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         5824                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         6920                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         6920                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          120                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          120                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           19                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12744                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12744                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12744                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12744                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        81859                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        81859                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        86875                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        86875                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       168734                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       168734                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       168734                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       168734                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.071147                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.071147                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.079655                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.079655                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.093023                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.093023                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.014798                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.014798                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.075527                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.075527                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.075527                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.075527                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8150                       # number of writebacks
system.cpu3.dcache.writebacks::total             8150                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             4270                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.871176                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             253769                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             4270                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            59.430679                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   205.355467                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   306.515709                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.401085                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.598663                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999748                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          150                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          313                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           906533                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          906533                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       446860                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         446860                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       446860                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          446860                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       446860                       # number of overall hits
system.cpu3.icache.overall_hits::total         446860                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         4271                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4271                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         4271                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4271                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         4271                       # number of overall misses
system.cpu3.icache.overall_misses::total         4271                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       451131                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       451131                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       451131                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       451131                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       451131                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       451131                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.009467                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.009467                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.009467                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         4270                       # number of writebacks
system.cpu3.icache.writebacks::total             4270                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  10                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 10                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                       80                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     21960                       # number of replacements
system.l2.tags.tagsinuse                  4009.148262                       # Cycle average of tags in use
system.l2.tags.total_refs                       18070                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     21960                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.822860                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2149.747731                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst        73.623669                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       186.441794                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         1.662632                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         2.033436                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        57.525281                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        53.740871                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst        21.273918                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data        13.027434                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   302.467650                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   261.233017                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    86.545323                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   121.184856                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   243.480763                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   435.159887                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.524841                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.017975                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.045518                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000406                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000496                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.014044                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.013120                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.005194                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.003181                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.073845                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.063778                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.021129                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.029586                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.059444                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.106240                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978796                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4045                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          720                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1662                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1656                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.987549                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    441621                       # Number of tag accesses
system.l2.tags.data_accesses                   441621                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        12157                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12157                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         5430                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5430                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus1.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    7                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data          322                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           85                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          490                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   897                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst          602                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst          647                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst         2299                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3548                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data         1005                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data          653                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data         2234                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3892                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst          602                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         1327                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst          647                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          738                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         2299                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         2724                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8337                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          602                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         1327                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst          647                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          738                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         2299                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         2724                       # number of overall hits
system.l2.overall_hits::total                    8337                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 22                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                7                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         1735                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          554                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         6381                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8670                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         1880                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst          622                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst         1972                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4474                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         1659                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data          868                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data         3641                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6168                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         1880                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         3394                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          622                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1422                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         1972                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        10022                       # number of demand (read+write) misses
system.l2.demand_misses::total                  19312                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         1880                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         3394                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          622                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1422                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         1972                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        10022                       # number of overall misses
system.l2.overall_misses::total                 19312                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        12157                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12157                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         5430                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5430                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               29                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         2057                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          639                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         6871                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9567                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         2482                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         1269                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         4271                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           8022                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data         2664                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         1521                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data         5875                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         10060                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         2482                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4721                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         1269                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         2160                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         4271                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        12746                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                27649                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         2482                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4721                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         1269                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         2160                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         4271                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        12746                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               27649                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.785714                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.758621                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.875000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.843461                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.866980                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.928686                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.906240                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.757454                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.490150                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.461719                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.557716                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.622748                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.570677                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.619745                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.613121                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.757454                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.718915                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.490150                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.658333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.461719                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.786286                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.698470                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.757454                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.718915                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.490150                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.658333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.461719                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.786286                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.698470                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9240                       # number of writebacks
system.l2.writebacks::total                      9240                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp              10642                       # Transaction distribution
system.membus.trans_dist::WriteReq                 10                       # Transaction distribution
system.membus.trans_dist::WriteResp                10                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         9240                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8195                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              128                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             58                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              35                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8703                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8664                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10642                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           20                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        56307                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        56327                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  56327                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave           80                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1826944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1827024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1827024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             36976                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   36976    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               36976                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               33924                       # DTB read hits
system.switch_cpus0.dtb.read_misses                90                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses            8138                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              28432                       # DTB write hits
system.switch_cpus0.dtb.write_misses               15                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses           4588                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               62356                       # DTB hits
system.switch_cpus0.dtb.data_misses               105                       # DTB misses
system.switch_cpus0.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           12726                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              43649                       # ITB hits
system.switch_cpus0.itb.fetch_misses               94                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          43743                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  301605                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             165874                       # Number of instructions committed
system.switch_cpus0.committedOps               165874                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       160067                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses           246                       # Number of float alu accesses
system.switch_cpus0.num_func_calls               4115                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        17156                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              160067                       # number of integer instructions
system.switch_cpus0.num_fp_insts                  246                       # number of float instructions
system.switch_cpus0.num_int_register_reads       220693                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       112835                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                62620                       # number of memory refs
system.switch_cpus0.num_load_insts              34128                       # Number of load instructions
system.switch_cpus0.num_store_insts             28492                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      230952.548400                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      70652.451600                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.234255                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.765745                       # Percentage of idle cycles
system.switch_cpus0.Branches                    22553                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         2863      1.72%      1.72% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            95839     57.74%     59.46% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             157      0.09%     59.56% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     59.56% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             31      0.02%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           35088     21.14%     80.72% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          28772     17.33%     98.05% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          3236      1.95%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            165986                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               23721                       # DTB read hits
system.switch_cpus1.dtb.read_misses               326                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              13820                       # DTB write hits
system.switch_cpus1.dtb.write_misses               38                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               37541                       # DTB hits
system.switch_cpus1.dtb.data_misses               364                       # DTB misses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              23252                       # ITB hits
system.switch_cpus1.itb.fetch_misses              125                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          23377                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              4522808060                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             135481                       # Number of instructions committed
system.switch_cpus1.committedOps               135481                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       130166                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           297                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               2695                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        16016                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              130166                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  297                       # number of float instructions
system.switch_cpus1.num_int_register_reads       172842                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes        99144                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                38649                       # number of memory refs
system.switch_cpus1.num_load_insts              24605                       # Number of load instructions
system.switch_cpus1.num_store_insts             14044                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      3655275236.136161                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      867532823.863839                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.191813                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.808187                       # Percentage of idle cycles
system.switch_cpus1.Branches                    19745                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         2816      2.07%      2.07% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            86816     63.90%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::IntMult              87      0.06%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             25      0.02%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           25655     18.88%     84.94% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          14054     10.34%     95.28% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          6410      4.72%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            135866                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                 141                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              4522807946                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts                370                       # Number of instructions committed
system.switch_cpus2.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                 351                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                  142                       # number of memory refs
system.switch_cpus2.num_load_insts                 82                       # Number of load instructions
system.switch_cpus2.num_store_insts                60                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      4520453934.984867                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2354011.015133                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.000520                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.999480                       # Percentage of idle cycles
system.switch_cpus2.Branches                       48                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total               370                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               82681                       # DTB read hits
system.switch_cpus3.dtb.read_misses               372                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           34074                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              88100                       # DTB write hits
system.switch_cpus3.dtb.write_misses              106                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              170781                       # DTB hits
system.switch_cpus3.dtb.data_misses               478                       # DTB misses
system.switch_cpus3.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           49590                       # DTB accesses
system.switch_cpus3.itb.fetch_hits             161857                       # ITB hits
system.switch_cpus3.itb.fetch_misses              152                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses         162009                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              4523215139                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             450648                       # Number of instructions committed
system.switch_cpus3.committedOps               450648                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       433704                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               8515                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        46908                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              433704                       # number of integer instructions
system.switch_cpus3.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus3.num_int_register_reads       624037                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       294555                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs               171895                       # number of memory refs
system.switch_cpus3.num_load_insts              83521                       # Number of load instructions
system.switch_cpus3.num_store_insts             88374                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1644032359.482388                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      2879182779.517612                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.636535                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.363465                       # Percentage of idle cycles
system.switch_cpus3.Branches                    58289                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         9711      2.15%      2.15% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           256300     56.81%     58.97% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             512      0.11%     59.08% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.08% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd           1172      0.26%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv            227      0.05%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           85781     19.01%     78.40% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          88441     19.60%     98.01% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          8987      1.99%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            451131                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        56241                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        25987                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         6896                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           6865                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         5093                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1772                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             18550                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                10                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               10                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12157                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5430                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5982                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             129                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            59                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            188                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9606                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9606                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          8022                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10528                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         6777                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        14695                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         3209                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         6386                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side           21                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        11488                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        37701                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 80277                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       274880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       520784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       124160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       203032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       461888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1342560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2927632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           21960                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            78211                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.336551                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.765492                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  62010     79.29%     79.29% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   9807     12.54%     91.82% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   3002      3.84%     95.66% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   3057      3.91%     99.57% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    335      0.43%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              78211                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000710                       # Number of seconds simulated
sim_ticks                                   710066000                       # Number of ticks simulated
final_tick                               2262674144000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               34030691                       # Simulator instruction rate (inst/s)
host_op_rate                                 34029921                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              201371652                       # Simulator tick rate (ticks/s)
host_mem_usage                                 756888                       # Number of bytes of host memory used
host_seconds                                     3.53                       # Real time elapsed on the host
sim_insts                                   119992026                       # Number of instructions simulated
sim_ops                                     119992026                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst         2496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data         1856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       128960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       229696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       450624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data       459072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        29568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        24832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         1856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1328960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst         2496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       128960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       450624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        29568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        611648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1771648                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1771648                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst           39                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data           29                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         2015                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         3589                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         7041                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data         7173                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          462                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data          388                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            29                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               20765                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         27682                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              27682                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      3515166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data      2613842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst    181616920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    323485422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst    634622697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    646520183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     41641200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     34971397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide         2613842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1871600668                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      3515166                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst    181616920                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst    634622697                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     41641200                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        861395983                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      2495046939                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           2495046939                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      2495046939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      3515166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data      2613842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst    181616920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    323485422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst    634622697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    646520183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     41641200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     34971397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        2613842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4366647607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       177                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                      74     41.81%     41.81% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     25     14.12%     55.93% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.56%     56.50% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                     77     43.50%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 177                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                       74     42.53%     42.53% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      25     14.37%     56.90% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.57%     57.47% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                      74     42.53%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  174                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               903966000     98.60%     98.60% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                1875000      0.20%     98.80% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.02%     98.82% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               10832500      1.18%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           916838000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.961039                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.983051                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                  127     84.11%     84.11% # number of callpals executed
system.cpu0.kern.callpal::rti                      24     15.89%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   151                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               26                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements               38                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          440.930770                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                228                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs               38                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                    6                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   440.930770                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.861193                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.861193                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          389                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            20519                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           20519                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data         6270                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total           6270                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data         3542                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          3542                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          171                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          171                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          144                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          144                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data         9812                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total            9812                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data         9812                       # number of overall hits
system.cpu0.dcache.overall_hits::total           9812                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data           54                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           25                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data            9                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data            9                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data           79                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total            79                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data           79                       # number of overall misses
system.cpu0.dcache.overall_misses::total           79                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data         6324                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total         6324                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data         3567                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         3567                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          153                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          153                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data         9891                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total         9891                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data         9891                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total         9891                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008539                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008539                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.007009                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.007009                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.050000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.050000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.058824                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.058824                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007987                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007987                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007987                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007987                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           15                       # number of writebacks
system.cpu0.dcache.writebacks::total               15                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements               79                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               5093                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs               79                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            64.468354                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          376                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           59                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            67297                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           67297                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst        33530                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          33530                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst        33530                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           33530                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst        33530                       # number of overall hits
system.cpu0.icache.overall_hits::total          33530                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           79                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           79                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           79                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            79                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           79                       # number of overall misses
system.cpu0.icache.overall_misses::total           79                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst        33609                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        33609                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst        33609                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        33609                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst        33609                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        33609                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.002351                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002351                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.002351                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002351                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.002351                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002351                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks           79                       # number of writebacks
system.cpu0.icache.writebacks::total               79                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       656                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     167     47.71%     47.71% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.29%     48.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    182     52.00%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 350                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      167     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.30%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     166     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  334                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               215720500     94.57%     94.57% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.07%     94.65% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               12211500      5.35%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           228096500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.912088                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.954286                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.27%      0.27% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   14      3.71%      3.98% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.53%      4.51% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  328     87.00%     91.51% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.27%     91.78% # number of callpals executed
system.cpu1.kern.callpal::rti                      21      5.57%     97.35% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      2.39%     99.73% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.27%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   377                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               34                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 20                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  2                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 21                      
system.cpu1.kern.mode_good::user                   20                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.617647                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.500000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.750000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          65245500     47.21%     47.21% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            72958500     52.79%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      14                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             5198                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          501.747560                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              95162                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             5198                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            18.307426                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   501.747560                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.979976                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.979976                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          497                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           205918                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          205918                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        54152                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          54152                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        39759                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         39759                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          529                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          529                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          607                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          607                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        93911                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           93911                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        93911                       # number of overall hits
system.cpu1.dcache.overall_hits::total          93911                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         3003                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         3003                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2178                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2178                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           98                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           98                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           19                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         5181                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          5181                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         5181                       # number of overall misses
system.cpu1.dcache.overall_misses::total         5181                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        57155                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        57155                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        41937                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        41937                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          627                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          627                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          626                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          626                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        99092                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        99092                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        99092                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        99092                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.052541                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.052541                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.051935                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.051935                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.156300                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.156300                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.030351                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.030351                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.052285                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.052285                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.052285                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.052285                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         3135                       # number of writebacks
system.cpu1.dcache.writebacks::total             3135                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             2709                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.979085                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             442728                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2709                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           163.428571                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     0.102395                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.876690                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.000200                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999759                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999959                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           555463                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          555463                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       273665                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         273665                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       273665                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          273665                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       273665                       # number of overall hits
system.cpu1.icache.overall_hits::total         273665                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         2711                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2711                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         2711                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2711                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         2711                       # number of overall misses
system.cpu1.icache.overall_misses::total         2711                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       276376                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       276376                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       276376                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       276376                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       276376                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       276376                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.009809                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009809                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.009809                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009809                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.009809                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009809                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         2709                       # number of writebacks
system.cpu1.icache.writebacks::total             2709                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      64                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      4271                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                     955     38.96%     38.96% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     18      0.73%     39.70% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.04%     39.74% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   1477     60.26%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                2451                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                      954     49.53%     49.53% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      18      0.93%     50.47% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.05%     50.52% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                     953     49.48%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 1926                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               747227000     81.49%     81.49% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                1287000      0.14%     81.63% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 112000      0.01%     81.64% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              168352000     18.36%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           916978000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.998953                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.645227                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.785802                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::4                         3     20.00%     20.00% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      6.67%     26.67% # number of syscalls executed
system.cpu2.kern.syscall::17                        4     26.67%     53.33% # number of syscalls executed
system.cpu2.kern.syscall::48                        1      6.67%     60.00% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      6.67%     66.67% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      6.67%     73.33% # number of syscalls executed
system.cpu2.kern.syscall::71                        1      6.67%     80.00% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      6.67%     86.67% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      6.67%     93.33% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      6.67%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    15                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    4      0.14%      0.14% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  157      5.40%      5.53% # number of callpals executed
system.cpu2.kern.callpal::tbi                       6      0.21%      5.74% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 2243     77.11%     82.85% # number of callpals executed
system.cpu2.kern.callpal::rdps                     87      2.99%     85.84% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.03%     85.87% # number of callpals executed
system.cpu2.kern.callpal::rti                     189      6.50%     92.37% # number of callpals executed
system.cpu2.kern.callpal::callsys                  30      1.03%     93.40% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.07%     93.47% # number of callpals executed
system.cpu2.kern.callpal::rdunique                189      6.50%     99.97% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.03%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  2909                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              345                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                169                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                168                      
system.cpu2.kern.mode_good::user                  169                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.486957                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.655642                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        1647268000     97.15%     97.15% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user            48253000      2.85%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     157                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements            14106                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          475.923291                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             286102                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            14106                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            20.282291                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data    47.497297                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   428.425994                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.092768                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.836770                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.929538                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          180                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          308                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           642354                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          642354                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       179226                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         179226                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       112122                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        112122                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         3845                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         3845                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         4223                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         4223                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       291348                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          291348                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       291348                       # number of overall hits
system.cpu2.dcache.overall_hits::total         291348                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         9725                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         9725                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         4320                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         4320                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          462                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          462                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           46                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           46                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        14045                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         14045                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        14045                       # number of overall misses
system.cpu2.dcache.overall_misses::total        14045                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       188951                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       188951                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       116442                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       116442                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         4307                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         4307                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         4269                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         4269                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       305393                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       305393                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       305393                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       305393                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.051468                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.051468                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.037100                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.037100                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.107267                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.107267                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.010775                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.010775                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.045990                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.045990                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.045990                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.045990                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         7336                       # number of writebacks
system.cpu2.dcache.writebacks::total             7336                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            22724                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            1010942                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            22724                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            44.487854                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    90.130969                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   421.869031                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.176037                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.823963                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          207                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          293                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          2050058                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         2050058                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       990943                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         990943                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       990943                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          990943                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       990943                       # number of overall hits
system.cpu2.icache.overall_hits::total         990943                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        22724                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        22724                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        22724                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         22724                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        22724                       # number of overall misses
system.cpu2.icache.overall_misses::total        22724                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1013667                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1013667                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1013667                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1013667                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1013667                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1013667                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.022418                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.022418                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.022418                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.022418                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.022418                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.022418                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks        22724                       # number of writebacks
system.cpu2.icache.writebacks::total            22724                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       5                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                        62                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                      22     40.74%     40.74% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      5.56%     46.30% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                     29     53.70%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                  54                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                       22     47.83%     47.83% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      6.52%     54.35% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                      21     45.65%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                   46                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               430849500     99.08%     99.08% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 351500      0.08%     99.16% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                3665500      0.84%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           434866500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.724138                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.851852                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    3      5.17%      5.17% # number of callpals executed
system.cpu3.kern.callpal::swpipl                   50     86.21%     91.38% # number of callpals executed
system.cpu3.kern.callpal::rdps                      3      5.17%     96.55% # number of callpals executed
system.cpu3.kern.callpal::rti                       2      3.45%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                    58                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel                5                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements              515                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          420.212038                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               3366                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              515                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             6.535922                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   420.212038                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.820727                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.820727                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          410                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          410                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.800781                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            14024                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           14024                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data         3025                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           3025                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data         2941                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          2941                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data           34                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           35                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           35                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data         5966                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            5966                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data         5966                       # number of overall hits
system.cpu3.dcache.overall_hits::total           5966                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data          388                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          388                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          248                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          248                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           18                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           18                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           15                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           15                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data          636                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           636                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data          636                       # number of overall misses
system.cpu3.dcache.overall_misses::total          636                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data         3413                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         3413                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data         3189                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         3189                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data         6602                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         6602                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data         6602                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         6602                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.113683                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.113683                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.077767                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.077767                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.346154                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.346154                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.300000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.300000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.096334                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.096334                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.096334                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.096334                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          296                       # number of writebacks
system.cpu3.dcache.writebacks::total              296                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements              901                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              58364                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              901                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            64.776915                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          496                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            38405                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           38405                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        17851                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          17851                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        17851                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           17851                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        17851                       # number of overall hits
system.cpu3.icache.overall_hits::total          17851                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst          901                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          901                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst          901                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           901                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst          901                       # number of overall misses
system.cpu3.icache.overall_misses::total          901                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        18752                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        18752                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        18752                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        18752                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        18752                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        18752                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.048048                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.048048                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.048048                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.048048                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.048048                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.048048                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks          901                       # number of writebacks
system.cpu3.icache.writebacks::total              901                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 155                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1277952                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        157                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  380                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 380                       # Transaction distribution
system.iobus.trans_dist::WriteReq               20389                       # Transaction distribution
system.iobus.trans_dist::WriteResp              20389                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          178                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          198                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          250                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        40028                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        40028                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   41538                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          712                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          274                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          125                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1677                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1278320                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1278320                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1279997                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                20014                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                20014                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::1           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               180126                       # Number of tag accesses
system.iocache.tags.data_accesses              180126                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           46                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               46                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        19968                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        19968                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide           46                       # number of demand (read+write) misses
system.iocache.demand_misses::total                46                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           46                       # number of overall misses
system.iocache.overall_misses::total               46                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           46                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             46                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        19968                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        19968                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           46                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              46                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           46                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             46                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           19968                       # number of writebacks
system.iocache.writebacks::total                19968                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     25554                       # number of replacements
system.l2.tags.tagsinuse                  4019.756624                       # Cycle average of tags in use
system.l2.tags.total_refs                       27573                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     25554                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.079009                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1908.915714                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         0.330065                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         0.309254                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         0.792040                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    15.009081                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data    16.247347                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   327.274007                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   388.170016                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   752.573426                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   458.691669                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    89.199475                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data    61.244530                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.466044                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000081                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000076                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000193                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.003664                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.003967                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.079901                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.094768                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.183734                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.111985                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.021777                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.014952                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981386                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3971                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          329                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          808                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2788                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.969482                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    652322                       # Number of tag accesses
system.l2.tags.data_accesses                   652322                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        10782                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            10782                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        15332                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            15332                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data            6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    7                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          309                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data         1027                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1351                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst           40                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst          696                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst        15683                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst          439                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              16858                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data           14                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data          984                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data         5837                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data          130                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              6965                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst           40                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data           14                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst          696                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         1293                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst        15683                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         6864                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst          439                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          145                       # number of demand (read+write) hits
system.l2.demand_hits::total                    25174                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst           40                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data           14                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst          696                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         1293                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst        15683                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         6864                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst          439                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          145                       # number of overall hits
system.l2.overall_hits::total                   25174                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data           10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 45                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               16                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            8                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         1793                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         3165                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          179                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5145                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst           39                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         2015                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst         7041                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst          462                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             9557                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data           21                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         1797                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data         4009                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data          209                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6036                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data           29                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         2015                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         3590                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         7041                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         7174                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          462                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          388                       # number of demand (read+write) misses
system.l2.demand_misses::total                  20738                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data           29                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         2015                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         3590                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         7041                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         7174                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          462                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          388                       # number of overall misses
system.l2.overall_misses::total                 20738                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        10782                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        10782                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        15332                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        15332                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               52                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            8                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         2102                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data         4192                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          194                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6496                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst           79                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         2711                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst        22724                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst          901                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          26415                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data           35                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         2781                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data         9846                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data          339                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         13001                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           79                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         2711                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4883                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        22724                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        14038                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst          901                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          533                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                45912                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           79                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         2711                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4883                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        22724                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        14038                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst          901                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          533                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               45912                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.909091                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.760000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.865385                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.733333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.852997                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.755010                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.922680                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.792026                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.493671                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.743268                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.309849                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.512764                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.361802                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.600000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.646170                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.407170                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.616519                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.464272                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.493671                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.674419                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.743268                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.735204                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.309849                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.511041                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.512764                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.727955                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.451690                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.493671                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.674419                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.743268                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.735204                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.309849                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.511041                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.512764                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.727955                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.451690                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 7714                       # number of writebacks
system.l2.writebacks::total                      7714                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 334                       # Transaction distribution
system.membus.trans_dist::ReadResp              15973                       # Transaction distribution
system.membus.trans_dist::WriteReq                421                       # Transaction distribution
system.membus.trans_dist::WriteResp               421                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        27682                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9014                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              192                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             85                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              63                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5221                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5143                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         15639                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         19968                       # Transaction distribution
system.membus.trans_dist::InvalidateResp        19968                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        60037                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        60037                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1510                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        58577                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        60087                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 120124                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1280896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1280896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         1677                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1820800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1822477                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3103373                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             78561                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   78561    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               78561                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits                6603                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits               3843                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               10446                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits               3653                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses           3653                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 1834009                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts              33609                       # Number of instructions committed
system.switch_cpus0.committedOps                33609                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses        32298                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls               3072                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts         2332                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts               32298                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads        41009                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes        24916                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                10497                       # number of memory refs
system.switch_cpus0.num_load_insts               6653                       # Number of load instructions
system.switch_cpus0.num_store_insts              3844                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      1790607.721778                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      43401.278222                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.023665                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.976335                       # Percentage of idle cycles
system.switch_cpus0.Branches                     5833                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass          153      0.46%      0.46% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            21443     63.80%     64.26% # Class of executed instruction
system.switch_cpus0.op_class::IntMult              25      0.07%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::MemRead            7204     21.43%     85.77% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite           3844     11.44%     97.20% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess           940      2.80%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total             33609                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               57652                       # DTB read hits
system.switch_cpus1.dtb.read_misses               129                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           31213                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              42542                       # DTB write hits
system.switch_cpus1.dtb.write_misses               18                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          18404                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              100194                       # DTB hits
system.switch_cpus1.dtb.data_misses               147                       # DTB misses
system.switch_cpus1.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           49617                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             149769                       # ITB hits
system.switch_cpus1.itb.fetch_misses              121                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         149890                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  455747                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             276219                       # Number of instructions committed
system.switch_cpus1.committedOps               276219                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       267213                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           385                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               7195                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        29569                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              267213                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  385                       # number of float instructions
system.switch_cpus1.num_int_register_reads       366045                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       191772                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          220                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               100525                       # number of memory refs
system.switch_cpus1.num_load_insts              57911                       # Number of load instructions
system.switch_cpus1.num_store_insts             42614                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      367014.246753                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      88732.753247                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.194697                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.805303                       # Percentage of idle cycles
system.switch_cpus1.Branches                    38921                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         5181      1.87%      1.87% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           165310     59.81%     61.69% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             160      0.06%     61.75% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     61.75% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             46      0.02%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           58908     21.31%     83.08% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          42895     15.52%     98.60% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          3873      1.40%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            276376                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits              191918                       # DTB read hits
system.switch_cpus2.dtb.read_misses               705                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses           15783                       # DTB read accesses
system.switch_cpus2.dtb.write_hits             120728                       # DTB write hits
system.switch_cpus2.dtb.write_misses              153                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses           9983                       # DTB write accesses
system.switch_cpus2.dtb.data_hits              312646                       # DTB hits
system.switch_cpus2.dtb.data_misses               858                       # DTB misses
system.switch_cpus2.dtb.data_acv                   22                       # DTB access violations
system.switch_cpus2.dtb.data_accesses           25766                       # DTB accesses
system.switch_cpus2.itb.fetch_hits             132304                       # ITB hits
system.switch_cpus2.itb.fetch_misses              463                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses         132767                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                 1834095                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts            1012787                       # Number of instructions committed
system.switch_cpus2.committedOps              1012787                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses       974765                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses          2703                       # Number of float alu accesses
system.switch_cpus2.num_func_calls              34115                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts       103190                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts              974765                       # number of integer instructions
system.switch_cpus2.num_fp_insts                 2703                       # number of float instructions
system.switch_cpus2.num_int_register_reads      1325700                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes       736526                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads         1170                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes         1188                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs               315524                       # number of memory refs
system.switch_cpus2.num_load_insts             194156                       # Number of load instructions
system.switch_cpus2.num_store_insts            121368                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      524423.489370                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      1309671.510630                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.714070                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.285930                       # Percentage of idle cycles
system.switch_cpus2.Branches                   147800                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass        15740      1.55%      1.55% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu           647067     63.83%     65.39% # Class of executed instruction
system.switch_cpus2.op_class::IntMult            2253      0.22%     65.61% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     65.61% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd            483      0.05%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt             11      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             1      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              6      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::MemRead          202012     19.93%     85.59% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite         121784     12.01%     97.60% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess         24310      2.40%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total           1013667                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits                3452                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 2                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses              24                       # DTB read accesses
system.switch_cpus3.dtb.write_hits               3245                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits                6697                       # DTB hits
system.switch_cpus3.dtb.data_misses                 2                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses              24                       # DTB accesses
system.switch_cpus3.itb.fetch_hits                784                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses            784                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                  869738                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts              18750                       # Number of instructions committed
system.switch_cpus3.committedOps                18750                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses        18165                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           141                       # Number of float alu accesses
system.switch_cpus3.num_func_calls                810                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts         1882                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts               18165                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  141                       # number of float instructions
system.switch_cpus3.num_int_register_reads        25089                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes        12597                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                 6727                       # number of memory refs
system.switch_cpus3.num_load_insts               3471                       # Number of load instructions
system.switch_cpus3.num_store_insts              3256                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      858256.688218                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      11481.311782                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.013201                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.986799                       # Percentage of idle cycles
system.switch_cpus3.Branches                     2898                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass          207      1.10%      1.10% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu            11385     60.71%     61.82% # Class of executed instruction
system.switch_cpus3.op_class::IntMult              38      0.20%     62.02% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     62.02% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             11      0.06%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::MemRead            3566     19.02%     81.10% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite           3261     17.39%     98.49% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess           284      1.51%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total             18752                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        93302                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        40977                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        20548                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          10831                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         7425                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         3406                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                334                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             40506                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               421                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              421                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        10782                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        15332                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5417                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             197                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            89                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            286                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6574                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6574                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         26415                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        13757                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          204                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side          726                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7452                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        15140                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        58226                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        41270                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         2280                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         1807                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                127105                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side         8000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side         6110                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       303424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       535248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2272128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      1393147                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side        88256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        58404                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4664717                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           65582                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           159639                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.403993                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.812948                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 118722     74.37%     74.37% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  26564     16.64%     91.01% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   5863      3.67%     94.68% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   7757      4.86%     99.54% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    733      0.46%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             159639                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.402129                       # Number of seconds simulated
sim_ticks                                402128725500                       # Number of ticks simulated
final_tick                               2664802869500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1348479                       # Simulator instruction rate (inst/s)
host_op_rate                                  1348479                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              244890895                       # Simulator tick rate (ticks/s)
host_mem_usage                                 757912                       # Number of bytes of host memory used
host_seconds                                  1642.07                       # Real time elapsed on the host
sim_insts                                  2214301145                       # Number of instructions simulated
sim_ops                                    2214301145                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst      8262784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data    228515840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst      7064576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data    234274304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst      5951680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data    124631552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst     10776704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data    349301888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          968779520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst      8262784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst      7064576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst      5951680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst     10776704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      32055744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     31009472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        31009472                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst       129106                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data      3570560                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst       110384                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data      3660536                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst        92995                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data      1947368                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst       168386                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data      5457842                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide             3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            15137180                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        484523                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             484523                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst     20547609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    568265397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     17567947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    582585349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     14800435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    309929493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     26799140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    868632022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide             477                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2409127870                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     20547609                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     17567947                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     14800435                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     26799140                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         79715131                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        77113297                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             77113297                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        77113297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     20547609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    568265397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     17567947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    582585349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     14800435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    309929493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     26799140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    868632022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide            477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2486241168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                   15810                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    642369                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                  104511     43.21%     43.21% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     85      0.04%     43.25% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    413      0.17%     43.42% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                  15663      6.48%     49.89% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                 121195     50.11%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total              241867                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                   104511     49.88%     49.88% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      85      0.04%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     413      0.20%     50.12% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                   15663      7.48%     57.59% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   88848     42.41%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total               209520                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            367342584000     91.52%     91.52% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                6375000      0.00%     91.52% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               20203500      0.01%     91.52% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30             1754850000      0.44%     91.96% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            32265555500      8.04%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        401389568000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.733100                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.866261                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     1                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                12566      4.22%      4.22% # number of callpals executed
system.cpu0.kern.callpal::swpctx                31316     10.51%     14.73% # number of callpals executed
system.cpu0.kern.callpal::swpipl               184050     61.77%     76.50% # number of callpals executed
system.cpu0.kern.callpal::rdps                   2849      0.96%     77.46% # number of callpals executed
system.cpu0.kern.callpal::rti                   41657     13.98%     91.44% # number of callpals executed
system.cpu0.kern.callpal::callsys               25495      8.56%     99.99% # number of callpals executed
system.cpu0.kern.callpal::rdunique                 17      0.01%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                297950                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel            72971                       # number of protection mode switches
system.cpu0.kern.mode_switch::user              25711                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel              25711                      
system.cpu0.kern.mode_good::user                25711                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.352345                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.521088                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      185777050000     46.32%     46.32% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        215316578000     53.68%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                   31316                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements          5360593                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          500.967392                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          141103544                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          5360593                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            26.322376                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   500.967392                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.978452                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.978452                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          451                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          451                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.880859                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        301922256                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       301922256                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data    119219013                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      119219013                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     21795025                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      21795025                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data       147888                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       147888                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data       101731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       101731                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    141014038                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       141014038                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    141014038                       # number of overall hits
system.cpu0.dcache.overall_hits::total      141014038                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data      5732604                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      5732604                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data       654968                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       654968                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data       122577                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total       122577                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data       157684                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total       157684                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data      6387572                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       6387572                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data      6387572                       # number of overall misses
system.cpu0.dcache.overall_misses::total      6387572                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data    124951617                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    124951617                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     22449993                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     22449993                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data       270465                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       270465                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data       259415                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       259415                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    147401610                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    147401610                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    147401610                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    147401610                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.045879                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.045879                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.029175                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.029175                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.453208                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.453208                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.607845                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.607845                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.043334                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.043334                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.043334                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.043334                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       410646                       # number of writebacks
system.cpu0.dcache.writebacks::total           410646                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements          1039537                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          392227686                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1039537                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           377.309981                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          263                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          239                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       1034982403                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      1034982403                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    515931896                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      515931896                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    515931896                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       515931896                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    515931896                       # number of overall hits
system.cpu0.icache.overall_hits::total      515931896                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst      1039537                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1039537                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst      1039537                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1039537                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst      1039537                       # number of overall misses
system.cpu0.icache.overall_misses::total      1039537                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    516971433                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    516971433                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    516971433                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    516971433                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    516971433                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    516971433                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.002011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002011                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.002011                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002011                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.002011                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002011                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks      1039537                       # number of writebacks
system.cpu0.icache.writebacks::total          1039537                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                   15687                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                    634917                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                  104716     43.09%     43.09% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    413      0.17%     43.26% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                  15546      6.40%     49.66% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                 122337     50.34%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total              243012                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                   104716     49.90%     49.90% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     413      0.20%     50.10% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                   15546      7.41%     57.51% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                   89171     42.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total               209846                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            368102350500     91.60%     91.60% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               20203500      0.01%     91.60% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30             1741746000      0.43%     92.04% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31            32007041500      7.96%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        401871341500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.728896                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.863521                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     1                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                13231      4.43%      4.43% # number of callpals executed
system.cpu1.kern.callpal::swpctx                31151     10.42%     14.85% # number of callpals executed
system.cpu1.kern.callpal::swpipl               185560     62.09%     76.94% # number of callpals executed
system.cpu1.kern.callpal::rdps                   1638      0.55%     77.49% # number of callpals executed
system.cpu1.kern.callpal::rti                   41494     13.88%     91.37% # number of callpals executed
system.cpu1.kern.callpal::callsys               25535      8.54%     99.92% # number of callpals executed
system.cpu1.kern.callpal::rdunique                252      0.08%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                298861                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel            41381                       # number of protection mode switches
system.cpu1.kern.mode_switch::user              25758                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle              31264                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel              41297                      
system.cpu1.kern.mode_good::user                25758                      
system.cpu1.kern.mode_good::idle                15539                      
system.cpu1.kern.mode_switch_good::kernel     0.997970                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.497025                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.839344                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel       36406008000      9.08%      9.08% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        221530874500     55.28%     64.37% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        142792268500     35.63%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                   31151                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements          5458914                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          500.356275                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          143992010                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          5458914                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            26.377409                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   500.356275                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.977258                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.977258                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          447                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          445                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.873047                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        309329952                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       309329952                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data    122166457                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      122166457                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     21875160                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      21875160                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data       146228                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       146228                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data       112232                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       112232                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    144041617                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       144041617                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    144041617                       # number of overall hits
system.cpu1.dcache.overall_hits::total      144041617                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data      6019985                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      6019985                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data       889602                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       889602                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data       123074                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total       123074                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data       146065                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total       146065                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data      6909587                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       6909587                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data      6909587                       # number of overall misses
system.cpu1.dcache.overall_misses::total      6909587                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data    128186442                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    128186442                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     22764762                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     22764762                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data       269302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       269302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data       258297                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       258297                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    150951204                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    150951204                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    150951204                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    150951204                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.046963                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.046963                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.039078                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.039078                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.457011                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.457011                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.565492                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.565492                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.045774                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.045774                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.045774                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.045774                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       364398                       # number of writebacks
system.cpu1.dcache.writebacks::total           364398                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements          1013615                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          398602106                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1013615                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           393.248034                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          254                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       1058819297                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      1058819297                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    527889226                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      527889226                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    527889226                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       527889226                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    527889226                       # number of overall hits
system.cpu1.icache.overall_hits::total      527889226                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst      1013615                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1013615                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst      1013615                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1013615                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst      1013615                       # number of overall misses
system.cpu1.icache.overall_misses::total      1013615                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    528902841                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    528902841                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    528902841                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    528902841                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    528902841                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    528902841                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.001916                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001916                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.001916                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001916                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.001916                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001916                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks      1013615                       # number of writebacks
system.cpu1.icache.writebacks::total          1013615                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    7463                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                    327069                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                   49622     42.54%     42.54% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      9      0.01%     42.54% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    413      0.35%     42.90% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                   7178      6.15%     49.05% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  59436     50.95%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total              116658                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    49622     49.78%     49.78% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       9      0.01%     49.79% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     413      0.41%     50.21% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                    7178      7.20%     57.41% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   42455     42.59%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                99677                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            387196928500     96.29%     96.29% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                 643500      0.00%     96.29% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               20203500      0.01%     96.29% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30              804008500      0.20%     96.49% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            14106646000      3.51%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        402128430000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.714298                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.854438                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         1      5.26%      5.26% # number of syscalls executed
system.cpu2.kern.syscall::4                         2     10.53%     15.79% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      5.26%     21.05% # number of syscalls executed
system.cpu2.kern.syscall::17                        1      5.26%     26.32% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      5.26%     31.58% # number of syscalls executed
system.cpu2.kern.syscall::71                        8     42.11%     73.68% # number of syscalls executed
system.cpu2.kern.syscall::73                        1      5.26%     78.95% # number of syscalls executed
system.cpu2.kern.syscall::74                        4     21.05%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    19                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                 7054      4.80%      4.80% # number of callpals executed
system.cpu2.kern.callpal::swpctx                14376      9.78%     14.59% # number of callpals executed
system.cpu2.kern.callpal::swpipl                89696     61.05%     75.64% # number of callpals executed
system.cpu2.kern.callpal::rdps                    886      0.60%     76.24% # number of callpals executed
system.cpu2.kern.callpal::rti                   19368     13.18%     89.42% # number of callpals executed
system.cpu2.kern.callpal::callsys               11667      7.94%     97.36% # number of callpals executed
system.cpu2.kern.callpal::rdunique               3877      2.64%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                146924                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel            33744                       # number of protection mode switches
system.cpu2.kern.mode_switch::user              11900                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel              11900                      
system.cpu2.kern.mode_good::user                11900                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.352655                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.521427                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      278151211000     69.17%     69.17% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        123977219000     30.83%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                   14376                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements          2887950                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          480.668103                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           79166700                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2887950                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            27.412767                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   480.668103                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.938805                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.938805                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          285                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          106                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          121                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        167930771                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       167930771                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     65782938                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       65782938                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     13028249                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      13028249                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        75097                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        75097                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        55525                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        55525                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     78811187                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        78811187                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     78811187                       # number of overall hits
system.cpu2.dcache.overall_hits::total       78811187                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      3009308                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      3009308                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       289498                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       289498                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        58223                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        58223                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data        75198                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        75198                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      3298806                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       3298806                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      3298806                       # number of overall misses
system.cpu2.dcache.overall_misses::total      3298806                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     68792246                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     68792246                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     13317747                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     13317747                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data       133320                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       133320                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data       130723                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       130723                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     82109993                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     82109993                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     82109993                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     82109993                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.043745                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.043745                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.021738                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.021738                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.436716                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.436716                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.575247                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.575247                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.040175                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.040175                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.040175                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.040175                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       195454                       # number of writebacks
system.cpu2.dcache.writebacks::total           195454                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           536354                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          286005075                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           536354                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           533.239381                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          457                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        573587060                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       573587060                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    285988999                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      285988999                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    285988999                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       285988999                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    285988999                       # number of overall hits
system.cpu2.icache.overall_hits::total      285988999                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       536354                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       536354                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       536354                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        536354                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       536354                       # number of overall misses
system.cpu2.icache.overall_misses::total       536354                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    286525353                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    286525353                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    286525353                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    286525353                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    286525353                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    286525353                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.001872                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001872                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.001872                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001872                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.001872                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001872                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks       536354                       # number of writebacks
system.cpu2.icache.writebacks::total           536354                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                   12742                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                    901178                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                  131045     41.85%     41.85% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    412      0.13%     41.98% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                  13300      4.25%     46.23% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                 168373     53.77%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total              313130                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                   131045     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     412      0.16%     49.97% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                   13300      5.06%     55.03% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                  118302     44.97%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total               263059                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            364452785000     90.64%     90.64% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               20188000      0.01%     90.65% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30             1479177500      0.37%     91.02% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31            36120568500      8.98%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        402072719000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.702619                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.840095                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         5    100.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     5                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                18828      4.80%      4.80% # number of callpals executed
system.cpu3.kern.callpal::swpctx                35232      8.99%     13.79% # number of callpals executed
system.cpu3.kern.callpal::swpipl               248911     63.51%     77.30% # number of callpals executed
system.cpu3.kern.callpal::rdps                    829      0.21%     77.52% # number of callpals executed
system.cpu3.kern.callpal::rti                   50510     12.89%     90.40% # number of callpals executed
system.cpu3.kern.callpal::callsys               36793      9.39%     99.79% # number of callpals executed
system.cpu3.kern.callpal::rdunique                818      0.21%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                391921                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel            85742                       # number of protection mode switches
system.cpu3.kern.mode_switch::user              37699                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel              37699                      
system.cpu3.kern.mode_good::user                37699                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.439680                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.610802                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       70745593500     17.57%     17.57% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        331827038500     82.43%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                   35232                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements          8197734                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          504.806990                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          207385625                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          8197734                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            25.297921                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   504.806990                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.985951                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.985951                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          484                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          226                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          258                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        442761726                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       442761726                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data    175616609                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      175616609                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     30538406                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      30538406                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data       200850                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       200850                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data       158863                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       158863                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data    206155015                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       206155015                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data    206155015                       # number of overall hits
system.cpu3.dcache.overall_hits::total      206155015                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data      8797448                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      8797448                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data      1157087                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1157087                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data       130442                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total       130442                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data       162743                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total       162743                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data      9954535                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       9954535                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data      9954535                       # number of overall misses
system.cpu3.dcache.overall_misses::total      9954535                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data    184414057                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    184414057                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     31695493                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     31695493                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data       331292                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       331292                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data       321606                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       321606                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data    216109550                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    216109550                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data    216109550                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    216109550                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.047705                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.047705                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.036506                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.036506                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.393737                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.393737                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.506032                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.506032                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.046062                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.046062                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.046062                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.046062                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       704386                       # number of writebacks
system.cpu3.dcache.writebacks::total           704386                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements          1260888                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          704340929                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs          1260888                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           558.607052                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          273                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          192                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses       1527712284                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses      1527712284                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst    761964810                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      761964810                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst    761964810                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       761964810                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst    761964810                       # number of overall hits
system.cpu3.icache.overall_hits::total      761964810                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst      1260888                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total      1260888                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst      1260888                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total       1260888                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst      1260888                       # number of overall misses
system.cpu3.icache.overall_misses::total      1260888                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst    763225698                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    763225698                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst    763225698                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    763225698                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst    763225698                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    763225698                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.001652                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001652                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.001652                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001652                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.001652                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001652                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks      1260888                       # number of writebacks
system.cpu3.icache.writebacks::total          1260888                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  10                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   110592                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         17                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  620                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 620                       # Transaction distribution
system.iobus.trans_dist::WriteReq              107239                       # Transaction distribution
system.iobus.trans_dist::WriteResp             107239                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio       210236                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          682                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          858                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          432                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total       212240                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         3478                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         3478                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  215718                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       840944                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          429                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          243                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       842680                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       110680                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       110680                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   953360                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                 1739                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1739                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::1           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                15651                       # Number of tag accesses
system.iocache.tags.data_accesses               15651                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           11                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               11                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide         1728                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         1728                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide           11                       # number of demand (read+write) misses
system.iocache.demand_misses::total                11                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           11                       # number of overall misses
system.iocache.overall_misses::total               11                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           11                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             11                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide         1728                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         1728                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           11                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              11                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           11                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             11                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1728                       # number of writebacks
system.iocache.writebacks::total                 1728                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  15423215                       # number of replacements
system.l2.tags.tagsinuse                  4078.785490                       # Cycle average of tags in use
system.l2.tags.total_refs                    21479251                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  15423215                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.392657                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      160.201664                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         0.012948                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    27.019116                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   861.564963                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    21.448256                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   897.613146                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst    20.707159                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   363.912909                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    37.852396                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data  1688.452933                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.039112                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.006596                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.210343                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.005236                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.219144                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.005055                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.088846                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.009241                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.412220                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995797                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4052                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          490                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          411                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2176                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          975                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.989258                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 388301532                       # Number of tag accesses
system.l2.tags.data_accesses                388301532                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      1674884                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1674884                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       565728                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           565728                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data         7986                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data         4359                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data         6088                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data        12528                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                30961                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data         2704                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data         1780                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data         1577                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data         2310                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               8371                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data       103401                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data       121355                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data        45297                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data       183323                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                453376                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst       910431                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst       903231                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst       443359                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst      1092502                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3349523                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data      1610788                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data      1628137                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data       862779                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data      2435041                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6536745                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst       910431                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data      1714189                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst       903231                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data      1749492                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       443359                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data       908076                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst      1092502                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data      2618364                       # number of demand (read+write) hits
system.l2.demand_hits::total                 10339644                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst       910431                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data      1714189                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst       903231                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data      1749492                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       443359                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data       908076                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst      1092502                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data      2618364                       # number of overall hits
system.l2.overall_hits::total                10339644                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data       109721                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data       111703                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data        59836                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data       118999                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             400259                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data        14899                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data        10646                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data         7803                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data        16956                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            50304                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data        52738                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data        59406                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data        47667                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data        78761                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              238572                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst       129106                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst       110384                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst        92995                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst       168386                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           500871                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data      3518361                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data      3602328                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data      1899917                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data      5379756                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        14400362                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst       129106                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data      3571099                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst       110384                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data      3661734                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        92995                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data      1947584                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst       168386                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data      5458517                       # number of demand (read+write) misses
system.l2.demand_misses::total               15139805                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst       129106                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data      3571099                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst       110384                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data      3661734                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        92995                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data      1947584                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst       168386                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data      5458517                       # number of overall misses
system.l2.overall_misses::total              15139805                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks      1674884                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1674884                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       565728                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       565728                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data       117707                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data       116062                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data        65924                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data       131527                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           431220                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data        17603                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data        12426                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data         9380                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data        19266                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          58675                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data       156139                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data       180761                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data        92964                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data       262084                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            691948                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst      1039537                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst      1013615                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst       536354                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst      1260888                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3850394                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data      5129149                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data      5230465                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data      2762696                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data      7814797                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      20937107                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst      1039537                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data      5285288                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst      1013615                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data      5411226                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       536354                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      2855660                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst      1260888                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data      8076881                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             25479449                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst      1039537                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data      5285288                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst      1013615                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data      5411226                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       536354                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      2855660                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst      1260888                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data      8076881                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            25479449                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.932154                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.962442                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.907651                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.904750                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.928201                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.846390                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.856752                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.831876                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.880100                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.857333                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.337763                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.328644                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.512747                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.300518                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.344783                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.124196                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.108901                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.173384                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.133546                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.130083                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.685954                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.688720                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.687704                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.688406                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.687791                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.124196                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.675668                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.108901                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.676692                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.173384                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.682008                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.133546                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.675820                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.594197                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.124196                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.675668                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.108901                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.676692                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.173384                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.682008                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.133546                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.675820                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.594197                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               482795                       # number of writebacks
system.l2.writebacks::total                    482795                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 609                       # Transaction distribution
system.membus.trans_dist::ReadResp           14901853                       # Transaction distribution
system.membus.trans_dist::WriteReq             105511                       # Transaction distribution
system.membus.trans_dist::WriteResp            105511                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       484523                       # Transaction distribution
system.membus.trans_dist::CleanEvict         13900125                       # Transaction distribution
system.membus.trans_dist::UpgradeReq          2105328                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         533319                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          453187                       # Transaction distribution
system.membus.trans_dist::ReadExReq            401490                       # Transaction distribution
system.membus.trans_dist::ReadExResp           235948                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      14901244                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1728                       # Transaction distribution
system.membus.trans_dist::InvalidateResp         1728                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         5211                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         5211                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave       212240                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     47914653                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     48126893                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               48132104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       111296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       111296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave       842680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    999678464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1000521144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1000632440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          32433884                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                32433884    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            32433884                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits           125026056                       # DTB read hits
system.switch_cpus0.dtb.read_misses            323016                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses       106706762                       # DTB read accesses
system.switch_cpus0.dtb.write_hits           22657574                       # DTB write hits
system.switch_cpus0.dtb.write_misses             5224                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses       11983758                       # DTB write accesses
system.switch_cpus0.dtb.data_hits           147683630                       # DTB hits
system.switch_cpus0.dtb.data_misses            328240                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses       118690520                       # DTB accesses
system.switch_cpus0.itb.fetch_hits          435718038                       # ITB hits
system.switch_cpus0.itb.fetch_misses               19                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses      435718057                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               802794614                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts          516643193                       # Number of instructions committed
system.switch_cpus0.committedOps            516643193                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses    354988477                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses     223122256                       # Number of float alu accesses
system.switch_cpus0.num_func_calls            3311083                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts     35906152                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts           354988477                       # number of integer instructions
system.switch_cpus0.num_fp_insts            223122256                       # number of float instructions
system.switch_cpus0.num_int_register_reads    665493072                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    204793702                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads    266947508                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes    219201861                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs            148330996                       # number of memory refs
system.switch_cpus0.num_load_insts          125545609                       # Number of load instructions
system.switch_cpus0.num_store_insts          22785387                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      286779244.344103                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      516015369.655897                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.642774                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.357226                       # Percentage of idle cycles
system.switch_cpus0.Branches                 42820125                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass     24152232      4.67%      4.67% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        205623582     39.77%     44.45% # Class of executed instruction
system.switch_cpus0.op_class::IntMult          204601      0.04%     44.49% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     44.49% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       89258612     17.27%     61.75% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp        1305714      0.25%     62.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt           7545      0.00%     62.01% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult      42600714      8.24%     70.25% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv           2512      0.00%     70.25% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     70.25% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     70.25% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     70.25% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     70.25% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     70.25% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     70.25% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     70.25% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     70.25% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     70.25% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     70.25% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     70.25% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     70.25% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     70.25% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     70.25% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     70.25% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     70.25% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     70.25% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     70.25% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     70.25% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     70.25% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     70.25% # Class of executed instruction
system.switch_cpus0.op_class::MemRead       125998484     24.37%     94.62% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       22827546      4.42%     99.03% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess       4989891      0.97%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         516971433                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits           128261119                       # DTB read hits
system.switch_cpus1.dtb.read_misses            315044                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses       109892387                       # DTB read accesses
system.switch_cpus1.dtb.write_hits           22971220                       # DTB write hits
system.switch_cpus1.dtb.write_misses             5034                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses       12354150                       # DTB write accesses
system.switch_cpus1.dtb.data_hits           151232339                       # DTB hits
system.switch_cpus1.dtb.data_misses            320078                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses       122246537                       # DTB accesses
system.switch_cpus1.itb.fetch_hits          448142710                       # ITB hits
system.switch_cpus1.itb.fetch_misses               20                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses      448142730                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               803758370                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts          528582763                       # Number of instructions committed
system.switch_cpus1.committedOps            528582763                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses    361842633                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses     230329310                       # Number of float alu accesses
system.switch_cpus1.num_func_calls            3288163                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts     36608861                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts           361842633                       # number of integer instructions
system.switch_cpus1.num_fp_insts            230329310                       # number of float instructions
system.switch_cpus1.num_int_register_reads    680503594                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    207714913                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads    275635655                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes    226368932                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs            151869684                       # number of memory refs
system.switch_cpus1.num_load_insts          128770788                       # Number of load instructions
system.switch_cpus1.num_store_insts          23098896                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      275199396.305034                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      528558973.694966                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.657609                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.342391                       # Percentage of idle cycles
system.switch_cpus1.Branches                 43544323                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass     24830207      4.69%      4.69% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        209057080     39.53%     44.22% # Class of executed instruction
system.switch_cpus1.op_class::IntMult          199878      0.04%     44.26% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     44.26% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       92159480     17.42%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp        1347424      0.25%     61.94% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt           7551      0.00%     61.94% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult      44025260      8.32%     70.26% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv           2514      0.00%     70.26% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     70.26% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     70.26% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     70.26% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     70.26% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     70.26% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     70.26% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     70.26% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     70.26% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     70.26% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     70.26% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     70.26% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     70.26% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     70.26% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     70.26% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     70.26% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     70.26% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     70.26% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     70.26% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     70.26% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     70.26% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     70.26% # Class of executed instruction
system.switch_cpus1.op_class::MemRead       129220805     24.43%     94.70% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite       23142548      4.38%     99.07% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess       4910094      0.93%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         528902841                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits            68829018                       # DTB read hits
system.switch_cpus2.dtb.read_misses            169594                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses        61045046                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           13424872                       # DTB write hits
system.switch_cpus2.dtb.write_misses             2810                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses        8368396                       # DTB write accesses
system.switch_cpus2.dtb.data_hits            82253890                       # DTB hits
system.switch_cpus2.dtb.data_misses            172404                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses        69413442                       # DTB accesses
system.switch_cpus2.itb.fetch_hits          250369721                       # ITB hits
system.switch_cpus2.itb.fetch_misses              147                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses      250369868                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               804264914                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts          286352949                       # Number of instructions committed
system.switch_cpus2.committedOps            286352949                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses    196383730                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses     122698441                       # Number of float alu accesses
system.switch_cpus2.num_func_calls            2360568                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts     18658983                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts           196383730                       # number of integer instructions
system.switch_cpus2.num_fp_insts            122698441                       # number of float instructions
system.switch_cpus2.num_int_register_reads    367398760                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    113850266                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads    146611596                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes    120218729                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs             82580707                       # number of memory refs
system.switch_cpus2.num_load_insts           69095258                       # Number of load instructions
system.switch_cpus2.num_store_insts          13485449                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      517744217.582706                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      286520696.417294                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.356252                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.643748                       # Percentage of idle cycles
system.switch_cpus2.Branches                 22947500                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass     14590556      5.09%      5.09% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        113253682     39.53%     44.62% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          230089      0.08%     44.70% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     44.70% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd       48855173     17.05%     61.75% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp         716577      0.25%     62.00% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt           5580      0.00%     62.00% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult      23504474      8.20%     70.21% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv           5656      0.00%     70.21% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     70.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     70.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     70.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     70.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     70.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     70.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     70.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     70.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     70.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     70.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     70.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     70.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     70.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     70.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     70.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     70.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     70.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     70.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     70.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     70.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     70.21% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        69319587     24.19%     94.40% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       13506785      4.71%     99.11% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess       2537194      0.89%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         286525353                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits           184507125                       # DTB read hits
system.switch_cpus3.dtb.read_misses            488292                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses       164491302                       # DTB read accesses
system.switch_cpus3.dtb.write_hits           31961930                       # DTB write hits
system.switch_cpus3.dtb.write_misses             7192                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses       19043068                       # DTB write accesses
system.switch_cpus3.dtb.data_hits           216469055                       # DTB hits
system.switch_cpus3.dtb.data_misses            495484                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses       183534370                       # DTB accesses
system.switch_cpus3.itb.fetch_hits          669676788                       # ITB hits
system.switch_cpus3.itb.fetch_misses               64                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses      669676852                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               804158240                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts          762730214                       # Number of instructions committed
system.switch_cpus3.committedOps            762730214                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses    514140139                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses     343019072                       # Number of float alu accesses
system.switch_cpus3.num_func_calls            4252448                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts     50214958                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts           514140139                       # number of integer instructions
system.switch_cpus3.num_fp_insts            343019072                       # number of float instructions
system.switch_cpus3.num_int_register_reads    980516769                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes    291456992                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads    410855236                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes    337398516                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs            217340996                       # number of memory refs
system.switch_cpus3.num_load_insts          185233641                       # Number of load instructions
system.switch_cpus3.num_store_insts          32107355                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      41039367.873121                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      763118872.126879                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.948966                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.051034                       # Percentage of idle cycles
system.switch_cpus3.Branches                 59545577                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass     37403764      4.90%      4.90% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        295182441     38.68%     43.58% # Class of executed instruction
system.switch_cpus3.op_class::IntMult          293305      0.04%     43.61% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     43.61% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd      137489514     18.01%     61.63% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp        2005382      0.26%     61.89% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt          61051      0.01%     61.90% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult      65690758      8.61%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv          40815      0.01%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::MemRead       185794064     24.34%     94.86% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite       32172018      4.22%     99.07% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess       7092586      0.93%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         763225698                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests     57132485                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     25488254                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests     11199714                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops        9266598                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops      8517029                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       749569                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                609                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          27844664                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq            105511                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp           105511                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1674884                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       565728                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        18275251                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq         2133665                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        541690                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        2675355                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           857490                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          857490                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3850394                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     23993661                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      2203471                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     18252806                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      2150295                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     19368594                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      1160746                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      9498106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side      2752004                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     28095881                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              83481903                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     74491776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    414306180                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     72747520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    431385128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     39961088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    216319492                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side     95431424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    636498120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1981140728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        15426693                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         72665298                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.501958                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.814887                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               47286748     65.07%     65.07% # Request fanout histogram
system.tol2bus.snoop_fanout::1               17989975     24.76%     89.83% # Request fanout histogram
system.tol2bus.snoop_fanout::2                3919871      5.39%     95.23% # Request fanout histogram
system.tol2bus.snoop_fanout::3                3229594      4.44%     99.67% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 239110      0.33%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           72665298                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000440                       # Number of seconds simulated
sim_ticks                                   440176000                       # Number of ticks simulated
final_tick                               2665243045500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                             2682550648                       # Simulator instruction rate (inst/s)
host_op_rate                               2682503536                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              532986670                       # Simulator tick rate (ticks/s)
host_mem_usage                                 757912                       # Number of bytes of host memory used
host_seconds                                     0.83                       # Real time elapsed on the host
sim_insts                                  2215355556                       # Number of instructions simulated
sim_ops                                    2215355556                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       138048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       642432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst         2688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data         2048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       193216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data       344768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        45376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        98944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1467520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       138048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       193216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        45376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        379328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       498048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          498048                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         2157                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data        10038                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst           42                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data           32                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         3019                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data         5387                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          709                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         1546                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               22930                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          7782                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               7782                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst    313620007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data   1459488932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      6106648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data      4652684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst    438951692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    783250336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst    103086038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    224782814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3333939152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst    313620007                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      6106648                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst    438951692                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst    103086038                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        861764385                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1131474683                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1131474683                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1131474683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst    313620007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data   1459488932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      6106648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data      4652684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst    438951692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    783250336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst    103086038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    224782814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4465413834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      1910                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     544     45.45%     45.45% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     92      7.69%     53.13% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.08%     53.22% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.08%     53.30% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    559     46.70%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                1197                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      542     46.05%     46.05% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      92      7.82%     53.87% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.08%     53.95% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.08%     54.04% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     541     45.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 1177                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              1120507000     95.01%     95.01% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                6900000      0.59%     95.60% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                  49000      0.00%     95.60% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 112000      0.01%     95.61% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               51735000      4.39%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          1179303000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.996324                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.967800                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.983292                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    12                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    3      0.25%      0.25% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   53      4.48%      4.74% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  910     76.99%     81.73% # number of callpals executed
system.cpu0.kern.callpal::rdps                      5      0.42%     82.15% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.08%     82.23% # number of callpals executed
system.cpu0.kern.callpal::rti                     193     16.33%     98.56% # number of callpals executed
system.cpu0.kern.callpal::callsys                  15      1.27%     99.83% # number of callpals executed
system.cpu0.kern.callpal::imb                       2      0.17%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  1182                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              245                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 96                      
system.cpu0.kern.mode_good::user                   97                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.391837                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.564327                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel        2340196000     96.87%     96.87% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            75501500      3.13%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements            12728                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          474.186465                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             989874                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            13240                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            74.763897                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   474.186465                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.926145                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.926145                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          453                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           433013                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          433013                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       100008                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         100008                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        93451                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         93451                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1781                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1781                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1827                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1827                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       193459                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          193459                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       193459                       # number of overall hits
system.cpu0.dcache.overall_hits::total         193459                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         5863                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         5863                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         6916                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         6916                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          179                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          179                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           33                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           33                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        12779                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         12779                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        12779                       # number of overall misses
system.cpu0.dcache.overall_misses::total        12779                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       105871                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       105871                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       100367                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       100367                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1960                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1960                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1860                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1860                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       206238                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       206238                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       206238                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       206238                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.055379                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.055379                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.068907                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.068907                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.091327                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.091327                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.017742                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.017742                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.061962                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.061962                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.061962                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.061962                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8051                       # number of writebacks
system.cpu0.dcache.writebacks::total             8051                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             4610                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.896398                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          124360935                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             5121                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         24284.502050                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.896398                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999798                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999798                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          149                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          315                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          1162069                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         1162069                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       574118                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         574118                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       574118                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          574118                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       574118                       # number of overall hits
system.cpu0.icache.overall_hits::total         574118                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         4611                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         4611                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         4611                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          4611                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         4611                       # number of overall misses
system.cpu0.icache.overall_misses::total         4611                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       578729                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       578729                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       578729                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       578729                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       578729                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       578729                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.007967                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.007967                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.007967                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.007967                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.007967                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.007967                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         4610                       # number of writebacks
system.cpu0.icache.writebacks::total             4610                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                        31                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                      10     34.48%     34.48% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      3.45%     37.93% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      3.45%     41.38% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                     17     58.62%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                  29                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                       10     47.62%     47.62% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      4.76%     52.38% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      4.76%     57.14% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                       9     42.86%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                   21                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               975948500     99.90%     99.90% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                  49000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.02%     99.93% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                 720500      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           976882500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.529412                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.724138                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::swpipl                   25     86.21%     86.21% # number of callpals executed
system.cpu1.kern.callpal::rdps                      2      6.90%     93.10% # number of callpals executed
system.cpu1.kern.callpal::rti                       2      6.90%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                    29                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  2                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements               32                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          415.143539                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1111988                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              437                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs          2544.594966                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   415.143539                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.810827                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.810827                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          368                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses             1753                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses            1753                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data          491                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total            491                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data          285                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           285                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data            6                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            6                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data            8                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            8                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data          776                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total             776                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data          776                       # number of overall hits
system.cpu1.dcache.overall_hits::total            776                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data           40                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data            9                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total            9                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data            7                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data            5                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data           49                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data           49                       # number of overall misses
system.cpu1.dcache.overall_misses::total           49                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data          531                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total          531                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data          294                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          294                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data           13                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           13                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data          825                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total          825                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data          825                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total          825                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.075330                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.075330                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.030612                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.030612                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.538462                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.538462                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.384615                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.384615                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.059394                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.059394                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.059394                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.059394                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks            8                       # number of writebacks
system.cpu1.dcache.writebacks::total                8                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements               54                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          129356986                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              566                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         228545.911661                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           54                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          232                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          226                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             5246                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            5246                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst         2542                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           2542                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst         2542                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            2542                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst         2542                       # number of overall hits
system.cpu1.icache.overall_hits::total           2542                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           54                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           54                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           54                       # number of overall misses
system.cpu1.icache.overall_misses::total           54                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst         2596                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         2596                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst         2596                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         2596                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst         2596                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         2596                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.020801                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.020801                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.020801                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.020801                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.020801                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.020801                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks           54                       # number of writebacks
system.cpu1.icache.writebacks::total               54                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      1253                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                     317     45.61%     45.61% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      1      0.14%     45.76% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.14%     45.90% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                    376     54.10%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                 695                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                      317     49.92%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       1      0.16%     50.08% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.16%     50.24% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                     316     49.76%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                  635                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               208144000     87.70%     87.70% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                  49000      0.02%     87.72% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.07%     87.79% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31               28981500     12.21%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           237339000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.840426                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.913669                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1     11.11%     11.11% # number of syscalls executed
system.cpu2.kern.syscall::3                         1     11.11%     22.22% # number of syscalls executed
system.cpu2.kern.syscall::4                         4     44.44%     66.67% # number of syscalls executed
system.cpu2.kern.syscall::19                        1     11.11%     77.78% # number of syscalls executed
system.cpu2.kern.syscall::54                        1     11.11%     88.89% # number of syscalls executed
system.cpu2.kern.syscall::71                        1     11.11%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                     9                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    1      0.13%      0.13% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   16      2.09%      2.22% # number of callpals executed
system.cpu2.kern.callpal::tbi                       2      0.26%      2.48% # number of callpals executed
system.cpu2.kern.callpal::swpipl                  659     85.92%     88.40% # number of callpals executed
system.cpu2.kern.callpal::rdps                      2      0.26%     88.66% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.13%     88.79% # number of callpals executed
system.cpu2.kern.callpal::rti                      34      4.43%     93.22% # number of callpals executed
system.cpu2.kern.callpal::callsys                  18      2.35%     95.57% # number of callpals executed
system.cpu2.kern.callpal::imb                       5      0.65%     96.22% # number of callpals executed
system.cpu2.kern.callpal::rdunique                 29      3.78%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                   767                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel               51                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                 32                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                 33                      
system.cpu2.kern.mode_good::user                   32                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.647059                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.783133                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel         118397500     71.89%     71.89% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user            46286500     28.11%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      16                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements             7232                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          503.113608                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             142068                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             7727                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            18.385920                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   503.113608                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.982644                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.982644                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          495                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          495                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.966797                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           219044                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          219044                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        57384                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          57384                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        39171                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         39171                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          910                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          910                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1055                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1055                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data        96555                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total           96555                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data        96555                       # number of overall hits
system.cpu2.dcache.overall_hits::total          96555                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         4723                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         4723                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         2427                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2427                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          179                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          179                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           31                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           31                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         7150                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          7150                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         7150                       # number of overall misses
system.cpu2.dcache.overall_misses::total         7150                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        62107                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        62107                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        41598                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        41598                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1089                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1089                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1086                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1086                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       103705                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       103705                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       103705                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       103705                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.076046                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.076046                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.058344                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.058344                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.164371                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.164371                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.028545                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.028545                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.068946                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.068946                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.068946                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.068946                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         3775                       # number of writebacks
system.cpu2.dcache.writebacks::total             3775                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements             4729                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.891847                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             342229                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5241                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            65.298416                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.891847                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999789                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999789                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           670450                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          670450                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       328124                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         328124                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       328124                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          328124                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       328124                       # number of overall hits
system.cpu2.icache.overall_hits::total         328124                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst         4734                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         4734                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst         4734                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          4734                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst         4734                       # number of overall misses
system.cpu2.icache.overall_misses::total         4734                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       332858                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       332858                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       332858                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       332858                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       332858                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       332858                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.014222                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.014222                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.014222                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.014222                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.014222                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.014222                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks         4729                       # number of writebacks
system.cpu2.icache.writebacks::total             4729                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                       837                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     114     45.78%     45.78% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      1      0.40%     46.18% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      1.20%     47.39% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    131     52.61%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 249                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      114     49.35%     49.35% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       1      0.43%     49.78% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      1.30%     51.08% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     113     48.92%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  231                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               767569000     98.97%     98.97% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                  49000      0.01%     98.97% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 351500      0.05%     99.02% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                7601500      0.98%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           775571000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.862595                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.927711                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     3                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    1      0.31%      0.31% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   58     17.90%     18.21% # number of callpals executed
system.cpu3.kern.callpal::tbi                       5      1.54%     19.75% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  176     54.32%     74.07% # number of callpals executed
system.cpu3.kern.callpal::rdps                      3      0.93%     75.00% # number of callpals executed
system.cpu3.kern.callpal::rti                      70     21.60%     96.60% # number of callpals executed
system.cpu3.kern.callpal::callsys                   9      2.78%     99.38% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.62%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   324                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              128                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 67                      
system.cpu3.kern.mode_good::user                   67                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.523438                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.687179                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel         742366000     98.91%     98.91% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user             8194500      1.09%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements             2176                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          418.998143                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             181855                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             2520                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            72.164683                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   418.998143                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.818356                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.818356                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          344                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          340                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.671875                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            81714                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           81714                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        23166                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          23166                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        13190                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         13190                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          486                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          486                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          510                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          510                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        36356                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           36356                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        36356                       # number of overall hits
system.cpu3.dcache.overall_hits::total          36356                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1593                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1593                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          695                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          695                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           47                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           47                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           21                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           21                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2288                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2288                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2288                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2288                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        24759                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        24759                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        13885                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        13885                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          533                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          533                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          531                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          531                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        38644                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        38644                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        38644                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        38644                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.064340                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.064340                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.050054                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.050054                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.088180                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.088180                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.039548                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.039548                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.059207                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.059207                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.059207                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.059207                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          977                       # number of writebacks
system.cpu3.dcache.writebacks::total              977                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1420                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           57773404                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1932                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         29903.418219                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          474                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           33                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           284120                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          284120                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       139930                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         139930                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       139930                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          139930                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       139930                       # number of overall hits
system.cpu3.icache.overall_hits::total         139930                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         1420                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1420                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         1420                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1420                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         1420                       # number of overall misses
system.cpu3.icache.overall_misses::total         1420                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       141350                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       141350                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       141350                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       141350                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       141350                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       141350                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.010046                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.010046                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.010046                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.010046                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.010046                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.010046                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         1420                       # number of writebacks
system.cpu3.icache.writebacks::total             1420                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  552                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 552                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 386                       # Transaction distribution
system.iobus.trans_dist::WriteResp                386                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          212                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          736                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          928                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1876                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1876                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          848                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1012                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          464                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2324                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2324                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     26954                       # number of replacements
system.l2.tags.tagsinuse                  4017.635185                       # Cycle average of tags in use
system.l2.tags.total_refs                       38197                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     30993                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.232440                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1475.123481                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   227.438817                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   421.915992                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst     6.124701                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data    45.389962                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   700.051302                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   895.563564                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   101.825344                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   144.202022                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.360138                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.055527                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.103007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.001495                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.011082                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.170911                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.218643                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.024860                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.035206                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.980868                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4039                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          815                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1646                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1492                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           86                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.986084                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    529808                       # Number of tag accesses
system.l2.tags.data_accesses                   529808                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        12811                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12811                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         7996                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             7996                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   16                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data          507                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data          310                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           80                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   897                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst         2454                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst           12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst         1715                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst          711                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4892                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data         2103                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data           13                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data         1462                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data          592                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4170                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst         2454                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         2610                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst           12                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data           13                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst         1715                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         1772                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst          711                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          672                       # number of demand (read+write) hits
system.l2.demand_hits::total                     9959                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         2454                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         2610                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst           12                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data           13                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst         1715                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         1772                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst          711                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          672                       # number of overall hits
system.l2.overall_hits::total                    9959                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data           17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 58                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               12                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         6223                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         2053                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          575                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8854                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         2157                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst           42                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst         3019                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst          709                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             5927                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         3816                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data           29                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data         3340                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data          971                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            8156                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         2157                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        10039                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data           32                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         3019                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         5393                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          709                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1546                       # number of demand (read+write) misses
system.l2.demand_misses::total                  22937                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         2157                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        10039                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data           32                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         3019                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         5393                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          709                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1546                       # number of overall misses
system.l2.overall_misses::total                 22937                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        12811                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12811                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         7996                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         7996                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           23                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               74                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         6730                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data         2363                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          655                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9751                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         4611                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst           54                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst         4734                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         1420                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          10819                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data         5919                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data           42                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data         4802                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data         1563                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         12326                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         4611                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        12649                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           54                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst         4734                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         7165                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         1420                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         2218                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                32896                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         4611                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        12649                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           54                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst         4734                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         7165                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         1420                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         2218                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               32896                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.739130                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.838710                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.733333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.783784                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.714286                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.924666                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.868811                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.877863                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.908009                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.467794                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.777778                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.637727                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.499296                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.547833                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.644703                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.690476                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.695544                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.621241                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.661691                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.467794                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.793660                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.777778                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.711111                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.637727                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.752687                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.499296                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.697024                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.697258                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.467794                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.793660                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.777778                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.711111                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.637727                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.752687                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.499296                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.697024                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.697258                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 7782                       # number of writebacks
system.l2.writebacks::total                      7782                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 552                       # Transaction distribution
system.membus.trans_dist::ReadResp              14635                       # Transaction distribution
system.membus.trans_dist::WriteReq                386                       # Transaction distribution
system.membus.trans_dist::WriteResp               386                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         7782                       # Transaction distribution
system.membus.trans_dist::CleanEvict            12819                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              139                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             86                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              77                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8995                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8847                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         14083                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1876                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        66911                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        68787                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  68787                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         2324                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1965568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1967892                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1967892                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             44842                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   44842    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               44842                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              107731                       # DTB read hits
system.switch_cpus0.dtb.read_misses               371                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           34049                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             102631                       # DTB write hits
system.switch_cpus0.dtb.write_misses              106                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              210362                       # DTB hits
system.switch_cpus0.dtb.data_misses               477                       # DTB misses
system.switch_cpus0.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           49565                       # DTB accesses
system.switch_cpus0.itb.fetch_hits             175590                       # ITB hits
system.switch_cpus0.itb.fetch_misses              152                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses         175742                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 2359001                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             578247                       # Number of instructions committed
system.switch_cpus0.committedOps               578247                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       556251                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              20133                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        55378                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              556251                       # number of integer instructions
system.switch_cpus0.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus0.num_int_register_reads       780039                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       389589                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               211660                       # number of memory refs
system.switch_cpus0.num_load_insts             108754                       # Number of load instructions
system.switch_cpus0.num_store_insts            102906                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      807833.077971                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      1551167.922029                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.657553                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.342447                       # Percentage of idle cycles
system.switch_cpus0.Branches                    80047                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass        10290      1.78%      1.78% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           337714     58.35%     60.13% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             618      0.11%     60.24% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     60.24% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd           1172      0.20%     60.44% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     60.44% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     60.44% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     60.44% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv            227      0.04%     60.48% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     60.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     60.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     60.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     60.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     60.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     60.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     60.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     60.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     60.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     60.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     60.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     60.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     60.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     60.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     60.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     60.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     60.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     60.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     60.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     60.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     60.48% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          113107     19.54%     80.03% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         102975     17.79%     97.82% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         12626      2.18%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            578729                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits                 544                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_hits                309                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.data_hits                 853                       # DTB hits
system.switch_cpus1.dtb.data_misses                 0                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.fetch_hits                391                       # ITB hits
system.switch_cpus1.itb.fetch_misses                0                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses            391                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                 1953767                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts               2596                       # Number of instructions committed
system.switch_cpus1.committedOps                 2596                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses         2472                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_func_calls                102                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts          182                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts                2472                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_int_register_reads         3365                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes         1968                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                  855                       # number of memory refs
system.switch_cpus1.num_load_insts                544                       # Number of load instructions
system.switch_cpus1.num_store_insts               311                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      1948010.130490                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles       5756.869510                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.002947                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.997053                       # Percentage of idle cycles
system.switch_cpus1.Branches                      338                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass           11      0.42%      0.42% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu             1563     60.21%     60.63% # Class of executed instruction
system.switch_cpus1.op_class::IntMult               7      0.27%     60.90% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     60.90% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0      0.00%     60.90% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     60.90% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     60.90% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     60.90% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     60.90% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     60.90% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     60.90% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     60.90% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     60.90% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     60.90% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     60.90% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     60.90% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     60.90% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     60.90% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     60.90% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     60.90% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     60.90% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     60.90% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     60.90% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     60.90% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     60.90% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     60.90% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     60.90% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     60.90% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     60.90% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     60.90% # Class of executed instruction
system.switch_cpus1.op_class::MemRead             570     21.96%     82.86% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite            311     11.98%     94.84% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess           134      5.16%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total              2596                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits               63011                       # DTB read hits
system.switch_cpus2.dtb.read_misses               221                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses           18880                       # DTB read accesses
system.switch_cpus2.dtb.write_hits              42672                       # DTB write hits
system.switch_cpus2.dtb.write_misses               22                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses          10595                       # DTB write accesses
system.switch_cpus2.dtb.data_hits              105683                       # DTB hits
system.switch_cpus2.dtb.data_misses               243                       # DTB misses
system.switch_cpus2.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus2.dtb.data_accesses           29475                       # DTB accesses
system.switch_cpus2.itb.fetch_hits              99643                       # ITB hits
system.switch_cpus2.itb.fetch_misses              229                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses          99872                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                  474015                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts             332603                       # Number of instructions committed
system.switch_cpus2.committedOps               332603                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses       321088                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses           760                       # Number of float alu accesses
system.switch_cpus2.num_func_calls               8142                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts        42863                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts              321088                       # number of integer instructions
system.switch_cpus2.num_fp_insts                  760                       # number of float instructions
system.switch_cpus2.num_int_register_reads       434051                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes       232511                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads          441                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes          383                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs               106174                       # number of memory refs
system.switch_cpus2.num_load_insts              63417                       # Number of load instructions
system.switch_cpus2.num_store_insts             42757                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      294669.367893                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      179345.632107                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.378354                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.621646                       # Percentage of idle cycles
system.switch_cpus2.Branches                    53737                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass         5717      1.72%      1.72% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu           211431     63.52%     65.24% # Class of executed instruction
system.switch_cpus2.op_class::IntMult             354      0.11%     65.34% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     65.34% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd            112      0.03%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              1      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              2      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             1      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv             15      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::MemRead           65228     19.60%     84.98% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite          43044     12.93%     97.91% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess          6953      2.09%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total            332858                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               24744                       # DTB read hits
system.switch_cpus3.dtb.read_misses               329                       # DTB read misses
system.switch_cpus3.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses            1826                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              14313                       # DTB write hits
system.switch_cpus3.dtb.write_misses               35                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses            872                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               39057                       # DTB hits
system.switch_cpus3.dtb.data_misses               364                       # DTB misses
system.switch_cpus3.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus3.dtb.data_accesses            2698                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              23706                       # ITB hits
system.switch_cpus3.itb.fetch_misses              125                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          23831                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                 1551085                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             140965                       # Number of instructions committed
system.switch_cpus3.committedOps               140965                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       135484                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           296                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               2853                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        16546                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              135484                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  296                       # number of float instructions
system.switch_cpus3.num_int_register_reads       180154                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       103462                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                40168                       # number of memory refs
system.switch_cpus3.num_load_insts              25633                       # Number of load instructions
system.switch_cpus3.num_store_insts             14535                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1301826.639002                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      249258.360998                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.160699                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.839301                       # Percentage of idle cycles
system.switch_cpus3.Branches                    20498                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         2831      2.00%      2.00% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu            90544     64.06%     66.06% # Class of executed instruction
system.switch_cpus3.op_class::IntMult              95      0.07%     66.13% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     66.13% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             24      0.02%     66.14% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     66.14% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     66.14% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     66.14% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              3      0.00%     66.15% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     66.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     66.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     66.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     66.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     66.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     66.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     66.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     66.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     66.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     66.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     66.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     66.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     66.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     66.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     66.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     66.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     66.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     66.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     66.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     66.15% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     66.15% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           26725     18.91%     85.05% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          14545     10.29%     95.34% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          6583      4.66%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            141350                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        66568                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        31097                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         6733                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           9901                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         8229                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1672                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                552                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             24002                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               386                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              386                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12811                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         7996                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7835                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             148                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            90                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            238                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9899                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9899                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         10819                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        12631                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        12397                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        39816                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          150                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          152                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        13500                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        21419                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         3587                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         6671                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 97692                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       498304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1342922                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         6144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side         3792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       561024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       707802                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       138688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       209632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3468308                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           26954                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            94460                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.309115                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.721994                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  75351     79.77%     79.77% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  13048     13.81%     93.58% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2446      2.59%     96.17% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   3201      3.39%     99.56% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    414      0.44%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              94460                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
