	component testbench_ls is
		port (
			clk_200_out_clk_clk                                     : out   std_logic;                                         -- clk
			clk_50_clk                                              : in    std_logic                      := 'X';             -- clk
			ctrl_sig_export                                         : out   std_logic_vector(3 downto 0);                      -- export
			ddr2_ram_status_local_init_done                         : out   std_logic;                                         -- local_init_done
			ddr2_ram_status_local_cal_success                       : out   std_logic;                                         -- local_cal_success
			ddr2_ram_status_local_cal_fail                          : out   std_logic;                                         -- local_cal_fail
			dma_fifo_subsystem_2_fifo_stream_conduit_end_fifo_data  : out   std_logic_vector(255 downto 0);                    -- fifo_data
			dma_fifo_subsystem_2_fifo_stream_conduit_end_fifo_write : out   std_logic;                                         -- fifo_write
			dma_fifo_subsystem_2_fifo_stream_conduit_end_fifo_send  : out   std_logic;                                         -- fifo_send
			dma_fifo_subsystem_3_fifo_stream_conduit_end_fifo_data  : out   std_logic_vector(255 downto 0);                    -- fifo_data
			dma_fifo_subsystem_3_fifo_stream_conduit_end_fifo_write : out   std_logic;                                         -- fifo_write
			dma_fifo_subsystem_3_fifo_stream_conduit_end_fifo_send  : out   std_logic;                                         -- fifo_send
			dma_fifo_subsystem_4_fifo_stream_conduit_end_fifo_data  : out   std_logic_vector(255 downto 0);                    -- fifo_data
			dma_fifo_subsystem_4_fifo_stream_conduit_end_fifo_write : out   std_logic;                                         -- fifo_write
			dma_fifo_subsystem_4_fifo_stream_conduit_end_fifo_send  : out   std_logic;                                         -- fifo_send
			fifo_stream_fifo_data                                   : out   std_logic_vector(255 downto 0);                    -- fifo_data
			fifo_stream_fifo_write                                  : out   std_logic;                                         -- fifo_write
			fifo_stream_fifo_send                                   : out   std_logic;                                         -- fifo_send
			fifo_stream_1_fifo_data                                 : out   std_logic_vector(255 downto 0);                    -- fifo_data
			fifo_stream_1_fifo_write                                : out   std_logic;                                         -- fifo_write
			fifo_stream_1_fifo_send                                 : out   std_logic;                                         -- fifo_send
			from_fifo_fifo_data                                     : in    std_logic_vector(63 downto 0)  := (others => 'X'); -- fifo_data
			from_fifo_fifo_read                                     : out   std_logic;                                         -- fifo_read
			from_fifo_fifo_empty                                    : in    std_logic                      := 'X';             -- fifo_empty
			from_fifo_fifo_full                                     : in    std_logic                      := 'X';             -- fifo_full
			input_io_0_external_connection_export                   : in    std_logic_vector(15 downto 0)  := (others => 'X'); -- export
			input_io_1_external_connection_export                   : in    std_logic_vector(15 downto 0)  := (others => 'X'); -- export
			input_io_2_external_connection_export                   : in    std_logic_vector(15 downto 0)  := (others => 'X'); -- export
			input_io_3_external_connection_export                   : in    std_logic_vector(15 downto 0)  := (others => 'X'); -- export
			input_io_4_external_connection_export                   : in    std_logic_vector(15 downto 0)  := (others => 'X'); -- export
			input_io_5_external_connection_export                   : in    std_logic_vector(7 downto 0)   := (others => 'X'); -- export
			input_io_external_connection_export                     : in    std_logic_vector(15 downto 0)  := (others => 'X'); -- export
			memory_mem_a                                            : out   std_logic_vector(13 downto 0);                     -- mem_a
			memory_mem_ba                                           : out   std_logic_vector(2 downto 0);                      -- mem_ba
			memory_mem_ck                                           : out   std_logic_vector(1 downto 0);                      -- mem_ck
			memory_mem_ck_n                                         : out   std_logic_vector(1 downto 0);                      -- mem_ck_n
			memory_mem_cke                                          : out   std_logic_vector(0 downto 0);                      -- mem_cke
			memory_mem_cs_n                                         : out   std_logic_vector(0 downto 0);                      -- mem_cs_n
			memory_mem_dm                                           : out   std_logic_vector(7 downto 0);                      -- mem_dm
			memory_mem_ras_n                                        : out   std_logic_vector(0 downto 0);                      -- mem_ras_n
			memory_mem_cas_n                                        : out   std_logic_vector(0 downto 0);                      -- mem_cas_n
			memory_mem_we_n                                         : out   std_logic_vector(0 downto 0);                      -- mem_we_n
			memory_mem_dq                                           : inout std_logic_vector(63 downto 0)  := (others => 'X'); -- mem_dq
			memory_mem_dqs                                          : inout std_logic_vector(7 downto 0)   := (others => 'X'); -- mem_dqs
			memory_mem_dqs_n                                        : inout std_logic_vector(7 downto 0)   := (others => 'X'); -- mem_dqs_n
			memory_mem_odt                                          : out   std_logic_vector(0 downto 0);                      -- mem_odt
			memory_1_mem_a                                          : out   std_logic_vector(13 downto 0);                     -- mem_a
			memory_1_mem_ba                                         : out   std_logic_vector(2 downto 0);                      -- mem_ba
			memory_1_mem_ck                                         : out   std_logic_vector(1 downto 0);                      -- mem_ck
			memory_1_mem_ck_n                                       : out   std_logic_vector(1 downto 0);                      -- mem_ck_n
			memory_1_mem_cke                                        : out   std_logic_vector(0 downto 0);                      -- mem_cke
			memory_1_mem_cs_n                                       : out   std_logic_vector(0 downto 0);                      -- mem_cs_n
			memory_1_mem_dm                                         : out   std_logic_vector(7 downto 0);                      -- mem_dm
			memory_1_mem_ras_n                                      : out   std_logic_vector(0 downto 0);                      -- mem_ras_n
			memory_1_mem_cas_n                                      : out   std_logic_vector(0 downto 0);                      -- mem_cas_n
			memory_1_mem_we_n                                       : out   std_logic_vector(0 downto 0);                      -- mem_we_n
			memory_1_mem_dq                                         : inout std_logic_vector(63 downto 0)  := (others => 'X'); -- mem_dq
			memory_1_mem_dqs                                        : inout std_logic_vector(7 downto 0)   := (others => 'X'); -- mem_dqs
			memory_1_mem_dqs_n                                      : inout std_logic_vector(7 downto 0)   := (others => 'X'); -- mem_dqs_n
			memory_1_mem_odt                                        : out   std_logic_vector(0 downto 0);                      -- mem_odt
			oct_rdn                                                 : in    std_logic                      := 'X';             -- rdn
			oct_rup                                                 : in    std_logic                      := 'X';             -- rup
			oct_1_rdn                                               : in    std_logic                      := 'X';             -- rdn
			oct_1_rup                                               : in    std_logic                      := 'X';             -- rup
			pilot_sig_external_connection_export                    : in    std_logic_vector(7 downto 0)   := (others => 'X'); -- export
			reset_reset_n                                           : in    std_logic                      := 'X'              -- reset_n
		);
	end component testbench_ls;

