INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.ip_user_files/bd/Zynq_Design/ip/Zynq_Design_processing_system7_0_0/sim/Zynq_Design_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Zynq_Design_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.ip_user_files/bd/Zynq_Design/ip/Zynq_Design_xlslice_0_0/sim/Zynq_Design_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Zynq_Design_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.ip_user_files/bd/Zynq_Design/ip/Zynq_Design_UART_V1_9_0_0/src/TOP_BD_fifo_generator_0_0/sim/TOP_BD_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_BD_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.ip_user_files/bd/Zynq_Design/ip/Zynq_Design_UART_V1_9_0_0/src/TOP_BD_fifo_generator_0_1/sim/TOP_BD_fifo_generator_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_BD_fifo_generator_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.ip_user_files/bd/Zynq_Design/ip/Zynq_Design_xlslice_0_1/sim/Zynq_Design_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Zynq_Design_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.ip_user_files/bd/Zynq_Design/ip/Zynq_Design_xlslice_0_2/sim/Zynq_Design_xlslice_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Zynq_Design_xlslice_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.ip_user_files/bd/Zynq_Design/ip/Zynq_Design_xlslice_1_0/sim/Zynq_Design_xlslice_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Zynq_Design_xlslice_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.ip_user_files/bd/Zynq_Design/ip/Zynq_Design_xlslice_2_0/sim/Zynq_Design_xlslice_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Zynq_Design_xlslice_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.ip_user_files/bd/Zynq_Design/ip/Zynq_Design_system_ila_0_0/bd_0/ip/ip_1/bd_8632_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_8632_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.ip_user_files/bd/Zynq_Design/ip/Zynq_Design_system_ila_0_0/bd_0/ip/ip_1/sim/bd_8632_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_8632_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.ip_user_files/bd/Zynq_Design/ip/Zynq_Design_system_ila_0_0/bd_0/ip/ip_2/sim/bd_8632_slot_0_aw_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_8632_slot_0_aw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.ip_user_files/bd/Zynq_Design/ip/Zynq_Design_system_ila_0_0/bd_0/ip/ip_3/sim/bd_8632_slot_0_w_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_8632_slot_0_w_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.ip_user_files/bd/Zynq_Design/ip/Zynq_Design_system_ila_0_0/bd_0/ip/ip_4/sim/bd_8632_slot_0_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_8632_slot_0_b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.ip_user_files/bd/Zynq_Design/ip/Zynq_Design_system_ila_0_0/bd_0/ip/ip_5/sim/bd_8632_slot_0_ar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_8632_slot_0_ar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.ip_user_files/bd/Zynq_Design/ip/Zynq_Design_system_ila_0_0/bd_0/ip/ip_6/sim/bd_8632_slot_0_r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_8632_slot_0_r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.ip_user_files/bd/Zynq_Design/ip/Zynq_Design_xlconcat_0_0/sim/Zynq_Design_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Zynq_Design_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.ip_user_files/bd/Zynq_Design/ip/Zynq_Design_xlslice_0_3/sim/Zynq_Design_xlslice_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Zynq_Design_xlslice_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.ip_user_files/bd/Zynq_Design/ip/Zynq_Design_xlslice_0_4/sim/Zynq_Design_xlslice_0_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Zynq_Design_xlslice_0_4
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.ip_user_files/bd/Zynq_Design/ip/Zynq_Design_xbar_0/sim/Zynq_Design_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Zynq_Design_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.ip_user_files/bd/Zynq_Design/ip/Zynq_Design_fifo_generator_0_0/sim/Zynq_Design_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Zynq_Design_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.ip_user_files/bd/Zynq_Design/ip/Zynq_Design_xlslice_0_5/sim/Zynq_Design_xlslice_0_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Zynq_Design_xlslice_0_5
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.ip_user_files/bd/Zynq_Design/ip/Zynq_Design_xlconcat_0_1/sim/Zynq_Design_xlconcat_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Zynq_Design_xlconcat_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.ip_user_files/bd/Zynq_Design/ip/Zynq_Design_xlslice_0_6/sim/Zynq_Design_xlslice_0_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Zynq_Design_xlslice_0_6
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.ip_user_files/bd/Zynq_Design/ip/Zynq_Design_xlslice_1_1/sim/Zynq_Design_xlslice_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Zynq_Design_xlslice_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.ip_user_files/bd/Zynq_Design/ip/Zynq_Design_auto_pc_0/sim/Zynq_Design_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Zynq_Design_auto_pc_0
INFO: [VRFC 10-163] Analyzing VHDL file "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.srcs/sources_1/new/Microphone_Driver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Microphone_Driver'
INFO: [VRFC 10-163] Analyzing VHDL file "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.srcs/sources_1/new/Microphone_Controller_Timer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Microphone_Controller_Timer'
INFO: [VRFC 10-163] Analyzing VHDL file "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.ip_user_files/bd/Zynq_Design/ip/Zynq_Design_system_ila_0_0/bd_0/sim/bd_8632.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_8632'
INFO: [VRFC 10-163] Analyzing VHDL file "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.ip_user_files/bd/Zynq_Design/ip/Zynq_Design_system_ila_0_0/bd_0/ip/ip_0/sim/bd_8632_ila_lib_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_8632_ila_lib_0'
INFO: [VRFC 10-163] Analyzing VHDL file "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.ip_user_files/bd/Zynq_Design/ip/Zynq_Design_Microphone_Driver_0_0/sim/Zynq_Design_Microphone_Driver_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Zynq_Design_Microphone_Driver_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.ip_user_files/bd/Zynq_Design/ip/Zynq_Design_Microphone_Controlle_0_0/sim/Zynq_Design_Microphone_Controlle_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Zynq_Design_Microphone_Controlle_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.ip_user_files/bd/Zynq_Design/sim/Zynq_Design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LED_imp_1HIOZQI'
INFO: [VRFC 10-3107] analyzing entity 'MEMS_Microphone_imp_5MCUJ0'
INFO: [VRFC 10-3107] analyzing entity 'PS_imp_1JHYKHF'
INFO: [VRFC 10-3107] analyzing entity 'SSD_Controller_imp_7PZX22'
INFO: [VRFC 10-3107] analyzing entity 'UART_imp_2MWFNC'
INFO: [VRFC 10-3107] analyzing entity 'debugger_imp_1QXV2S6'
INFO: [VRFC 10-3107] analyzing entity 'm00_couplers_imp_1GHGV4D'
INFO: [VRFC 10-3107] analyzing entity 'm01_couplers_imp_9P48IB'
INFO: [VRFC 10-3107] analyzing entity 's00_couplers_imp_MIOAL9'
INFO: [VRFC 10-3107] analyzing entity 'PL_imp_1ENBX6M'
INFO: [VRFC 10-3107] analyzing entity 'Zynq_Design_ps7_0_axi_periph_0'
INFO: [VRFC 10-3107] analyzing entity 'TOP_imp_OPTK1T'
INFO: [VRFC 10-3107] analyzing entity 'Zynq_Design'
INFO: [VRFC 10-163] Analyzing VHDL file "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.srcs/sources_1/bd/Zynq_Design/hdl/Zynq_Design_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Zynq_Design_wrapper'
