{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 07 18:18:51 2020 " "Info: Processing started: Fri Aug 07 18:18:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab7_1 -c lab7_1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab7_1 -c lab7_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_1.v 7 7 " "Info: Found 7 design units, including 7 entities, in source file lab7_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_1 " "Info: Found entity 1: lab7_1" {  } { { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 traffic " "Info: Found entity 2: traffic" {  } { { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 light_cnt_dn_25 " "Info: Found entity 3: light_cnt_dn_25" {  } { { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 ryg_ctl " "Info: Found entity 4: ryg_ctl" {  } { { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 62 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 freq_div " "Info: Found entity 5: freq_div" {  } { { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 161 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 bcd_to_seg7_1 " "Info: Found entity 6: bcd_to_seg7_1" {  } { { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 181 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 seg7_select " "Info: Found entity 7: seg7_select" {  } { { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 203 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab7_1.v(18) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab7_1.v(18): instance has no name" {  } { { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab7_1.v(19) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab7_1.v(19): instance has no name" {  } { { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab7_1.v(20) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab7_1.v(20): instance has no name" {  } { { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab7_1.v(34) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab7_1.v(34): instance has no name" {  } { { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab7_1.v(35) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab7_1.v(35): instance has no name" {  } { { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab7_1.v(21) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab7_1.v(21): instance has no name" {  } { { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab7_1.v(22) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab7_1.v(22): instance has no name" {  } { { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab7_1.v(23) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab7_1.v(23): instance has no name" {  } { { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab7_1 " "Info: Elaborating entity \"lab7_1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:comb_18 " "Info: Elaborating entity \"freq_div\" for hierarchy \"freq_div:comb_18\"" {  } { { "lab7_1.v" "comb_18" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 18 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i lab7_1.v(171) " "Warning (10240): Verilog HDL Always Construct warning at lab7_1.v(171): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 171 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:comb_19 " "Info: Elaborating entity \"freq_div\" for hierarchy \"freq_div:comb_19\"" {  } { { "lab7_1.v" "comb_19" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 19 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i lab7_1.v(171) " "Warning (10240): Verilog HDL Always Construct warning at lab7_1.v(171): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 171 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:comb_20 " "Info: Elaborating entity \"freq_div\" for hierarchy \"freq_div:comb_20\"" {  } { { "lab7_1.v" "comb_20" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 20 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i lab7_1.v(171) " "Warning (10240): Verilog HDL Always Construct warning at lab7_1.v(171): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 171 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "traffic traffic:comb_21 " "Info: Elaborating entity \"traffic\" for hierarchy \"traffic:comb_21\"" {  } { { "lab7_1.v" "comb_21" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ryg_ctl traffic:comb_21\|ryg_ctl:comb_4 " "Info: Elaborating entity \"ryg_ctl\" for hierarchy \"traffic:comb_21\|ryg_ctl:comb_4\"" {  } { { "lab7_1.v" "comb_4" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 34 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "light_cnt_dn_25 traffic:comb_21\|light_cnt_dn_25:comb_5 " "Info: Elaborating entity \"light_cnt_dn_25\" for hierarchy \"traffic:comb_21\|light_cnt_dn_25:comb_5\"" {  } { { "lab7_1.v" "comb_5" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 35 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7_select seg7_select:comb_22 " "Info: Elaborating entity \"seg7_select\" for hierarchy \"seg7_select:comb_22\"" {  } { { "lab7_1.v" "comb_22" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_to_seg7_1 bcd_to_seg7_1:comb_23 " "Info: Elaborating entity \"bcd_to_seg7_1\" for hierarchy \"bcd_to_seg7_1:comb_23\"" {  } { { "lab7_1.v" "comb_23" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Info: Inferred 3 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "freq_div:comb_18\|divider\[0\]~0 23 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=23) from the following logic: \"freq_div:comb_18\|divider\[0\]~0\"" {  } { { "lab7_1.v" "divider\[0\]~0" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 177 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_LPM_COUNTER_INFERRED" "freq_div:comb_19\|divider\[0\]~0 21 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=21) from the following logic: \"freq_div:comb_19\|divider\[0\]~0\"" {  } { { "lab7_1.v" "divider\[0\]~0" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 177 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_LPM_COUNTER_INFERRED" "freq_div:comb_20\|divider\[0\]~0 15 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=15) from the following logic: \"freq_div:comb_20\|divider\[0\]~0\"" {  } { { "lab7_1.v" "divider\[0\]~0" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 177 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "freq_div:comb_18\|lpm_counter:divider_rtl_0 " "Info: Elaborated megafunction instantiation \"freq_div:comb_18\|lpm_counter:divider_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "freq_div:comb_18\|lpm_counter:divider_rtl_0 " "Info: Instantiated megafunction \"freq_div:comb_18\|lpm_counter:divider_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 23 " "Info: Parameter \"LPM_WIDTH\" = \"23\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "freq_div:comb_18\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter freq_div:comb_18\|lpm_counter:divider_rtl_0 " "Info: Elaborated megafunction instantiation \"freq_div:comb_18\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"freq_div:comb_18\|lpm_counter:divider_rtl_0\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "freq_div:comb_19\|lpm_counter:divider_rtl_1 " "Info: Elaborated megafunction instantiation \"freq_div:comb_19\|lpm_counter:divider_rtl_1\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "freq_div:comb_19\|lpm_counter:divider_rtl_1 " "Info: Instantiated megafunction \"freq_div:comb_19\|lpm_counter:divider_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 21 " "Info: Parameter \"LPM_WIDTH\" = \"21\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "freq_div:comb_19\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter freq_div:comb_19\|lpm_counter:divider_rtl_1 " "Info: Elaborated megafunction instantiation \"freq_div:comb_19\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"freq_div:comb_19\|lpm_counter:divider_rtl_1\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "freq_div:comb_20\|lpm_counter:divider_rtl_2 " "Info: Elaborated megafunction instantiation \"freq_div:comb_20\|lpm_counter:divider_rtl_2\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "freq_div:comb_20\|lpm_counter:divider_rtl_2 " "Info: Instantiated megafunction \"freq_div:comb_20\|lpm_counter:divider_rtl_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 15 " "Info: Parameter \"LPM_WIDTH\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "freq_div:comb_20\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter freq_div:comb_20\|lpm_counter:divider_rtl_2 " "Info: Elaborated megafunction instantiation \"freq_div:comb_20\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"freq_div:comb_20\|lpm_counter:divider_rtl_2\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "led_com VCC " "Warning (13410): Pin \"led_com\" is stuck at VCC" {  } { { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg7_sel\[2\] VCC " "Warning (13410): Pin \"seg7_sel\[2\]\" is stuck at VCC" {  } { { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 80 -1 0 } } { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 215 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "131 " "Info: Implemented 131 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Info: Implemented 17 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "111 " "Info: Implemented 111 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "237 " "Info: Peak virtual memory: 237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 07 18:18:55 2020 " "Info: Processing ended: Fri Aug 07 18:18:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 07 18:18:57 2020 " "Info: Processing started: Fri Aug 07 18:18:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab7_1 -c lab7_1 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off lab7_1 -c lab7_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab7_1 EPF10K30ATC144-3 " "Info: Selected device EPF10K30ATC144-3 for design \"lab7_1\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Info" "IF10KE_F10KE_WIRE_LUT_INSERTED" "0 " "Info: Inserted 0 logic cells in first fitting attempt" {  } {  } 0 0 "Inserted %1!d! logic cells in first fitting attempt" 0 0 "" 0 -1}
{ "Info" "IFIT_FIT_ATTEMPT" "1 Fri Aug 07 2020 18:18:58 " "Info: Started fitting attempt 1 on Fri Aug 07 2020 at 18:18:58" {  } {  } 0 0 "Started fitting attempt %1!d! on %2!s! at %3!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "259 " "Info: Peak virtual memory: 259 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 07 18:19:01 2020 " "Info: Processing ended: Fri Aug 07 18:19:01 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 07 18:19:03 2020 " "Info: Processing started: Fri Aug 07 18:19:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab7_1 -c lab7_1 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off lab7_1 -c lab7_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "217 " "Info: Peak virtual memory: 217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 07 18:19:04 2020 " "Info: Processing ended: Fri Aug 07 18:19:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 07 18:19:06 2020 " "Info: Processing started: Fri Aug 07 18:19:06 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab7_1 -c lab7_1 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab7_1 -c lab7_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 3 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "freq_div:comb_20\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[14\] " "Info: Detected ripple clock \"freq_div:comb_20\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[14\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "freq_div:comb_20\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "freq_div:comb_18\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\] " "Info: Detected ripple clock \"freq_div:comb_18\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "freq_div:comb_18\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register traffic:comb_21\|light_cnt_dn_25:comb_5\|cnt\[6\] register traffic:comb_21\|ryg_ctl:comb_4\|mode\[1\] 60.98 MHz 16.4 ns Internal " "Info: Clock \"clk\" has Internal fmax of 60.98 MHz between source register \"traffic:comb_21\|light_cnt_dn_25:comb_5\|cnt\[6\]\" and destination register \"traffic:comb_21\|ryg_ctl:comb_4\|mode\[1\]\" (period= 16.4 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.300 ns + Longest register register " "Info: + Longest register to register delay is 14.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns traffic:comb_21\|light_cnt_dn_25:comb_5\|cnt\[6\] 1 REG LC1_A5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_A5; Fanout = 3; REG Node = 'traffic:comb_21\|light_cnt_dn_25:comb_5\|cnt\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { traffic:comb_21|light_cnt_dn_25:comb_5|cnt[6] } "NODE_NAME" } } { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(2.200 ns) 3.800 ns traffic:comb_21\|light_cnt_dn_25:comb_5\|Equal0~0 2 COMB LC2_A3 3 " "Info: 2: + IC(1.600 ns) + CELL(2.200 ns) = 3.800 ns; Loc. = LC2_A3; Fanout = 3; COMB Node = 'traffic:comb_21\|light_cnt_dn_25:comb_5\|Equal0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { traffic:comb_21|light_cnt_dn_25:comb_5|cnt[6] traffic:comb_21|light_cnt_dn_25:comb_5|Equal0~0 } "NODE_NAME" } } { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.300 ns) 6.300 ns traffic:comb_21\|ryg_ctl:comb_4\|Equal2~0 3 COMB LC1_A3 3 " "Info: 3: + IC(0.200 ns) + CELL(2.300 ns) = 6.300 ns; Loc. = LC1_A3; Fanout = 3; COMB Node = 'traffic:comb_21\|ryg_ctl:comb_4\|Equal2~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { traffic:comb_21|light_cnt_dn_25:comb_5|Equal0~0 traffic:comb_21|ryg_ctl:comb_4|Equal2~0 } "NODE_NAME" } } { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(2.200 ns) 10.200 ns traffic:comb_21\|ryg_ctl:comb_4\|Mux2~1 4 COMB LC5_A2 1 " "Info: 4: + IC(1.700 ns) + CELL(2.200 ns) = 10.200 ns; Loc. = LC5_A2; Fanout = 1; COMB Node = 'traffic:comb_21\|ryg_ctl:comb_4\|Mux2~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { traffic:comb_21|ryg_ctl:comb_4|Equal2~0 traffic:comb_21|ryg_ctl:comb_4|Mux2~1 } "NODE_NAME" } } { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.300 ns) 12.700 ns traffic:comb_21\|ryg_ctl:comb_4\|Mux2~2 5 COMB LC6_A2 1 " "Info: 5: + IC(0.200 ns) + CELL(2.300 ns) = 12.700 ns; Loc. = LC6_A2; Fanout = 1; COMB Node = 'traffic:comb_21\|ryg_ctl:comb_4\|Mux2~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { traffic:comb_21|ryg_ctl:comb_4|Mux2~1 traffic:comb_21|ryg_ctl:comb_4|Mux2~2 } "NODE_NAME" } } { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.400 ns) 14.300 ns traffic:comb_21\|ryg_ctl:comb_4\|mode\[1\] 6 REG LC2_A2 13 " "Info: 6: + IC(0.200 ns) + CELL(1.400 ns) = 14.300 ns; Loc. = LC2_A2; Fanout = 13; REG Node = 'traffic:comb_21\|ryg_ctl:comb_4\|mode\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { traffic:comb_21|ryg_ctl:comb_4|Mux2~2 traffic:comb_21|ryg_ctl:comb_4|mode[1] } "NODE_NAME" } } { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.400 ns ( 72.73 % ) " "Info: Total cell delay = 10.400 ns ( 72.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.900 ns ( 27.27 % ) " "Info: Total interconnect delay = 3.900 ns ( 27.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.300 ns" { traffic:comb_21|light_cnt_dn_25:comb_5|cnt[6] traffic:comb_21|light_cnt_dn_25:comb_5|Equal0~0 traffic:comb_21|ryg_ctl:comb_4|Equal2~0 traffic:comb_21|ryg_ctl:comb_4|Mux2~1 traffic:comb_21|ryg_ctl:comb_4|Mux2~2 traffic:comb_21|ryg_ctl:comb_4|mode[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.300 ns" { traffic:comb_21|light_cnt_dn_25:comb_5|cnt[6] {} traffic:comb_21|light_cnt_dn_25:comb_5|Equal0~0 {} traffic:comb_21|ryg_ctl:comb_4|Equal2~0 {} traffic:comb_21|ryg_ctl:comb_4|Mux2~1 {} traffic:comb_21|ryg_ctl:comb_4|Mux2~2 {} traffic:comb_21|ryg_ctl:comb_4|mode[1] {} } { 0.000ns 1.600ns 0.200ns 1.700ns 0.200ns 0.200ns } { 0.000ns 2.200ns 2.300ns 2.200ns 2.300ns 1.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.300 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 10.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 59 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 59; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:comb_18\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\] 2 REG LC1_E26 18 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_E26; Fanout = 18; REG Node = 'freq_div:comb_18\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.000 ns) + CELL(0.000 ns) 10.300 ns traffic:comb_21\|ryg_ctl:comb_4\|mode\[1\] 3 REG LC2_A2 13 " "Info: 3: + IC(6.000 ns) + CELL(0.000 ns) = 10.300 ns; Loc. = LC2_A2; Fanout = 13; REG Node = 'traffic:comb_21\|ryg_ctl:comb_4\|mode\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_21|ryg_ctl:comb_4|mode[1] } "NODE_NAME" } } { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 20.39 % ) " "Info: Total cell delay = 2.100 ns ( 20.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.200 ns ( 79.61 % ) " "Info: Total interconnect delay = 8.200 ns ( 79.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.300 ns" { clk freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_21|ryg_ctl:comb_4|mode[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.300 ns" { clk {} clk~out {} freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} traffic:comb_21|ryg_ctl:comb_4|mode[1] {} } { 0.000ns 0.000ns 2.200ns 6.000ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.300 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 10.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 59 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 59; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:comb_18\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\] 2 REG LC1_E26 18 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_E26; Fanout = 18; REG Node = 'freq_div:comb_18\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.000 ns) + CELL(0.000 ns) 10.300 ns traffic:comb_21\|light_cnt_dn_25:comb_5\|cnt\[6\] 3 REG LC1_A5 3 " "Info: 3: + IC(6.000 ns) + CELL(0.000 ns) = 10.300 ns; Loc. = LC1_A5; Fanout = 3; REG Node = 'traffic:comb_21\|light_cnt_dn_25:comb_5\|cnt\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_21|light_cnt_dn_25:comb_5|cnt[6] } "NODE_NAME" } } { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 20.39 % ) " "Info: Total cell delay = 2.100 ns ( 20.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.200 ns ( 79.61 % ) " "Info: Total interconnect delay = 8.200 ns ( 79.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.300 ns" { clk freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_21|light_cnt_dn_25:comb_5|cnt[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.300 ns" { clk {} clk~out {} freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} traffic:comb_21|light_cnt_dn_25:comb_5|cnt[6] {} } { 0.000ns 0.000ns 2.200ns 6.000ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.300 ns" { clk freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_21|ryg_ctl:comb_4|mode[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.300 ns" { clk {} clk~out {} freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} traffic:comb_21|ryg_ctl:comb_4|mode[1] {} } { 0.000ns 0.000ns 2.200ns 6.000ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.300 ns" { clk freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_21|light_cnt_dn_25:comb_5|cnt[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.300 ns" { clk {} clk~out {} freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} traffic:comb_21|light_cnt_dn_25:comb_5|cnt[6] {} } { 0.000ns 0.000ns 2.200ns 6.000ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 49 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.400 ns + " "Info: + Micro setup delay of destination is 1.400 ns" {  } { { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 80 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.300 ns" { traffic:comb_21|light_cnt_dn_25:comb_5|cnt[6] traffic:comb_21|light_cnt_dn_25:comb_5|Equal0~0 traffic:comb_21|ryg_ctl:comb_4|Equal2~0 traffic:comb_21|ryg_ctl:comb_4|Mux2~1 traffic:comb_21|ryg_ctl:comb_4|Mux2~2 traffic:comb_21|ryg_ctl:comb_4|mode[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.300 ns" { traffic:comb_21|light_cnt_dn_25:comb_5|cnt[6] {} traffic:comb_21|light_cnt_dn_25:comb_5|Equal0~0 {} traffic:comb_21|ryg_ctl:comb_4|Equal2~0 {} traffic:comb_21|ryg_ctl:comb_4|Mux2~1 {} traffic:comb_21|ryg_ctl:comb_4|Mux2~2 {} traffic:comb_21|ryg_ctl:comb_4|mode[1] {} } { 0.000ns 1.600ns 0.200ns 1.700ns 0.200ns 0.200ns } { 0.000ns 2.200ns 2.300ns 2.200ns 2.300ns 1.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.300 ns" { clk freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_21|ryg_ctl:comb_4|mode[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.300 ns" { clk {} clk~out {} freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} traffic:comb_21|ryg_ctl:comb_4|mode[1] {} } { 0.000ns 0.000ns 2.200ns 6.000ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.300 ns" { clk freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_21|light_cnt_dn_25:comb_5|cnt[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.300 ns" { clk {} clk~out {} freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} traffic:comb_21|light_cnt_dn_25:comb_5|cnt[6] {} } { 0.000ns 0.000ns 2.200ns 6.000ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 2 " "Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "freq_div:comb_19\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[20\] traffic:comb_21\|ryg_ctl:comb_4\|light_led\[1\] clk 4.3 ns " "Info: Found hold time violation between source  pin or register \"freq_div:comb_19\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[20\]\" and destination pin or register \"traffic:comb_21\|ryg_ctl:comb_4\|light_led\[1\]\" for clock \"clk\" (Hold time is 4.3 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.700 ns + Largest " "Info: + Largest clock skew is 6.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.300 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 10.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 59 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 59; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:comb_18\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\] 2 REG LC1_E26 18 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_E26; Fanout = 18; REG Node = 'freq_div:comb_18\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.000 ns) + CELL(0.000 ns) 10.300 ns traffic:comb_21\|ryg_ctl:comb_4\|light_led\[1\] 3 REG LC1_A1 1 " "Info: 3: + IC(6.000 ns) + CELL(0.000 ns) = 10.300 ns; Loc. = LC1_A1; Fanout = 1; REG Node = 'traffic:comb_21\|ryg_ctl:comb_4\|light_led\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_21|ryg_ctl:comb_4|light_led[1] } "NODE_NAME" } } { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 20.39 % ) " "Info: Total cell delay = 2.100 ns ( 20.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.200 ns ( 79.61 % ) " "Info: Total interconnect delay = 8.200 ns ( 79.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.300 ns" { clk freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_21|ryg_ctl:comb_4|light_led[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.300 ns" { clk {} clk~out {} freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} traffic:comb_21|ryg_ctl:comb_4|light_led[1] {} } { 0.000ns 0.000ns 2.200ns 6.000ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.600 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 59 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 59; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.000 ns) 3.600 ns freq_div:comb_19\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[20\] 2 REG LC7_A12 3 " "Info: 2: + IC(2.200 ns) + CELL(0.000 ns) = 3.600 ns; Loc. = LC7_A12; Fanout = 3; REG Node = 'freq_div:comb_19\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[20\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { clk freq_div:comb_19|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.400 ns ( 38.89 % ) " "Info: Total cell delay = 1.400 ns ( 38.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.200 ns ( 61.11 % ) " "Info: Total interconnect delay = 2.200 ns ( 61.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clk freq_div:comb_19|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { clk {} clk~out {} freq_div:comb_19|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] {} } { 0.000ns 0.000ns 2.200ns } { 0.000ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.300 ns" { clk freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_21|ryg_ctl:comb_4|light_led[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.300 ns" { clk {} clk~out {} freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} traffic:comb_21|ryg_ctl:comb_4|light_led[1] {} } { 0.000ns 0.000ns 2.200ns 6.000ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clk freq_div:comb_19|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { clk {} clk~out {} freq_div:comb_19|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] {} } { 0.000ns 0.000ns 2.200ns } { 0.000ns 1.400ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns - " "Info: - Micro clock to output delay of source is 0.700 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.400 ns - Shortest register register " "Info: - Shortest register to register delay is 3.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns freq_div:comb_19\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[20\] 1 REG LC7_A12 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_A12; Fanout = 3; REG Node = 'freq_div:comb_19\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[20\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { freq_div:comb_19|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.400 ns) 3.400 ns traffic:comb_21\|ryg_ctl:comb_4\|light_led\[1\] 2 REG LC1_A1 1 " "Info: 2: + IC(2.000 ns) + CELL(1.400 ns) = 3.400 ns; Loc. = LC1_A1; Fanout = 1; REG Node = 'traffic:comb_21\|ryg_ctl:comb_4\|light_led\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { freq_div:comb_19|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] traffic:comb_21|ryg_ctl:comb_4|light_led[1] } "NODE_NAME" } } { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.400 ns ( 41.18 % ) " "Info: Total cell delay = 1.400 ns ( 41.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 58.82 % ) " "Info: Total interconnect delay = 2.000 ns ( 58.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { freq_div:comb_19|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] traffic:comb_21|ryg_ctl:comb_4|light_led[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { freq_div:comb_19|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] {} traffic:comb_21|ryg_ctl:comb_4|light_led[1] {} } { 0.000ns 2.000ns } { 0.000ns 1.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.700 ns + " "Info: + Micro hold delay of destination is 1.700 ns" {  } { { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 80 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.300 ns" { clk freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_21|ryg_ctl:comb_4|light_led[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.300 ns" { clk {} clk~out {} freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} traffic:comb_21|ryg_ctl:comb_4|light_led[1] {} } { 0.000ns 0.000ns 2.200ns 6.000ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clk freq_div:comb_19|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { clk {} clk~out {} freq_div:comb_19|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] {} } { 0.000ns 0.000ns 2.200ns } { 0.000ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { freq_div:comb_19|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] traffic:comb_21|ryg_ctl:comb_4|light_led[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { freq_div:comb_19|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] {} traffic:comb_21|ryg_ctl:comb_4|light_led[1] {} } { 0.000ns 2.000ns } { 0.000ns 1.400ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "traffic:comb_21\|ryg_ctl:comb_4\|mode\[0\] day_night clk 4.000 ns register " "Info: tsu for register \"traffic:comb_21\|ryg_ctl:comb_4\|mode\[0\]\" (data pin = \"day_night\", clock pin = \"clk\") is 4.000 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.900 ns + Longest pin register " "Info: + Longest pin to register delay is 12.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.900 ns) 5.900 ns day_night 1 PIN PIN_47 10 " "Info: 1: + IC(0.000 ns) + CELL(5.900 ns) = 5.900 ns; Loc. = PIN_47; Fanout = 10; PIN Node = 'day_night'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { day_night } "NODE_NAME" } } { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.000 ns) + CELL(2.000 ns) 12.900 ns traffic:comb_21\|ryg_ctl:comb_4\|mode\[0\] 2 REG LC2_A1 12 " "Info: 2: + IC(5.000 ns) + CELL(2.000 ns) = 12.900 ns; Loc. = LC2_A1; Fanout = 12; REG Node = 'traffic:comb_21\|ryg_ctl:comb_4\|mode\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { day_night traffic:comb_21|ryg_ctl:comb_4|mode[0] } "NODE_NAME" } } { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.900 ns ( 61.24 % ) " "Info: Total cell delay = 7.900 ns ( 61.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.000 ns ( 38.76 % ) " "Info: Total interconnect delay = 5.000 ns ( 38.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.900 ns" { day_night traffic:comb_21|ryg_ctl:comb_4|mode[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.900 ns" { day_night {} day_night~out {} traffic:comb_21|ryg_ctl:comb_4|mode[0] {} } { 0.000ns 0.000ns 5.000ns } { 0.000ns 5.900ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.400 ns + " "Info: + Micro setup delay of destination is 1.400 ns" {  } { { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 80 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.300 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 10.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 59 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 59; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:comb_18\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\] 2 REG LC1_E26 18 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_E26; Fanout = 18; REG Node = 'freq_div:comb_18\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.000 ns) + CELL(0.000 ns) 10.300 ns traffic:comb_21\|ryg_ctl:comb_4\|mode\[0\] 3 REG LC2_A1 12 " "Info: 3: + IC(6.000 ns) + CELL(0.000 ns) = 10.300 ns; Loc. = LC2_A1; Fanout = 12; REG Node = 'traffic:comb_21\|ryg_ctl:comb_4\|mode\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_21|ryg_ctl:comb_4|mode[0] } "NODE_NAME" } } { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 20.39 % ) " "Info: Total cell delay = 2.100 ns ( 20.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.200 ns ( 79.61 % ) " "Info: Total interconnect delay = 8.200 ns ( 79.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.300 ns" { clk freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_21|ryg_ctl:comb_4|mode[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.300 ns" { clk {} clk~out {} freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} traffic:comb_21|ryg_ctl:comb_4|mode[0] {} } { 0.000ns 0.000ns 2.200ns 6.000ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.900 ns" { day_night traffic:comb_21|ryg_ctl:comb_4|mode[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.900 ns" { day_night {} day_night~out {} traffic:comb_21|ryg_ctl:comb_4|mode[0] {} } { 0.000ns 0.000ns 5.000ns } { 0.000ns 5.900ns 2.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.300 ns" { clk freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_21|ryg_ctl:comb_4|mode[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.300 ns" { clk {} clk~out {} freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} traffic:comb_21|ryg_ctl:comb_4|mode[0] {} } { 0.000ns 0.000ns 2.200ns 6.000ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk seg7\[6\] traffic:comb_21\|light_cnt_dn_25:comb_5\|cnt\[4\] 31.400 ns register " "Info: tco from clock \"clk\" to destination pin \"seg7\[6\]\" through register \"traffic:comb_21\|light_cnt_dn_25:comb_5\|cnt\[4\]\" is 31.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.300 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 10.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 59 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 59; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:comb_18\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\] 2 REG LC1_E26 18 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_E26; Fanout = 18; REG Node = 'freq_div:comb_18\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.000 ns) + CELL(0.000 ns) 10.300 ns traffic:comb_21\|light_cnt_dn_25:comb_5\|cnt\[4\] 3 REG LC2_A5 7 " "Info: 3: + IC(6.000 ns) + CELL(0.000 ns) = 10.300 ns; Loc. = LC2_A5; Fanout = 7; REG Node = 'traffic:comb_21\|light_cnt_dn_25:comb_5\|cnt\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_21|light_cnt_dn_25:comb_5|cnt[4] } "NODE_NAME" } } { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 20.39 % ) " "Info: Total cell delay = 2.100 ns ( 20.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.200 ns ( 79.61 % ) " "Info: Total interconnect delay = 8.200 ns ( 79.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.300 ns" { clk freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_21|light_cnt_dn_25:comb_5|cnt[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.300 ns" { clk {} clk~out {} freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} traffic:comb_21|light_cnt_dn_25:comb_5|cnt[4] {} } { 0.000ns 0.000ns 2.200ns 6.000ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 49 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.400 ns + Longest register pin " "Info: + Longest register to pin delay is 20.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns traffic:comb_21\|light_cnt_dn_25:comb_5\|cnt\[4\] 1 REG LC2_A5 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_A5; Fanout = 7; REG Node = 'traffic:comb_21\|light_cnt_dn_25:comb_5\|cnt\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { traffic:comb_21|light_cnt_dn_25:comb_5|cnt[4] } "NODE_NAME" } } { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(2.300 ns) 4.000 ns segg\[0\]~8 2 COMB LC7_A3 7 " "Info: 2: + IC(1.700 ns) + CELL(2.300 ns) = 4.000 ns; Loc. = LC7_A3; Fanout = 7; COMB Node = 'segg\[0\]~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { traffic:comb_21|light_cnt_dn_25:comb_5|cnt[4] segg[0]~8 } "NODE_NAME" } } { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(2.300 ns) 10.200 ns bcd_to_seg7_1:comb_23\|WideOr0~0 3 COMB LC7_F8 1 " "Info: 3: + IC(3.900 ns) + CELL(2.300 ns) = 10.200 ns; Loc. = LC7_F8; Fanout = 1; COMB Node = 'bcd_to_seg7_1:comb_23\|WideOr0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { segg[0]~8 bcd_to_seg7_1:comb_23|WideOr0~0 } "NODE_NAME" } } { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(6.300 ns) 20.400 ns seg7\[6\] 4 PIN PIN_23 0 " "Info: 4: + IC(3.900 ns) + CELL(6.300 ns) = 20.400 ns; Loc. = PIN_23; Fanout = 0; PIN Node = 'seg7\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.200 ns" { bcd_to_seg7_1:comb_23|WideOr0~0 seg7[6] } "NODE_NAME" } } { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.900 ns ( 53.43 % ) " "Info: Total cell delay = 10.900 ns ( 53.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.500 ns ( 46.57 % ) " "Info: Total interconnect delay = 9.500 ns ( 46.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.400 ns" { traffic:comb_21|light_cnt_dn_25:comb_5|cnt[4] segg[0]~8 bcd_to_seg7_1:comb_23|WideOr0~0 seg7[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.400 ns" { traffic:comb_21|light_cnt_dn_25:comb_5|cnt[4] {} segg[0]~8 {} bcd_to_seg7_1:comb_23|WideOr0~0 {} seg7[6] {} } { 0.000ns 1.700ns 3.900ns 3.900ns } { 0.000ns 2.300ns 2.300ns 6.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.300 ns" { clk freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_21|light_cnt_dn_25:comb_5|cnt[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.300 ns" { clk {} clk~out {} freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} traffic:comb_21|light_cnt_dn_25:comb_5|cnt[4] {} } { 0.000ns 0.000ns 2.200ns 6.000ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.400 ns" { traffic:comb_21|light_cnt_dn_25:comb_5|cnt[4] segg[0]~8 bcd_to_seg7_1:comb_23|WideOr0~0 seg7[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.400 ns" { traffic:comb_21|light_cnt_dn_25:comb_5|cnt[4] {} segg[0]~8 {} bcd_to_seg7_1:comb_23|WideOr0~0 {} seg7[6] {} } { 0.000ns 1.700ns 3.900ns 3.900ns } { 0.000ns 2.300ns 2.300ns 6.300ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "traffic:comb_21\|ryg_ctl:comb_4\|light_led\[5\] day_night clk -0.200 ns register " "Info: th for register \"traffic:comb_21\|ryg_ctl:comb_4\|light_led\[5\]\" (data pin = \"day_night\", clock pin = \"clk\") is -0.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.300 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 10.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 59 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 59; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:comb_18\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\] 2 REG LC1_E26 18 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_E26; Fanout = 18; REG Node = 'freq_div:comb_18\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.000 ns) + CELL(0.000 ns) 10.300 ns traffic:comb_21\|ryg_ctl:comb_4\|light_led\[5\] 3 REG LC5_A7 1 " "Info: 3: + IC(6.000 ns) + CELL(0.000 ns) = 10.300 ns; Loc. = LC5_A7; Fanout = 1; REG Node = 'traffic:comb_21\|ryg_ctl:comb_4\|light_led\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_21|ryg_ctl:comb_4|light_led[5] } "NODE_NAME" } } { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 20.39 % ) " "Info: Total cell delay = 2.100 ns ( 20.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.200 ns ( 79.61 % ) " "Info: Total interconnect delay = 8.200 ns ( 79.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.300 ns" { clk freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_21|ryg_ctl:comb_4|light_led[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.300 ns" { clk {} clk~out {} freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} traffic:comb_21|ryg_ctl:comb_4|light_led[5] {} } { 0.000ns 0.000ns 2.200ns 6.000ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.700 ns + " "Info: + Micro hold delay of destination is 1.700 ns" {  } { { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 80 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.200 ns - Shortest pin register " "Info: - Shortest pin to register delay is 12.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.900 ns) 5.900 ns day_night 1 PIN PIN_47 10 " "Info: 1: + IC(0.000 ns) + CELL(5.900 ns) = 5.900 ns; Loc. = PIN_47; Fanout = 10; PIN Node = 'day_night'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { day_night } "NODE_NAME" } } { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.900 ns) + CELL(1.400 ns) 12.200 ns traffic:comb_21\|ryg_ctl:comb_4\|light_led\[5\] 2 REG LC5_A7 1 " "Info: 2: + IC(4.900 ns) + CELL(1.400 ns) = 12.200 ns; Loc. = LC5_A7; Fanout = 1; REG Node = 'traffic:comb_21\|ryg_ctl:comb_4\|light_led\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { day_night traffic:comb_21|ryg_ctl:comb_4|light_led[5] } "NODE_NAME" } } { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.300 ns ( 59.84 % ) " "Info: Total cell delay = 7.300 ns ( 59.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.900 ns ( 40.16 % ) " "Info: Total interconnect delay = 4.900 ns ( 40.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.200 ns" { day_night traffic:comb_21|ryg_ctl:comb_4|light_led[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.200 ns" { day_night {} day_night~out {} traffic:comb_21|ryg_ctl:comb_4|light_led[5] {} } { 0.000ns 0.000ns 4.900ns } { 0.000ns 5.900ns 1.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.300 ns" { clk freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_21|ryg_ctl:comb_4|light_led[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.300 ns" { clk {} clk~out {} freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} traffic:comb_21|ryg_ctl:comb_4|light_led[5] {} } { 0.000ns 0.000ns 2.200ns 6.000ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.200 ns" { day_night traffic:comb_21|ryg_ctl:comb_4|light_led[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.200 ns" { day_night {} day_night~out {} traffic:comb_21|ryg_ctl:comb_4|light_led[5] {} } { 0.000ns 0.000ns 4.900ns } { 0.000ns 5.900ns 1.400ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 07 18:19:07 2020 " "Info: Processing ended: Fri Aug 07 18:19:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 17 s " "Info: Quartus II Full Compilation was successful. 0 errors, 17 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
