Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "C:/Users/Joao/Dropbox/UM/Embedded 2/AULA pipeline pratica/Pipe_v4/micro_tb_isim_beh.exe" -prj "C:/Users/Joao/Dropbox/UM/Embedded 2/AULA pipeline pratica/Pipe_v4/micro_tb_beh.prj" "work.micro_tb" "work.glbl" 
ISim O.61xd (signature 0x1cce1bb2)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file \"C:/Users/Joao/Dropbox/UM/Embedded 2/AULA pipeline pratica/Pipe_v4/RF.v\" into library work
Analyzing Verilog file \"C:/Users/Joao/Dropbox/UM/Embedded 2/AULA pipeline pratica/Pipe_v4/ipcore_dir/Imem.v\" into library work
Analyzing Verilog file \"C:/Users/Joao/Dropbox/UM/Embedded 2/AULA pipeline pratica/Pipe_v4/data_mem.v\" into library work
Analyzing Verilog file \"C:/Users/Joao/Dropbox/UM/Embedded 2/AULA pipeline pratica/Pipe_v4/ALU.v\" into library work
Analyzing Verilog file \"C:/Users/Joao/Dropbox/UM/Embedded 2/AULA pipeline pratica/Pipe_v4/stage3.v\" into library work
Analyzing Verilog file \"C:/Users/Joao/Dropbox/UM/Embedded 2/AULA pipeline pratica/Pipe_v4/stage2.v\" into library work
Analyzing Verilog file \"C:/Users/Joao/Dropbox/UM/Embedded 2/AULA pipeline pratica/Pipe_v4/stage1.v\" into library work
Analyzing Verilog file \"C:/Users/Joao/Dropbox/UM/Embedded 2/AULA pipeline pratica/Pipe_v4/hazard_unit.v\" into library work
Analyzing Verilog file \"C:/Users/Joao/Dropbox/UM/Embedded 2/AULA pipeline pratica/Pipe_v4/buffer.v\" into library work
Analyzing Verilog file \"C:/Users/Joao/Dropbox/UM/Embedded 2/AULA pipeline pratica/Pipe_v4/micro.v\" into library work
Analyzing Verilog file \"C:/Users/Joao/Dropbox/UM/Embedded 2/AULA pipeline pratica/Pipe_v4/micro_tb.v\" into library work
Analyzing Verilog file \"C:/Xilinx/13.2/ISE_DS/ISE//verilog/src/glbl.v\" into library work
Starting static elaboration
Completed static elaboration
Compiling module BLK_MEM_GEN_V6_1_output_stage(C_...
Compiling module BLK_MEM_GEN_V6_1_output_stage(C_...
Compiling module BLK_MEM_GEN_V6_1_softecc_output_...
Compiling module BLK_MEM_GEN_V6_1_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V6_1(C_FAMILY="spart...
Compiling module Imem
Compiling module RF
Compiling module stage1
Compiling module buffer(WIDTH=26)
Compiling module ALU
Compiling module stage2
Compiling module RAM
Compiling module stage3
Compiling module buffer(WIDTH=12)
Compiling module hazard_unit
Compiling module micro
Compiling module micro_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 18 Verilog Units
Built simulation executable C:/Users/Joao/Dropbox/UM/Embedded 2/AULA pipeline pratica/Pipe_v4/micro_tb_isim_beh.exe
Fuse Memory Usage: 22108 KB
Fuse CPU Usage: 358 ms
