<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE gowin-synthesis-project>
<Project>
    <Version>beta</Version>
    <Device id="GW2AR-18C" package="QFN88" speed="8" partNumber="GW2AR-LV18QN88C8/I7"/>
    <FileList>
        <File path="/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/mist/mist-modules/arcade_inputs.v" type="verilog"/>
        <File path="/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/mist/mist-modules/cofi.sv" type="verilog"/>
        <File path="/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/mist/mist-modules/data_io.v" type="verilog"/>
        <File path="/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/mist/mist-modules/mist_video.v" type="verilog"/>
        <File path="/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/mist/mist-modules/osd.v" type="verilog"/>
        <File path="/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/mist/mist-modules/rgb2ypbpr.sv" type="verilog"/>
        <File path="/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/mist/mist-modules/scandoubler.v" type="verilog"/>
        <File path="/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/mist/mist-modules/user_io.v" type="verilog"/>
        <File path="/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/mist/mist_sd_card.sv" type="verilog"/>
        <File path="/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/mockingboard/YM2149.sv" type="verilog"/>
        <File path="/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/tangnano20k/src/dualshock_controller.v" type="verilog"/>
        <File path="/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/tangnano20k/src/gowin_clkdiv/gowin_clkdiv.v" type="verilog"/>
        <File path="/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/tangnano20k/src/gowin_rpll/gowin_rpll.v" type="verilog"/>
        <File path="/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/tangnano20k/src/hdmi/svo_enc.v" type="verilog"/>
        <File path="/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/tangnano20k/src/hdmi/svo_hdmi_out.v" type="verilog"/>
        <File path="/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/tangnano20k/src/hdmi/svo_tcard.v" type="verilog"/>
        <File path="/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/tangnano20k/src/hdmi/svo_tmds.v" type="verilog"/>
        <File path="/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/tangnano20k/src/sdram.v" type="verilog"/>
        <File path="/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_aligner.vhd" type="vhdl"/>
        <File path="/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_aligner_le.vhd" type="vhdl"/>
        <File path="/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_alu.vhd" type="vhdl"/>
        <File path="/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd" type="vhdl"/>
        <File path="/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_debug.vhd" type="vhdl"/>
        <File path="/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_decode.vhd" type="vhdl"/>
        <File path="/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_fetchloadstore.vhd" type="vhdl"/>
        <File path="/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_hazard.vhd" type="vhdl"/>
        <File path="/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_pkg.vhd" type="vhdl"/>
        <File path="/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_shifter.vhd" type="vhdl"/>
        <File path="/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/DeMiSTify/controller/interrupt_controller.vhd" type="vhdl"/>
        <File path="/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/DeMiSTify/controller/io_ps2_com.vhd" type="vhdl"/>
        <File path="/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/DeMiSTify/controller/jtag_uart.vhd" type="vhdl"/>
        <File path="/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/DeMiSTify/controller/simple_uart.vhd" type="vhdl"/>
        <File path="/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/DeMiSTify/controller/spi_controller.vhd" type="vhdl"/>
        <File path="/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/DeMiSTify/controller/substitute_mcu.vhd" type="vhdl"/>
        <File path="/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/DeMiSTify/controller/timer_controller.vhd" type="vhdl"/>
        <File path="/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/DeMiSTify/firmware/controller_rom.vhd" type="vhdl"/>
        <File path="/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/PS2_Ctrl.vhd" type="vhdl"/>
        <File path="/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/R65Cx2.vhd" type="vhdl"/>
        <File path="/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/T65/T65.vhd" type="vhdl"/>
        <File path="/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/T65/T65_ALU.vhd" type="vhdl"/>
        <File path="/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/T65/T65_MCode.vhd" type="vhdl"/>
        <File path="/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/T65/T65_Pack.vhd" type="vhdl"/>
        <File path="/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/apple2.vhd" type="vhdl"/>
        <File path="/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/demistify_config_pkg.vhd" type="vhdl"/>
        <File path="/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/disk_ii.vhd" type="vhdl"/>
        <File path="/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/disk_ii_rom.vhd" type="vhdl"/>
        <File path="/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/firmware/controller_rom1_word.vhd" type="vhdl"/>
        <File path="/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/firmware/controller_rom2_word.vhd" type="vhdl"/>
        <File path="/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/keyboard.vhd" type="vhdl"/>
        <File path="/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/mist/mist-modules/dac.vhd" type="vhdl"/>
        <File path="/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/mist/mist-modules/mist.vhd" type="vhdl"/>
        <File path="/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/mist/mist_top.vhd" type="vhdl"/>
        <File path="/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/mockingboard/mockingboard.vhd" type="vhdl"/>
        <File path="/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/mockingboard/via6522.vhd" type="vhdl"/>
        <File path="/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/mockingboard/vol_table_array.vhd" type="vhdl"/>
        <File path="/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/spram.vhd" type="vhdl"/>
        <File path="/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/tangnano20k/src/i2s/audio_i2s.vhd" type="vhdl"/>
        <File path="/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/tangnano20k/src/tangnano20k_top.vhd" type="vhdl"/>
        <File path="/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/timing_generator.vhd" type="vhdl"/>
        <File path="/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/tv_controller.vhd" type="vhdl"/>
        <File path="/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/video_generator.vhd" type="vhdl"/>
    </FileList>
    <OptionList>
        <Option type="disable_insert_pad" value="0"/>
        <Option type="dsp_balance" value="0"/>
        <Option type="looplimit" value="3000"/>
        <Option type="output_file" value="/home/jordi/Documents/Coding/Github/gowin_stuff/Apple2efpga/tangnano20k/impl/gwsynthesis/tangnano20k.vg"/>
        <Option type="print_all_synthesis_warning" value="0"/>
        <Option type="ram_rw_check" value="1"/>
        <Option type="verilog_language" value="sysv-2017"/>
        <Option type="vhdl_language" value="vhdl-1993"/>
    </OptionList>
</Project>
