

Microchip MPLAB XC8 Assembler V2.40 build 20220703182018 
                                                                                               Wed Jan 25 22:02:32 2023

Microchip MPLAB XC8 C Compiler v2.40 (Free license) build 20220703182018 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Version 2.40
    14                           ; Generated 17/11/2021 GMT
    15                           ; 
    16                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4550 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48   000000                     _TRISCbits	set	3988
    49   000000                     _LATDbits	set	3980
    50   000000                     _PORTAbits	set	3968
    51   000000                     _LATCbits	set	3979
    52   000000                     _LATD	set	3980
    53   000000                     _TRISA	set	3986
    54   000000                     _TRISB	set	3987
    55   000000                     _TRISD	set	3989
    56   000000                     _ADCON1bits	set	4033
    57   000000                     _INTCON2bits	set	4081
    58   000000                     _PORTBbits	set	3969
    59                           
    60                           ; #config settings
    61                           
    62                           	psect	cinit
    63   007F82                     __pcinit:
    64                           	callstack 0
    65   007F82                     start_initialization:
    66                           	callstack 0
    67   007F82                     __initialization:
    68                           	callstack 0
    69   007F82                     end_of_initialization:
    70                           	callstack 0
    71   007F82                     __end_of__initialization:
    72                           	callstack 0
    73   007F82  0100               	movlb	0
    74   007F84  EFC4  F03F         	goto	_main	;jump to C main() function
    75                           
    76                           	psect	cstackCOMRAM
    77   000001                     __pcstackCOMRAM:
    78                           	callstack 0
    79   000001                     ??_main:
    80                           
    81                           ; 1 bytes @ 0x0
    82   000001                     	ds	2
    83                           
    84 ;;
    85 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    86 ;;
    87 ;; *************** function _main *****************
    88 ;; Defined at:
    89 ;;		line 60 in file "EntradasYSalidas.c"
    90 ;; Parameters:    Size  Location     Type
    91 ;;		None
    92 ;; Auto vars:     Size  Location     Type
    93 ;;		None
    94 ;; Return value:  Size  Location     Type
    95 ;;                  1    wreg      void 
    96 ;; Registers used:
    97 ;;		wreg, status,2
    98 ;; Tracked objects:
    99 ;;		On entry : 0/0
   100 ;;		On exit  : 0/0
   101 ;;		Unchanged: 0/0
   102 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   103 ;;      Params:         0       0       0       0       0       0       0       0       0
   104 ;;      Locals:         0       0       0       0       0       0       0       0       0
   105 ;;      Temps:          2       0       0       0       0       0       0       0       0
   106 ;;      Totals:         2       0       0       0       0       0       0       0       0
   107 ;;Total ram usage:        2 bytes
   108 ;; This function calls:
   109 ;;		Nothing
   110 ;; This function is called by:
   111 ;;		Startup code after reset
   112 ;; This function uses a non-reentrant model
   113 ;;
   114                           
   115                           	psect	text0
   116   007F88                     __ptext0:
   117                           	callstack 0
   118   007F88                     _main:
   119                           	callstack 31
   120   007F88                     
   121                           ;EntradasYSalidas.c: 63:     ADCON1bits.PCFG = 0x0F;
   122   007F88  0E0F               	movlw	15
   123   007F8A  12C1               	iorwf	193,f,c	;volatile
   124   007F8C                     
   125                           ;EntradasYSalidas.c: 64:     INTCON2bits.RBPU = 0;
   126   007F8C  9EF1               	bcf	241,7,c	;volatile
   127                           
   128                           ;EntradasYSalidas.c: 68:     TRISD = 0x00;
   129   007F8E  0E00               	movlw	0
   130   007F90  6E95               	movwf	149,c	;volatile
   131   007F92                     
   132                           ;EntradasYSalidas.c: 69:     TRISB = 0b11111111;
   133   007F92  6893               	setf	147,c	;volatile
   134   007F94                     
   135                           ;EntradasYSalidas.c: 70:     TRISCbits.RC0 = 0;
   136   007F94  9094               	bcf	148,0,c	;volatile
   137   007F96                     
   138                           ;EntradasYSalidas.c: 71:     TRISA = 0xFF;
   139   007F96  6892               	setf	146,c	;volatile
   140                           
   141                           ;EntradasYSalidas.c: 74:     LATD = 0x00;
   142   007F98  0E00               	movlw	0
   143   007F9A  6E8C               	movwf	140,c	;volatile
   144   007F9C                     
   145                           ;EntradasYSalidas.c: 75:     LATCbits.LC0 = 0;
   146   007F9C  908B               	bcf	139,0,c	;volatile
   147   007F9E                     l724:
   148                           
   149                           ;EntradasYSalidas.c: 79:         LATDbits.LD0=1;
   150   007F9E  808C               	bsf	140,0,c	;volatile
   151   007FA0                     
   152                           ;EntradasYSalidas.c: 80:         _delay((unsigned long)((100)*(48000000/4000.0)));
   153   007FA0  0E07               	movlw	7
   154   007FA2  6E02               	movwf	(??_main+1)^0,c
   155   007FA4  0E17               	movlw	23
   156   007FA6  6E01               	movwf	??_main^0,c
   157   007FA8  0E6A               	movlw	106
   158   007FAA                     u37:
   159   007FAA  2EE8               	decfsz	wreg,f,c
   160   007FAC  D7FE               	bra	u37
   161   007FAE  2E01               	decfsz	??_main^0,f,c
   162   007FB0  D7FC               	bra	u37
   163   007FB2  2E02               	decfsz	(??_main+1)^0,f,c
   164   007FB4  D7FA               	bra	u37
   165   007FB6  D000               	nop2	
   166   007FB8                     
   167                           ;EntradasYSalidas.c: 81:         LATD = 0b00011010;
   168   007FB8  0E1A               	movlw	26
   169   007FBA  6E8C               	movwf	140,c	;volatile
   170                           
   171                           ;EntradasYSalidas.c: 82:         _delay((unsigned long)((100)*(48000000/4000.0)));
   172   007FBC  0E07               	movlw	7
   173   007FBE  6E02               	movwf	(??_main+1)^0,c
   174   007FC0  0E17               	movlw	23
   175   007FC2  6E01               	movwf	??_main^0,c
   176   007FC4  0E6A               	movlw	106
   177   007FC6                     u47:
   178   007FC6  2EE8               	decfsz	wreg,f,c
   179   007FC8  D7FE               	bra	u47
   180   007FCA  2E01               	decfsz	??_main^0,f,c
   181   007FCC  D7FC               	bra	u47
   182   007FCE  2E02               	decfsz	(??_main+1)^0,f,c
   183   007FD0  D7FA               	bra	u47
   184   007FD2  D000               	nop2	
   185   007FD4                     
   186                           ;EntradasYSalidas.c: 84:         if(PORTAbits.RA0==1 || PORTBbits.RB2==0 ){
   187   007FD4  B080               	btfsc	128,0,c	;volatile
   188   007FD6  EFEF  F03F         	goto	u11
   189   007FDA  EFF1  F03F         	goto	u10
   190   007FDE                     u11:
   191   007FDE  EFF8  F03F         	goto	l32
   192   007FE2                     u10:
   193   007FE2  B481               	btfsc	129,2,c	;volatile
   194   007FE4  EFF6  F03F         	goto	u21
   195   007FE8  EFF8  F03F         	goto	u20
   196   007FEC                     u21:
   197   007FEC  EFFB  F03F         	goto	l30
   198   007FF0                     u20:
   199   007FF0                     l32:
   200                           
   201                           ;EntradasYSalidas.c: 85:             LATCbits.LC0 = 1;
   202   007FF0  808B               	bsf	139,0,c	;volatile
   203                           
   204                           ;EntradasYSalidas.c: 86:         }else{
   205   007FF2  EFCF  F03F         	goto	l724
   206   007FF6                     l30:
   207                           
   208                           ;EntradasYSalidas.c: 87:             LATCbits.LC0 = 0;
   209   007FF6  908B               	bcf	139,0,c	;volatile
   210   007FF8  EFCF  F03F         	goto	l724
   211   007FFC  EF00  F000         	goto	start
   212   008000                     __end_of_main:
   213                           	callstack 0
   214   000000                     
   215                           	psect	rparam
   216   000000                     
   217                           	psect	idloc
   218                           
   219                           ;Config register IDLOC0 @ 0x200000
   220                           ;	unspecified, using default values
   221   200000                     	org	2097152
   222   200000  FF                 	db	255
   223                           
   224                           ;Config register IDLOC1 @ 0x200001
   225                           ;	unspecified, using default values
   226   200001                     	org	2097153
   227   200001  FF                 	db	255
   228                           
   229                           ;Config register IDLOC2 @ 0x200002
   230                           ;	unspecified, using default values
   231   200002                     	org	2097154
   232   200002  FF                 	db	255
   233                           
   234                           ;Config register IDLOC3 @ 0x200003
   235                           ;	unspecified, using default values
   236   200003                     	org	2097155
   237   200003  FF                 	db	255
   238                           
   239                           ;Config register IDLOC4 @ 0x200004
   240                           ;	unspecified, using default values
   241   200004                     	org	2097156
   242   200004  FF                 	db	255
   243                           
   244                           ;Config register IDLOC5 @ 0x200005
   245                           ;	unspecified, using default values
   246   200005                     	org	2097157
   247   200005  FF                 	db	255
   248                           
   249                           ;Config register IDLOC6 @ 0x200006
   250                           ;	unspecified, using default values
   251   200006                     	org	2097158
   252   200006  FF                 	db	255
   253                           
   254                           ;Config register IDLOC7 @ 0x200007
   255                           ;	unspecified, using default values
   256   200007                     	org	2097159
   257   200007  FF                 	db	255
   258                           
   259                           	psect	config
   260                           
   261                           ;Config register CONFIG1L @ 0x300000
   262                           ;	unspecified, using default values
   263                           ;	PLL Prescaler Selection bits
   264                           ;	PLLDIV = 0x0, unprogrammed default
   265                           ;	System Clock Postscaler Selection bits
   266                           ;	CPUDIV = 0x0, unprogrammed default
   267                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   268                           ;	USBDIV = 0x0, unprogrammed default
   269   300000                     	org	3145728
   270   300000  00                 	db	0
   271                           
   272                           ;Config register CONFIG1H @ 0x300001
   273                           ;	unspecified, using default values
   274                           ;	Oscillator Selection bits
   275                           ;	FOSC = 0x5, unprogrammed default
   276                           ;	Fail-Safe Clock Monitor Enable bit
   277                           ;	FCMEN = 0x0, unprogrammed default
   278                           ;	Internal/External Oscillator Switchover bit
   279                           ;	IESO = 0x0, unprogrammed default
   280   300001                     	org	3145729
   281   300001  05                 	db	5
   282                           
   283                           ;Config register CONFIG2L @ 0x300002
   284                           ;	Power-up Timer Enable bit
   285                           ;	PWRT = OFF, PWRT disabled
   286                           ;	Brown-out Reset Enable bits
   287                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   288                           ;	Brown-out Reset Voltage bits
   289                           ;	BORV = 3, Minimum setting 2.05V
   290                           ;	USB Voltage Regulator Enable bit
   291                           ;	VREGEN = OFF, USB voltage regulator disabled
   292   300002                     	org	3145730
   293   300002  19                 	db	25
   294                           
   295                           ;Config register CONFIG2H @ 0x300003
   296                           ;	Watchdog Timer Enable bit
   297                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   298                           ;	Watchdog Timer Postscale Select bits
   299                           ;	WDTPS = 32768, 1:32768
   300   300003                     	org	3145731
   301   300003  1E                 	db	30
   302                           
   303                           ; Padding undefined space
   304   300004                     	org	3145732
   305   300004  FF                 	db	255
   306                           
   307                           ;Config register CONFIG3H @ 0x300005
   308                           ;	CCP2 MUX bit
   309                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   310                           ;	PORTB A/D Enable bit
   311                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   312                           ;	Low-Power Timer 1 Oscillator Enable bit
   313                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   314                           ;	MCLR Pin Enable bit
   315                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   316   300005                     	org	3145733
   317   300005  81                 	db	129
   318                           
   319                           ;Config register CONFIG4L @ 0x300006
   320                           ;	Stack Full/Underflow Reset Enable bit
   321                           ;	STVREN = ON, Stack full/underflow will cause Reset
   322                           ;	Single-Supply ICSP Enable bit
   323                           ;	LVP = ON, Single-Supply ICSP enabled
   324                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   325                           ;	ICPRT = OFF, ICPORT disabled
   326                           ;	Extended Instruction Set Enable bit
   327                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   328                           ;	Background Debugger Enable bit
   329                           ;	DEBUG = 0x1, unprogrammed default
   330   300006                     	org	3145734
   331   300006  85                 	db	133
   332                           
   333                           ; Padding undefined space
   334   300007                     	org	3145735
   335   300007  FF                 	db	255
   336                           
   337                           ;Config register CONFIG5L @ 0x300008
   338                           ;	Code Protection bit
   339                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   340                           ;	Code Protection bit
   341                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   342                           ;	Code Protection bit
   343                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   344                           ;	Code Protection bit
   345                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   346   300008                     	org	3145736
   347   300008  0F                 	db	15
   348                           
   349                           ;Config register CONFIG5H @ 0x300009
   350                           ;	Boot Block Code Protection bit
   351                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   352                           ;	Data EEPROM Code Protection bit
   353                           ;	CPD = OFF, Data EEPROM is not code-protected
   354   300009                     	org	3145737
   355   300009  C0                 	db	192
   356                           
   357                           ;Config register CONFIG6L @ 0x30000A
   358                           ;	Write Protection bit
   359                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   360                           ;	Write Protection bit
   361                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   362                           ;	Write Protection bit
   363                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   364                           ;	Write Protection bit
   365                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   366   30000A                     	org	3145738
   367   30000A  0F                 	db	15
   368                           
   369                           ;Config register CONFIG6H @ 0x30000B
   370                           ;	Configuration Register Write Protection bit
   371                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   372                           ;	Boot Block Write Protection bit
   373                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   374                           ;	Data EEPROM Write Protection bit
   375                           ;	WRTD = OFF, Data EEPROM is not write-protected
   376   30000B                     	org	3145739
   377   30000B  E0                 	db	224
   378                           
   379                           ;Config register CONFIG7L @ 0x30000C
   380                           ;	Table Read Protection bit
   381                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   382                           ;	Table Read Protection bit
   383                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   384                           ;	Table Read Protection bit
   385                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   386                           ;	Table Read Protection bit
   387                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   388   30000C                     	org	3145740
   389   30000C  0F                 	db	15
   390                           
   391                           ;Config register CONFIG7H @ 0x30000D
   392                           ;	Boot Block Table Read Protection bit
   393                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   394   30000D                     	org	3145741
   395   30000D  40                 	db	64
   396                           tosu	equ	0xFFF
   397                           tosh	equ	0xFFE
   398                           tosl	equ	0xFFD
   399                           stkptr	equ	0xFFC
   400                           pclatu	equ	0xFFB
   401                           pclath	equ	0xFFA
   402                           pcl	equ	0xFF9
   403                           tblptru	equ	0xFF8
   404                           tblptrh	equ	0xFF7
   405                           tblptrl	equ	0xFF6
   406                           tablat	equ	0xFF5
   407                           prodh	equ	0xFF4
   408                           prodl	equ	0xFF3
   409                           indf0	equ	0xFEF
   410                           postinc0	equ	0xFEE
   411                           postdec0	equ	0xFED
   412                           preinc0	equ	0xFEC
   413                           plusw0	equ	0xFEB
   414                           fsr0h	equ	0xFEA
   415                           fsr0l	equ	0xFE9
   416                           wreg	equ	0xFE8
   417                           indf1	equ	0xFE7
   418                           postinc1	equ	0xFE6
   419                           postdec1	equ	0xFE5
   420                           preinc1	equ	0xFE4
   421                           plusw1	equ	0xFE3
   422                           fsr1h	equ	0xFE2
   423                           fsr1l	equ	0xFE1
   424                           bsr	equ	0xFE0
   425                           indf2	equ	0xFDF
   426                           postinc2	equ	0xFDE
   427                           postdec2	equ	0xFDD
   428                           preinc2	equ	0xFDC
   429                           plusw2	equ	0xFDB
   430                           fsr2h	equ	0xFDA
   431                           fsr2l	equ	0xFD9
   432                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
ABS                  0      0       0       3        0.0%
DATA                 0      0       0       4        0.0%
BITBANK0            A0      0       0       5        0.0%
BANK0               A0      0       0       6        0.0%
BITBANK1           100      0       0       7        0.0%
BANK1              100      0       0       8        0.0%
BITBANK2           100      0       0       9        0.0%
BANK2              100      0       0      10        0.0%
BITBANK3           100      0       0      11        0.0%
BANK3              100      0       0      12        0.0%
BITBANK4           100      0       0      13        0.0%
BANK4              100      0       0      14        0.0%
BITBANK5           100      0       0      15        0.0%
BANK5              100      0       0      16        0.0%
BITBANK6           100      0       0      17        0.0%
BANK6              100      0       0      18        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BITBIGSFRhh          E      0       0      21        0.0%
BITBIGSFRhl         2F      0       0      22        0.0%
BITBIGSFRlh         2B      0       0      23        0.0%
BITBIGSFRlllh        5      0       0      24        0.0%
BITBIGSFRllllh       9      0       0      25        0.0%
BITBIGSFRlllll      20      0       0      26        0.0%
BIGRAM             7FF      0       0      27        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.40 build 20220703182018 
Symbol Table                                                                                   Wed Jan 25 22:02:32 2023

                     l30 7FF6                       l32 7FF0                       u10 7FE2  
                     u11 7FDE                       u20 7FF0                       u21 7FEC  
                     u37 7FAA                       u47 7FC6                      l720 7F96  
                    l712 7F88                      l730 7FD4                      l722 7F9C  
                    l714 7F8C                      l732 7FE2                      l724 7F9E  
                    l716 7F92                      l726 7FA0                      l718 7F94  
                    l728 7FB8                      wreg 000FE8                     _LATD 000F8C  
                   _main 7F88                     start 0000             ___param_bank 000000  
                  ?_main 0001                    _TRISA 000F92                    _TRISB 000F93  
                  _TRISD 000F95          __initialization 7F82             __end_of_main 8000  
                 ??_main 0001            __activetblptr 000000                   isa$std 000001  
             __accesstop 0060  __end_of__initialization 7F82            ___rparam_used 000001  
         __pcstackCOMRAM 0001                  __Hparam 0000                  __Lparam 0000  
                __pcinit 7F82                  __ramtop 0800                  __ptext0 7F88  
   end_of_initialization 7F82                _PORTAbits 000F80                _PORTBbits 000F81  
              _TRISCbits 000F94      start_initialization 7F82                 _LATCbits 000F8B  
               _LATDbits 000F8C               _ADCON1bits 000FC1              _INTCON2bits 000FF1  
               __Hrparam 0000                 __Lrparam 0000                 isa$xinst 000000  
