{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557384597252 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557384597398 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  9 15:49:57 2019 " "Processing started: Thu May  9 15:49:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557384597398 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557384597398 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557384597398 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1557384597629 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1557384597630 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SE se processor.v(26) " "Verilog HDL Declaration information at processor.v(26): object \"SE\" differs only in case from object \"se\" in the same scope" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557384606548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557384606551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557384606551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopenable.v 1 1 " "Found 1 design units, including 1 entities, in source file flopenable.v" { { "Info" "ISGN_ENTITY_NAME" "1 flopenable " "Found entity 1: flopenable" {  } { { "flopenable.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/flopenable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557384606561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557384606561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcbranch.v 1 1 " "Found 1 design units, including 1 entities, in source file pcbranch.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcbranch " "Found entity 1: pcbranch" {  } { { "pcbranch.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/pcbranch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557384606573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557384606573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard.v 1 1 " "Found 1 design units, including 1 entities, in source file hazard.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard " "Found entity 1: hazard" {  } { { "hazard.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/hazard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557384606582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557384606582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/016/a0163072/CPU/git/datapath/mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/016/a0163072/CPU/git/datapath/mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "../datapath/mux3.v" "" { Text "/export/home/016/a0163072/CPU/git/datapath/mux3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557384606597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557384606597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopenablepc.v 1 1 " "Found 1 design units, including 1 entities, in source file flopenablepc.v" { { "Info" "ISGN_ENTITY_NAME" "1 flopenablepc " "Found entity 1: flopenablepc" {  } { { "flopenablepc.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/flopenablepc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557384606606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557384606606 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pcbranchD processor.v(60) " "Verilog HDL Implicit Net warning at processor.v(60): created implicit net for \"pcbranchD\"" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557384606606 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rsD processor.v(130) " "Verilog HDL Implicit Net warning at processor.v(130): created implicit net for \"rsD\"" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 130 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557384606606 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rdD processor.v(130) " "Verilog HDL Implicit Net warning at processor.v(130): created implicit net for \"rdD\"" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 130 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557384606606 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557384606674 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jumpE processor.v(25) " "Verilog HDL or VHDL warning at processor.v(25): object \"jumpE\" assigned a value but never read" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557384606675 "|processor"}
{ "Warning" "WSGN_SEARCH_FILE" "/export/home/016/a0163072/CPU/git/controller/controller.v 1 1 " "Using design file /export/home/016/a0163072/CPU/git/controller/controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "/export/home/016/a0163072/CPU/git/controller/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557384606732 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1557384606732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:c " "Elaborating entity \"controller\" for hierarchy \"controller:c\"" {  } { { "processor.v" "c" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557384606732 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/export/home/016/a0163072/CPU/git/controller/maindec.v 1 1 " "Using design file /export/home/016/a0163072/CPU/git/controller/maindec.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 maindec " "Found entity 1: maindec" {  } { { "maindec.v" "" { Text "/export/home/016/a0163072/CPU/git/controller/maindec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557384606779 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1557384606779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec controller:c\|maindec:md " "Elaborating entity \"maindec\" for hierarchy \"controller:c\|maindec:md\"" {  } { { "controller.v" "md" { Text "/export/home/016/a0163072/CPU/git/controller/controller.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557384606779 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 13 maindec.v(17) " "Verilog HDL assignment warning at maindec.v(17): truncated value with size 14 to match size of target (13)" {  } { { "maindec.v" "" { Text "/export/home/016/a0163072/CPU/git/controller/maindec.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557384606779 "|processor|controller:c|maindec:md"}
{ "Warning" "WSGN_SEARCH_FILE" "/export/home/016/a0163072/CPU/git/controller/aludec.v 1 1 " "Using design file /export/home/016/a0163072/CPU/git/controller/aludec.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 aludec " "Found entity 1: aludec" {  } { { "aludec.v" "" { Text "/export/home/016/a0163072/CPU/git/controller/aludec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557384606818 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1557384606818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec controller:c\|aludec:ad " "Elaborating entity \"aludec\" for hierarchy \"controller:c\|aludec:ad\"" {  } { { "controller.v" "ad" { Text "/export/home/016/a0163072/CPU/git/controller/controller.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557384606818 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alucontrol aludec.v(7) " "Verilog HDL Always Construct warning at aludec.v(7): inferring latch(es) for variable \"alucontrol\", which holds its previous value in one or more paths through the always construct" {  } { { "aludec.v" "" { Text "/export/home/016/a0163072/CPU/git/controller/aludec.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1557384606838 "|processor|controller:c|aludec:ad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alucontrol\[0\] aludec.v(7) " "Inferred latch for \"alucontrol\[0\]\" at aludec.v(7)" {  } { { "aludec.v" "" { Text "/export/home/016/a0163072/CPU/git/controller/aludec.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557384606838 "|processor|controller:c|aludec:ad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alucontrol\[1\] aludec.v(7) " "Inferred latch for \"alucontrol\[1\]\" at aludec.v(7)" {  } { { "aludec.v" "" { Text "/export/home/016/a0163072/CPU/git/controller/aludec.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557384606838 "|processor|controller:c|aludec:ad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alucontrol\[2\] aludec.v(7) " "Inferred latch for \"alucontrol\[2\]\" at aludec.v(7)" {  } { { "aludec.v" "" { Text "/export/home/016/a0163072/CPU/git/controller/aludec.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557384606838 "|processor|controller:c|aludec:ad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alucontrol\[3\] aludec.v(7) " "Inferred latch for \"alucontrol\[3\]\" at aludec.v(7)" {  } { { "aludec.v" "" { Text "/export/home/016/a0163072/CPU/git/controller/aludec.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557384606838 "|processor|controller:c|aludec:ad"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenablepc flopenablepc:pcreg " "Elaborating entity \"flopenablepc\" for hierarchy \"flopenablepc:pcreg\"" {  } { { "processor.v" "pcreg" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557384606840 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder.v 1 1 " "Using design file adder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557384606879 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1557384606879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"adder:pcadd1\"" {  } { { "processor.v" "pcadd1" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557384606879 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2.v 1 1 " "Using design file mux2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557384606919 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1557384606919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:pcbrmux " "Elaborating entity \"mux2\" for hierarchy \"mux2:pcbrmux\"" {  } { { "processor.v" "pcbrmux" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557384606919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenable flopenable:IFID " "Elaborating entity \"flopenable\" for hierarchy \"flopenable:IFID\"" {  } { { "processor.v" "IFID" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557384606935 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 flopenable.v(8) " "Verilog HDL assignment warning at flopenable.v(8): truncated value with size 32 to match size of target (16)" {  } { { "flopenable.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/flopenable.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557384606936 "|processor|flopenable:IFID"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 flopenable.v(9) " "Verilog HDL assignment warning at flopenable.v(9): truncated value with size 32 to match size of target (16)" {  } { { "flopenable.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/flopenable.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557384606936 "|processor|flopenable:IFID"}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "regfile.v(11) " "Verilog HDL Event Control warning at regfile.v(11): Event Control contains a complex event expression" {  } { { "regfile.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/regfile.v" 11 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1557384606974 ""}
{ "Warning" "WSGN_SEARCH_FILE" "regfile.v 1 1 " "Using design file regfile.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557384606975 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1557384606975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:re " "Elaborating entity \"regfile\" for hierarchy \"regfile:re\"" {  } { { "processor.v" "re" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557384606976 ""}
{ "Warning" "WSGN_SEARCH_FILE" "signext.v 1 1 " "Using design file signext.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 signext " "Found entity 1: signext" {  } { { "signext.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/signext.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557384607014 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1557384607014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signext signext:se " "Elaborating entity \"signext\" for hierarchy \"signext:se\"" {  } { { "processor.v" "se" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557384607014 ""}
{ "Warning" "WSGN_SEARCH_FILE" "flopr.v 1 1 " "Using design file flopr.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/flopr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557384607050 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1557384607050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr flopr:IDEX " "Elaborating entity \"flopr\" for hierarchy \"flopr:IDEX\"" {  } { { "processor.v" "IDEX" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557384607053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 mux3:aemux " "Elaborating entity \"mux3\" for hierarchy \"mux3:aemux\"" {  } { { "processor.v" "aemux" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557384607087 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mux3.v(9) " "Verilog HDL Case Statement warning at mux3.v(9): incomplete case statement has no default case item" {  } { { "../datapath/mux3.v" "" { Text "/export/home/016/a0163072/CPU/git/datapath/mux3.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1557384607109 "|processor|mux3:srcaemux"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "mux mux mux3.v(7) " "Verilog HDL warning at mux3.v(7): variable mux in static task or function mux may have unintended latch behavior" {  } { { "../datapath/mux3.v" "" { Text "/export/home/016/a0163072/CPU/git/datapath/mux3.v" 7 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Analysis & Synthesis" 0 -1 1557384607109 "|processor|mux3:srcaemux"}
{ "Warning" "WVRFX_VERI_FUNCTION_MAY_RETURN_X" "mux mux3.v(7) " "Verilog HDL Function Declaration warning at mux3.v(7): function \"mux\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" {  } { { "../datapath/mux3.v" "" { Text "/export/home/016/a0163072/CPU/git/datapath/mux3.v" 7 0 0 } }  } 0 10241 "Verilog HDL Function Declaration warning at %2!s!: function \"%1!s!\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" 0 0 "Analysis & Synthesis" 0 -1 1557384607110 "|processor|mux3:srcaemux"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mux 0 mux3.v(7) " "Net \"mux\" at mux3.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../datapath/mux3.v" "" { Text "/export/home/016/a0163072/CPU/git/datapath/mux3.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1557384607110 "|processor|mux3:srcaemux"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ALU.v(40) " "Verilog HDL information at ALU.v(40): always construct contains both blocking and non-blocking assignments" {  } { { "ALU.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/ALU.v" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1557384607144 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ALU.v 1 1 " "Using design file ALU.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557384607145 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1557384607145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "processor.v" "alu" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557384607147 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ALU.v(27) " "Verilog HDL assignment warning at ALU.v(27): truncated value with size 32 to match size of target (16)" {  } { { "ALU.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/ALU.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557384607166 "|processor|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:writeregdestination " "Elaborating entity \"mux2\" for hierarchy \"mux2:writeregdestination\"" {  } { { "processor.v" "writeregdestination" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557384607170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr flopr:EXMEM " "Elaborating entity \"flopr\" for hierarchy \"flopr:EXMEM\"" {  } { { "processor.v" "EXMEM" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557384607177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcbranch pcbranch:pcbr " "Elaborating entity \"pcbranch\" for hierarchy \"pcbranch:pcbr\"" {  } { { "processor.v" "pcbr" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557384607202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr flopr:MEMWB " "Elaborating entity \"flopr\" for hierarchy \"flopr:MEMWB\"" {  } { { "processor.v" "MEMWB" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557384607223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard hazard:haz " "Elaborating entity \"hazard\" for hierarchy \"hazard:haz\"" {  } { { "processor.v" "haz" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557384607229 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 hazard.v(15) " "Verilog HDL assignment warning at hazard.v(15): truncated value with size 2 to match size of target (1)" {  } { { "hazard.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/hazard.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557384607251 "|processor|hazard:haz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 hazard.v(17) " "Verilog HDL assignment warning at hazard.v(17): truncated value with size 2 to match size of target (1)" {  } { { "hazard.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/hazard.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557384607251 "|processor|hazard:haz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 hazard.v(19) " "Verilog HDL assignment warning at hazard.v(19): truncated value with size 2 to match size of target (1)" {  } { { "hazard.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/hazard.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557384607251 "|processor|hazard:haz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 hazard.v(23) " "Verilog HDL assignment warning at hazard.v(23): truncated value with size 2 to match size of target (1)" {  } { { "hazard.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/hazard.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557384607251 "|processor|hazard:haz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 hazard.v(25) " "Verilog HDL assignment warning at hazard.v(25): truncated value with size 2 to match size of target (1)" {  } { { "hazard.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/hazard.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557384607251 "|processor|hazard:haz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 hazard.v(27) " "Verilog HDL assignment warning at hazard.v(27): truncated value with size 2 to match size of target (1)" {  } { { "hazard.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/hazard.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557384607251 "|processor|hazard:haz"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "forwardBE\[1\] " "Net \"forwardBE\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "forwardBE\[1\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607317 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1557384607317 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "forwardAE\[1\] " "Net \"forwardAE\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "forwardAE\[1\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607318 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "forwardBE\[1\] " "Net \"forwardBE\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "forwardBE\[1\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607318 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1557384607318 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "forwardAE\[1\] " "Net \"forwardAE\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "forwardAE\[1\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607318 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "forwardBE\[1\] " "Net \"forwardBE\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "forwardBE\[1\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607318 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1557384607318 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "forwardAE\[1\] " "Net \"forwardAE\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "forwardAE\[1\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607318 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "forwardBE\[1\] " "Net \"forwardBE\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "forwardBE\[1\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607318 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1557384607318 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "forwardAE\[1\] " "Net \"forwardAE\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "forwardAE\[1\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "forwardBE\[1\] " "Net \"forwardBE\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "forwardBE\[1\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607319 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1557384607319 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instrD\[3\] " "Net \"instrD\[3\]\" is missing source, defaulting to GND" {  } { { "processor.v" "instrD\[3\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607320 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instrD\[2\] " "Net \"instrD\[2\]\" is missing source, defaulting to GND" {  } { { "processor.v" "instrD\[2\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607320 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instrD\[1\] " "Net \"instrD\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "instrD\[1\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607320 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instrD\[0\] " "Net \"instrD\[0\]\" is missing source, defaulting to GND" {  } { { "processor.v" "instrD\[0\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607320 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "forwardAE\[1\] " "Net \"forwardAE\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "forwardAE\[1\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607320 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "forwardBE\[1\] " "Net \"forwardBE\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "forwardBE\[1\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607320 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1557384607320 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instrD\[3\] " "Net \"instrD\[3\]\" is missing source, defaulting to GND" {  } { { "processor.v" "instrD\[3\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607320 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instrD\[2\] " "Net \"instrD\[2\]\" is missing source, defaulting to GND" {  } { { "processor.v" "instrD\[2\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607320 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instrD\[1\] " "Net \"instrD\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "instrD\[1\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607320 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instrD\[0\] " "Net \"instrD\[0\]\" is missing source, defaulting to GND" {  } { { "processor.v" "instrD\[0\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607320 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "forwardAE\[1\] " "Net \"forwardAE\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "forwardAE\[1\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607320 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "forwardBE\[1\] " "Net \"forwardBE\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "forwardBE\[1\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607320 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1557384607320 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instrD\[3\] " "Net \"instrD\[3\]\" is missing source, defaulting to GND" {  } { { "processor.v" "instrD\[3\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607320 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instrD\[2\] " "Net \"instrD\[2\]\" is missing source, defaulting to GND" {  } { { "processor.v" "instrD\[2\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607320 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instrD\[1\] " "Net \"instrD\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "instrD\[1\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607320 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instrD\[0\] " "Net \"instrD\[0\]\" is missing source, defaulting to GND" {  } { { "processor.v" "instrD\[0\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607320 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "forwardAE\[1\] " "Net \"forwardAE\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "forwardAE\[1\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607320 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "forwardBE\[1\] " "Net \"forwardBE\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "forwardBE\[1\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607320 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1557384607320 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcF\[15\] " "Net \"pcF\[15\]\" is missing source, defaulting to GND" {  } { { "processor.v" "pcF\[15\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607321 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcF\[14\] " "Net \"pcF\[14\]\" is missing source, defaulting to GND" {  } { { "processor.v" "pcF\[14\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607321 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcF\[13\] " "Net \"pcF\[13\]\" is missing source, defaulting to GND" {  } { { "processor.v" "pcF\[13\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607321 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcF\[12\] " "Net \"pcF\[12\]\" is missing source, defaulting to GND" {  } { { "processor.v" "pcF\[12\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607321 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcF\[11\] " "Net \"pcF\[11\]\" is missing source, defaulting to GND" {  } { { "processor.v" "pcF\[11\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607321 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcF\[10\] " "Net \"pcF\[10\]\" is missing source, defaulting to GND" {  } { { "processor.v" "pcF\[10\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607321 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcF\[9\] " "Net \"pcF\[9\]\" is missing source, defaulting to GND" {  } { { "processor.v" "pcF\[9\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607321 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcF\[8\] " "Net \"pcF\[8\]\" is missing source, defaulting to GND" {  } { { "processor.v" "pcF\[8\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607321 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instrD\[3\] " "Net \"instrD\[3\]\" is missing source, defaulting to GND" {  } { { "processor.v" "instrD\[3\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607321 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instrD\[2\] " "Net \"instrD\[2\]\" is missing source, defaulting to GND" {  } { { "processor.v" "instrD\[2\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607321 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instrD\[1\] " "Net \"instrD\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "instrD\[1\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607321 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instrD\[0\] " "Net \"instrD\[0\]\" is missing source, defaulting to GND" {  } { { "processor.v" "instrD\[0\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607321 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "forwardAE\[1\] " "Net \"forwardAE\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "forwardAE\[1\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607321 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "forwardBE\[1\] " "Net \"forwardBE\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "forwardBE\[1\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607321 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1557384607321 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcF\[15\] " "Net \"pcF\[15\]\" is missing source, defaulting to GND" {  } { { "processor.v" "pcF\[15\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcF\[14\] " "Net \"pcF\[14\]\" is missing source, defaulting to GND" {  } { { "processor.v" "pcF\[14\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcF\[13\] " "Net \"pcF\[13\]\" is missing source, defaulting to GND" {  } { { "processor.v" "pcF\[13\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcF\[12\] " "Net \"pcF\[12\]\" is missing source, defaulting to GND" {  } { { "processor.v" "pcF\[12\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcF\[11\] " "Net \"pcF\[11\]\" is missing source, defaulting to GND" {  } { { "processor.v" "pcF\[11\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcF\[10\] " "Net \"pcF\[10\]\" is missing source, defaulting to GND" {  } { { "processor.v" "pcF\[10\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcF\[9\] " "Net \"pcF\[9\]\" is missing source, defaulting to GND" {  } { { "processor.v" "pcF\[9\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcF\[8\] " "Net \"pcF\[8\]\" is missing source, defaulting to GND" {  } { { "processor.v" "pcF\[8\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instrD\[15\] " "Net \"instrD\[15\]\" is missing source, defaulting to GND" {  } { { "processor.v" "instrD\[15\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instrD\[14\] " "Net \"instrD\[14\]\" is missing source, defaulting to GND" {  } { { "processor.v" "instrD\[14\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instrD\[13\] " "Net \"instrD\[13\]\" is missing source, defaulting to GND" {  } { { "processor.v" "instrD\[13\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instrD\[12\] " "Net \"instrD\[12\]\" is missing source, defaulting to GND" {  } { { "processor.v" "instrD\[12\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instrD\[11\] " "Net \"instrD\[11\]\" is missing source, defaulting to GND" {  } { { "processor.v" "instrD\[11\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instrD\[10\] " "Net \"instrD\[10\]\" is missing source, defaulting to GND" {  } { { "processor.v" "instrD\[10\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instrD\[9\] " "Net \"instrD\[9\]\" is missing source, defaulting to GND" {  } { { "processor.v" "instrD\[9\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instrD\[8\] " "Net \"instrD\[8\]\" is missing source, defaulting to GND" {  } { { "processor.v" "instrD\[8\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instrD\[7\] " "Net \"instrD\[7\]\" is missing source, defaulting to GND" {  } { { "processor.v" "instrD\[7\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instrD\[6\] " "Net \"instrD\[6\]\" is missing source, defaulting to GND" {  } { { "processor.v" "instrD\[6\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instrD\[5\] " "Net \"instrD\[5\]\" is missing source, defaulting to GND" {  } { { "processor.v" "instrD\[5\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instrD\[4\] " "Net \"instrD\[4\]\" is missing source, defaulting to GND" {  } { { "processor.v" "instrD\[4\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instrD\[3\] " "Net \"instrD\[3\]\" is missing source, defaulting to GND" {  } { { "processor.v" "instrD\[3\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instrD\[2\] " "Net \"instrD\[2\]\" is missing source, defaulting to GND" {  } { { "processor.v" "instrD\[2\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instrD\[1\] " "Net \"instrD\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "instrD\[1\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instrD\[0\] " "Net \"instrD\[0\]\" is missing source, defaulting to GND" {  } { { "processor.v" "instrD\[0\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "forwardAE\[1\] " "Net \"forwardAE\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "forwardAE\[1\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "forwardBE\[1\] " "Net \"forwardBE\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "forwardBE\[1\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557384607322 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1557384607322 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:c\|aludec:ad\|alucontrol\[0\] " "LATCH primitive \"controller:c\|aludec:ad\|alucontrol\[0\]\" is permanently enabled" {  } { { "aludec.v" "" { Text "/export/home/016/a0163072/CPU/git/controller/aludec.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1557384607431 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "regfile:re\|rf " "RAM logic \"regfile:re\|rf\" is uninferred due to inappropriate RAM size" {  } { { "regfile.v" "rf" { Text "/export/home/016/a0163072/CPU/git/processor/regfile.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1557384607561 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1557384607561 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1557384607716 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pcF\[8\] GND " "Pin \"pcF\[8\]\" is stuck at GND" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557384607751 "|processor|pcF[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pcF\[9\] GND " "Pin \"pcF\[9\]\" is stuck at GND" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557384607751 "|processor|pcF[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pcF\[10\] GND " "Pin \"pcF\[10\]\" is stuck at GND" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557384607751 "|processor|pcF[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pcF\[11\] GND " "Pin \"pcF\[11\]\" is stuck at GND" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557384607751 "|processor|pcF[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pcF\[12\] GND " "Pin \"pcF\[12\]\" is stuck at GND" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557384607751 "|processor|pcF[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pcF\[13\] GND " "Pin \"pcF\[13\]\" is stuck at GND" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557384607751 "|processor|pcF[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pcF\[14\] GND " "Pin \"pcF\[14\]\" is stuck at GND" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557384607751 "|processor|pcF[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pcF\[15\] GND " "Pin \"pcF\[15\]\" is stuck at GND" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557384607751 "|processor|pcF[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrD\[0\] GND " "Pin \"instrD\[0\]\" is stuck at GND" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557384607751 "|processor|instrD[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrD\[1\] GND " "Pin \"instrD\[1\]\" is stuck at GND" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557384607751 "|processor|instrD[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrD\[2\] GND " "Pin \"instrD\[2\]\" is stuck at GND" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557384607751 "|processor|instrD[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrD\[3\] GND " "Pin \"instrD\[3\]\" is stuck at GND" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557384607751 "|processor|instrD[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrD\[4\] GND " "Pin \"instrD\[4\]\" is stuck at GND" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557384607751 "|processor|instrD[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrD\[5\] GND " "Pin \"instrD\[5\]\" is stuck at GND" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557384607751 "|processor|instrD[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrD\[6\] GND " "Pin \"instrD\[6\]\" is stuck at GND" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557384607751 "|processor|instrD[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrD\[7\] GND " "Pin \"instrD\[7\]\" is stuck at GND" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557384607751 "|processor|instrD[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrD\[8\] GND " "Pin \"instrD\[8\]\" is stuck at GND" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557384607751 "|processor|instrD[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrD\[9\] GND " "Pin \"instrD\[9\]\" is stuck at GND" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557384607751 "|processor|instrD[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrD\[10\] GND " "Pin \"instrD\[10\]\" is stuck at GND" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557384607751 "|processor|instrD[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrD\[11\] GND " "Pin \"instrD\[11\]\" is stuck at GND" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557384607751 "|processor|instrD[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrD\[12\] GND " "Pin \"instrD\[12\]\" is stuck at GND" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557384607751 "|processor|instrD[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrD\[13\] GND " "Pin \"instrD\[13\]\" is stuck at GND" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557384607751 "|processor|instrD[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrD\[14\] GND " "Pin \"instrD\[14\]\" is stuck at GND" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557384607751 "|processor|instrD[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrD\[15\] GND " "Pin \"instrD\[15\]\" is stuck at GND" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557384607751 "|processor|instrD[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memwriteM GND " "Pin \"memwriteM\" is stuck at GND" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557384607751 "|processor|memwriteM"} { "Warning" "WMLS_MLS_STUCK_PIN" "haltW GND " "Pin \"haltW\" is stuck at GND" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557384607751 "|processor|haltW"} { "Warning" "WMLS_MLS_STUCK_PIN" "pcsrcD GND " "Pin \"pcsrcD\" is stuck at GND" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557384607751 "|processor|pcsrcD"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1557384607751 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1557384607816 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "144 " "144 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557384608073 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/export/home/016/a0163072/CPU/git/processor/output_files/processor.map.smsg " "Generated suppressed messages file /export/home/016/a0163072/CPU/git/processor/output_files/processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557384608112 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1557384608290 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557384608290 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrF\[0\] " "No output dependent on input pin \"instrF\[0\]\"" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557384608397 "|processor|instrF[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrF\[1\] " "No output dependent on input pin \"instrF\[1\]\"" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557384608397 "|processor|instrF[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrF\[2\] " "No output dependent on input pin \"instrF\[2\]\"" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557384608397 "|processor|instrF[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrF\[3\] " "No output dependent on input pin \"instrF\[3\]\"" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557384608397 "|processor|instrF[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrF\[4\] " "No output dependent on input pin \"instrF\[4\]\"" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557384608397 "|processor|instrF[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrF\[5\] " "No output dependent on input pin \"instrF\[5\]\"" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557384608397 "|processor|instrF[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrF\[6\] " "No output dependent on input pin \"instrF\[6\]\"" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557384608397 "|processor|instrF[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrF\[7\] " "No output dependent on input pin \"instrF\[7\]\"" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557384608397 "|processor|instrF[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrF\[8\] " "No output dependent on input pin \"instrF\[8\]\"" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557384608397 "|processor|instrF[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrF\[9\] " "No output dependent on input pin \"instrF\[9\]\"" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557384608397 "|processor|instrF[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrF\[10\] " "No output dependent on input pin \"instrF\[10\]\"" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557384608397 "|processor|instrF[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrF\[11\] " "No output dependent on input pin \"instrF\[11\]\"" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557384608397 "|processor|instrF[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrF\[12\] " "No output dependent on input pin \"instrF\[12\]\"" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557384608397 "|processor|instrF[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrF\[13\] " "No output dependent on input pin \"instrF\[13\]\"" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557384608397 "|processor|instrF[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrF\[14\] " "No output dependent on input pin \"instrF\[14\]\"" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557384608397 "|processor|instrF[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrF\[15\] " "No output dependent on input pin \"instrF\[15\]\"" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557384608397 "|processor|instrF[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1557384608397 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "290 " "Implemented 290 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1557384608398 ""} { "Info" "ICUT_CUT_TM_OPINS" "101 " "Implemented 101 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1557384608398 ""} { "Info" "ICUT_CUT_TM_LCELLS" "155 " "Implemented 155 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1557384608398 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1557384608398 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 154 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 154 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "998 " "Peak virtual memory: 998 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557384608431 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  9 15:50:08 2019 " "Processing ended: Thu May  9 15:50:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557384608431 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557384608431 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557384608431 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557384608431 ""}
