

================================================================
== Vitis HLS Report for 'backProp_64_8_8_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2'
================================================================
* Date:           Fri Mar 21 12:03:46 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.730 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       66|       66|  0.660 us|  0.660 us|   65|   65|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_40_1_VITIS_LOOP_41_2  |       64|       64|         1|          1|          1|    64|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.73>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%j_5 = alloca i32 1" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190->../layer.h:42->../layer.h:260]   --->   Operation 4 'alloca' 'j_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_28 = alloca i32 1" [../layer.h:40->../layer.h:260]   --->   Operation 5 'alloca' 'i_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%w_l_plus1_val_read = read i4096 @_ssdm_op_Read.ap_auto.i4096, i4096 %w_l_plus1_val"   --->   Operation 7 'read' 'w_l_plus1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.48ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 9 [1/1] (0.48ns)   --->   "%store_ln40 = store i4 0, i4 %i_28" [../layer.h:40->../layer.h:260]   --->   Operation 9 'store' 'store_ln40' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 10 [1/1] (0.48ns)   --->   "%store_ln55 = store i4 0, i4 %j_5" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190->../layer.h:42->../layer.h:260]   --->   Operation 10 'store' 'store_ln55' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [../layer.h:40->../layer.h:260]   --->   Operation 12 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.89ns)   --->   "%icmp_ln40 = icmp_eq  i7 %indvar_flatten_load, i7 64" [../layer.h:40->../layer.h:260]   --->   Operation 13 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.89ns)   --->   "%add_ln40 = add i7 %indvar_flatten_load, i7 1" [../layer.h:40->../layer.h:260]   --->   Operation 14 'add' 'add_ln40' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %for.inc8.i, void %VITIS_LOOP_82_2.i.preheader.exitStub" [../layer.h:40->../layer.h:260]   --->   Operation 15 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j_5_load = load i4 %j_5" [../layer.h:41->../layer.h:260]   --->   Operation 16 'load' 'j_5_load' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_28_load = load i4 %i_28" [../layer.h:40->../layer.h:260]   --->   Operation 17 'load' 'i_28_load' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.86ns)   --->   "%i = add i4 %i_28_load, i4 1" [../layer.h:40->../layer.h:260]   --->   Operation 18 'add' 'i' <Predicate = (!icmp_ln40)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_40_1_VITIS_LOOP_41_2_str"   --->   Operation 19 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 20 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.86ns)   --->   "%icmp_ln41 = icmp_eq  i4 %j_5_load, i4 8" [../layer.h:41->../layer.h:260]   --->   Operation 21 'icmp' 'icmp_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.45ns)   --->   "%select_ln40 = select i1 %icmp_ln41, i4 0, i4 %j_5_load" [../layer.h:40->../layer.h:260]   --->   Operation 22 'select' 'select_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.45ns)   --->   "%select_ln40_1 = select i1 %icmp_ln41, i4 %i, i4 %i_28_load" [../layer.h:40->../layer.h:260]   --->   Operation 23 'select' 'select_ln40_1' <Predicate = (!icmp_ln40)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i4 %select_ln40_1" [../layer.h:40->../layer.h:260]   --->   Operation 24 'trunc' 'trunc_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i4 %select_ln40" [../layer.h:41->../layer.h:260]   --->   Operation 25 'zext' 'zext_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln41 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../layer.h:41->../layer.h:260]   --->   Operation 26 'specpipeline' 'specpipeline_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i4 %select_ln40" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190->../layer.h:42->../layer.h:260]   --->   Operation 27 'trunc' 'trunc_ln56' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i6, i3 %trunc_ln40, i3 %trunc_ln56, i6 0" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190->../layer.h:42->../layer.h:260]   --->   Operation 28 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i12 %add_ln" [../layer.h:42->../layer.h:260]   --->   Operation 29 'zext' 'zext_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (2.13ns)   --->   "%lshr_ln42 = lshr i4096 %w_l_plus1_val_read, i4096 %zext_ln42" [../layer.h:42->../layer.h:260]   --->   Operation 30 'lshr' 'lshr_ln42' <Predicate = (!icmp_ln40)> <Delay = 2.13> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i4096 %lshr_ln42" [../layer.h:42->../layer.h:260]   --->   Operation 31 'trunc' 'trunc_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%bitcast_ln42 = bitcast i64 %trunc_ln42" [../layer.h:42->../layer.h:260]   --->   Operation 32 'bitcast' 'bitcast_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%w_l_plus1_T_addr = getelementptr i64 %w_l_plus1_T, i64 0, i64 %zext_ln41" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:42->../layer.h:260]   --->   Operation 33 'getelementptr' 'w_l_plus1_T_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%w_l_plus1_T_71_addr = getelementptr i64 %w_l_plus1_T_71, i64 0, i64 %zext_ln41" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:42->../layer.h:260]   --->   Operation 34 'getelementptr' 'w_l_plus1_T_71_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%w_l_plus1_T_72_addr = getelementptr i64 %w_l_plus1_T_72, i64 0, i64 %zext_ln41" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:42->../layer.h:260]   --->   Operation 35 'getelementptr' 'w_l_plus1_T_72_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%w_l_plus1_T_73_addr = getelementptr i64 %w_l_plus1_T_73, i64 0, i64 %zext_ln41" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:42->../layer.h:260]   --->   Operation 36 'getelementptr' 'w_l_plus1_T_73_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%w_l_plus1_T_74_addr = getelementptr i64 %w_l_plus1_T_74, i64 0, i64 %zext_ln41" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:42->../layer.h:260]   --->   Operation 37 'getelementptr' 'w_l_plus1_T_74_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%w_l_plus1_T_75_addr = getelementptr i64 %w_l_plus1_T_75, i64 0, i64 %zext_ln41" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:42->../layer.h:260]   --->   Operation 38 'getelementptr' 'w_l_plus1_T_75_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%w_l_plus1_T_76_addr = getelementptr i64 %w_l_plus1_T_76, i64 0, i64 %zext_ln41" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:42->../layer.h:260]   --->   Operation 39 'getelementptr' 'w_l_plus1_T_76_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%w_l_plus1_T_77_addr = getelementptr i64 %w_l_plus1_T_77, i64 0, i64 %zext_ln41" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:42->../layer.h:260]   --->   Operation 40 'getelementptr' 'w_l_plus1_T_77_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.03ns)   --->   "%switch_ln42 = switch i3 %trunc_ln40, void %arrayidx.i.i8.i65.case.7, i3 0, void %arrayidx.i.i8.i65.case.0, i3 1, void %arrayidx.i.i8.i65.case.1, i3 2, void %arrayidx.i.i8.i65.case.2, i3 3, void %arrayidx.i.i8.i65.case.3, i3 4, void %arrayidx.i.i8.i65.case.4, i3 5, void %arrayidx.i.i8.i65.case.5, i3 6, void %arrayidx.i.i8.i65.case.6" [../layer.h:42->../layer.h:260]   --->   Operation 41 'switch' 'switch_ln42' <Predicate = (!icmp_ln40)> <Delay = 1.03>
ST_1 : Operation 42 [1/1] (0.79ns)   --->   "%store_ln42 = store i64 %bitcast_ln42, i3 %w_l_plus1_T_76_addr" [../layer.h:42->../layer.h:260]   --->   Operation 42 'store' 'store_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 6)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx.i.i8.i65.exit" [../layer.h:42->../layer.h:260]   --->   Operation 43 'br' 'br_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 6)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.79ns)   --->   "%store_ln42 = store i64 %bitcast_ln42, i3 %w_l_plus1_T_75_addr" [../layer.h:42->../layer.h:260]   --->   Operation 44 'store' 'store_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 5)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx.i.i8.i65.exit" [../layer.h:42->../layer.h:260]   --->   Operation 45 'br' 'br_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 5)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.79ns)   --->   "%store_ln42 = store i64 %bitcast_ln42, i3 %w_l_plus1_T_74_addr" [../layer.h:42->../layer.h:260]   --->   Operation 46 'store' 'store_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 4)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx.i.i8.i65.exit" [../layer.h:42->../layer.h:260]   --->   Operation 47 'br' 'br_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 4)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.79ns)   --->   "%store_ln42 = store i64 %bitcast_ln42, i3 %w_l_plus1_T_73_addr" [../layer.h:42->../layer.h:260]   --->   Operation 48 'store' 'store_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 3)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx.i.i8.i65.exit" [../layer.h:42->../layer.h:260]   --->   Operation 49 'br' 'br_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 3)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.79ns)   --->   "%store_ln42 = store i64 %bitcast_ln42, i3 %w_l_plus1_T_72_addr" [../layer.h:42->../layer.h:260]   --->   Operation 50 'store' 'store_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 2)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx.i.i8.i65.exit" [../layer.h:42->../layer.h:260]   --->   Operation 51 'br' 'br_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 2)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.79ns)   --->   "%store_ln42 = store i64 %bitcast_ln42, i3 %w_l_plus1_T_71_addr" [../layer.h:42->../layer.h:260]   --->   Operation 52 'store' 'store_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx.i.i8.i65.exit" [../layer.h:42->../layer.h:260]   --->   Operation 53 'br' 'br_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 1)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.79ns)   --->   "%store_ln42 = store i64 %bitcast_ln42, i3 %w_l_plus1_T_addr" [../layer.h:42->../layer.h:260]   --->   Operation 54 'store' 'store_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 0)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx.i.i8.i65.exit" [../layer.h:42->../layer.h:260]   --->   Operation 55 'br' 'br_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 0)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.79ns)   --->   "%store_ln42 = store i64 %bitcast_ln42, i3 %w_l_plus1_T_77_addr" [../layer.h:42->../layer.h:260]   --->   Operation 56 'store' 'store_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 7)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx.i.i8.i65.exit" [../layer.h:42->../layer.h:260]   --->   Operation 57 'br' 'br_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 7)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.86ns)   --->   "%j = add i4 %select_ln40, i4 1" [../layer.h:41->../layer.h:260]   --->   Operation 58 'add' 'j' <Predicate = (!icmp_ln40)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.48ns)   --->   "%store_ln40 = store i7 %add_ln40, i7 %indvar_flatten" [../layer.h:40->../layer.h:260]   --->   Operation 59 'store' 'store_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.48>
ST_1 : Operation 60 [1/1] (0.48ns)   --->   "%store_ln40 = store i4 %select_ln40_1, i4 %i_28" [../layer.h:40->../layer.h:260]   --->   Operation 60 'store' 'store_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.48>
ST_1 : Operation 61 [1/1] (0.48ns)   --->   "%store_ln55 = store i4 %j, i4 %j_5" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190->../layer.h:42->../layer.h:260]   --->   Operation 61 'store' 'store_ln55' <Predicate = (!icmp_ln40)> <Delay = 0.48>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln41 = br void %for.inc.i" [../layer.h:41->../layer.h:260]   --->   Operation 62 'br' 'br_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 63 'ret' 'ret_ln0' <Predicate = (icmp_ln40)> <Delay = 0.48>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 4.730ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln40', ../layer.h:40->../layer.h:260) of constant 0 on local variable 'i', ../layer.h:40->../layer.h:260 [15]  (0.489 ns)
	'load' operation 4 bit ('i_28_load', ../layer.h:40->../layer.h:260) on local variable 'i', ../layer.h:40->../layer.h:260 [25]  (0.000 ns)
	'add' operation 4 bit ('i', ../layer.h:40->../layer.h:260) [26]  (0.868 ns)
	'select' operation 4 bit ('select_ln40_1', ../layer.h:40->../layer.h:260) [31]  (0.450 ns)
	'lshr' operation 4096 bit ('lshr_ln42', ../layer.h:42->../layer.h:260) [38]  (2.133 ns)
	'store' operation 0 bit ('store_ln42', ../layer.h:42->../layer.h:260) of variable 'bitcast_ln42', ../layer.h:42->../layer.h:260 on array 'w_l_plus1_T_76' [51]  (0.790 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
