# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../room.ip_user_files/bd/counter_4/sim/counter_4.v" \
"../../../../room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_0_8/sim/counter_4_util_vector_logic_0_8.v" \
"../../../../room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_2_7/sim/counter_4_util_vector_logic_2_7.v" \
"../../../../room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_0_10/sim/counter_4_util_vector_logic_0_10.v" \
"../../../../room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_2_9/sim/counter_4_util_vector_logic_2_9.v" \
"../../../../room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_0_17/sim/counter_4_util_vector_logic_0_17.v" \
"../../../../room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_0_18/sim/counter_4_util_vector_logic_0_18.v" \
"../../../../room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_2_16/sim/counter_4_util_vector_logic_2_16.v" \
"../../../../room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_0_19/sim/counter_4_util_vector_logic_0_19.v" \
"../../../../room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_2_17/sim/counter_4_util_vector_logic_2_17.v" \
"../../../../room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_0_20/sim/counter_4_util_vector_logic_0_20.v" \
"../../../../room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_2_18/sim/counter_4_util_vector_logic_2_18.v" \
"../../../../room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_0_21/sim/counter_4_util_vector_logic_0_21.v" \
"../../../../room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_2_19/sim/counter_4_util_vector_logic_2_19.v" \
"../../../../room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_0_22/sim/counter_4_util_vector_logic_0_22.v" \
"../../../../room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_2_20/sim/counter_4_util_vector_logic_2_20.v" \
"../../../../room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_0_23/sim/counter_4_util_vector_logic_0_23.v" \
"../../../../room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_2_21/sim/counter_4_util_vector_logic_2_21.v" \
"../../../../room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_0_24/sim/counter_4_util_vector_logic_0_24.v" \
"../../../../room.srcs/sources_1/new/testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
