{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09993,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.1,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 6.90293e-05,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 4.51328e-05,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 7.37346e-06,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 4.51328e-05,
	"finish__design__instance__count__class:timing_repair_buffer": 4,
	"finish__design__instance__area__class:timing_repair_buffer": 3.192,
	"finish__design__instance__count__class:sequential_cell": 1,
	"finish__design__instance__area__class:sequential_cell": 2.66,
	"finish__design__instance__count__class:multi_input_combinational_cell": 2,
	"finish__design__instance__area__class:multi_input_combinational_cell": 2.128,
	"finish__design__instance__count": 7,
	"finish__design__instance__area": 7.98,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.521665,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.945603,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.943669,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 2.15058e-06,
	"finish__power__switching__total": 8.34261e-07,
	"finish__power__leakage__total": 1.75368e-07,
	"finish__power__total": 3.16021e-06,
	"finish__design__io": 4,
	"finish__design__die__area": 6400,
	"finish__design__core__area": 3519.18,
	"finish__design__instance__count": 91,
	"finish__design__instance__area": 30.324,
	"finish__design__instance__count__stdcell": 91,
	"finish__design__instance__area__stdcell": 30.324,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.00861678,
	"finish__design__instance__utilization__stdcell": 0.00861678,
	"finish__design__rows": 42,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 42,
	"finish__design__sites": 13230,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 13230,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}