block/ADTM:
  description: Advanced timer.
  items:
    - name: CTLR1
      description: control register 1.
      byte_offset: 0
      fieldset: CTLR1
    - name: CTLR2
      description: control register 2.
      byte_offset: 4
      fieldset: CTLR2
    - name: SMCFGR
      description: slave mode control register.
      byte_offset: 8
      fieldset: SMCFGR
    - name: DMAINTENR
      description: DMA/Interrupt enable register.
      byte_offset: 12
      fieldset: DMAINTENR
    - name: INTFR
      description: status register.
      byte_offset: 16
      fieldset: INTFR
    - name: SWEVGR
      description: event generation register.
      byte_offset: 20
      fieldset: SWEVGR
    - name: CHCTLR_Input
      description: capture/compare mode register 1 (input mode).
      array:
        len: 2
        stride: 4
      byte_offset: 24
      fieldset: CHCTLR_Input
    - name: CHCTLR_Output
      description: capture/compare mode register (output mode).
      array:
        len: 2
        stride: 4
      byte_offset: 24
      fieldset: CHCTLR_Output
    - name: CCER
      description: capture/compare enable register.
      byte_offset: 32
      fieldset: CCER
    - name: CNT
      description: counter.
      byte_offset: 36
      bit_size: 16
    - name: PSC
      description: prescaler.
      byte_offset: 40
      bit_size: 16
    - name: ATRLR
      description: auto-reload register.
      byte_offset: 44
      bit_size: 16
    - name: RPTCR
      description: repetition counter register.
      byte_offset: 48
      fieldset: RPTCR
    - name: CHCVR
      description: capture/compare register 1.
      array:
        len: 4
        stride: 4
      byte_offset: 52
      bit_size: 16
    - name: BDTR
      description: break and dead-time register.
      byte_offset: 68
      fieldset: BDTR
    - name: DMACFGR
      description: DMA control register.
      byte_offset: 72
      fieldset: DMACFGR
    - name: DMAADR
      description: DMA address for full transfer.
      byte_offset: 76
      fieldset: DMAADR
    - name: SPEC
      description: SPEC.
      byte_offset: 80
      bit_size: 16
      fieldset: SPEC
block/GPTM:
  description: General purpose timer, 16bit.
  items:
    - name: CTLR1
      description: control register 1.
      byte_offset: 0
      fieldset: CTLR1
    - name: CTLR2
      description: control register 2.
      byte_offset: 4
      fieldset: CTLR2
    - name: SMCFGR
      description: slave mode control register.
      byte_offset: 8
      fieldset: SMCFGR
    - name: DMAINTENR
      description: DMA/Interrupt enable register.
      byte_offset: 12
      fieldset: DMAINTENR
    - name: INTFR
      description: status register.
      byte_offset: 16
      fieldset: INTFR
    - name: SWEVGR
      description: event generation register.
      byte_offset: 20
      fieldset: SWEVGR
    - name: CHCTLR_Input
      description: capture/compare mode register 1 (input mode).
      array:
        len: 2
        stride: 4
      byte_offset: 24
      fieldset: CHCTLR_Input
    - name: CHCTLR_Output
      description: capture/compare mode register 1 (output mode).
      array:
        len: 2
        stride: 4
      byte_offset: 24
      fieldset: CHCTLR_Output
    - name: CCER
      description: capture/compare enable register.
      byte_offset: 32
      fieldset: CCER
    - name: CNT
      description: counter.
      byte_offset: 36
      bit_size: 16
    - name: PSC
      description: prescaler.
      byte_offset: 40
      bit_size: 16
    - name: ATRLR
      description: auto-reload register.
      byte_offset: 44
      bit_size: 16
    - name: CHCVR
      description: capture/compare register 1.
      array:
        len: 4
        stride: 4
      byte_offset: 52
      bit_size: 16
    - name: DMACFGR
      description: DMA control register.
      byte_offset: 72
      fieldset: DMACFGR
    - name: DMAADR
      description: DMA address for full transfer.
      byte_offset: 76
      fieldset: DMAADR
block/GPTM32:
  description: General purpose timer, 32bit.
  items:
    - name: CTLR1
      description: control register 1.
      byte_offset: 0
      fieldset: CTLR1
    - name: CTLR2
      description: control register 2.
      byte_offset: 4
      fieldset: CTLR2
    - name: SMCFGR
      description: slave mode control register.
      byte_offset: 8
      fieldset: SMCFGR
    - name: DMAINTENR
      description: DMA/Interrupt enable register.
      byte_offset: 12
      fieldset: DMAINTENR
    - name: INTFR
      description: status register.
      byte_offset: 16
      fieldset: INTFR
    - name: SWEVGR
      description: event generation register.
      byte_offset: 20
      fieldset: SWEVGR
    - name: CHCTLR_Input
      description: capture/compare mode register 1 (input mode).
      array:
        len: 2
        stride: 4
      byte_offset: 24
      fieldset: CHCTLR_Input
    - name: CHCTLR_Output
      description: capture/compare mode register 1 (output mode).
      array:
        len: 2
        stride: 4
      byte_offset: 24
      fieldset: CHCTLR_Output
    - name: CCER
      description: capture/compare enable register.
      byte_offset: 32
      fieldset: CCER
    - name: CNT
      description: counter, 32bit.
      byte_offset: 36
      bit_size: 32
    - name: PSC
      description: prescaler.
      byte_offset: 40
      bit_size: 16
    - name: ATRLR
      description: auto-reload register, 32bit.
      byte_offset: 44
      bit_size: 32
    - name: CHCVR
      description: capture/compare register, 32bit.
      array:
        len: 4
        stride: 4
      byte_offset: 52
      bit_size: 32
    - name: DMACFGR
      description: DMA control register.
      byte_offset: 72
      fieldset: DMACFGR
    - name: DMAADR
      description: DMA address for full transfer.
      byte_offset: 76
      fieldset: DMAADR
block/BCTM:
  description: Basic timer.
  items:
    - name: CTLR1
      description: control register 1.
      byte_offset: 0
      fieldset: CTLR1
    - name: CTLR2
      description: control register 2.
      byte_offset: 4
      fieldset: CTLR2
    - name: DMAINTENR
      description: DMA/Interrupt enable register.
      byte_offset: 12
      fieldset: DMAINTENR
    - name: INTFR
      description: status register.
      byte_offset: 16
      fieldset: INTFR
    - name: SWEVGR
      description: event generation register.
      byte_offset: 20
      fieldset: SWEVGR
    - name: CNT
      description: counter.
      byte_offset: 36
      bit_size: 16
    - name: PSC
      description: prescaler.
      byte_offset: 40
      bit_size: 16
    - name: ATRLR
      description: auto-reload register.
      byte_offset: 44
      bit_size: 16
fieldset/BDTR:
  description: break and dead-time register.
  fields:
    - name: DTG
      description: Dead-time generator setup.
      bit_offset: 0
      bit_size: 8
    - name: LOCK
      description: Lock configuration.
      bit_offset: 8
      bit_size: 2
    - name: OSSI
      description: Off-state selection for Idle mode.
      bit_offset: 10
      bit_size: 1
    - name: OSSR
      description: Off-state selection for Run mode.
      bit_offset: 11
      bit_size: 1
    - name: BKE
      description: Break enable.
      bit_offset: 12
      bit_size: 1
    - name: BKP
      description: Break polarity.
      bit_offset: 13
      bit_size: 1
    - name: AOE
      description: Automatic output enable.
      bit_offset: 14
      bit_size: 1
    - name: MOE
      description: Main output enable.
      bit_offset: 15
      bit_size: 1
fieldset/CCER:
  description: capture/compare enable register.
  fields:
    - name: CCE
      description: Capture/Compare 1 output enable.
      bit_offset: 0
      bit_size: 1
      array:
        len: 4
        stride: 4
    - name: CCP
      description: Capture/Compare 1 output Polarity.
      bit_offset: 1
      bit_size: 1
      array:
        len: 4
        stride: 4
    - name: CCNE
      description: Capture/Compare 1 complementary output enable.
      bit_offset: 2
      bit_size: 1
      array:
        len: 3
        stride: 4
    - name: CCNP
      description: Capture/Compare 1 output Polarity.
      bit_offset: 3
      bit_size: 1
      array:
        len: 3
        stride: 4
fieldset/CHCTLR_Input:
  description: capture/compare mode register 1 (input mode).
  fields:
    - name: CCS
      description: Capture/Compare 1 selection.
      bit_offset: 0
      bit_size: 2
      array:
        len: 2
        stride: 8
      enum: CCMR_Input_CCS
    - name: ICPSC
      description: Input capture 1 prescaler.
      bit_offset: 2
      bit_size: 2
      array:
        len: 2
        stride: 8
    - name: ICF
      description: Input capture 1 filter.
      bit_offset: 4
      bit_size: 4
      array:
        len: 2
        stride: 8
      enum: FilterValue
fieldset/CHCTLR_Output:
  description: capture/compare mode register (output mode).
  fields:
    - name: CCS
      description: Capture/Compare 1 selection.
      bit_offset: 0
      bit_size: 2
      array:
        len: 2
        stride: 8
      enum: CCMR_Output_CCS
    - name: IOCFE
      description: Output Compare 1 fast enable.
      bit_offset: 2
      bit_size: 1
      array:
        len: 2
        stride: 8
    - name: OCPE
      description: Output Compare 1 preload enable.
      bit_offset: 3
      bit_size: 1
      array:
        len: 2
        stride: 8
    - name: OCM
      description: Output Compare 1 mode.
      bit_offset: 4
      bit_size: 3
      array:
        len: 2
        stride: 8
      enum: OCM
    - name: OCCE
      description: Output Compare 1 clear enable.
      bit_offset: 7
      bit_size: 1
      array:
        len: 2
        stride: 8
fieldset/CTLR1:
  description: control register 1.
  fields:
    - name: CEN
      description: Counter enable.
      bit_offset: 0
      bit_size: 1
    - name: UDIS
      description: Update disable.
      bit_offset: 1
      bit_size: 1
    - name: URS
      description: Update request source.
      bit_offset: 2
      bit_size: 1
      enum: URS
    - name: OPM
      description: One-pulse mode.
      bit_offset: 3
      bit_size: 1
    - name: DIR
      description: Direction.
      bit_offset: 4
      bit_size: 1
      enum: DIR
    - name: CMS
      description: Center-aligned mode selection.
      bit_offset: 5
      bit_size: 2
      enum: CMS
    - name: ARPE
      description: Auto-reload preload enable.
      bit_offset: 7
      bit_size: 1
    - name: CKD
      description: Clock division.
      bit_offset: 8
      bit_size: 2
      enum: CKD
    - name: CAPOV
      description: Timer capture value configuration enable.
      bit_offset: 14
      bit_size: 1
    - name: CAPLVL
      description: Timer capture level indication enable.
      bit_offset: 15
      bit_size: 1
fieldset/CTLR2:
  description: control register 2.
  fields:
    - name: CCPC
      description: Capture/compare preloaded control.
      bit_offset: 0
      bit_size: 1
    - name: CCUS
      description: Capture/compare control update selection.
      bit_offset: 2
      bit_size: 1
    - name: CCDS
      description: Capture/compare DMA selection.
      bit_offset: 3
      bit_size: 1
      enum: CCDS
    - name: MMS
      description: Master mode selection.
      bit_offset: 4
      bit_size: 3
      enum: MMS
    - name: TI1S
      description: TI1 selection.
      bit_offset: 7
      bit_size: 1
    - name: OIS
      description: Output Idle state 1.
      bit_offset: 8
      bit_size: 1
      array:
        len: 4
        stride: 2
    - name: OISN
      description: Output Idle state 1.
      bit_offset: 9
      bit_size: 1
      array:
        len: 3
        stride: 2
fieldset/DMAADR:
  description: DMA address for full transfer.
  fields:
    - name: DMAADR
      description: DMA register for burst accesses.
      bit_offset: 0
      bit_size: 16
fieldset/DMACFGR:
  description: DMA control register.
  fields:
    - name: DBA
      description: DMA base address.
      bit_offset: 0
      bit_size: 5
    - name: DBL
      description: DMA burst length.
      bit_offset: 8
      bit_size: 5
fieldset/DMAINTENR:
  description: DMA/Interrupt enable register.
  fields:
    - name: UIE
      description: Update interrupt enable.
      bit_offset: 0
      bit_size: 1
    - name: CCIE
      description: Capture/Compare 1 interrupt enable.
      bit_offset: 1
      bit_size: 1
      array:
        len: 4
        stride: 1
    - name: COMIE
      description: COM interrupt enable.
      bit_offset: 5
      bit_size: 1
    - name: TIE
      description: Trigger interrupt enable.
      bit_offset: 6
      bit_size: 1
    - name: BIE
      description: Break interrupt enable.
      bit_offset: 7
      bit_size: 1
    - name: UDE
      description: Update DMA request enable.
      bit_offset: 8
      bit_size: 1
    - name: CCDE
      description: Capture/Compare 1 DMA request enable.
      bit_offset: 9
      bit_size: 1
      array:
        len: 4
        stride: 1
    - name: COMDE
      description: COM DMA request enable.
      bit_offset: 13
      bit_size: 1
    - name: TDE
      description: Trigger DMA request enable.
      bit_offset: 14
      bit_size: 1
fieldset/INTFR:
  description: status register.
  fields:
    - name: UIF
      description: Update interrupt flag.
      bit_offset: 0
      bit_size: 1
    - name: CCIF
      description: Capture/compare 1 interrupt flag.
      bit_offset: 1
      bit_size: 1
      array:
        len: 4
        stride: 1
    - name: COMIF
      description: COM interrupt flag.
      bit_offset: 5
      bit_size: 1
    - name: TIF
      description: Trigger interrupt flag.
      bit_offset: 6
      bit_size: 1
    - name: BIF
      description: Break interrupt flag.
      bit_offset: 7
      bit_size: 1
    - name: CCOF
      description: Capture/Compare 1 overcapture flag.
      bit_offset: 9
      bit_size: 1
      array:
        len: 4
        stride: 1
fieldset/RPTCR:
  description: repetition counter register.
  fields:
    - name: RPTCR
      description: Repetition counter value.
      bit_offset: 0
      bit_size: 8
fieldset/SMCFGR:
  description: slave mode control register.
  fields:
    - name: SMS
      description: Slave mode selection.
      bit_offset: 0
      bit_size: 3
    - name: TS
      description: Trigger selection.
      bit_offset: 4
      bit_size: 3
    - name: MSM
      description: Master/Slave mode.
      bit_offset: 7
      bit_size: 1
    - name: ETF
      description: External trigger filter.
      bit_offset: 8
      bit_size: 4
    - name: ETPS
      description: External trigger prescaler.
      bit_offset: 12
      bit_size: 2
      enum: ETPS
    - name: ECE
      description: External clock enable.
      bit_offset: 14
      bit_size: 1
    - name: ETP
      description: External trigger polarity.
      bit_offset: 15
      bit_size: 1
fieldset/SWEVGR:
  description: event generation register.
  fields:
    - name: UG
      description: Update generation.
      bit_offset: 0
      bit_size: 1
    - name: CCG
      description: Capture/compare 1 generation.
      bit_offset: 1
      bit_size: 1
      array:
        len: 4
        stride: 1
    - name: COMG
      description: Capture/Compare control update generation.
      bit_offset: 5
      bit_size: 1
    - name: TG
      description: Trigger generation.
      bit_offset: 6
      bit_size: 1
    - name: BG
      description: Break generation.
      bit_offset: 7
      bit_size: 1
fieldset/SPEC:
  description: SPEC.
  bit_size: 16
  fields:
    - name: TOGGLE
      description: TOGGLE.
      bit_offset: 15
      bit_size: 1
    - name: PWM_EN
      description: 通道 1 和通道 2 交替使能功能使能位.
      bit_offset: 0
      bit_size: 1
      array:
        len: 2
        stride: 1
    - name: PWM_OC
      description: 交替使能模式下，通道 1 无效电平配置.
      bit_offset: 4
      bit_size: 1
      array:
        len: 4
        stride: 1

enum/CCMR_Input_CCS:
  bit_size: 2
  variants:
    - name: TI4
      description: "CCx channel is configured as input, normal mapping: ICx mapped to TIx"
      value: 1
    - name: TI3
      description: CCx channel is configured as input, alternate mapping (switches 1 with 2, 3 with 4)
      value: 2
    - name: TRC
      description: CCx channel is configured as input, ICx is mapped on TRC
      value: 3
enum/CCMR_Output_CCS:
  bit_size: 2
  variants:
    - name: Output
      description: CCx channel is configured as output
      value: 0
enum/CKD:
  bit_size: 2
  description: division ratio between the timer clock (CK_INT) frequency, the dead time and the sampling clock used by the dead time generator and the digital filter (ETR,TIx)
  variants:
    - name: Div_1
      description: Tdts=Tck_int
      value: 0b00
    - name: Div_2
      description: Tdts=2*Tck_int
      value: 0b01
    - name: Div_4
      description: Tdts=4*Tck_int
      value: 0b10
enum/FilterValue:
  bit_size: 4
  variants:
    - name: NoFilter
      description: No filter, sampling is done at fDTS
      value: 0
    - name: FCK_INT_N2
      description: fSAMPLING=fCK_INT, N=2
      value: 1
    - name: FCK_INT_N4
      description: fSAMPLING=fCK_INT, N=4
      value: 2
    - name: FCK_INT_N8
      description: fSAMPLING=fCK_INT, N=8
      value: 3
    - name: FDTS_Div2_N6
      description: fSAMPLING=fDTS/2, N=6
      value: 4
    - name: FDTS_Div2_N8
      description: fSAMPLING=fDTS/2, N=8
      value: 5
    - name: FDTS_Div4_N6
      description: fSAMPLING=fDTS/4, N=6
      value: 6
    - name: FDTS_Div4_N8
      description: fSAMPLING=fDTS/4, N=8
      value: 7
    - name: FDTS_Div8_N6
      description: fSAMPLING=fDTS/8, N=6
      value: 8
    - name: FDTS_Div8_N8
      description: fSAMPLING=fDTS/8, N=8
      value: 9
    - name: FDTS_Div16_N5
      description: fSAMPLING=fDTS/16, N=5
      value: 10
    - name: FDTS_Div16_N6
      description: fSAMPLING=fDTS/16, N=6
      value: 11
    - name: FDTS_Div16_N8
      description: fSAMPLING=fDTS/16, N=8
      value: 12
    - name: FDTS_Div32_N5
      description: fSAMPLING=fDTS/32, N=5
      value: 13
    - name: FDTS_Div32_N6
      description: fSAMPLING=fDTS/32, N=6
      value: 14
    - name: FDTS_Div32_N8
      description: fSAMPLING=fDTS/32, N=8
      value: 15
enum/OCM:
  bit_size: 3
  variants:
    - name: Frozen
      description: The comparison between the output compare register TIMx_CCRy and the counter TIMx_CNT has no effect on the outputs
      value: 0
    - name: ActiveOnMatch
      description: Set channel to active level on match. OCyREF signal is forced high when the counter matches the capture/compare register
      value: 1
    - name: InactiveOnMatch
      description: Set channel to inactive level on match. OCyREF signal is forced low when the counter matches the capture/compare register
      value: 2
    - name: Toggle
      description: OCyREF toggles when TIMx_CNT=TIMx_CCRy
      value: 3
    - name: ForceInactive
      description: OCyREF is forced low
      value: 4
    - name: ForceActive
      description: OCyREF is forced high
      value: 5
    - name: PwmMode1
      description: In upcounting, channel is active as long as TIMx_CNT<TIMx_CCRy else inactive. In downcounting, channel is inactive as long as TIMx_CNT>TIMx_CCRy else active
      value: 6
    - name: PwmMode2
      description: Inversely to PwmMode1
      value: 7
enum/CMS:
  bit_size: 2
  variants:
    - name: EdgeAligned
      description: The counter counts up or down depending on the direction bit
      value: 0
    - name: CenterAligned1
      description: The counter counts up and down alternatively. Output compare interrupt flags are set only when the counter is counting down.
      value: 1
    - name: CenterAligned2
      description: The counter counts up and down alternatively. Output compare interrupt flags are set only when the counter is counting up.
      value: 2
    - name: CenterAligned3
      description: The counter counts up and down alternatively. Output compare interrupt flags are set both when the counter is counting up or down.
      value: 3
enum/DIR:
  bit_size: 1
  variants:
    - name: Up
      description: Counter used as upcounter
      value: 0
    - name: Down
      description: Counter used as downcounter
      value: 1
enum/URS:
  bit_size: 1
  variants:
    - name: AnyEvent
      description: Any of counter overflow/underflow, setting UG, or update through slave mode, generates an update interrupt or DMA request
      value: 0
    - name: CounterOnly
      description: Only counter overflow/underflow generates an update interrupt or DMA request
      value: 1
enum/CCDS:
  bit_size: 1
  variants:
    - name: OnCompare
      description: CCx DMA request sent when CCx event occurs
      value: 0
    - name: OnUpdate
      description: CCx DMA request sent when update event occurs
      value: 1

enum/MMS:
  bit_size: 3
  description: Master mode selection.
  variants:
    - name: Reset
      description: Reset
      value: 0b000
    - name: Enable
      description: Enable
      value: 0b001
    - name: Update
      description: Update
      value: 0b010
    - name: Compare_Pulse
      description: Compare Pulse
      value: 0b011
    - name: Compare_OC1REF
      description: Compare OC1REF
      value: 0b100
    - name: Compare_OC2REF
      description: Compare OC2REF
      value: 0b101
    - name: Compare_OC3REF
      description: Compare OC3REF
      value: 0b110
    - name: Compare_OC4REF
      description: Compare OC4REF
      value: 0b111
enum/ETPS:
  bit_size: 2
  description: External trigger prescaler.
  variants:
    - name: Div_1
      description: ETRP frequency divided by 1
      value: 0b00
    - name: Div_2
      description: ETRP frequency divided by 2
      value: 0b01
    - name: Div_4
      description: ETRP frequency divided by 4
      value: 0b10
    - name: Div_8
      description: ETRP frequency divided by 8
      value: 0b11
