.model vmm4x4_test
.inputs net1 net2 net3 net4 vref clk cs D
.outputs clk_out csn_out Q in0 in1 in2 in3

# VMM
.subckt volt_div in[0]=net1 in[1]=vref out[0]=in0 #volt_div_fg =0&fgota_biasfb =0.00005&ota_p_bias =0.0005&ota_n_bias =0.000005&fgota_small_cap =0&cap_1x_vd =0

# VMM
.subckt volt_div in[0]=net2 in[1]=vref out[0]=in1 #volt_div_fg =0&fgota_biasfb =0.00005&ota_p_bias =0.0005&ota_n_bias =0.000005&fgota_small_cap =0&cap_1x_vd =0

# VMM
.subckt volt_div in[0]=net3 in[1]=vref out[0]=in2 #volt_div_fg =0&fgota_biasfb =0.00005&ota_p_bias =0.0005&ota_n_bias =0.000005&fgota_small_cap =0&cap_1x_vd =0

# VMM
.subckt volt_div in[0]=net4 in[1]=vref out[0]=in3 #volt_div_fg =0&fgota_biasfb =0.00005&ota_p_bias =0.0005&ota_n_bias =0.000005&fgota_small_cap =0&cap_1x_vd =0


#VMM4X4_SR
.subckt vmm4x4_SR in[0]=in0 in[1]=in1 in[2]=in2 in[3]=in3 in[4]=clk in[5]=cs in[6]=D out[0]=clk_out out[1]=csn_out out[2]=Q #vmm4x4_target =10e-09,10e-09,10e-09,10e-09,20e-09,20e-09,20e-09,20e-09,30e-09,30e-09,30e-09,30e-09,40e-09,40e-09,40e-09,40e-09
   
.end 	
