{
  "responsibilities": [
    "Contribute to ASIC digital µArchitecture and design for low-power interconnect and power management IPs",
    "Assist performance/power analysis of the design and help meet the power and performance targets",
    "Work with architects to map algorithms on the hardware",
    "Support hand-off and integration of blocks into larger SoC environments",
    "Work across disciplines, brainstorm big ideas and build new methodologies"
  ],
  "skills": [
    "Digital design skills",
    "Experience in digital design µArchitecture, RTL coding",
    "Experience in SoC bus and interconnect protocols",
    "Proficiency with at least 1 procedural programming language (C, C++, Python etc.)"
  ],
  "qualifications": [
    "5+ years of experience as a Hardware Design Engineer for production silicon shipped in volume",
    "Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience",
    "Experience in SoC integration and ASIC architecture (Preferred)",
    "Knowledge of Physical Design and Low power implementation (Preferred)",
    "Experience with NoC, memory control, DMA uArchitecture (Preferred)"
  ]
}