Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 50f3bb706dad4f4faf571f37377b5a66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot dp_tb_top_behav xil_defaultlib.dp_tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/willi/Documents/EECS31L/RISC/RISC.srcs/sources_1/new/ALU.v" Line 1. Module alu_32 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FlipFlop
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.Mux_2_To_1
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.data_path
Compiling module xil_defaultlib.dp_tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot dp_tb_top_behav
