{
	"inputtext" : ["<INPUT>", "<OUTPUT>","<NUMBER_OF_BITS>"],
	"selects" : 
	[
	],
	"moduleName" : "Convert from Std_Logic_Vector to Integer using Numeric_Std",
	"moduleCode" : "-- VHDL Configurator\n-- Convert from Std_Logic_Vector to Integer using Numeric_Std \n\nsignal <INPUT>  : STD_LOGIC_VECTOR(<NUMBER_OF_BITS_MINUS_1> downto 0);\nsignal <OUTPUT> : INTEGER;\n\n-- This line demonstrates the unsigned case\n<OUTPUT> <= to_integer(UNSIGNED(<INPUT>));\n\n-- This line demonstrates the signed case\n<OUTPUT> <= to_integer(SIGNED(<INPUT>));"
}
