$date
	Sun Oct 23 08:01:00 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#20262
b1000 &
b1000 %
1$
b1000 !
1"
#20263
0"
#20266
b100 &
b100 %
#20270
b10 &
b10 %
#20274
b1 &
b1 %
1#
#20278
b0 &
0#
b0 %
0$
#1041077
b11010 !
1"
#1041078
b11010 &
b11010 %
1$
#1041079
0"
#1041082
b1101 &
b1101 %
#1041086
b101000 &
b101000 %
#1041090
b10100 &
b10100 %
#1041094
b1010 &
b1010 %
#1041098
b101 &
b101 %
#1041102
b10000 &
b10000 %
#1041106
b1000 &
b1000 %
#1041110
b100 &
b100 %
#1041114
b10 &
b10 %
#1041118
b1 &
1#
b1 %
#1041122
b0 &
b0 %
0#
0$
#2093779
b10 !
1"
#2093782
b10 &
b10 %
1$
#2093783
0"
#2093786
b1 &
b1 %
1#
#2093790
b0 &
0#
b0 %
0$
#4500012
