#Timing report of worst 19 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: $abc$601$lo5.Q[0] (dffsre at (8,1) clocked by clock0)
Endpoint  : out:ok.outpad[0] (.output at (8,0) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$601$lo5.C[0] (dffsre at (8,1))                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$601$lo5.Q[0] (dffsre at (8,1)) [clock-to-output]            0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.272     3.223
| (intra 'clb' routing)                                          0.208     3.431
ok.in[0] (.names at (8,1))                                       0.000     3.431
| (primitive '.names' combinational delay)                       0.120     3.551
ok.out[0] (.names at (8,1))                                      0.000     3.551
| (intra 'clb' routing)                                          0.149     3.700
| (inter-block routing)                                          0.284     3.983
| (intra 'io' routing)                                           0.118     4.101
out:ok.outpad[0] (.output at (8,0))                              0.000     4.101
data arrival time                                                          4.101

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -4.101
--------------------------------------------------------------------------------
slack (MET)                                                                1.699


#Path 2
Startpoint: $abc$601$lo5.Q[0] (dffsre at (8,1) clocked by clock0)
Endpoint  : $abc$601$lo4.D[0] (dffsre at (8,1) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$601$lo5.C[0] (dffsre at (8,1))                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$601$lo5.Q[0] (dffsre at (8,1)) [clock-to-output]            0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.272     3.223
| (intra 'clb' routing)                                          0.208     3.431
$abc$601$li4_li4.in[0] (.names at (8,1))                         0.000     3.431
| (primitive '.names' combinational delay)                       0.160     3.591
$abc$601$li4_li4.out[0] (.names at (8,1))                        0.000     3.591
| (intra 'clb' routing)                                          0.533     4.123
$abc$601$lo4.D[0] (dffsre at (8,1))                              0.000     4.123
data arrival time                                                          4.123

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
$abc$601$lo4.C[0] (dffsre at (8,1))                              0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -4.123
--------------------------------------------------------------------------------
slack (MET)                                                                4.712


#Path 3
Startpoint: $abc$601$lo0.Q[0] (dffsre at (8,1) clocked by clock0)
Endpoint  : $abc$601$lo3.D[0] (dffsre at (8,1) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$601$lo0.C[0] (dffsre at (8,1))                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$601$lo0.Q[0] (dffsre at (8,1)) [clock-to-output]            0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.272     3.223
| (intra 'clb' routing)                                          0.208     3.431
$abc$601$li3_li3.in[1] (.names at (8,1))                         0.000     3.431
| (primitive '.names' combinational delay)                       0.280     3.711
$abc$601$li3_li3.out[0] (.names at (8,1))                        0.000     3.711
| (intra 'clb' routing)                                          0.000     3.711
$abc$601$lo3.D[0] (dffsre at (8,1))                              0.000     3.711
data arrival time                                                          3.711

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
$abc$601$lo3.C[0] (dffsre at (8,1))                              0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -3.711
--------------------------------------------------------------------------------
slack (MET)                                                                5.125


#Path 4
Startpoint: $abc$601$lo0.Q[0] (dffsre at (8,1) clocked by clock0)
Endpoint  : $abc$601$lo2.D[0] (dffsre at (8,1) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$601$lo0.C[0] (dffsre at (8,1))                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$601$lo0.Q[0] (dffsre at (8,1)) [clock-to-output]            0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.272     3.223
| (intra 'clb' routing)                                          0.208     3.431
$abc$601$li2_li2.in[2] (.names at (8,1))                         0.000     3.431
| (primitive '.names' combinational delay)                       0.280     3.711
$abc$601$li2_li2.out[0] (.names at (8,1))                        0.000     3.711
| (intra 'clb' routing)                                          0.000     3.711
$abc$601$lo2.D[0] (dffsre at (8,1))                              0.000     3.711
data arrival time                                                          3.711

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
$abc$601$lo2.C[0] (dffsre at (8,1))                              0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -3.711
--------------------------------------------------------------------------------
slack (MET)                                                                5.125


#Path 5
Startpoint: $abc$601$lo3.Q[0] (dffsre at (8,1) clocked by clock0)
Endpoint  : $abc$601$lo5.D[0] (dffsre at (8,1) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$601$lo3.C[0] (dffsre at (8,1))                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$601$lo3.Q[0] (dffsre at (8,1)) [clock-to-output]            0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.272     3.223
| (intra 'clb' routing)                                          0.208     3.431
$abc$601$li5_li5.in[1] (.names at (8,1))                         0.000     3.431
| (primitive '.names' combinational delay)                       0.160     3.591
$abc$601$li5_li5.out[0] (.names at (8,1))                        0.000     3.591
| (intra 'clb' routing)                                          0.000     3.591
$abc$601$lo5.D[0] (dffsre at (8,1))                              0.000     3.591
data arrival time                                                          3.591

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
$abc$601$lo5.C[0] (dffsre at (8,1))                              0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -3.591
--------------------------------------------------------------------------------
slack (MET)                                                                5.245


#Path 6
Startpoint: $abc$601$lo0.Q[0] (dffsre at (8,1) clocked by clock0)
Endpoint  : $abc$601$lo0.D[0] (dffsre at (8,1) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$601$lo0.C[0] (dffsre at (8,1))                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$601$lo0.Q[0] (dffsre at (8,1)) [clock-to-output]            0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.272     3.223
| (intra 'clb' routing)                                          0.208     3.431
$abc$601$li0_li0.in[1] (.names at (8,1))                         0.000     3.431
| (primitive '.names' combinational delay)                       0.070     3.501
$abc$601$li0_li0.out[0] (.names at (8,1))                        0.000     3.501
| (intra 'clb' routing)                                          0.000     3.501
$abc$601$lo0.D[0] (dffsre at (8,1))                              0.000     3.501
data arrival time                                                          3.501

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
$abc$601$lo0.C[0] (dffsre at (8,1))                              0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -3.501
--------------------------------------------------------------------------------
slack (MET)                                                                5.335


#Path 7
Startpoint: $abc$601$lo0.Q[0] (dffsre at (8,1) clocked by clock0)
Endpoint  : $abc$601$lo1.D[0] (dffsre at (8,1) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$601$lo0.C[0] (dffsre at (8,1))                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$601$lo0.Q[0] (dffsre at (8,1)) [clock-to-output]            0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.272     3.223
| (intra 'clb' routing)                                          0.208     3.431
$abc$601$li1_li1.in[1] (.names at (8,1))                         0.000     3.431
| (primitive '.names' combinational delay)                       0.070     3.501
$abc$601$li1_li1.out[0] (.names at (8,1))                        0.000     3.501
| (intra 'clb' routing)                                          0.000     3.501
$abc$601$lo1.D[0] (dffsre at (8,1))                              0.000     3.501
data arrival time                                                          3.501

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
$abc$601$lo1.C[0] (dffsre at (8,1))                              0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -3.501
--------------------------------------------------------------------------------
slack (MET)                                                                5.335


#Path 8
Startpoint: reset.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$601$lo3.R[0] (dffsre at (8,1) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                   0.000     0.000
input external delay                                                                                                                                                                                                                   1.000     1.000
reset.inpad[0] (.input at (7,0))                                                                                                                                                                                                       0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                 0.099     1.099
| (inter-block routing)                                                                                                                                                                                                                0.404     1.503
| (intra 'clb' routing)                                                                                                                                                                                                                0.208     1.711
$abc$959$techmap$techmap768$abc$601$auto$blifparse.cc:362:parse_blif$604.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$709_Y.in[0] (.names at (8,1))                        0.000     1.711
| (primitive '.names' combinational delay)                                                                                                                                                                                             0.120     1.831
$abc$959$techmap$techmap768$abc$601$auto$blifparse.cc:362:parse_blif$604.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$709_Y.out[0] (.names at (8,1))                       0.000     1.831
| (intra 'clb' routing)                                                                                                                                                                                                                0.149     1.980
| (inter-block routing)                                                                                                                                                                                                                0.272     2.251
| (intra 'clb' routing)                                                                                                                                                                                                                0.020     2.272
$abc$601$lo3.R[0] (dffsre at (8,1))                                                                                                                                                                                                    0.000     2.272
data arrival time                                                                                                                                                                                                                                2.272

clock clock0 (rise edge)                                                                                                                                                                                                               6.800     6.800
clock source latency                                                                                                                                                                                                                   0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                      0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                 0.099     6.899
| (inter-block routing)                                                                                                                                                                                                                0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                2.000     8.899
$abc$601$lo3.C[0] (dffsre at (8,1))                                                                                                                                                                                                    0.000     8.899
clock uncertainty                                                                                                                                                                                                                      0.000     8.899
cell setup time                                                                                                                                                                                                                        0.087     8.986
data required time                                                                                                                                                                                                                               8.986
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                               8.986
data arrival time                                                                                                                                                                                                                               -2.272
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                      6.715


#Path 9
Startpoint: reset.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$601$lo5.R[0] (dffsre at (8,1) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                   0.000     0.000
input external delay                                                                                                                                                                                                                   1.000     1.000
reset.inpad[0] (.input at (7,0))                                                                                                                                                                                                       0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                 0.099     1.099
| (inter-block routing)                                                                                                                                                                                                                0.404     1.503
| (intra 'clb' routing)                                                                                                                                                                                                                0.208     1.711
$abc$959$techmap$techmap768$abc$601$auto$blifparse.cc:362:parse_blif$604.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$709_Y.in[0] (.names at (8,1))                        0.000     1.711
| (primitive '.names' combinational delay)                                                                                                                                                                                             0.120     1.831
$abc$959$techmap$techmap768$abc$601$auto$blifparse.cc:362:parse_blif$604.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$709_Y.out[0] (.names at (8,1))                       0.000     1.831
| (intra 'clb' routing)                                                                                                                                                                                                                0.149     1.980
| (inter-block routing)                                                                                                                                                                                                                0.272     2.251
| (intra 'clb' routing)                                                                                                                                                                                                                0.020     2.272
$abc$601$lo5.R[0] (dffsre at (8,1))                                                                                                                                                                                                    0.000     2.272
data arrival time                                                                                                                                                                                                                                2.272

clock clock0 (rise edge)                                                                                                                                                                                                               6.800     6.800
clock source latency                                                                                                                                                                                                                   0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                      0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                 0.099     6.899
| (inter-block routing)                                                                                                                                                                                                                0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                2.000     8.899
$abc$601$lo5.C[0] (dffsre at (8,1))                                                                                                                                                                                                    0.000     8.899
clock uncertainty                                                                                                                                                                                                                      0.000     8.899
cell setup time                                                                                                                                                                                                                        0.087     8.986
data required time                                                                                                                                                                                                                               8.986
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                               8.986
data arrival time                                                                                                                                                                                                                               -2.272
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                      6.715


#Path 10
Startpoint: reset.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$601$lo4.R[0] (dffsre at (8,1) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                   0.000     0.000
input external delay                                                                                                                                                                                                                   1.000     1.000
reset.inpad[0] (.input at (7,0))                                                                                                                                                                                                       0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                 0.099     1.099
| (inter-block routing)                                                                                                                                                                                                                0.404     1.503
| (intra 'clb' routing)                                                                                                                                                                                                                0.208     1.711
$abc$959$techmap$techmap768$abc$601$auto$blifparse.cc:362:parse_blif$604.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$709_Y.in[0] (.names at (8,1))                        0.000     1.711
| (primitive '.names' combinational delay)                                                                                                                                                                                             0.120     1.831
$abc$959$techmap$techmap768$abc$601$auto$blifparse.cc:362:parse_blif$604.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$709_Y.out[0] (.names at (8,1))                       0.000     1.831
| (intra 'clb' routing)                                                                                                                                                                                                                0.149     1.980
| (inter-block routing)                                                                                                                                                                                                                0.272     2.251
| (intra 'clb' routing)                                                                                                                                                                                                                0.020     2.272
$abc$601$lo4.R[0] (dffsre at (8,1))                                                                                                                                                                                                    0.000     2.272
data arrival time                                                                                                                                                                                                                                2.272

clock clock0 (rise edge)                                                                                                                                                                                                               6.800     6.800
clock source latency                                                                                                                                                                                                                   0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                      0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                 0.099     6.899
| (inter-block routing)                                                                                                                                                                                                                0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                2.000     8.899
$abc$601$lo4.C[0] (dffsre at (8,1))                                                                                                                                                                                                    0.000     8.899
clock uncertainty                                                                                                                                                                                                                      0.000     8.899
cell setup time                                                                                                                                                                                                                        0.087     8.986
data required time                                                                                                                                                                                                                               8.986
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                               8.986
data arrival time                                                                                                                                                                                                                               -2.272
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                      6.715


#Path 11
Startpoint: reset.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$601$lo2.R[0] (dffsre at (8,1) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                   0.000     0.000
input external delay                                                                                                                                                                                                                   1.000     1.000
reset.inpad[0] (.input at (7,0))                                                                                                                                                                                                       0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                 0.099     1.099
| (inter-block routing)                                                                                                                                                                                                                0.404     1.503
| (intra 'clb' routing)                                                                                                                                                                                                                0.208     1.711
$abc$959$techmap$techmap768$abc$601$auto$blifparse.cc:362:parse_blif$604.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$709_Y.in[0] (.names at (8,1))                        0.000     1.711
| (primitive '.names' combinational delay)                                                                                                                                                                                             0.120     1.831
$abc$959$techmap$techmap768$abc$601$auto$blifparse.cc:362:parse_blif$604.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$709_Y.out[0] (.names at (8,1))                       0.000     1.831
| (intra 'clb' routing)                                                                                                                                                                                                                0.149     1.980
| (inter-block routing)                                                                                                                                                                                                                0.272     2.251
| (intra 'clb' routing)                                                                                                                                                                                                                0.020     2.272
$abc$601$lo2.R[0] (dffsre at (8,1))                                                                                                                                                                                                    0.000     2.272
data arrival time                                                                                                                                                                                                                                2.272

clock clock0 (rise edge)                                                                                                                                                                                                               6.800     6.800
clock source latency                                                                                                                                                                                                                   0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                      0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                 0.099     6.899
| (inter-block routing)                                                                                                                                                                                                                0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                2.000     8.899
$abc$601$lo2.C[0] (dffsre at (8,1))                                                                                                                                                                                                    0.000     8.899
clock uncertainty                                                                                                                                                                                                                      0.000     8.899
cell setup time                                                                                                                                                                                                                        0.087     8.986
data required time                                                                                                                                                                                                                               8.986
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                               8.986
data arrival time                                                                                                                                                                                                                               -2.272
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                      6.715


#Path 12
Startpoint: reset.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$601$lo1.R[0] (dffsre at (8,1) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                   0.000     0.000
input external delay                                                                                                                                                                                                                   1.000     1.000
reset.inpad[0] (.input at (7,0))                                                                                                                                                                                                       0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                 0.099     1.099
| (inter-block routing)                                                                                                                                                                                                                0.404     1.503
| (intra 'clb' routing)                                                                                                                                                                                                                0.208     1.711
$abc$959$techmap$techmap768$abc$601$auto$blifparse.cc:362:parse_blif$604.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$709_Y.in[0] (.names at (8,1))                        0.000     1.711
| (primitive '.names' combinational delay)                                                                                                                                                                                             0.120     1.831
$abc$959$techmap$techmap768$abc$601$auto$blifparse.cc:362:parse_blif$604.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$709_Y.out[0] (.names at (8,1))                       0.000     1.831
| (intra 'clb' routing)                                                                                                                                                                                                                0.149     1.980
| (inter-block routing)                                                                                                                                                                                                                0.272     2.251
| (intra 'clb' routing)                                                                                                                                                                                                                0.020     2.272
$abc$601$lo1.R[0] (dffsre at (8,1))                                                                                                                                                                                                    0.000     2.272
data arrival time                                                                                                                                                                                                                                2.272

clock clock0 (rise edge)                                                                                                                                                                                                               6.800     6.800
clock source latency                                                                                                                                                                                                                   0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                      0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                 0.099     6.899
| (inter-block routing)                                                                                                                                                                                                                0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                2.000     8.899
$abc$601$lo1.C[0] (dffsre at (8,1))                                                                                                                                                                                                    0.000     8.899
clock uncertainty                                                                                                                                                                                                                      0.000     8.899
cell setup time                                                                                                                                                                                                                        0.087     8.986
data required time                                                                                                                                                                                                                               8.986
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                               8.986
data arrival time                                                                                                                                                                                                                               -2.272
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                      6.715


#Path 13
Startpoint: reset.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : $abc$601$lo0.R[0] (dffsre at (8,1) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                   0.000     0.000
input external delay                                                                                                                                                                                                                   1.000     1.000
reset.inpad[0] (.input at (7,0))                                                                                                                                                                                                       0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                 0.099     1.099
| (inter-block routing)                                                                                                                                                                                                                0.404     1.503
| (intra 'clb' routing)                                                                                                                                                                                                                0.208     1.711
$abc$959$techmap$techmap768$abc$601$auto$blifparse.cc:362:parse_blif$604.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$709_Y.in[0] (.names at (8,1))                        0.000     1.711
| (primitive '.names' combinational delay)                                                                                                                                                                                             0.120     1.831
$abc$959$techmap$techmap768$abc$601$auto$blifparse.cc:362:parse_blif$604.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80$709_Y.out[0] (.names at (8,1))                       0.000     1.831
| (intra 'clb' routing)                                                                                                                                                                                                                0.149     1.980
| (inter-block routing)                                                                                                                                                                                                                0.272     2.251
| (intra 'clb' routing)                                                                                                                                                                                                                0.020     2.272
$abc$601$lo0.R[0] (dffsre at (8,1))                                                                                                                                                                                                    0.000     2.272
data arrival time                                                                                                                                                                                                                                2.272

clock clock0 (rise edge)                                                                                                                                                                                                               6.800     6.800
clock source latency                                                                                                                                                                                                                   0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                      0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                 0.099     6.899
| (inter-block routing)                                                                                                                                                                                                                0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                2.000     8.899
$abc$601$lo0.C[0] (dffsre at (8,1))                                                                                                                                                                                                    0.000     8.899
clock uncertainty                                                                                                                                                                                                                      0.000     8.899
cell setup time                                                                                                                                                                                                                        0.087     8.986
data required time                                                                                                                                                                                                                               8.986
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                               8.986
data arrival time                                                                                                                                                                                                                               -2.272
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                      6.715


#Path 14
Startpoint: start.inpad[0] (.input at (8,0) clocked by clock0)
Endpoint  : $abc$601$lo0.E[0] (dffsre at (8,1) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
start.inpad[0] (.input at (8,0))                                 0.000     1.000
| (intra 'io' routing)                                           0.099     1.099
| (inter-block routing)                                          0.284     1.383
| (intra 'clb' routing)                                          0.154     1.537
$abc$601$lo0.E[0] (dffsre at (8,1))                              0.000     1.537
data arrival time                                                          1.537

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
$abc$601$lo0.C[0] (dffsre at (8,1))                              0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.081     8.818
data required time                                                         8.818
--------------------------------------------------------------------------------
data required time                                                         8.818
data arrival time                                                         -1.537
--------------------------------------------------------------------------------
slack (MET)                                                                7.281


#Path 15
Startpoint: start.inpad[0] (.input at (8,0) clocked by clock0)
Endpoint  : $abc$601$lo5.E[0] (dffsre at (8,1) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
start.inpad[0] (.input at (8,0))                                 0.000     1.000
| (intra 'io' routing)                                           0.099     1.099
| (inter-block routing)                                          0.284     1.383
| (intra 'clb' routing)                                          0.154     1.537
$abc$601$lo5.E[0] (dffsre at (8,1))                              0.000     1.537
data arrival time                                                          1.537

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
$abc$601$lo5.C[0] (dffsre at (8,1))                              0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.081     8.818
data required time                                                         8.818
--------------------------------------------------------------------------------
data required time                                                         8.818
data arrival time                                                         -1.537
--------------------------------------------------------------------------------
slack (MET)                                                                7.281


#Path 16
Startpoint: start.inpad[0] (.input at (8,0) clocked by clock0)
Endpoint  : $abc$601$lo4.E[0] (dffsre at (8,1) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
start.inpad[0] (.input at (8,0))                                 0.000     1.000
| (intra 'io' routing)                                           0.099     1.099
| (inter-block routing)                                          0.284     1.383
| (intra 'clb' routing)                                          0.154     1.537
$abc$601$lo4.E[0] (dffsre at (8,1))                              0.000     1.537
data arrival time                                                          1.537

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
$abc$601$lo4.C[0] (dffsre at (8,1))                              0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.081     8.818
data required time                                                         8.818
--------------------------------------------------------------------------------
data required time                                                         8.818
data arrival time                                                         -1.537
--------------------------------------------------------------------------------
slack (MET)                                                                7.281


#Path 17
Startpoint: start.inpad[0] (.input at (8,0) clocked by clock0)
Endpoint  : $abc$601$lo3.E[0] (dffsre at (8,1) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
start.inpad[0] (.input at (8,0))                                 0.000     1.000
| (intra 'io' routing)                                           0.099     1.099
| (inter-block routing)                                          0.284     1.383
| (intra 'clb' routing)                                          0.154     1.537
$abc$601$lo3.E[0] (dffsre at (8,1))                              0.000     1.537
data arrival time                                                          1.537

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
$abc$601$lo3.C[0] (dffsre at (8,1))                              0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.081     8.818
data required time                                                         8.818
--------------------------------------------------------------------------------
data required time                                                         8.818
data arrival time                                                         -1.537
--------------------------------------------------------------------------------
slack (MET)                                                                7.281


#Path 18
Startpoint: start.inpad[0] (.input at (8,0) clocked by clock0)
Endpoint  : $abc$601$lo2.E[0] (dffsre at (8,1) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
start.inpad[0] (.input at (8,0))                                 0.000     1.000
| (intra 'io' routing)                                           0.099     1.099
| (inter-block routing)                                          0.284     1.383
| (intra 'clb' routing)                                          0.154     1.537
$abc$601$lo2.E[0] (dffsre at (8,1))                              0.000     1.537
data arrival time                                                          1.537

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
$abc$601$lo2.C[0] (dffsre at (8,1))                              0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.081     8.818
data required time                                                         8.818
--------------------------------------------------------------------------------
data required time                                                         8.818
data arrival time                                                         -1.537
--------------------------------------------------------------------------------
slack (MET)                                                                7.281


#Path 19
Startpoint: start.inpad[0] (.input at (8,0) clocked by clock0)
Endpoint  : $abc$601$lo1.E[0] (dffsre at (8,1) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
start.inpad[0] (.input at (8,0))                                 0.000     1.000
| (intra 'io' routing)                                           0.099     1.099
| (inter-block routing)                                          0.284     1.383
| (intra 'clb' routing)                                          0.154     1.537
$abc$601$lo1.E[0] (dffsre at (8,1))                              0.000     1.537
data arrival time                                                          1.537

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
$abc$601$lo1.C[0] (dffsre at (8,1))                              0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.081     8.818
data required time                                                         8.818
--------------------------------------------------------------------------------
data required time                                                         8.818
data arrival time                                                         -1.537
--------------------------------------------------------------------------------
slack (MET)                                                                7.281


#End of timing report
