// Seed: 1752560191
module module_0 (
    input supply1 id_0,
    input wand id_1,
    input tri id_2
    , id_4
);
  wire id_5;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    input wire id_2,
    output supply1 id_3,
    input supply1 id_4,
    input tri id_5,
    input uwire id_6,
    output tri0 id_7,
    input wand id_8,
    input wand id_9,
    input tri id_10,
    input uwire id_11,
    output uwire id_12,
    output tri1 id_13,
    output wor id_14,
    input tri0 id_15
);
  wire id_17, id_18, id_19, id_20, id_21, id_22, id_23, id_24, id_25, id_26, id_27, id_28, id_29;
  assign id_26 = id_17;
  xor primCall (
      id_12,
      id_4,
      id_19,
      id_21,
      id_24,
      id_22,
      id_2,
      id_10,
      id_20,
      id_17,
      id_29,
      id_23,
      id_9,
      id_0,
      id_25,
      id_8,
      id_11,
      id_1,
      id_15,
      id_6,
      id_18
  );
  module_0 modCall_1 (
      id_8,
      id_5,
      id_5
  );
endmodule
