<p> </p><p><u>Executive Summary</u></p><p>Tiger team formed to drive Ncore Fast Models delivery for Ncore2.5 in April and additional releases for MobileEye.  Focus is on resolving known bugs and building a flow to leverage the DV environment to provide stimulus and checking.  CodaCache is mostly out of bring up (CSR remaining) and in volume regression.  Ncore3 bring-up continues with DMI passing first read and DII, IO-AIU getting first transactions through.  CHI-AIU link layer is up and first transaction command is accepted by RTL.  For Symphony, AXI Initiator ATU and APB Target ATU are in bring-up;  these are required for the Config Network for Ncore3.0.  Maestro making strong infrastructure advancements on Golden Source flow both for generating randomized configurations from the Server and as source for file types for the Client.</p><p> </p><p><u>Results</u></p><p> </p><p><u>Highlights</u></p><ul><li>Welcome Alex Tsirfa, SystemC Performance Modeling engineer, to the SW team!</li></ul><p> </p><p><u>Lowlights</u></p><ul><li>Ncore fast models not converging on predictable schedule.  Forming Tiger team to address.</li><li>Parimal Gaikwad has decided to pursue other opportunities outside Arteris.  Last day is 4/13 with possibility to extend to 4/20 to enable CHI-AIU handoff.</li></ul><p> </p><p><u>Key Deliverables</u></p><p> </p><div class="table-wrap"><table class="confluenceTable"><tbody><tr><td class="confluenceTd"><p>Deliverable</p></td><td class="confluenceTd"><p>Schedule Window</p></td><td class="confluenceTd"><p>Trend</p></td><td class="confluenceTd"><p>Risk Exposure</p></td><td class="confluenceTd"><p>Notes</p></td></tr><tr><td class="confluenceTd"><p>Ncore2.5</p></td><td class="confluenceTd"><p>3/30/2018 – 4/30/2018</p></td><td class="confluenceTd"><p>4/21/2018</p></td><td class="confluenceTd"><p>5/15/2018</p></td><td class="confluenceTd"><p>Critical path is Ncore Fast Perf Models functionality/stability.</p></td></tr><tr><td class="confluenceTd"><p>Ncore2.6</p></td><td class="confluenceTd"><p>5/31/2018 – 6/30/2018</p></td><td class="confluenceTd"><p>N/A</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Proxy$ Fast Models</p></td></tr><tr><td class="confluenceTd"><p>Ncore2.7</p></td><td class="confluenceTd"><p>6/30/2018 – 7/31/2018</p></td><td class="confluenceTd"><p>N/A</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>CMC Fast Models + Multi SF.</p></td></tr><tr><td class="confluenceTd"><p>CodaCache1.0</p></td><td class="confluenceTd"><p>4/30/2018 – 5/31/2018</p></td><td class="confluenceTd"><p>5/15/2018</p></td><td class="confluenceTd"><p>5/31/2018</p></td><td class="confluenceTd"><p>Bug rate needs to stabilize to hold April target.</p></td></tr><tr><td class="confluenceTd"><p>Piano2.2+</p></td><td class="confluenceTd"><p>TBD</p></td><td class="confluenceTd"><p>N/A</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Determining scope and target for next release after 2.2.</p></td></tr><tr><td class="confluenceTd"><p>Ncore3.0</p></td><td class="confluenceTd"><p>9/30/2018 – 12/31/2018</p></td><td class="confluenceTd"><p>10/31/2018</p></td><td class="confluenceTd"><p>11/15/2018</p></td><td class="confluenceTd"><p>Looking at scope options to hold schedule.</p></td></tr><tr><td class="confluenceTd"><p>Presto1.0</p></td><td class="confluenceTd"><p>3/31/2019 – 6/30/2019</p></td><td class="confluenceTd"><p>3/31/2019</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>On track but early</p></td></tr></tbody></table></div><p> </p><p><u>Engineering Progress</u></p><p> </p><ul><li>Architecture</li><ul><li>Closed on the APB2.0 support.</li><li>Delivered Concerto-Symphony error message mapping to design.</li><li>Continuing to advance the Ncore System Architecture Specification.  System Structure chapter under review.  Programming Interface chapter created, content updated to add scalability.  PerfMon, Debug / Maintenance and Reset chapters created, updated.  Address Map chapter in bullet-items format.</li><li>Remaining major chapters: Coherency System and Support; Reset and Boot Architecture (preliminary ideas formed); System Caches (CMC, Proxy Caches; will also cover Far Atomics)</li></ul></ul><p> </p><ul><li>Maestro</li><ul><li>Decided to use Golden Source flow “Bob the Builder” as a source for file types for the GUI and the parameter handler.</li><li>Support and API enhancement of parameter module to GUI and backend team.</li><li>Continued improvement of Maestro error handling infrastructure API.</li><li>Infrastructure advancing the Golden Source flow and started generating Randomized configs for CodaCache.</li><li>Proposed a direction for TACHL code coverage module implementation to the server team.</li></ul><li>Ncore2.5</li><ul><li>Building Ncore2.5.0-rc5 to enable final HW QA work ahead of delivery of performance models.</li><li>Ncore Fast SystemC Models are critical path to release.  Tiger team formed.  Building a flow to leverage the DV environment to provide stimulus and checking.</li><li>All issues now tracked in JIRA.  2 issues fixed.  4 known issues under debug/fix.  Expect to continue to source bugs once full stimulus flow is enabled.</li></ul><li>CodaCache</li><ul><li>CSRs implementation done.  CSR accesses are in bring up right now.</li><li>All scratchpad and cache accesses and all Errors are out of bring up and in regression mode.</li><li>Added a second distinct configuration and working on enabling a third configuration next week.</li><li>Bug rate continues at 8-10 / week.  Majority of bug sourcing has been from bring-up which is wrapping up, so next week’s bug rate will be key to assess health of regression.</li></ul><li>Ncore3.0</li><ul><li>IO-AIU got initial single transactions through, continued working on bring up.</li><li>CHI-AIU Link layer is up first transaction command accepted by RTL.</li><li>DMI  got  first read transaction through.  Working on getting writes through</li><li>DII: MRD bring up done 1 transaction is completed. DTW bring up in progress</li><li>SMI agent: Added a few more fixes and capabilities. Able to send both NDM and DM transactions correctly now.</li><li>CHI. Couple of bugs fixed in RTL and TB while trying to bring-up at CHI-AIU unit TB. Currently 1 CHI Read request is accepted by RTL and is also issuing CmdReq. Debugging System BFM on issuing CmdRsp and other transactions.</li><li>System: Bring up test case is implemented. In addition, DMI and DII environments compiling. Adding IO-AIU environment and then will compile with hand stitched RTL.</li></ul><li>Presto1.0</li><ul><li>AXI initiator and APB target in bring up phase.</li><li>VC flow through switch in bring up phase.</li><li>Starting to enable IE2 deliverables across design and verification.</li><li>Provided Symphony Architecture/Design/Verification Presentation for Charlie in Austin.</li></ul><li>Documentation</li></ul><ul><li>2.5 – User Guide and Getting started guide our for final review and received feedback – ready for release. Reference manual out for final review, SystemC chapter sent to Synopsys for review, information pending on the integration guide. </li><li>Went through most of the 2.5 release notes JIRAs and added a few to the Release Notes.</li><li>Will meet next week with Coda Cache team to get things rolling on documentation.</li></ul><p> </p><p> </p><p><u>Hiring</u></p><ul><li>Open Positions</li><ul><li>SW EDA Developer (1) – Albert Azali declined; Reference checks in progress for second candidate Youcef Bourai.</li><li>Performance Modeling – Alex Tsifra started 4/02!</li><li>Presto HW RTL Designer – one candidate for on-site.</li><li>Physical Design – splitting into experienced contractor for 3-6 mos and more junior PD position for long-term.</li><li>Ncore HW Design (2) – Dominick Grochowina declined offer.  Interviews / phone screens continue.</li><li>Ncore HW Verification (2) – 2 offers declined.  Interviews / phone screens continue.</li></ul></ul><p> </p><p> </p><p><u>Individual Progress</u></p><ul><li>Visited Austin team and held April Engineering All-Hands from Austin site.</li><li>Launched Tiger team to drive delivery of the Ncore Fast Models.</li><li>Met with Gururaj from Synopsys technical support and arranged PA / PA Ultra advanced training in Campbell for next week.</li><li>Requested JIRA access for Synopsys team to accelerate performance model debug turn-around time.</li><li>Presented timing closure / physical optimization roadmap to Exec Staff which was well received.  Executing next steps for final approval 5/31/2018.</li><li>Updated Engineering Processes to include Jama for Requirements management and traceability and uploaded to Confluence.</li></ul><p><u> </u></p><p><u>Top Priorities</u></p><ul><li>Engineering processes, methodologies and culture to deliver sustainable cadence of high quality products across portfolio</li><ul><li>Ncore Fast Performance Models and Ncore2.5 in Q1’18.</li><li>Ncore3.0 Production Release in September, 2018.</li><li>CodaCache1.0 in April, 2018.</li><li>Deliver updated Timing Closure / Physical Optimization roadmap (capabilities and products) based on Piano2.x and new Maestro technology. (DONE)</li><li>Ncore3.5 Production Release Q4’18.</li><li>Presto Production Release Q1’19.</li></ul></ul><p> </p>