# 16-bit-Serial-bit-divider-in-VHDL
16-bit Serial bit divider in VHDL has been done as a part of course work at CALTECH. The same has been implemented on FPGA.

Note :

This was a part of HW-6 work at CALTECH in EE119a. Keep in Mind of Honor code of CALTECH before looking at the files.

Honor Code :

“No member of the Caltech community shall take unfair advantage of any other member of the Caltech community.”
