{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 16.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /Users/prahalad/ReversableGate/openlane/conventional-carry-select-openlane/runs/RUN_2025-11-05_20-14-14/tmp/1df5b0c4e11d4aa5a806587ae47aa706.lib ",
   "modules": {
      "\\carry_select_wrapper": {
         "num_wires":         77,
         "num_wire_bits":     105,
         "num_pub_wires":     30,
         "num_pub_wire_bits": 58,
         "num_ports":         7,
         "num_port_bits":     28,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         82,
         "num_cells_by_type": {
            "$_ANDNOT_": 13,
            "$_AND_": 4,
            "$_DFF_PP0_": 26,
            "$_MUX_": 4,
            "$_NAND_": 1,
            "$_NOR_": 2,
            "$_NOT_": 4,
            "$_ORNOT_": 3,
            "$_XNOR_": 10,
            "$_XOR_": 15
         }
      }
   },
      "design": {
         "num_wires":         77,
         "num_wire_bits":     105,
         "num_pub_wires":     30,
         "num_pub_wire_bits": 58,
         "num_ports":         7,
         "num_port_bits":     28,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         82,
         "num_cells_by_type": {
            "$_ANDNOT_": 13,
            "$_AND_": 4,
            "$_DFF_PP0_": 26,
            "$_MUX_": 4,
            "$_NAND_": 1,
            "$_NOR_": 2,
            "$_NOT_": 4,
            "$_ORNOT_": 3,
            "$_XNOR_": 10,
            "$_XOR_": 15
         }
      }
}

