// Seed: 1203401637
module module_0 (
    output wand id_0,
    input  tri0 id_1
);
  assign id_0 = ~id_1;
endmodule
module module_1 (
    output tri0 id_0,
    input uwire id_1,
    output supply1 id_2,
    output wire id_3,
    input wor id_4,
    input tri0 id_5,
    input uwire id_6,
    input wor id_7,
    input wand id_8,
    input uwire id_9,
    input tri1 id_10,
    input wire id_11,
    input tri0 id_12,
    input uwire id_13,
    output uwire id_14,
    input supply0 id_15,
    input wire id_16,
    input wand id_17,
    input wor id_18,
    output uwire id_19,
    input wor id_20,
    input wire id_21,
    input uwire id_22,
    input tri id_23,
    input wire id_24,
    input uwire id_25,
    input supply0 id_26,
    output uwire id_27
    , id_32,
    output wand id_28,
    output supply1 id_29,
    input tri0 id_30
);
  assign id_27 = 1 + 1 && id_7;
  module_0(
      id_14, id_23
  );
endmodule
