<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="31" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="357" />
   <clocksource preferredWidth="356" />
   <frequency preferredWidth="337" />
  </columns>
 </clocktable>
 <library expandedCategories="Library,Project" />
 <window width="2527" height="1331" x="-3000" y="846" />
 <generation synthesis="VHDL" simulation="VHDL" />
</preferences>
