---
title: "verilog-tool"
layout: doc
---
<strong>verilog-tool</strong> is a variable defined in `<code>verilog-mode.el</code>'.</br>
Its value is <pre>verilog-linter</pre></br>
</br>
<strong id="documentation">Documentation:</strong></br>
Which tool to use for building compiler-command.</br>
Either nil, `verilog-linter, `verilog-compiler,</br>
`verilog-coverage, `verilog-preprocessor, or `verilog-simulator.</br>
Alternatively use the "Choose Compilation Action" menu.  See</br>
`verilog-set-compile-command' for more information.
