// Seed: 2578287021
module module_0 (
    output tri id_0,
    output tri0 id_1,
    input tri id_2,
    input uwire id_3,
    input uwire id_4,
    output wire id_5,
    input supply1 id_6,
    input tri1 id_7,
    output tri0 id_8
);
  assign module_1.id_4 = 0;
  wire id_10;
  assign id_1 = id_3 < 1 - id_3;
  wire id_11;
endmodule
module module_1 #(
    parameter id_13 = 32'd82,
    parameter id_14 = 32'd58
) (
    output uwire id_0,
    output tri1 id_1,
    input wor id_2,
    input tri id_3,
    output supply1 id_4,
    input tri0 id_5,
    input uwire id_6,
    input wire id_7,
    inout supply1 id_8,
    inout wor id_9,
    input wor id_10,
    output supply1 id_11
);
  defparam id_13.id_14 = 1;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_6,
      id_9,
      id_5,
      id_9,
      id_6,
      id_5,
      id_4
  );
endmodule
