
*** Running vivado
    with args -log design_1_vga_driver_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_vga_driver_0_0.tcl

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_vga_driver_0_0.tcl -notrace
Command: synth_design -top design_1_vga_driver_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 29985 
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1089.531 ; gain = 167.086 ; free physical = 890 ; free virtual = 5600
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_vga_driver_0_0' [/home/cristiano/projects/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/bd/design_1/ip/design_1_vga_driver_0_0/synth/design_1_vga_driver_0_0.vhd:71]
INFO: [Synth 8-3491] module 'vga_driver' declared at '/home/cristiano/projects/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/vga_driver.vhd:15' bound to instance 'U0' of component 'vga_driver' [/home/cristiano/projects/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/bd/design_1/ip/design_1_vga_driver_0_0/synth/design_1_vga_driver_0_0.vhd:95]
INFO: [Synth 8-638] synthesizing module 'vga_driver' [/home/cristiano/projects/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/vga_driver.vhd:29]
INFO: [Synth 8-638] synthesizing module 'dualport_ram' [/home/cristiano/projects/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/dualport_ram.vhd:23]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dualport_ram' (1#1) [/home/cristiano/projects/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/dualport_ram.vhd:23]
INFO: [Synth 8-638] synthesizing module 'freq_divider' [/home/cristiano/projects/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/imports/my_lib/freq_divider.vhd:32]
	Parameter RATIO bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'freq_divider' (2#1) [/home/cristiano/projects/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/imports/my_lib/freq_divider.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'vga_driver' (3#1) [/home/cristiano/projects/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/vga_driver.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'design_1_vga_driver_0_0' (4#1) [/home/cristiano/projects/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/bd/design_1/ip/design_1_vga_driver_0_0/synth/design_1_vga_driver_0_0.vhd:71]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1142.000 ; gain = 219.555 ; free physical = 788 ; free virtual = 5498
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1142.000 ; gain = 219.555 ; free physical = 785 ; free virtual = 5496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1150.004 ; gain = 227.559 ; free physical = 785 ; free virtual = 5495
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "temporal" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1158.012 ; gain = 235.566 ; free physical = 781 ; free virtual = 5491
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---RAMs : 
	             512K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dualport_ram 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---RAMs : 
	             512K Bit         RAMs := 1     
Module freq_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module vga_driver 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4652] Swapped enable and write-enable on 16 RAM instances of RAM U0/video_mem_0/ram_block_reg to conserve power
INFO: [Synth 8-3332] Sequential element (U0/freq_div0/counter_reg[1]) is unused and will be removed from module design_1_vga_driver_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1250.059 ; gain = 327.613 ; free physical = 602 ; free virtual = 5311
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name  | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|dualport_ram | ram_block_reg | 32 K x 16(READ_FIRST)  | W |   | 32 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
+-------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1250.059 ; gain = 327.613 ; free physical = 602 ; free virtual = 5311
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance U0/video_mem_0/ram_block_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/video_mem_0/ram_block_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/video_mem_0/ram_block_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/video_mem_0/ram_block_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/video_mem_0/ram_block_reg_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/video_mem_0/ram_block_reg_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/video_mem_0/ram_block_reg_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/video_mem_0/ram_block_reg_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/video_mem_0/ram_block_reg_0_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/video_mem_0/ram_block_reg_0_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/video_mem_0/ram_block_reg_0_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/video_mem_0/ram_block_reg_0_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/video_mem_0/ram_block_reg_0_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/video_mem_0/ram_block_reg_0_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/video_mem_0/ram_block_reg_0_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/video_mem_0/ram_block_reg_0_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1251.066 ; gain = 328.621 ; free physical = 601 ; free virtual = 5310
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1251.066 ; gain = 328.621 ; free physical = 600 ; free virtual = 5310
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1251.066 ; gain = 328.621 ; free physical = 600 ; free virtual = 5310
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1251.066 ; gain = 328.621 ; free physical = 600 ; free virtual = 5310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1251.066 ; gain = 328.621 ; free physical = 600 ; free virtual = 5310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1251.066 ; gain = 328.621 ; free physical = 600 ; free virtual = 5310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1251.066 ; gain = 328.621 ; free physical = 600 ; free virtual = 5310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    19|
|2     |LUT1     |    34|
|3     |LUT2     |    62|
|4     |LUT4     |     2|
|5     |LUT5     |     1|
|6     |LUT6     |     3|
|7     |RAMB36E1 |    16|
|8     |FDCE     |     2|
|9     |FDRE     |    44|
+------+---------+------+

Report Instance Areas: 
+------+----------------+-------------+------+
|      |Instance        |Module       |Cells |
+------+----------------+-------------+------+
|1     |top             |             |   183|
|2     |  U0            |vga_driver   |   183|
|3     |    freq_div0   |freq_divider |     4|
|4     |    video_mem_0 |dualport_ram |    16|
+------+----------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1251.066 ; gain = 328.621 ; free physical = 600 ; free virtual = 5310
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1251.066 ; gain = 234.535 ; free physical = 600 ; free virtual = 5310
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1251.074 ; gain = 328.629 ; free physical = 600 ; free virtual = 5310
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1346.078 ; gain = 342.129 ; free physical = 459 ; free virtual = 5168
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/cristiano/projects/sd_trab_pdi/sd_trab_pdi.runs/design_1_vga_driver_0_0_synth_1/design_1_vga_driver_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1761.598 ; gain = 415.520 ; free physical = 126 ; free virtual = 4515
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/cristiano/projects/sd_trab_pdi/sd_trab_pdi.runs/design_1_vga_driver_0_0_synth_1/design_1_vga_driver_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1762.598 ; gain = 0.000 ; free physical = 159 ; free virtual = 4523
INFO: [Common 17-206] Exiting Vivado at Thu May 16 16:31:07 2019...
