//
// Written by Synplify Premier 
// Product Version "O-2018.09-SP1"
// Program "Synplify Premier", Mapper "maprc, Build 4745R"
// Mon Jan 30 15:24:28 2023
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v "
// file 1 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cycloneive.v "
// file 2 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v "
// file 3 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v "
// file 4 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v "
// file 5 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/hypermods.v "
// file 6 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/umr_capim.v "
// file 7 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/synip/hcei/zceistubs.v "
// file 8 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_objects.v "
// file 9 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_pipes.svh "
// file 10 "\/home/hbb0163/ce495/CE495/motion_detect/sv/vectorsub.sv "
// file 11 "\/home/hbb0163/ce495/CE495/motion_detect/sv/motion_detect_top.sv "
// file 12 "\/home/hbb0163/ce495/CE495/motion_detect/sv/motion_detect.sv "
// file 13 "\/home/hbb0163/ce495/CE495/motion_detect/sv/grayscale.sv "
// file 14 "\/home/hbb0163/ce495/CE495/motion_detect/sv/fifo.sv "
// file 15 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/nlconst.dat "

// VQM4.1+ 
module grayscale (
  wr_addr_1,
  wr_addr_0,
  rd_addr_1,
  rd_addr_0,
  out_din_7,
  out_din_6,
  out_din_5,
  out_din_4,
  out_din_3,
  out_din_2,
  out_din_1,
  out_din_0,
  base_dout_0,
  base_dout_1,
  base_dout_2,
  base_dout_3,
  base_dout_4,
  base_dout_5,
  base_dout_6,
  base_dout_7,
  base_dout_8,
  base_dout_16,
  base_dout_9,
  base_dout_17,
  base_dout_10,
  base_dout_18,
  base_dout_11,
  base_dout_19,
  base_dout_12,
  base_dout_20,
  base_dout_13,
  base_dout_21,
  base_dout_14,
  base_dout_22,
  base_dout_15,
  base_dout_23,
  state_0,
  mult1_un40_sum_m_combout_0_0,
  mult1_un40_sum_0_sum2,
  mult1_un40_sum_1_anc2,
  full_2,
  full_3,
  CO0_0,
  empty,
  out_wr_en_1z,
  un2_gs_c_add8_1z,
  in_rd_en_1z,
  reset_c,
  clock_c
)
;
input wr_addr_1 ;
input wr_addr_0 ;
input rd_addr_1 ;
input rd_addr_0 ;
output out_din_7 ;
output out_din_6 ;
output out_din_5 ;
output out_din_4 ;
output out_din_3 ;
output out_din_2 ;
output out_din_1 ;
output out_din_0 ;
input base_dout_0 ;
input base_dout_1 ;
input base_dout_2 ;
input base_dout_3 ;
input base_dout_4 ;
input base_dout_5 ;
input base_dout_6 ;
input base_dout_7 ;
input base_dout_8 ;
input base_dout_16 ;
input base_dout_9 ;
input base_dout_17 ;
input base_dout_10 ;
input base_dout_18 ;
input base_dout_11 ;
input base_dout_19 ;
input base_dout_12 ;
input base_dout_20 ;
input base_dout_13 ;
input base_dout_21 ;
input base_dout_14 ;
input base_dout_22 ;
input base_dout_15 ;
input base_dout_23 ;
output state_0 ;
input mult1_un40_sum_m_combout_0_0 ;
output mult1_un40_sum_0_sum2 ;
output mult1_un40_sum_1_anc2 ;
input full_2 ;
input full_3 ;
output CO0_0 ;
input empty ;
output out_wr_en_1z ;
output un2_gs_c_add8_1z ;
output in_rd_en_1z ;
input reset_c ;
input clock_c ;
wire wr_addr_1 ;
wire wr_addr_0 ;
wire rd_addr_1 ;
wire rd_addr_0 ;
wire out_din_7 ;
wire out_din_6 ;
wire out_din_5 ;
wire out_din_4 ;
wire out_din_3 ;
wire out_din_2 ;
wire out_din_1 ;
wire out_din_0 ;
wire base_dout_0 ;
wire base_dout_1 ;
wire base_dout_2 ;
wire base_dout_3 ;
wire base_dout_4 ;
wire base_dout_5 ;
wire base_dout_6 ;
wire base_dout_7 ;
wire base_dout_8 ;
wire base_dout_16 ;
wire base_dout_9 ;
wire base_dout_17 ;
wire base_dout_10 ;
wire base_dout_18 ;
wire base_dout_11 ;
wire base_dout_19 ;
wire base_dout_12 ;
wire base_dout_20 ;
wire base_dout_13 ;
wire base_dout_21 ;
wire base_dout_14 ;
wire base_dout_22 ;
wire base_dout_15 ;
wire base_dout_23 ;
wire state_0 ;
wire mult1_un40_sum_m_combout_0_0 ;
wire mult1_un40_sum_0_sum2 ;
wire mult1_un40_sum_1_anc2 ;
wire full_2 ;
wire full_3 ;
wire CO0_0 ;
wire empty ;
wire out_wr_en_1z ;
wire un2_gs_c_add8_1z ;
wire in_rd_en_1z ;
wire reset_c ;
wire clock_c ;
wire [7:0] gs;
wire [8:8] un2_gs_c_0;
wire [2:1] mult1_un40_sum_m;
wire [1:1] SUM_6_0_a2;
wire [1:1] mult1_un40_sum_m_a;
wire gs_1_0_7__m3 ;
wire gs_1_0_6__g2 ;
wire mult1_un47_sum_carry_2 ;
wire mult1_un54_sum_add3 ;
wire mult1_un61_sum_add3 ;
wire mult1_un68_sum_add3 ;
wire gs_1_0_0__g0_i_x4 ;
wire state_0_0_0__g0 ;
wire un2_gs_c_add0 ;
wire un2_gs_c_carry_0 ;
wire un2_gs_c_0_add0 ;
wire un2_gs_c_add1 ;
wire un2_gs_c_carry_1 ;
wire un2_gs_c_0_add1 ;
wire un2_gs_c_add2 ;
wire un2_gs_c_carry_2 ;
wire un2_gs_c_0_add2 ;
wire un2_gs_c_add3 ;
wire un2_gs_c_carry_3 ;
wire un2_gs_c_0_add3 ;
wire un2_gs_c_add4 ;
wire un2_gs_c_carry_4 ;
wire un2_gs_c_0_add4 ;
wire un2_gs_c_add5 ;
wire un2_gs_c_carry_5 ;
wire un2_gs_c_0_add5 ;
wire un2_gs_c_add6 ;
wire un2_gs_c_carry_6 ;
wire un2_gs_c_0_add6 ;
wire un2_gs_c_add7 ;
wire un2_gs_c_carry_7 ;
wire un2_gs_c_0_add7 ;
wire un2_gs_c_add8_cout ;
wire GND ;
wire un2_gs_c_0_carry_0 ;
wire un2_gs_c_0_carry_1 ;
wire un2_gs_c_0_carry_2 ;
wire un2_gs_c_0_carry_3 ;
wire un2_gs_c_0_carry_4 ;
wire un2_gs_c_0_carry_5 ;
wire un2_gs_c_0_carry_6 ;
wire un2_gs_c_0_add7_cout ;
wire mult1_un68_sum_add1 ;
wire mult1_un68_sum_carry_1 ;
wire mult1_un68_sum_add1_start_cout ;
wire mult1_un68_sum_add2 ;
wire mult1_un68_sum_carry_2 ;
wire mult1_un61_sum_add1 ;
wire mult1_un61_sum_add2 ;
wire mult1_un61_sum_carry_1 ;
wire mult1_un61_sum_add1_start_cout ;
wire mult1_un61_sum_carry_2 ;
wire mult1_un54_sum_add1 ;
wire mult1_un54_sum_add2 ;
wire mult1_un54_sum_carry_1 ;
wire mult1_un54_sum_add1_start_cout ;
wire mult1_un54_sum_carry_2 ;
wire mult1_un47_sum_add1 ;
wire mult1_un47_sum_add2 ;
wire mult1_un47_sum_carry_1 ;
wire mult1_un47_sum_add1_start_cout ;
wire mult1_un47_sum_add2_cout ;
wire ANC2_5 ;
wire state_0_0_0__g2_0 ;
wire state_0_0_0__g2_1 ;
wire mult1_un40_sum_0_sum2_1 ;
wire gs_1_0_0__g0_i_x4_a ;
wire mult1_un40_sum_0_sum2_a ;
wire VCC ;
wire reset_c_i ;
//@11:115
  assign VCC = 1'b1;
//@0:1
  assign GND = 1'b0;
// @13:18
  dffeas gs_7_ (
	.q(gs[7]),
	.d(gs_1_0_7__m3),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam gs_7_.is_wysiwyg="TRUE";
// @13:18
  dffeas gs_6_ (
	.q(gs[6]),
	.d(gs_1_0_6__g2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(in_rd_en_1z),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam gs_6_.is_wysiwyg="TRUE";
// @13:18
  dffeas gs_5_ (
	.q(gs[5]),
	.d(mult1_un40_sum_m_combout_0_0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(in_rd_en_1z),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam gs_5_.is_wysiwyg="TRUE";
// @13:18
  dffeas gs_4_ (
	.q(gs[4]),
	.d(mult1_un47_sum_carry_2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(in_rd_en_1z),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam gs_4_.is_wysiwyg="TRUE";
// @13:18
  dffeas gs_3_ (
	.q(gs[3]),
	.d(mult1_un54_sum_add3),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(in_rd_en_1z),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam gs_3_.is_wysiwyg="TRUE";
// @13:18
  dffeas gs_2_ (
	.q(gs[2]),
	.d(mult1_un61_sum_add3),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(in_rd_en_1z),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam gs_2_.is_wysiwyg="TRUE";
// @13:18
  dffeas gs_1_ (
	.q(gs[1]),
	.d(mult1_un68_sum_add3),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(in_rd_en_1z),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam gs_1_.is_wysiwyg="TRUE";
// @13:18
  dffeas gs_0_ (
	.q(gs[0]),
	.d(gs_1_0_0__g0_i_x4),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(in_rd_en_1z),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam gs_0_.is_wysiwyg="TRUE";
// @13:18
  dffeas state_0_ (
	.q(state_0),
	.d(state_0_0_0__g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam state_0_.is_wysiwyg="TRUE";
// @13:38
  cycloneive_lcell_comb un2_gs_c_add0_cZ (
	.combout(un2_gs_c_add0),
	.cout(un2_gs_c_carry_0),
	.dataa(base_dout_0),
	.datab(un2_gs_c_0_add0),
	.datac(VCC),
	.datad(VCC)
);
defparam un2_gs_c_add0_cZ.lut_mask=16'h6688;
defparam un2_gs_c_add0_cZ.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un2_gs_c_add1_cZ (
	.combout(un2_gs_c_add1),
	.cout(un2_gs_c_carry_1),
	.dataa(base_dout_1),
	.datab(un2_gs_c_0_add1),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_carry_0)
);
defparam un2_gs_c_add1_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_add1_cZ.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un2_gs_c_add2_cZ (
	.combout(un2_gs_c_add2),
	.cout(un2_gs_c_carry_2),
	.dataa(base_dout_2),
	.datab(un2_gs_c_0_add2),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_carry_1)
);
defparam un2_gs_c_add2_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_add2_cZ.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un2_gs_c_add3_cZ (
	.combout(un2_gs_c_add3),
	.cout(un2_gs_c_carry_3),
	.dataa(base_dout_3),
	.datab(un2_gs_c_0_add3),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_carry_2)
);
defparam un2_gs_c_add3_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_add3_cZ.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un2_gs_c_add4_cZ (
	.combout(un2_gs_c_add4),
	.cout(un2_gs_c_carry_4),
	.dataa(base_dout_4),
	.datab(un2_gs_c_0_add4),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_carry_3)
);
defparam un2_gs_c_add4_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_add4_cZ.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un2_gs_c_add5_cZ (
	.combout(un2_gs_c_add5),
	.cout(un2_gs_c_carry_5),
	.dataa(base_dout_5),
	.datab(un2_gs_c_0_add5),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_carry_4)
);
defparam un2_gs_c_add5_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_add5_cZ.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un2_gs_c_add6_cZ (
	.combout(un2_gs_c_add6),
	.cout(un2_gs_c_carry_6),
	.dataa(base_dout_6),
	.datab(un2_gs_c_0_add6),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_carry_5)
);
defparam un2_gs_c_add6_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_add6_cZ.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un2_gs_c_add7_cZ (
	.combout(un2_gs_c_add7),
	.cout(un2_gs_c_carry_7),
	.dataa(base_dout_7),
	.datab(un2_gs_c_0_add7),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_carry_6)
);
defparam un2_gs_c_add7_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_add7_cZ.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un2_gs_c_add8 (
	.combout(un2_gs_c_add8_1z),
	.cout(un2_gs_c_add8_cout),
	.dataa(GND),
	.datab(un2_gs_c_0[8]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_carry_7)
);
defparam un2_gs_c_add8.lut_mask=16'h3cc0;
defparam un2_gs_c_add8.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un2_gs_c_0_add0_cZ (
	.combout(un2_gs_c_0_add0),
	.cout(un2_gs_c_0_carry_0),
	.dataa(base_dout_8),
	.datab(base_dout_16),
	.datac(VCC),
	.datad(VCC)
);
defparam un2_gs_c_0_add0_cZ.lut_mask=16'h6688;
defparam un2_gs_c_0_add0_cZ.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un2_gs_c_0_add1_cZ (
	.combout(un2_gs_c_0_add1),
	.cout(un2_gs_c_0_carry_1),
	.dataa(base_dout_9),
	.datab(base_dout_17),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_0_carry_0)
);
defparam un2_gs_c_0_add1_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_0_add1_cZ.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un2_gs_c_0_add2_cZ (
	.combout(un2_gs_c_0_add2),
	.cout(un2_gs_c_0_carry_2),
	.dataa(base_dout_10),
	.datab(base_dout_18),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_0_carry_1)
);
defparam un2_gs_c_0_add2_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_0_add2_cZ.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un2_gs_c_0_add3_cZ (
	.combout(un2_gs_c_0_add3),
	.cout(un2_gs_c_0_carry_3),
	.dataa(base_dout_11),
	.datab(base_dout_19),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_0_carry_2)
);
defparam un2_gs_c_0_add3_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_0_add3_cZ.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un2_gs_c_0_add4_cZ (
	.combout(un2_gs_c_0_add4),
	.cout(un2_gs_c_0_carry_4),
	.dataa(base_dout_12),
	.datab(base_dout_20),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_0_carry_3)
);
defparam un2_gs_c_0_add4_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_0_add4_cZ.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un2_gs_c_0_add5_cZ (
	.combout(un2_gs_c_0_add5),
	.cout(un2_gs_c_0_carry_5),
	.dataa(base_dout_13),
	.datab(base_dout_21),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_0_carry_4)
);
defparam un2_gs_c_0_add5_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_0_add5_cZ.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un2_gs_c_0_add6_cZ (
	.combout(un2_gs_c_0_add6),
	.cout(un2_gs_c_0_carry_6),
	.dataa(base_dout_14),
	.datab(base_dout_22),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_0_carry_5)
);
defparam un2_gs_c_0_add6_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_0_add6_cZ.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un2_gs_c_0_add7_cZ (
	.combout(un2_gs_c_0_add7),
	.cout(un2_gs_c_0_add7_cout),
	.dataa(base_dout_15),
	.datab(base_dout_23),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_0_carry_6)
);
defparam un2_gs_c_0_add7_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_0_add7_cZ.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un68_sum_add1 (
	.combout(mult1_un68_sum_add1),
	.cout(mult1_un68_sum_carry_1),
	.dataa(mult1_un61_sum_add3),
	.datab(un2_gs_c_add2),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un68_sum_add1_start_cout)
);
defparam un11_gs_c_if_generate_plus_mult1_un68_sum_add1.lut_mask=16'h9671;
defparam un11_gs_c_if_generate_plus_mult1_un68_sum_add1.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un68_sum_add2 (
	.combout(mult1_un68_sum_add2),
	.cout(mult1_un68_sum_carry_2),
	.dataa(mult1_un61_sum_add3),
	.datab(mult1_un61_sum_add1),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un68_sum_carry_1)
);
defparam un11_gs_c_if_generate_plus_mult1_un68_sum_add2.lut_mask=16'h96e8;
defparam un11_gs_c_if_generate_plus_mult1_un68_sum_add2.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un68_sum_add3 (
	.combout(mult1_un68_sum_add3),
	.dataa(mult1_un61_sum_add3),
	.datab(mult1_un61_sum_add2),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un68_sum_carry_2)
);
defparam un11_gs_c_if_generate_plus_mult1_un68_sum_add3.lut_mask=16'h6969;
defparam un11_gs_c_if_generate_plus_mult1_un68_sum_add3.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un61_sum_add1 (
	.combout(mult1_un61_sum_add1),
	.cout(mult1_un61_sum_carry_1),
	.dataa(mult1_un54_sum_add3),
	.datab(un2_gs_c_add3),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un61_sum_add1_start_cout)
);
defparam un11_gs_c_if_generate_plus_mult1_un61_sum_add1.lut_mask=16'h9671;
defparam un11_gs_c_if_generate_plus_mult1_un61_sum_add1.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un61_sum_add2 (
	.combout(mult1_un61_sum_add2),
	.cout(mult1_un61_sum_carry_2),
	.dataa(mult1_un54_sum_add3),
	.datab(mult1_un54_sum_add1),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un61_sum_carry_1)
);
defparam un11_gs_c_if_generate_plus_mult1_un61_sum_add2.lut_mask=16'h96e8;
defparam un11_gs_c_if_generate_plus_mult1_un61_sum_add2.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un61_sum_add3 (
	.combout(mult1_un61_sum_add3),
	.dataa(mult1_un54_sum_add3),
	.datab(mult1_un54_sum_add2),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un61_sum_carry_2)
);
defparam un11_gs_c_if_generate_plus_mult1_un61_sum_add3.lut_mask=16'h6969;
defparam un11_gs_c_if_generate_plus_mult1_un61_sum_add3.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un54_sum_add1 (
	.combout(mult1_un54_sum_add1),
	.cout(mult1_un54_sum_carry_1),
	.dataa(mult1_un47_sum_carry_2),
	.datab(un2_gs_c_add4),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un54_sum_add1_start_cout)
);
defparam un11_gs_c_if_generate_plus_mult1_un54_sum_add1.lut_mask=16'h9671;
defparam un11_gs_c_if_generate_plus_mult1_un54_sum_add1.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un54_sum_add2 (
	.combout(mult1_un54_sum_add2),
	.cout(mult1_un54_sum_carry_2),
	.dataa(mult1_un47_sum_carry_2),
	.datab(mult1_un47_sum_add1),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un54_sum_carry_1)
);
defparam un11_gs_c_if_generate_plus_mult1_un54_sum_add2.lut_mask=16'h96e8;
defparam un11_gs_c_if_generate_plus_mult1_un54_sum_add2.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un54_sum_add3 (
	.combout(mult1_un54_sum_add3),
	.dataa(mult1_un47_sum_carry_2),
	.datab(mult1_un47_sum_add2),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un54_sum_carry_2)
);
defparam un11_gs_c_if_generate_plus_mult1_un54_sum_add3.lut_mask=16'h6969;
defparam un11_gs_c_if_generate_plus_mult1_un54_sum_add3.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un47_sum_add1 (
	.combout(mult1_un47_sum_add1),
	.cout(mult1_un47_sum_carry_1),
	.dataa(mult1_un40_sum_m[2]),
	.datab(un2_gs_c_add5),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un47_sum_add1_start_cout)
);
defparam un11_gs_c_if_generate_plus_mult1_un47_sum_add1.lut_mask=16'h9671;
defparam un11_gs_c_if_generate_plus_mult1_un47_sum_add1.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un47_sum_add2 (
	.combout(mult1_un47_sum_add2),
	.cout(mult1_un47_sum_add2_cout),
	.dataa(mult1_un40_sum_m[2]),
	.datab(mult1_un40_sum_m[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un47_sum_carry_1)
);
defparam un11_gs_c_if_generate_plus_mult1_un47_sum_add2.lut_mask=16'h96e8;
defparam un11_gs_c_if_generate_plus_mult1_un47_sum_add2.sum_lutc_input="cin";
// @13:35
  cycloneive_lcell_comb out_din_7_ (
	.combout(out_din_7),
	.dataa(gs[7]),
	.datab(out_wr_en_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_7_.lut_mask=16'h8888;
defparam out_din_7_.sum_lutc_input="datac";
// @13:35
  cycloneive_lcell_comb out_din_6_ (
	.combout(out_din_6),
	.dataa(gs[6]),
	.datab(out_wr_en_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_6_.lut_mask=16'h8888;
defparam out_din_6_.sum_lutc_input="datac";
// @13:35
  cycloneive_lcell_comb out_din_5_ (
	.combout(out_din_5),
	.dataa(gs[5]),
	.datab(out_wr_en_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_5_.lut_mask=16'h8888;
defparam out_din_5_.sum_lutc_input="datac";
// @13:35
  cycloneive_lcell_comb out_din_4_ (
	.combout(out_din_4),
	.dataa(gs[4]),
	.datab(out_wr_en_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_4_.lut_mask=16'h8888;
defparam out_din_4_.sum_lutc_input="datac";
// @13:35
  cycloneive_lcell_comb out_din_3_ (
	.combout(out_din_3),
	.dataa(gs[3]),
	.datab(out_wr_en_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_3_.lut_mask=16'h8888;
defparam out_din_3_.sum_lutc_input="datac";
// @13:35
  cycloneive_lcell_comb out_din_2_ (
	.combout(out_din_2),
	.dataa(gs[2]),
	.datab(out_wr_en_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_2_.lut_mask=16'h8888;
defparam out_din_2_.sum_lutc_input="datac";
// @13:35
  cycloneive_lcell_comb out_din_1_ (
	.combout(out_din_1),
	.dataa(gs[1]),
	.datab(out_wr_en_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_1_.lut_mask=16'h8888;
defparam out_din_1_.sum_lutc_input="datac";
// @13:35
  cycloneive_lcell_comb out_din_0_ (
	.combout(out_din_0),
	.dataa(gs[0]),
	.datab(out_wr_en_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_0_.lut_mask=16'h8888;
defparam out_din_0_.sum_lutc_input="datac";
// @13:37
  cycloneive_lcell_comb in_rd_en (
	.combout(in_rd_en_1z),
	.dataa(state_0),
	.datab(empty),
	.datac(VCC),
	.datad(VCC)
);
defparam in_rd_en.lut_mask=16'h4444;
defparam in_rd_en.sum_lutc_input="datac";
// @13:38
  cycloneive_lcell_comb gs_RNO_0_7_ (
	.combout(ANC2_5),
	.dataa(CO0_0),
	.datab(un2_gs_c_add7),
	.datac(un2_gs_c_add8_1z),
	.datad(VCC)
);
defparam gs_RNO_0_7_.lut_mask=16'h4a4a;
defparam gs_RNO_0_7_.sum_lutc_input="datac";
  cycloneive_lcell_comb state_0_0_0__g2_0_cZ (
	.combout(state_0_0_0__g2_0),
	.dataa(rd_addr_1),
	.datab(wr_addr_1),
	.datac(rd_addr_0),
	.datad(wr_addr_0)
);
defparam state_0_0_0__g2_0_cZ.lut_mask=16'h6006;
defparam state_0_0_0__g2_0_cZ.sum_lutc_input="datac";
// @13:38
  cycloneive_lcell_comb un2_gs_c_add7_RNI6L14 (
	.combout(SUM_6_0_a2[1]),
	.dataa(CO0_0),
	.datab(un2_gs_c_add7),
	.datac(un2_gs_c_add8_1z),
	.datad(VCC)
);
defparam un2_gs_c_add7_RNI6L14.lut_mask=16'h9393;
defparam un2_gs_c_add7_RNI6L14.sum_lutc_input="datac";
  cycloneive_lcell_comb gs_RNO_7_ (
	.combout(gs_1_0_7__m3),
	.dataa(empty),
	.datab(state_0),
	.datac(gs[7]),
	.datad(ANC2_5)
);
defparam gs_RNO_7_.lut_mask=16'hf2d0;
defparam gs_RNO_7_.sum_lutc_input="datac";
  cycloneive_lcell_comb state_RNO_0_0_ (
	.combout(state_0_0_0__g2_1),
	.dataa(full_3),
	.datab(full_2),
	.datac(VCC),
	.datad(VCC)
);
defparam state_RNO_0_0_.lut_mask=16'h8888;
defparam state_RNO_0_0_.sum_lutc_input="datac";
// @13:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un40_sum_0_sum2_1 (
	.combout(mult1_un40_sum_0_sum2_1),
	.dataa(CO0_0),
	.datab(un2_gs_c_add6),
	.datac(un2_gs_c_add7),
	.datad(un2_gs_c_add8_1z)
);
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_0_sum2_1.lut_mask=16'h9369;
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_0_sum2_1.sum_lutc_input="datac";
  cycloneive_lcell_comb gs_RNO_6_ (
	.combout(gs_1_0_6__g2),
	.dataa(CO0_0),
	.datab(un2_gs_c_add6),
	.datac(un2_gs_c_add7),
	.datad(un2_gs_c_add8_1z)
);
defparam gs_RNO_6_.lut_mask=16'h85e8;
defparam gs_RNO_6_.sum_lutc_input="datac";
  cycloneive_lcell_comb state_RNO_0_ (
	.combout(state_0_0_0__g0),
	.dataa(state_0),
	.datab(empty),
	.datac(state_0_0_0__g2_0),
	.datad(state_0_0_0__g2_1)
);
defparam state_RNO_0_.lut_mask=16'he444;
defparam state_RNO_0_.sum_lutc_input="datac";
// @13:45
  cycloneive_lcell_comb out_wr_en (
	.combout(out_wr_en_1z),
	.dataa(state_0),
	.datab(state_0_0_0__g2_0),
	.datac(full_2),
	.datad(full_3)
);
defparam out_wr_en.lut_mask=16'h2aaa;
defparam out_wr_en.sum_lutc_input="datac";
// @13:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un40_sum_m_a_1_ (
	.combout(mult1_un40_sum_m_a[1]),
	.dataa(CO0_0),
	.datab(un2_gs_c_add6),
	.datac(un2_gs_c_add7),
	.datad(un2_gs_c_add8_1z)
);
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_m_a_1_.lut_mask=16'h4924;
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_m_a_1_.sum_lutc_input="datac";
// @13:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un40_sum_m_1_ (
	.combout(mult1_un40_sum_m[1]),
	.dataa(un2_gs_c_add5),
	.datab(mult1_un40_sum_m_a[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_m_1_.lut_mask=16'h6666;
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_m_1_.sum_lutc_input="datac";
// @13:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un40_sum_1_anc2 (
	.combout(mult1_un40_sum_1_anc2),
	.dataa(CO0_0),
	.datab(un2_gs_c_add5),
	.datac(un2_gs_c_add6),
	.datad(SUM_6_0_a2[1])
);
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_1_anc2.lut_mask=16'h0fd0;
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_1_anc2.sum_lutc_input="datac";
  cycloneive_lcell_comb gs_RNO_0_0_ (
	.combout(gs_1_0_0__g0_i_x4_a),
	.dataa(un2_gs_c_add1),
	.datab(un2_gs_c_add0),
	.datac(mult1_un68_sum_add1),
	.datad(VCC)
);
defparam gs_RNO_0_0_.lut_mask=16'h2424;
defparam gs_RNO_0_0_.sum_lutc_input="datac";
  cycloneive_lcell_comb gs_RNO_0_ (
	.combout(gs_1_0_0__g0_i_x4),
	.dataa(mult1_un68_sum_add1),
	.datab(mult1_un68_sum_add3),
	.datac(mult1_un68_sum_add2),
	.datad(gs_1_0_0__g0_i_x4_a)
);
defparam gs_RNO_0_.lut_mask=16'h0f69;
defparam gs_RNO_0_.sum_lutc_input="datac";
// @13:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un40_sum_0_sum2_a (
	.combout(mult1_un40_sum_0_sum2_a),
	.dataa(CO0_0),
	.datab(un2_gs_c_add6),
	.datac(un2_gs_c_add7),
	.datad(un2_gs_c_add8_1z)
);
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_0_sum2_a.lut_mask=16'h05e8;
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_0_sum2_a.sum_lutc_input="datac";
// @13:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un40_sum_0_sum2 (
	.combout(mult1_un40_sum_0_sum2),
	.dataa(un2_gs_c_add5),
	.datab(un2_gs_c_add6),
	.datac(mult1_un40_sum_0_sum2_1),
	.datad(mult1_un40_sum_0_sum2_a)
);
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_0_sum2.lut_mask=16'h2d4b;
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_0_sum2.sum_lutc_input="datac";
// @13:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un40_sum_m_2_ (
	.combout(mult1_un40_sum_m[2]),
	.dataa(CO0_0),
	.datab(un2_gs_c_add8_1z),
	.datac(mult1_un40_sum_1_anc2),
	.datad(mult1_un40_sum_0_sum2)
);
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_m_2_.lut_mask=16'hf780;
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_m_2_.sum_lutc_input="datac";
// @13:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un47_sum_add2_term (
	.combout(mult1_un47_sum_carry_2),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un47_sum_add2_cout)
);
defparam un11_gs_c_if_generate_plus_mult1_un47_sum_add2_term.lut_mask=16'hf0f0;
defparam un11_gs_c_if_generate_plus_mult1_un47_sum_add2_term.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un47_sum_add1_start (
	.cout(mult1_un47_sum_add1_start_cout),
	.dataa(un2_gs_c_add4),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam un11_gs_c_if_generate_plus_mult1_un47_sum_add1_start.lut_mask=16'h00aa;
defparam un11_gs_c_if_generate_plus_mult1_un47_sum_add1_start.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un54_sum_add1_start (
	.cout(mult1_un54_sum_add1_start_cout),
	.dataa(un2_gs_c_add3),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam un11_gs_c_if_generate_plus_mult1_un54_sum_add1_start.lut_mask=16'h00aa;
defparam un11_gs_c_if_generate_plus_mult1_un54_sum_add1_start.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un61_sum_add1_start (
	.cout(mult1_un61_sum_add1_start_cout),
	.dataa(un2_gs_c_add2),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam un11_gs_c_if_generate_plus_mult1_un61_sum_add1_start.lut_mask=16'h00aa;
defparam un11_gs_c_if_generate_plus_mult1_un61_sum_add1_start.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un68_sum_add1_start (
	.cout(mult1_un68_sum_add1_start_cout),
	.dataa(un2_gs_c_add1),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam un11_gs_c_if_generate_plus_mult1_un68_sum_add1_start.lut_mask=16'h00aa;
defparam un11_gs_c_if_generate_plus_mult1_un68_sum_add1_start.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un2_gs_c_0_add7_term (
	.combout(un2_gs_c_0[8]),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_0_add7_cout)
);
defparam un2_gs_c_0_add7_term.lut_mask=16'hf0f0;
defparam un2_gs_c_0_add7_term.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un2_gs_c_add8_term (
	.combout(CO0_0),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_add8_cout)
);
defparam un2_gs_c_add8_term.lut_mask=16'hf0f0;
defparam un2_gs_c_add8_term.sum_lutc_input="cin";
  assign  reset_c_i = ~ reset_c;
endmodule /* grayscale */

// VQM4.1+ 
module grayscale_0 (
  wr_addr_1,
  wr_addr_0,
  rd_addr_1,
  rd_addr_0,
  SUM_0_1_i_o3_0,
  out_din_7,
  out_din_6,
  out_din_5,
  out_din_4,
  out_din_3,
  out_din_2,
  out_din_1,
  out_din_0,
  input_dout_0,
  input_dout_1,
  input_dout_2,
  input_dout_3,
  input_dout_4,
  input_dout_5,
  input_dout_6,
  input_dout_7,
  input_dout_8,
  input_dout_16,
  input_dout_9,
  input_dout_17,
  input_dout_10,
  input_dout_18,
  input_dout_11,
  input_dout_19,
  input_dout_12,
  input_dout_20,
  input_dout_13,
  input_dout_21,
  input_dout_14,
  input_dout_22,
  input_dout_15,
  input_dout_23,
  mult1_un40_sum_m_combout_0,
  mult1_un40_sum_1_anc2,
  mult1_un40_sum_0_sum2_2,
  mult1_un40_sum_0_c1,
  full_2,
  full_3,
  empty,
  out_wr_en_1z,
  in_rd_en_1z,
  reset_c,
  clock_c
)
;
input wr_addr_1 ;
input wr_addr_0 ;
input rd_addr_1 ;
input rd_addr_0 ;
output SUM_0_1_i_o3_0 ;
output out_din_7 ;
output out_din_6 ;
output out_din_5 ;
output out_din_4 ;
output out_din_3 ;
output out_din_2 ;
output out_din_1 ;
output out_din_0 ;
input input_dout_0 ;
input input_dout_1 ;
input input_dout_2 ;
input input_dout_3 ;
input input_dout_4 ;
input input_dout_5 ;
input input_dout_6 ;
input input_dout_7 ;
input input_dout_8 ;
input input_dout_16 ;
input input_dout_9 ;
input input_dout_17 ;
input input_dout_10 ;
input input_dout_18 ;
input input_dout_11 ;
input input_dout_19 ;
input input_dout_12 ;
input input_dout_20 ;
input input_dout_13 ;
input input_dout_21 ;
input input_dout_14 ;
input input_dout_22 ;
input input_dout_15 ;
input input_dout_23 ;
input mult1_un40_sum_m_combout_0 ;
output mult1_un40_sum_1_anc2 ;
output mult1_un40_sum_0_sum2_2 ;
output mult1_un40_sum_0_c1 ;
input full_2 ;
input full_3 ;
input empty ;
output out_wr_en_1z ;
output in_rd_en_1z ;
input reset_c ;
input clock_c ;
wire wr_addr_1 ;
wire wr_addr_0 ;
wire rd_addr_1 ;
wire rd_addr_0 ;
wire SUM_0_1_i_o3_0 ;
wire out_din_7 ;
wire out_din_6 ;
wire out_din_5 ;
wire out_din_4 ;
wire out_din_3 ;
wire out_din_2 ;
wire out_din_1 ;
wire out_din_0 ;
wire input_dout_0 ;
wire input_dout_1 ;
wire input_dout_2 ;
wire input_dout_3 ;
wire input_dout_4 ;
wire input_dout_5 ;
wire input_dout_6 ;
wire input_dout_7 ;
wire input_dout_8 ;
wire input_dout_16 ;
wire input_dout_9 ;
wire input_dout_17 ;
wire input_dout_10 ;
wire input_dout_18 ;
wire input_dout_11 ;
wire input_dout_19 ;
wire input_dout_12 ;
wire input_dout_20 ;
wire input_dout_13 ;
wire input_dout_21 ;
wire input_dout_14 ;
wire input_dout_22 ;
wire input_dout_15 ;
wire input_dout_23 ;
wire mult1_un40_sum_m_combout_0 ;
wire mult1_un40_sum_1_anc2 ;
wire mult1_un40_sum_0_sum2_2 ;
wire mult1_un40_sum_0_c1 ;
wire full_2 ;
wire full_3 ;
wire empty ;
wire out_wr_en_1z ;
wire in_rd_en_1z ;
wire reset_c ;
wire clock_c ;
wire [7:0] gs;
wire [0:0] state;
wire [8:8] un2_gs_c_0;
wire [2:1] mult1_un40_sum_m;
wire [1:1] SUM_7_0_a2;
wire [1:1] mult1_un40_sum_m_a;
wire gs_1_0_7__m3 ;
wire gs_1_0_6__g2 ;
wire mult1_un47_sum_carry_2 ;
wire mult1_un54_sum_add3 ;
wire mult1_un61_sum_add3 ;
wire mult1_un68_sum_add3 ;
wire gs_1_0_0__g0_i_x4 ;
wire state_0_0_0__g0 ;
wire un2_gs_c_add0 ;
wire un2_gs_c_carry_0 ;
wire un2_gs_c_0_add0 ;
wire un2_gs_c_add1 ;
wire un2_gs_c_carry_1 ;
wire un2_gs_c_0_add1 ;
wire un2_gs_c_add2 ;
wire un2_gs_c_carry_2 ;
wire un2_gs_c_0_add2 ;
wire un2_gs_c_add3 ;
wire un2_gs_c_carry_3 ;
wire un2_gs_c_0_add3 ;
wire un2_gs_c_add4 ;
wire un2_gs_c_carry_4 ;
wire un2_gs_c_0_add4 ;
wire un2_gs_c_add5 ;
wire un2_gs_c_carry_5 ;
wire un2_gs_c_0_add5 ;
wire un2_gs_c_add6 ;
wire un2_gs_c_carry_6 ;
wire un2_gs_c_0_add6 ;
wire un2_gs_c_add7 ;
wire un2_gs_c_carry_7 ;
wire un2_gs_c_0_add7 ;
wire un2_gs_c_add8 ;
wire un2_gs_c_add8_cout_0 ;
wire GND ;
wire un2_gs_c_0_carry_0 ;
wire un2_gs_c_0_carry_1 ;
wire un2_gs_c_0_carry_2 ;
wire un2_gs_c_0_carry_3 ;
wire un2_gs_c_0_carry_4 ;
wire un2_gs_c_0_carry_5 ;
wire un2_gs_c_0_carry_6 ;
wire un2_gs_c_0_add7_cout_0 ;
wire mult1_un68_sum_add1 ;
wire mult1_un68_sum_carry_1 ;
wire mult1_un68_sum_add1_start_cout_0 ;
wire mult1_un68_sum_add2 ;
wire mult1_un68_sum_carry_2 ;
wire mult1_un61_sum_add1 ;
wire mult1_un61_sum_add2 ;
wire mult1_un61_sum_carry_1 ;
wire mult1_un61_sum_add1_start_cout_0 ;
wire mult1_un61_sum_carry_2 ;
wire mult1_un54_sum_add1 ;
wire mult1_un54_sum_add2 ;
wire mult1_un54_sum_carry_1 ;
wire mult1_un54_sum_add1_start_cout_0 ;
wire mult1_un54_sum_carry_2 ;
wire mult1_un47_sum_add1 ;
wire mult1_un47_sum_add2 ;
wire mult1_un47_sum_carry_1 ;
wire mult1_un47_sum_add1_start_cout_0 ;
wire mult1_un47_sum_add2_cout_0 ;
wire ANC2_9 ;
wire CO0 ;
wire state_0_0_0__g2_0 ;
wire state_0_0_0__g2_1 ;
wire mult1_un40_sum_0_c1_a ;
wire gs_1_0_0__g0_i_x4_a ;
wire VCC ;
wire reset_c_i ;
//@11:115
  assign VCC = 1'b1;
//@0:1
  assign GND = 1'b0;
// @13:18
  dffeas gs_7_ (
	.q(gs[7]),
	.d(gs_1_0_7__m3),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam gs_7_.is_wysiwyg="TRUE";
// @13:18
  dffeas gs_6_ (
	.q(gs[6]),
	.d(gs_1_0_6__g2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(in_rd_en_1z),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam gs_6_.is_wysiwyg="TRUE";
// @13:18
  dffeas gs_5_ (
	.q(gs[5]),
	.d(mult1_un40_sum_m_combout_0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(in_rd_en_1z),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam gs_5_.is_wysiwyg="TRUE";
// @13:18
  dffeas gs_4_ (
	.q(gs[4]),
	.d(mult1_un47_sum_carry_2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(in_rd_en_1z),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam gs_4_.is_wysiwyg="TRUE";
// @13:18
  dffeas gs_3_ (
	.q(gs[3]),
	.d(mult1_un54_sum_add3),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(in_rd_en_1z),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam gs_3_.is_wysiwyg="TRUE";
// @13:18
  dffeas gs_2_ (
	.q(gs[2]),
	.d(mult1_un61_sum_add3),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(in_rd_en_1z),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam gs_2_.is_wysiwyg="TRUE";
// @13:18
  dffeas gs_1_ (
	.q(gs[1]),
	.d(mult1_un68_sum_add3),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(in_rd_en_1z),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam gs_1_.is_wysiwyg="TRUE";
// @13:18
  dffeas gs_0_ (
	.q(gs[0]),
	.d(gs_1_0_0__g0_i_x4),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(in_rd_en_1z),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam gs_0_.is_wysiwyg="TRUE";
// @13:18
  dffeas state_0_ (
	.q(state[0]),
	.d(state_0_0_0__g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam state_0_.is_wysiwyg="TRUE";
// @13:38
  cycloneive_lcell_comb un2_gs_c_add0_cZ (
	.combout(un2_gs_c_add0),
	.cout(un2_gs_c_carry_0),
	.dataa(input_dout_0),
	.datab(un2_gs_c_0_add0),
	.datac(VCC),
	.datad(VCC)
);
defparam un2_gs_c_add0_cZ.lut_mask=16'h6688;
defparam un2_gs_c_add0_cZ.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un2_gs_c_add1_cZ (
	.combout(un2_gs_c_add1),
	.cout(un2_gs_c_carry_1),
	.dataa(input_dout_1),
	.datab(un2_gs_c_0_add1),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_carry_0)
);
defparam un2_gs_c_add1_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_add1_cZ.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un2_gs_c_add2_cZ (
	.combout(un2_gs_c_add2),
	.cout(un2_gs_c_carry_2),
	.dataa(input_dout_2),
	.datab(un2_gs_c_0_add2),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_carry_1)
);
defparam un2_gs_c_add2_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_add2_cZ.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un2_gs_c_add3_cZ (
	.combout(un2_gs_c_add3),
	.cout(un2_gs_c_carry_3),
	.dataa(input_dout_3),
	.datab(un2_gs_c_0_add3),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_carry_2)
);
defparam un2_gs_c_add3_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_add3_cZ.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un2_gs_c_add4_cZ (
	.combout(un2_gs_c_add4),
	.cout(un2_gs_c_carry_4),
	.dataa(input_dout_4),
	.datab(un2_gs_c_0_add4),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_carry_3)
);
defparam un2_gs_c_add4_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_add4_cZ.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un2_gs_c_add5_cZ (
	.combout(un2_gs_c_add5),
	.cout(un2_gs_c_carry_5),
	.dataa(input_dout_5),
	.datab(un2_gs_c_0_add5),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_carry_4)
);
defparam un2_gs_c_add5_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_add5_cZ.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un2_gs_c_add6_cZ (
	.combout(un2_gs_c_add6),
	.cout(un2_gs_c_carry_6),
	.dataa(input_dout_6),
	.datab(un2_gs_c_0_add6),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_carry_5)
);
defparam un2_gs_c_add6_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_add6_cZ.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un2_gs_c_add7_cZ (
	.combout(un2_gs_c_add7),
	.cout(un2_gs_c_carry_7),
	.dataa(input_dout_7),
	.datab(un2_gs_c_0_add7),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_carry_6)
);
defparam un2_gs_c_add7_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_add7_cZ.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un2_gs_c_add8_cZ (
	.combout(un2_gs_c_add8),
	.cout(un2_gs_c_add8_cout_0),
	.dataa(GND),
	.datab(un2_gs_c_0[8]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_carry_7)
);
defparam un2_gs_c_add8_cZ.lut_mask=16'h3cc0;
defparam un2_gs_c_add8_cZ.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un2_gs_c_0_add0_cZ (
	.combout(un2_gs_c_0_add0),
	.cout(un2_gs_c_0_carry_0),
	.dataa(input_dout_8),
	.datab(input_dout_16),
	.datac(VCC),
	.datad(VCC)
);
defparam un2_gs_c_0_add0_cZ.lut_mask=16'h6688;
defparam un2_gs_c_0_add0_cZ.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un2_gs_c_0_add1_cZ (
	.combout(un2_gs_c_0_add1),
	.cout(un2_gs_c_0_carry_1),
	.dataa(input_dout_9),
	.datab(input_dout_17),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_0_carry_0)
);
defparam un2_gs_c_0_add1_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_0_add1_cZ.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un2_gs_c_0_add2_cZ (
	.combout(un2_gs_c_0_add2),
	.cout(un2_gs_c_0_carry_2),
	.dataa(input_dout_10),
	.datab(input_dout_18),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_0_carry_1)
);
defparam un2_gs_c_0_add2_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_0_add2_cZ.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un2_gs_c_0_add3_cZ (
	.combout(un2_gs_c_0_add3),
	.cout(un2_gs_c_0_carry_3),
	.dataa(input_dout_11),
	.datab(input_dout_19),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_0_carry_2)
);
defparam un2_gs_c_0_add3_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_0_add3_cZ.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un2_gs_c_0_add4_cZ (
	.combout(un2_gs_c_0_add4),
	.cout(un2_gs_c_0_carry_4),
	.dataa(input_dout_12),
	.datab(input_dout_20),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_0_carry_3)
);
defparam un2_gs_c_0_add4_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_0_add4_cZ.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un2_gs_c_0_add5_cZ (
	.combout(un2_gs_c_0_add5),
	.cout(un2_gs_c_0_carry_5),
	.dataa(input_dout_13),
	.datab(input_dout_21),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_0_carry_4)
);
defparam un2_gs_c_0_add5_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_0_add5_cZ.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un2_gs_c_0_add6_cZ (
	.combout(un2_gs_c_0_add6),
	.cout(un2_gs_c_0_carry_6),
	.dataa(input_dout_14),
	.datab(input_dout_22),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_0_carry_5)
);
defparam un2_gs_c_0_add6_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_0_add6_cZ.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un2_gs_c_0_add7_cZ (
	.combout(un2_gs_c_0_add7),
	.cout(un2_gs_c_0_add7_cout_0),
	.dataa(input_dout_15),
	.datab(input_dout_23),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_0_carry_6)
);
defparam un2_gs_c_0_add7_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_0_add7_cZ.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un68_sum_add1 (
	.combout(mult1_un68_sum_add1),
	.cout(mult1_un68_sum_carry_1),
	.dataa(mult1_un61_sum_add3),
	.datab(un2_gs_c_add2),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un68_sum_add1_start_cout_0)
);
defparam un11_gs_c_if_generate_plus_mult1_un68_sum_add1.lut_mask=16'h9671;
defparam un11_gs_c_if_generate_plus_mult1_un68_sum_add1.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un68_sum_add2 (
	.combout(mult1_un68_sum_add2),
	.cout(mult1_un68_sum_carry_2),
	.dataa(mult1_un61_sum_add3),
	.datab(mult1_un61_sum_add1),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un68_sum_carry_1)
);
defparam un11_gs_c_if_generate_plus_mult1_un68_sum_add2.lut_mask=16'h96e8;
defparam un11_gs_c_if_generate_plus_mult1_un68_sum_add2.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un68_sum_add3 (
	.combout(mult1_un68_sum_add3),
	.dataa(mult1_un61_sum_add3),
	.datab(mult1_un61_sum_add2),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un68_sum_carry_2)
);
defparam un11_gs_c_if_generate_plus_mult1_un68_sum_add3.lut_mask=16'h6969;
defparam un11_gs_c_if_generate_plus_mult1_un68_sum_add3.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un61_sum_add1 (
	.combout(mult1_un61_sum_add1),
	.cout(mult1_un61_sum_carry_1),
	.dataa(mult1_un54_sum_add3),
	.datab(un2_gs_c_add3),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un61_sum_add1_start_cout_0)
);
defparam un11_gs_c_if_generate_plus_mult1_un61_sum_add1.lut_mask=16'h9671;
defparam un11_gs_c_if_generate_plus_mult1_un61_sum_add1.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un61_sum_add2 (
	.combout(mult1_un61_sum_add2),
	.cout(mult1_un61_sum_carry_2),
	.dataa(mult1_un54_sum_add3),
	.datab(mult1_un54_sum_add1),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un61_sum_carry_1)
);
defparam un11_gs_c_if_generate_plus_mult1_un61_sum_add2.lut_mask=16'h96e8;
defparam un11_gs_c_if_generate_plus_mult1_un61_sum_add2.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un61_sum_add3 (
	.combout(mult1_un61_sum_add3),
	.dataa(mult1_un54_sum_add3),
	.datab(mult1_un54_sum_add2),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un61_sum_carry_2)
);
defparam un11_gs_c_if_generate_plus_mult1_un61_sum_add3.lut_mask=16'h6969;
defparam un11_gs_c_if_generate_plus_mult1_un61_sum_add3.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un54_sum_add1 (
	.combout(mult1_un54_sum_add1),
	.cout(mult1_un54_sum_carry_1),
	.dataa(mult1_un47_sum_carry_2),
	.datab(un2_gs_c_add4),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un54_sum_add1_start_cout_0)
);
defparam un11_gs_c_if_generate_plus_mult1_un54_sum_add1.lut_mask=16'h9671;
defparam un11_gs_c_if_generate_plus_mult1_un54_sum_add1.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un54_sum_add2 (
	.combout(mult1_un54_sum_add2),
	.cout(mult1_un54_sum_carry_2),
	.dataa(mult1_un47_sum_carry_2),
	.datab(mult1_un47_sum_add1),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un54_sum_carry_1)
);
defparam un11_gs_c_if_generate_plus_mult1_un54_sum_add2.lut_mask=16'h96e8;
defparam un11_gs_c_if_generate_plus_mult1_un54_sum_add2.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un54_sum_add3 (
	.combout(mult1_un54_sum_add3),
	.dataa(mult1_un47_sum_carry_2),
	.datab(mult1_un47_sum_add2),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un54_sum_carry_2)
);
defparam un11_gs_c_if_generate_plus_mult1_un54_sum_add3.lut_mask=16'h6969;
defparam un11_gs_c_if_generate_plus_mult1_un54_sum_add3.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un47_sum_add1 (
	.combout(mult1_un47_sum_add1),
	.cout(mult1_un47_sum_carry_1),
	.dataa(mult1_un40_sum_m[2]),
	.datab(un2_gs_c_add5),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un47_sum_add1_start_cout_0)
);
defparam un11_gs_c_if_generate_plus_mult1_un47_sum_add1.lut_mask=16'h9671;
defparam un11_gs_c_if_generate_plus_mult1_un47_sum_add1.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un47_sum_add2 (
	.combout(mult1_un47_sum_add2),
	.cout(mult1_un47_sum_add2_cout_0),
	.dataa(mult1_un40_sum_m[2]),
	.datab(mult1_un40_sum_m[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un47_sum_carry_1)
);
defparam un11_gs_c_if_generate_plus_mult1_un47_sum_add2.lut_mask=16'h96e8;
defparam un11_gs_c_if_generate_plus_mult1_un47_sum_add2.sum_lutc_input="cin";
// @13:35
  cycloneive_lcell_comb out_din_7_ (
	.combout(out_din_7),
	.dataa(gs[7]),
	.datab(out_wr_en_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_7_.lut_mask=16'h8888;
defparam out_din_7_.sum_lutc_input="datac";
// @13:35
  cycloneive_lcell_comb out_din_6_ (
	.combout(out_din_6),
	.dataa(gs[6]),
	.datab(out_wr_en_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_6_.lut_mask=16'h8888;
defparam out_din_6_.sum_lutc_input="datac";
// @13:35
  cycloneive_lcell_comb out_din_5_ (
	.combout(out_din_5),
	.dataa(gs[5]),
	.datab(out_wr_en_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_5_.lut_mask=16'h8888;
defparam out_din_5_.sum_lutc_input="datac";
// @13:35
  cycloneive_lcell_comb out_din_4_ (
	.combout(out_din_4),
	.dataa(gs[4]),
	.datab(out_wr_en_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_4_.lut_mask=16'h8888;
defparam out_din_4_.sum_lutc_input="datac";
// @13:35
  cycloneive_lcell_comb out_din_3_ (
	.combout(out_din_3),
	.dataa(gs[3]),
	.datab(out_wr_en_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_3_.lut_mask=16'h8888;
defparam out_din_3_.sum_lutc_input="datac";
// @13:35
  cycloneive_lcell_comb out_din_2_ (
	.combout(out_din_2),
	.dataa(gs[2]),
	.datab(out_wr_en_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_2_.lut_mask=16'h8888;
defparam out_din_2_.sum_lutc_input="datac";
// @13:35
  cycloneive_lcell_comb out_din_1_ (
	.combout(out_din_1),
	.dataa(gs[1]),
	.datab(out_wr_en_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_1_.lut_mask=16'h8888;
defparam out_din_1_.sum_lutc_input="datac";
// @13:35
  cycloneive_lcell_comb out_din_0_ (
	.combout(out_din_0),
	.dataa(gs[0]),
	.datab(out_wr_en_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_0_.lut_mask=16'h8888;
defparam out_din_0_.sum_lutc_input="datac";
// @13:37
  cycloneive_lcell_comb in_rd_en (
	.combout(in_rd_en_1z),
	.dataa(state[0]),
	.datab(empty),
	.datac(VCC),
	.datad(VCC)
);
defparam in_rd_en.lut_mask=16'h4444;
defparam in_rd_en.sum_lutc_input="datac";
// @13:38
  cycloneive_lcell_comb gs_RNO_0_7_ (
	.combout(ANC2_9),
	.dataa(CO0),
	.datab(un2_gs_c_add7),
	.datac(un2_gs_c_add8),
	.datad(VCC)
);
defparam gs_RNO_0_7_.lut_mask=16'h4a4a;
defparam gs_RNO_0_7_.sum_lutc_input="datac";
// @13:38
  cycloneive_lcell_comb un2_gs_c_add8_RNI14QC (
	.combout(SUM_0_1_i_o3_0),
	.dataa(CO0),
	.datab(un2_gs_c_add8),
	.datac(VCC),
	.datad(VCC)
);
defparam un2_gs_c_add8_RNI14QC.lut_mask=16'h7777;
defparam un2_gs_c_add8_RNI14QC.sum_lutc_input="datac";
  cycloneive_lcell_comb state_0_0_0__g2_0_cZ (
	.combout(state_0_0_0__g2_0),
	.dataa(rd_addr_1),
	.datab(wr_addr_1),
	.datac(rd_addr_0),
	.datad(wr_addr_0)
);
defparam state_0_0_0__g2_0_cZ.lut_mask=16'h6006;
defparam state_0_0_0__g2_0_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb gs_RNO_7_ (
	.combout(gs_1_0_7__m3),
	.dataa(empty),
	.datab(state[0]),
	.datac(gs[7]),
	.datad(ANC2_9)
);
defparam gs_RNO_7_.lut_mask=16'hf2d0;
defparam gs_RNO_7_.sum_lutc_input="datac";
// @13:38
  cycloneive_lcell_comb un2_gs_c_add7_RNI57OM (
	.combout(SUM_7_0_a2[1]),
	.dataa(CO0),
	.datab(un2_gs_c_add7),
	.datac(un2_gs_c_add8),
	.datad(VCC)
);
defparam un2_gs_c_add7_RNI57OM.lut_mask=16'h9393;
defparam un2_gs_c_add7_RNI57OM.sum_lutc_input="datac";
  cycloneive_lcell_comb state_RNO_0_0_ (
	.combout(state_0_0_0__g2_1),
	.dataa(full_3),
	.datab(full_2),
	.datac(VCC),
	.datad(VCC)
);
defparam state_RNO_0_0_.lut_mask=16'h8888;
defparam state_RNO_0_0_.sum_lutc_input="datac";
  cycloneive_lcell_comb state_RNO_0_ (
	.combout(state_0_0_0__g0),
	.dataa(state[0]),
	.datab(empty),
	.datac(state_0_0_0__g2_0),
	.datad(state_0_0_0__g2_1)
);
defparam state_RNO_0_.lut_mask=16'he444;
defparam state_RNO_0_.sum_lutc_input="datac";
// @13:45
  cycloneive_lcell_comb out_wr_en (
	.combout(out_wr_en_1z),
	.dataa(state[0]),
	.datab(state_0_0_0__g2_0),
	.datac(full_2),
	.datad(full_3)
);
defparam out_wr_en.lut_mask=16'h2aaa;
defparam out_wr_en.sum_lutc_input="datac";
  cycloneive_lcell_comb gs_RNO_6_ (
	.combout(gs_1_0_6__g2),
	.dataa(CO0),
	.datab(un2_gs_c_add6),
	.datac(un2_gs_c_add7),
	.datad(un2_gs_c_add8)
);
defparam gs_RNO_6_.lut_mask=16'h85e8;
defparam gs_RNO_6_.sum_lutc_input="datac";
// @13:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un40_sum_0_c1_a (
	.combout(mult1_un40_sum_0_c1_a),
	.dataa(CO0),
	.datab(un2_gs_c_add6),
	.datac(un2_gs_c_add7),
	.datad(un2_gs_c_add8)
);
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_0_c1_a.lut_mask=16'h05e8;
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_0_c1_a.sum_lutc_input="datac";
// @13:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un40_sum_0_c1 (
	.combout(mult1_un40_sum_0_c1),
	.dataa(un2_gs_c_add5),
	.datab(un2_gs_c_add6),
	.datac(mult1_un40_sum_0_c1_a),
	.datad(VCC)
);
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_0_c1.lut_mask=16'h2b2b;
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_0_c1.sum_lutc_input="datac";
// @13:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un40_sum_0_sum2_2 (
	.combout(mult1_un40_sum_0_sum2_2),
	.dataa(CO0),
	.datab(un2_gs_c_add6),
	.datac(un2_gs_c_add7),
	.datad(un2_gs_c_add8)
);
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_0_sum2_2.lut_mask=16'h9681;
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_0_sum2_2.sum_lutc_input="datac";
// @13:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un40_sum_m_a_1_ (
	.combout(mult1_un40_sum_m_a[1]),
	.dataa(CO0),
	.datab(un2_gs_c_add6),
	.datac(un2_gs_c_add7),
	.datad(un2_gs_c_add8)
);
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_m_a_1_.lut_mask=16'h4924;
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_m_a_1_.sum_lutc_input="datac";
// @13:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un40_sum_m_1_ (
	.combout(mult1_un40_sum_m[1]),
	.dataa(un2_gs_c_add5),
	.datab(mult1_un40_sum_m_a[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_m_1_.lut_mask=16'h6666;
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_m_1_.sum_lutc_input="datac";
// @13:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un40_sum_1_anc2 (
	.combout(mult1_un40_sum_1_anc2),
	.dataa(CO0),
	.datab(un2_gs_c_add5),
	.datac(un2_gs_c_add6),
	.datad(SUM_7_0_a2[1])
);
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_1_anc2.lut_mask=16'h0fd0;
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_1_anc2.sum_lutc_input="datac";
  cycloneive_lcell_comb gs_RNO_0_0_ (
	.combout(gs_1_0_0__g0_i_x4_a),
	.dataa(un2_gs_c_add1),
	.datab(un2_gs_c_add0),
	.datac(mult1_un68_sum_add1),
	.datad(VCC)
);
defparam gs_RNO_0_0_.lut_mask=16'h2424;
defparam gs_RNO_0_0_.sum_lutc_input="datac";
  cycloneive_lcell_comb gs_RNO_0_ (
	.combout(gs_1_0_0__g0_i_x4),
	.dataa(mult1_un68_sum_add1),
	.datab(mult1_un68_sum_add3),
	.datac(mult1_un68_sum_add2),
	.datad(gs_1_0_0__g0_i_x4_a)
);
defparam gs_RNO_0_.lut_mask=16'h0f69;
defparam gs_RNO_0_.sum_lutc_input="datac";
// @13:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un40_sum_m_2_ (
	.combout(mult1_un40_sum_m[2]),
	.dataa(SUM_0_1_i_o3_0),
	.datab(mult1_un40_sum_0_sum2_2),
	.datac(mult1_un40_sum_0_c1),
	.datad(mult1_un40_sum_1_anc2)
);
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_m_2_.lut_mask=16'h7d28;
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_m_2_.sum_lutc_input="datac";
// @13:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un47_sum_add2_term (
	.combout(mult1_un47_sum_carry_2),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un47_sum_add2_cout_0)
);
defparam un11_gs_c_if_generate_plus_mult1_un47_sum_add2_term.lut_mask=16'hf0f0;
defparam un11_gs_c_if_generate_plus_mult1_un47_sum_add2_term.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un47_sum_add1_start (
	.cout(mult1_un47_sum_add1_start_cout_0),
	.dataa(un2_gs_c_add4),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam un11_gs_c_if_generate_plus_mult1_un47_sum_add1_start.lut_mask=16'h00aa;
defparam un11_gs_c_if_generate_plus_mult1_un47_sum_add1_start.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un54_sum_add1_start (
	.cout(mult1_un54_sum_add1_start_cout_0),
	.dataa(un2_gs_c_add3),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam un11_gs_c_if_generate_plus_mult1_un54_sum_add1_start.lut_mask=16'h00aa;
defparam un11_gs_c_if_generate_plus_mult1_un54_sum_add1_start.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un61_sum_add1_start (
	.cout(mult1_un61_sum_add1_start_cout_0),
	.dataa(un2_gs_c_add2),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam un11_gs_c_if_generate_plus_mult1_un61_sum_add1_start.lut_mask=16'h00aa;
defparam un11_gs_c_if_generate_plus_mult1_un61_sum_add1_start.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un68_sum_add1_start (
	.cout(mult1_un68_sum_add1_start_cout_0),
	.dataa(un2_gs_c_add1),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam un11_gs_c_if_generate_plus_mult1_un68_sum_add1_start.lut_mask=16'h00aa;
defparam un11_gs_c_if_generate_plus_mult1_un68_sum_add1_start.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un2_gs_c_0_add7_term (
	.combout(un2_gs_c_0[8]),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_0_add7_cout_0)
);
defparam un2_gs_c_0_add7_term.lut_mask=16'hf0f0;
defparam un2_gs_c_0_add7_term.sum_lutc_input="cin";
// @13:38
  cycloneive_lcell_comb un2_gs_c_add8_term (
	.combout(CO0),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_add8_cout_0)
);
defparam un2_gs_c_add8_term.lut_mask=16'hf0f0;
defparam un2_gs_c_add8_term.sum_lutc_input="cin";
  assign  reset_c_i = ~ reset_c;
endmodule /* grayscale_0 */

// VQM4.1+ 
module fifo_24s_32s_6s_4 (
  input_din_c_0,
  input_din_c_1,
  input_din_c_2,
  input_din_c_3,
  input_din_c_4,
  input_din_c_5,
  input_din_c_6,
  input_din_c_7,
  input_din_c_8,
  input_din_c_9,
  input_din_c_10,
  input_din_c_11,
  input_din_c_12,
  input_din_c_13,
  input_din_c_14,
  input_din_c_15,
  input_din_c_16,
  input_din_c_17,
  input_din_c_18,
  input_din_c_19,
  input_din_c_20,
  input_din_c_21,
  input_din_c_22,
  input_din_c_23,
  input_dout_0,
  input_dout_1,
  input_dout_2,
  input_dout_3,
  input_dout_4,
  input_dout_5,
  input_dout_6,
  input_dout_7,
  input_dout_8,
  input_dout_9,
  input_dout_10,
  input_dout_11,
  input_dout_12,
  input_dout_13,
  input_dout_14,
  input_dout_15,
  input_dout_16,
  input_dout_17,
  input_dout_18,
  input_dout_19,
  input_dout_20,
  input_dout_21,
  input_dout_22,
  input_dout_23,
  input_wr_en_c,
  in_rd_en,
  full_1z,
  empty_1z,
  reset_c,
  clock_c
)
;
input input_din_c_0 ;
input input_din_c_1 ;
input input_din_c_2 ;
input input_din_c_3 ;
input input_din_c_4 ;
input input_din_c_5 ;
input input_din_c_6 ;
input input_din_c_7 ;
input input_din_c_8 ;
input input_din_c_9 ;
input input_din_c_10 ;
input input_din_c_11 ;
input input_din_c_12 ;
input input_din_c_13 ;
input input_din_c_14 ;
input input_din_c_15 ;
input input_din_c_16 ;
input input_din_c_17 ;
input input_din_c_18 ;
input input_din_c_19 ;
input input_din_c_20 ;
input input_din_c_21 ;
input input_din_c_22 ;
input input_din_c_23 ;
output input_dout_0 ;
output input_dout_1 ;
output input_dout_2 ;
output input_dout_3 ;
output input_dout_4 ;
output input_dout_5 ;
output input_dout_6 ;
output input_dout_7 ;
output input_dout_8 ;
output input_dout_9 ;
output input_dout_10 ;
output input_dout_11 ;
output input_dout_12 ;
output input_dout_13 ;
output input_dout_14 ;
output input_dout_15 ;
output input_dout_16 ;
output input_dout_17 ;
output input_dout_18 ;
output input_dout_19 ;
output input_dout_20 ;
output input_dout_21 ;
output input_dout_22 ;
output input_dout_23 ;
input input_wr_en_c ;
input in_rd_en ;
output full_1z ;
output empty_1z ;
input reset_c ;
input clock_c ;
wire input_din_c_0 ;
wire input_din_c_1 ;
wire input_din_c_2 ;
wire input_din_c_3 ;
wire input_din_c_4 ;
wire input_din_c_5 ;
wire input_din_c_6 ;
wire input_din_c_7 ;
wire input_din_c_8 ;
wire input_din_c_9 ;
wire input_din_c_10 ;
wire input_din_c_11 ;
wire input_din_c_12 ;
wire input_din_c_13 ;
wire input_din_c_14 ;
wire input_din_c_15 ;
wire input_din_c_16 ;
wire input_din_c_17 ;
wire input_din_c_18 ;
wire input_din_c_19 ;
wire input_din_c_20 ;
wire input_din_c_21 ;
wire input_din_c_22 ;
wire input_din_c_23 ;
wire input_dout_0 ;
wire input_dout_1 ;
wire input_dout_2 ;
wire input_dout_3 ;
wire input_dout_4 ;
wire input_dout_5 ;
wire input_dout_6 ;
wire input_dout_7 ;
wire input_dout_8 ;
wire input_dout_9 ;
wire input_dout_10 ;
wire input_dout_11 ;
wire input_dout_12 ;
wire input_dout_13 ;
wire input_dout_14 ;
wire input_dout_15 ;
wire input_dout_16 ;
wire input_dout_17 ;
wire input_dout_18 ;
wire input_dout_19 ;
wire input_dout_20 ;
wire input_dout_21 ;
wire input_dout_22 ;
wire input_dout_23 ;
wire input_wr_en_c ;
wire in_rd_en ;
wire full_1z ;
wire empty_1z ;
wire reset_c ;
wire clock_c ;
wire [5:0] rd_addr;
wire [5:0] wr_addr;
wire [23:0] q_a;
wire un10_rd_addr_t_sum5_0_g0 ;
wire un10_rd_addr_t_sum4 ;
wire un10_rd_addr_t_sum3 ;
wire un10_rd_addr_t_sum2 ;
wire un10_rd_addr_t_sum1 ;
wire un10_rd_addr_t_axb0 ;
wire un8_wr_addr_t_sum5_0_g0 ;
wire un8_wr_addr_t_sum4_0_g0 ;
wire un8_wr_addr_t_sum3_0_g0 ;
wire un8_wr_addr_t_sum2_0_g0 ;
wire un8_wr_addr_t_sum1_0_g0 ;
wire un8_wr_addr_t_axb0_0_g0_x ;
wire un1_empty_NE_i_0_g0 ;
wire un1_empty_a_4_add0 ;
wire un1_empty_a_4_carry_0 ;
wire un1_empty_a_4_add1 ;
wire un1_empty_a_4_carry_1 ;
wire un1_empty_a_4_add2 ;
wire un1_empty_a_4_carry_2 ;
wire un1_empty_a_4_add3 ;
wire un1_empty_a_4_carry_3 ;
wire un1_empty_a_4_add4 ;
wire un1_empty_a_4_carry_4 ;
wire un1_empty_a_4_add5 ;
wire un1_empty_NE_i_0_g0_0 ;
wire full_2 ;
wire full_3 ;
wire empty_t_NE_0 ;
wire full_0 ;
wire un1_empty_NE_i_0_g0_3 ;
wire rd_addr_t ;
wire un8_wr_addr_t_axb0_0_g1 ;
wire un8_wr_addr_t_anc1 ;
wire un8_wr_addr_t_anc2 ;
wire un8_wr_addr_t_sum1_0_g1_0_x ;
wire un10_rd_addr_t_anc2 ;
wire GND ;
wire VCC ;
wire N_293 ;
wire N_292 ;
wire N_291 ;
wire N_290 ;
wire N_289 ;
wire N_288 ;
wire N_287 ;
wire N_286 ;
wire N_285 ;
wire N_284 ;
wire N_283 ;
wire N_282 ;
wire N_281 ;
wire N_280 ;
wire N_279 ;
wire N_278 ;
wire N_277 ;
wire N_276 ;
wire N_275 ;
wire N_274 ;
wire N_273 ;
wire N_272 ;
wire N_271 ;
wire N_270 ;
wire reset_c_i ;
  assign VCC = 1'b1;
//@0:1
  assign GND = 1'b0;
// @14:55
  dffeas rd_addr_5_ (
	.q(rd_addr[5]),
	.d(un10_rd_addr_t_sum5_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_5_.is_wysiwyg="TRUE";
// @14:55
  dffeas rd_addr_4_ (
	.q(rd_addr[4]),
	.d(un10_rd_addr_t_sum4),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_4_.is_wysiwyg="TRUE";
// @14:55
  dffeas rd_addr_3_ (
	.q(rd_addr[3]),
	.d(un10_rd_addr_t_sum3),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_3_.is_wysiwyg="TRUE";
// @14:55
  dffeas rd_addr_2_ (
	.q(rd_addr[2]),
	.d(un10_rd_addr_t_sum2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_2_.is_wysiwyg="TRUE";
// @14:55
  dffeas rd_addr_1_ (
	.q(rd_addr[1]),
	.d(un10_rd_addr_t_sum1),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_1_.is_wysiwyg="TRUE";
// @14:55
  dffeas rd_addr_0_ (
	.q(rd_addr[0]),
	.d(un10_rd_addr_t_axb0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_0_.is_wysiwyg="TRUE";
// @14:42
  dffeas wr_addr_5_ (
	.q(wr_addr[5]),
	.d(un8_wr_addr_t_sum5_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_5_.is_wysiwyg="TRUE";
// @14:42
  dffeas wr_addr_4_ (
	.q(wr_addr[4]),
	.d(un8_wr_addr_t_sum4_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_4_.is_wysiwyg="TRUE";
// @14:42
  dffeas wr_addr_3_ (
	.q(wr_addr[3]),
	.d(un8_wr_addr_t_sum3_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_3_.is_wysiwyg="TRUE";
// @14:42
  dffeas wr_addr_2_ (
	.q(wr_addr[2]),
	.d(un8_wr_addr_t_sum2_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_2_.is_wysiwyg="TRUE";
// @14:42
  dffeas wr_addr_1_ (
	.q(wr_addr[1]),
	.d(un8_wr_addr_t_sum1_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_1_.is_wysiwyg="TRUE";
// @14:42
  dffeas wr_addr_0_ (
	.q(wr_addr[0]),
	.d(un8_wr_addr_t_axb0_0_g0_x),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_0_.is_wysiwyg="TRUE";
// @14:63
  dffeas empty (
	.q(empty_1z),
	.d(un1_empty_NE_i_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam empty.is_wysiwyg="TRUE";
// @14:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add0 (
	.combout(un1_empty_a_4_add0),
	.cout(un1_empty_a_4_carry_0),
	.dataa(wr_addr[0]),
	.datab(rd_addr[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam p_empty_un1_empty_a_4_add0.lut_mask=16'h9944;
defparam p_empty_un1_empty_a_4_add0.sum_lutc_input="cin";
// @14:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add1 (
	.combout(un1_empty_a_4_add1),
	.cout(un1_empty_a_4_carry_1),
	.dataa(wr_addr[1]),
	.datab(rd_addr[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_0)
);
defparam p_empty_un1_empty_a_4_add1.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add1.sum_lutc_input="cin";
// @14:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add2 (
	.combout(un1_empty_a_4_add2),
	.cout(un1_empty_a_4_carry_2),
	.dataa(wr_addr[2]),
	.datab(rd_addr[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_1)
);
defparam p_empty_un1_empty_a_4_add2.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add2.sum_lutc_input="cin";
// @14:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add3 (
	.combout(un1_empty_a_4_add3),
	.cout(un1_empty_a_4_carry_3),
	.dataa(wr_addr[3]),
	.datab(rd_addr[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_2)
);
defparam p_empty_un1_empty_a_4_add3.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add3.sum_lutc_input="cin";
// @14:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add4 (
	.combout(un1_empty_a_4_add4),
	.cout(un1_empty_a_4_carry_4),
	.dataa(wr_addr[4]),
	.datab(rd_addr[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_3)
);
defparam p_empty_un1_empty_a_4_add4.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add4.sum_lutc_input="cin";
// @14:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add5 (
	.combout(un1_empty_a_4_add5),
	.dataa(wr_addr[5]),
	.datab(rd_addr[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_4)
);
defparam p_empty_un1_empty_a_4_add5.lut_mask=16'h6969;
defparam p_empty_un1_empty_a_4_add5.sum_lutc_input="cin";
  cycloneive_lcell_comb empty_RNO_1 (
	.combout(un1_empty_NE_i_0_g0_0),
	.dataa(un1_empty_a_4_add1),
	.datab(un1_empty_a_4_add2),
	.datac(VCC),
	.datad(VCC)
);
defparam empty_RNO_1.lut_mask=16'h8888;
defparam empty_RNO_1.sum_lutc_input="datac";
// @14:74
  cycloneive_lcell_comb full_2_cZ (
	.combout(full_2),
	.dataa(rd_addr[1]),
	.datab(wr_addr[1]),
	.datac(rd_addr[0]),
	.datad(wr_addr[0])
);
defparam full_2_cZ.lut_mask=16'h9009;
defparam full_2_cZ.sum_lutc_input="datac";
// @14:74
  cycloneive_lcell_comb full_3_cZ (
	.combout(full_3),
	.dataa(rd_addr[3]),
	.datab(wr_addr[3]),
	.datac(rd_addr[2]),
	.datad(wr_addr[2])
);
defparam full_3_cZ.lut_mask=16'h9009;
defparam full_3_cZ.sum_lutc_input="datac";
// @14:73
  cycloneive_lcell_comb empty_t_NE_0_cZ (
	.combout(empty_t_NE_0),
	.dataa(rd_addr[5]),
	.datab(wr_addr[5]),
	.datac(rd_addr[4]),
	.datad(wr_addr[4])
);
defparam empty_t_NE_0_cZ.lut_mask=16'h6ff6;
defparam empty_t_NE_0_cZ.sum_lutc_input="datac";
// @14:74
  cycloneive_lcell_comb full_0_cZ (
	.combout(full_0),
	.dataa(rd_addr[5]),
	.datab(wr_addr[5]),
	.datac(rd_addr[4]),
	.datad(wr_addr[4])
);
defparam full_0_cZ.lut_mask=16'h6006;
defparam full_0_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb empty_RNO_0 (
	.combout(un1_empty_NE_i_0_g0_3),
	.dataa(un1_empty_a_4_add3),
	.datab(un1_empty_a_4_add4),
	.datac(un1_empty_a_4_add5),
	.datad(un1_empty_NE_i_0_g0_0)
);
defparam empty_RNO_0.lut_mask=16'h8000;
defparam empty_RNO_0.sum_lutc_input="datac";
// @14:74
  cycloneive_lcell_comb full (
	.combout(full_1z),
	.dataa(full_0),
	.datab(full_2),
	.datac(full_3),
	.datad(VCC)
);
defparam full.lut_mask=16'h8080;
defparam full.sum_lutc_input="datac";
// @14:71
  cycloneive_lcell_comb rd_addr_t_cZ (
	.combout(rd_addr_t),
	.dataa(empty_t_NE_0),
	.datab(in_rd_en),
	.datac(full_2),
	.datad(full_3)
);
defparam rd_addr_t_cZ.lut_mask=16'h8ccc;
defparam rd_addr_t_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb fifo_buf_RNO (
	.combout(un8_wr_addr_t_axb0_0_g1),
	.dataa(input_wr_en_c),
	.datab(full_0),
	.datac(full_2),
	.datad(full_3)
);
defparam fifo_buf_RNO.lut_mask=16'h2aaa;
defparam fifo_buf_RNO.sum_lutc_input="datac";
// @14:72
  cycloneive_lcell_comb un8_wr_addr_t_anc1_cZ (
	.combout(un8_wr_addr_t_anc1),
	.dataa(input_wr_en_c),
	.datab(wr_addr[0]),
	.datac(wr_addr[1]),
	.datad(full_1z)
);
defparam un8_wr_addr_t_anc1_cZ.lut_mask=16'h0080;
defparam un8_wr_addr_t_anc1_cZ.sum_lutc_input="datac";
// @14:71
  cycloneive_lcell_comb un10_rd_addr_t_axb0_cZ (
	.combout(un10_rd_addr_t_axb0),
	.dataa(rd_addr[0]),
	.datab(rd_addr_t),
	.datac(VCC),
	.datad(VCC)
);
defparam un10_rd_addr_t_axb0_cZ.lut_mask=16'h6666;
defparam un10_rd_addr_t_axb0_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_1_ (
	.combout(un8_wr_addr_t_sum1_0_g0),
	.dataa(input_wr_en_c),
	.datab(wr_addr[0]),
	.datac(wr_addr[1]),
	.datad(full_1z)
);
defparam wr_addr_RNO_1_.lut_mask=16'hf078;
defparam wr_addr_RNO_1_.sum_lutc_input="datac";
// @14:72
  cycloneive_lcell_comb un8_wr_addr_t_anc2_cZ (
	.combout(un8_wr_addr_t_anc2),
	.dataa(wr_addr[1]),
	.datab(wr_addr[2]),
	.datac(un8_wr_addr_t_sum1_0_g1_0_x),
	.datad(full_1z)
);
defparam un8_wr_addr_t_anc2_cZ.lut_mask=16'h0080;
defparam un8_wr_addr_t_anc2_cZ.sum_lutc_input="datac";
// @14:71
  cycloneive_lcell_comb un10_rd_addr_t_sum1_cZ (
	.combout(un10_rd_addr_t_sum1),
	.dataa(rd_addr[0]),
	.datab(rd_addr[1]),
	.datac(rd_addr_t),
	.datad(VCC)
);
defparam un10_rd_addr_t_sum1_cZ.lut_mask=16'h6c6c;
defparam un10_rd_addr_t_sum1_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_2_ (
	.combout(un8_wr_addr_t_sum2_0_g0),
	.dataa(wr_addr[1]),
	.datab(wr_addr[2]),
	.datac(un8_wr_addr_t_sum1_0_g1_0_x),
	.datad(full_1z)
);
defparam wr_addr_RNO_2_.lut_mask=16'hcc6c;
defparam wr_addr_RNO_2_.sum_lutc_input="datac";
  cycloneive_lcell_comb empty_RNO (
	.combout(un1_empty_NE_i_0_g0),
	.dataa(un1_empty_a_4_add0),
	.datab(rd_addr_t),
	.datac(un1_empty_NE_i_0_g0_3),
	.datad(VCC)
);
defparam empty_RNO.lut_mask=16'h9f9f;
defparam empty_RNO.sum_lutc_input="datac";
// @14:71
  cycloneive_lcell_comb un10_rd_addr_t_sum2_cZ (
	.combout(un10_rd_addr_t_sum2),
	.dataa(rd_addr[0]),
	.datab(rd_addr[1]),
	.datac(rd_addr[2]),
	.datad(rd_addr_t)
);
defparam un10_rd_addr_t_sum2_cZ.lut_mask=16'h78f0;
defparam un10_rd_addr_t_sum2_cZ.sum_lutc_input="datac";
// @14:71
  cycloneive_lcell_comb un10_rd_addr_t_anc2_cZ (
	.combout(un10_rd_addr_t_anc2),
	.dataa(rd_addr[0]),
	.datab(rd_addr[1]),
	.datac(rd_addr[2]),
	.datad(rd_addr_t)
);
defparam un10_rd_addr_t_anc2_cZ.lut_mask=16'h8000;
defparam un10_rd_addr_t_anc2_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_3_ (
	.combout(un8_wr_addr_t_sum3_0_g0),
	.dataa(wr_addr[2]),
	.datab(wr_addr[3]),
	.datac(un8_wr_addr_t_anc1),
	.datad(VCC)
);
defparam wr_addr_RNO_3_.lut_mask=16'h6c6c;
defparam wr_addr_RNO_3_.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_4_ (
	.combout(un8_wr_addr_t_sum4_0_g0),
	.dataa(wr_addr[2]),
	.datab(wr_addr[3]),
	.datac(wr_addr[4]),
	.datad(un8_wr_addr_t_anc1)
);
defparam wr_addr_RNO_4_.lut_mask=16'h78f0;
defparam wr_addr_RNO_4_.sum_lutc_input="datac";
// @14:71
  cycloneive_lcell_comb un10_rd_addr_t_sum3_cZ (
	.combout(un10_rd_addr_t_sum3),
	.dataa(rd_addr[3]),
	.datab(un10_rd_addr_t_anc2),
	.datac(VCC),
	.datad(VCC)
);
defparam un10_rd_addr_t_sum3_cZ.lut_mask=16'h6666;
defparam un10_rd_addr_t_sum3_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_5_ (
	.combout(un8_wr_addr_t_sum5_0_g0),
	.dataa(wr_addr[3]),
	.datab(wr_addr[4]),
	.datac(wr_addr[5]),
	.datad(un8_wr_addr_t_anc2)
);
defparam wr_addr_RNO_5_.lut_mask=16'h78f0;
defparam wr_addr_RNO_5_.sum_lutc_input="datac";
// @14:71
  cycloneive_lcell_comb un10_rd_addr_t_sum4_cZ (
	.combout(un10_rd_addr_t_sum4),
	.dataa(rd_addr[3]),
	.datab(rd_addr[4]),
	.datac(un10_rd_addr_t_anc2),
	.datad(VCC)
);
defparam un10_rd_addr_t_sum4_cZ.lut_mask=16'h6c6c;
defparam un10_rd_addr_t_sum4_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb rd_addr_RNO_5_ (
	.combout(un10_rd_addr_t_sum5_0_g0),
	.dataa(rd_addr[3]),
	.datab(rd_addr[4]),
	.datac(rd_addr[5]),
	.datad(un10_rd_addr_t_anc2)
);
defparam rd_addr_RNO_5_.lut_mask=16'h78f0;
defparam rd_addr_RNO_5_.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_0_ (
	.combout(un8_wr_addr_t_axb0_0_g0_x),
	.dataa(input_wr_en_c),
	.datab(wr_addr[0]),
	.datac(full_1z),
	.datad(VCC)
);
defparam wr_addr_RNO_0_.lut_mask=16'hc6c6;
defparam wr_addr_RNO_0_.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNI6R0B_0_ (
	.combout(un8_wr_addr_t_sum1_0_g1_0_x),
	.dataa(input_wr_en_c),
	.datab(wr_addr[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam wr_addr_RNI6R0B_0_.lut_mask=16'h8888;
defparam wr_addr_RNI6R0B_0_.sum_lutc_input="datac";
// @14:35
  altsyncram fifo_buf (
	.q_b({input_dout_23, input_dout_22, input_dout_21, input_dout_20, input_dout_19, input_dout_18, input_dout_17, input_dout_16, input_dout_15, input_dout_14, input_dout_13, input_dout_12, input_dout_11, input_dout_10, input_dout_9, input_dout_8, input_dout_7, input_dout_6, input_dout_5, input_dout_4, input_dout_3, input_dout_2, input_dout_1, input_dout_0}),
	.data_a({input_din_c_23, input_din_c_22, input_din_c_21, input_din_c_20, input_din_c_19, input_din_c_18, input_din_c_17, input_din_c_16, input_din_c_15, input_din_c_14, input_din_c_13, input_din_c_12, input_din_c_11, input_din_c_10, input_din_c_9, input_din_c_8, input_din_c_7, input_din_c_6, input_din_c_5, input_din_c_4, input_din_c_3, input_din_c_2, input_din_c_1, input_din_c_0}),
	.address_a(wr_addr[4:0]),
	.wren_a(un8_wr_addr_t_axb0_0_g1),
	.rden_a(GND),
	.data_b({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.address_b({un10_rd_addr_t_sum4, un10_rd_addr_t_sum3, un10_rd_addr_t_sum2, un10_rd_addr_t_sum1, un10_rd_addr_t_axb0}),
	.wren_b(GND),
	.rden_b(VCC),
	.clock0(clock_c),
	.clock1(VCC),
	.clocken0(VCC),
	.clocken1(VCC),
	.clocken2(VCC),
	.clocken3(VCC),
	.addressstall_a(GND),
	.addressstall_b(GND),
	.aclr0(GND),
	.aclr1(GND)
);
defparam fifo_buf.read_during_write_mode_mixed_ports =  "OLD_DATA";
defparam fifo_buf.wrcontrol_aclr_b =  "NONE";
defparam fifo_buf.rdcontrol_aclr_b =  "NONE";
defparam fifo_buf.indata_aclr_b =  "NONE";
defparam fifo_buf.address_aclr_b =  "NONE";
defparam fifo_buf.outdata_aclr_b =  "NONE";
defparam fifo_buf.wrcontrol_wraddress_reg_b =  "CLOCK0";
defparam fifo_buf.rdcontrol_reg_b =  "CLOCK0";
defparam fifo_buf.indata_reg_b =  "CLOCK0";
defparam fifo_buf.address_reg_b =  "CLOCK0";
defparam fifo_buf.outdata_reg_b =  "UNREGISTERED";
defparam fifo_buf.wrcontrol_aclr_a =  "NONE";
defparam fifo_buf.indata_aclr_a =  "NONE";
defparam fifo_buf.address_aclr_a =  "NONE";
defparam fifo_buf.outdata_aclr_a =  "NONE";
defparam fifo_buf.outdata_reg_a =  "UNREGISTERED";
defparam fifo_buf.operation_mode =  "DUAL_PORT";
defparam fifo_buf.clock_enable_input_b =  "ALTERNATE";
defparam fifo_buf.clock_enable_input_a =  "ALTERNATE";
defparam fifo_buf.clock_enable_output_b =  "NORMAL";
defparam fifo_buf.clock_enable_output_a =  "NORMAL";
defparam fifo_buf.intended_device_family =  "CYCLONE IVE";
defparam fifo_buf.numwords_b =  32;
defparam fifo_buf.numwords_a =  32;
defparam fifo_buf.lpm_type =  "altsyncram";
defparam fifo_buf.init_file =  "UNUSED";
defparam fifo_buf.ram_block_type =  "AUTO";
defparam fifo_buf.widthad_b =  5;
defparam fifo_buf.width_b =  24;
defparam fifo_buf.widthad_a =  5;
defparam fifo_buf.width_a =  24;
  assign  reset_c_i = ~ reset_c;
endmodule /* fifo_24s_32s_6s_4 */

// VQM4.1+ 
module fifo_24s_32s_6s_4_0 (
  base_din_c_0,
  base_din_c_1,
  base_din_c_2,
  base_din_c_3,
  base_din_c_4,
  base_din_c_5,
  base_din_c_6,
  base_din_c_7,
  base_din_c_8,
  base_din_c_9,
  base_din_c_10,
  base_din_c_11,
  base_din_c_12,
  base_din_c_13,
  base_din_c_14,
  base_din_c_15,
  base_din_c_16,
  base_din_c_17,
  base_din_c_18,
  base_din_c_19,
  base_din_c_20,
  base_din_c_21,
  base_din_c_22,
  base_din_c_23,
  base_dout_0,
  base_dout_1,
  base_dout_2,
  base_dout_3,
  base_dout_4,
  base_dout_5,
  base_dout_6,
  base_dout_7,
  base_dout_8,
  base_dout_9,
  base_dout_10,
  base_dout_11,
  base_dout_12,
  base_dout_13,
  base_dout_14,
  base_dout_15,
  base_dout_16,
  base_dout_17,
  base_dout_18,
  base_dout_19,
  base_dout_20,
  base_dout_21,
  base_dout_22,
  base_dout_23,
  state_0,
  in_rd_en,
  input_wr_en_c,
  full_1z,
  empty_1z,
  reset_c,
  clock_c
)
;
input base_din_c_0 ;
input base_din_c_1 ;
input base_din_c_2 ;
input base_din_c_3 ;
input base_din_c_4 ;
input base_din_c_5 ;
input base_din_c_6 ;
input base_din_c_7 ;
input base_din_c_8 ;
input base_din_c_9 ;
input base_din_c_10 ;
input base_din_c_11 ;
input base_din_c_12 ;
input base_din_c_13 ;
input base_din_c_14 ;
input base_din_c_15 ;
input base_din_c_16 ;
input base_din_c_17 ;
input base_din_c_18 ;
input base_din_c_19 ;
input base_din_c_20 ;
input base_din_c_21 ;
input base_din_c_22 ;
input base_din_c_23 ;
output base_dout_0 ;
output base_dout_1 ;
output base_dout_2 ;
output base_dout_3 ;
output base_dout_4 ;
output base_dout_5 ;
output base_dout_6 ;
output base_dout_7 ;
output base_dout_8 ;
output base_dout_9 ;
output base_dout_10 ;
output base_dout_11 ;
output base_dout_12 ;
output base_dout_13 ;
output base_dout_14 ;
output base_dout_15 ;
output base_dout_16 ;
output base_dout_17 ;
output base_dout_18 ;
output base_dout_19 ;
output base_dout_20 ;
output base_dout_21 ;
output base_dout_22 ;
output base_dout_23 ;
input state_0 ;
input in_rd_en ;
input input_wr_en_c ;
output full_1z ;
output empty_1z ;
input reset_c ;
input clock_c ;
wire base_din_c_0 ;
wire base_din_c_1 ;
wire base_din_c_2 ;
wire base_din_c_3 ;
wire base_din_c_4 ;
wire base_din_c_5 ;
wire base_din_c_6 ;
wire base_din_c_7 ;
wire base_din_c_8 ;
wire base_din_c_9 ;
wire base_din_c_10 ;
wire base_din_c_11 ;
wire base_din_c_12 ;
wire base_din_c_13 ;
wire base_din_c_14 ;
wire base_din_c_15 ;
wire base_din_c_16 ;
wire base_din_c_17 ;
wire base_din_c_18 ;
wire base_din_c_19 ;
wire base_din_c_20 ;
wire base_din_c_21 ;
wire base_din_c_22 ;
wire base_din_c_23 ;
wire base_dout_0 ;
wire base_dout_1 ;
wire base_dout_2 ;
wire base_dout_3 ;
wire base_dout_4 ;
wire base_dout_5 ;
wire base_dout_6 ;
wire base_dout_7 ;
wire base_dout_8 ;
wire base_dout_9 ;
wire base_dout_10 ;
wire base_dout_11 ;
wire base_dout_12 ;
wire base_dout_13 ;
wire base_dout_14 ;
wire base_dout_15 ;
wire base_dout_16 ;
wire base_dout_17 ;
wire base_dout_18 ;
wire base_dout_19 ;
wire base_dout_20 ;
wire base_dout_21 ;
wire base_dout_22 ;
wire base_dout_23 ;
wire state_0 ;
wire in_rd_en ;
wire input_wr_en_c ;
wire full_1z ;
wire empty_1z ;
wire reset_c ;
wire clock_c ;
wire [5:0] rd_addr;
wire [5:0] wr_addr;
wire [23:0] q_a;
wire un10_rd_addr_t_sum5_0_g0 ;
wire un10_rd_addr_t_sum4 ;
wire un10_rd_addr_t_sum3 ;
wire un10_rd_addr_t_sum2 ;
wire un10_rd_addr_t_sum1 ;
wire un10_rd_addr_t_axb0 ;
wire un8_wr_addr_t_sum5_0_g0 ;
wire un8_wr_addr_t_sum4_0_g0 ;
wire un8_wr_addr_t_sum3_0_g0 ;
wire un8_wr_addr_t_sum2_0_g0 ;
wire un8_wr_addr_t_sum1_0_g0 ;
wire un8_wr_addr_t_axb0_0_g0_x ;
wire un1_empty_NE_i_0_g0 ;
wire un1_empty_a_4_add0 ;
wire un1_empty_a_4_carry_0 ;
wire un1_empty_a_4_add1 ;
wire un1_empty_a_4_carry_1 ;
wire un1_empty_a_4_add2 ;
wire un1_empty_a_4_carry_2 ;
wire un1_empty_a_4_add3 ;
wire un1_empty_a_4_carry_3 ;
wire un1_empty_a_4_add4 ;
wire un1_empty_a_4_carry_4 ;
wire un1_empty_a_4_add5 ;
wire empty_t_5 ;
wire empty_t_4 ;
wire un1_empty_NE_i_0_g0_1 ;
wire full_2 ;
wire full_3 ;
wire un1_empty_NE_i_0_g0_3 ;
wire empty_t_NE ;
wire un8_wr_addr_t_anc1 ;
wire un8_wr_addr_t_anc2 ;
wire un8_wr_addr_t_sum1_0_g1_0_x ;
wire un10_rd_addr_t_anc1 ;
wire un10_rd_addr_t_anc2 ;
wire un8_wr_addr_t_axb0_0_g1_x ;
wire GND ;
wire VCC ;
wire N_269 ;
wire N_268 ;
wire N_267 ;
wire N_266 ;
wire N_265 ;
wire N_264 ;
wire N_263 ;
wire N_262 ;
wire N_261 ;
wire N_260 ;
wire N_259 ;
wire N_258 ;
wire N_257 ;
wire N_256 ;
wire N_255 ;
wire N_254 ;
wire N_253 ;
wire N_252 ;
wire N_251 ;
wire N_250 ;
wire N_249 ;
wire N_248 ;
wire N_247 ;
wire N_246 ;
wire reset_c_i ;
  assign VCC = 1'b1;
//@0:1
  assign GND = 1'b0;
// @14:55
  dffeas rd_addr_5_ (
	.q(rd_addr[5]),
	.d(un10_rd_addr_t_sum5_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_5_.is_wysiwyg="TRUE";
// @14:55
  dffeas rd_addr_4_ (
	.q(rd_addr[4]),
	.d(un10_rd_addr_t_sum4),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_4_.is_wysiwyg="TRUE";
// @14:55
  dffeas rd_addr_3_ (
	.q(rd_addr[3]),
	.d(un10_rd_addr_t_sum3),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_3_.is_wysiwyg="TRUE";
// @14:55
  dffeas rd_addr_2_ (
	.q(rd_addr[2]),
	.d(un10_rd_addr_t_sum2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_2_.is_wysiwyg="TRUE";
// @14:55
  dffeas rd_addr_1_ (
	.q(rd_addr[1]),
	.d(un10_rd_addr_t_sum1),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_1_.is_wysiwyg="TRUE";
// @14:55
  dffeas rd_addr_0_ (
	.q(rd_addr[0]),
	.d(un10_rd_addr_t_axb0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_0_.is_wysiwyg="TRUE";
// @14:42
  dffeas wr_addr_5_ (
	.q(wr_addr[5]),
	.d(un8_wr_addr_t_sum5_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_5_.is_wysiwyg="TRUE";
// @14:42
  dffeas wr_addr_4_ (
	.q(wr_addr[4]),
	.d(un8_wr_addr_t_sum4_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_4_.is_wysiwyg="TRUE";
// @14:42
  dffeas wr_addr_3_ (
	.q(wr_addr[3]),
	.d(un8_wr_addr_t_sum3_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_3_.is_wysiwyg="TRUE";
// @14:42
  dffeas wr_addr_2_ (
	.q(wr_addr[2]),
	.d(un8_wr_addr_t_sum2_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_2_.is_wysiwyg="TRUE";
// @14:42
  dffeas wr_addr_1_ (
	.q(wr_addr[1]),
	.d(un8_wr_addr_t_sum1_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_1_.is_wysiwyg="TRUE";
// @14:42
  dffeas wr_addr_0_ (
	.q(wr_addr[0]),
	.d(un8_wr_addr_t_axb0_0_g0_x),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_0_.is_wysiwyg="TRUE";
// @14:63
  dffeas empty (
	.q(empty_1z),
	.d(un1_empty_NE_i_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam empty.is_wysiwyg="TRUE";
// @14:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add0 (
	.combout(un1_empty_a_4_add0),
	.cout(un1_empty_a_4_carry_0),
	.dataa(wr_addr[0]),
	.datab(rd_addr[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam p_empty_un1_empty_a_4_add0.lut_mask=16'h9944;
defparam p_empty_un1_empty_a_4_add0.sum_lutc_input="cin";
// @14:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add1 (
	.combout(un1_empty_a_4_add1),
	.cout(un1_empty_a_4_carry_1),
	.dataa(wr_addr[1]),
	.datab(rd_addr[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_0)
);
defparam p_empty_un1_empty_a_4_add1.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add1.sum_lutc_input="cin";
// @14:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add2 (
	.combout(un1_empty_a_4_add2),
	.cout(un1_empty_a_4_carry_2),
	.dataa(wr_addr[2]),
	.datab(rd_addr[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_1)
);
defparam p_empty_un1_empty_a_4_add2.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add2.sum_lutc_input="cin";
// @14:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add3 (
	.combout(un1_empty_a_4_add3),
	.cout(un1_empty_a_4_carry_3),
	.dataa(wr_addr[3]),
	.datab(rd_addr[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_2)
);
defparam p_empty_un1_empty_a_4_add3.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add3.sum_lutc_input="cin";
// @14:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add4 (
	.combout(un1_empty_a_4_add4),
	.cout(un1_empty_a_4_carry_4),
	.dataa(wr_addr[4]),
	.datab(rd_addr[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_3)
);
defparam p_empty_un1_empty_a_4_add4.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add4.sum_lutc_input="cin";
// @14:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add5 (
	.combout(un1_empty_a_4_add5),
	.dataa(wr_addr[5]),
	.datab(rd_addr[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_4)
);
defparam p_empty_un1_empty_a_4_add5.lut_mask=16'h6969;
defparam p_empty_un1_empty_a_4_add5.sum_lutc_input="cin";
// @14:73
  cycloneive_lcell_comb empty_t_5_cZ (
	.combout(empty_t_5),
	.dataa(wr_addr[5]),
	.datab(rd_addr[5]),
	.datac(VCC),
	.datad(VCC)
);
defparam empty_t_5_cZ.lut_mask=16'h6666;
defparam empty_t_5_cZ.sum_lutc_input="datac";
// @14:73
  cycloneive_lcell_comb empty_t_4_cZ (
	.combout(empty_t_4),
	.dataa(wr_addr[4]),
	.datab(rd_addr[4]),
	.datac(VCC),
	.datad(VCC)
);
defparam empty_t_4_cZ.lut_mask=16'h6666;
defparam empty_t_4_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb empty_RNO_1 (
	.combout(un1_empty_NE_i_0_g0_1),
	.dataa(un1_empty_a_4_add3),
	.datab(un1_empty_a_4_add4),
	.datac(VCC),
	.datad(VCC)
);
defparam empty_RNO_1.lut_mask=16'h8888;
defparam empty_RNO_1.sum_lutc_input="datac";
// @14:74
  cycloneive_lcell_comb full_2_cZ (
	.combout(full_2),
	.dataa(rd_addr[1]),
	.datab(wr_addr[1]),
	.datac(rd_addr[0]),
	.datad(wr_addr[0])
);
defparam full_2_cZ.lut_mask=16'h9009;
defparam full_2_cZ.sum_lutc_input="datac";
// @14:74
  cycloneive_lcell_comb full_3_cZ (
	.combout(full_3),
	.dataa(rd_addr[3]),
	.datab(wr_addr[3]),
	.datac(rd_addr[2]),
	.datad(wr_addr[2])
);
defparam full_3_cZ.lut_mask=16'h9009;
defparam full_3_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb empty_RNO_0 (
	.combout(un1_empty_NE_i_0_g0_3),
	.dataa(un1_empty_a_4_add1),
	.datab(un1_empty_a_4_add2),
	.datac(un1_empty_a_4_add5),
	.datad(un1_empty_NE_i_0_g0_1)
);
defparam empty_RNO_0.lut_mask=16'h8000;
defparam empty_RNO_0.sum_lutc_input="datac";
// @14:73
  cycloneive_lcell_comb empty_t_NE_cZ (
	.combout(empty_t_NE),
	.dataa(empty_t_4),
	.datab(empty_t_5),
	.datac(full_2),
	.datad(full_3)
);
defparam empty_t_NE_cZ.lut_mask=16'hefff;
defparam empty_t_NE_cZ.sum_lutc_input="datac";
// @14:74
  cycloneive_lcell_comb full (
	.combout(full_1z),
	.dataa(empty_t_4),
	.datab(empty_t_5),
	.datac(full_2),
	.datad(full_3)
);
defparam full.lut_mask=16'h4000;
defparam full.sum_lutc_input="datac";
// @14:71
  cycloneive_lcell_comb un10_rd_addr_t_axb0_cZ (
	.combout(un10_rd_addr_t_axb0),
	.dataa(empty_1z),
	.datab(state_0),
	.datac(rd_addr[0]),
	.datad(empty_t_NE)
);
defparam un10_rd_addr_t_axb0_cZ.lut_mask=16'hd2f0;
defparam un10_rd_addr_t_axb0_cZ.sum_lutc_input="datac";
// @14:72
  cycloneive_lcell_comb un8_wr_addr_t_anc1_cZ (
	.combout(un8_wr_addr_t_anc1),
	.dataa(input_wr_en_c),
	.datab(wr_addr[0]),
	.datac(wr_addr[1]),
	.datad(full_1z)
);
defparam un8_wr_addr_t_anc1_cZ.lut_mask=16'h0080;
defparam un8_wr_addr_t_anc1_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_1_ (
	.combout(un8_wr_addr_t_sum1_0_g0),
	.dataa(input_wr_en_c),
	.datab(wr_addr[0]),
	.datac(wr_addr[1]),
	.datad(full_1z)
);
defparam wr_addr_RNO_1_.lut_mask=16'hf078;
defparam wr_addr_RNO_1_.sum_lutc_input="datac";
// @14:72
  cycloneive_lcell_comb un8_wr_addr_t_anc2_cZ (
	.combout(un8_wr_addr_t_anc2),
	.dataa(wr_addr[1]),
	.datab(wr_addr[2]),
	.datac(un8_wr_addr_t_sum1_0_g1_0_x),
	.datad(full_1z)
);
defparam un8_wr_addr_t_anc2_cZ.lut_mask=16'h0080;
defparam un8_wr_addr_t_anc2_cZ.sum_lutc_input="datac";
// @14:71
  cycloneive_lcell_comb un10_rd_addr_t_sum1_cZ (
	.combout(un10_rd_addr_t_sum1),
	.dataa(rd_addr[0]),
	.datab(rd_addr[1]),
	.datac(in_rd_en),
	.datad(empty_t_NE)
);
defparam un10_rd_addr_t_sum1_cZ.lut_mask=16'h6ccc;
defparam un10_rd_addr_t_sum1_cZ.sum_lutc_input="datac";
// @14:71
  cycloneive_lcell_comb un10_rd_addr_t_anc1_cZ (
	.combout(un10_rd_addr_t_anc1),
	.dataa(rd_addr[0]),
	.datab(rd_addr[1]),
	.datac(in_rd_en),
	.datad(empty_t_NE)
);
defparam un10_rd_addr_t_anc1_cZ.lut_mask=16'h8000;
defparam un10_rd_addr_t_anc1_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_2_ (
	.combout(un8_wr_addr_t_sum2_0_g0),
	.dataa(wr_addr[1]),
	.datab(wr_addr[2]),
	.datac(un8_wr_addr_t_sum1_0_g1_0_x),
	.datad(full_1z)
);
defparam wr_addr_RNO_2_.lut_mask=16'hcc6c;
defparam wr_addr_RNO_2_.sum_lutc_input="datac";
  cycloneive_lcell_comb empty_RNO (
	.combout(un1_empty_NE_i_0_g0),
	.dataa(in_rd_en),
	.datab(un1_empty_a_4_add0),
	.datac(empty_t_NE),
	.datad(un1_empty_NE_i_0_g0_3)
);
defparam empty_RNO.lut_mask=16'h93ff;
defparam empty_RNO.sum_lutc_input="datac";
// @14:71
  cycloneive_lcell_comb un10_rd_addr_t_sum2_cZ (
	.combout(un10_rd_addr_t_sum2),
	.dataa(rd_addr[2]),
	.datab(un10_rd_addr_t_anc1),
	.datac(VCC),
	.datad(VCC)
);
defparam un10_rd_addr_t_sum2_cZ.lut_mask=16'h6666;
defparam un10_rd_addr_t_sum2_cZ.sum_lutc_input="datac";
// @14:71
  cycloneive_lcell_comb un10_rd_addr_t_anc2_cZ (
	.combout(un10_rd_addr_t_anc2),
	.dataa(rd_addr[2]),
	.datab(un10_rd_addr_t_anc1),
	.datac(VCC),
	.datad(VCC)
);
defparam un10_rd_addr_t_anc2_cZ.lut_mask=16'h8888;
defparam un10_rd_addr_t_anc2_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_3_ (
	.combout(un8_wr_addr_t_sum3_0_g0),
	.dataa(wr_addr[2]),
	.datab(wr_addr[3]),
	.datac(un8_wr_addr_t_anc1),
	.datad(VCC)
);
defparam wr_addr_RNO_3_.lut_mask=16'h6c6c;
defparam wr_addr_RNO_3_.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_4_ (
	.combout(un8_wr_addr_t_sum4_0_g0),
	.dataa(wr_addr[2]),
	.datab(wr_addr[3]),
	.datac(wr_addr[4]),
	.datad(un8_wr_addr_t_anc1)
);
defparam wr_addr_RNO_4_.lut_mask=16'h78f0;
defparam wr_addr_RNO_4_.sum_lutc_input="datac";
// @14:71
  cycloneive_lcell_comb un10_rd_addr_t_sum3_cZ (
	.combout(un10_rd_addr_t_sum3),
	.dataa(rd_addr[2]),
	.datab(rd_addr[3]),
	.datac(un10_rd_addr_t_anc1),
	.datad(VCC)
);
defparam un10_rd_addr_t_sum3_cZ.lut_mask=16'h6c6c;
defparam un10_rd_addr_t_sum3_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_5_ (
	.combout(un8_wr_addr_t_sum5_0_g0),
	.dataa(wr_addr[3]),
	.datab(wr_addr[4]),
	.datac(wr_addr[5]),
	.datad(un8_wr_addr_t_anc2)
);
defparam wr_addr_RNO_5_.lut_mask=16'h78f0;
defparam wr_addr_RNO_5_.sum_lutc_input="datac";
// @14:71
  cycloneive_lcell_comb un10_rd_addr_t_sum4_cZ (
	.combout(un10_rd_addr_t_sum4),
	.dataa(rd_addr[2]),
	.datab(rd_addr[3]),
	.datac(rd_addr[4]),
	.datad(un10_rd_addr_t_anc1)
);
defparam un10_rd_addr_t_sum4_cZ.lut_mask=16'h78f0;
defparam un10_rd_addr_t_sum4_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb rd_addr_RNO_5_ (
	.combout(un10_rd_addr_t_sum5_0_g0),
	.dataa(rd_addr[3]),
	.datab(rd_addr[4]),
	.datac(rd_addr[5]),
	.datad(un10_rd_addr_t_anc2)
);
defparam rd_addr_RNO_5_.lut_mask=16'h78f0;
defparam rd_addr_RNO_5_.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_0_ (
	.combout(un8_wr_addr_t_axb0_0_g0_x),
	.dataa(input_wr_en_c),
	.datab(wr_addr[0]),
	.datac(full_1z),
	.datad(VCC)
);
defparam wr_addr_RNO_0_.lut_mask=16'hc6c6;
defparam wr_addr_RNO_0_.sum_lutc_input="datac";
  cycloneive_lcell_comb fifo_buf_RNO (
	.combout(un8_wr_addr_t_axb0_0_g1_x),
	.dataa(input_wr_en_c),
	.datab(full_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam fifo_buf_RNO.lut_mask=16'h2222;
defparam fifo_buf_RNO.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNIHU5G_0_ (
	.combout(un8_wr_addr_t_sum1_0_g1_0_x),
	.dataa(input_wr_en_c),
	.datab(wr_addr[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam wr_addr_RNIHU5G_0_.lut_mask=16'h8888;
defparam wr_addr_RNIHU5G_0_.sum_lutc_input="datac";
// @14:35
  altsyncram fifo_buf (
	.q_b({base_dout_23, base_dout_22, base_dout_21, base_dout_20, base_dout_19, base_dout_18, base_dout_17, base_dout_16, base_dout_15, base_dout_14, base_dout_13, base_dout_12, base_dout_11, base_dout_10, base_dout_9, base_dout_8, base_dout_7, base_dout_6, base_dout_5, base_dout_4, base_dout_3, base_dout_2, base_dout_1, base_dout_0}),
	.data_a({base_din_c_23, base_din_c_22, base_din_c_21, base_din_c_20, base_din_c_19, base_din_c_18, base_din_c_17, base_din_c_16, base_din_c_15, base_din_c_14, base_din_c_13, base_din_c_12, base_din_c_11, base_din_c_10, base_din_c_9, base_din_c_8, base_din_c_7, base_din_c_6, base_din_c_5, base_din_c_4, base_din_c_3, base_din_c_2, base_din_c_1, base_din_c_0}),
	.address_a(wr_addr[4:0]),
	.wren_a(un8_wr_addr_t_axb0_0_g1_x),
	.rden_a(GND),
	.data_b({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.address_b({un10_rd_addr_t_sum4, un10_rd_addr_t_sum3, un10_rd_addr_t_sum2, un10_rd_addr_t_sum1, un10_rd_addr_t_axb0}),
	.wren_b(GND),
	.rden_b(VCC),
	.clock0(clock_c),
	.clock1(VCC),
	.clocken0(VCC),
	.clocken1(VCC),
	.clocken2(VCC),
	.clocken3(VCC),
	.addressstall_a(GND),
	.addressstall_b(GND),
	.aclr0(GND),
	.aclr1(GND)
);
defparam fifo_buf.read_during_write_mode_mixed_ports =  "OLD_DATA";
defparam fifo_buf.wrcontrol_aclr_b =  "NONE";
defparam fifo_buf.rdcontrol_aclr_b =  "NONE";
defparam fifo_buf.indata_aclr_b =  "NONE";
defparam fifo_buf.address_aclr_b =  "NONE";
defparam fifo_buf.outdata_aclr_b =  "NONE";
defparam fifo_buf.wrcontrol_wraddress_reg_b =  "CLOCK0";
defparam fifo_buf.rdcontrol_reg_b =  "CLOCK0";
defparam fifo_buf.indata_reg_b =  "CLOCK0";
defparam fifo_buf.address_reg_b =  "CLOCK0";
defparam fifo_buf.outdata_reg_b =  "UNREGISTERED";
defparam fifo_buf.wrcontrol_aclr_a =  "NONE";
defparam fifo_buf.indata_aclr_a =  "NONE";
defparam fifo_buf.address_aclr_a =  "NONE";
defparam fifo_buf.outdata_aclr_a =  "NONE";
defparam fifo_buf.outdata_reg_a =  "UNREGISTERED";
defparam fifo_buf.operation_mode =  "DUAL_PORT";
defparam fifo_buf.clock_enable_input_b =  "ALTERNATE";
defparam fifo_buf.clock_enable_input_a =  "ALTERNATE";
defparam fifo_buf.clock_enable_output_b =  "NORMAL";
defparam fifo_buf.clock_enable_output_a =  "NORMAL";
defparam fifo_buf.intended_device_family =  "CYCLONE IVE";
defparam fifo_buf.numwords_b =  32;
defparam fifo_buf.numwords_a =  32;
defparam fifo_buf.lpm_type =  "altsyncram";
defparam fifo_buf.init_file =  "UNUSED";
defparam fifo_buf.ram_block_type =  "AUTO";
defparam fifo_buf.widthad_b =  5;
defparam fifo_buf.width_b =  24;
defparam fifo_buf.widthad_a =  5;
defparam fifo_buf.width_a =  24;
  assign  reset_c_i = ~ reset_c;
endmodule /* fifo_24s_32s_6s_4_0 */

// VQM4.1+ 
module vectorsub_24s_50s (
  z_din_1_0,
  y_dout_0,
  y_dout_1,
  y_dout_2,
  y_dout_3,
  y_dout_4,
  y_dout_5,
  y_dout_6,
  y_dout_7,
  x_dout_0,
  x_dout_1,
  x_dout_2,
  x_dout_3,
  x_dout_4,
  x_dout_5,
  x_dout_6,
  x_dout_7,
  state_0,
  full,
  empty_0,
  empty,
  y_rd_en_1z,
  reset_c,
  clock_c
)
;
output z_din_1_0 ;
input y_dout_0 ;
input y_dout_1 ;
input y_dout_2 ;
input y_dout_3 ;
input y_dout_4 ;
input y_dout_5 ;
input y_dout_6 ;
input y_dout_7 ;
input x_dout_0 ;
input x_dout_1 ;
input x_dout_2 ;
input x_dout_3 ;
input x_dout_4 ;
input x_dout_5 ;
input x_dout_6 ;
input x_dout_7 ;
output state_0 ;
input full ;
input empty_0 ;
input empty ;
output y_rd_en_1z ;
input reset_c ;
input clock_c ;
wire z_din_1_0 ;
wire y_dout_0 ;
wire y_dout_1 ;
wire y_dout_2 ;
wire y_dout_3 ;
wire y_dout_4 ;
wire y_dout_5 ;
wire y_dout_6 ;
wire y_dout_7 ;
wire x_dout_0 ;
wire x_dout_1 ;
wire x_dout_2 ;
wire x_dout_3 ;
wire x_dout_4 ;
wire x_dout_5 ;
wire x_dout_6 ;
wire x_dout_7 ;
wire state_0 ;
wire full ;
wire empty_0 ;
wire empty ;
wire y_rd_en_1z ;
wire reset_c ;
wire clock_c ;
wire [0:0] sum;
wire [7:0] un1_x_dout_combout;
wire [7:0] un2_hold_combout;
wire [24:24] un1_hold_i;
wire state_0_0_0__g0 ;
wire sum_0_0_0__g3 ;
wire hold_2_0_add0 ;
wire hold_2_0_carry_0 ;
wire hold_2_0_add0_start_cout ;
wire hold_2_0_add1 ;
wire hold_2_0_carry_1 ;
wire hold_2_0_add2 ;
wire hold_2_0_carry_2 ;
wire hold_2_0_add3 ;
wire hold_2_0_carry_3 ;
wire hold_2_0_add4 ;
wire hold_2_0_carry_4 ;
wire hold_2_0_add5 ;
wire hold_2_0_carry_5 ;
wire hold_2_0_add6 ;
wire hold_2_0_carry_6 ;
wire hold_2_0_add7 ;
wire hold_2_0_add7_cout ;
wire un1_hold_add0 ;
wire un1_hold_carry_0 ;
wire un1_hold_add0_start_cout ;
wire un1_hold_add1 ;
wire un1_hold_carry_1 ;
wire un1_hold_add2 ;
wire un1_hold_carry_2 ;
wire un1_hold_add3 ;
wire un1_hold_carry_3 ;
wire un1_hold_add4 ;
wire un1_hold_carry_4 ;
wire un1_hold_add5 ;
wire un1_hold_carry_5 ;
wire un1_hold_add6 ;
wire un1_hold_carry_6 ;
wire un1_hold_add7 ;
wire un1_hold_add7_cout ;
wire un11_holdlto24 ;
wire un4_sum_clto3 ;
wire un11_holdlt23_i_a2_4 ;
wire un11_holdlt23_i_a2_5 ;
wire sum_0_0_0__g3_1 ;
wire hold_2_0_carry_7 ;
wire VCC ;
wire GND ;
wire reset_c_i ;
  assign VCC = 1'b1;
//@11:115
  assign GND = 1'b0;
// @10:23
  dffeas state_0_ (
	.q(state_0),
	.d(state_0_0_0__g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam state_0_.is_wysiwyg="TRUE";
// @10:23
  dffeas sum_0_ (
	.q(sum[0]),
	.d(sum_0_0_0__g3),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(y_rd_en_1z),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam sum_0_.is_wysiwyg="TRUE";
// @10:44
  cycloneive_lcell_comb hold_2_0_add0_cZ (
	.combout(hold_2_0_add0),
	.cout(hold_2_0_carry_0),
	.dataa(un1_x_dout_combout[0]),
	.datab(un2_hold_combout[0]),
	.datac(VCC),
	.datad(VCC),
	.cin(hold_2_0_add0_start_cout)
);
defparam hold_2_0_add0_cZ.lut_mask=16'h96e8;
defparam hold_2_0_add0_cZ.sum_lutc_input="cin";
// @10:44
  cycloneive_lcell_comb hold_2_0_add1_cZ (
	.combout(hold_2_0_add1),
	.cout(hold_2_0_carry_1),
	.dataa(un1_x_dout_combout[1]),
	.datab(un2_hold_combout[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(hold_2_0_carry_0)
);
defparam hold_2_0_add1_cZ.lut_mask=16'h96e8;
defparam hold_2_0_add1_cZ.sum_lutc_input="cin";
// @10:44
  cycloneive_lcell_comb hold_2_0_add2_cZ (
	.combout(hold_2_0_add2),
	.cout(hold_2_0_carry_2),
	.dataa(un1_x_dout_combout[2]),
	.datab(un2_hold_combout[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(hold_2_0_carry_1)
);
defparam hold_2_0_add2_cZ.lut_mask=16'h96e8;
defparam hold_2_0_add2_cZ.sum_lutc_input="cin";
// @10:44
  cycloneive_lcell_comb hold_2_0_add3_cZ (
	.combout(hold_2_0_add3),
	.cout(hold_2_0_carry_3),
	.dataa(un1_x_dout_combout[3]),
	.datab(un2_hold_combout[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(hold_2_0_carry_2)
);
defparam hold_2_0_add3_cZ.lut_mask=16'h96e8;
defparam hold_2_0_add3_cZ.sum_lutc_input="cin";
// @10:44
  cycloneive_lcell_comb hold_2_0_add4_cZ (
	.combout(hold_2_0_add4),
	.cout(hold_2_0_carry_4),
	.dataa(un1_x_dout_combout[4]),
	.datab(un2_hold_combout[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(hold_2_0_carry_3)
);
defparam hold_2_0_add4_cZ.lut_mask=16'h96e8;
defparam hold_2_0_add4_cZ.sum_lutc_input="cin";
// @10:44
  cycloneive_lcell_comb hold_2_0_add5_cZ (
	.combout(hold_2_0_add5),
	.cout(hold_2_0_carry_5),
	.dataa(un1_x_dout_combout[5]),
	.datab(un2_hold_combout[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(hold_2_0_carry_4)
);
defparam hold_2_0_add5_cZ.lut_mask=16'h96e8;
defparam hold_2_0_add5_cZ.sum_lutc_input="cin";
// @10:44
  cycloneive_lcell_comb hold_2_0_add6_cZ (
	.combout(hold_2_0_add6),
	.cout(hold_2_0_carry_6),
	.dataa(un1_x_dout_combout[6]),
	.datab(un2_hold_combout[6]),
	.datac(VCC),
	.datad(VCC),
	.cin(hold_2_0_carry_5)
);
defparam hold_2_0_add6_cZ.lut_mask=16'h96e8;
defparam hold_2_0_add6_cZ.sum_lutc_input="cin";
// @10:44
  cycloneive_lcell_comb hold_2_0_add7_cZ (
	.combout(hold_2_0_add7),
	.cout(hold_2_0_add7_cout),
	.dataa(un1_x_dout_combout[7]),
	.datab(un2_hold_combout[7]),
	.datac(VCC),
	.datad(VCC),
	.cin(hold_2_0_carry_6)
);
defparam hold_2_0_add7_cZ.lut_mask=16'h96e8;
defparam hold_2_0_add7_cZ.sum_lutc_input="cin";
// @10:44
  cycloneive_lcell_comb un1_hold_un1_hold_add0 (
	.combout(un1_hold_add0),
	.cout(un1_hold_carry_0),
	.dataa(x_dout_0),
	.datab(y_dout_0),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_hold_add0_start_cout)
);
defparam un1_hold_un1_hold_add0.lut_mask=16'h69d4;
defparam un1_hold_un1_hold_add0.sum_lutc_input="cin";
// @10:44
  cycloneive_lcell_comb un1_hold_un1_hold_add1 (
	.combout(un1_hold_add1),
	.cout(un1_hold_carry_1),
	.dataa(x_dout_1),
	.datab(y_dout_1),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_hold_carry_0)
);
defparam un1_hold_un1_hold_add1.lut_mask=16'h69d4;
defparam un1_hold_un1_hold_add1.sum_lutc_input="cin";
// @10:44
  cycloneive_lcell_comb un1_hold_un1_hold_add2 (
	.combout(un1_hold_add2),
	.cout(un1_hold_carry_2),
	.dataa(x_dout_2),
	.datab(y_dout_2),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_hold_carry_1)
);
defparam un1_hold_un1_hold_add2.lut_mask=16'h69d4;
defparam un1_hold_un1_hold_add2.sum_lutc_input="cin";
// @10:44
  cycloneive_lcell_comb un1_hold_un1_hold_add3 (
	.combout(un1_hold_add3),
	.cout(un1_hold_carry_3),
	.dataa(x_dout_3),
	.datab(y_dout_3),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_hold_carry_2)
);
defparam un1_hold_un1_hold_add3.lut_mask=16'h69d4;
defparam un1_hold_un1_hold_add3.sum_lutc_input="cin";
// @10:44
  cycloneive_lcell_comb un1_hold_un1_hold_add4 (
	.combout(un1_hold_add4),
	.cout(un1_hold_carry_4),
	.dataa(x_dout_4),
	.datab(y_dout_4),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_hold_carry_3)
);
defparam un1_hold_un1_hold_add4.lut_mask=16'h69d4;
defparam un1_hold_un1_hold_add4.sum_lutc_input="cin";
// @10:44
  cycloneive_lcell_comb un1_hold_un1_hold_add5 (
	.combout(un1_hold_add5),
	.cout(un1_hold_carry_5),
	.dataa(x_dout_5),
	.datab(y_dout_5),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_hold_carry_4)
);
defparam un1_hold_un1_hold_add5.lut_mask=16'h69d4;
defparam un1_hold_un1_hold_add5.sum_lutc_input="cin";
// @10:44
  cycloneive_lcell_comb un1_hold_un1_hold_add6 (
	.combout(un1_hold_add6),
	.cout(un1_hold_carry_6),
	.dataa(x_dout_6),
	.datab(y_dout_6),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_hold_carry_5)
);
defparam un1_hold_un1_hold_add6.lut_mask=16'h69d4;
defparam un1_hold_un1_hold_add6.sum_lutc_input="cin";
// @10:44
  cycloneive_lcell_comb un1_hold_un1_hold_add7 (
	.combout(un1_hold_add7),
	.cout(un1_hold_add7_cout),
	.dataa(x_dout_7),
	.datab(y_dout_7),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_hold_carry_6)
);
defparam un1_hold_un1_hold_add7.lut_mask=16'h69d4;
defparam un1_hold_un1_hold_add7.sum_lutc_input="cin";
// @10:44
  cycloneive_lcell_comb un1_x_dout_7_ (
	.combout(un1_x_dout_combout[7]),
	.dataa(y_dout_7),
	.datab(x_dout_7),
	.datac(un11_holdlto24),
	.datad(VCC)
);
defparam un1_x_dout_7_.lut_mask=16'hacac;
defparam un1_x_dout_7_.sum_lutc_input="datac";
// @10:44
  cycloneive_lcell_comb un1_x_dout_6_ (
	.combout(un1_x_dout_combout[6]),
	.dataa(y_dout_6),
	.datab(x_dout_6),
	.datac(un11_holdlto24),
	.datad(VCC)
);
defparam un1_x_dout_6_.lut_mask=16'hacac;
defparam un1_x_dout_6_.sum_lutc_input="datac";
// @10:44
  cycloneive_lcell_comb un1_x_dout_5_ (
	.combout(un1_x_dout_combout[5]),
	.dataa(y_dout_5),
	.datab(x_dout_5),
	.datac(un11_holdlto24),
	.datad(VCC)
);
defparam un1_x_dout_5_.lut_mask=16'hacac;
defparam un1_x_dout_5_.sum_lutc_input="datac";
// @10:44
  cycloneive_lcell_comb un1_x_dout_4_ (
	.combout(un1_x_dout_combout[4]),
	.dataa(y_dout_4),
	.datab(x_dout_4),
	.datac(un11_holdlto24),
	.datad(VCC)
);
defparam un1_x_dout_4_.lut_mask=16'hacac;
defparam un1_x_dout_4_.sum_lutc_input="datac";
// @10:44
  cycloneive_lcell_comb un1_x_dout_3_ (
	.combout(un1_x_dout_combout[3]),
	.dataa(y_dout_3),
	.datab(x_dout_3),
	.datac(un11_holdlto24),
	.datad(VCC)
);
defparam un1_x_dout_3_.lut_mask=16'hacac;
defparam un1_x_dout_3_.sum_lutc_input="datac";
// @10:44
  cycloneive_lcell_comb un1_x_dout_2_ (
	.combout(un1_x_dout_combout[2]),
	.dataa(y_dout_2),
	.datab(x_dout_2),
	.datac(un11_holdlto24),
	.datad(VCC)
);
defparam un1_x_dout_2_.lut_mask=16'hacac;
defparam un1_x_dout_2_.sum_lutc_input="datac";
// @10:44
  cycloneive_lcell_comb un1_x_dout_1_ (
	.combout(un1_x_dout_combout[1]),
	.dataa(y_dout_1),
	.datab(x_dout_1),
	.datac(un11_holdlto24),
	.datad(VCC)
);
defparam un1_x_dout_1_.lut_mask=16'hacac;
defparam un1_x_dout_1_.sum_lutc_input="datac";
// @10:44
  cycloneive_lcell_comb un1_x_dout_0_ (
	.combout(un1_x_dout_combout[0]),
	.dataa(y_dout_0),
	.datab(x_dout_0),
	.datac(un11_holdlto24),
	.datad(VCC)
);
defparam un1_x_dout_0_.lut_mask=16'hacac;
defparam un1_x_dout_0_.sum_lutc_input="datac";
// @10:44
  cycloneive_lcell_comb un2_hold_7_ (
	.combout(un2_hold_combout[7]),
	.dataa(x_dout_7),
	.datab(y_dout_7),
	.datac(un11_holdlto24),
	.datad(VCC)
);
defparam un2_hold_7_.lut_mask=16'h5353;
defparam un2_hold_7_.sum_lutc_input="datac";
// @10:44
  cycloneive_lcell_comb un2_hold_6_ (
	.combout(un2_hold_combout[6]),
	.dataa(x_dout_6),
	.datab(y_dout_6),
	.datac(un11_holdlto24),
	.datad(VCC)
);
defparam un2_hold_6_.lut_mask=16'h5353;
defparam un2_hold_6_.sum_lutc_input="datac";
// @10:44
  cycloneive_lcell_comb un2_hold_5_ (
	.combout(un2_hold_combout[5]),
	.dataa(x_dout_5),
	.datab(y_dout_5),
	.datac(un11_holdlto24),
	.datad(VCC)
);
defparam un2_hold_5_.lut_mask=16'h5353;
defparam un2_hold_5_.sum_lutc_input="datac";
// @10:44
  cycloneive_lcell_comb un2_hold_4_ (
	.combout(un2_hold_combout[4]),
	.dataa(x_dout_4),
	.datab(y_dout_4),
	.datac(un11_holdlto24),
	.datad(VCC)
);
defparam un2_hold_4_.lut_mask=16'h5353;
defparam un2_hold_4_.sum_lutc_input="datac";
// @10:44
  cycloneive_lcell_comb un2_hold_3_ (
	.combout(un2_hold_combout[3]),
	.dataa(x_dout_3),
	.datab(y_dout_3),
	.datac(un11_holdlto24),
	.datad(VCC)
);
defparam un2_hold_3_.lut_mask=16'h5353;
defparam un2_hold_3_.sum_lutc_input="datac";
// @10:44
  cycloneive_lcell_comb un2_hold_2_ (
	.combout(un2_hold_combout[2]),
	.dataa(x_dout_2),
	.datab(y_dout_2),
	.datac(un11_holdlto24),
	.datad(VCC)
);
defparam un2_hold_2_.lut_mask=16'h5353;
defparam un2_hold_2_.sum_lutc_input="datac";
// @10:44
  cycloneive_lcell_comb un2_hold_1_ (
	.combout(un2_hold_combout[1]),
	.dataa(x_dout_1),
	.datab(y_dout_1),
	.datac(un11_holdlto24),
	.datad(VCC)
);
defparam un2_hold_1_.lut_mask=16'h5353;
defparam un2_hold_1_.sum_lutc_input="datac";
// @10:44
  cycloneive_lcell_comb un2_hold_0_ (
	.combout(un2_hold_combout[0]),
	.dataa(x_dout_0),
	.datab(y_dout_0),
	.datac(un11_holdlto24),
	.datad(VCC)
);
defparam un2_hold_0_.lut_mask=16'h5353;
defparam un2_hold_0_.sum_lutc_input="datac";
// @10:43
  cycloneive_lcell_comb y_rd_en (
	.combout(y_rd_en_1z),
	.dataa(empty),
	.datab(empty_0),
	.datac(state_0),
	.datad(VCC)
);
defparam y_rd_en.lut_mask=16'h0808;
defparam y_rd_en.sum_lutc_input="datac";
// @10:45
  cycloneive_lcell_comb un4_sum_clto3_cZ (
	.combout(un4_sum_clto3),
	.dataa(hold_2_0_add0),
	.datab(hold_2_0_add1),
	.datac(hold_2_0_add2),
	.datad(hold_2_0_add3)
);
defparam un4_sum_clto3_cZ.lut_mask=16'hfff8;
defparam un4_sum_clto3_cZ.sum_lutc_input="datac";
// @10:44
  cycloneive_lcell_comb un11_holdlt23_i_a2_4_cZ (
	.combout(un11_holdlt23_i_a2_4),
	.dataa(un1_hold_add0),
	.datab(un1_hold_add1),
	.datac(un1_hold_add2),
	.datad(un1_hold_add3)
);
defparam un11_holdlt23_i_a2_4_cZ.lut_mask=16'h0001;
defparam un11_holdlt23_i_a2_4_cZ.sum_lutc_input="datac";
// @10:44
  cycloneive_lcell_comb un11_holdlt23_i_a2_5_cZ (
	.combout(un11_holdlt23_i_a2_5),
	.dataa(un1_hold_add4),
	.datab(un1_hold_add5),
	.datac(un1_hold_add6),
	.datad(un1_hold_add7)
);
defparam un11_holdlt23_i_a2_5_cZ.lut_mask=16'h0001;
defparam un11_holdlt23_i_a2_5_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb sum_RNO_0_0_ (
	.combout(sum_0_0_0__g3_1),
	.dataa(hold_2_0_carry_7),
	.datab(hold_2_0_add6),
	.datac(hold_2_0_add7),
	.datad(VCC)
);
defparam sum_RNO_0_0_.lut_mask=16'hfdfd;
defparam sum_RNO_0_0_.sum_lutc_input="datac";
// @10:44
  cycloneive_lcell_comb un11_holdlto24_cZ (
	.combout(un11_holdlto24),
	.dataa(un1_hold_i[24]),
	.datab(un11_holdlt23_i_a2_4),
	.datac(un11_holdlt23_i_a2_5),
	.datad(VCC)
);
defparam un11_holdlto24_cZ.lut_mask=16'h2a2a;
defparam un11_holdlto24_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb sum_RNO_0_ (
	.combout(sum_0_0_0__g3),
	.dataa(hold_2_0_add4),
	.datab(hold_2_0_add5),
	.datac(un4_sum_clto3),
	.datad(sum_0_0_0__g3_1)
);
defparam sum_RNO_0_.lut_mask=16'hff80;
defparam sum_RNO_0_.sum_lutc_input="datac";
  cycloneive_lcell_comb state_RNO_0_ (
	.combout(state_0_0_0__g0),
	.dataa(empty),
	.datab(empty_0),
	.datac(state_0),
	.datad(full)
);
defparam state_RNO_0_.lut_mask=16'hf808;
defparam state_RNO_0_.sum_lutc_input="datac";
// @10:41
  cycloneive_lcell_comb z_din_1_0_ (
	.combout(z_din_1_0),
	.dataa(state_0),
	.datab(sum[0]),
	.datac(full),
	.datad(VCC)
);
defparam z_din_1_0_.lut_mask=16'h0808;
defparam z_din_1_0_.sum_lutc_input="datac";
// @10:44
  cycloneive_lcell_comb un1_hold_un1_hold_add7_term (
	.combout(un1_hold_i[24]),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_hold_add7_cout)
);
defparam un1_hold_un1_hold_add7_term.lut_mask=16'hf0f0;
defparam un1_hold_un1_hold_add7_term.sum_lutc_input="cin";
// @10:44
  cycloneive_lcell_comb un1_hold_un1_hold_add0_start (
	.cout(un1_hold_add0_start_cout),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_hold_un1_hold_add0_start.lut_mask=16'h00aa;
defparam un1_hold_un1_hold_add0_start.sum_lutc_input="cin";
// @10:44
  cycloneive_lcell_comb hold_2_0_add7_term (
	.combout(hold_2_0_carry_7),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(hold_2_0_add7_cout)
);
defparam hold_2_0_add7_term.lut_mask=16'hf0f0;
defparam hold_2_0_add7_term.sum_lutc_input="cin";
// @10:44
  cycloneive_lcell_comb hold_2_0_add0_start (
	.cout(hold_2_0_add0_start_cout),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam hold_2_0_add0_start.lut_mask=16'h00aa;
defparam hold_2_0_add0_start.sum_lutc_input="cin";
  assign  reset_c_i = ~ reset_c;
endmodule /* vectorsub_24s_50s */

// VQM4.1+ 
module fifo_24s_32s_6s_2 (
  out_din_0,
  out_din_1,
  out_din_2,
  out_din_3,
  out_din_4,
  out_din_5,
  out_din_6,
  out_din_7,
  x_dout_0,
  x_dout_1,
  x_dout_2,
  x_dout_3,
  x_dout_4,
  x_dout_5,
  x_dout_6,
  x_dout_7,
  wr_addr_1,
  wr_addr_0,
  rd_addr_1,
  rd_addr_0,
  y_rd_en,
  full_3_1z,
  full_2_1z,
  out_wr_en,
  empty_1z,
  reset_c,
  clock_c
)
;
input out_din_0 ;
input out_din_1 ;
input out_din_2 ;
input out_din_3 ;
input out_din_4 ;
input out_din_5 ;
input out_din_6 ;
input out_din_7 ;
output x_dout_0 ;
output x_dout_1 ;
output x_dout_2 ;
output x_dout_3 ;
output x_dout_4 ;
output x_dout_5 ;
output x_dout_6 ;
output x_dout_7 ;
output wr_addr_1 ;
output wr_addr_0 ;
output rd_addr_1 ;
output rd_addr_0 ;
input y_rd_en ;
output full_3_1z ;
output full_2_1z ;
input out_wr_en ;
output empty_1z ;
input reset_c ;
input clock_c ;
wire out_din_0 ;
wire out_din_1 ;
wire out_din_2 ;
wire out_din_3 ;
wire out_din_4 ;
wire out_din_5 ;
wire out_din_6 ;
wire out_din_7 ;
wire x_dout_0 ;
wire x_dout_1 ;
wire x_dout_2 ;
wire x_dout_3 ;
wire x_dout_4 ;
wire x_dout_5 ;
wire x_dout_6 ;
wire x_dout_7 ;
wire wr_addr_1 ;
wire wr_addr_0 ;
wire rd_addr_1 ;
wire rd_addr_0 ;
wire y_rd_en ;
wire full_3_1z ;
wire full_2_1z ;
wire out_wr_en ;
wire empty_1z ;
wire reset_c ;
wire clock_c ;
wire [3:0] rd_addr;
wire [3:0] wr_addr;
wire [7:0] q_a;
wire un10_rd_addr_t_sum5_0_g0 ;
wire un10_rd_addr_t_sum4 ;
wire un10_rd_addr_t_sum3 ;
wire un10_rd_addr_t_sum2 ;
wire un10_rd_addr_t_sum1 ;
wire un10_rd_addr_t_axb0 ;
wire un8_wr_addr_t_sum5_0_g0 ;
wire un8_wr_addr_t_sum4_0_g0 ;
wire un8_wr_addr_t_sum3_0_g0 ;
wire un8_wr_addr_t_sum2_0_g0 ;
wire un8_wr_addr_t_sum1_0_g0 ;
wire un8_wr_addr_t_axb0_0_g0 ;
wire un1_empty_NE_i_0_g0 ;
wire un1_empty_a_4_add0 ;
wire un1_empty_a_4_carry_0 ;
wire un1_empty_a_4_add1 ;
wire un1_empty_a_4_carry_1 ;
wire un1_empty_a_4_add2 ;
wire un1_empty_a_4_carry_2 ;
wire un1_empty_a_4_add3 ;
wire un1_empty_a_4_carry_3 ;
wire un1_empty_a_4_add4 ;
wire un1_empty_a_4_carry_4 ;
wire un1_empty_a_4_add5 ;
wire un8_wr_addr_t_sum5_0_g1_0 ;
wire un8_wr_addr_t_anc1 ;
wire empty_t_NE_0 ;
wire un1_empty_NE_i_0_g0_2 ;
wire un1_empty_NE_i_0_g0_3 ;
wire rd_addr_t ;
wire un10_rd_addr_t_anc2 ;
wire GND ;
wire VCC ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
wire N_36 ;
wire N_35 ;
wire N_34 ;
wire N_33 ;
wire reset_c_i ;
  assign VCC = 1'b1;
//@0:1
  assign GND = 1'b0;
// @14:55
  dffeas rd_addr_5_ (
	.q(rd_addr_1),
	.d(un10_rd_addr_t_sum5_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_5_.is_wysiwyg="TRUE";
// @14:55
  dffeas rd_addr_4_ (
	.q(rd_addr_0),
	.d(un10_rd_addr_t_sum4),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_4_.is_wysiwyg="TRUE";
// @14:55
  dffeas rd_addr_3_ (
	.q(rd_addr[3]),
	.d(un10_rd_addr_t_sum3),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_3_.is_wysiwyg="TRUE";
// @14:55
  dffeas rd_addr_2_ (
	.q(rd_addr[2]),
	.d(un10_rd_addr_t_sum2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_2_.is_wysiwyg="TRUE";
// @14:55
  dffeas rd_addr_1_ (
	.q(rd_addr[1]),
	.d(un10_rd_addr_t_sum1),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_1_.is_wysiwyg="TRUE";
// @14:55
  dffeas rd_addr_0_ (
	.q(rd_addr[0]),
	.d(un10_rd_addr_t_axb0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_0_.is_wysiwyg="TRUE";
// @14:42
  dffeas wr_addr_5_ (
	.q(wr_addr_1),
	.d(un8_wr_addr_t_sum5_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_5_.is_wysiwyg="TRUE";
// @14:42
  dffeas wr_addr_4_ (
	.q(wr_addr_0),
	.d(un8_wr_addr_t_sum4_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_4_.is_wysiwyg="TRUE";
// @14:42
  dffeas wr_addr_3_ (
	.q(wr_addr[3]),
	.d(un8_wr_addr_t_sum3_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_3_.is_wysiwyg="TRUE";
// @14:42
  dffeas wr_addr_2_ (
	.q(wr_addr[2]),
	.d(un8_wr_addr_t_sum2_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_2_.is_wysiwyg="TRUE";
// @14:42
  dffeas wr_addr_1_ (
	.q(wr_addr[1]),
	.d(un8_wr_addr_t_sum1_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_1_.is_wysiwyg="TRUE";
// @14:42
  dffeas wr_addr_0_ (
	.q(wr_addr[0]),
	.d(un8_wr_addr_t_axb0_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_0_.is_wysiwyg="TRUE";
// @14:63
  dffeas empty (
	.q(empty_1z),
	.d(un1_empty_NE_i_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam empty.is_wysiwyg="TRUE";
// @14:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add0 (
	.combout(un1_empty_a_4_add0),
	.cout(un1_empty_a_4_carry_0),
	.dataa(wr_addr[0]),
	.datab(rd_addr[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam p_empty_un1_empty_a_4_add0.lut_mask=16'h9944;
defparam p_empty_un1_empty_a_4_add0.sum_lutc_input="cin";
// @14:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add1 (
	.combout(un1_empty_a_4_add1),
	.cout(un1_empty_a_4_carry_1),
	.dataa(wr_addr[1]),
	.datab(rd_addr[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_0)
);
defparam p_empty_un1_empty_a_4_add1.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add1.sum_lutc_input="cin";
// @14:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add2 (
	.combout(un1_empty_a_4_add2),
	.cout(un1_empty_a_4_carry_2),
	.dataa(wr_addr[2]),
	.datab(rd_addr[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_1)
);
defparam p_empty_un1_empty_a_4_add2.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add2.sum_lutc_input="cin";
// @14:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add3 (
	.combout(un1_empty_a_4_add3),
	.cout(un1_empty_a_4_carry_3),
	.dataa(wr_addr[3]),
	.datab(rd_addr[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_2)
);
defparam p_empty_un1_empty_a_4_add3.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add3.sum_lutc_input="cin";
// @14:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add4 (
	.combout(un1_empty_a_4_add4),
	.cout(un1_empty_a_4_carry_4),
	.dataa(wr_addr_0),
	.datab(rd_addr_0),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_3)
);
defparam p_empty_un1_empty_a_4_add4.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add4.sum_lutc_input="cin";
// @14:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add5 (
	.combout(un1_empty_a_4_add5),
	.dataa(wr_addr_1),
	.datab(rd_addr_1),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_4)
);
defparam p_empty_un1_empty_a_4_add5.lut_mask=16'h6969;
defparam p_empty_un1_empty_a_4_add5.sum_lutc_input="cin";
  cycloneive_lcell_comb wr_addr_RNO_0_ (
	.combout(un8_wr_addr_t_axb0_0_g0),
	.dataa(wr_addr[0]),
	.datab(out_wr_en),
	.datac(VCC),
	.datad(VCC)
);
defparam wr_addr_RNO_0_.lut_mask=16'h6666;
defparam wr_addr_RNO_0_.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_0_5_ (
	.combout(un8_wr_addr_t_sum5_0_g1_0),
	.dataa(wr_addr_0),
	.datab(wr_addr[3]),
	.datac(VCC),
	.datad(VCC)
);
defparam wr_addr_RNO_0_5_.lut_mask=16'h8888;
defparam wr_addr_RNO_0_5_.sum_lutc_input="datac";
// @14:74
  cycloneive_lcell_comb full_2 (
	.combout(full_2_1z),
	.dataa(rd_addr[1]),
	.datab(wr_addr[1]),
	.datac(rd_addr[0]),
	.datad(wr_addr[0])
);
defparam full_2.lut_mask=16'h9009;
defparam full_2.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_1_ (
	.combout(un8_wr_addr_t_sum1_0_g0),
	.dataa(wr_addr[0]),
	.datab(wr_addr[1]),
	.datac(out_wr_en),
	.datad(VCC)
);
defparam wr_addr_RNO_1_.lut_mask=16'h6c6c;
defparam wr_addr_RNO_1_.sum_lutc_input="datac";
// @14:74
  cycloneive_lcell_comb full_3 (
	.combout(full_3_1z),
	.dataa(rd_addr[3]),
	.datab(wr_addr[3]),
	.datac(rd_addr[2]),
	.datad(wr_addr[2])
);
defparam full_3.lut_mask=16'h9009;
defparam full_3.sum_lutc_input="datac";
// @14:72
  cycloneive_lcell_comb un8_wr_addr_t_anc1_cZ (
	.combout(un8_wr_addr_t_anc1),
	.dataa(wr_addr[0]),
	.datab(wr_addr[1]),
	.datac(out_wr_en),
	.datad(VCC)
);
defparam un8_wr_addr_t_anc1_cZ.lut_mask=16'h8080;
defparam un8_wr_addr_t_anc1_cZ.sum_lutc_input="datac";
// @14:73
  cycloneive_lcell_comb empty_t_NE_0_cZ (
	.combout(empty_t_NE_0),
	.dataa(rd_addr_1),
	.datab(wr_addr_1),
	.datac(rd_addr_0),
	.datad(wr_addr_0)
);
defparam empty_t_NE_0_cZ.lut_mask=16'h6ff6;
defparam empty_t_NE_0_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb empty_RNO_1 (
	.combout(un1_empty_NE_i_0_g0_2),
	.dataa(un1_empty_a_4_add1),
	.datab(un1_empty_a_4_add2),
	.datac(un1_empty_a_4_add5),
	.datad(VCC)
);
defparam empty_RNO_1.lut_mask=16'h8080;
defparam empty_RNO_1.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_2_ (
	.combout(un8_wr_addr_t_sum2_0_g0),
	.dataa(wr_addr[0]),
	.datab(wr_addr[1]),
	.datac(wr_addr[2]),
	.datad(out_wr_en)
);
defparam wr_addr_RNO_2_.lut_mask=16'h78f0;
defparam wr_addr_RNO_2_.sum_lutc_input="datac";
  cycloneive_lcell_comb empty_RNO_0 (
	.combout(un1_empty_NE_i_0_g0_3),
	.dataa(un1_empty_a_4_add3),
	.datab(un1_empty_a_4_add4),
	.datac(un1_empty_NE_i_0_g0_2),
	.datad(VCC)
);
defparam empty_RNO_0.lut_mask=16'h8080;
defparam empty_RNO_0.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_4_ (
	.combout(un8_wr_addr_t_sum4_0_g0),
	.dataa(wr_addr[2]),
	.datab(wr_addr[3]),
	.datac(wr_addr_0),
	.datad(un8_wr_addr_t_anc1)
);
defparam wr_addr_RNO_4_.lut_mask=16'h78f0;
defparam wr_addr_RNO_4_.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_3_ (
	.combout(un8_wr_addr_t_sum3_0_g0),
	.dataa(wr_addr[2]),
	.datab(wr_addr[3]),
	.datac(un8_wr_addr_t_anc1),
	.datad(VCC)
);
defparam wr_addr_RNO_3_.lut_mask=16'h6c6c;
defparam wr_addr_RNO_3_.sum_lutc_input="datac";
// @14:71
  cycloneive_lcell_comb rd_addr_t_cZ (
	.combout(rd_addr_t),
	.dataa(empty_t_NE_0),
	.datab(y_rd_en),
	.datac(full_2_1z),
	.datad(full_3_1z)
);
defparam rd_addr_t_cZ.lut_mask=16'h8ccc;
defparam rd_addr_t_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_5_ (
	.combout(un8_wr_addr_t_sum5_0_g0),
	.dataa(wr_addr[2]),
	.datab(wr_addr_1),
	.datac(un8_wr_addr_t_sum5_0_g1_0),
	.datad(un8_wr_addr_t_anc1)
);
defparam wr_addr_RNO_5_.lut_mask=16'h6ccc;
defparam wr_addr_RNO_5_.sum_lutc_input="datac";
// @14:71
  cycloneive_lcell_comb un10_rd_addr_t_axb0_cZ (
	.combout(un10_rd_addr_t_axb0),
	.dataa(rd_addr[0]),
	.datab(rd_addr_t),
	.datac(VCC),
	.datad(VCC)
);
defparam un10_rd_addr_t_axb0_cZ.lut_mask=16'h6666;
defparam un10_rd_addr_t_axb0_cZ.sum_lutc_input="datac";
// @14:71
  cycloneive_lcell_comb un10_rd_addr_t_sum1_cZ (
	.combout(un10_rd_addr_t_sum1),
	.dataa(rd_addr[0]),
	.datab(rd_addr[1]),
	.datac(rd_addr_t),
	.datad(VCC)
);
defparam un10_rd_addr_t_sum1_cZ.lut_mask=16'h6c6c;
defparam un10_rd_addr_t_sum1_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb empty_RNO (
	.combout(un1_empty_NE_i_0_g0),
	.dataa(un1_empty_a_4_add0),
	.datab(rd_addr_t),
	.datac(un1_empty_NE_i_0_g0_3),
	.datad(VCC)
);
defparam empty_RNO.lut_mask=16'h9f9f;
defparam empty_RNO.sum_lutc_input="datac";
// @14:71
  cycloneive_lcell_comb un10_rd_addr_t_anc2_cZ (
	.combout(un10_rd_addr_t_anc2),
	.dataa(rd_addr[0]),
	.datab(rd_addr[1]),
	.datac(rd_addr[2]),
	.datad(rd_addr_t)
);
defparam un10_rd_addr_t_anc2_cZ.lut_mask=16'h8000;
defparam un10_rd_addr_t_anc2_cZ.sum_lutc_input="datac";
// @14:71
  cycloneive_lcell_comb un10_rd_addr_t_sum2_cZ (
	.combout(un10_rd_addr_t_sum2),
	.dataa(rd_addr[0]),
	.datab(rd_addr[1]),
	.datac(rd_addr[2]),
	.datad(rd_addr_t)
);
defparam un10_rd_addr_t_sum2_cZ.lut_mask=16'h78f0;
defparam un10_rd_addr_t_sum2_cZ.sum_lutc_input="datac";
// @14:71
  cycloneive_lcell_comb un10_rd_addr_t_sum3_cZ (
	.combout(un10_rd_addr_t_sum3),
	.dataa(rd_addr[3]),
	.datab(un10_rd_addr_t_anc2),
	.datac(VCC),
	.datad(VCC)
);
defparam un10_rd_addr_t_sum3_cZ.lut_mask=16'h6666;
defparam un10_rd_addr_t_sum3_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb rd_addr_RNO_5_ (
	.combout(un10_rd_addr_t_sum5_0_g0),
	.dataa(rd_addr[3]),
	.datab(rd_addr_0),
	.datac(rd_addr_1),
	.datad(un10_rd_addr_t_anc2)
);
defparam rd_addr_RNO_5_.lut_mask=16'h78f0;
defparam rd_addr_RNO_5_.sum_lutc_input="datac";
// @14:71
  cycloneive_lcell_comb un10_rd_addr_t_sum4_cZ (
	.combout(un10_rd_addr_t_sum4),
	.dataa(rd_addr[3]),
	.datab(rd_addr_0),
	.datac(un10_rd_addr_t_anc2),
	.datad(VCC)
);
defparam un10_rd_addr_t_sum4_cZ.lut_mask=16'h6c6c;
defparam un10_rd_addr_t_sum4_cZ.sum_lutc_input="datac";
// @14:35
  altsyncram fifo_buf (
	.q_b({x_dout_7, x_dout_6, x_dout_5, x_dout_4, x_dout_3, x_dout_2, x_dout_1, x_dout_0}),
	.data_a({out_din_7, out_din_6, out_din_5, out_din_4, out_din_3, out_din_2, out_din_1, out_din_0}),
	.address_a({wr_addr_0, wr_addr[3:0]}),
	.wren_a(out_wr_en),
	.rden_a(GND),
	.data_b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.address_b({un10_rd_addr_t_sum4, un10_rd_addr_t_sum3, un10_rd_addr_t_sum2, un10_rd_addr_t_sum1, un10_rd_addr_t_axb0}),
	.wren_b(GND),
	.rden_b(VCC),
	.clock0(clock_c),
	.clock1(VCC),
	.clocken0(VCC),
	.clocken1(VCC),
	.clocken2(VCC),
	.clocken3(VCC),
	.addressstall_a(GND),
	.addressstall_b(GND),
	.aclr0(GND),
	.aclr1(GND)
);
defparam fifo_buf.read_during_write_mode_mixed_ports =  "OLD_DATA";
defparam fifo_buf.wrcontrol_aclr_b =  "NONE";
defparam fifo_buf.rdcontrol_aclr_b =  "NONE";
defparam fifo_buf.indata_aclr_b =  "NONE";
defparam fifo_buf.address_aclr_b =  "NONE";
defparam fifo_buf.outdata_aclr_b =  "NONE";
defparam fifo_buf.wrcontrol_wraddress_reg_b =  "CLOCK0";
defparam fifo_buf.rdcontrol_reg_b =  "CLOCK0";
defparam fifo_buf.indata_reg_b =  "CLOCK0";
defparam fifo_buf.address_reg_b =  "CLOCK0";
defparam fifo_buf.outdata_reg_b =  "UNREGISTERED";
defparam fifo_buf.wrcontrol_aclr_a =  "NONE";
defparam fifo_buf.indata_aclr_a =  "NONE";
defparam fifo_buf.address_aclr_a =  "NONE";
defparam fifo_buf.outdata_aclr_a =  "NONE";
defparam fifo_buf.outdata_reg_a =  "UNREGISTERED";
defparam fifo_buf.operation_mode =  "DUAL_PORT";
defparam fifo_buf.clock_enable_input_b =  "ALTERNATE";
defparam fifo_buf.clock_enable_input_a =  "ALTERNATE";
defparam fifo_buf.clock_enable_output_b =  "NORMAL";
defparam fifo_buf.clock_enable_output_a =  "NORMAL";
defparam fifo_buf.intended_device_family =  "CYCLONE IVE";
defparam fifo_buf.numwords_b =  32;
defparam fifo_buf.numwords_a =  32;
defparam fifo_buf.lpm_type =  "altsyncram";
defparam fifo_buf.init_file =  "UNUSED";
defparam fifo_buf.ram_block_type =  "AUTO";
defparam fifo_buf.widthad_b =  5;
defparam fifo_buf.width_b =  8;
defparam fifo_buf.widthad_a =  5;
defparam fifo_buf.width_a =  8;
  assign  reset_c_i = ~ reset_c;
endmodule /* fifo_24s_32s_6s_2 */

// VQM4.1+ 
module fifo_24s_32s_6s_2_0 (
  out_din_0,
  out_din_1,
  out_din_2,
  out_din_3,
  out_din_4,
  out_din_5,
  out_din_6,
  out_din_7,
  y_dout_0,
  y_dout_1,
  y_dout_2,
  y_dout_3,
  y_dout_4,
  y_dout_5,
  y_dout_6,
  y_dout_7,
  wr_addr_1,
  wr_addr_0,
  rd_addr_1,
  rd_addr_0,
  y_rd_en,
  full_2_1z,
  full_3_1z,
  out_wr_en,
  empty_1z,
  reset_c,
  clock_c
)
;
input out_din_0 ;
input out_din_1 ;
input out_din_2 ;
input out_din_3 ;
input out_din_4 ;
input out_din_5 ;
input out_din_6 ;
input out_din_7 ;
output y_dout_0 ;
output y_dout_1 ;
output y_dout_2 ;
output y_dout_3 ;
output y_dout_4 ;
output y_dout_5 ;
output y_dout_6 ;
output y_dout_7 ;
output wr_addr_1 ;
output wr_addr_0 ;
output rd_addr_1 ;
output rd_addr_0 ;
input y_rd_en ;
output full_2_1z ;
output full_3_1z ;
input out_wr_en ;
output empty_1z ;
input reset_c ;
input clock_c ;
wire out_din_0 ;
wire out_din_1 ;
wire out_din_2 ;
wire out_din_3 ;
wire out_din_4 ;
wire out_din_5 ;
wire out_din_6 ;
wire out_din_7 ;
wire y_dout_0 ;
wire y_dout_1 ;
wire y_dout_2 ;
wire y_dout_3 ;
wire y_dout_4 ;
wire y_dout_5 ;
wire y_dout_6 ;
wire y_dout_7 ;
wire wr_addr_1 ;
wire wr_addr_0 ;
wire rd_addr_1 ;
wire rd_addr_0 ;
wire y_rd_en ;
wire full_2_1z ;
wire full_3_1z ;
wire out_wr_en ;
wire empty_1z ;
wire reset_c ;
wire clock_c ;
wire [3:0] rd_addr;
wire [3:0] wr_addr;
wire [7:0] q_a;
wire un10_rd_addr_t_sum5_0_g0 ;
wire un10_rd_addr_t_sum4 ;
wire un10_rd_addr_t_sum3 ;
wire un10_rd_addr_t_sum2 ;
wire un10_rd_addr_t_sum1 ;
wire un10_rd_addr_t_axb0 ;
wire un8_wr_addr_t_sum5_0_g0 ;
wire un8_wr_addr_t_sum4_0_g0 ;
wire un8_wr_addr_t_sum3_0_g0 ;
wire un8_wr_addr_t_sum2_0_g0 ;
wire un8_wr_addr_t_sum1_0_g0 ;
wire un8_wr_addr_t_axb0_0_g0 ;
wire un1_empty_NE_i_0_g0 ;
wire un1_empty_a_4_add0 ;
wire un1_empty_a_4_carry_0 ;
wire un1_empty_a_4_add1 ;
wire un1_empty_a_4_carry_1 ;
wire un1_empty_a_4_add2 ;
wire un1_empty_a_4_carry_2 ;
wire un1_empty_a_4_add3 ;
wire un1_empty_a_4_carry_3 ;
wire un1_empty_a_4_add4 ;
wire un1_empty_a_4_carry_4 ;
wire un1_empty_a_4_add5 ;
wire un1_empty_NE_i_0_g0_1 ;
wire un8_wr_addr_t_sum5_0_g1_0 ;
wire un8_wr_addr_t_anc1 ;
wire empty_t_NE_0 ;
wire un1_empty_NE_i_0_g0_3 ;
wire rd_addr_t ;
wire un10_rd_addr_t_anc2 ;
wire GND ;
wire VCC ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
wire N_36 ;
wire N_35 ;
wire N_34 ;
wire N_33 ;
wire reset_c_i ;
  assign VCC = 1'b1;
//@0:1
  assign GND = 1'b0;
// @14:55
  dffeas rd_addr_5_ (
	.q(rd_addr_1),
	.d(un10_rd_addr_t_sum5_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_5_.is_wysiwyg="TRUE";
// @14:55
  dffeas rd_addr_4_ (
	.q(rd_addr_0),
	.d(un10_rd_addr_t_sum4),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_4_.is_wysiwyg="TRUE";
// @14:55
  dffeas rd_addr_3_ (
	.q(rd_addr[3]),
	.d(un10_rd_addr_t_sum3),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_3_.is_wysiwyg="TRUE";
// @14:55
  dffeas rd_addr_2_ (
	.q(rd_addr[2]),
	.d(un10_rd_addr_t_sum2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_2_.is_wysiwyg="TRUE";
// @14:55
  dffeas rd_addr_1_ (
	.q(rd_addr[1]),
	.d(un10_rd_addr_t_sum1),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_1_.is_wysiwyg="TRUE";
// @14:55
  dffeas rd_addr_0_ (
	.q(rd_addr[0]),
	.d(un10_rd_addr_t_axb0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_0_.is_wysiwyg="TRUE";
// @14:42
  dffeas wr_addr_5_ (
	.q(wr_addr_1),
	.d(un8_wr_addr_t_sum5_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_5_.is_wysiwyg="TRUE";
// @14:42
  dffeas wr_addr_4_ (
	.q(wr_addr_0),
	.d(un8_wr_addr_t_sum4_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_4_.is_wysiwyg="TRUE";
// @14:42
  dffeas wr_addr_3_ (
	.q(wr_addr[3]),
	.d(un8_wr_addr_t_sum3_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_3_.is_wysiwyg="TRUE";
// @14:42
  dffeas wr_addr_2_ (
	.q(wr_addr[2]),
	.d(un8_wr_addr_t_sum2_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_2_.is_wysiwyg="TRUE";
// @14:42
  dffeas wr_addr_1_ (
	.q(wr_addr[1]),
	.d(un8_wr_addr_t_sum1_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_1_.is_wysiwyg="TRUE";
// @14:42
  dffeas wr_addr_0_ (
	.q(wr_addr[0]),
	.d(un8_wr_addr_t_axb0_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_0_.is_wysiwyg="TRUE";
// @14:63
  dffeas empty (
	.q(empty_1z),
	.d(un1_empty_NE_i_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam empty.is_wysiwyg="TRUE";
// @14:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add0 (
	.combout(un1_empty_a_4_add0),
	.cout(un1_empty_a_4_carry_0),
	.dataa(wr_addr[0]),
	.datab(rd_addr[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam p_empty_un1_empty_a_4_add0.lut_mask=16'h9944;
defparam p_empty_un1_empty_a_4_add0.sum_lutc_input="cin";
// @14:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add1 (
	.combout(un1_empty_a_4_add1),
	.cout(un1_empty_a_4_carry_1),
	.dataa(wr_addr[1]),
	.datab(rd_addr[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_0)
);
defparam p_empty_un1_empty_a_4_add1.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add1.sum_lutc_input="cin";
// @14:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add2 (
	.combout(un1_empty_a_4_add2),
	.cout(un1_empty_a_4_carry_2),
	.dataa(wr_addr[2]),
	.datab(rd_addr[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_1)
);
defparam p_empty_un1_empty_a_4_add2.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add2.sum_lutc_input="cin";
// @14:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add3 (
	.combout(un1_empty_a_4_add3),
	.cout(un1_empty_a_4_carry_3),
	.dataa(wr_addr[3]),
	.datab(rd_addr[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_2)
);
defparam p_empty_un1_empty_a_4_add3.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add3.sum_lutc_input="cin";
// @14:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add4 (
	.combout(un1_empty_a_4_add4),
	.cout(un1_empty_a_4_carry_4),
	.dataa(wr_addr_0),
	.datab(rd_addr_0),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_3)
);
defparam p_empty_un1_empty_a_4_add4.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add4.sum_lutc_input="cin";
// @14:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add5 (
	.combout(un1_empty_a_4_add5),
	.dataa(wr_addr_1),
	.datab(rd_addr_1),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_4)
);
defparam p_empty_un1_empty_a_4_add5.lut_mask=16'h6969;
defparam p_empty_un1_empty_a_4_add5.sum_lutc_input="cin";
  cycloneive_lcell_comb wr_addr_RNO_0_ (
	.combout(un8_wr_addr_t_axb0_0_g0),
	.dataa(wr_addr[0]),
	.datab(out_wr_en),
	.datac(VCC),
	.datad(VCC)
);
defparam wr_addr_RNO_0_.lut_mask=16'h6666;
defparam wr_addr_RNO_0_.sum_lutc_input="datac";
  cycloneive_lcell_comb empty_RNO_1 (
	.combout(un1_empty_NE_i_0_g0_1),
	.dataa(un1_empty_a_4_add3),
	.datab(un1_empty_a_4_add4),
	.datac(VCC),
	.datad(VCC)
);
defparam empty_RNO_1.lut_mask=16'h8888;
defparam empty_RNO_1.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_0_5_ (
	.combout(un8_wr_addr_t_sum5_0_g1_0),
	.dataa(wr_addr_0),
	.datab(wr_addr[3]),
	.datac(VCC),
	.datad(VCC)
);
defparam wr_addr_RNO_0_5_.lut_mask=16'h8888;
defparam wr_addr_RNO_0_5_.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_1_ (
	.combout(un8_wr_addr_t_sum1_0_g0),
	.dataa(wr_addr[0]),
	.datab(wr_addr[1]),
	.datac(out_wr_en),
	.datad(VCC)
);
defparam wr_addr_RNO_1_.lut_mask=16'h6c6c;
defparam wr_addr_RNO_1_.sum_lutc_input="datac";
// @14:74
  cycloneive_lcell_comb full_3 (
	.combout(full_3_1z),
	.dataa(rd_addr[3]),
	.datab(wr_addr[3]),
	.datac(rd_addr[2]),
	.datad(wr_addr[2])
);
defparam full_3.lut_mask=16'h9009;
defparam full_3.sum_lutc_input="datac";
// @14:72
  cycloneive_lcell_comb un8_wr_addr_t_anc1_cZ (
	.combout(un8_wr_addr_t_anc1),
	.dataa(wr_addr[0]),
	.datab(wr_addr[1]),
	.datac(out_wr_en),
	.datad(VCC)
);
defparam un8_wr_addr_t_anc1_cZ.lut_mask=16'h8080;
defparam un8_wr_addr_t_anc1_cZ.sum_lutc_input="datac";
// @14:74
  cycloneive_lcell_comb full_2 (
	.combout(full_2_1z),
	.dataa(rd_addr[1]),
	.datab(wr_addr[1]),
	.datac(rd_addr[0]),
	.datad(wr_addr[0])
);
defparam full_2.lut_mask=16'h9009;
defparam full_2.sum_lutc_input="datac";
// @14:73
  cycloneive_lcell_comb empty_t_NE_0_cZ (
	.combout(empty_t_NE_0),
	.dataa(rd_addr_1),
	.datab(wr_addr_1),
	.datac(rd_addr_0),
	.datad(wr_addr_0)
);
defparam empty_t_NE_0_cZ.lut_mask=16'h6ff6;
defparam empty_t_NE_0_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_2_ (
	.combout(un8_wr_addr_t_sum2_0_g0),
	.dataa(wr_addr[0]),
	.datab(wr_addr[1]),
	.datac(wr_addr[2]),
	.datad(out_wr_en)
);
defparam wr_addr_RNO_2_.lut_mask=16'h78f0;
defparam wr_addr_RNO_2_.sum_lutc_input="datac";
  cycloneive_lcell_comb empty_RNO_0 (
	.combout(un1_empty_NE_i_0_g0_3),
	.dataa(un1_empty_a_4_add1),
	.datab(un1_empty_a_4_add2),
	.datac(un1_empty_a_4_add5),
	.datad(un1_empty_NE_i_0_g0_1)
);
defparam empty_RNO_0.lut_mask=16'h8000;
defparam empty_RNO_0.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_4_ (
	.combout(un8_wr_addr_t_sum4_0_g0),
	.dataa(wr_addr[2]),
	.datab(wr_addr[3]),
	.datac(wr_addr_0),
	.datad(un8_wr_addr_t_anc1)
);
defparam wr_addr_RNO_4_.lut_mask=16'h78f0;
defparam wr_addr_RNO_4_.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_3_ (
	.combout(un8_wr_addr_t_sum3_0_g0),
	.dataa(wr_addr[2]),
	.datab(wr_addr[3]),
	.datac(un8_wr_addr_t_anc1),
	.datad(VCC)
);
defparam wr_addr_RNO_3_.lut_mask=16'h6c6c;
defparam wr_addr_RNO_3_.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_5_ (
	.combout(un8_wr_addr_t_sum5_0_g0),
	.dataa(wr_addr[2]),
	.datab(wr_addr_1),
	.datac(un8_wr_addr_t_sum5_0_g1_0),
	.datad(un8_wr_addr_t_anc1)
);
defparam wr_addr_RNO_5_.lut_mask=16'h6ccc;
defparam wr_addr_RNO_5_.sum_lutc_input="datac";
// @14:71
  cycloneive_lcell_comb rd_addr_t_cZ (
	.combout(rd_addr_t),
	.dataa(empty_t_NE_0),
	.datab(y_rd_en),
	.datac(full_2_1z),
	.datad(full_3_1z)
);
defparam rd_addr_t_cZ.lut_mask=16'h8ccc;
defparam rd_addr_t_cZ.sum_lutc_input="datac";
// @14:71
  cycloneive_lcell_comb un10_rd_addr_t_axb0_cZ (
	.combout(un10_rd_addr_t_axb0),
	.dataa(rd_addr[0]),
	.datab(rd_addr_t),
	.datac(VCC),
	.datad(VCC)
);
defparam un10_rd_addr_t_axb0_cZ.lut_mask=16'h6666;
defparam un10_rd_addr_t_axb0_cZ.sum_lutc_input="datac";
// @14:71
  cycloneive_lcell_comb un10_rd_addr_t_sum1_cZ (
	.combout(un10_rd_addr_t_sum1),
	.dataa(rd_addr[0]),
	.datab(rd_addr[1]),
	.datac(rd_addr_t),
	.datad(VCC)
);
defparam un10_rd_addr_t_sum1_cZ.lut_mask=16'h6c6c;
defparam un10_rd_addr_t_sum1_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb empty_RNO (
	.combout(un1_empty_NE_i_0_g0),
	.dataa(un1_empty_a_4_add0),
	.datab(rd_addr_t),
	.datac(un1_empty_NE_i_0_g0_3),
	.datad(VCC)
);
defparam empty_RNO.lut_mask=16'h9f9f;
defparam empty_RNO.sum_lutc_input="datac";
// @14:71
  cycloneive_lcell_comb un10_rd_addr_t_anc2_cZ (
	.combout(un10_rd_addr_t_anc2),
	.dataa(rd_addr[0]),
	.datab(rd_addr[1]),
	.datac(rd_addr[2]),
	.datad(rd_addr_t)
);
defparam un10_rd_addr_t_anc2_cZ.lut_mask=16'h8000;
defparam un10_rd_addr_t_anc2_cZ.sum_lutc_input="datac";
// @14:71
  cycloneive_lcell_comb un10_rd_addr_t_sum2_cZ (
	.combout(un10_rd_addr_t_sum2),
	.dataa(rd_addr[0]),
	.datab(rd_addr[1]),
	.datac(rd_addr[2]),
	.datad(rd_addr_t)
);
defparam un10_rd_addr_t_sum2_cZ.lut_mask=16'h78f0;
defparam un10_rd_addr_t_sum2_cZ.sum_lutc_input="datac";
// @14:71
  cycloneive_lcell_comb un10_rd_addr_t_sum3_cZ (
	.combout(un10_rd_addr_t_sum3),
	.dataa(rd_addr[3]),
	.datab(un10_rd_addr_t_anc2),
	.datac(VCC),
	.datad(VCC)
);
defparam un10_rd_addr_t_sum3_cZ.lut_mask=16'h6666;
defparam un10_rd_addr_t_sum3_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb rd_addr_RNO_5_ (
	.combout(un10_rd_addr_t_sum5_0_g0),
	.dataa(rd_addr[3]),
	.datab(rd_addr_0),
	.datac(rd_addr_1),
	.datad(un10_rd_addr_t_anc2)
);
defparam rd_addr_RNO_5_.lut_mask=16'h78f0;
defparam rd_addr_RNO_5_.sum_lutc_input="datac";
// @14:71
  cycloneive_lcell_comb un10_rd_addr_t_sum4_cZ (
	.combout(un10_rd_addr_t_sum4),
	.dataa(rd_addr[3]),
	.datab(rd_addr_0),
	.datac(un10_rd_addr_t_anc2),
	.datad(VCC)
);
defparam un10_rd_addr_t_sum4_cZ.lut_mask=16'h6c6c;
defparam un10_rd_addr_t_sum4_cZ.sum_lutc_input="datac";
// @14:35
  altsyncram fifo_buf (
	.q_b({y_dout_7, y_dout_6, y_dout_5, y_dout_4, y_dout_3, y_dout_2, y_dout_1, y_dout_0}),
	.data_a({out_din_7, out_din_6, out_din_5, out_din_4, out_din_3, out_din_2, out_din_1, out_din_0}),
	.address_a({wr_addr_0, wr_addr[3:0]}),
	.wren_a(out_wr_en),
	.rden_a(GND),
	.data_b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.address_b({un10_rd_addr_t_sum4, un10_rd_addr_t_sum3, un10_rd_addr_t_sum2, un10_rd_addr_t_sum1, un10_rd_addr_t_axb0}),
	.wren_b(GND),
	.rden_b(VCC),
	.clock0(clock_c),
	.clock1(VCC),
	.clocken0(VCC),
	.clocken1(VCC),
	.clocken2(VCC),
	.clocken3(VCC),
	.addressstall_a(GND),
	.addressstall_b(GND),
	.aclr0(GND),
	.aclr1(GND)
);
defparam fifo_buf.read_during_write_mode_mixed_ports =  "OLD_DATA";
defparam fifo_buf.wrcontrol_aclr_b =  "NONE";
defparam fifo_buf.rdcontrol_aclr_b =  "NONE";
defparam fifo_buf.indata_aclr_b =  "NONE";
defparam fifo_buf.address_aclr_b =  "NONE";
defparam fifo_buf.outdata_aclr_b =  "NONE";
defparam fifo_buf.wrcontrol_wraddress_reg_b =  "CLOCK0";
defparam fifo_buf.rdcontrol_reg_b =  "CLOCK0";
defparam fifo_buf.indata_reg_b =  "CLOCK0";
defparam fifo_buf.address_reg_b =  "CLOCK0";
defparam fifo_buf.outdata_reg_b =  "UNREGISTERED";
defparam fifo_buf.wrcontrol_aclr_a =  "NONE";
defparam fifo_buf.indata_aclr_a =  "NONE";
defparam fifo_buf.address_aclr_a =  "NONE";
defparam fifo_buf.outdata_aclr_a =  "NONE";
defparam fifo_buf.outdata_reg_a =  "UNREGISTERED";
defparam fifo_buf.operation_mode =  "DUAL_PORT";
defparam fifo_buf.clock_enable_input_b =  "ALTERNATE";
defparam fifo_buf.clock_enable_input_a =  "ALTERNATE";
defparam fifo_buf.clock_enable_output_b =  "NORMAL";
defparam fifo_buf.clock_enable_output_a =  "NORMAL";
defparam fifo_buf.intended_device_family =  "CYCLONE IVE";
defparam fifo_buf.numwords_b =  32;
defparam fifo_buf.numwords_a =  32;
defparam fifo_buf.lpm_type =  "altsyncram";
defparam fifo_buf.init_file =  "UNUSED";
defparam fifo_buf.ram_block_type =  "AUTO";
defparam fifo_buf.widthad_b =  5;
defparam fifo_buf.width_b =  8;
defparam fifo_buf.widthad_a =  5;
defparam fifo_buf.width_a =  8;
  assign  reset_c_i = ~ reset_c;
endmodule /* fifo_24s_32s_6s_2_0 */

// VQM4.1+ 
module fifo_24s_32s_6s_4_1 (
  z_din_1_0,
  mask_dout_0,
  mask_dout_1,
  mask_dout_2,
  mask_dout_3,
  mask_dout_4,
  mask_dout_5,
  mask_dout_6,
  mask_dout_7,
  mask_dout_8,
  mask_dout_9,
  mask_dout_10,
  mask_dout_11,
  mask_dout_12,
  mask_dout_13,
  mask_dout_14,
  mask_dout_15,
  mask_dout_16,
  mask_dout_17,
  mask_dout_18,
  mask_dout_19,
  mask_dout_20,
  mask_dout_21,
  mask_dout_22,
  mask_dout_23,
  state_0,
  sum_1_0_0__g0_i_o4,
  full_1z,
  empty_1z,
  reset_c,
  clock_c
)
;
input z_din_1_0 ;
output mask_dout_0 ;
output mask_dout_1 ;
output mask_dout_2 ;
output mask_dout_3 ;
output mask_dout_4 ;
output mask_dout_5 ;
output mask_dout_6 ;
output mask_dout_7 ;
output mask_dout_8 ;
output mask_dout_9 ;
output mask_dout_10 ;
output mask_dout_11 ;
output mask_dout_12 ;
output mask_dout_13 ;
output mask_dout_14 ;
output mask_dout_15 ;
output mask_dout_16 ;
output mask_dout_17 ;
output mask_dout_18 ;
output mask_dout_19 ;
output mask_dout_20 ;
output mask_dout_21 ;
output mask_dout_22 ;
output mask_dout_23 ;
input state_0 ;
input sum_1_0_0__g0_i_o4 ;
output full_1z ;
output empty_1z ;
input reset_c ;
input clock_c ;
wire z_din_1_0 ;
wire mask_dout_0 ;
wire mask_dout_1 ;
wire mask_dout_2 ;
wire mask_dout_3 ;
wire mask_dout_4 ;
wire mask_dout_5 ;
wire mask_dout_6 ;
wire mask_dout_7 ;
wire mask_dout_8 ;
wire mask_dout_9 ;
wire mask_dout_10 ;
wire mask_dout_11 ;
wire mask_dout_12 ;
wire mask_dout_13 ;
wire mask_dout_14 ;
wire mask_dout_15 ;
wire mask_dout_16 ;
wire mask_dout_17 ;
wire mask_dout_18 ;
wire mask_dout_19 ;
wire mask_dout_20 ;
wire mask_dout_21 ;
wire mask_dout_22 ;
wire mask_dout_23 ;
wire state_0 ;
wire sum_1_0_0__g0_i_o4 ;
wire full_1z ;
wire empty_1z ;
wire reset_c ;
wire clock_c ;
wire [5:0] rd_addr;
wire [5:0] wr_addr;
wire [23:0] q_a;
wire un10_rd_addr_t_sum5_0_g0 ;
wire un10_rd_addr_t_sum4 ;
wire un10_rd_addr_t_sum3 ;
wire un10_rd_addr_t_sum2 ;
wire un10_rd_addr_t_sum1 ;
wire un10_rd_addr_t_axb0 ;
wire un8_wr_addr_t_sum5_0_g0 ;
wire un8_wr_addr_t_sum4_0_g0 ;
wire un8_wr_addr_t_sum3_0_g0 ;
wire un8_wr_addr_t_sum2_0_g0 ;
wire un8_wr_addr_t_sum1_0_g0 ;
wire un8_wr_addr_t_axb0_0_g0 ;
wire un1_empty_NE_i_0_g0 ;
wire un1_empty_a_4_add0 ;
wire un1_empty_a_4_carry_0 ;
wire un1_empty_a_4_add1 ;
wire un1_empty_a_4_carry_1 ;
wire un1_empty_a_4_add2 ;
wire un1_empty_a_4_carry_2 ;
wire un1_empty_a_4_add3 ;
wire un1_empty_a_4_carry_3 ;
wire un1_empty_a_4_add4 ;
wire un1_empty_a_4_carry_4 ;
wire un1_empty_a_4_add5 ;
wire full_3 ;
wire full_2 ;
wire empty_t_NE_0 ;
wire full_0 ;
wire un8_wr_addr_t_axb0_0_g1 ;
wire rd_addr_t ;
wire un8_wr_addr_t_anc1 ;
wire un8_wr_addr_t_anc2 ;
wire un1_empty_NE_i_0_g0_a ;
wire un10_rd_addr_t_anc2 ;
wire GND ;
wire VCC ;
wire N_245 ;
wire N_244 ;
wire N_243 ;
wire N_242 ;
wire N_241 ;
wire N_240 ;
wire N_239 ;
wire N_238 ;
wire N_237 ;
wire N_236 ;
wire N_235 ;
wire N_234 ;
wire N_233 ;
wire N_232 ;
wire N_231 ;
wire N_230 ;
wire N_229 ;
wire N_228 ;
wire N_227 ;
wire N_226 ;
wire N_225 ;
wire N_224 ;
wire N_223 ;
wire N_222 ;
wire reset_c_i ;
  assign VCC = 1'b1;
//@0:1
  assign GND = 1'b0;
// @14:55
  dffeas rd_addr_5_ (
	.q(rd_addr[5]),
	.d(un10_rd_addr_t_sum5_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_5_.is_wysiwyg="TRUE";
// @14:55
  dffeas rd_addr_4_ (
	.q(rd_addr[4]),
	.d(un10_rd_addr_t_sum4),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_4_.is_wysiwyg="TRUE";
// @14:55
  dffeas rd_addr_3_ (
	.q(rd_addr[3]),
	.d(un10_rd_addr_t_sum3),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_3_.is_wysiwyg="TRUE";
// @14:55
  dffeas rd_addr_2_ (
	.q(rd_addr[2]),
	.d(un10_rd_addr_t_sum2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_2_.is_wysiwyg="TRUE";
// @14:55
  dffeas rd_addr_1_ (
	.q(rd_addr[1]),
	.d(un10_rd_addr_t_sum1),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_1_.is_wysiwyg="TRUE";
// @14:55
  dffeas rd_addr_0_ (
	.q(rd_addr[0]),
	.d(un10_rd_addr_t_axb0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_0_.is_wysiwyg="TRUE";
// @14:42
  dffeas wr_addr_5_ (
	.q(wr_addr[5]),
	.d(un8_wr_addr_t_sum5_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_5_.is_wysiwyg="TRUE";
// @14:42
  dffeas wr_addr_4_ (
	.q(wr_addr[4]),
	.d(un8_wr_addr_t_sum4_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_4_.is_wysiwyg="TRUE";
// @14:42
  dffeas wr_addr_3_ (
	.q(wr_addr[3]),
	.d(un8_wr_addr_t_sum3_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_3_.is_wysiwyg="TRUE";
// @14:42
  dffeas wr_addr_2_ (
	.q(wr_addr[2]),
	.d(un8_wr_addr_t_sum2_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_2_.is_wysiwyg="TRUE";
// @14:42
  dffeas wr_addr_1_ (
	.q(wr_addr[1]),
	.d(un8_wr_addr_t_sum1_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_1_.is_wysiwyg="TRUE";
// @14:42
  dffeas wr_addr_0_ (
	.q(wr_addr[0]),
	.d(un8_wr_addr_t_axb0_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_0_.is_wysiwyg="TRUE";
// @14:63
  dffeas empty (
	.q(empty_1z),
	.d(un1_empty_NE_i_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam empty.is_wysiwyg="TRUE";
// @14:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add0 (
	.combout(un1_empty_a_4_add0),
	.cout(un1_empty_a_4_carry_0),
	.dataa(wr_addr[0]),
	.datab(rd_addr[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam p_empty_un1_empty_a_4_add0.lut_mask=16'h9944;
defparam p_empty_un1_empty_a_4_add0.sum_lutc_input="cin";
// @14:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add1 (
	.combout(un1_empty_a_4_add1),
	.cout(un1_empty_a_4_carry_1),
	.dataa(wr_addr[1]),
	.datab(rd_addr[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_0)
);
defparam p_empty_un1_empty_a_4_add1.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add1.sum_lutc_input="cin";
// @14:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add2 (
	.combout(un1_empty_a_4_add2),
	.cout(un1_empty_a_4_carry_2),
	.dataa(wr_addr[2]),
	.datab(rd_addr[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_1)
);
defparam p_empty_un1_empty_a_4_add2.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add2.sum_lutc_input="cin";
// @14:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add3 (
	.combout(un1_empty_a_4_add3),
	.cout(un1_empty_a_4_carry_3),
	.dataa(wr_addr[3]),
	.datab(rd_addr[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_2)
);
defparam p_empty_un1_empty_a_4_add3.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add3.sum_lutc_input="cin";
// @14:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add4 (
	.combout(un1_empty_a_4_add4),
	.cout(un1_empty_a_4_carry_4),
	.dataa(wr_addr[4]),
	.datab(rd_addr[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_3)
);
defparam p_empty_un1_empty_a_4_add4.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add4.sum_lutc_input="cin";
// @14:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add5 (
	.combout(un1_empty_a_4_add5),
	.dataa(wr_addr[5]),
	.datab(rd_addr[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_4)
);
defparam p_empty_un1_empty_a_4_add5.lut_mask=16'h6969;
defparam p_empty_un1_empty_a_4_add5.sum_lutc_input="cin";
// @14:74
  cycloneive_lcell_comb full_3_cZ (
	.combout(full_3),
	.dataa(rd_addr[3]),
	.datab(wr_addr[3]),
	.datac(rd_addr[2]),
	.datad(wr_addr[2])
);
defparam full_3_cZ.lut_mask=16'h9009;
defparam full_3_cZ.sum_lutc_input="datac";
// @14:74
  cycloneive_lcell_comb full_2_cZ (
	.combout(full_2),
	.dataa(rd_addr[1]),
	.datab(wr_addr[1]),
	.datac(rd_addr[0]),
	.datad(wr_addr[0])
);
defparam full_2_cZ.lut_mask=16'h9009;
defparam full_2_cZ.sum_lutc_input="datac";
// @14:73
  cycloneive_lcell_comb empty_t_NE_0_cZ (
	.combout(empty_t_NE_0),
	.dataa(rd_addr[5]),
	.datab(wr_addr[5]),
	.datac(rd_addr[4]),
	.datad(wr_addr[4])
);
defparam empty_t_NE_0_cZ.lut_mask=16'h6ff6;
defparam empty_t_NE_0_cZ.sum_lutc_input="datac";
// @14:74
  cycloneive_lcell_comb full_0_cZ (
	.combout(full_0),
	.dataa(rd_addr[5]),
	.datab(wr_addr[5]),
	.datac(rd_addr[4]),
	.datad(wr_addr[4])
);
defparam full_0_cZ.lut_mask=16'h6006;
defparam full_0_cZ.sum_lutc_input="datac";
// @14:74
  cycloneive_lcell_comb full (
	.combout(full_1z),
	.dataa(full_0),
	.datab(full_2),
	.datac(full_3),
	.datad(VCC)
);
defparam full.lut_mask=16'h8080;
defparam full.sum_lutc_input="datac";
  cycloneive_lcell_comb fifo_buf_RNO (
	.combout(un8_wr_addr_t_axb0_0_g1),
	.dataa(state_0),
	.datab(full_0),
	.datac(full_2),
	.datad(full_3)
);
defparam fifo_buf_RNO.lut_mask=16'h2aaa;
defparam fifo_buf_RNO.sum_lutc_input="datac";
// @14:71
  cycloneive_lcell_comb rd_addr_t_cZ (
	.combout(rd_addr_t),
	.dataa(empty_t_NE_0),
	.datab(full_2),
	.datac(full_3),
	.datad(sum_1_0_0__g0_i_o4)
);
defparam rd_addr_t_cZ.lut_mask=16'hbf00;
defparam rd_addr_t_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_1_ (
	.combout(un8_wr_addr_t_sum1_0_g0),
	.dataa(wr_addr[0]),
	.datab(state_0),
	.datac(wr_addr[1]),
	.datad(full_1z)
);
defparam wr_addr_RNO_1_.lut_mask=16'hf078;
defparam wr_addr_RNO_1_.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_0_ (
	.combout(un8_wr_addr_t_axb0_0_g0),
	.dataa(state_0),
	.datab(wr_addr[0]),
	.datac(full_1z),
	.datad(VCC)
);
defparam wr_addr_RNO_0_.lut_mask=16'hc6c6;
defparam wr_addr_RNO_0_.sum_lutc_input="datac";
// @14:71
  cycloneive_lcell_comb un10_rd_addr_t_axb0_cZ (
	.combout(un10_rd_addr_t_axb0),
	.dataa(rd_addr[0]),
	.datab(rd_addr_t),
	.datac(VCC),
	.datad(VCC)
);
defparam un10_rd_addr_t_axb0_cZ.lut_mask=16'h6666;
defparam un10_rd_addr_t_axb0_cZ.sum_lutc_input="datac";
// @14:72
  cycloneive_lcell_comb un8_wr_addr_t_anc1_cZ (
	.combout(un8_wr_addr_t_anc1),
	.dataa(wr_addr[0]),
	.datab(state_0),
	.datac(wr_addr[1]),
	.datad(full_1z)
);
defparam un8_wr_addr_t_anc1_cZ.lut_mask=16'h0080;
defparam un8_wr_addr_t_anc1_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_2_ (
	.combout(un8_wr_addr_t_sum2_0_g0),
	.dataa(wr_addr[2]),
	.datab(un8_wr_addr_t_anc1),
	.datac(VCC),
	.datad(VCC)
);
defparam wr_addr_RNO_2_.lut_mask=16'h6666;
defparam wr_addr_RNO_2_.sum_lutc_input="datac";
// @14:71
  cycloneive_lcell_comb un10_rd_addr_t_sum1_cZ (
	.combout(un10_rd_addr_t_sum1),
	.dataa(rd_addr[0]),
	.datab(rd_addr[1]),
	.datac(rd_addr_t),
	.datad(VCC)
);
defparam un10_rd_addr_t_sum1_cZ.lut_mask=16'h6c6c;
defparam un10_rd_addr_t_sum1_cZ.sum_lutc_input="datac";
// @14:72
  cycloneive_lcell_comb un8_wr_addr_t_anc2_cZ (
	.combout(un8_wr_addr_t_anc2),
	.dataa(wr_addr[2]),
	.datab(un8_wr_addr_t_anc1),
	.datac(VCC),
	.datad(VCC)
);
defparam un8_wr_addr_t_anc2_cZ.lut_mask=16'h8888;
defparam un8_wr_addr_t_anc2_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb empty_RNO_0 (
	.combout(un1_empty_NE_i_0_g0_a),
	.dataa(un1_empty_a_4_add1),
	.datab(un1_empty_a_4_add2),
	.datac(un1_empty_a_4_add3),
	.datad(un1_empty_a_4_add4)
);
defparam empty_RNO_0.lut_mask=16'h7fff;
defparam empty_RNO_0.sum_lutc_input="datac";
  cycloneive_lcell_comb empty_RNO (
	.combout(un1_empty_NE_i_0_g0),
	.dataa(un1_empty_a_4_add0),
	.datab(un1_empty_a_4_add5),
	.datac(rd_addr_t),
	.datad(un1_empty_NE_i_0_g0_a)
);
defparam empty_RNO.lut_mask=16'hffb7;
defparam empty_RNO.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_4_ (
	.combout(un8_wr_addr_t_sum4_0_g0),
	.dataa(wr_addr[2]),
	.datab(wr_addr[3]),
	.datac(wr_addr[4]),
	.datad(un8_wr_addr_t_anc1)
);
defparam wr_addr_RNO_4_.lut_mask=16'h78f0;
defparam wr_addr_RNO_4_.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_3_ (
	.combout(un8_wr_addr_t_sum3_0_g0),
	.dataa(wr_addr[2]),
	.datab(wr_addr[3]),
	.datac(un8_wr_addr_t_anc1),
	.datad(VCC)
);
defparam wr_addr_RNO_3_.lut_mask=16'h6c6c;
defparam wr_addr_RNO_3_.sum_lutc_input="datac";
// @14:71
  cycloneive_lcell_comb un10_rd_addr_t_anc2_cZ (
	.combout(un10_rd_addr_t_anc2),
	.dataa(rd_addr[0]),
	.datab(rd_addr[1]),
	.datac(rd_addr[2]),
	.datad(rd_addr_t)
);
defparam un10_rd_addr_t_anc2_cZ.lut_mask=16'h8000;
defparam un10_rd_addr_t_anc2_cZ.sum_lutc_input="datac";
// @14:71
  cycloneive_lcell_comb un10_rd_addr_t_sum2_cZ (
	.combout(un10_rd_addr_t_sum2),
	.dataa(rd_addr[0]),
	.datab(rd_addr[1]),
	.datac(rd_addr[2]),
	.datad(rd_addr_t)
);
defparam un10_rd_addr_t_sum2_cZ.lut_mask=16'h78f0;
defparam un10_rd_addr_t_sum2_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_5_ (
	.combout(un8_wr_addr_t_sum5_0_g0),
	.dataa(wr_addr[3]),
	.datab(wr_addr[4]),
	.datac(wr_addr[5]),
	.datad(un8_wr_addr_t_anc2)
);
defparam wr_addr_RNO_5_.lut_mask=16'h78f0;
defparam wr_addr_RNO_5_.sum_lutc_input="datac";
// @14:71
  cycloneive_lcell_comb un10_rd_addr_t_sum3_cZ (
	.combout(un10_rd_addr_t_sum3),
	.dataa(rd_addr[3]),
	.datab(un10_rd_addr_t_anc2),
	.datac(VCC),
	.datad(VCC)
);
defparam un10_rd_addr_t_sum3_cZ.lut_mask=16'h6666;
defparam un10_rd_addr_t_sum3_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb rd_addr_RNO_5_ (
	.combout(un10_rd_addr_t_sum5_0_g0),
	.dataa(rd_addr[3]),
	.datab(rd_addr[4]),
	.datac(rd_addr[5]),
	.datad(un10_rd_addr_t_anc2)
);
defparam rd_addr_RNO_5_.lut_mask=16'h78f0;
defparam rd_addr_RNO_5_.sum_lutc_input="datac";
// @14:71
  cycloneive_lcell_comb un10_rd_addr_t_sum4_cZ (
	.combout(un10_rd_addr_t_sum4),
	.dataa(rd_addr[3]),
	.datab(rd_addr[4]),
	.datac(un10_rd_addr_t_anc2),
	.datad(VCC)
);
defparam un10_rd_addr_t_sum4_cZ.lut_mask=16'h6c6c;
defparam un10_rd_addr_t_sum4_cZ.sum_lutc_input="datac";
// @14:35
  altsyncram fifo_buf (
	.q_b({mask_dout_23, mask_dout_22, mask_dout_21, mask_dout_20, mask_dout_19, mask_dout_18, mask_dout_17, mask_dout_16, mask_dout_15, mask_dout_14, mask_dout_13, mask_dout_12, mask_dout_11, mask_dout_10, mask_dout_9, mask_dout_8, mask_dout_7, mask_dout_6, mask_dout_5, mask_dout_4, mask_dout_3, mask_dout_2, mask_dout_1, mask_dout_0}),
	.data_a({z_din_1_0, z_din_1_0, z_din_1_0, z_din_1_0, z_din_1_0, z_din_1_0, z_din_1_0, z_din_1_0, z_din_1_0, z_din_1_0, z_din_1_0, z_din_1_0, z_din_1_0, z_din_1_0, z_din_1_0, z_din_1_0, z_din_1_0, z_din_1_0, z_din_1_0, z_din_1_0, z_din_1_0, z_din_1_0, z_din_1_0, z_din_1_0}),
	.address_a(wr_addr[4:0]),
	.wren_a(un8_wr_addr_t_axb0_0_g1),
	.rden_a(GND),
	.data_b({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.address_b({un10_rd_addr_t_sum4, un10_rd_addr_t_sum3, un10_rd_addr_t_sum2, un10_rd_addr_t_sum1, un10_rd_addr_t_axb0}),
	.wren_b(GND),
	.rden_b(VCC),
	.clock0(clock_c),
	.clock1(VCC),
	.clocken0(VCC),
	.clocken1(VCC),
	.clocken2(VCC),
	.clocken3(VCC),
	.addressstall_a(GND),
	.addressstall_b(GND),
	.aclr0(GND),
	.aclr1(GND)
);
defparam fifo_buf.read_during_write_mode_mixed_ports =  "OLD_DATA";
defparam fifo_buf.wrcontrol_aclr_b =  "NONE";
defparam fifo_buf.rdcontrol_aclr_b =  "NONE";
defparam fifo_buf.indata_aclr_b =  "NONE";
defparam fifo_buf.address_aclr_b =  "NONE";
defparam fifo_buf.outdata_aclr_b =  "NONE";
defparam fifo_buf.wrcontrol_wraddress_reg_b =  "CLOCK0";
defparam fifo_buf.rdcontrol_reg_b =  "CLOCK0";
defparam fifo_buf.indata_reg_b =  "CLOCK0";
defparam fifo_buf.address_reg_b =  "CLOCK0";
defparam fifo_buf.outdata_reg_b =  "UNREGISTERED";
defparam fifo_buf.wrcontrol_aclr_a =  "NONE";
defparam fifo_buf.indata_aclr_a =  "NONE";
defparam fifo_buf.address_aclr_a =  "NONE";
defparam fifo_buf.outdata_aclr_a =  "NONE";
defparam fifo_buf.outdata_reg_a =  "UNREGISTERED";
defparam fifo_buf.operation_mode =  "DUAL_PORT";
defparam fifo_buf.clock_enable_input_b =  "ALTERNATE";
defparam fifo_buf.clock_enable_input_a =  "ALTERNATE";
defparam fifo_buf.clock_enable_output_b =  "NORMAL";
defparam fifo_buf.clock_enable_output_a =  "NORMAL";
defparam fifo_buf.intended_device_family =  "CYCLONE IVE";
defparam fifo_buf.numwords_b =  32;
defparam fifo_buf.numwords_a =  32;
defparam fifo_buf.lpm_type =  "altsyncram";
defparam fifo_buf.init_file =  "UNUSED";
defparam fifo_buf.ram_block_type =  "AUTO";
defparam fifo_buf.widthad_b =  5;
defparam fifo_buf.width_b =  24;
defparam fifo_buf.widthad_a =  5;
defparam fifo_buf.width_a =  24;
  assign  reset_c_i = ~ reset_c;
endmodule /* fifo_24s_32s_6s_4_1 */

// VQM4.1+ 
module motion_detect_24s (
  mask_dout_9,
  mask_dout_8,
  mask_dout_14,
  mask_dout_15,
  mask_dout_12,
  mask_dout_13,
  mask_dout_2,
  mask_dout_3,
  mask_dout_0,
  mask_dout_1,
  mask_dout_6,
  mask_dout_7,
  mask_dout_4,
  mask_dout_5,
  mask_dout_18,
  mask_dout_19,
  mask_dout_16,
  mask_dout_17,
  mask_dout_22,
  mask_dout_23,
  mask_dout_20,
  mask_dout_21,
  mask_dout_10,
  mask_dout_11,
  wr_addr_1,
  wr_addr_0,
  rd_addr_1,
  rd_addr_0,
  in_hold_dout_23,
  in_hold_dout_22,
  in_hold_dout_21,
  in_hold_dout_20,
  in_hold_dout_19,
  in_hold_dout_18,
  in_hold_dout_17,
  in_hold_dout_16,
  in_hold_dout_15,
  in_hold_dout_14,
  in_hold_dout_13,
  in_hold_dout_12,
  in_hold_dout_11,
  in_hold_dout_10,
  in_hold_dout_9,
  in_hold_dout_8,
  in_hold_dout_7,
  in_hold_dout_6,
  in_hold_dout_5,
  in_hold_dout_4,
  in_hold_dout_3,
  in_hold_dout_2,
  in_hold_dout_1,
  in_hold_dout_0,
  z_din_0,
  z_din_1,
  z_din_2,
  z_din_3,
  z_din_4,
  z_din_5,
  z_din_6,
  z_din_7,
  z_din_8,
  z_din_9,
  z_din_10,
  z_din_11,
  z_din_12,
  z_din_13,
  z_din_14,
  z_din_15,
  z_din_16,
  z_din_17,
  z_din_18,
  z_din_19,
  z_din_20,
  z_din_21,
  z_din_22,
  z_din_23,
  full_3,
  full_2,
  empty_0,
  empty,
  z_wr_en_1z,
  sum_1_0_0__g0_i_o4,
  reset_c,
  clock_c
)
;
input mask_dout_9 ;
input mask_dout_8 ;
input mask_dout_14 ;
input mask_dout_15 ;
input mask_dout_12 ;
input mask_dout_13 ;
input mask_dout_2 ;
input mask_dout_3 ;
input mask_dout_0 ;
input mask_dout_1 ;
input mask_dout_6 ;
input mask_dout_7 ;
input mask_dout_4 ;
input mask_dout_5 ;
input mask_dout_18 ;
input mask_dout_19 ;
input mask_dout_16 ;
input mask_dout_17 ;
input mask_dout_22 ;
input mask_dout_23 ;
input mask_dout_20 ;
input mask_dout_21 ;
input mask_dout_10 ;
input mask_dout_11 ;
input wr_addr_1 ;
input wr_addr_0 ;
input rd_addr_1 ;
input rd_addr_0 ;
input in_hold_dout_23 ;
input in_hold_dout_22 ;
input in_hold_dout_21 ;
input in_hold_dout_20 ;
input in_hold_dout_19 ;
input in_hold_dout_18 ;
input in_hold_dout_17 ;
input in_hold_dout_16 ;
input in_hold_dout_15 ;
input in_hold_dout_14 ;
input in_hold_dout_13 ;
input in_hold_dout_12 ;
input in_hold_dout_11 ;
input in_hold_dout_10 ;
input in_hold_dout_9 ;
input in_hold_dout_8 ;
input in_hold_dout_7 ;
input in_hold_dout_6 ;
input in_hold_dout_5 ;
input in_hold_dout_4 ;
input in_hold_dout_3 ;
input in_hold_dout_2 ;
input in_hold_dout_1 ;
input in_hold_dout_0 ;
output z_din_0 ;
output z_din_1 ;
output z_din_2 ;
output z_din_3 ;
output z_din_4 ;
output z_din_5 ;
output z_din_6 ;
output z_din_7 ;
output z_din_8 ;
output z_din_9 ;
output z_din_10 ;
output z_din_11 ;
output z_din_12 ;
output z_din_13 ;
output z_din_14 ;
output z_din_15 ;
output z_din_16 ;
output z_din_17 ;
output z_din_18 ;
output z_din_19 ;
output z_din_20 ;
output z_din_21 ;
output z_din_22 ;
output z_din_23 ;
input full_3 ;
input full_2 ;
input empty_0 ;
input empty ;
output z_wr_en_1z ;
output sum_1_0_0__g0_i_o4 ;
input reset_c ;
input clock_c ;
wire mask_dout_9 ;
wire mask_dout_8 ;
wire mask_dout_14 ;
wire mask_dout_15 ;
wire mask_dout_12 ;
wire mask_dout_13 ;
wire mask_dout_2 ;
wire mask_dout_3 ;
wire mask_dout_0 ;
wire mask_dout_1 ;
wire mask_dout_6 ;
wire mask_dout_7 ;
wire mask_dout_4 ;
wire mask_dout_5 ;
wire mask_dout_18 ;
wire mask_dout_19 ;
wire mask_dout_16 ;
wire mask_dout_17 ;
wire mask_dout_22 ;
wire mask_dout_23 ;
wire mask_dout_20 ;
wire mask_dout_21 ;
wire mask_dout_10 ;
wire mask_dout_11 ;
wire wr_addr_1 ;
wire wr_addr_0 ;
wire rd_addr_1 ;
wire rd_addr_0 ;
wire in_hold_dout_23 ;
wire in_hold_dout_22 ;
wire in_hold_dout_21 ;
wire in_hold_dout_20 ;
wire in_hold_dout_19 ;
wire in_hold_dout_18 ;
wire in_hold_dout_17 ;
wire in_hold_dout_16 ;
wire in_hold_dout_15 ;
wire in_hold_dout_14 ;
wire in_hold_dout_13 ;
wire in_hold_dout_12 ;
wire in_hold_dout_11 ;
wire in_hold_dout_10 ;
wire in_hold_dout_9 ;
wire in_hold_dout_8 ;
wire in_hold_dout_7 ;
wire in_hold_dout_6 ;
wire in_hold_dout_5 ;
wire in_hold_dout_4 ;
wire in_hold_dout_3 ;
wire in_hold_dout_2 ;
wire in_hold_dout_1 ;
wire in_hold_dout_0 ;
wire z_din_0 ;
wire z_din_1 ;
wire z_din_2 ;
wire z_din_3 ;
wire z_din_4 ;
wire z_din_5 ;
wire z_din_6 ;
wire z_din_7 ;
wire z_din_8 ;
wire z_din_9 ;
wire z_din_10 ;
wire z_din_11 ;
wire z_din_12 ;
wire z_din_13 ;
wire z_din_14 ;
wire z_din_15 ;
wire z_din_16 ;
wire z_din_17 ;
wire z_din_18 ;
wire z_din_19 ;
wire z_din_20 ;
wire z_din_21 ;
wire z_din_22 ;
wire z_din_23 ;
wire full_3 ;
wire full_2 ;
wire empty_0 ;
wire empty ;
wire z_wr_en_1z ;
wire sum_1_0_0__g0_i_o4 ;
wire reset_c ;
wire clock_c ;
wire [23:0] sum;
wire [0:0] state;
wire un1_sum_c_i ;
wire sum_1_0_7__g3 ;
wire sum_1_0_6__g3 ;
wire sum_1_0_5__g3 ;
wire sum_1_0_4__g3 ;
wire sum_1_0_3__g3 ;
wire sum_1_0_2__g3 ;
wire sum_1_0_1__g3 ;
wire sum_1_0_0__g3 ;
wire state_0_0_0__g0 ;
wire un1_sum_c_21 ;
wire un1_sum_c_22 ;
wire un1_sum_c_21_2 ;
wire state_0_0_0__g1_0 ;
wire un1_sum_c_21_4 ;
wire un1_sum_c_22_8 ;
wire un1_sum_c_22_9 ;
wire un1_sum_c_22_10 ;
wire un1_sum_c_22_11 ;
wire state_0_0_0__g1 ;
wire GND ;
wire VCC ;
wire reset_c_i ;
wire un1_sum_c_i_i ;
//@11:115
  assign VCC = 1'b1;
//@11:115
  assign GND = 1'b0;
// @12:22
  dffeas sum_23_ (
	.q(sum[23]),
	.d(in_hold_dout_23),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(sum_1_0_0__g0_i_o4),
	.asdata(GND),
	.aload(GND),
	.sclr(un1_sum_c_i_i),
	.sload(GND)
);
defparam sum_23_.is_wysiwyg="TRUE";
// @12:22
  dffeas sum_22_ (
	.q(sum[22]),
	.d(in_hold_dout_22),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(sum_1_0_0__g0_i_o4),
	.asdata(GND),
	.aload(GND),
	.sclr(un1_sum_c_i_i),
	.sload(GND)
);
defparam sum_22_.is_wysiwyg="TRUE";
// @12:22
  dffeas sum_21_ (
	.q(sum[21]),
	.d(in_hold_dout_21),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(sum_1_0_0__g0_i_o4),
	.asdata(GND),
	.aload(GND),
	.sclr(un1_sum_c_i_i),
	.sload(GND)
);
defparam sum_21_.is_wysiwyg="TRUE";
// @12:22
  dffeas sum_20_ (
	.q(sum[20]),
	.d(in_hold_dout_20),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(sum_1_0_0__g0_i_o4),
	.asdata(GND),
	.aload(GND),
	.sclr(un1_sum_c_i_i),
	.sload(GND)
);
defparam sum_20_.is_wysiwyg="TRUE";
// @12:22
  dffeas sum_19_ (
	.q(sum[19]),
	.d(in_hold_dout_19),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(sum_1_0_0__g0_i_o4),
	.asdata(GND),
	.aload(GND),
	.sclr(un1_sum_c_i_i),
	.sload(GND)
);
defparam sum_19_.is_wysiwyg="TRUE";
// @12:22
  dffeas sum_18_ (
	.q(sum[18]),
	.d(in_hold_dout_18),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(sum_1_0_0__g0_i_o4),
	.asdata(GND),
	.aload(GND),
	.sclr(un1_sum_c_i_i),
	.sload(GND)
);
defparam sum_18_.is_wysiwyg="TRUE";
// @12:22
  dffeas sum_17_ (
	.q(sum[17]),
	.d(in_hold_dout_17),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(sum_1_0_0__g0_i_o4),
	.asdata(GND),
	.aload(GND),
	.sclr(un1_sum_c_i_i),
	.sload(GND)
);
defparam sum_17_.is_wysiwyg="TRUE";
// @12:22
  dffeas sum_16_ (
	.q(sum[16]),
	.d(in_hold_dout_16),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(sum_1_0_0__g0_i_o4),
	.asdata(GND),
	.aload(GND),
	.sclr(un1_sum_c_i_i),
	.sload(GND)
);
defparam sum_16_.is_wysiwyg="TRUE";
// @12:22
  dffeas sum_15_ (
	.q(sum[15]),
	.d(in_hold_dout_15),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(sum_1_0_0__g0_i_o4),
	.asdata(GND),
	.aload(GND),
	.sclr(un1_sum_c_i_i),
	.sload(GND)
);
defparam sum_15_.is_wysiwyg="TRUE";
// @12:22
  dffeas sum_14_ (
	.q(sum[14]),
	.d(in_hold_dout_14),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(sum_1_0_0__g0_i_o4),
	.asdata(GND),
	.aload(GND),
	.sclr(un1_sum_c_i_i),
	.sload(GND)
);
defparam sum_14_.is_wysiwyg="TRUE";
// @12:22
  dffeas sum_13_ (
	.q(sum[13]),
	.d(in_hold_dout_13),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(sum_1_0_0__g0_i_o4),
	.asdata(GND),
	.aload(GND),
	.sclr(un1_sum_c_i_i),
	.sload(GND)
);
defparam sum_13_.is_wysiwyg="TRUE";
// @12:22
  dffeas sum_12_ (
	.q(sum[12]),
	.d(in_hold_dout_12),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(sum_1_0_0__g0_i_o4),
	.asdata(GND),
	.aload(GND),
	.sclr(un1_sum_c_i_i),
	.sload(GND)
);
defparam sum_12_.is_wysiwyg="TRUE";
// @12:22
  dffeas sum_11_ (
	.q(sum[11]),
	.d(in_hold_dout_11),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(sum_1_0_0__g0_i_o4),
	.asdata(GND),
	.aload(GND),
	.sclr(un1_sum_c_i_i),
	.sload(GND)
);
defparam sum_11_.is_wysiwyg="TRUE";
// @12:22
  dffeas sum_10_ (
	.q(sum[10]),
	.d(in_hold_dout_10),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(sum_1_0_0__g0_i_o4),
	.asdata(GND),
	.aload(GND),
	.sclr(un1_sum_c_i_i),
	.sload(GND)
);
defparam sum_10_.is_wysiwyg="TRUE";
// @12:22
  dffeas sum_9_ (
	.q(sum[9]),
	.d(in_hold_dout_9),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(sum_1_0_0__g0_i_o4),
	.asdata(GND),
	.aload(GND),
	.sclr(un1_sum_c_i_i),
	.sload(GND)
);
defparam sum_9_.is_wysiwyg="TRUE";
// @12:22
  dffeas sum_8_ (
	.q(sum[8]),
	.d(in_hold_dout_8),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(sum_1_0_0__g0_i_o4),
	.asdata(GND),
	.aload(GND),
	.sclr(un1_sum_c_i_i),
	.sload(GND)
);
defparam sum_8_.is_wysiwyg="TRUE";
// @12:22
  dffeas sum_7_ (
	.q(sum[7]),
	.d(sum_1_0_7__g3),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(sum_1_0_0__g0_i_o4),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam sum_7_.is_wysiwyg="TRUE";
// @12:22
  dffeas sum_6_ (
	.q(sum[6]),
	.d(sum_1_0_6__g3),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(sum_1_0_0__g0_i_o4),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam sum_6_.is_wysiwyg="TRUE";
// @12:22
  dffeas sum_5_ (
	.q(sum[5]),
	.d(sum_1_0_5__g3),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(sum_1_0_0__g0_i_o4),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam sum_5_.is_wysiwyg="TRUE";
// @12:22
  dffeas sum_4_ (
	.q(sum[4]),
	.d(sum_1_0_4__g3),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(sum_1_0_0__g0_i_o4),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam sum_4_.is_wysiwyg="TRUE";
// @12:22
  dffeas sum_3_ (
	.q(sum[3]),
	.d(sum_1_0_3__g3),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(sum_1_0_0__g0_i_o4),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam sum_3_.is_wysiwyg="TRUE";
// @12:22
  dffeas sum_2_ (
	.q(sum[2]),
	.d(sum_1_0_2__g3),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(sum_1_0_0__g0_i_o4),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam sum_2_.is_wysiwyg="TRUE";
// @12:22
  dffeas sum_1_ (
	.q(sum[1]),
	.d(sum_1_0_1__g3),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(sum_1_0_0__g0_i_o4),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam sum_1_.is_wysiwyg="TRUE";
// @12:22
  dffeas sum_0_ (
	.q(sum[0]),
	.d(sum_1_0_0__g3),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(sum_1_0_0__g0_i_o4),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam sum_0_.is_wysiwyg="TRUE";
// @12:22
  dffeas state_0_ (
	.q(state[0]),
	.d(state_0_0_0__g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam state_0_.is_wysiwyg="TRUE";
// @12:7
  cycloneive_lcell_comb un1_sum_c (
	.combout(un1_sum_c_i),
	.dataa(un1_sum_c_21),
	.datab(un1_sum_c_22),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_sum_c.lut_mask=16'h1111;
defparam un1_sum_c.sum_lutc_input="datac";
// @12:40
  cycloneive_lcell_comb z_din_0_ (
	.combout(z_din_0),
	.dataa(sum[0]),
	.datab(z_wr_en_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam z_din_0_.lut_mask=16'h8888;
defparam z_din_0_.sum_lutc_input="datac";
// @12:40
  cycloneive_lcell_comb z_din_1_ (
	.combout(z_din_1),
	.dataa(sum[1]),
	.datab(z_wr_en_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam z_din_1_.lut_mask=16'h8888;
defparam z_din_1_.sum_lutc_input="datac";
// @12:40
  cycloneive_lcell_comb z_din_2_ (
	.combout(z_din_2),
	.dataa(sum[2]),
	.datab(z_wr_en_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam z_din_2_.lut_mask=16'h8888;
defparam z_din_2_.sum_lutc_input="datac";
// @12:40
  cycloneive_lcell_comb z_din_3_ (
	.combout(z_din_3),
	.dataa(sum[3]),
	.datab(z_wr_en_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam z_din_3_.lut_mask=16'h8888;
defparam z_din_3_.sum_lutc_input="datac";
// @12:40
  cycloneive_lcell_comb z_din_4_ (
	.combout(z_din_4),
	.dataa(sum[4]),
	.datab(z_wr_en_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam z_din_4_.lut_mask=16'h8888;
defparam z_din_4_.sum_lutc_input="datac";
// @12:40
  cycloneive_lcell_comb z_din_5_ (
	.combout(z_din_5),
	.dataa(sum[5]),
	.datab(z_wr_en_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam z_din_5_.lut_mask=16'h8888;
defparam z_din_5_.sum_lutc_input="datac";
// @12:40
  cycloneive_lcell_comb z_din_6_ (
	.combout(z_din_6),
	.dataa(sum[6]),
	.datab(z_wr_en_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam z_din_6_.lut_mask=16'h8888;
defparam z_din_6_.sum_lutc_input="datac";
// @12:40
  cycloneive_lcell_comb z_din_7_ (
	.combout(z_din_7),
	.dataa(sum[7]),
	.datab(z_wr_en_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam z_din_7_.lut_mask=16'h8888;
defparam z_din_7_.sum_lutc_input="datac";
// @12:40
  cycloneive_lcell_comb z_din_8_ (
	.combout(z_din_8),
	.dataa(sum[8]),
	.datab(z_wr_en_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam z_din_8_.lut_mask=16'h8888;
defparam z_din_8_.sum_lutc_input="datac";
// @12:40
  cycloneive_lcell_comb z_din_9_ (
	.combout(z_din_9),
	.dataa(sum[9]),
	.datab(z_wr_en_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam z_din_9_.lut_mask=16'h8888;
defparam z_din_9_.sum_lutc_input="datac";
// @12:40
  cycloneive_lcell_comb z_din_10_ (
	.combout(z_din_10),
	.dataa(sum[10]),
	.datab(z_wr_en_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam z_din_10_.lut_mask=16'h8888;
defparam z_din_10_.sum_lutc_input="datac";
// @12:40
  cycloneive_lcell_comb z_din_11_ (
	.combout(z_din_11),
	.dataa(sum[11]),
	.datab(z_wr_en_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam z_din_11_.lut_mask=16'h8888;
defparam z_din_11_.sum_lutc_input="datac";
// @12:40
  cycloneive_lcell_comb z_din_12_ (
	.combout(z_din_12),
	.dataa(sum[12]),
	.datab(z_wr_en_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam z_din_12_.lut_mask=16'h8888;
defparam z_din_12_.sum_lutc_input="datac";
// @12:40
  cycloneive_lcell_comb z_din_13_ (
	.combout(z_din_13),
	.dataa(sum[13]),
	.datab(z_wr_en_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam z_din_13_.lut_mask=16'h8888;
defparam z_din_13_.sum_lutc_input="datac";
// @12:40
  cycloneive_lcell_comb z_din_14_ (
	.combout(z_din_14),
	.dataa(sum[14]),
	.datab(z_wr_en_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam z_din_14_.lut_mask=16'h8888;
defparam z_din_14_.sum_lutc_input="datac";
// @12:40
  cycloneive_lcell_comb z_din_15_ (
	.combout(z_din_15),
	.dataa(sum[15]),
	.datab(z_wr_en_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam z_din_15_.lut_mask=16'h8888;
defparam z_din_15_.sum_lutc_input="datac";
// @12:40
  cycloneive_lcell_comb z_din_16_ (
	.combout(z_din_16),
	.dataa(sum[16]),
	.datab(z_wr_en_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam z_din_16_.lut_mask=16'h8888;
defparam z_din_16_.sum_lutc_input="datac";
// @12:40
  cycloneive_lcell_comb z_din_17_ (
	.combout(z_din_17),
	.dataa(sum[17]),
	.datab(z_wr_en_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam z_din_17_.lut_mask=16'h8888;
defparam z_din_17_.sum_lutc_input="datac";
// @12:40
  cycloneive_lcell_comb z_din_18_ (
	.combout(z_din_18),
	.dataa(sum[18]),
	.datab(z_wr_en_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam z_din_18_.lut_mask=16'h8888;
defparam z_din_18_.sum_lutc_input="datac";
// @12:40
  cycloneive_lcell_comb z_din_19_ (
	.combout(z_din_19),
	.dataa(sum[19]),
	.datab(z_wr_en_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam z_din_19_.lut_mask=16'h8888;
defparam z_din_19_.sum_lutc_input="datac";
// @12:40
  cycloneive_lcell_comb z_din_20_ (
	.combout(z_din_20),
	.dataa(sum[20]),
	.datab(z_wr_en_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam z_din_20_.lut_mask=16'h8888;
defparam z_din_20_.sum_lutc_input="datac";
// @12:40
  cycloneive_lcell_comb z_din_21_ (
	.combout(z_din_21),
	.dataa(sum[21]),
	.datab(z_wr_en_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam z_din_21_.lut_mask=16'h8888;
defparam z_din_21_.sum_lutc_input="datac";
// @12:40
  cycloneive_lcell_comb z_din_22_ (
	.combout(z_din_22),
	.dataa(sum[22]),
	.datab(z_wr_en_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam z_din_22_.lut_mask=16'h8888;
defparam z_din_22_.sum_lutc_input="datac";
// @12:40
  cycloneive_lcell_comb z_din_23_ (
	.combout(z_din_23),
	.dataa(sum[23]),
	.datab(z_wr_en_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam z_din_23_.lut_mask=16'h8888;
defparam z_din_23_.sum_lutc_input="datac";
// @12:7
  cycloneive_lcell_comb un1_sum_c_21_2_cZ (
	.combout(un1_sum_c_21_2),
	.dataa(mask_dout_9),
	.datab(mask_dout_8),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_sum_c_21_2_cZ.lut_mask=16'heeee;
defparam un1_sum_c_21_2_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb state_RNIVHAG_0_ (
	.combout(sum_1_0_0__g0_i_o4),
	.dataa(empty),
	.datab(empty_0),
	.datac(state[0]),
	.datad(VCC)
);
defparam state_RNIVHAG_0_.lut_mask=16'h0808;
defparam state_RNIVHAG_0_.sum_lutc_input="datac";
  cycloneive_lcell_comb sum_RNO_7_ (
	.combout(sum_1_0_7__g3),
	.dataa(in_hold_dout_7),
	.datab(un1_sum_c_21),
	.datac(un1_sum_c_22),
	.datad(VCC)
);
defparam sum_RNO_7_.lut_mask=16'hfefe;
defparam sum_RNO_7_.sum_lutc_input="datac";
  cycloneive_lcell_comb sum_RNO_6_ (
	.combout(sum_1_0_6__g3),
	.dataa(in_hold_dout_6),
	.datab(un1_sum_c_21),
	.datac(un1_sum_c_22),
	.datad(VCC)
);
defparam sum_RNO_6_.lut_mask=16'hfefe;
defparam sum_RNO_6_.sum_lutc_input="datac";
  cycloneive_lcell_comb sum_RNO_5_ (
	.combout(sum_1_0_5__g3),
	.dataa(in_hold_dout_5),
	.datab(un1_sum_c_21),
	.datac(un1_sum_c_22),
	.datad(VCC)
);
defparam sum_RNO_5_.lut_mask=16'hfefe;
defparam sum_RNO_5_.sum_lutc_input="datac";
  cycloneive_lcell_comb sum_RNO_4_ (
	.combout(sum_1_0_4__g3),
	.dataa(in_hold_dout_4),
	.datab(un1_sum_c_21),
	.datac(un1_sum_c_22),
	.datad(VCC)
);
defparam sum_RNO_4_.lut_mask=16'hfefe;
defparam sum_RNO_4_.sum_lutc_input="datac";
  cycloneive_lcell_comb sum_RNO_3_ (
	.combout(sum_1_0_3__g3),
	.dataa(in_hold_dout_3),
	.datab(un1_sum_c_21),
	.datac(un1_sum_c_22),
	.datad(VCC)
);
defparam sum_RNO_3_.lut_mask=16'hfefe;
defparam sum_RNO_3_.sum_lutc_input="datac";
  cycloneive_lcell_comb sum_RNO_2_ (
	.combout(sum_1_0_2__g3),
	.dataa(in_hold_dout_2),
	.datab(un1_sum_c_21),
	.datac(un1_sum_c_22),
	.datad(VCC)
);
defparam sum_RNO_2_.lut_mask=16'hfefe;
defparam sum_RNO_2_.sum_lutc_input="datac";
  cycloneive_lcell_comb sum_RNO_1_ (
	.combout(sum_1_0_1__g3),
	.dataa(in_hold_dout_1),
	.datab(un1_sum_c_21),
	.datac(un1_sum_c_22),
	.datad(VCC)
);
defparam sum_RNO_1_.lut_mask=16'hfefe;
defparam sum_RNO_1_.sum_lutc_input="datac";
  cycloneive_lcell_comb sum_RNO_0_ (
	.combout(sum_1_0_0__g3),
	.dataa(in_hold_dout_0),
	.datab(un1_sum_c_21),
	.datac(un1_sum_c_22),
	.datad(VCC)
);
defparam sum_RNO_0_.lut_mask=16'hfefe;
defparam sum_RNO_0_.sum_lutc_input="datac";
  cycloneive_lcell_comb state_0_0_0__g1_0_cZ (
	.combout(state_0_0_0__g1_0),
	.dataa(rd_addr_1),
	.datab(wr_addr_1),
	.datac(rd_addr_0),
	.datad(wr_addr_0)
);
defparam state_0_0_0__g1_0_cZ.lut_mask=16'h6006;
defparam state_0_0_0__g1_0_cZ.sum_lutc_input="datac";
// @12:7
  cycloneive_lcell_comb un1_sum_c_21_4_cZ (
	.combout(un1_sum_c_21_4),
	.dataa(mask_dout_14),
	.datab(mask_dout_15),
	.datac(mask_dout_12),
	.datad(mask_dout_13)
);
defparam un1_sum_c_21_4_cZ.lut_mask=16'hfffe;
defparam un1_sum_c_21_4_cZ.sum_lutc_input="datac";
// @12:7
  cycloneive_lcell_comb un1_sum_c_22_8_cZ (
	.combout(un1_sum_c_22_8),
	.dataa(mask_dout_2),
	.datab(mask_dout_3),
	.datac(mask_dout_0),
	.datad(mask_dout_1)
);
defparam un1_sum_c_22_8_cZ.lut_mask=16'hfffe;
defparam un1_sum_c_22_8_cZ.sum_lutc_input="datac";
// @12:7
  cycloneive_lcell_comb un1_sum_c_22_9_cZ (
	.combout(un1_sum_c_22_9),
	.dataa(mask_dout_6),
	.datab(mask_dout_7),
	.datac(mask_dout_4),
	.datad(mask_dout_5)
);
defparam un1_sum_c_22_9_cZ.lut_mask=16'hfffe;
defparam un1_sum_c_22_9_cZ.sum_lutc_input="datac";
// @12:7
  cycloneive_lcell_comb un1_sum_c_22_10_cZ (
	.combout(un1_sum_c_22_10),
	.dataa(mask_dout_18),
	.datab(mask_dout_19),
	.datac(mask_dout_16),
	.datad(mask_dout_17)
);
defparam un1_sum_c_22_10_cZ.lut_mask=16'hfffe;
defparam un1_sum_c_22_10_cZ.sum_lutc_input="datac";
// @12:7
  cycloneive_lcell_comb un1_sum_c_22_11_cZ (
	.combout(un1_sum_c_22_11),
	.dataa(mask_dout_22),
	.datab(mask_dout_23),
	.datac(mask_dout_20),
	.datad(mask_dout_21)
);
defparam un1_sum_c_22_11_cZ.lut_mask=16'hfffe;
defparam un1_sum_c_22_11_cZ.sum_lutc_input="datac";
// @12:7
  cycloneive_lcell_comb un1_sum_c_21_cZ (
	.combout(un1_sum_c_21),
	.dataa(mask_dout_10),
	.datab(mask_dout_11),
	.datac(un1_sum_c_21_2),
	.datad(un1_sum_c_21_4)
);
defparam un1_sum_c_21_cZ.lut_mask=16'hfffe;
defparam un1_sum_c_21_cZ.sum_lutc_input="datac";
// @12:7
  cycloneive_lcell_comb un1_sum_c_22_cZ (
	.combout(un1_sum_c_22),
	.dataa(un1_sum_c_22_10),
	.datab(un1_sum_c_22_11),
	.datac(un1_sum_c_22_8),
	.datad(un1_sum_c_22_9)
);
defparam un1_sum_c_22_cZ.lut_mask=16'hfffe;
defparam un1_sum_c_22_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb state_RNO_0_0_ (
	.combout(state_0_0_0__g1),
	.dataa(state_0_0_0__g1_0),
	.datab(full_2),
	.datac(full_3),
	.datad(VCC)
);
defparam state_RNO_0_0_.lut_mask=16'h8080;
defparam state_RNO_0_0_.sum_lutc_input="datac";
  cycloneive_lcell_comb state_RNO_0_ (
	.combout(state_0_0_0__g0),
	.dataa(empty),
	.datab(empty_0),
	.datac(state[0]),
	.datad(state_0_0_0__g1)
);
defparam state_RNO_0_.lut_mask=16'hf808;
defparam state_RNO_0_.sum_lutc_input="datac";
// @12:51
  cycloneive_lcell_comb z_wr_en (
	.combout(z_wr_en_1z),
	.dataa(state[0]),
	.datab(state_0_0_0__g1_0),
	.datac(full_2),
	.datad(full_3)
);
defparam z_wr_en.lut_mask=16'h2aaa;
defparam z_wr_en.sum_lutc_input="datac";
  assign  reset_c_i = ~ reset_c;
  assign  un1_sum_c_i_i = ~ un1_sum_c_i;
endmodule /* motion_detect_24s */

// VQM4.1+ 
module fifo_24s_32s_6s_4_2 (
  z_din_0,
  z_din_1,
  z_din_2,
  z_din_3,
  z_din_4,
  z_din_5,
  z_din_6,
  z_din_7,
  z_din_8,
  z_din_9,
  z_din_10,
  z_din_11,
  z_din_12,
  z_din_13,
  z_din_14,
  z_din_15,
  z_din_16,
  z_din_17,
  z_din_18,
  z_din_19,
  z_din_20,
  z_din_21,
  z_din_22,
  z_din_23,
  z_dout_c_0,
  z_dout_c_1,
  z_dout_c_2,
  z_dout_c_3,
  z_dout_c_4,
  z_dout_c_5,
  z_dout_c_6,
  z_dout_c_7,
  z_dout_c_8,
  z_dout_c_9,
  z_dout_c_10,
  z_dout_c_11,
  z_dout_c_12,
  z_dout_c_13,
  z_dout_c_14,
  z_dout_c_15,
  z_dout_c_16,
  z_dout_c_17,
  z_dout_c_18,
  z_dout_c_19,
  z_dout_c_20,
  z_dout_c_21,
  z_dout_c_22,
  z_dout_c_23,
  wr_addr_1,
  wr_addr_0,
  rd_addr_1,
  rd_addr_0,
  z_rd_en_c,
  full_3_1z,
  full_2_1z,
  z_wr_en,
  empty_RNIKEA9_1z,
  reset_c,
  clock_c
)
;
input z_din_0 ;
input z_din_1 ;
input z_din_2 ;
input z_din_3 ;
input z_din_4 ;
input z_din_5 ;
input z_din_6 ;
input z_din_7 ;
input z_din_8 ;
input z_din_9 ;
input z_din_10 ;
input z_din_11 ;
input z_din_12 ;
input z_din_13 ;
input z_din_14 ;
input z_din_15 ;
input z_din_16 ;
input z_din_17 ;
input z_din_18 ;
input z_din_19 ;
input z_din_20 ;
input z_din_21 ;
input z_din_22 ;
input z_din_23 ;
output z_dout_c_0 ;
output z_dout_c_1 ;
output z_dout_c_2 ;
output z_dout_c_3 ;
output z_dout_c_4 ;
output z_dout_c_5 ;
output z_dout_c_6 ;
output z_dout_c_7 ;
output z_dout_c_8 ;
output z_dout_c_9 ;
output z_dout_c_10 ;
output z_dout_c_11 ;
output z_dout_c_12 ;
output z_dout_c_13 ;
output z_dout_c_14 ;
output z_dout_c_15 ;
output z_dout_c_16 ;
output z_dout_c_17 ;
output z_dout_c_18 ;
output z_dout_c_19 ;
output z_dout_c_20 ;
output z_dout_c_21 ;
output z_dout_c_22 ;
output z_dout_c_23 ;
output wr_addr_1 ;
output wr_addr_0 ;
output rd_addr_1 ;
output rd_addr_0 ;
input z_rd_en_c ;
output full_3_1z ;
output full_2_1z ;
input z_wr_en ;
output empty_RNIKEA9_1z ;
input reset_c ;
input clock_c ;
wire z_din_0 ;
wire z_din_1 ;
wire z_din_2 ;
wire z_din_3 ;
wire z_din_4 ;
wire z_din_5 ;
wire z_din_6 ;
wire z_din_7 ;
wire z_din_8 ;
wire z_din_9 ;
wire z_din_10 ;
wire z_din_11 ;
wire z_din_12 ;
wire z_din_13 ;
wire z_din_14 ;
wire z_din_15 ;
wire z_din_16 ;
wire z_din_17 ;
wire z_din_18 ;
wire z_din_19 ;
wire z_din_20 ;
wire z_din_21 ;
wire z_din_22 ;
wire z_din_23 ;
wire z_dout_c_0 ;
wire z_dout_c_1 ;
wire z_dout_c_2 ;
wire z_dout_c_3 ;
wire z_dout_c_4 ;
wire z_dout_c_5 ;
wire z_dout_c_6 ;
wire z_dout_c_7 ;
wire z_dout_c_8 ;
wire z_dout_c_9 ;
wire z_dout_c_10 ;
wire z_dout_c_11 ;
wire z_dout_c_12 ;
wire z_dout_c_13 ;
wire z_dout_c_14 ;
wire z_dout_c_15 ;
wire z_dout_c_16 ;
wire z_dout_c_17 ;
wire z_dout_c_18 ;
wire z_dout_c_19 ;
wire z_dout_c_20 ;
wire z_dout_c_21 ;
wire z_dout_c_22 ;
wire z_dout_c_23 ;
wire wr_addr_1 ;
wire wr_addr_0 ;
wire rd_addr_1 ;
wire rd_addr_0 ;
wire z_rd_en_c ;
wire full_3_1z ;
wire full_2_1z ;
wire z_wr_en ;
wire empty_RNIKEA9_1z ;
wire reset_c ;
wire clock_c ;
wire [3:0] rd_addr;
wire [3:0] wr_addr;
wire [23:0] q_a;
wire un10_rd_addr_t_sum5_0_g0 ;
wire un10_rd_addr_t_sum4 ;
wire un10_rd_addr_t_sum3 ;
wire un10_rd_addr_t_sum2 ;
wire un10_rd_addr_t_sum1 ;
wire un10_rd_addr_t_axb0 ;
wire un8_wr_addr_t_sum5_0_g0 ;
wire un8_wr_addr_t_sum4_0_g0 ;
wire un8_wr_addr_t_sum3_0_g0 ;
wire un8_wr_addr_t_sum2_0_g0 ;
wire un8_wr_addr_t_sum1_0_g0 ;
wire un8_wr_addr_t_axb0_0_g0 ;
wire empty ;
wire un1_empty_NE_i_0_g0 ;
wire un1_empty_a_4_add0 ;
wire un1_empty_a_4_carry_0 ;
wire un1_empty_a_4_add1 ;
wire un1_empty_a_4_carry_1 ;
wire un1_empty_a_4_add2 ;
wire un1_empty_a_4_carry_2 ;
wire un1_empty_a_4_add3 ;
wire un1_empty_a_4_carry_3 ;
wire un1_empty_a_4_add4 ;
wire un1_empty_a_4_carry_4 ;
wire un1_empty_a_4_add5 ;
wire un8_wr_addr_t_sum5_0_g1_0 ;
wire un8_wr_addr_t_anc1 ;
wire empty_t_NE_0 ;
wire rd_addr_t ;
wire un1_empty_NE_i_0_g0_a ;
wire un10_rd_addr_t_anc2 ;
wire GND ;
wire VCC ;
wire N_221 ;
wire N_220 ;
wire N_219 ;
wire N_218 ;
wire N_217 ;
wire N_216 ;
wire N_215 ;
wire N_214 ;
wire N_213 ;
wire N_212 ;
wire N_211 ;
wire N_210 ;
wire N_209 ;
wire N_208 ;
wire N_207 ;
wire N_206 ;
wire N_205 ;
wire N_204 ;
wire N_203 ;
wire N_202 ;
wire N_201 ;
wire N_200 ;
wire N_199 ;
wire N_198 ;
wire reset_c_i ;
  assign VCC = 1'b1;
//@0:1
  assign GND = 1'b0;
// @14:55
  dffeas rd_addr_5_ (
	.q(rd_addr_1),
	.d(un10_rd_addr_t_sum5_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_5_.is_wysiwyg="TRUE";
// @14:55
  dffeas rd_addr_4_ (
	.q(rd_addr_0),
	.d(un10_rd_addr_t_sum4),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_4_.is_wysiwyg="TRUE";
// @14:55
  dffeas rd_addr_3_ (
	.q(rd_addr[3]),
	.d(un10_rd_addr_t_sum3),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_3_.is_wysiwyg="TRUE";
// @14:55
  dffeas rd_addr_2_ (
	.q(rd_addr[2]),
	.d(un10_rd_addr_t_sum2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_2_.is_wysiwyg="TRUE";
// @14:55
  dffeas rd_addr_1_ (
	.q(rd_addr[1]),
	.d(un10_rd_addr_t_sum1),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_1_.is_wysiwyg="TRUE";
// @14:55
  dffeas rd_addr_0_ (
	.q(rd_addr[0]),
	.d(un10_rd_addr_t_axb0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_0_.is_wysiwyg="TRUE";
// @14:42
  dffeas wr_addr_5_ (
	.q(wr_addr_1),
	.d(un8_wr_addr_t_sum5_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_5_.is_wysiwyg="TRUE";
// @14:42
  dffeas wr_addr_4_ (
	.q(wr_addr_0),
	.d(un8_wr_addr_t_sum4_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_4_.is_wysiwyg="TRUE";
// @14:42
  dffeas wr_addr_3_ (
	.q(wr_addr[3]),
	.d(un8_wr_addr_t_sum3_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_3_.is_wysiwyg="TRUE";
// @14:42
  dffeas wr_addr_2_ (
	.q(wr_addr[2]),
	.d(un8_wr_addr_t_sum2_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_2_.is_wysiwyg="TRUE";
// @14:42
  dffeas wr_addr_1_ (
	.q(wr_addr[1]),
	.d(un8_wr_addr_t_sum1_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_1_.is_wysiwyg="TRUE";
// @14:42
  dffeas wr_addr_0_ (
	.q(wr_addr[0]),
	.d(un8_wr_addr_t_axb0_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_0_.is_wysiwyg="TRUE";
// @14:63
  dffeas empty_Z (
	.q(empty),
	.d(un1_empty_NE_i_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam empty_Z.is_wysiwyg="TRUE";
  assign  empty_RNIKEA9_1z = ~ empty;
// @14:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add0 (
	.combout(un1_empty_a_4_add0),
	.cout(un1_empty_a_4_carry_0),
	.dataa(wr_addr[0]),
	.datab(rd_addr[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam p_empty_un1_empty_a_4_add0.lut_mask=16'h9944;
defparam p_empty_un1_empty_a_4_add0.sum_lutc_input="cin";
// @14:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add1 (
	.combout(un1_empty_a_4_add1),
	.cout(un1_empty_a_4_carry_1),
	.dataa(wr_addr[1]),
	.datab(rd_addr[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_0)
);
defparam p_empty_un1_empty_a_4_add1.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add1.sum_lutc_input="cin";
// @14:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add2 (
	.combout(un1_empty_a_4_add2),
	.cout(un1_empty_a_4_carry_2),
	.dataa(wr_addr[2]),
	.datab(rd_addr[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_1)
);
defparam p_empty_un1_empty_a_4_add2.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add2.sum_lutc_input="cin";
// @14:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add3 (
	.combout(un1_empty_a_4_add3),
	.cout(un1_empty_a_4_carry_3),
	.dataa(wr_addr[3]),
	.datab(rd_addr[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_2)
);
defparam p_empty_un1_empty_a_4_add3.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add3.sum_lutc_input="cin";
// @14:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add4 (
	.combout(un1_empty_a_4_add4),
	.cout(un1_empty_a_4_carry_4),
	.dataa(wr_addr_0),
	.datab(rd_addr_0),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_3)
);
defparam p_empty_un1_empty_a_4_add4.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add4.sum_lutc_input="cin";
// @14:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add5 (
	.combout(un1_empty_a_4_add5),
	.dataa(wr_addr_1),
	.datab(rd_addr_1),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_4)
);
defparam p_empty_un1_empty_a_4_add5.lut_mask=16'h6969;
defparam p_empty_un1_empty_a_4_add5.sum_lutc_input="cin";
  cycloneive_lcell_comb wr_addr_RNO_0_ (
	.combout(un8_wr_addr_t_axb0_0_g0),
	.dataa(wr_addr[0]),
	.datab(z_wr_en),
	.datac(VCC),
	.datad(VCC)
);
defparam wr_addr_RNO_0_.lut_mask=16'h6666;
defparam wr_addr_RNO_0_.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_0_5_ (
	.combout(un8_wr_addr_t_sum5_0_g1_0),
	.dataa(wr_addr_0),
	.datab(wr_addr[3]),
	.datac(VCC),
	.datad(VCC)
);
defparam wr_addr_RNO_0_5_.lut_mask=16'h8888;
defparam wr_addr_RNO_0_5_.sum_lutc_input="datac";
// @14:72
  cycloneive_lcell_comb un8_wr_addr_t_anc1_cZ (
	.combout(un8_wr_addr_t_anc1),
	.dataa(wr_addr[0]),
	.datab(wr_addr[1]),
	.datac(z_wr_en),
	.datad(VCC)
);
defparam un8_wr_addr_t_anc1_cZ.lut_mask=16'h8080;
defparam un8_wr_addr_t_anc1_cZ.sum_lutc_input="datac";
// @14:74
  cycloneive_lcell_comb full_2 (
	.combout(full_2_1z),
	.dataa(rd_addr[1]),
	.datab(wr_addr[1]),
	.datac(rd_addr[0]),
	.datad(wr_addr[0])
);
defparam full_2.lut_mask=16'h9009;
defparam full_2.sum_lutc_input="datac";
// @14:74
  cycloneive_lcell_comb full_3 (
	.combout(full_3_1z),
	.dataa(rd_addr[3]),
	.datab(wr_addr[3]),
	.datac(rd_addr[2]),
	.datad(wr_addr[2])
);
defparam full_3.lut_mask=16'h9009;
defparam full_3.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_1_ (
	.combout(un8_wr_addr_t_sum1_0_g0),
	.dataa(wr_addr[0]),
	.datab(wr_addr[1]),
	.datac(z_wr_en),
	.datad(VCC)
);
defparam wr_addr_RNO_1_.lut_mask=16'h6c6c;
defparam wr_addr_RNO_1_.sum_lutc_input="datac";
// @14:73
  cycloneive_lcell_comb empty_t_NE_0_cZ (
	.combout(empty_t_NE_0),
	.dataa(rd_addr_1),
	.datab(wr_addr_1),
	.datac(rd_addr_0),
	.datad(wr_addr_0)
);
defparam empty_t_NE_0_cZ.lut_mask=16'h6ff6;
defparam empty_t_NE_0_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_2_ (
	.combout(un8_wr_addr_t_sum2_0_g0),
	.dataa(wr_addr[0]),
	.datab(wr_addr[1]),
	.datac(wr_addr[2]),
	.datad(z_wr_en)
);
defparam wr_addr_RNO_2_.lut_mask=16'h78f0;
defparam wr_addr_RNO_2_.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_3_ (
	.combout(un8_wr_addr_t_sum3_0_g0),
	.dataa(wr_addr[2]),
	.datab(wr_addr[3]),
	.datac(un8_wr_addr_t_anc1),
	.datad(VCC)
);
defparam wr_addr_RNO_3_.lut_mask=16'h6c6c;
defparam wr_addr_RNO_3_.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_4_ (
	.combout(un8_wr_addr_t_sum4_0_g0),
	.dataa(wr_addr[2]),
	.datab(wr_addr[3]),
	.datac(wr_addr_0),
	.datad(un8_wr_addr_t_anc1)
);
defparam wr_addr_RNO_4_.lut_mask=16'h78f0;
defparam wr_addr_RNO_4_.sum_lutc_input="datac";
// @14:71
  cycloneive_lcell_comb rd_addr_t_cZ (
	.combout(rd_addr_t),
	.dataa(z_rd_en_c),
	.datab(empty_t_NE_0),
	.datac(full_2_1z),
	.datad(full_3_1z)
);
defparam rd_addr_t_cZ.lut_mask=16'h8aaa;
defparam rd_addr_t_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_5_ (
	.combout(un8_wr_addr_t_sum5_0_g0),
	.dataa(wr_addr[2]),
	.datab(wr_addr_1),
	.datac(un8_wr_addr_t_sum5_0_g1_0),
	.datad(un8_wr_addr_t_anc1)
);
defparam wr_addr_RNO_5_.lut_mask=16'h6ccc;
defparam wr_addr_RNO_5_.sum_lutc_input="datac";
// @14:71
  cycloneive_lcell_comb un10_rd_addr_t_axb0_cZ (
	.combout(un10_rd_addr_t_axb0),
	.dataa(rd_addr[0]),
	.datab(rd_addr_t),
	.datac(VCC),
	.datad(VCC)
);
defparam un10_rd_addr_t_axb0_cZ.lut_mask=16'h6666;
defparam un10_rd_addr_t_axb0_cZ.sum_lutc_input="datac";
// @14:71
  cycloneive_lcell_comb un10_rd_addr_t_sum1_cZ (
	.combout(un10_rd_addr_t_sum1),
	.dataa(rd_addr[0]),
	.datab(rd_addr[1]),
	.datac(rd_addr_t),
	.datad(VCC)
);
defparam un10_rd_addr_t_sum1_cZ.lut_mask=16'h6c6c;
defparam un10_rd_addr_t_sum1_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb empty_RNO_0 (
	.combout(un1_empty_NE_i_0_g0_a),
	.dataa(un1_empty_a_4_add1),
	.datab(un1_empty_a_4_add2),
	.datac(un1_empty_a_4_add3),
	.datad(un1_empty_a_4_add4)
);
defparam empty_RNO_0.lut_mask=16'h7fff;
defparam empty_RNO_0.sum_lutc_input="datac";
  cycloneive_lcell_comb empty_RNO (
	.combout(un1_empty_NE_i_0_g0),
	.dataa(un1_empty_a_4_add0),
	.datab(un1_empty_a_4_add5),
	.datac(rd_addr_t),
	.datad(un1_empty_NE_i_0_g0_a)
);
defparam empty_RNO.lut_mask=16'hffb7;
defparam empty_RNO.sum_lutc_input="datac";
// @14:71
  cycloneive_lcell_comb un10_rd_addr_t_sum2_cZ (
	.combout(un10_rd_addr_t_sum2),
	.dataa(rd_addr[0]),
	.datab(rd_addr[1]),
	.datac(rd_addr[2]),
	.datad(rd_addr_t)
);
defparam un10_rd_addr_t_sum2_cZ.lut_mask=16'h78f0;
defparam un10_rd_addr_t_sum2_cZ.sum_lutc_input="datac";
// @14:71
  cycloneive_lcell_comb un10_rd_addr_t_anc2_cZ (
	.combout(un10_rd_addr_t_anc2),
	.dataa(rd_addr[0]),
	.datab(rd_addr[1]),
	.datac(rd_addr[2]),
	.datad(rd_addr_t)
);
defparam un10_rd_addr_t_anc2_cZ.lut_mask=16'h8000;
defparam un10_rd_addr_t_anc2_cZ.sum_lutc_input="datac";
// @14:71
  cycloneive_lcell_comb un10_rd_addr_t_sum3_cZ (
	.combout(un10_rd_addr_t_sum3),
	.dataa(rd_addr[3]),
	.datab(un10_rd_addr_t_anc2),
	.datac(VCC),
	.datad(VCC)
);
defparam un10_rd_addr_t_sum3_cZ.lut_mask=16'h6666;
defparam un10_rd_addr_t_sum3_cZ.sum_lutc_input="datac";
// @14:71
  cycloneive_lcell_comb un10_rd_addr_t_sum4_cZ (
	.combout(un10_rd_addr_t_sum4),
	.dataa(rd_addr[3]),
	.datab(rd_addr_0),
	.datac(un10_rd_addr_t_anc2),
	.datad(VCC)
);
defparam un10_rd_addr_t_sum4_cZ.lut_mask=16'h6c6c;
defparam un10_rd_addr_t_sum4_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb rd_addr_RNO_5_ (
	.combout(un10_rd_addr_t_sum5_0_g0),
	.dataa(rd_addr[3]),
	.datab(rd_addr_0),
	.datac(rd_addr_1),
	.datad(un10_rd_addr_t_anc2)
);
defparam rd_addr_RNO_5_.lut_mask=16'h78f0;
defparam rd_addr_RNO_5_.sum_lutc_input="datac";
// @14:35
  altsyncram fifo_buf (
	.q_b({z_dout_c_23, z_dout_c_22, z_dout_c_21, z_dout_c_20, z_dout_c_19, z_dout_c_18, z_dout_c_17, z_dout_c_16, z_dout_c_15, z_dout_c_14, z_dout_c_13, z_dout_c_12, z_dout_c_11, z_dout_c_10, z_dout_c_9, z_dout_c_8, z_dout_c_7, z_dout_c_6, z_dout_c_5, z_dout_c_4, z_dout_c_3, z_dout_c_2, z_dout_c_1, z_dout_c_0}),
	.data_a({z_din_23, z_din_22, z_din_21, z_din_20, z_din_19, z_din_18, z_din_17, z_din_16, z_din_15, z_din_14, z_din_13, z_din_12, z_din_11, z_din_10, z_din_9, z_din_8, z_din_7, z_din_6, z_din_5, z_din_4, z_din_3, z_din_2, z_din_1, z_din_0}),
	.address_a({wr_addr_0, wr_addr[3:0]}),
	.wren_a(z_wr_en),
	.rden_a(GND),
	.data_b({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.address_b({un10_rd_addr_t_sum4, un10_rd_addr_t_sum3, un10_rd_addr_t_sum2, un10_rd_addr_t_sum1, un10_rd_addr_t_axb0}),
	.wren_b(GND),
	.rden_b(VCC),
	.clock0(clock_c),
	.clock1(VCC),
	.clocken0(VCC),
	.clocken1(VCC),
	.clocken2(VCC),
	.clocken3(VCC),
	.addressstall_a(GND),
	.addressstall_b(GND),
	.aclr0(GND),
	.aclr1(GND)
);
defparam fifo_buf.read_during_write_mode_mixed_ports =  "OLD_DATA";
defparam fifo_buf.wrcontrol_aclr_b =  "NONE";
defparam fifo_buf.rdcontrol_aclr_b =  "NONE";
defparam fifo_buf.indata_aclr_b =  "NONE";
defparam fifo_buf.address_aclr_b =  "NONE";
defparam fifo_buf.outdata_aclr_b =  "NONE";
defparam fifo_buf.wrcontrol_wraddress_reg_b =  "CLOCK0";
defparam fifo_buf.rdcontrol_reg_b =  "CLOCK0";
defparam fifo_buf.indata_reg_b =  "CLOCK0";
defparam fifo_buf.address_reg_b =  "CLOCK0";
defparam fifo_buf.outdata_reg_b =  "UNREGISTERED";
defparam fifo_buf.wrcontrol_aclr_a =  "NONE";
defparam fifo_buf.indata_aclr_a =  "NONE";
defparam fifo_buf.address_aclr_a =  "NONE";
defparam fifo_buf.outdata_aclr_a =  "NONE";
defparam fifo_buf.outdata_reg_a =  "UNREGISTERED";
defparam fifo_buf.operation_mode =  "DUAL_PORT";
defparam fifo_buf.clock_enable_input_b =  "ALTERNATE";
defparam fifo_buf.clock_enable_input_a =  "ALTERNATE";
defparam fifo_buf.clock_enable_output_b =  "NORMAL";
defparam fifo_buf.clock_enable_output_a =  "NORMAL";
defparam fifo_buf.intended_device_family =  "CYCLONE IVE";
defparam fifo_buf.numwords_b =  32;
defparam fifo_buf.numwords_a =  32;
defparam fifo_buf.lpm_type =  "altsyncram";
defparam fifo_buf.init_file =  "UNUSED";
defparam fifo_buf.ram_block_type =  "AUTO";
defparam fifo_buf.widthad_b =  5;
defparam fifo_buf.width_b =  24;
defparam fifo_buf.widthad_a =  5;
defparam fifo_buf.width_a =  24;
  assign  reset_c_i = ~ reset_c;
endmodule /* fifo_24s_32s_6s_4_2 */

// VQM4.1+ 
module fifo_24s_32s_6s_4_3 (
  in_hold_din_c_0,
  in_hold_din_c_1,
  in_hold_din_c_2,
  in_hold_din_c_3,
  in_hold_din_c_4,
  in_hold_din_c_5,
  in_hold_din_c_6,
  in_hold_din_c_7,
  in_hold_din_c_8,
  in_hold_din_c_9,
  in_hold_din_c_10,
  in_hold_din_c_11,
  in_hold_din_c_12,
  in_hold_din_c_13,
  in_hold_din_c_14,
  in_hold_din_c_15,
  in_hold_din_c_16,
  in_hold_din_c_17,
  in_hold_din_c_18,
  in_hold_din_c_19,
  in_hold_din_c_20,
  in_hold_din_c_21,
  in_hold_din_c_22,
  in_hold_din_c_23,
  in_hold_dout_0,
  in_hold_dout_1,
  in_hold_dout_2,
  in_hold_dout_3,
  in_hold_dout_4,
  in_hold_dout_5,
  in_hold_dout_6,
  in_hold_dout_7,
  in_hold_dout_8,
  in_hold_dout_9,
  in_hold_dout_10,
  in_hold_dout_11,
  in_hold_dout_12,
  in_hold_dout_13,
  in_hold_dout_14,
  in_hold_dout_15,
  in_hold_dout_16,
  in_hold_dout_17,
  in_hold_dout_18,
  in_hold_dout_19,
  in_hold_dout_20,
  in_hold_dout_21,
  in_hold_dout_22,
  in_hold_dout_23,
  in_hold_wr_en_c,
  sum_1_0_0__g0_i_o4,
  full_1z,
  empty_1z,
  reset_c,
  clock_c
)
;
input in_hold_din_c_0 ;
input in_hold_din_c_1 ;
input in_hold_din_c_2 ;
input in_hold_din_c_3 ;
input in_hold_din_c_4 ;
input in_hold_din_c_5 ;
input in_hold_din_c_6 ;
input in_hold_din_c_7 ;
input in_hold_din_c_8 ;
input in_hold_din_c_9 ;
input in_hold_din_c_10 ;
input in_hold_din_c_11 ;
input in_hold_din_c_12 ;
input in_hold_din_c_13 ;
input in_hold_din_c_14 ;
input in_hold_din_c_15 ;
input in_hold_din_c_16 ;
input in_hold_din_c_17 ;
input in_hold_din_c_18 ;
input in_hold_din_c_19 ;
input in_hold_din_c_20 ;
input in_hold_din_c_21 ;
input in_hold_din_c_22 ;
input in_hold_din_c_23 ;
output in_hold_dout_0 ;
output in_hold_dout_1 ;
output in_hold_dout_2 ;
output in_hold_dout_3 ;
output in_hold_dout_4 ;
output in_hold_dout_5 ;
output in_hold_dout_6 ;
output in_hold_dout_7 ;
output in_hold_dout_8 ;
output in_hold_dout_9 ;
output in_hold_dout_10 ;
output in_hold_dout_11 ;
output in_hold_dout_12 ;
output in_hold_dout_13 ;
output in_hold_dout_14 ;
output in_hold_dout_15 ;
output in_hold_dout_16 ;
output in_hold_dout_17 ;
output in_hold_dout_18 ;
output in_hold_dout_19 ;
output in_hold_dout_20 ;
output in_hold_dout_21 ;
output in_hold_dout_22 ;
output in_hold_dout_23 ;
input in_hold_wr_en_c ;
input sum_1_0_0__g0_i_o4 ;
output full_1z ;
output empty_1z ;
input reset_c ;
input clock_c ;
wire in_hold_din_c_0 ;
wire in_hold_din_c_1 ;
wire in_hold_din_c_2 ;
wire in_hold_din_c_3 ;
wire in_hold_din_c_4 ;
wire in_hold_din_c_5 ;
wire in_hold_din_c_6 ;
wire in_hold_din_c_7 ;
wire in_hold_din_c_8 ;
wire in_hold_din_c_9 ;
wire in_hold_din_c_10 ;
wire in_hold_din_c_11 ;
wire in_hold_din_c_12 ;
wire in_hold_din_c_13 ;
wire in_hold_din_c_14 ;
wire in_hold_din_c_15 ;
wire in_hold_din_c_16 ;
wire in_hold_din_c_17 ;
wire in_hold_din_c_18 ;
wire in_hold_din_c_19 ;
wire in_hold_din_c_20 ;
wire in_hold_din_c_21 ;
wire in_hold_din_c_22 ;
wire in_hold_din_c_23 ;
wire in_hold_dout_0 ;
wire in_hold_dout_1 ;
wire in_hold_dout_2 ;
wire in_hold_dout_3 ;
wire in_hold_dout_4 ;
wire in_hold_dout_5 ;
wire in_hold_dout_6 ;
wire in_hold_dout_7 ;
wire in_hold_dout_8 ;
wire in_hold_dout_9 ;
wire in_hold_dout_10 ;
wire in_hold_dout_11 ;
wire in_hold_dout_12 ;
wire in_hold_dout_13 ;
wire in_hold_dout_14 ;
wire in_hold_dout_15 ;
wire in_hold_dout_16 ;
wire in_hold_dout_17 ;
wire in_hold_dout_18 ;
wire in_hold_dout_19 ;
wire in_hold_dout_20 ;
wire in_hold_dout_21 ;
wire in_hold_dout_22 ;
wire in_hold_dout_23 ;
wire in_hold_wr_en_c ;
wire sum_1_0_0__g0_i_o4 ;
wire full_1z ;
wire empty_1z ;
wire reset_c ;
wire clock_c ;
wire [5:0] rd_addr;
wire [5:0] wr_addr;
wire [23:0] q_a;
wire un10_rd_addr_t_sum5_0_g0 ;
wire un10_rd_addr_t_sum4 ;
wire un10_rd_addr_t_sum3 ;
wire un10_rd_addr_t_sum2 ;
wire un10_rd_addr_t_sum1 ;
wire un10_rd_addr_t_axb0 ;
wire un8_wr_addr_t_sum5_0_g0 ;
wire un8_wr_addr_t_sum4_0_g0 ;
wire un8_wr_addr_t_sum3_0_g0 ;
wire un8_wr_addr_t_sum2_0_g0 ;
wire un8_wr_addr_t_sum1_0_g0 ;
wire un8_wr_addr_t_axb0_0_g0_x ;
wire un1_empty_NE_i_0_g0 ;
wire un1_empty_a_4_add0 ;
wire un1_empty_a_4_carry_0 ;
wire un1_empty_a_4_add1 ;
wire un1_empty_a_4_carry_1 ;
wire un1_empty_a_4_add2 ;
wire un1_empty_a_4_carry_2 ;
wire un1_empty_a_4_add3 ;
wire un1_empty_a_4_carry_3 ;
wire un1_empty_a_4_add4 ;
wire un1_empty_a_4_carry_4 ;
wire un1_empty_a_4_add5 ;
wire un1_empty_NE_i_0_g0_1 ;
wire full_2 ;
wire full_3 ;
wire empty_t_NE_0 ;
wire full_0 ;
wire un1_empty_NE_i_0_g0_2 ;
wire rd_addr_t ;
wire un8_wr_addr_t_axb0_0_g1 ;
wire un8_wr_addr_t_anc1 ;
wire un10_rd_addr_t_anc2 ;
wire un8_wr_addr_t_sum5_0_g1 ;
wire GND ;
wire VCC ;
wire N_197 ;
wire N_196 ;
wire N_195 ;
wire N_194 ;
wire N_193 ;
wire N_192 ;
wire N_191 ;
wire N_190 ;
wire N_189 ;
wire N_188 ;
wire N_187 ;
wire N_186 ;
wire N_185 ;
wire N_184 ;
wire N_183 ;
wire N_182 ;
wire N_181 ;
wire N_180 ;
wire N_179 ;
wire N_178 ;
wire N_177 ;
wire N_176 ;
wire N_175 ;
wire N_174 ;
wire reset_c_i ;
  assign VCC = 1'b1;
//@0:1
  assign GND = 1'b0;
// @14:55
  dffeas rd_addr_5_ (
	.q(rd_addr[5]),
	.d(un10_rd_addr_t_sum5_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_5_.is_wysiwyg="TRUE";
// @14:55
  dffeas rd_addr_4_ (
	.q(rd_addr[4]),
	.d(un10_rd_addr_t_sum4),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_4_.is_wysiwyg="TRUE";
// @14:55
  dffeas rd_addr_3_ (
	.q(rd_addr[3]),
	.d(un10_rd_addr_t_sum3),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_3_.is_wysiwyg="TRUE";
// @14:55
  dffeas rd_addr_2_ (
	.q(rd_addr[2]),
	.d(un10_rd_addr_t_sum2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_2_.is_wysiwyg="TRUE";
// @14:55
  dffeas rd_addr_1_ (
	.q(rd_addr[1]),
	.d(un10_rd_addr_t_sum1),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_1_.is_wysiwyg="TRUE";
// @14:55
  dffeas rd_addr_0_ (
	.q(rd_addr[0]),
	.d(un10_rd_addr_t_axb0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_0_.is_wysiwyg="TRUE";
// @14:42
  dffeas wr_addr_5_ (
	.q(wr_addr[5]),
	.d(un8_wr_addr_t_sum5_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_5_.is_wysiwyg="TRUE";
// @14:42
  dffeas wr_addr_4_ (
	.q(wr_addr[4]),
	.d(un8_wr_addr_t_sum4_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_4_.is_wysiwyg="TRUE";
// @14:42
  dffeas wr_addr_3_ (
	.q(wr_addr[3]),
	.d(un8_wr_addr_t_sum3_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_3_.is_wysiwyg="TRUE";
// @14:42
  dffeas wr_addr_2_ (
	.q(wr_addr[2]),
	.d(un8_wr_addr_t_sum2_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_2_.is_wysiwyg="TRUE";
// @14:42
  dffeas wr_addr_1_ (
	.q(wr_addr[1]),
	.d(un8_wr_addr_t_sum1_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_1_.is_wysiwyg="TRUE";
// @14:42
  dffeas wr_addr_0_ (
	.q(wr_addr[0]),
	.d(un8_wr_addr_t_axb0_0_g0_x),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_0_.is_wysiwyg="TRUE";
// @14:63
  dffeas empty (
	.q(empty_1z),
	.d(un1_empty_NE_i_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam empty.is_wysiwyg="TRUE";
// @14:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add0 (
	.combout(un1_empty_a_4_add0),
	.cout(un1_empty_a_4_carry_0),
	.dataa(wr_addr[0]),
	.datab(rd_addr[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam p_empty_un1_empty_a_4_add0.lut_mask=16'h9944;
defparam p_empty_un1_empty_a_4_add0.sum_lutc_input="cin";
// @14:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add1 (
	.combout(un1_empty_a_4_add1),
	.cout(un1_empty_a_4_carry_1),
	.dataa(wr_addr[1]),
	.datab(rd_addr[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_0)
);
defparam p_empty_un1_empty_a_4_add1.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add1.sum_lutc_input="cin";
// @14:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add2 (
	.combout(un1_empty_a_4_add2),
	.cout(un1_empty_a_4_carry_2),
	.dataa(wr_addr[2]),
	.datab(rd_addr[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_1)
);
defparam p_empty_un1_empty_a_4_add2.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add2.sum_lutc_input="cin";
// @14:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add3 (
	.combout(un1_empty_a_4_add3),
	.cout(un1_empty_a_4_carry_3),
	.dataa(wr_addr[3]),
	.datab(rd_addr[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_2)
);
defparam p_empty_un1_empty_a_4_add3.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add3.sum_lutc_input="cin";
// @14:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add4 (
	.combout(un1_empty_a_4_add4),
	.cout(un1_empty_a_4_carry_4),
	.dataa(wr_addr[4]),
	.datab(rd_addr[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_3)
);
defparam p_empty_un1_empty_a_4_add4.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add4.sum_lutc_input="cin";
// @14:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add5 (
	.combout(un1_empty_a_4_add5),
	.dataa(wr_addr[5]),
	.datab(rd_addr[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_4)
);
defparam p_empty_un1_empty_a_4_add5.lut_mask=16'h6969;
defparam p_empty_un1_empty_a_4_add5.sum_lutc_input="cin";
  cycloneive_lcell_comb empty_RNO_0 (
	.combout(un1_empty_NE_i_0_g0_1),
	.dataa(un1_empty_a_4_add3),
	.datab(un1_empty_a_4_add4),
	.datac(VCC),
	.datad(VCC)
);
defparam empty_RNO_0.lut_mask=16'h8888;
defparam empty_RNO_0.sum_lutc_input="datac";
// @14:74
  cycloneive_lcell_comb full_2_cZ (
	.combout(full_2),
	.dataa(rd_addr[1]),
	.datab(wr_addr[1]),
	.datac(rd_addr[0]),
	.datad(wr_addr[0])
);
defparam full_2_cZ.lut_mask=16'h9009;
defparam full_2_cZ.sum_lutc_input="datac";
// @14:74
  cycloneive_lcell_comb full_3_cZ (
	.combout(full_3),
	.dataa(rd_addr[3]),
	.datab(wr_addr[3]),
	.datac(rd_addr[2]),
	.datad(wr_addr[2])
);
defparam full_3_cZ.lut_mask=16'h9009;
defparam full_3_cZ.sum_lutc_input="datac";
// @14:73
  cycloneive_lcell_comb empty_t_NE_0_cZ (
	.combout(empty_t_NE_0),
	.dataa(rd_addr[5]),
	.datab(wr_addr[5]),
	.datac(rd_addr[4]),
	.datad(wr_addr[4])
);
defparam empty_t_NE_0_cZ.lut_mask=16'h6ff6;
defparam empty_t_NE_0_cZ.sum_lutc_input="datac";
// @14:74
  cycloneive_lcell_comb full_0_cZ (
	.combout(full_0),
	.dataa(rd_addr[5]),
	.datab(wr_addr[5]),
	.datac(rd_addr[4]),
	.datad(wr_addr[4])
);
defparam full_0_cZ.lut_mask=16'h6006;
defparam full_0_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb empty_RNO_1 (
	.combout(un1_empty_NE_i_0_g0_2),
	.dataa(un1_empty_a_4_add1),
	.datab(un1_empty_a_4_add2),
	.datac(un1_empty_a_4_add5),
	.datad(VCC)
);
defparam empty_RNO_1.lut_mask=16'h8080;
defparam empty_RNO_1.sum_lutc_input="datac";
// @14:74
  cycloneive_lcell_comb full (
	.combout(full_1z),
	.dataa(full_0),
	.datab(full_2),
	.datac(full_3),
	.datad(VCC)
);
defparam full.lut_mask=16'h8080;
defparam full.sum_lutc_input="datac";
// @14:71
  cycloneive_lcell_comb rd_addr_t_cZ (
	.combout(rd_addr_t),
	.dataa(empty_t_NE_0),
	.datab(full_2),
	.datac(full_3),
	.datad(sum_1_0_0__g0_i_o4)
);
defparam rd_addr_t_cZ.lut_mask=16'hbf00;
defparam rd_addr_t_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb fifo_buf_RNO (
	.combout(un8_wr_addr_t_axb0_0_g1),
	.dataa(in_hold_wr_en_c),
	.datab(full_0),
	.datac(full_2),
	.datad(full_3)
);
defparam fifo_buf_RNO.lut_mask=16'h2aaa;
defparam fifo_buf_RNO.sum_lutc_input="datac";
// @14:72
  cycloneive_lcell_comb un8_wr_addr_t_anc1_cZ (
	.combout(un8_wr_addr_t_anc1),
	.dataa(in_hold_wr_en_c),
	.datab(wr_addr[0]),
	.datac(wr_addr[1]),
	.datad(full_1z)
);
defparam un8_wr_addr_t_anc1_cZ.lut_mask=16'h0080;
defparam un8_wr_addr_t_anc1_cZ.sum_lutc_input="datac";
// @14:71
  cycloneive_lcell_comb un10_rd_addr_t_axb0_cZ (
	.combout(un10_rd_addr_t_axb0),
	.dataa(rd_addr[0]),
	.datab(rd_addr_t),
	.datac(VCC),
	.datad(VCC)
);
defparam un10_rd_addr_t_axb0_cZ.lut_mask=16'h6666;
defparam un10_rd_addr_t_axb0_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_1_ (
	.combout(un8_wr_addr_t_sum1_0_g0),
	.dataa(in_hold_wr_en_c),
	.datab(wr_addr[0]),
	.datac(wr_addr[1]),
	.datad(full_1z)
);
defparam wr_addr_RNO_1_.lut_mask=16'hf078;
defparam wr_addr_RNO_1_.sum_lutc_input="datac";
// @14:71
  cycloneive_lcell_comb un10_rd_addr_t_sum1_cZ (
	.combout(un10_rd_addr_t_sum1),
	.dataa(rd_addr[0]),
	.datab(rd_addr[1]),
	.datac(rd_addr_t),
	.datad(VCC)
);
defparam un10_rd_addr_t_sum1_cZ.lut_mask=16'h6c6c;
defparam un10_rd_addr_t_sum1_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_2_ (
	.combout(un8_wr_addr_t_sum2_0_g0),
	.dataa(wr_addr[2]),
	.datab(un8_wr_addr_t_anc1),
	.datac(VCC),
	.datad(VCC)
);
defparam wr_addr_RNO_2_.lut_mask=16'h6666;
defparam wr_addr_RNO_2_.sum_lutc_input="datac";
  cycloneive_lcell_comb empty_RNO (
	.combout(un1_empty_NE_i_0_g0),
	.dataa(un1_empty_a_4_add0),
	.datab(rd_addr_t),
	.datac(un1_empty_NE_i_0_g0_1),
	.datad(un1_empty_NE_i_0_g0_2)
);
defparam empty_RNO.lut_mask=16'h9fff;
defparam empty_RNO.sum_lutc_input="datac";
// @14:71
  cycloneive_lcell_comb un10_rd_addr_t_sum2_cZ (
	.combout(un10_rd_addr_t_sum2),
	.dataa(rd_addr[0]),
	.datab(rd_addr[1]),
	.datac(rd_addr[2]),
	.datad(rd_addr_t)
);
defparam un10_rd_addr_t_sum2_cZ.lut_mask=16'h78f0;
defparam un10_rd_addr_t_sum2_cZ.sum_lutc_input="datac";
// @14:71
  cycloneive_lcell_comb un10_rd_addr_t_anc2_cZ (
	.combout(un10_rd_addr_t_anc2),
	.dataa(rd_addr[0]),
	.datab(rd_addr[1]),
	.datac(rd_addr[2]),
	.datad(rd_addr_t)
);
defparam un10_rd_addr_t_anc2_cZ.lut_mask=16'h8000;
defparam un10_rd_addr_t_anc2_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_3_ (
	.combout(un8_wr_addr_t_sum3_0_g0),
	.dataa(wr_addr[2]),
	.datab(wr_addr[3]),
	.datac(un8_wr_addr_t_anc1),
	.datad(VCC)
);
defparam wr_addr_RNO_3_.lut_mask=16'h6c6c;
defparam wr_addr_RNO_3_.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_4_ (
	.combout(un8_wr_addr_t_sum4_0_g0),
	.dataa(wr_addr[2]),
	.datab(wr_addr[3]),
	.datac(wr_addr[4]),
	.datad(un8_wr_addr_t_anc1)
);
defparam wr_addr_RNO_4_.lut_mask=16'h78f0;
defparam wr_addr_RNO_4_.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_0_5_ (
	.combout(un8_wr_addr_t_sum5_0_g1),
	.dataa(wr_addr[3]),
	.datab(wr_addr[4]),
	.datac(wr_addr[2]),
	.datad(un8_wr_addr_t_anc1)
);
defparam wr_addr_RNO_0_5_.lut_mask=16'h8000;
defparam wr_addr_RNO_0_5_.sum_lutc_input="datac";
// @14:71
  cycloneive_lcell_comb un10_rd_addr_t_sum3_cZ (
	.combout(un10_rd_addr_t_sum3),
	.dataa(rd_addr[3]),
	.datab(un10_rd_addr_t_anc2),
	.datac(VCC),
	.datad(VCC)
);
defparam un10_rd_addr_t_sum3_cZ.lut_mask=16'h6666;
defparam un10_rd_addr_t_sum3_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_5_ (
	.combout(un8_wr_addr_t_sum5_0_g0),
	.dataa(wr_addr[5]),
	.datab(un8_wr_addr_t_sum5_0_g1),
	.datac(VCC),
	.datad(VCC)
);
defparam wr_addr_RNO_5_.lut_mask=16'h6666;
defparam wr_addr_RNO_5_.sum_lutc_input="datac";
// @14:71
  cycloneive_lcell_comb un10_rd_addr_t_sum4_cZ (
	.combout(un10_rd_addr_t_sum4),
	.dataa(rd_addr[3]),
	.datab(rd_addr[4]),
	.datac(un10_rd_addr_t_anc2),
	.datad(VCC)
);
defparam un10_rd_addr_t_sum4_cZ.lut_mask=16'h6c6c;
defparam un10_rd_addr_t_sum4_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb rd_addr_RNO_5_ (
	.combout(un10_rd_addr_t_sum5_0_g0),
	.dataa(rd_addr[3]),
	.datab(rd_addr[4]),
	.datac(rd_addr[5]),
	.datad(un10_rd_addr_t_anc2)
);
defparam rd_addr_RNO_5_.lut_mask=16'h78f0;
defparam rd_addr_RNO_5_.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_0_ (
	.combout(un8_wr_addr_t_axb0_0_g0_x),
	.dataa(in_hold_wr_en_c),
	.datab(wr_addr[0]),
	.datac(full_1z),
	.datad(VCC)
);
defparam wr_addr_RNO_0_.lut_mask=16'hc6c6;
defparam wr_addr_RNO_0_.sum_lutc_input="datac";
// @14:35
  altsyncram fifo_buf (
	.q_b({in_hold_dout_23, in_hold_dout_22, in_hold_dout_21, in_hold_dout_20, in_hold_dout_19, in_hold_dout_18, in_hold_dout_17, in_hold_dout_16, in_hold_dout_15, in_hold_dout_14, in_hold_dout_13, in_hold_dout_12, in_hold_dout_11, in_hold_dout_10, in_hold_dout_9, in_hold_dout_8, in_hold_dout_7, in_hold_dout_6, in_hold_dout_5, in_hold_dout_4, in_hold_dout_3, in_hold_dout_2, in_hold_dout_1, in_hold_dout_0}),
	.data_a({in_hold_din_c_23, in_hold_din_c_22, in_hold_din_c_21, in_hold_din_c_20, in_hold_din_c_19, in_hold_din_c_18, in_hold_din_c_17, in_hold_din_c_16, in_hold_din_c_15, in_hold_din_c_14, in_hold_din_c_13, in_hold_din_c_12, in_hold_din_c_11, in_hold_din_c_10, in_hold_din_c_9, in_hold_din_c_8, in_hold_din_c_7, in_hold_din_c_6, in_hold_din_c_5, in_hold_din_c_4, in_hold_din_c_3, in_hold_din_c_2, in_hold_din_c_1, in_hold_din_c_0}),
	.address_a(wr_addr[4:0]),
	.wren_a(un8_wr_addr_t_axb0_0_g1),
	.rden_a(GND),
	.data_b({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.address_b({un10_rd_addr_t_sum4, un10_rd_addr_t_sum3, un10_rd_addr_t_sum2, un10_rd_addr_t_sum1, un10_rd_addr_t_axb0}),
	.wren_b(GND),
	.rden_b(VCC),
	.clock0(clock_c),
	.clock1(VCC),
	.clocken0(VCC),
	.clocken1(VCC),
	.clocken2(VCC),
	.clocken3(VCC),
	.addressstall_a(GND),
	.addressstall_b(GND),
	.aclr0(GND),
	.aclr1(GND)
);
defparam fifo_buf.read_during_write_mode_mixed_ports =  "OLD_DATA";
defparam fifo_buf.wrcontrol_aclr_b =  "NONE";
defparam fifo_buf.rdcontrol_aclr_b =  "NONE";
defparam fifo_buf.indata_aclr_b =  "NONE";
defparam fifo_buf.address_aclr_b =  "NONE";
defparam fifo_buf.outdata_aclr_b =  "NONE";
defparam fifo_buf.wrcontrol_wraddress_reg_b =  "CLOCK0";
defparam fifo_buf.rdcontrol_reg_b =  "CLOCK0";
defparam fifo_buf.indata_reg_b =  "CLOCK0";
defparam fifo_buf.address_reg_b =  "CLOCK0";
defparam fifo_buf.outdata_reg_b =  "UNREGISTERED";
defparam fifo_buf.wrcontrol_aclr_a =  "NONE";
defparam fifo_buf.indata_aclr_a =  "NONE";
defparam fifo_buf.address_aclr_a =  "NONE";
defparam fifo_buf.outdata_aclr_a =  "NONE";
defparam fifo_buf.outdata_reg_a =  "UNREGISTERED";
defparam fifo_buf.operation_mode =  "DUAL_PORT";
defparam fifo_buf.clock_enable_input_b =  "ALTERNATE";
defparam fifo_buf.clock_enable_input_a =  "ALTERNATE";
defparam fifo_buf.clock_enable_output_b =  "NORMAL";
defparam fifo_buf.clock_enable_output_a =  "NORMAL";
defparam fifo_buf.intended_device_family =  "CYCLONE IVE";
defparam fifo_buf.numwords_b =  32;
defparam fifo_buf.numwords_a =  32;
defparam fifo_buf.lpm_type =  "altsyncram";
defparam fifo_buf.init_file =  "UNUSED";
defparam fifo_buf.ram_block_type =  "AUTO";
defparam fifo_buf.widthad_b =  5;
defparam fifo_buf.width_b =  24;
defparam fifo_buf.widthad_a =  5;
defparam fifo_buf.width_a =  24;
  assign  reset_c_i = ~ reset_c;
endmodule /* fifo_24s_32s_6s_4_3 */

// VQM4.1+ 
module motion_detect_top (
  clock,
  reset,
  input_full,
  input_wr_en,
  input_din,
  in_hold_full,
  in_hold_wr_en,
  in_hold_din,
  base_full,
  base_wr_en,
  base_din,
  z_rd_en,
  z_empty,
  z_dout
)
;

/*  Synopsys
.origName=motion_detect_top
.langParams="DATA_WIDTH FIFO_BUFFER_SIZE"
DATA_WIDTH=24
FIFO_BUFFER_SIZE=32
 */
input clock ;
input reset ;
output input_full ;
input input_wr_en ;
input [23:0] input_din ;
output in_hold_full ;
input in_hold_wr_en ;
input [23:0] in_hold_din ;
output base_full ;
input base_wr_en ;
input [23:0] base_din ;
input z_rd_en ;
output z_empty ;
output [23:0] z_dout ;
wire clock ;
wire reset ;
wire input_full ;
wire input_wr_en ;
wire in_hold_full ;
wire in_hold_wr_en ;
wire base_full ;
wire base_wr_en ;
wire z_rd_en ;
wire z_empty ;
wire [23:0] base_dout;
wire [7:0] base_grayscale_inst_out_din;
wire [23:0] input_dout;
wire [7:0] input_grayscale_inst_out_din;
wire [7:0] x_dout;
wire [7:0] y_dout;
wire [23:0] mask_dout;
wire [23:0] in_hold_dout;
wire [23:0] motion_detect_inst_z_din;
wire [5:4] z_inst_wr_addr;
wire [5:4] z_inst_rd_addr;
wire [0:0] vectorsub_inst_state;
wire [0:0] base_grayscale_inst_state;
wire [5:4] y_inst_wr_addr;
wire [5:4] y_inst_rd_addr;
wire [5:4] x_inst_wr_addr;
wire [5:4] x_inst_rd_addr;
wire [23:0] z_dout_c;
wire [23:0] input_din_c;
wire [23:0] in_hold_din_c;
wire [23:0] base_din_c;
wire [3:3] input_grayscale_inst_SUM_0_1_i_o3;
wire [0:0] vectorsub_inst_z_din_1;
wire [2:2] \if_generate_plus.mult1_un40_sum_m_combout_0 ;
wire [2:2] \if_generate_plus.mult1_un40_sum_m_combout ;
wire base_grayscale_inst_in_rd_en ;
wire input_grayscale_inst_in_rd_en ;
wire vectorsub_inst_y_rd_en ;
wire GND ;
wire VCC ;
wire base_grayscale_inst_un2_gs_c_add8 ;
wire CO0_0 ;
wire motion_detect_inst_sum_1_0_0__g0_i_o4 ;
wire in_hold_inst_empty ;
wire mask_inst_empty ;
wire y_inst_empty ;
wire x_inst_empty ;
wire base_inst_empty ;
wire input_inst_empty ;
wire input_inst_full ;
wire in_hold_inst_full ;
wire base_inst_full ;
wire clock_c ;
wire reset_c ;
wire input_wr_en_c ;
wire in_hold_wr_en_c ;
wire z_rd_en_c ;
wire x_inst_full_3 ;
wire x_inst_full_2 ;
wire y_inst_full_3 ;
wire mask_inst_full ;
wire input_grayscale_inst_un11_gs_c_if_generate_plus_mult1_un40_sum_0_c1 ;
wire input_grayscale_inst_un11_gs_c_if_generate_plus_mult1_un40_sum_1_anc2 ;
wire y_inst_full_2 ;
wire base_grayscale_inst_un11_gs_c_if_generate_plus_mult1_un40_sum_1_anc2 ;
wire z_inst_full_2 ;
wire z_inst_full_3 ;
wire base_grayscale_inst_un11_gs_c_if_generate_plus_mult1_un40_sum_0_sum2 ;
wire input_grayscale_inst_un11_gs_c_if_generate_plus_mult1_un40_sum_0_sum2_2 ;
wire input_grayscale_inst_out_wr_en ;
wire base_grayscale_inst_out_wr_en ;
wire motion_detect_inst_z_wr_en ;
wire empty_RNIKEA9 ;
  assign VCC = 1'b1;
//@0:1
  assign GND = 1'b0;
// @13:38
  cycloneive_lcell_comb retbase_grayscale_inst_un11_gs_c_if_generate_plus_mult1_un40_sum_m_2_ (
	.combout(\if_generate_plus.mult1_un40_sum_m_combout_0 [2]),
	.dataa(CO0_0),
	.datab(base_grayscale_inst_un2_gs_c_add8),
	.datac(base_grayscale_inst_un11_gs_c_if_generate_plus_mult1_un40_sum_1_anc2),
	.datad(base_grayscale_inst_un11_gs_c_if_generate_plus_mult1_un40_sum_0_sum2)
);
defparam retbase_grayscale_inst_un11_gs_c_if_generate_plus_mult1_un40_sum_m_2_.lut_mask=16'hf780;
defparam retbase_grayscale_inst_un11_gs_c_if_generate_plus_mult1_un40_sum_m_2_.sum_lutc_input="datac";
// @13:38
  cycloneive_lcell_comb retinput_grayscale_inst_un11_gs_c_if_generate_plus_mult1_un40_sum_m_2_ (
	.combout(\if_generate_plus.mult1_un40_sum_m_combout [2]),
	.dataa(input_grayscale_inst_SUM_0_1_i_o3[3]),
	.datab(input_grayscale_inst_un11_gs_c_if_generate_plus_mult1_un40_sum_0_sum2_2),
	.datac(input_grayscale_inst_un11_gs_c_if_generate_plus_mult1_un40_sum_0_c1),
	.datad(input_grayscale_inst_un11_gs_c_if_generate_plus_mult1_un40_sum_1_anc2)
);
defparam retinput_grayscale_inst_un11_gs_c_if_generate_plus_mult1_un40_sum_m_2_.lut_mask=16'h7d28;
defparam retinput_grayscale_inst_un11_gs_c_if_generate_plus_mult1_un40_sum_m_2_.sum_lutc_input="datac";
// @11:17
  cycloneive_io_ibuf z_rd_en_in (
	.o(z_rd_en_c),
	.i(z_rd_en),
	.ibar(GND)
);
// @11:16
  cycloneive_io_ibuf base_din_in_23_ (
	.o(base_din_c[23]),
	.i(base_din[23]),
	.ibar(GND)
);
// @11:16
  cycloneive_io_ibuf base_din_in_22_ (
	.o(base_din_c[22]),
	.i(base_din[22]),
	.ibar(GND)
);
// @11:16
  cycloneive_io_ibuf base_din_in_21_ (
	.o(base_din_c[21]),
	.i(base_din[21]),
	.ibar(GND)
);
// @11:16
  cycloneive_io_ibuf base_din_in_20_ (
	.o(base_din_c[20]),
	.i(base_din[20]),
	.ibar(GND)
);
// @11:16
  cycloneive_io_ibuf base_din_in_19_ (
	.o(base_din_c[19]),
	.i(base_din[19]),
	.ibar(GND)
);
// @11:16
  cycloneive_io_ibuf base_din_in_18_ (
	.o(base_din_c[18]),
	.i(base_din[18]),
	.ibar(GND)
);
// @11:16
  cycloneive_io_ibuf base_din_in_17_ (
	.o(base_din_c[17]),
	.i(base_din[17]),
	.ibar(GND)
);
// @11:16
  cycloneive_io_ibuf base_din_in_16_ (
	.o(base_din_c[16]),
	.i(base_din[16]),
	.ibar(GND)
);
// @11:16
  cycloneive_io_ibuf base_din_in_15_ (
	.o(base_din_c[15]),
	.i(base_din[15]),
	.ibar(GND)
);
// @11:16
  cycloneive_io_ibuf base_din_in_14_ (
	.o(base_din_c[14]),
	.i(base_din[14]),
	.ibar(GND)
);
// @11:16
  cycloneive_io_ibuf base_din_in_13_ (
	.o(base_din_c[13]),
	.i(base_din[13]),
	.ibar(GND)
);
// @11:16
  cycloneive_io_ibuf base_din_in_12_ (
	.o(base_din_c[12]),
	.i(base_din[12]),
	.ibar(GND)
);
// @11:16
  cycloneive_io_ibuf base_din_in_11_ (
	.o(base_din_c[11]),
	.i(base_din[11]),
	.ibar(GND)
);
// @11:16
  cycloneive_io_ibuf base_din_in_10_ (
	.o(base_din_c[10]),
	.i(base_din[10]),
	.ibar(GND)
);
// @11:16
  cycloneive_io_ibuf base_din_in_9_ (
	.o(base_din_c[9]),
	.i(base_din[9]),
	.ibar(GND)
);
// @11:16
  cycloneive_io_ibuf base_din_in_8_ (
	.o(base_din_c[8]),
	.i(base_din[8]),
	.ibar(GND)
);
// @11:16
  cycloneive_io_ibuf base_din_in_7_ (
	.o(base_din_c[7]),
	.i(base_din[7]),
	.ibar(GND)
);
// @11:16
  cycloneive_io_ibuf base_din_in_6_ (
	.o(base_din_c[6]),
	.i(base_din[6]),
	.ibar(GND)
);
// @11:16
  cycloneive_io_ibuf base_din_in_5_ (
	.o(base_din_c[5]),
	.i(base_din[5]),
	.ibar(GND)
);
// @11:16
  cycloneive_io_ibuf base_din_in_4_ (
	.o(base_din_c[4]),
	.i(base_din[4]),
	.ibar(GND)
);
// @11:16
  cycloneive_io_ibuf base_din_in_3_ (
	.o(base_din_c[3]),
	.i(base_din[3]),
	.ibar(GND)
);
// @11:16
  cycloneive_io_ibuf base_din_in_2_ (
	.o(base_din_c[2]),
	.i(base_din[2]),
	.ibar(GND)
);
// @11:16
  cycloneive_io_ibuf base_din_in_1_ (
	.o(base_din_c[1]),
	.i(base_din[1]),
	.ibar(GND)
);
// @11:16
  cycloneive_io_ibuf base_din_in_0_ (
	.o(base_din_c[0]),
	.i(base_din[0]),
	.ibar(GND)
);
// @11:13
  cycloneive_io_ibuf in_hold_din_in_23_ (
	.o(in_hold_din_c[23]),
	.i(in_hold_din[23]),
	.ibar(GND)
);
// @11:13
  cycloneive_io_ibuf in_hold_din_in_22_ (
	.o(in_hold_din_c[22]),
	.i(in_hold_din[22]),
	.ibar(GND)
);
// @11:13
  cycloneive_io_ibuf in_hold_din_in_21_ (
	.o(in_hold_din_c[21]),
	.i(in_hold_din[21]),
	.ibar(GND)
);
// @11:13
  cycloneive_io_ibuf in_hold_din_in_20_ (
	.o(in_hold_din_c[20]),
	.i(in_hold_din[20]),
	.ibar(GND)
);
// @11:13
  cycloneive_io_ibuf in_hold_din_in_19_ (
	.o(in_hold_din_c[19]),
	.i(in_hold_din[19]),
	.ibar(GND)
);
// @11:13
  cycloneive_io_ibuf in_hold_din_in_18_ (
	.o(in_hold_din_c[18]),
	.i(in_hold_din[18]),
	.ibar(GND)
);
// @11:13
  cycloneive_io_ibuf in_hold_din_in_17_ (
	.o(in_hold_din_c[17]),
	.i(in_hold_din[17]),
	.ibar(GND)
);
// @11:13
  cycloneive_io_ibuf in_hold_din_in_16_ (
	.o(in_hold_din_c[16]),
	.i(in_hold_din[16]),
	.ibar(GND)
);
// @11:13
  cycloneive_io_ibuf in_hold_din_in_15_ (
	.o(in_hold_din_c[15]),
	.i(in_hold_din[15]),
	.ibar(GND)
);
// @11:13
  cycloneive_io_ibuf in_hold_din_in_14_ (
	.o(in_hold_din_c[14]),
	.i(in_hold_din[14]),
	.ibar(GND)
);
// @11:13
  cycloneive_io_ibuf in_hold_din_in_13_ (
	.o(in_hold_din_c[13]),
	.i(in_hold_din[13]),
	.ibar(GND)
);
// @11:13
  cycloneive_io_ibuf in_hold_din_in_12_ (
	.o(in_hold_din_c[12]),
	.i(in_hold_din[12]),
	.ibar(GND)
);
// @11:13
  cycloneive_io_ibuf in_hold_din_in_11_ (
	.o(in_hold_din_c[11]),
	.i(in_hold_din[11]),
	.ibar(GND)
);
// @11:13
  cycloneive_io_ibuf in_hold_din_in_10_ (
	.o(in_hold_din_c[10]),
	.i(in_hold_din[10]),
	.ibar(GND)
);
// @11:13
  cycloneive_io_ibuf in_hold_din_in_9_ (
	.o(in_hold_din_c[9]),
	.i(in_hold_din[9]),
	.ibar(GND)
);
// @11:13
  cycloneive_io_ibuf in_hold_din_in_8_ (
	.o(in_hold_din_c[8]),
	.i(in_hold_din[8]),
	.ibar(GND)
);
// @11:13
  cycloneive_io_ibuf in_hold_din_in_7_ (
	.o(in_hold_din_c[7]),
	.i(in_hold_din[7]),
	.ibar(GND)
);
// @11:13
  cycloneive_io_ibuf in_hold_din_in_6_ (
	.o(in_hold_din_c[6]),
	.i(in_hold_din[6]),
	.ibar(GND)
);
// @11:13
  cycloneive_io_ibuf in_hold_din_in_5_ (
	.o(in_hold_din_c[5]),
	.i(in_hold_din[5]),
	.ibar(GND)
);
// @11:13
  cycloneive_io_ibuf in_hold_din_in_4_ (
	.o(in_hold_din_c[4]),
	.i(in_hold_din[4]),
	.ibar(GND)
);
// @11:13
  cycloneive_io_ibuf in_hold_din_in_3_ (
	.o(in_hold_din_c[3]),
	.i(in_hold_din[3]),
	.ibar(GND)
);
// @11:13
  cycloneive_io_ibuf in_hold_din_in_2_ (
	.o(in_hold_din_c[2]),
	.i(in_hold_din[2]),
	.ibar(GND)
);
// @11:13
  cycloneive_io_ibuf in_hold_din_in_1_ (
	.o(in_hold_din_c[1]),
	.i(in_hold_din[1]),
	.ibar(GND)
);
// @11:13
  cycloneive_io_ibuf in_hold_din_in_0_ (
	.o(in_hold_din_c[0]),
	.i(in_hold_din[0]),
	.ibar(GND)
);
// @11:12
  cycloneive_io_ibuf in_hold_wr_en_in (
	.o(in_hold_wr_en_c),
	.i(in_hold_wr_en),
	.ibar(GND)
);
// @11:10
  cycloneive_io_ibuf input_din_in_23_ (
	.o(input_din_c[23]),
	.i(input_din[23]),
	.ibar(GND)
);
// @11:10
  cycloneive_io_ibuf input_din_in_22_ (
	.o(input_din_c[22]),
	.i(input_din[22]),
	.ibar(GND)
);
// @11:10
  cycloneive_io_ibuf input_din_in_21_ (
	.o(input_din_c[21]),
	.i(input_din[21]),
	.ibar(GND)
);
// @11:10
  cycloneive_io_ibuf input_din_in_20_ (
	.o(input_din_c[20]),
	.i(input_din[20]),
	.ibar(GND)
);
// @11:10
  cycloneive_io_ibuf input_din_in_19_ (
	.o(input_din_c[19]),
	.i(input_din[19]),
	.ibar(GND)
);
// @11:10
  cycloneive_io_ibuf input_din_in_18_ (
	.o(input_din_c[18]),
	.i(input_din[18]),
	.ibar(GND)
);
// @11:10
  cycloneive_io_ibuf input_din_in_17_ (
	.o(input_din_c[17]),
	.i(input_din[17]),
	.ibar(GND)
);
// @11:10
  cycloneive_io_ibuf input_din_in_16_ (
	.o(input_din_c[16]),
	.i(input_din[16]),
	.ibar(GND)
);
// @11:10
  cycloneive_io_ibuf input_din_in_15_ (
	.o(input_din_c[15]),
	.i(input_din[15]),
	.ibar(GND)
);
// @11:10
  cycloneive_io_ibuf input_din_in_14_ (
	.o(input_din_c[14]),
	.i(input_din[14]),
	.ibar(GND)
);
// @11:10
  cycloneive_io_ibuf input_din_in_13_ (
	.o(input_din_c[13]),
	.i(input_din[13]),
	.ibar(GND)
);
// @11:10
  cycloneive_io_ibuf input_din_in_12_ (
	.o(input_din_c[12]),
	.i(input_din[12]),
	.ibar(GND)
);
// @11:10
  cycloneive_io_ibuf input_din_in_11_ (
	.o(input_din_c[11]),
	.i(input_din[11]),
	.ibar(GND)
);
// @11:10
  cycloneive_io_ibuf input_din_in_10_ (
	.o(input_din_c[10]),
	.i(input_din[10]),
	.ibar(GND)
);
// @11:10
  cycloneive_io_ibuf input_din_in_9_ (
	.o(input_din_c[9]),
	.i(input_din[9]),
	.ibar(GND)
);
// @11:10
  cycloneive_io_ibuf input_din_in_8_ (
	.o(input_din_c[8]),
	.i(input_din[8]),
	.ibar(GND)
);
// @11:10
  cycloneive_io_ibuf input_din_in_7_ (
	.o(input_din_c[7]),
	.i(input_din[7]),
	.ibar(GND)
);
// @11:10
  cycloneive_io_ibuf input_din_in_6_ (
	.o(input_din_c[6]),
	.i(input_din[6]),
	.ibar(GND)
);
// @11:10
  cycloneive_io_ibuf input_din_in_5_ (
	.o(input_din_c[5]),
	.i(input_din[5]),
	.ibar(GND)
);
// @11:10
  cycloneive_io_ibuf input_din_in_4_ (
	.o(input_din_c[4]),
	.i(input_din[4]),
	.ibar(GND)
);
// @11:10
  cycloneive_io_ibuf input_din_in_3_ (
	.o(input_din_c[3]),
	.i(input_din[3]),
	.ibar(GND)
);
// @11:10
  cycloneive_io_ibuf input_din_in_2_ (
	.o(input_din_c[2]),
	.i(input_din[2]),
	.ibar(GND)
);
// @11:10
  cycloneive_io_ibuf input_din_in_1_ (
	.o(input_din_c[1]),
	.i(input_din[1]),
	.ibar(GND)
);
// @11:10
  cycloneive_io_ibuf input_din_in_0_ (
	.o(input_din_c[0]),
	.i(input_din[0]),
	.ibar(GND)
);
// @11:9
  cycloneive_io_ibuf input_wr_en_in (
	.o(input_wr_en_c),
	.i(input_wr_en),
	.ibar(GND)
);
// @11:7
  cycloneive_io_ibuf reset_in (
	.o(reset_c),
	.i(reset),
	.ibar(GND)
);
// @11:6
  cycloneive_io_ibuf clock_in (
	.o(clock_c),
	.i(clock),
	.ibar(GND)
);
// @11:19
  cycloneive_io_obuf z_dout_out_23_ (
	.o(z_dout[23]),
	.i(z_dout_c[23]),
	.oe(VCC)
);
// @11:19
  cycloneive_io_obuf z_dout_out_22_ (
	.o(z_dout[22]),
	.i(z_dout_c[22]),
	.oe(VCC)
);
// @11:19
  cycloneive_io_obuf z_dout_out_21_ (
	.o(z_dout[21]),
	.i(z_dout_c[21]),
	.oe(VCC)
);
// @11:19
  cycloneive_io_obuf z_dout_out_20_ (
	.o(z_dout[20]),
	.i(z_dout_c[20]),
	.oe(VCC)
);
// @11:19
  cycloneive_io_obuf z_dout_out_19_ (
	.o(z_dout[19]),
	.i(z_dout_c[19]),
	.oe(VCC)
);
// @11:19
  cycloneive_io_obuf z_dout_out_18_ (
	.o(z_dout[18]),
	.i(z_dout_c[18]),
	.oe(VCC)
);
// @11:19
  cycloneive_io_obuf z_dout_out_17_ (
	.o(z_dout[17]),
	.i(z_dout_c[17]),
	.oe(VCC)
);
// @11:19
  cycloneive_io_obuf z_dout_out_16_ (
	.o(z_dout[16]),
	.i(z_dout_c[16]),
	.oe(VCC)
);
// @11:19
  cycloneive_io_obuf z_dout_out_15_ (
	.o(z_dout[15]),
	.i(z_dout_c[15]),
	.oe(VCC)
);
// @11:19
  cycloneive_io_obuf z_dout_out_14_ (
	.o(z_dout[14]),
	.i(z_dout_c[14]),
	.oe(VCC)
);
// @11:19
  cycloneive_io_obuf z_dout_out_13_ (
	.o(z_dout[13]),
	.i(z_dout_c[13]),
	.oe(VCC)
);
// @11:19
  cycloneive_io_obuf z_dout_out_12_ (
	.o(z_dout[12]),
	.i(z_dout_c[12]),
	.oe(VCC)
);
// @11:19
  cycloneive_io_obuf z_dout_out_11_ (
	.o(z_dout[11]),
	.i(z_dout_c[11]),
	.oe(VCC)
);
// @11:19
  cycloneive_io_obuf z_dout_out_10_ (
	.o(z_dout[10]),
	.i(z_dout_c[10]),
	.oe(VCC)
);
// @11:19
  cycloneive_io_obuf z_dout_out_9_ (
	.o(z_dout[9]),
	.i(z_dout_c[9]),
	.oe(VCC)
);
// @11:19
  cycloneive_io_obuf z_dout_out_8_ (
	.o(z_dout[8]),
	.i(z_dout_c[8]),
	.oe(VCC)
);
// @11:19
  cycloneive_io_obuf z_dout_out_7_ (
	.o(z_dout[7]),
	.i(z_dout_c[7]),
	.oe(VCC)
);
// @11:19
  cycloneive_io_obuf z_dout_out_6_ (
	.o(z_dout[6]),
	.i(z_dout_c[6]),
	.oe(VCC)
);
// @11:19
  cycloneive_io_obuf z_dout_out_5_ (
	.o(z_dout[5]),
	.i(z_dout_c[5]),
	.oe(VCC)
);
// @11:19
  cycloneive_io_obuf z_dout_out_4_ (
	.o(z_dout[4]),
	.i(z_dout_c[4]),
	.oe(VCC)
);
// @11:19
  cycloneive_io_obuf z_dout_out_3_ (
	.o(z_dout[3]),
	.i(z_dout_c[3]),
	.oe(VCC)
);
// @11:19
  cycloneive_io_obuf z_dout_out_2_ (
	.o(z_dout[2]),
	.i(z_dout_c[2]),
	.oe(VCC)
);
// @11:19
  cycloneive_io_obuf z_dout_out_1_ (
	.o(z_dout[1]),
	.i(z_dout_c[1]),
	.oe(VCC)
);
// @11:19
  cycloneive_io_obuf z_dout_out_0_ (
	.o(z_dout[0]),
	.i(z_dout_c[0]),
	.oe(VCC)
);
// @11:18
  cycloneive_io_obuf z_empty_out (
	.o(z_empty),
	.i(empty_RNIKEA9),
	.oe(VCC)
);
// @11:14
  cycloneive_io_obuf base_full_out (
	.o(base_full),
	.i(base_inst_full),
	.oe(VCC)
);
// @11:11
  cycloneive_io_obuf in_hold_full_out (
	.o(in_hold_full),
	.i(in_hold_inst_full),
	.oe(VCC)
);
// @11:8
  cycloneive_io_obuf input_full_out (
	.o(input_full),
	.i(input_inst_full),
	.oe(VCC)
);
// @11:28
  grayscale base_grayscale_inst (
	.wr_addr_1(y_inst_wr_addr[5]),
	.wr_addr_0(y_inst_wr_addr[4]),
	.rd_addr_1(y_inst_rd_addr[5]),
	.rd_addr_0(y_inst_rd_addr[4]),
	.out_din_7(base_grayscale_inst_out_din[7]),
	.out_din_6(base_grayscale_inst_out_din[6]),
	.out_din_5(base_grayscale_inst_out_din[5]),
	.out_din_4(base_grayscale_inst_out_din[4]),
	.out_din_3(base_grayscale_inst_out_din[3]),
	.out_din_2(base_grayscale_inst_out_din[2]),
	.out_din_1(base_grayscale_inst_out_din[1]),
	.out_din_0(base_grayscale_inst_out_din[0]),
	.base_dout_0(base_dout[0]),
	.base_dout_1(base_dout[1]),
	.base_dout_2(base_dout[2]),
	.base_dout_3(base_dout[3]),
	.base_dout_4(base_dout[4]),
	.base_dout_5(base_dout[5]),
	.base_dout_6(base_dout[6]),
	.base_dout_7(base_dout[7]),
	.base_dout_8(base_dout[8]),
	.base_dout_16(base_dout[16]),
	.base_dout_9(base_dout[9]),
	.base_dout_17(base_dout[17]),
	.base_dout_10(base_dout[10]),
	.base_dout_18(base_dout[18]),
	.base_dout_11(base_dout[11]),
	.base_dout_19(base_dout[19]),
	.base_dout_12(base_dout[12]),
	.base_dout_20(base_dout[20]),
	.base_dout_13(base_dout[13]),
	.base_dout_21(base_dout[21]),
	.base_dout_14(base_dout[14]),
	.base_dout_22(base_dout[22]),
	.base_dout_15(base_dout[15]),
	.base_dout_23(base_dout[23]),
	.state_0(base_grayscale_inst_state[0]),
	.mult1_un40_sum_m_combout_0_0(\if_generate_plus.mult1_un40_sum_m_combout_0 [2]),
	.mult1_un40_sum_0_sum2(base_grayscale_inst_un11_gs_c_if_generate_plus_mult1_un40_sum_0_sum2),
	.mult1_un40_sum_1_anc2(base_grayscale_inst_un11_gs_c_if_generate_plus_mult1_un40_sum_1_anc2),
	.full_2(y_inst_full_2),
	.full_3(y_inst_full_3),
	.CO0_0(CO0_0),
	.empty(base_inst_empty),
	.out_wr_en_1z(base_grayscale_inst_out_wr_en),
	.un2_gs_c_add8_1z(base_grayscale_inst_un2_gs_c_add8),
	.in_rd_en_1z(base_grayscale_inst_in_rd_en),
	.reset_c(reset_c),
	.clock_c(clock_c)
);
// @11:40
  grayscale_0 input_grayscale_inst (
	.wr_addr_1(x_inst_wr_addr[5]),
	.wr_addr_0(x_inst_wr_addr[4]),
	.rd_addr_1(x_inst_rd_addr[5]),
	.rd_addr_0(x_inst_rd_addr[4]),
	.SUM_0_1_i_o3_0(input_grayscale_inst_SUM_0_1_i_o3[3]),
	.out_din_7(input_grayscale_inst_out_din[7]),
	.out_din_6(input_grayscale_inst_out_din[6]),
	.out_din_5(input_grayscale_inst_out_din[5]),
	.out_din_4(input_grayscale_inst_out_din[4]),
	.out_din_3(input_grayscale_inst_out_din[3]),
	.out_din_2(input_grayscale_inst_out_din[2]),
	.out_din_1(input_grayscale_inst_out_din[1]),
	.out_din_0(input_grayscale_inst_out_din[0]),
	.input_dout_0(input_dout[0]),
	.input_dout_1(input_dout[1]),
	.input_dout_2(input_dout[2]),
	.input_dout_3(input_dout[3]),
	.input_dout_4(input_dout[4]),
	.input_dout_5(input_dout[5]),
	.input_dout_6(input_dout[6]),
	.input_dout_7(input_dout[7]),
	.input_dout_8(input_dout[8]),
	.input_dout_16(input_dout[16]),
	.input_dout_9(input_dout[9]),
	.input_dout_17(input_dout[17]),
	.input_dout_10(input_dout[10]),
	.input_dout_18(input_dout[18]),
	.input_dout_11(input_dout[11]),
	.input_dout_19(input_dout[19]),
	.input_dout_12(input_dout[12]),
	.input_dout_20(input_dout[20]),
	.input_dout_13(input_dout[13]),
	.input_dout_21(input_dout[21]),
	.input_dout_14(input_dout[14]),
	.input_dout_22(input_dout[22]),
	.input_dout_15(input_dout[15]),
	.input_dout_23(input_dout[23]),
	.mult1_un40_sum_m_combout_0(\if_generate_plus.mult1_un40_sum_m_combout [2]),
	.mult1_un40_sum_1_anc2(input_grayscale_inst_un11_gs_c_if_generate_plus_mult1_un40_sum_1_anc2),
	.mult1_un40_sum_0_sum2_2(input_grayscale_inst_un11_gs_c_if_generate_plus_mult1_un40_sum_0_sum2_2),
	.mult1_un40_sum_0_c1(input_grayscale_inst_un11_gs_c_if_generate_plus_mult1_un40_sum_0_c1),
	.full_2(x_inst_full_2),
	.full_3(x_inst_full_3),
	.empty(input_inst_empty),
	.out_wr_en_1z(input_grayscale_inst_out_wr_en),
	.in_rd_en_1z(input_grayscale_inst_in_rd_en),
	.reset_c(reset_c),
	.clock_c(clock_c)
);
// @11:54
  fifo_24s_32s_6s_4 input_inst (
	.input_din_c_0(input_din_c[0]),
	.input_din_c_1(input_din_c[1]),
	.input_din_c_2(input_din_c[2]),
	.input_din_c_3(input_din_c[3]),
	.input_din_c_4(input_din_c[4]),
	.input_din_c_5(input_din_c[5]),
	.input_din_c_6(input_din_c[6]),
	.input_din_c_7(input_din_c[7]),
	.input_din_c_8(input_din_c[8]),
	.input_din_c_9(input_din_c[9]),
	.input_din_c_10(input_din_c[10]),
	.input_din_c_11(input_din_c[11]),
	.input_din_c_12(input_din_c[12]),
	.input_din_c_13(input_din_c[13]),
	.input_din_c_14(input_din_c[14]),
	.input_din_c_15(input_din_c[15]),
	.input_din_c_16(input_din_c[16]),
	.input_din_c_17(input_din_c[17]),
	.input_din_c_18(input_din_c[18]),
	.input_din_c_19(input_din_c[19]),
	.input_din_c_20(input_din_c[20]),
	.input_din_c_21(input_din_c[21]),
	.input_din_c_22(input_din_c[22]),
	.input_din_c_23(input_din_c[23]),
	.input_dout_0(input_dout[0]),
	.input_dout_1(input_dout[1]),
	.input_dout_2(input_dout[2]),
	.input_dout_3(input_dout[3]),
	.input_dout_4(input_dout[4]),
	.input_dout_5(input_dout[5]),
	.input_dout_6(input_dout[6]),
	.input_dout_7(input_dout[7]),
	.input_dout_8(input_dout[8]),
	.input_dout_9(input_dout[9]),
	.input_dout_10(input_dout[10]),
	.input_dout_11(input_dout[11]),
	.input_dout_12(input_dout[12]),
	.input_dout_13(input_dout[13]),
	.input_dout_14(input_dout[14]),
	.input_dout_15(input_dout[15]),
	.input_dout_16(input_dout[16]),
	.input_dout_17(input_dout[17]),
	.input_dout_18(input_dout[18]),
	.input_dout_19(input_dout[19]),
	.input_dout_20(input_dout[20]),
	.input_dout_21(input_dout[21]),
	.input_dout_22(input_dout[22]),
	.input_dout_23(input_dout[23]),
	.input_wr_en_c(input_wr_en_c),
	.in_rd_en(input_grayscale_inst_in_rd_en),
	.full_1z(input_inst_full),
	.empty_1z(input_inst_empty),
	.reset_c(reset_c),
	.clock_c(clock_c)
);
// @11:69
  fifo_24s_32s_6s_4_0 base_inst (
	.base_din_c_0(base_din_c[0]),
	.base_din_c_1(base_din_c[1]),
	.base_din_c_2(base_din_c[2]),
	.base_din_c_3(base_din_c[3]),
	.base_din_c_4(base_din_c[4]),
	.base_din_c_5(base_din_c[5]),
	.base_din_c_6(base_din_c[6]),
	.base_din_c_7(base_din_c[7]),
	.base_din_c_8(base_din_c[8]),
	.base_din_c_9(base_din_c[9]),
	.base_din_c_10(base_din_c[10]),
	.base_din_c_11(base_din_c[11]),
	.base_din_c_12(base_din_c[12]),
	.base_din_c_13(base_din_c[13]),
	.base_din_c_14(base_din_c[14]),
	.base_din_c_15(base_din_c[15]),
	.base_din_c_16(base_din_c[16]),
	.base_din_c_17(base_din_c[17]),
	.base_din_c_18(base_din_c[18]),
	.base_din_c_19(base_din_c[19]),
	.base_din_c_20(base_din_c[20]),
	.base_din_c_21(base_din_c[21]),
	.base_din_c_22(base_din_c[22]),
	.base_din_c_23(base_din_c[23]),
	.base_dout_0(base_dout[0]),
	.base_dout_1(base_dout[1]),
	.base_dout_2(base_dout[2]),
	.base_dout_3(base_dout[3]),
	.base_dout_4(base_dout[4]),
	.base_dout_5(base_dout[5]),
	.base_dout_6(base_dout[6]),
	.base_dout_7(base_dout[7]),
	.base_dout_8(base_dout[8]),
	.base_dout_9(base_dout[9]),
	.base_dout_10(base_dout[10]),
	.base_dout_11(base_dout[11]),
	.base_dout_12(base_dout[12]),
	.base_dout_13(base_dout[13]),
	.base_dout_14(base_dout[14]),
	.base_dout_15(base_dout[15]),
	.base_dout_16(base_dout[16]),
	.base_dout_17(base_dout[17]),
	.base_dout_18(base_dout[18]),
	.base_dout_19(base_dout[19]),
	.base_dout_20(base_dout[20]),
	.base_dout_21(base_dout[21]),
	.base_dout_22(base_dout[22]),
	.base_dout_23(base_dout[23]),
	.state_0(base_grayscale_inst_state[0]),
	.in_rd_en(base_grayscale_inst_in_rd_en),
	.input_wr_en_c(input_wr_en_c),
	.full_1z(base_inst_full),
	.empty_1z(base_inst_empty),
	.reset_c(reset_c),
	.clock_c(clock_c)
);
// @11:83
  vectorsub_24s_50s vectorsub_inst (
	.z_din_1_0(vectorsub_inst_z_din_1[0]),
	.y_dout_0(y_dout[0]),
	.y_dout_1(y_dout[1]),
	.y_dout_2(y_dout[2]),
	.y_dout_3(y_dout[3]),
	.y_dout_4(y_dout[4]),
	.y_dout_5(y_dout[5]),
	.y_dout_6(y_dout[6]),
	.y_dout_7(y_dout[7]),
	.x_dout_0(x_dout[0]),
	.x_dout_1(x_dout[1]),
	.x_dout_2(x_dout[2]),
	.x_dout_3(x_dout[3]),
	.x_dout_4(x_dout[4]),
	.x_dout_5(x_dout[5]),
	.x_dout_6(x_dout[6]),
	.x_dout_7(x_dout[7]),
	.state_0(vectorsub_inst_state[0]),
	.full(mask_inst_full),
	.empty_0(y_inst_empty),
	.empty(x_inst_empty),
	.y_rd_en_1z(vectorsub_inst_y_rd_en),
	.reset_c(reset_c),
	.clock_c(clock_c)
);
// @11:100
  fifo_24s_32s_6s_2 x_inst (
	.out_din_0(input_grayscale_inst_out_din[0]),
	.out_din_1(input_grayscale_inst_out_din[1]),
	.out_din_2(input_grayscale_inst_out_din[2]),
	.out_din_3(input_grayscale_inst_out_din[3]),
	.out_din_4(input_grayscale_inst_out_din[4]),
	.out_din_5(input_grayscale_inst_out_din[5]),
	.out_din_6(input_grayscale_inst_out_din[6]),
	.out_din_7(input_grayscale_inst_out_din[7]),
	.x_dout_0(x_dout[0]),
	.x_dout_1(x_dout[1]),
	.x_dout_2(x_dout[2]),
	.x_dout_3(x_dout[3]),
	.x_dout_4(x_dout[4]),
	.x_dout_5(x_dout[5]),
	.x_dout_6(x_dout[6]),
	.x_dout_7(x_dout[7]),
	.wr_addr_1(x_inst_wr_addr[5]),
	.wr_addr_0(x_inst_wr_addr[4]),
	.rd_addr_1(x_inst_rd_addr[5]),
	.rd_addr_0(x_inst_rd_addr[4]),
	.y_rd_en(vectorsub_inst_y_rd_en),
	.full_3_1z(x_inst_full_3),
	.full_2_1z(x_inst_full_2),
	.out_wr_en(input_grayscale_inst_out_wr_en),
	.empty_1z(x_inst_empty),
	.reset_c(reset_c),
	.clock_c(clock_c)
);
// @11:115
  fifo_24s_32s_6s_2_0 y_inst (
	.out_din_0(base_grayscale_inst_out_din[0]),
	.out_din_1(base_grayscale_inst_out_din[1]),
	.out_din_2(base_grayscale_inst_out_din[2]),
	.out_din_3(base_grayscale_inst_out_din[3]),
	.out_din_4(base_grayscale_inst_out_din[4]),
	.out_din_5(base_grayscale_inst_out_din[5]),
	.out_din_6(base_grayscale_inst_out_din[6]),
	.out_din_7(base_grayscale_inst_out_din[7]),
	.y_dout_0(y_dout[0]),
	.y_dout_1(y_dout[1]),
	.y_dout_2(y_dout[2]),
	.y_dout_3(y_dout[3]),
	.y_dout_4(y_dout[4]),
	.y_dout_5(y_dout[5]),
	.y_dout_6(y_dout[6]),
	.y_dout_7(y_dout[7]),
	.wr_addr_1(y_inst_wr_addr[5]),
	.wr_addr_0(y_inst_wr_addr[4]),
	.rd_addr_1(y_inst_rd_addr[5]),
	.rd_addr_0(y_inst_rd_addr[4]),
	.y_rd_en(vectorsub_inst_y_rd_en),
	.full_2_1z(y_inst_full_2),
	.full_3_1z(y_inst_full_3),
	.out_wr_en(base_grayscale_inst_out_wr_en),
	.empty_1z(y_inst_empty),
	.reset_c(reset_c),
	.clock_c(clock_c)
);
// @11:130
  fifo_24s_32s_6s_4_1 mask_inst (
	.z_din_1_0(vectorsub_inst_z_din_1[0]),
	.mask_dout_0(mask_dout[0]),
	.mask_dout_1(mask_dout[1]),
	.mask_dout_2(mask_dout[2]),
	.mask_dout_3(mask_dout[3]),
	.mask_dout_4(mask_dout[4]),
	.mask_dout_5(mask_dout[5]),
	.mask_dout_6(mask_dout[6]),
	.mask_dout_7(mask_dout[7]),
	.mask_dout_8(mask_dout[8]),
	.mask_dout_9(mask_dout[9]),
	.mask_dout_10(mask_dout[10]),
	.mask_dout_11(mask_dout[11]),
	.mask_dout_12(mask_dout[12]),
	.mask_dout_13(mask_dout[13]),
	.mask_dout_14(mask_dout[14]),
	.mask_dout_15(mask_dout[15]),
	.mask_dout_16(mask_dout[16]),
	.mask_dout_17(mask_dout[17]),
	.mask_dout_18(mask_dout[18]),
	.mask_dout_19(mask_dout[19]),
	.mask_dout_20(mask_dout[20]),
	.mask_dout_21(mask_dout[21]),
	.mask_dout_22(mask_dout[22]),
	.mask_dout_23(mask_dout[23]),
	.state_0(vectorsub_inst_state[0]),
	.sum_1_0_0__g0_i_o4(motion_detect_inst_sum_1_0_0__g0_i_o4),
	.full_1z(mask_inst_full),
	.empty_1z(mask_inst_empty),
	.reset_c(reset_c),
	.clock_c(clock_c)
);
// @11:144
  motion_detect_24s motion_detect_inst (
	.mask_dout_9(mask_dout[9]),
	.mask_dout_8(mask_dout[8]),
	.mask_dout_14(mask_dout[14]),
	.mask_dout_15(mask_dout[15]),
	.mask_dout_12(mask_dout[12]),
	.mask_dout_13(mask_dout[13]),
	.mask_dout_2(mask_dout[2]),
	.mask_dout_3(mask_dout[3]),
	.mask_dout_0(mask_dout[0]),
	.mask_dout_1(mask_dout[1]),
	.mask_dout_6(mask_dout[6]),
	.mask_dout_7(mask_dout[7]),
	.mask_dout_4(mask_dout[4]),
	.mask_dout_5(mask_dout[5]),
	.mask_dout_18(mask_dout[18]),
	.mask_dout_19(mask_dout[19]),
	.mask_dout_16(mask_dout[16]),
	.mask_dout_17(mask_dout[17]),
	.mask_dout_22(mask_dout[22]),
	.mask_dout_23(mask_dout[23]),
	.mask_dout_20(mask_dout[20]),
	.mask_dout_21(mask_dout[21]),
	.mask_dout_10(mask_dout[10]),
	.mask_dout_11(mask_dout[11]),
	.wr_addr_1(z_inst_wr_addr[5]),
	.wr_addr_0(z_inst_wr_addr[4]),
	.rd_addr_1(z_inst_rd_addr[5]),
	.rd_addr_0(z_inst_rd_addr[4]),
	.in_hold_dout_23(in_hold_dout[23]),
	.in_hold_dout_22(in_hold_dout[22]),
	.in_hold_dout_21(in_hold_dout[21]),
	.in_hold_dout_20(in_hold_dout[20]),
	.in_hold_dout_19(in_hold_dout[19]),
	.in_hold_dout_18(in_hold_dout[18]),
	.in_hold_dout_17(in_hold_dout[17]),
	.in_hold_dout_16(in_hold_dout[16]),
	.in_hold_dout_15(in_hold_dout[15]),
	.in_hold_dout_14(in_hold_dout[14]),
	.in_hold_dout_13(in_hold_dout[13]),
	.in_hold_dout_12(in_hold_dout[12]),
	.in_hold_dout_11(in_hold_dout[11]),
	.in_hold_dout_10(in_hold_dout[10]),
	.in_hold_dout_9(in_hold_dout[9]),
	.in_hold_dout_8(in_hold_dout[8]),
	.in_hold_dout_7(in_hold_dout[7]),
	.in_hold_dout_6(in_hold_dout[6]),
	.in_hold_dout_5(in_hold_dout[5]),
	.in_hold_dout_4(in_hold_dout[4]),
	.in_hold_dout_3(in_hold_dout[3]),
	.in_hold_dout_2(in_hold_dout[2]),
	.in_hold_dout_1(in_hold_dout[1]),
	.in_hold_dout_0(in_hold_dout[0]),
	.z_din_0(motion_detect_inst_z_din[0]),
	.z_din_1(motion_detect_inst_z_din[1]),
	.z_din_2(motion_detect_inst_z_din[2]),
	.z_din_3(motion_detect_inst_z_din[3]),
	.z_din_4(motion_detect_inst_z_din[4]),
	.z_din_5(motion_detect_inst_z_din[5]),
	.z_din_6(motion_detect_inst_z_din[6]),
	.z_din_7(motion_detect_inst_z_din[7]),
	.z_din_8(motion_detect_inst_z_din[8]),
	.z_din_9(motion_detect_inst_z_din[9]),
	.z_din_10(motion_detect_inst_z_din[10]),
	.z_din_11(motion_detect_inst_z_din[11]),
	.z_din_12(motion_detect_inst_z_din[12]),
	.z_din_13(motion_detect_inst_z_din[13]),
	.z_din_14(motion_detect_inst_z_din[14]),
	.z_din_15(motion_detect_inst_z_din[15]),
	.z_din_16(motion_detect_inst_z_din[16]),
	.z_din_17(motion_detect_inst_z_din[17]),
	.z_din_18(motion_detect_inst_z_din[18]),
	.z_din_19(motion_detect_inst_z_din[19]),
	.z_din_20(motion_detect_inst_z_din[20]),
	.z_din_21(motion_detect_inst_z_din[21]),
	.z_din_22(motion_detect_inst_z_din[22]),
	.z_din_23(motion_detect_inst_z_din[23]),
	.full_3(z_inst_full_3),
	.full_2(z_inst_full_2),
	.empty_0(mask_inst_empty),
	.empty(in_hold_inst_empty),
	.z_wr_en_1z(motion_detect_inst_z_wr_en),
	.sum_1_0_0__g0_i_o4(motion_detect_inst_sum_1_0_0__g0_i_o4),
	.reset_c(reset_c),
	.clock_c(clock_c)
);
// @11:161
  fifo_24s_32s_6s_4_2 z_inst (
	.z_din_0(motion_detect_inst_z_din[0]),
	.z_din_1(motion_detect_inst_z_din[1]),
	.z_din_2(motion_detect_inst_z_din[2]),
	.z_din_3(motion_detect_inst_z_din[3]),
	.z_din_4(motion_detect_inst_z_din[4]),
	.z_din_5(motion_detect_inst_z_din[5]),
	.z_din_6(motion_detect_inst_z_din[6]),
	.z_din_7(motion_detect_inst_z_din[7]),
	.z_din_8(motion_detect_inst_z_din[8]),
	.z_din_9(motion_detect_inst_z_din[9]),
	.z_din_10(motion_detect_inst_z_din[10]),
	.z_din_11(motion_detect_inst_z_din[11]),
	.z_din_12(motion_detect_inst_z_din[12]),
	.z_din_13(motion_detect_inst_z_din[13]),
	.z_din_14(motion_detect_inst_z_din[14]),
	.z_din_15(motion_detect_inst_z_din[15]),
	.z_din_16(motion_detect_inst_z_din[16]),
	.z_din_17(motion_detect_inst_z_din[17]),
	.z_din_18(motion_detect_inst_z_din[18]),
	.z_din_19(motion_detect_inst_z_din[19]),
	.z_din_20(motion_detect_inst_z_din[20]),
	.z_din_21(motion_detect_inst_z_din[21]),
	.z_din_22(motion_detect_inst_z_din[22]),
	.z_din_23(motion_detect_inst_z_din[23]),
	.z_dout_c_0(z_dout_c[0]),
	.z_dout_c_1(z_dout_c[1]),
	.z_dout_c_2(z_dout_c[2]),
	.z_dout_c_3(z_dout_c[3]),
	.z_dout_c_4(z_dout_c[4]),
	.z_dout_c_5(z_dout_c[5]),
	.z_dout_c_6(z_dout_c[6]),
	.z_dout_c_7(z_dout_c[7]),
	.z_dout_c_8(z_dout_c[8]),
	.z_dout_c_9(z_dout_c[9]),
	.z_dout_c_10(z_dout_c[10]),
	.z_dout_c_11(z_dout_c[11]),
	.z_dout_c_12(z_dout_c[12]),
	.z_dout_c_13(z_dout_c[13]),
	.z_dout_c_14(z_dout_c[14]),
	.z_dout_c_15(z_dout_c[15]),
	.z_dout_c_16(z_dout_c[16]),
	.z_dout_c_17(z_dout_c[17]),
	.z_dout_c_18(z_dout_c[18]),
	.z_dout_c_19(z_dout_c[19]),
	.z_dout_c_20(z_dout_c[20]),
	.z_dout_c_21(z_dout_c[21]),
	.z_dout_c_22(z_dout_c[22]),
	.z_dout_c_23(z_dout_c[23]),
	.wr_addr_1(z_inst_wr_addr[5]),
	.wr_addr_0(z_inst_wr_addr[4]),
	.rd_addr_1(z_inst_rd_addr[5]),
	.rd_addr_0(z_inst_rd_addr[4]),
	.z_rd_en_c(z_rd_en_c),
	.full_3_1z(z_inst_full_3),
	.full_2_1z(z_inst_full_2),
	.z_wr_en(motion_detect_inst_z_wr_en),
	.empty_RNIKEA9_1z(empty_RNIKEA9),
	.reset_c(reset_c),
	.clock_c(clock_c)
);
// @11:176
  fifo_24s_32s_6s_4_3 in_hold_inst (
	.in_hold_din_c_0(in_hold_din_c[0]),
	.in_hold_din_c_1(in_hold_din_c[1]),
	.in_hold_din_c_2(in_hold_din_c[2]),
	.in_hold_din_c_3(in_hold_din_c[3]),
	.in_hold_din_c_4(in_hold_din_c[4]),
	.in_hold_din_c_5(in_hold_din_c[5]),
	.in_hold_din_c_6(in_hold_din_c[6]),
	.in_hold_din_c_7(in_hold_din_c[7]),
	.in_hold_din_c_8(in_hold_din_c[8]),
	.in_hold_din_c_9(in_hold_din_c[9]),
	.in_hold_din_c_10(in_hold_din_c[10]),
	.in_hold_din_c_11(in_hold_din_c[11]),
	.in_hold_din_c_12(in_hold_din_c[12]),
	.in_hold_din_c_13(in_hold_din_c[13]),
	.in_hold_din_c_14(in_hold_din_c[14]),
	.in_hold_din_c_15(in_hold_din_c[15]),
	.in_hold_din_c_16(in_hold_din_c[16]),
	.in_hold_din_c_17(in_hold_din_c[17]),
	.in_hold_din_c_18(in_hold_din_c[18]),
	.in_hold_din_c_19(in_hold_din_c[19]),
	.in_hold_din_c_20(in_hold_din_c[20]),
	.in_hold_din_c_21(in_hold_din_c[21]),
	.in_hold_din_c_22(in_hold_din_c[22]),
	.in_hold_din_c_23(in_hold_din_c[23]),
	.in_hold_dout_0(in_hold_dout[0]),
	.in_hold_dout_1(in_hold_dout[1]),
	.in_hold_dout_2(in_hold_dout[2]),
	.in_hold_dout_3(in_hold_dout[3]),
	.in_hold_dout_4(in_hold_dout[4]),
	.in_hold_dout_5(in_hold_dout[5]),
	.in_hold_dout_6(in_hold_dout[6]),
	.in_hold_dout_7(in_hold_dout[7]),
	.in_hold_dout_8(in_hold_dout[8]),
	.in_hold_dout_9(in_hold_dout[9]),
	.in_hold_dout_10(in_hold_dout[10]),
	.in_hold_dout_11(in_hold_dout[11]),
	.in_hold_dout_12(in_hold_dout[12]),
	.in_hold_dout_13(in_hold_dout[13]),
	.in_hold_dout_14(in_hold_dout[14]),
	.in_hold_dout_15(in_hold_dout[15]),
	.in_hold_dout_16(in_hold_dout[16]),
	.in_hold_dout_17(in_hold_dout[17]),
	.in_hold_dout_18(in_hold_dout[18]),
	.in_hold_dout_19(in_hold_dout[19]),
	.in_hold_dout_20(in_hold_dout[20]),
	.in_hold_dout_21(in_hold_dout[21]),
	.in_hold_dout_22(in_hold_dout[22]),
	.in_hold_dout_23(in_hold_dout[23]),
	.in_hold_wr_en_c(in_hold_wr_en_c),
	.sum_1_0_0__g0_i_o4(motion_detect_inst_sum_1_0_0__g0_i_o4),
	.full_1z(in_hold_inst_full),
	.empty_1z(in_hold_inst_empty),
	.reset_c(reset_c),
	.clock_c(clock_c)
);
endmodule /* motion_detect_top */

