
salvacao.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a2c8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000368  0800a458  0800a458  0001a458  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a7c0  0800a7c0  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800a7c0  0800a7c0  0001a7c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a7c8  0800a7c8  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a7c8  0800a7c8  0001a7c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a7cc  0800a7cc  0001a7cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800a7d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000da8  200001dc  0800a9ac  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000f84  0800a9ac  00020f84  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001813b  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000035b3  00000000  00000000  00038347  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000013e0  00000000  00000000  0003b900  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001228  00000000  00000000  0003cce0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00024672  00000000  00000000  0003df08  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00011c6e  00000000  00000000  0006257a  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d1233  00000000  00000000  000741e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0014541b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006160  00000000  00000000  00145498  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a440 	.word	0x0800a440

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	0800a440 	.word	0x0800a440

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b972 	b.w	8000f44 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9e08      	ldr	r6, [sp, #32]
 8000c7e:	4604      	mov	r4, r0
 8000c80:	4688      	mov	r8, r1
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d14b      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c86:	428a      	cmp	r2, r1
 8000c88:	4615      	mov	r5, r2
 8000c8a:	d967      	bls.n	8000d5c <__udivmoddi4+0xe4>
 8000c8c:	fab2 f282 	clz	r2, r2
 8000c90:	b14a      	cbz	r2, 8000ca6 <__udivmoddi4+0x2e>
 8000c92:	f1c2 0720 	rsb	r7, r2, #32
 8000c96:	fa01 f302 	lsl.w	r3, r1, r2
 8000c9a:	fa20 f707 	lsr.w	r7, r0, r7
 8000c9e:	4095      	lsls	r5, r2
 8000ca0:	ea47 0803 	orr.w	r8, r7, r3
 8000ca4:	4094      	lsls	r4, r2
 8000ca6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000caa:	0c23      	lsrs	r3, r4, #16
 8000cac:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cb0:	fa1f fc85 	uxth.w	ip, r5
 8000cb4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cb8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cbc:	fb07 f10c 	mul.w	r1, r7, ip
 8000cc0:	4299      	cmp	r1, r3
 8000cc2:	d909      	bls.n	8000cd8 <__udivmoddi4+0x60>
 8000cc4:	18eb      	adds	r3, r5, r3
 8000cc6:	f107 30ff 	add.w	r0, r7, #4294967295
 8000cca:	f080 811b 	bcs.w	8000f04 <__udivmoddi4+0x28c>
 8000cce:	4299      	cmp	r1, r3
 8000cd0:	f240 8118 	bls.w	8000f04 <__udivmoddi4+0x28c>
 8000cd4:	3f02      	subs	r7, #2
 8000cd6:	442b      	add	r3, r5
 8000cd8:	1a5b      	subs	r3, r3, r1
 8000cda:	b2a4      	uxth	r4, r4
 8000cdc:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ce0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ce4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ce8:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cec:	45a4      	cmp	ip, r4
 8000cee:	d909      	bls.n	8000d04 <__udivmoddi4+0x8c>
 8000cf0:	192c      	adds	r4, r5, r4
 8000cf2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cf6:	f080 8107 	bcs.w	8000f08 <__udivmoddi4+0x290>
 8000cfa:	45a4      	cmp	ip, r4
 8000cfc:	f240 8104 	bls.w	8000f08 <__udivmoddi4+0x290>
 8000d00:	3802      	subs	r0, #2
 8000d02:	442c      	add	r4, r5
 8000d04:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d08:	eba4 040c 	sub.w	r4, r4, ip
 8000d0c:	2700      	movs	r7, #0
 8000d0e:	b11e      	cbz	r6, 8000d18 <__udivmoddi4+0xa0>
 8000d10:	40d4      	lsrs	r4, r2
 8000d12:	2300      	movs	r3, #0
 8000d14:	e9c6 4300 	strd	r4, r3, [r6]
 8000d18:	4639      	mov	r1, r7
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d909      	bls.n	8000d36 <__udivmoddi4+0xbe>
 8000d22:	2e00      	cmp	r6, #0
 8000d24:	f000 80eb 	beq.w	8000efe <__udivmoddi4+0x286>
 8000d28:	2700      	movs	r7, #0
 8000d2a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d2e:	4638      	mov	r0, r7
 8000d30:	4639      	mov	r1, r7
 8000d32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d36:	fab3 f783 	clz	r7, r3
 8000d3a:	2f00      	cmp	r7, #0
 8000d3c:	d147      	bne.n	8000dce <__udivmoddi4+0x156>
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	d302      	bcc.n	8000d48 <__udivmoddi4+0xd0>
 8000d42:	4282      	cmp	r2, r0
 8000d44:	f200 80fa 	bhi.w	8000f3c <__udivmoddi4+0x2c4>
 8000d48:	1a84      	subs	r4, r0, r2
 8000d4a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d4e:	2001      	movs	r0, #1
 8000d50:	4698      	mov	r8, r3
 8000d52:	2e00      	cmp	r6, #0
 8000d54:	d0e0      	beq.n	8000d18 <__udivmoddi4+0xa0>
 8000d56:	e9c6 4800 	strd	r4, r8, [r6]
 8000d5a:	e7dd      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000d5c:	b902      	cbnz	r2, 8000d60 <__udivmoddi4+0xe8>
 8000d5e:	deff      	udf	#255	; 0xff
 8000d60:	fab2 f282 	clz	r2, r2
 8000d64:	2a00      	cmp	r2, #0
 8000d66:	f040 808f 	bne.w	8000e88 <__udivmoddi4+0x210>
 8000d6a:	1b49      	subs	r1, r1, r5
 8000d6c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d70:	fa1f f885 	uxth.w	r8, r5
 8000d74:	2701      	movs	r7, #1
 8000d76:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d7a:	0c23      	lsrs	r3, r4, #16
 8000d7c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d80:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d84:	fb08 f10c 	mul.w	r1, r8, ip
 8000d88:	4299      	cmp	r1, r3
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0x124>
 8000d8c:	18eb      	adds	r3, r5, r3
 8000d8e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0x122>
 8000d94:	4299      	cmp	r1, r3
 8000d96:	f200 80cd 	bhi.w	8000f34 <__udivmoddi4+0x2bc>
 8000d9a:	4684      	mov	ip, r0
 8000d9c:	1a59      	subs	r1, r3, r1
 8000d9e:	b2a3      	uxth	r3, r4
 8000da0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000da4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000da8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dac:	fb08 f800 	mul.w	r8, r8, r0
 8000db0:	45a0      	cmp	r8, r4
 8000db2:	d907      	bls.n	8000dc4 <__udivmoddi4+0x14c>
 8000db4:	192c      	adds	r4, r5, r4
 8000db6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dba:	d202      	bcs.n	8000dc2 <__udivmoddi4+0x14a>
 8000dbc:	45a0      	cmp	r8, r4
 8000dbe:	f200 80b6 	bhi.w	8000f2e <__udivmoddi4+0x2b6>
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	eba4 0408 	sub.w	r4, r4, r8
 8000dc8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dcc:	e79f      	b.n	8000d0e <__udivmoddi4+0x96>
 8000dce:	f1c7 0c20 	rsb	ip, r7, #32
 8000dd2:	40bb      	lsls	r3, r7
 8000dd4:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000dd8:	ea4e 0e03 	orr.w	lr, lr, r3
 8000ddc:	fa01 f407 	lsl.w	r4, r1, r7
 8000de0:	fa20 f50c 	lsr.w	r5, r0, ip
 8000de4:	fa21 f30c 	lsr.w	r3, r1, ip
 8000de8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000dec:	4325      	orrs	r5, r4
 8000dee:	fbb3 f9f8 	udiv	r9, r3, r8
 8000df2:	0c2c      	lsrs	r4, r5, #16
 8000df4:	fb08 3319 	mls	r3, r8, r9, r3
 8000df8:	fa1f fa8e 	uxth.w	sl, lr
 8000dfc:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e00:	fb09 f40a 	mul.w	r4, r9, sl
 8000e04:	429c      	cmp	r4, r3
 8000e06:	fa02 f207 	lsl.w	r2, r2, r7
 8000e0a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e0e:	d90b      	bls.n	8000e28 <__udivmoddi4+0x1b0>
 8000e10:	eb1e 0303 	adds.w	r3, lr, r3
 8000e14:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e18:	f080 8087 	bcs.w	8000f2a <__udivmoddi4+0x2b2>
 8000e1c:	429c      	cmp	r4, r3
 8000e1e:	f240 8084 	bls.w	8000f2a <__udivmoddi4+0x2b2>
 8000e22:	f1a9 0902 	sub.w	r9, r9, #2
 8000e26:	4473      	add	r3, lr
 8000e28:	1b1b      	subs	r3, r3, r4
 8000e2a:	b2ad      	uxth	r5, r5
 8000e2c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e30:	fb08 3310 	mls	r3, r8, r0, r3
 8000e34:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e38:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e3c:	45a2      	cmp	sl, r4
 8000e3e:	d908      	bls.n	8000e52 <__udivmoddi4+0x1da>
 8000e40:	eb1e 0404 	adds.w	r4, lr, r4
 8000e44:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e48:	d26b      	bcs.n	8000f22 <__udivmoddi4+0x2aa>
 8000e4a:	45a2      	cmp	sl, r4
 8000e4c:	d969      	bls.n	8000f22 <__udivmoddi4+0x2aa>
 8000e4e:	3802      	subs	r0, #2
 8000e50:	4474      	add	r4, lr
 8000e52:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e56:	fba0 8902 	umull	r8, r9, r0, r2
 8000e5a:	eba4 040a 	sub.w	r4, r4, sl
 8000e5e:	454c      	cmp	r4, r9
 8000e60:	46c2      	mov	sl, r8
 8000e62:	464b      	mov	r3, r9
 8000e64:	d354      	bcc.n	8000f10 <__udivmoddi4+0x298>
 8000e66:	d051      	beq.n	8000f0c <__udivmoddi4+0x294>
 8000e68:	2e00      	cmp	r6, #0
 8000e6a:	d069      	beq.n	8000f40 <__udivmoddi4+0x2c8>
 8000e6c:	ebb1 050a 	subs.w	r5, r1, sl
 8000e70:	eb64 0403 	sbc.w	r4, r4, r3
 8000e74:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e78:	40fd      	lsrs	r5, r7
 8000e7a:	40fc      	lsrs	r4, r7
 8000e7c:	ea4c 0505 	orr.w	r5, ip, r5
 8000e80:	e9c6 5400 	strd	r5, r4, [r6]
 8000e84:	2700      	movs	r7, #0
 8000e86:	e747      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000e88:	f1c2 0320 	rsb	r3, r2, #32
 8000e8c:	fa20 f703 	lsr.w	r7, r0, r3
 8000e90:	4095      	lsls	r5, r2
 8000e92:	fa01 f002 	lsl.w	r0, r1, r2
 8000e96:	fa21 f303 	lsr.w	r3, r1, r3
 8000e9a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e9e:	4338      	orrs	r0, r7
 8000ea0:	0c01      	lsrs	r1, r0, #16
 8000ea2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ea6:	fa1f f885 	uxth.w	r8, r5
 8000eaa:	fb0e 3317 	mls	r3, lr, r7, r3
 8000eae:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000eb2:	fb07 f308 	mul.w	r3, r7, r8
 8000eb6:	428b      	cmp	r3, r1
 8000eb8:	fa04 f402 	lsl.w	r4, r4, r2
 8000ebc:	d907      	bls.n	8000ece <__udivmoddi4+0x256>
 8000ebe:	1869      	adds	r1, r5, r1
 8000ec0:	f107 3cff 	add.w	ip, r7, #4294967295
 8000ec4:	d22f      	bcs.n	8000f26 <__udivmoddi4+0x2ae>
 8000ec6:	428b      	cmp	r3, r1
 8000ec8:	d92d      	bls.n	8000f26 <__udivmoddi4+0x2ae>
 8000eca:	3f02      	subs	r7, #2
 8000ecc:	4429      	add	r1, r5
 8000ece:	1acb      	subs	r3, r1, r3
 8000ed0:	b281      	uxth	r1, r0
 8000ed2:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ed6:	fb0e 3310 	mls	r3, lr, r0, r3
 8000eda:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ede:	fb00 f308 	mul.w	r3, r0, r8
 8000ee2:	428b      	cmp	r3, r1
 8000ee4:	d907      	bls.n	8000ef6 <__udivmoddi4+0x27e>
 8000ee6:	1869      	adds	r1, r5, r1
 8000ee8:	f100 3cff 	add.w	ip, r0, #4294967295
 8000eec:	d217      	bcs.n	8000f1e <__udivmoddi4+0x2a6>
 8000eee:	428b      	cmp	r3, r1
 8000ef0:	d915      	bls.n	8000f1e <__udivmoddi4+0x2a6>
 8000ef2:	3802      	subs	r0, #2
 8000ef4:	4429      	add	r1, r5
 8000ef6:	1ac9      	subs	r1, r1, r3
 8000ef8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000efc:	e73b      	b.n	8000d76 <__udivmoddi4+0xfe>
 8000efe:	4637      	mov	r7, r6
 8000f00:	4630      	mov	r0, r6
 8000f02:	e709      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000f04:	4607      	mov	r7, r0
 8000f06:	e6e7      	b.n	8000cd8 <__udivmoddi4+0x60>
 8000f08:	4618      	mov	r0, r3
 8000f0a:	e6fb      	b.n	8000d04 <__udivmoddi4+0x8c>
 8000f0c:	4541      	cmp	r1, r8
 8000f0e:	d2ab      	bcs.n	8000e68 <__udivmoddi4+0x1f0>
 8000f10:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f14:	eb69 020e 	sbc.w	r2, r9, lr
 8000f18:	3801      	subs	r0, #1
 8000f1a:	4613      	mov	r3, r2
 8000f1c:	e7a4      	b.n	8000e68 <__udivmoddi4+0x1f0>
 8000f1e:	4660      	mov	r0, ip
 8000f20:	e7e9      	b.n	8000ef6 <__udivmoddi4+0x27e>
 8000f22:	4618      	mov	r0, r3
 8000f24:	e795      	b.n	8000e52 <__udivmoddi4+0x1da>
 8000f26:	4667      	mov	r7, ip
 8000f28:	e7d1      	b.n	8000ece <__udivmoddi4+0x256>
 8000f2a:	4681      	mov	r9, r0
 8000f2c:	e77c      	b.n	8000e28 <__udivmoddi4+0x1b0>
 8000f2e:	3802      	subs	r0, #2
 8000f30:	442c      	add	r4, r5
 8000f32:	e747      	b.n	8000dc4 <__udivmoddi4+0x14c>
 8000f34:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f38:	442b      	add	r3, r5
 8000f3a:	e72f      	b.n	8000d9c <__udivmoddi4+0x124>
 8000f3c:	4638      	mov	r0, r7
 8000f3e:	e708      	b.n	8000d52 <__udivmoddi4+0xda>
 8000f40:	4637      	mov	r7, r6
 8000f42:	e6e9      	b.n	8000d18 <__udivmoddi4+0xa0>

08000f44 <__aeabi_idiv0>:
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop

08000f48 <IMU_config>:
//includes
#include "main.h"
#include "IMU_read.h"


void IMU_config(SPI_HandleTypeDef *hspi){
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b086      	sub	sp, #24
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]

	uint8_t write_words[10];

	//accelerometer config
	write_words[0]=BMX055_RESET_REG;
 8000f50:	2314      	movs	r3, #20
 8000f52:	733b      	strb	r3, [r7, #12]
	write_words[1]=BMX055_INITIATED_SOFT_RESET; //accelerometer soft reset
 8000f54:	23b6      	movs	r3, #182	; 0xb6
 8000f56:	737b      	strb	r3, [r7, #13]
	write_words[2]=BMX055_ACC_PMU_RANGE_REG;
 8000f58:	230f      	movs	r3, #15
 8000f5a:	73bb      	strb	r3, [r7, #14]
	write_words[3]=BMX055_ACC_RANGE_2;
 8000f5c:	2303      	movs	r3, #3
 8000f5e:	73fb      	strb	r3, [r7, #15]
	write_words[4]=BMX055_ACC_PMU_BW_REG;
 8000f60:	2310      	movs	r3, #16
 8000f62:	743b      	strb	r3, [r7, #16]
	write_words[5]=BMX055_ACC_PMU_BW_7_81;
 8000f64:	2308      	movs	r3, #8
 8000f66:	747b      	strb	r3, [r7, #17]
	write_words[6]=BMX055_ACC_PMU_LPW_REG;
 8000f68:	2311      	movs	r3, #17
 8000f6a:	74bb      	strb	r3, [r7, #18]
	write_words[7]=BMX055_ACC_PMU_LPW_MODE_NOMAL|BMX055_ACC_PMU_LPW_SLEEP_DUR_0_5MS;
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	74fb      	strb	r3, [r7, #19]

	HAL_GPIO_WritePin(Accel_CS_GPIO_Port, Accel_CS_Pin, RESET);
 8000f70:	2200      	movs	r2, #0
 8000f72:	2110      	movs	r1, #16
 8000f74:	4833      	ldr	r0, [pc, #204]	; (8001044 <IMU_config+0xfc>)
 8000f76:	f002 fccd 	bl	8003914 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(hspi, write_words, 8, 2000);
 8000f7a:	f107 010c 	add.w	r1, r7, #12
 8000f7e:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000f82:	2208      	movs	r2, #8
 8000f84:	6878      	ldr	r0, [r7, #4]
 8000f86:	f004 fcf7 	bl	8005978 <HAL_SPI_Transmit>
	HAL_Delay(100);
 8000f8a:	2064      	movs	r0, #100	; 0x64
 8000f8c:	f001 fa84 	bl	8002498 <HAL_Delay>
	  	  HAL_Delay(100);
	  	  HAL_SPI_Transmit(&hspi1, write_words+4, 2, 2000);
	  	  HAL_Delay(100);
	  	  HAL_SPI_Transmit(&hspi1, write_words+6, 2, 2000);
	  	  HAL_Delay(100);*/
	HAL_GPIO_WritePin(Accel_CS_GPIO_Port, Accel_CS_Pin, SET);
 8000f90:	2201      	movs	r2, #1
 8000f92:	2110      	movs	r1, #16
 8000f94:	482b      	ldr	r0, [pc, #172]	; (8001044 <IMU_config+0xfc>)
 8000f96:	f002 fcbd 	bl	8003914 <HAL_GPIO_WritePin>

	// gyroscope config
	write_words[0]=BMX055_RESET_REG;
 8000f9a:	2314      	movs	r3, #20
 8000f9c:	733b      	strb	r3, [r7, #12]
	write_words[1]=BMX055_INITIATED_SOFT_RESET;
 8000f9e:	23b6      	movs	r3, #182	; 0xb6
 8000fa0:	737b      	strb	r3, [r7, #13]
	write_words[2]=BMX055_GYRO_RANGE_REG;
 8000fa2:	230f      	movs	r3, #15
 8000fa4:	73bb      	strb	r3, [r7, #14]
	write_words[3]=BMX055_GYRO_RANGE_262_4; // Select Gyro Range(262.4 LSB//s)
 8000fa6:	2304      	movs	r3, #4
 8000fa8:	73fb      	strb	r3, [r7, #15]
	write_words[4]=BMX055_GYRO_BW_REG;
 8000faa:	2310      	movs	r3, #16
 8000fac:	743b      	strb	r3, [r7, #16]
	write_words[5]=BMX055_GYRO_BW_64; // Select Gyro BW   (32Hz)
 8000fae:	2306      	movs	r3, #6
 8000fb0:	747b      	strb	r3, [r7, #17]
	write_words[6]=BMX055_GYRO_LPM1_REG;
 8000fb2:	2311      	movs	r3, #17
 8000fb4:	74bb      	strb	r3, [r7, #18]
	write_words[7]=BMX055_GYRO_LPM1_MODE_NOMAL|BMX055_GYRO_LPM1_SLEEP_DUR_2MS;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	74fb      	strb	r3, [r7, #19]
	HAL_GPIO_WritePin(Gyro_CS_GPIO_Port, Gyro_CS_Pin, RESET);
 8000fba:	2200      	movs	r2, #0
 8000fbc:	2104      	movs	r1, #4
 8000fbe:	4822      	ldr	r0, [pc, #136]	; (8001048 <IMU_config+0x100>)
 8000fc0:	f002 fca8 	bl	8003914 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(hspi, write_words, 8, 2000);
 8000fc4:	f107 010c 	add.w	r1, r7, #12
 8000fc8:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000fcc:	2208      	movs	r2, #8
 8000fce:	6878      	ldr	r0, [r7, #4]
 8000fd0:	f004 fcd2 	bl	8005978 <HAL_SPI_Transmit>
	HAL_Delay(100);
 8000fd4:	2064      	movs	r0, #100	; 0x64
 8000fd6:	f001 fa5f 	bl	8002498 <HAL_Delay>
	HAL_GPIO_WritePin(Gyro_CS_GPIO_Port, Gyro_CS_Pin, SET);
 8000fda:	2201      	movs	r2, #1
 8000fdc:	2104      	movs	r1, #4
 8000fde:	481a      	ldr	r0, [pc, #104]	; (8001048 <IMU_config+0x100>)
 8000fe0:	f002 fc98 	bl	8003914 <HAL_GPIO_WritePin>

	// magnetometer config
	write_words[0]=BMX055_RESET_REG;
 8000fe4:	2314      	movs	r3, #20
 8000fe6:	733b      	strb	r3, [r7, #12]
	write_words[1]=BMX055_INITIATED_SOFT_RESET;
 8000fe8:	23b6      	movs	r3, #182	; 0xb6
 8000fea:	737b      	strb	r3, [r7, #13]
	write_words[2]=BMX055_MAG_POW_CTL_REG;
 8000fec:	234b      	movs	r3, #75	; 0x4b
 8000fee:	73bb      	strb	r3, [r7, #14]
	write_words[3]=BMX055_MAG_POW_CTL_SLEEP_MODE; // Select Sleep mode
 8000ff0:	2301      	movs	r3, #1
 8000ff2:	73fb      	strb	r3, [r7, #15]
	write_words[4]=BMX055_MAG_ADV_OP_OUTPUT_REG;
 8000ff4:	234c      	movs	r3, #76	; 0x4c
 8000ff6:	743b      	strb	r3, [r7, #16]
	write_words[5]=BMX055_MAG_DATA_RATE_10; // (NomalMode, ODR 10Hz)
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	747b      	strb	r3, [r7, #17]
	write_words[6]=BMX055_MAG_REP_XY_REG;
 8000ffc:	2351      	movs	r3, #81	; 0x51
 8000ffe:	74bb      	strb	r3, [r7, #18]
	write_words[7]=0x04; // Repetitions for X-Y Axis  0x04 -> 0b00000100 -> (1+2(2^2)) = 9
 8001000:	2304      	movs	r3, #4
 8001002:	74fb      	strb	r3, [r7, #19]
	write_words[8]=BMX055_MAG_REP_Z_REG;
 8001004:	2352      	movs	r3, #82	; 0x52
 8001006:	753b      	strb	r3, [r7, #20]
	write_words[9]= 0x0F; // Repetitions for Z-Axis  0x0F-> 0b00001111-> (1 +(2^0 + 2^1 + 2^2 + 2^3) = 15
 8001008:	230f      	movs	r3, #15
 800100a:	757b      	strb	r3, [r7, #21]
	HAL_GPIO_WritePin(Magnet_CS_GPIO_Port, Magnet_CS_Pin, RESET);
 800100c:	2200      	movs	r2, #0
 800100e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001012:	480d      	ldr	r0, [pc, #52]	; (8001048 <IMU_config+0x100>)
 8001014:	f002 fc7e 	bl	8003914 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(hspi, write_words, 10, 2000);
 8001018:	f107 010c 	add.w	r1, r7, #12
 800101c:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001020:	220a      	movs	r2, #10
 8001022:	6878      	ldr	r0, [r7, #4]
 8001024:	f004 fca8 	bl	8005978 <HAL_SPI_Transmit>
	HAL_Delay(100);
 8001028:	2064      	movs	r0, #100	; 0x64
 800102a:	f001 fa35 	bl	8002498 <HAL_Delay>
	HAL_GPIO_WritePin(Magnet_CS_GPIO_Port, Magnet_CS_Pin, SET);
 800102e:	2201      	movs	r2, #1
 8001030:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001034:	4804      	ldr	r0, [pc, #16]	; (8001048 <IMU_config+0x100>)
 8001036:	f002 fc6d 	bl	8003914 <HAL_GPIO_WritePin>

}
 800103a:	bf00      	nop
 800103c:	3718      	adds	r7, #24
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}
 8001042:	bf00      	nop
 8001044:	40020000 	.word	0x40020000
 8001048:	40020400 	.word	0x40020400

0800104c <IMU_acc_read>:

void IMU_acc_read(SPI_HandleTypeDef *hspi, int *accel_data){
 800104c:	b580      	push	{r7, lr}
 800104e:	b086      	sub	sp, #24
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
 8001054:	6039      	str	r1, [r7, #0]
	uint8_t write_data=BMX055_ACC_DATA_START_REG;
 8001056:	2382      	movs	r3, #130	; 0x82
 8001058:	74fb      	strb	r3, [r7, #19]
	uint8_t store_data[6];

	HAL_GPIO_WritePin(Accel_CS_GPIO_Port, Accel_CS_Pin, RESET); //read acceloremeter data
 800105a:	2200      	movs	r2, #0
 800105c:	2110      	movs	r1, #16
 800105e:	4836      	ldr	r0, [pc, #216]	; (8001138 <IMU_acc_read+0xec>)
 8001060:	f002 fc58 	bl	8003914 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(hspi, &write_data, 1, 2000);
 8001064:	f107 0113 	add.w	r1, r7, #19
 8001068:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800106c:	2201      	movs	r2, #1
 800106e:	6878      	ldr	r0, [r7, #4]
 8001070:	f004 fc82 	bl	8005978 <HAL_SPI_Transmit>
	for (int i = 0; i < 6; i++)
 8001074:	2300      	movs	r3, #0
 8001076:	617b      	str	r3, [r7, #20]
 8001078:	e00c      	b.n	8001094 <IMU_acc_read+0x48>
	{
		HAL_SPI_Receive(hspi, store_data+i, 1, 2000);
 800107a:	697b      	ldr	r3, [r7, #20]
 800107c:	f107 020c 	add.w	r2, r7, #12
 8001080:	18d1      	adds	r1, r2, r3
 8001082:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001086:	2201      	movs	r2, #1
 8001088:	6878      	ldr	r0, [r7, #4]
 800108a:	f004 fda9 	bl	8005be0 <HAL_SPI_Receive>
	for (int i = 0; i < 6; i++)
 800108e:	697b      	ldr	r3, [r7, #20]
 8001090:	3301      	adds	r3, #1
 8001092:	617b      	str	r3, [r7, #20]
 8001094:	697b      	ldr	r3, [r7, #20]
 8001096:	2b05      	cmp	r3, #5
 8001098:	ddef      	ble.n	800107a <IMU_acc_read+0x2e>
		//readI2c(accl_addr, BMX055_ACC_DATA_START_REG+i, 1, &accl_data[i]);
	}
	HAL_GPIO_WritePin(Accel_CS_GPIO_Port, Accel_CS_Pin, SET);
 800109a:	2201      	movs	r2, #1
 800109c:	2110      	movs	r1, #16
 800109e:	4826      	ldr	r0, [pc, #152]	; (8001138 <IMU_acc_read+0xec>)
 80010a0:	f002 fc38 	bl	8003914 <HAL_GPIO_WritePin>
	accel_data[0]=((store_data[1]<<4)+(store_data[0]>>4));
 80010a4:	7b7b      	ldrb	r3, [r7, #13]
 80010a6:	011b      	lsls	r3, r3, #4
 80010a8:	7b3a      	ldrb	r2, [r7, #12]
 80010aa:	0912      	lsrs	r2, r2, #4
 80010ac:	b2d2      	uxtb	r2, r2
 80010ae:	441a      	add	r2, r3
 80010b0:	683b      	ldr	r3, [r7, #0]
 80010b2:	601a      	str	r2, [r3, #0]
	accel_data[1]=((store_data[3]<<4)+(store_data[2]>>4));
 80010b4:	7bfb      	ldrb	r3, [r7, #15]
 80010b6:	011a      	lsls	r2, r3, #4
 80010b8:	7bbb      	ldrb	r3, [r7, #14]
 80010ba:	091b      	lsrs	r3, r3, #4
 80010bc:	b2db      	uxtb	r3, r3
 80010be:	4619      	mov	r1, r3
 80010c0:	683b      	ldr	r3, [r7, #0]
 80010c2:	3304      	adds	r3, #4
 80010c4:	440a      	add	r2, r1
 80010c6:	601a      	str	r2, [r3, #0]
	accel_data[2]=((store_data[5]<<4)+(store_data[4]>>4));
 80010c8:	7c7b      	ldrb	r3, [r7, #17]
 80010ca:	011a      	lsls	r2, r3, #4
 80010cc:	7c3b      	ldrb	r3, [r7, #16]
 80010ce:	091b      	lsrs	r3, r3, #4
 80010d0:	b2db      	uxtb	r3, r3
 80010d2:	4619      	mov	r1, r3
 80010d4:	683b      	ldr	r3, [r7, #0]
 80010d6:	3308      	adds	r3, #8
 80010d8:	440a      	add	r2, r1
 80010da:	601a      	str	r2, [r3, #0]
	HAL_Delay(100);
 80010dc:	2064      	movs	r0, #100	; 0x64
 80010de:	f001 f9db 	bl	8002498 <HAL_Delay>

	if (accel_data[0] > 2047)
 80010e2:	683b      	ldr	r3, [r7, #0]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80010ea:	db05      	blt.n	80010f8 <IMU_acc_read+0xac>
	{
		accel_data[0] -= 4096;
 80010ec:	683b      	ldr	r3, [r7, #0]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	f5a3 5280 	sub.w	r2, r3, #4096	; 0x1000
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	601a      	str	r2, [r3, #0]
		//accel_data[0] = accel_data[0]*0.00098;
	}
	if (accel_data[1]> 2047)
 80010f8:	683b      	ldr	r3, [r7, #0]
 80010fa:	3304      	adds	r3, #4
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001102:	db07      	blt.n	8001114 <IMU_acc_read+0xc8>
	{
		accel_data[1] -= 4096;
 8001104:	683b      	ldr	r3, [r7, #0]
 8001106:	3304      	adds	r3, #4
 8001108:	681a      	ldr	r2, [r3, #0]
 800110a:	683b      	ldr	r3, [r7, #0]
 800110c:	3304      	adds	r3, #4
 800110e:	f5a2 5280 	sub.w	r2, r2, #4096	; 0x1000
 8001112:	601a      	str	r2, [r3, #0]
		//accel_data[1] = accel_data[1]*0.00098;
	}
	if (accel_data[2] > 2047)
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	3308      	adds	r3, #8
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800111e:	db07      	blt.n	8001130 <IMU_acc_read+0xe4>
	{
		accel_data[2] -= 4096;
 8001120:	683b      	ldr	r3, [r7, #0]
 8001122:	3308      	adds	r3, #8
 8001124:	681a      	ldr	r2, [r3, #0]
 8001126:	683b      	ldr	r3, [r7, #0]
 8001128:	3308      	adds	r3, #8
 800112a:	f5a2 5280 	sub.w	r2, r2, #4096	; 0x1000
 800112e:	601a      	str	r2, [r3, #0]
		//accel_data[2] = accel_data[2]*0.00098;
	}
}
 8001130:	bf00      	nop
 8001132:	3718      	adds	r7, #24
 8001134:	46bd      	mov	sp, r7
 8001136:	bd80      	pop	{r7, pc}
 8001138:	40020000 	.word	0x40020000

0800113c <IMU_gyro_read>:

void IMU_gyro_read(SPI_HandleTypeDef *hspi, int *gyro_data){
 800113c:	b580      	push	{r7, lr}
 800113e:	b086      	sub	sp, #24
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
 8001144:	6039      	str	r1, [r7, #0]
	uint8_t write_data=BMX055_GYRO_DATA_START_REG;
 8001146:	2382      	movs	r3, #130	; 0x82
 8001148:	74fb      	strb	r3, [r7, #19]
	uint8_t store_data[6];

	HAL_GPIO_WritePin(Gyro_CS_GPIO_Port, Gyro_CS_Pin, RESET); //read acceloremeter data
 800114a:	2200      	movs	r2, #0
 800114c:	2104      	movs	r1, #4
 800114e:	4833      	ldr	r0, [pc, #204]	; (800121c <IMU_gyro_read+0xe0>)
 8001150:	f002 fbe0 	bl	8003914 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(hspi, &write_data, 1, 2000);
 8001154:	f107 0113 	add.w	r1, r7, #19
 8001158:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800115c:	2201      	movs	r2, #1
 800115e:	6878      	ldr	r0, [r7, #4]
 8001160:	f004 fc0a 	bl	8005978 <HAL_SPI_Transmit>
	for (int i = 0; i < 6; i++)
 8001164:	2300      	movs	r3, #0
 8001166:	617b      	str	r3, [r7, #20]
 8001168:	e00c      	b.n	8001184 <IMU_gyro_read+0x48>
	{
		HAL_SPI_Receive(hspi, store_data+i, 1, 2000);
 800116a:	697b      	ldr	r3, [r7, #20]
 800116c:	f107 020c 	add.w	r2, r7, #12
 8001170:	18d1      	adds	r1, r2, r3
 8001172:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001176:	2201      	movs	r2, #1
 8001178:	6878      	ldr	r0, [r7, #4]
 800117a:	f004 fd31 	bl	8005be0 <HAL_SPI_Receive>
	for (int i = 0; i < 6; i++)
 800117e:	697b      	ldr	r3, [r7, #20]
 8001180:	3301      	adds	r3, #1
 8001182:	617b      	str	r3, [r7, #20]
 8001184:	697b      	ldr	r3, [r7, #20]
 8001186:	2b05      	cmp	r3, #5
 8001188:	ddef      	ble.n	800116a <IMU_gyro_read+0x2e>
		//readI2c(accl_addr, BMX055_ACC_DATA_START_REG+i, 1, &accl_data[i]);
	}
	HAL_GPIO_WritePin(Gyro_CS_GPIO_Port, Gyro_CS_Pin, SET);
 800118a:	2201      	movs	r2, #1
 800118c:	2104      	movs	r1, #4
 800118e:	4823      	ldr	r0, [pc, #140]	; (800121c <IMU_gyro_read+0xe0>)
 8001190:	f002 fbc0 	bl	8003914 <HAL_GPIO_WritePin>
	gyro_data[0]=((store_data[1]<<8)+(store_data[0]));
 8001194:	7b7b      	ldrb	r3, [r7, #13]
 8001196:	021b      	lsls	r3, r3, #8
 8001198:	7b3a      	ldrb	r2, [r7, #12]
 800119a:	441a      	add	r2, r3
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	601a      	str	r2, [r3, #0]
	gyro_data[1]=((store_data[3]<<8)+(store_data[2]));
 80011a0:	7bfb      	ldrb	r3, [r7, #15]
 80011a2:	021a      	lsls	r2, r3, #8
 80011a4:	7bbb      	ldrb	r3, [r7, #14]
 80011a6:	4619      	mov	r1, r3
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	3304      	adds	r3, #4
 80011ac:	440a      	add	r2, r1
 80011ae:	601a      	str	r2, [r3, #0]
	gyro_data[2]=((store_data[5]<<8)+(store_data[4]));
 80011b0:	7c7b      	ldrb	r3, [r7, #17]
 80011b2:	021a      	lsls	r2, r3, #8
 80011b4:	7c3b      	ldrb	r3, [r7, #16]
 80011b6:	4619      	mov	r1, r3
 80011b8:	683b      	ldr	r3, [r7, #0]
 80011ba:	3308      	adds	r3, #8
 80011bc:	440a      	add	r2, r1
 80011be:	601a      	str	r2, [r3, #0]
	HAL_Delay(100);
 80011c0:	2064      	movs	r0, #100	; 0x64
 80011c2:	f001 f969 	bl	8002498 <HAL_Delay>

	if (gyro_data[0] > 32767)
 80011c6:	683b      	ldr	r3, [r7, #0]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80011ce:	db05      	blt.n	80011dc <IMU_gyro_read+0xa0>
	{
		gyro_data[0] -= 65536;
 80011d0:	683b      	ldr	r3, [r7, #0]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	f5a3 3280 	sub.w	r2, r3, #65536	; 0x10000
 80011d8:	683b      	ldr	r3, [r7, #0]
 80011da:	601a      	str	r2, [r3, #0]
		//accel_data[0] = accel_data[0]*0.00098;
	}
	if (gyro_data[1]> 32767)
 80011dc:	683b      	ldr	r3, [r7, #0]
 80011de:	3304      	adds	r3, #4
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80011e6:	db07      	blt.n	80011f8 <IMU_gyro_read+0xbc>
	{
		gyro_data[1] -= 65536;
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	3304      	adds	r3, #4
 80011ec:	681a      	ldr	r2, [r3, #0]
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	3304      	adds	r3, #4
 80011f2:	f5a2 3280 	sub.w	r2, r2, #65536	; 0x10000
 80011f6:	601a      	str	r2, [r3, #0]
		//accel_data[1] = accel_data[1]*0.00098;
	}
	if (gyro_data[2] > 32767)
 80011f8:	683b      	ldr	r3, [r7, #0]
 80011fa:	3308      	adds	r3, #8
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001202:	db07      	blt.n	8001214 <IMU_gyro_read+0xd8>
	{
		gyro_data[2] -= 65536;
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	3308      	adds	r3, #8
 8001208:	681a      	ldr	r2, [r3, #0]
 800120a:	683b      	ldr	r3, [r7, #0]
 800120c:	3308      	adds	r3, #8
 800120e:	f5a2 3280 	sub.w	r2, r2, #65536	; 0x10000
 8001212:	601a      	str	r2, [r3, #0]
		//accel_data[2] = accel_data[2]*0.00098;
	}
}
 8001214:	bf00      	nop
 8001216:	3718      	adds	r7, #24
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}
 800121c:	40020400 	.word	0x40020400

08001220 <adcInt2Volt>:
#include "adcUnitConversion.h"
#include "stdio.h"
#include "math.h"
#include "main.h"

float adcInt2Volt (unsigned long int ADCReading){
 8001220:	b590      	push	{r4, r7, lr}
 8001222:	b083      	sub	sp, #12
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]

	//ADCVREF reference voltage = ?
	return ((float)ADCReading/(1 << 12 ))*ADCVREF;
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	ee07 3a90 	vmov	s15, r3
 800122e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001232:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8001270 <adcInt2Volt+0x50>
 8001236:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800123a:	ee16 0a90 	vmov	r0, s13
 800123e:	f7ff f983 	bl	8000548 <__aeabi_f2d>
 8001242:	a309      	add	r3, pc, #36	; (adr r3, 8001268 <adcInt2Volt+0x48>)
 8001244:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001248:	f7ff f9d6 	bl	80005f8 <__aeabi_dmul>
 800124c:	4603      	mov	r3, r0
 800124e:	460c      	mov	r4, r1
 8001250:	4618      	mov	r0, r3
 8001252:	4621      	mov	r1, r4
 8001254:	f7ff fca8 	bl	8000ba8 <__aeabi_d2f>
 8001258:	4603      	mov	r3, r0
 800125a:	ee07 3a90 	vmov	s15, r3
}
 800125e:	eeb0 0a67 	vmov.f32	s0, s15
 8001262:	370c      	adds	r7, #12
 8001264:	46bd      	mov	sp, r7
 8001266:	bd90      	pop	{r4, r7, pc}
 8001268:	66666666 	.word	0x66666666
 800126c:	400a6666 	.word	0x400a6666
 8001270:	45800000 	.word	0x45800000

08001274 <motorTemp>:
	T = m*(adcInt2Volt(adcReading))+b;

	return T;
}

float motorTemp (unsigned long int adcReading){
 8001274:	b580      	push	{r7, lr}
 8001276:	b08c      	sub	sp, #48	; 0x30
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]

	int Rmin = 1600, Rmax = 4000;   //resistance
 800127c:	f44f 63c8 	mov.w	r3, #1600	; 0x640
 8001280:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001282:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 8001286:	62bb      	str	r3, [r7, #40]	; 0x28
	float Vmin = 0.05, Vmax = 3.25; //voltage
 8001288:	4b23      	ldr	r3, [pc, #140]	; (8001318 <motorTemp+0xa4>)
 800128a:	627b      	str	r3, [r7, #36]	; 0x24
 800128c:	4b23      	ldr	r3, [pc, #140]	; (800131c <motorTemp+0xa8>)
 800128e:	623b      	str	r3, [r7, #32]
	int Tmin=0, Tmax=150;			//temperature
 8001290:	2300      	movs	r3, #0
 8001292:	61fb      	str	r3, [r7, #28]
 8001294:	2396      	movs	r3, #150	; 0x96
 8001296:	61bb      	str	r3, [r7, #24]

	float m, b, Rt, T;
	m = b = Rt = T = 0;
 8001298:	f04f 0300 	mov.w	r3, #0
 800129c:	617b      	str	r3, [r7, #20]
 800129e:	697b      	ldr	r3, [r7, #20]
 80012a0:	613b      	str	r3, [r7, #16]
 80012a2:	693b      	ldr	r3, [r7, #16]
 80012a4:	60fb      	str	r3, [r7, #12]
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	60bb      	str	r3, [r7, #8]

	m = (Tmin-Tmax)/(Vmin-Vmax);
 80012aa:	69fa      	ldr	r2, [r7, #28]
 80012ac:	69bb      	ldr	r3, [r7, #24]
 80012ae:	1ad3      	subs	r3, r2, r3
 80012b0:	ee07 3a90 	vmov	s15, r3
 80012b4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80012b8:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80012bc:	edd7 7a08 	vldr	s15, [r7, #32]
 80012c0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80012c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80012c8:	edc7 7a02 	vstr	s15, [r7, #8]
	b = Tmin-Vmin*m;
 80012cc:	69fb      	ldr	r3, [r7, #28]
 80012ce:	ee07 3a90 	vmov	s15, r3
 80012d2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012d6:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 80012da:	edd7 7a02 	vldr	s15, [r7, #8]
 80012de:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80012e2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012e6:	edc7 7a03 	vstr	s15, [r7, #12]

	T = m*(adcInt2Volt(adcReading))+b;
 80012ea:	6878      	ldr	r0, [r7, #4]
 80012ec:	f7ff ff98 	bl	8001220 <adcInt2Volt>
 80012f0:	eeb0 7a40 	vmov.f32	s14, s0
 80012f4:	edd7 7a02 	vldr	s15, [r7, #8]
 80012f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012fc:	ed97 7a03 	vldr	s14, [r7, #12]
 8001300:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001304:	edc7 7a05 	vstr	s15, [r7, #20]

	return T;
 8001308:	697b      	ldr	r3, [r7, #20]
 800130a:	ee07 3a90 	vmov	s15, r3

}
 800130e:	eeb0 0a67 	vmov.f32	s0, s15
 8001312:	3730      	adds	r7, #48	; 0x30
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}
 8001318:	3d4ccccd 	.word	0x3d4ccccd
 800131c:	40500000 	.word	0x40500000

08001320 <motorSpeed>:
 */

#include "main.h"
#include "encoderMode.h"

int motorSpeed (uint32_t *cnt1, uint32_t *tick, TIM_HandleTypeDef htim2){
 8001320:	b082      	sub	sp, #8
 8001322:	b590      	push	{r4, r7, lr}
 8001324:	ed2d 8b02 	vpush	{d8}
 8001328:	b087      	sub	sp, #28
 800132a:	af00      	add	r7, sp, #0
 800132c:	6078      	str	r0, [r7, #4]
 800132e:	6039      	str	r1, [r7, #0]
 8001330:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8001334:	e881 000c 	stmia.w	r1, {r2, r3}

	uint32_t cnt2 = __HAL_TIM_GET_COUNTER(&htim2);
 8001338:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800133a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800133c:	613b      	str	r3, [r7, #16]
	int diff = 0;
 800133e:	2300      	movs	r3, #0
 8001340:	617b      	str	r3, [r7, #20]

	printf("cnt1 = %lu counter2 = %lu\n",*cnt1,cnt2);
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	693a      	ldr	r2, [r7, #16]
 8001348:	4619      	mov	r1, r3
 800134a:	483d      	ldr	r0, [pc, #244]	; (8001440 <motorSpeed+0x120>)
 800134c:	f006 ff8e 	bl	800826c <iprintf>

	if(__HAL_TIM_IS_TIM_COUNTING_DOWN(&htim2)){
 8001350:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	f003 0310 	and.w	r3, r3, #16
 8001358:	2b10      	cmp	r3, #16
 800135a:	d113      	bne.n	8001384 <motorSpeed+0x64>
		if(cnt2 < *cnt1)
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	693a      	ldr	r2, [r7, #16]
 8001362:	429a      	cmp	r2, r3
 8001364:	d205      	bcs.n	8001372 <motorSpeed+0x52>
			diff = *cnt1 - cnt2;
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681a      	ldr	r2, [r3, #0]
 800136a:	693b      	ldr	r3, [r7, #16]
 800136c:	1ad3      	subs	r3, r2, r3
 800136e:	617b      	str	r3, [r7, #20]
 8001370:	e01b      	b.n	80013aa <motorSpeed+0x8a>
		else
			diff = (65535 - cnt2) + *cnt1;
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681a      	ldr	r2, [r3, #0]
 8001376:	693b      	ldr	r3, [r7, #16]
 8001378:	1ad3      	subs	r3, r2, r3
 800137a:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 800137e:	33ff      	adds	r3, #255	; 0xff
 8001380:	617b      	str	r3, [r7, #20]
 8001382:	e012      	b.n	80013aa <motorSpeed+0x8a>
	} else {
		if(cnt2 > *cnt1)
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	693a      	ldr	r2, [r7, #16]
 800138a:	429a      	cmp	r2, r3
 800138c:	d905      	bls.n	800139a <motorSpeed+0x7a>
			diff = cnt2 - *cnt1;
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	693a      	ldr	r2, [r7, #16]
 8001394:	1ad3      	subs	r3, r2, r3
 8001396:	617b      	str	r3, [r7, #20]
 8001398:	e007      	b.n	80013aa <motorSpeed+0x8a>
		else
			diff = (65535 - *cnt1) + cnt2;
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	693a      	ldr	r2, [r7, #16]
 80013a0:	1ad3      	subs	r3, r2, r3
 80013a2:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 80013a6:	33ff      	adds	r3, #255	; 0xff
 80013a8:	617b      	str	r3, [r7, #20]
	}



	printf("diff = %d\n", diff);
 80013aa:	6979      	ldr	r1, [r7, #20]
 80013ac:	4825      	ldr	r0, [pc, #148]	; (8001444 <motorSpeed+0x124>)
 80013ae:	f006 ff5d 	bl	800826c <iprintf>
	//float speed = (((float)(diff)/8)*60)*2;  //((diff/8)*60)/0.02;  // change when sysTimer configured
	float speed = (((float)(diff)/4)*60)/(HAL_GetTick() - *tick)*0.001;
 80013b2:	697b      	ldr	r3, [r7, #20]
 80013b4:	ee07 3a90 	vmov	s15, r3
 80013b8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013bc:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 80013c0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013c4:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8001448 <motorSpeed+0x128>
 80013c8:	ee27 8a87 	vmul.f32	s16, s15, s14
 80013cc:	f001 f858 	bl	8002480 <HAL_GetTick>
 80013d0:	4602      	mov	r2, r0
 80013d2:	683b      	ldr	r3, [r7, #0]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	1ad3      	subs	r3, r2, r3
 80013d8:	ee07 3a90 	vmov	s15, r3
 80013dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80013e0:	ee88 7a27 	vdiv.f32	s14, s16, s15
 80013e4:	ee17 0a10 	vmov	r0, s14
 80013e8:	f7ff f8ae 	bl	8000548 <__aeabi_f2d>
 80013ec:	a312      	add	r3, pc, #72	; (adr r3, 8001438 <motorSpeed+0x118>)
 80013ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013f2:	f7ff f901 	bl	80005f8 <__aeabi_dmul>
 80013f6:	4603      	mov	r3, r0
 80013f8:	460c      	mov	r4, r1
 80013fa:	4618      	mov	r0, r3
 80013fc:	4621      	mov	r1, r4
 80013fe:	f7ff fbd3 	bl	8000ba8 <__aeabi_d2f>
 8001402:	4603      	mov	r3, r0
 8001404:	60fb      	str	r3, [r7, #12]


	*tick = HAL_GetTick();
 8001406:	f001 f83b 	bl	8002480 <HAL_GetTick>
 800140a:	4602      	mov	r2, r0
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	601a      	str	r2, [r3, #0]
	*cnt1 = cnt2;
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	693a      	ldr	r2, [r7, #16]
 8001414:	601a      	str	r2, [r3, #0]
	//printf("aqui %f\n",speed);
	return speed;
 8001416:	edd7 7a03 	vldr	s15, [r7, #12]
 800141a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800141e:	ee17 3a90 	vmov	r3, s15
}
 8001422:	4618      	mov	r0, r3
 8001424:	371c      	adds	r7, #28
 8001426:	46bd      	mov	sp, r7
 8001428:	ecbd 8b02 	vpop	{d8}
 800142c:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8001430:	b002      	add	sp, #8
 8001432:	4770      	bx	lr
 8001434:	f3af 8000 	nop.w
 8001438:	d2f1a9fc 	.word	0xd2f1a9fc
 800143c:	3f50624d 	.word	0x3f50624d
 8001440:	0800a458 	.word	0x0800a458
 8001444:	0800a474 	.word	0x0800a474
 8001448:	42700000 	.word	0x42700000

0800144c <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 800144c:	b480      	push	{r7}
 800144e:	b083      	sub	sp, #12
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001454:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001458:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 800145c:	f003 0301 	and.w	r3, r3, #1
 8001460:	2b00      	cmp	r3, #0
 8001462:	d013      	beq.n	800148c <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8001464:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001468:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 800146c:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001470:	2b00      	cmp	r3, #0
 8001472:	d00b      	beq.n	800148c <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8001474:	e000      	b.n	8001478 <ITM_SendChar+0x2c>
    {
      __NOP();
 8001476:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8001478:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	2b00      	cmp	r3, #0
 8001480:	d0f9      	beq.n	8001476 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8001482:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001486:	687a      	ldr	r2, [r7, #4]
 8001488:	b2d2      	uxtb	r2, r2
 800148a:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 800148c:	687b      	ldr	r3, [r7, #4]
}
 800148e:	4618      	mov	r0, r3
 8001490:	370c      	adds	r7, #12
 8001492:	46bd      	mov	sp, r7
 8001494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001498:	4770      	bx	lr
	...

0800149c <HAL_ADC_ConvCpltCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800149c:	b480      	push	{r7}
 800149e:	b085      	sub	sp, #20
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
	if(hadc->Instance == ADC1){
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	4a0c      	ldr	r2, [pc, #48]	; (80014dc <HAL_ADC_ConvCpltCallback+0x40>)
 80014aa:	4293      	cmp	r3, r2
 80014ac:	d110      	bne.n	80014d0 <HAL_ADC_ConvCpltCallback+0x34>
		for(int i=0; i < NR_ADC_CHANNELS; i++)
 80014ae:	2300      	movs	r3, #0
 80014b0:	60fb      	str	r3, [r7, #12]
 80014b2:	e00a      	b.n	80014ca <HAL_ADC_ConvCpltCallback+0x2e>
			{
				adc_dma[i]=buffer_dma[i];
 80014b4:	4a0a      	ldr	r2, [pc, #40]	; (80014e0 <HAL_ADC_ConvCpltCallback+0x44>)
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80014bc:	4909      	ldr	r1, [pc, #36]	; (80014e4 <HAL_ADC_ConvCpltCallback+0x48>)
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(int i=0; i < NR_ADC_CHANNELS; i++)
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	3301      	adds	r3, #1
 80014c8:	60fb      	str	r3, [r7, #12]
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	2b02      	cmp	r3, #2
 80014ce:	ddf1      	ble.n	80014b4 <HAL_ADC_ConvCpltCallback+0x18>
			}

		//printf("buff %lu\n", adc_dma[0]);
	}
}
 80014d0:	bf00      	nop
 80014d2:	3714      	adds	r7, #20
 80014d4:	46bd      	mov	sp, r7
 80014d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014da:	4770      	bx	lr
 80014dc:	40012000 	.word	0x40012000
 80014e0:	200007a8 	.word	0x200007a8
 80014e4:	200004b0 	.word	0x200004b0

080014e8 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80014e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014ea:	b091      	sub	sp, #68	; 0x44
 80014ec:	af0e      	add	r7, sp, #56	; 0x38
 80014ee:	6078      	str	r0, [r7, #4]

	//UNUSED(htim); ser preciso?

	//counter2 = __HAL_TIM_GET_COUNTER(&htim2);
	//printf("%lu\n", HAL_GetTick());
	speed = motorSpeed(&counter1, &tick, htim2);
 80014f0:	4e0f      	ldr	r6, [pc, #60]	; (8001530 <HAL_TIM_PeriodElapsedCallback+0x48>)
 80014f2:	466d      	mov	r5, sp
 80014f4:	f106 0408 	add.w	r4, r6, #8
 80014f8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80014fa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80014fc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80014fe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001500:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001502:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001504:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001508:	e885 0003 	stmia.w	r5, {r0, r1}
 800150c:	e896 000c 	ldmia.w	r6, {r2, r3}
 8001510:	4908      	ldr	r1, [pc, #32]	; (8001534 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8001512:	4809      	ldr	r0, [pc, #36]	; (8001538 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8001514:	f7ff ff04 	bl	8001320 <motorSpeed>
 8001518:	ee07 0a90 	vmov	s15, r0
 800151c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001520:	4b06      	ldr	r3, [pc, #24]	; (800153c <HAL_TIM_PeriodElapsedCallback+0x54>)
 8001522:	edc3 7a00 	vstr	s15, [r3]

	/* passa a fazer-se aqui?
	sprintf(str, "%f ", speed);
	update_file("encoder_data.txt", str, get_timestamp(&hrtc, &currentTime, &currentDate), stamp, &(fil[12]), &bw); */

}
 8001526:	bf00      	nop
 8001528:	370c      	adds	r7, #12
 800152a:	46bd      	mov	sp, r7
 800152c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800152e:	bf00      	nop
 8001530:	200008a0 	.word	0x200008a0
 8001534:	200001fc 	.word	0x200001fc
 8001538:	200001f8 	.word	0x200001f8
 800153c:	20000200 	.word	0x20000200

08001540 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001540:	b590      	push	{r4, r7, lr}
 8001542:	b099      	sub	sp, #100	; 0x64
 8001544:	af02      	add	r7, sp, #8
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001546:	f000 ff35 	bl	80023b4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800154a:	f000 f955 	bl	80017f8 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  printf("hallo");
 800154e:	4894      	ldr	r0, [pc, #592]	; (80017a0 <main+0x260>)
 8001550:	f006 fe8c 	bl	800826c <iprintf>


  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001554:	f000 fb6c 	bl	8001c30 <MX_GPIO_Init>
  MX_DMA_Init();
 8001558:	f000 fb4a 	bl	8001bf0 <MX_DMA_Init>
  MX_SPI2_Init();
 800155c:	f000 fa88 	bl	8001a70 <MX_SPI2_Init>
  MX_ADC1_Init();
 8001560:	f000 f9d2 	bl	8001908 <MX_ADC1_Init>
  MX_SDIO_SD_Init();
 8001564:	f000 fa64 	bl	8001a30 <MX_SDIO_SD_Init>
  MX_FATFS_Init();
 8001568:	f005 fff8 	bl	800755c <MX_FATFS_Init>
  MX_RTC_Init();
 800156c:	f000 fa3a 	bl	80019e4 <MX_RTC_Init>
  MX_TIM6_Init();
 8001570:	f000 fb08 	bl	8001b84 <MX_TIM6_Init>
  MX_TIM2_Init();
 8001574:	f000 fab2 	bl	8001adc <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  HAL_GPIO_WritePin(Accel_CS_GPIO_Port, Accel_CS_Pin, SET);
 8001578:	2201      	movs	r2, #1
 800157a:	2110      	movs	r1, #16
 800157c:	4889      	ldr	r0, [pc, #548]	; (80017a4 <main+0x264>)
 800157e:	f002 f9c9 	bl	8003914 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Gyro_CS_GPIO_Port, Gyro_CS_Pin, SET);
 8001582:	2201      	movs	r2, #1
 8001584:	2104      	movs	r1, #4
 8001586:	4888      	ldr	r0, [pc, #544]	; (80017a8 <main+0x268>)
 8001588:	f002 f9c4 	bl	8003914 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Magnet_CS_GPIO_Port, Magnet_CS_Pin, SET);
 800158c:	2201      	movs	r2, #1
 800158e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001592:	4885      	ldr	r0, [pc, #532]	; (80017a8 <main+0x268>)
 8001594:	f002 f9be 	bl	8003914 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SPI_CS_FOC_GPIO_Port, SPI_CS_FOC_Pin, SET);
 8001598:	2201      	movs	r2, #1
 800159a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800159e:	4882      	ldr	r0, [pc, #520]	; (80017a8 <main+0x268>)
 80015a0:	f002 f9b8 	bl	8003914 <HAL_GPIO_WritePin>

  printf("OLA");*/


  char str2[30];
  printf("hallo");
 80015a4:	487e      	ldr	r0, [pc, #504]	; (80017a0 <main+0x260>)
 80015a6:	f006 fe61 	bl	800826c <iprintf>

  IMU_config(&hspi2);
 80015aa:	4880      	ldr	r0, [pc, #512]	; (80017ac <main+0x26c>)
 80015ac:	f7ff fccc 	bl	8000f48 <IMU_config>

  HAL_TIM_Base_Start_IT(&htim6);
 80015b0:	487f      	ldr	r0, [pc, #508]	; (80017b0 <main+0x270>)
 80015b2:	f004 fefc 	bl	80063ae <HAL_TIM_Base_Start_IT>

  //Initialize encoder mode
  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 80015b6:	213c      	movs	r1, #60	; 0x3c
 80015b8:	487e      	ldr	r0, [pc, #504]	; (80017b4 <main+0x274>)
 80015ba:	f004 ffae 	bl	800651a <HAL_TIM_Encoder_Start>
  tick = HAL_GetTick();
 80015be:	f000 ff5f 	bl	8002480 <HAL_GetTick>
 80015c2:	4602      	mov	r2, r0
 80015c4:	4b7c      	ldr	r3, [pc, #496]	; (80017b8 <main+0x278>)
 80015c6:	601a      	str	r2, [r3, #0]
  counter1 = __HAL_TIM_GET_COUNTER(&htim2);
 80015c8:	4b7a      	ldr	r3, [pc, #488]	; (80017b4 <main+0x274>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015ce:	4a7b      	ldr	r2, [pc, #492]	; (80017bc <main+0x27c>)
 80015d0:	6013      	str	r3, [r2, #0]




  uint8_t aux[5], aux2[1], str[5];
    aux[0]=0b10000001;
 80015d2:	2381      	movs	r3, #129	; 0x81
 80015d4:	743b      	strb	r3, [r7, #16]
    for(int i=1; i<=4; i++){
 80015d6:	2301      	movs	r3, #1
 80015d8:	657b      	str	r3, [r7, #84]	; 0x54
 80015da:	e008      	b.n	80015ee <main+0xae>
  	  aux[i]=0b00000000;
 80015dc:	f107 0210 	add.w	r2, r7, #16
 80015e0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80015e2:	4413      	add	r3, r2
 80015e4:	2200      	movs	r2, #0
 80015e6:	701a      	strb	r2, [r3, #0]
    for(int i=1; i<=4; i++){
 80015e8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80015ea:	3301      	adds	r3, #1
 80015ec:	657b      	str	r3, [r7, #84]	; 0x54
 80015ee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80015f0:	2b04      	cmp	r3, #4
 80015f2:	ddf3      	ble.n	80015dc <main+0x9c>
    }
    aux2[0]=0b00000000;
 80015f4:	2300      	movs	r3, #0
 80015f6:	733b      	strb	r3, [r7, #12]


	  HAL_ADC_Start_DMA(&hadc1, buffer_dma, NR_ADC_CHANNELS);
 80015f8:	2203      	movs	r2, #3
 80015fa:	4971      	ldr	r1, [pc, #452]	; (80017c0 <main+0x280>)
 80015fc:	4871      	ldr	r0, [pc, #452]	; (80017c4 <main+0x284>)
 80015fe:	f000 ffb1 	bl	8002564 <HAL_ADC_Start_DMA>


    for(int i=0; i<4; i++){
 8001602:	2300      	movs	r3, #0
 8001604:	653b      	str	r3, [r7, #80]	; 0x50
 8001606:	e00c      	b.n	8001622 <main+0xe2>
    	  printf("aux %d - %d\n", i, aux[i]);
 8001608:	f107 0210 	add.w	r2, r7, #16
 800160c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800160e:	4413      	add	r3, r2
 8001610:	781b      	ldrb	r3, [r3, #0]
 8001612:	461a      	mov	r2, r3
 8001614:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8001616:	486c      	ldr	r0, [pc, #432]	; (80017c8 <main+0x288>)
 8001618:	f006 fe28 	bl	800826c <iprintf>
    for(int i=0; i<4; i++){
 800161c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800161e:	3301      	adds	r3, #1
 8001620:	653b      	str	r3, [r7, #80]	; 0x50
 8001622:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001624:	2b03      	cmp	r3, #3
 8001626:	ddef      	ble.n	8001608 <main+0xc8>
      }

    int t=0;
 8001628:	2300      	movs	r3, #0
 800162a:	647b      	str	r3, [r7, #68]	; 0x44
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */


	  if(__HAL_TIM_IS_TIM_COUNTING_DOWN(&htim2)){
 800162c:	4b61      	ldr	r3, [pc, #388]	; (80017b4 <main+0x274>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	f003 0310 	and.w	r3, r3, #16
 8001636:	2b10      	cmp	r3, #16
 8001638:	d102      	bne.n	8001640 <main+0x100>
		  t=1;
 800163a:	2301      	movs	r3, #1
 800163c:	647b      	str	r3, [r7, #68]	; 0x44
 800163e:	e001      	b.n	8001644 <main+0x104>
	  }
	  else t=0;
 8001640:	2300      	movs	r3, #0
 8001642:	647b      	str	r3, [r7, #68]	; 0x44

	  uint32_t read=adc_dma[0];
 8001644:	4b61      	ldr	r3, [pc, #388]	; (80017cc <main+0x28c>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	643b      	str	r3, [r7, #64]	; 0x40
	  motor_temp = motorTemp(read);
 800164a:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800164c:	f7ff fe12 	bl	8001274 <motorTemp>
 8001650:	eef0 7a40 	vmov.f32	s15, s0
 8001654:	4b5e      	ldr	r3, [pc, #376]	; (80017d0 <main+0x290>)
 8001656:	edc3 7a00 	vstr	s15, [r3]
	  //printf("temp %f\n", motor_temp);
	  read=adc_dma[1];
 800165a:	4b5c      	ldr	r3, [pc, #368]	; (80017cc <main+0x28c>)
 800165c:	685b      	ldr	r3, [r3, #4]
 800165e:	643b      	str	r3, [r7, #64]	; 0x40
	  float brk = (float)(read)/4096;
 8001660:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001662:	ee07 3a90 	vmov	s15, r3
 8001666:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800166a:	eddf 6a5a 	vldr	s13, [pc, #360]	; 80017d4 <main+0x294>
 800166e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001672:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
	  //printf("brk %f", brk);
	  read=adc_dma[2];
 8001676:	4b55      	ldr	r3, [pc, #340]	; (80017cc <main+0x28c>)
 8001678:	689b      	ldr	r3, [r3, #8]
 800167a:	643b      	str	r3, [r7, #64]	; 0x40
	  float acc = (float)(read)/4096;
 800167c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800167e:	ee07 3a90 	vmov	s15, r3
 8001682:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001686:	eddf 6a53 	vldr	s13, [pc, #332]	; 80017d4 <main+0x294>
 800168a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800168e:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
	  //printf("acc %f", acc);


	  //update_file("teste.txt", "chico da tina", "ah", "ah\n", &fil, &bw);
	  IMU_acc_read(&hspi2, accel_data);
 8001692:	4951      	ldr	r1, [pc, #324]	; (80017d8 <main+0x298>)
 8001694:	4845      	ldr	r0, [pc, #276]	; (80017ac <main+0x26c>)
 8001696:	f7ff fcd9 	bl	800104c <IMU_acc_read>
	  for(int i=0; i<=2; i++){
 800169a:	2300      	movs	r3, #0
 800169c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800169e:	e00c      	b.n	80016ba <main+0x17a>
		  sprintf(str2, "%d ", accel_data[i]);
 80016a0:	4a4d      	ldr	r2, [pc, #308]	; (80017d8 <main+0x298>)
 80016a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80016a4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80016a8:	f107 0318 	add.w	r3, r7, #24
 80016ac:	494b      	ldr	r1, [pc, #300]	; (80017dc <main+0x29c>)
 80016ae:	4618      	mov	r0, r3
 80016b0:	f006 fe58 	bl	8008364 <siprintf>
	  for(int i=0; i<=2; i++){
 80016b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80016b6:	3301      	adds	r3, #1
 80016b8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80016ba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80016bc:	2b02      	cmp	r3, #2
 80016be:	ddef      	ble.n	80016a0 <main+0x160>
		  //printf("acc[%d]= %s  ", i, str2);
	  }


	  IMU_gyro_read(&hspi2, gyro_data);
 80016c0:	4947      	ldr	r1, [pc, #284]	; (80017e0 <main+0x2a0>)
 80016c2:	483a      	ldr	r0, [pc, #232]	; (80017ac <main+0x26c>)
 80016c4:	f7ff fd3a 	bl	800113c <IMU_gyro_read>
	  for(int i=0; i<=2; i++){
 80016c8:	2300      	movs	r3, #0
 80016ca:	64bb      	str	r3, [r7, #72]	; 0x48
 80016cc:	e00c      	b.n	80016e8 <main+0x1a8>
		  sprintf(str2, "%d ", gyro_data[i]);
 80016ce:	4a44      	ldr	r2, [pc, #272]	; (80017e0 <main+0x2a0>)
 80016d0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80016d2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80016d6:	f107 0318 	add.w	r3, r7, #24
 80016da:	4940      	ldr	r1, [pc, #256]	; (80017dc <main+0x29c>)
 80016dc:	4618      	mov	r0, r3
 80016de:	f006 fe41 	bl	8008364 <siprintf>
	  for(int i=0; i<=2; i++){
 80016e2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80016e4:	3301      	adds	r3, #1
 80016e6:	64bb      	str	r3, [r7, #72]	; 0x48
 80016e8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80016ea:	2b02      	cmp	r3, #2
 80016ec:	ddef      	ble.n	80016ce <main+0x18e>
		  //printf("gyro[%d]= %s  ", i, str2);
	  }

	  HAL_GPIO_WritePin(SPI_CS_FOC_GPIO_Port, SPI_CS_FOC_Pin, RESET);
 80016ee:	2200      	movs	r2, #0
 80016f0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80016f4:	482c      	ldr	r0, [pc, #176]	; (80017a8 <main+0x268>)
 80016f6:	f002 f90d 	bl	8003914 <HAL_GPIO_WritePin>
	  HAL_SPI_Transmit(&hspi2, aux, 5, 1000);
 80016fa:	f107 0110 	add.w	r1, r7, #16
 80016fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001702:	2205      	movs	r2, #5
 8001704:	4829      	ldr	r0, [pc, #164]	; (80017ac <main+0x26c>)
 8001706:	f004 f937 	bl	8005978 <HAL_SPI_Transmit>
	  HAL_GPIO_WritePin(SPI_CS_FOC_GPIO_Port, SPI_CS_FOC_Pin, SET);
 800170a:	2201      	movs	r2, #1
 800170c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001710:	4825      	ldr	r0, [pc, #148]	; (80017a8 <main+0x268>)
 8001712:	f002 f8ff 	bl	8003914 <HAL_GPIO_WritePin>
	  HAL_Delay(1);
 8001716:	2001      	movs	r0, #1
 8001718:	f000 febe 	bl	8002498 <HAL_Delay>


	  HAL_GPIO_WritePin(SPI_CS_FOC_GPIO_Port, SPI_CS_FOC_Pin, RESET);
 800171c:	2200      	movs	r2, #0
 800171e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001722:	4821      	ldr	r0, [pc, #132]	; (80017a8 <main+0x268>)
 8001724:	f002 f8f6 	bl	8003914 <HAL_GPIO_WritePin>
	  HAL_SPI_Transmit(&hspi2, aux2, 1, 1000);
 8001728:	f107 010c 	add.w	r1, r7, #12
 800172c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001730:	2201      	movs	r2, #1
 8001732:	481e      	ldr	r0, [pc, #120]	; (80017ac <main+0x26c>)
 8001734:	f004 f920 	bl	8005978 <HAL_SPI_Transmit>
	  HAL_Delay(1);
 8001738:	2001      	movs	r0, #1
 800173a:	f000 fead 	bl	8002498 <HAL_Delay>
	  HAL_SPI_Receive(&hspi2, str, 4, 1000);
 800173e:	1d39      	adds	r1, r7, #4
 8001740:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001744:	2204      	movs	r2, #4
 8001746:	4819      	ldr	r0, [pc, #100]	; (80017ac <main+0x26c>)
 8001748:	f004 fa4a 	bl	8005be0 <HAL_SPI_Receive>
	  HAL_GPIO_WritePin(SPI_CS_FOC_GPIO_Port, SPI_CS_FOC_Pin, SET);
 800174c:	2201      	movs	r2, #1
 800174e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001752:	4815      	ldr	r0, [pc, #84]	; (80017a8 <main+0x268>)
 8001754:	f002 f8de 	bl	8003914 <HAL_GPIO_WritePin>
	  //HAL_SPI_Receive(&hspi2, str, 4, 200);
	  printf("Aquiii\n");
 8001758:	4822      	ldr	r0, [pc, #136]	; (80017e4 <main+0x2a4>)
 800175a:	f006 fdfb 	bl	8008354 <puts>
	  printf("%d %d %d %d\n", str[0], str[1], str[2], str[3]);
 800175e:	793b      	ldrb	r3, [r7, #4]
 8001760:	4619      	mov	r1, r3
 8001762:	797b      	ldrb	r3, [r7, #5]
 8001764:	461a      	mov	r2, r3
 8001766:	79bb      	ldrb	r3, [r7, #6]
 8001768:	4618      	mov	r0, r3
 800176a:	79fb      	ldrb	r3, [r7, #7]
 800176c:	9300      	str	r3, [sp, #0]
 800176e:	4603      	mov	r3, r0
 8001770:	481d      	ldr	r0, [pc, #116]	; (80017e8 <main+0x2a8>)
 8001772:	f006 fd7b 	bl	800826c <iprintf>

	  printf("speed: %f\n", speed);
 8001776:	4b1d      	ldr	r3, [pc, #116]	; (80017ec <main+0x2ac>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	4618      	mov	r0, r3
 800177c:	f7fe fee4 	bl	8000548 <__aeabi_f2d>
 8001780:	4603      	mov	r3, r0
 8001782:	460c      	mov	r4, r1
 8001784:	461a      	mov	r2, r3
 8001786:	4623      	mov	r3, r4
 8001788:	4819      	ldr	r0, [pc, #100]	; (80017f0 <main+0x2b0>)
 800178a:	f006 fd6f 	bl	800826c <iprintf>
	  printf("counter1 = %lu\n", __HAL_TIM_GET_COUNTER(&htim2));
 800178e:	4b09      	ldr	r3, [pc, #36]	; (80017b4 <main+0x274>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001794:	4619      	mov	r1, r3
 8001796:	4817      	ldr	r0, [pc, #92]	; (80017f4 <main+0x2b4>)
 8001798:	f006 fd68 	bl	800826c <iprintf>
  {
 800179c:	e746      	b.n	800162c <main+0xec>
 800179e:	bf00      	nop
 80017a0:	0800a480 	.word	0x0800a480
 80017a4:	40020000 	.word	0x40020000
 80017a8:	40020400 	.word	0x40020400
 80017ac:	20000224 	.word	0x20000224
 80017b0:	200007b4 	.word	0x200007b4
 80017b4:	200008a0 	.word	0x200008a0
 80017b8:	200001fc 	.word	0x200001fc
 80017bc:	200001f8 	.word	0x200001f8
 80017c0:	200007a8 	.word	0x200007a8
 80017c4:	200004dc 	.word	0x200004dc
 80017c8:	0800a488 	.word	0x0800a488
 80017cc:	200004b0 	.word	0x200004b0
 80017d0:	2000021c 	.word	0x2000021c
 80017d4:	45800000 	.word	0x45800000
 80017d8:	200007f4 	.word	0x200007f4
 80017dc:	0800a498 	.word	0x0800a498
 80017e0:	20000804 	.word	0x20000804
 80017e4:	0800a49c 	.word	0x0800a49c
 80017e8:	0800a4a4 	.word	0x0800a4a4
 80017ec:	20000200 	.word	0x20000200
 80017f0:	0800a4b4 	.word	0x0800a4b4
 80017f4:	0800a4c0 	.word	0x0800a4c0

080017f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b098      	sub	sp, #96	; 0x60
 80017fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017fe:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001802:	2230      	movs	r2, #48	; 0x30
 8001804:	2100      	movs	r1, #0
 8001806:	4618      	mov	r0, r3
 8001808:	f006 f8cc 	bl	80079a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800180c:	f107 031c 	add.w	r3, r7, #28
 8001810:	2200      	movs	r2, #0
 8001812:	601a      	str	r2, [r3, #0]
 8001814:	605a      	str	r2, [r3, #4]
 8001816:	609a      	str	r2, [r3, #8]
 8001818:	60da      	str	r2, [r3, #12]
 800181a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800181c:	f107 030c 	add.w	r3, r7, #12
 8001820:	2200      	movs	r2, #0
 8001822:	601a      	str	r2, [r3, #0]
 8001824:	605a      	str	r2, [r3, #4]
 8001826:	609a      	str	r2, [r3, #8]
 8001828:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800182a:	2300      	movs	r3, #0
 800182c:	60bb      	str	r3, [r7, #8]
 800182e:	4b34      	ldr	r3, [pc, #208]	; (8001900 <SystemClock_Config+0x108>)
 8001830:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001832:	4a33      	ldr	r2, [pc, #204]	; (8001900 <SystemClock_Config+0x108>)
 8001834:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001838:	6413      	str	r3, [r2, #64]	; 0x40
 800183a:	4b31      	ldr	r3, [pc, #196]	; (8001900 <SystemClock_Config+0x108>)
 800183c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800183e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001842:	60bb      	str	r3, [r7, #8]
 8001844:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001846:	2300      	movs	r3, #0
 8001848:	607b      	str	r3, [r7, #4]
 800184a:	4b2e      	ldr	r3, [pc, #184]	; (8001904 <SystemClock_Config+0x10c>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	4a2d      	ldr	r2, [pc, #180]	; (8001904 <SystemClock_Config+0x10c>)
 8001850:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001854:	6013      	str	r3, [r2, #0]
 8001856:	4b2b      	ldr	r3, [pc, #172]	; (8001904 <SystemClock_Config+0x10c>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800185e:	607b      	str	r3, [r7, #4]
 8001860:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001862:	2309      	movs	r3, #9
 8001864:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001866:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800186a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800186c:	2301      	movs	r3, #1
 800186e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001870:	2302      	movs	r3, #2
 8001872:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001874:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001878:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 15;
 800187a:	230f      	movs	r3, #15
 800187c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 144;
 800187e:	2390      	movs	r3, #144	; 0x90
 8001880:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001882:	2302      	movs	r3, #2
 8001884:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8001886:	2305      	movs	r3, #5
 8001888:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800188a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800188e:	4618      	mov	r0, r3
 8001890:	f002 f85a 	bl	8003948 <HAL_RCC_OscConfig>
 8001894:	4603      	mov	r3, r0
 8001896:	2b00      	cmp	r3, #0
 8001898:	d001      	beq.n	800189e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800189a:	f000 fa94 	bl	8001dc6 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800189e:	230f      	movs	r3, #15
 80018a0:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018a2:	2302      	movs	r3, #2
 80018a4:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018a6:	2300      	movs	r3, #0
 80018a8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80018aa:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80018ae:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV16;
 80018b0:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80018b4:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80018b6:	f107 031c 	add.w	r3, r7, #28
 80018ba:	2103      	movs	r1, #3
 80018bc:	4618      	mov	r0, r3
 80018be:	f002 fab3 	bl	8003e28 <HAL_RCC_ClockConfig>
 80018c2:	4603      	mov	r3, r0
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d001      	beq.n	80018cc <SystemClock_Config+0xd4>
  {
    Error_Handler();
 80018c8:	f000 fa7d 	bl	8001dc6 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80018cc:	2302      	movs	r3, #2
 80018ce:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80018d0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80018d4:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80018d6:	f107 030c 	add.w	r3, r7, #12
 80018da:	4618      	mov	r0, r3
 80018dc:	f002 fca4 	bl	8004228 <HAL_RCCEx_PeriphCLKConfig>
 80018e0:	4603      	mov	r3, r0
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d001      	beq.n	80018ea <SystemClock_Config+0xf2>
  {
    Error_Handler();
 80018e6:	f000 fa6e 	bl	8001dc6 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSE, RCC_MCODIV_2);
 80018ea:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80018ee:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80018f2:	2000      	movs	r0, #0
 80018f4:	f002 fb7e 	bl	8003ff4 <HAL_RCC_MCOConfig>
}
 80018f8:	bf00      	nop
 80018fa:	3760      	adds	r7, #96	; 0x60
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bd80      	pop	{r7, pc}
 8001900:	40023800 	.word	0x40023800
 8001904:	40007000 	.word	0x40007000

08001908 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b084      	sub	sp, #16
 800190c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800190e:	463b      	mov	r3, r7
 8001910:	2200      	movs	r2, #0
 8001912:	601a      	str	r2, [r3, #0]
 8001914:	605a      	str	r2, [r3, #4]
 8001916:	609a      	str	r2, [r3, #8]
 8001918:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 800191a:	4b2f      	ldr	r3, [pc, #188]	; (80019d8 <MX_ADC1_Init+0xd0>)
 800191c:	4a2f      	ldr	r2, [pc, #188]	; (80019dc <MX_ADC1_Init+0xd4>)
 800191e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001920:	4b2d      	ldr	r3, [pc, #180]	; (80019d8 <MX_ADC1_Init+0xd0>)
 8001922:	2200      	movs	r2, #0
 8001924:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001926:	4b2c      	ldr	r3, [pc, #176]	; (80019d8 <MX_ADC1_Init+0xd0>)
 8001928:	2200      	movs	r2, #0
 800192a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800192c:	4b2a      	ldr	r3, [pc, #168]	; (80019d8 <MX_ADC1_Init+0xd0>)
 800192e:	2201      	movs	r2, #1
 8001930:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001932:	4b29      	ldr	r3, [pc, #164]	; (80019d8 <MX_ADC1_Init+0xd0>)
 8001934:	2201      	movs	r2, #1
 8001936:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001938:	4b27      	ldr	r3, [pc, #156]	; (80019d8 <MX_ADC1_Init+0xd0>)
 800193a:	2200      	movs	r2, #0
 800193c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001940:	4b25      	ldr	r3, [pc, #148]	; (80019d8 <MX_ADC1_Init+0xd0>)
 8001942:	2200      	movs	r2, #0
 8001944:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001946:	4b24      	ldr	r3, [pc, #144]	; (80019d8 <MX_ADC1_Init+0xd0>)
 8001948:	4a25      	ldr	r2, [pc, #148]	; (80019e0 <MX_ADC1_Init+0xd8>)
 800194a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800194c:	4b22      	ldr	r3, [pc, #136]	; (80019d8 <MX_ADC1_Init+0xd0>)
 800194e:	2200      	movs	r2, #0
 8001950:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 8001952:	4b21      	ldr	r3, [pc, #132]	; (80019d8 <MX_ADC1_Init+0xd0>)
 8001954:	2203      	movs	r2, #3
 8001956:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001958:	4b1f      	ldr	r3, [pc, #124]	; (80019d8 <MX_ADC1_Init+0xd0>)
 800195a:	2201      	movs	r2, #1
 800195c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001960:	4b1d      	ldr	r3, [pc, #116]	; (80019d8 <MX_ADC1_Init+0xd0>)
 8001962:	2201      	movs	r2, #1
 8001964:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001966:	481c      	ldr	r0, [pc, #112]	; (80019d8 <MX_ADC1_Init+0xd0>)
 8001968:	f000 fdb8 	bl	80024dc <HAL_ADC_Init>
 800196c:	4603      	mov	r3, r0
 800196e:	2b00      	cmp	r3, #0
 8001970:	d001      	beq.n	8001976 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001972:	f000 fa28 	bl	8001dc6 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8001976:	2308      	movs	r3, #8
 8001978:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800197a:	2301      	movs	r3, #1
 800197c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800197e:	2300      	movs	r3, #0
 8001980:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001982:	463b      	mov	r3, r7
 8001984:	4619      	mov	r1, r3
 8001986:	4814      	ldr	r0, [pc, #80]	; (80019d8 <MX_ADC1_Init+0xd0>)
 8001988:	f000 fef2 	bl	8002770 <HAL_ADC_ConfigChannel>
 800198c:	4603      	mov	r3, r0
 800198e:	2b00      	cmp	r3, #0
 8001990:	d001      	beq.n	8001996 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001992:	f000 fa18 	bl	8001dc6 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8001996:	230c      	movs	r3, #12
 8001998:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800199a:	2302      	movs	r3, #2
 800199c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800199e:	463b      	mov	r3, r7
 80019a0:	4619      	mov	r1, r3
 80019a2:	480d      	ldr	r0, [pc, #52]	; (80019d8 <MX_ADC1_Init+0xd0>)
 80019a4:	f000 fee4 	bl	8002770 <HAL_ADC_ConfigChannel>
 80019a8:	4603      	mov	r3, r0
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d001      	beq.n	80019b2 <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 80019ae:	f000 fa0a 	bl	8001dc6 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_13;
 80019b2:	230d      	movs	r3, #13
 80019b4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 80019b6:	2303      	movs	r3, #3
 80019b8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80019ba:	463b      	mov	r3, r7
 80019bc:	4619      	mov	r1, r3
 80019be:	4806      	ldr	r0, [pc, #24]	; (80019d8 <MX_ADC1_Init+0xd0>)
 80019c0:	f000 fed6 	bl	8002770 <HAL_ADC_ConfigChannel>
 80019c4:	4603      	mov	r3, r0
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d001      	beq.n	80019ce <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 80019ca:	f000 f9fc 	bl	8001dc6 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80019ce:	bf00      	nop
 80019d0:	3710      	adds	r7, #16
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	200004dc 	.word	0x200004dc
 80019dc:	40012000 	.word	0x40012000
 80019e0:	0f000001 	.word	0x0f000001

080019e4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 80019e8:	4b0f      	ldr	r3, [pc, #60]	; (8001a28 <MX_RTC_Init+0x44>)
 80019ea:	4a10      	ldr	r2, [pc, #64]	; (8001a2c <MX_RTC_Init+0x48>)
 80019ec:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80019ee:	4b0e      	ldr	r3, [pc, #56]	; (8001a28 <MX_RTC_Init+0x44>)
 80019f0:	2200      	movs	r2, #0
 80019f2:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80019f4:	4b0c      	ldr	r3, [pc, #48]	; (8001a28 <MX_RTC_Init+0x44>)
 80019f6:	227f      	movs	r2, #127	; 0x7f
 80019f8:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80019fa:	4b0b      	ldr	r3, [pc, #44]	; (8001a28 <MX_RTC_Init+0x44>)
 80019fc:	22ff      	movs	r2, #255	; 0xff
 80019fe:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001a00:	4b09      	ldr	r3, [pc, #36]	; (8001a28 <MX_RTC_Init+0x44>)
 8001a02:	2200      	movs	r2, #0
 8001a04:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001a06:	4b08      	ldr	r3, [pc, #32]	; (8001a28 <MX_RTC_Init+0x44>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001a0c:	4b06      	ldr	r3, [pc, #24]	; (8001a28 <MX_RTC_Init+0x44>)
 8001a0e:	2200      	movs	r2, #0
 8001a10:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001a12:	4805      	ldr	r0, [pc, #20]	; (8001a28 <MX_RTC_Init+0x44>)
 8001a14:	f002 fcea 	bl	80043ec <HAL_RTC_Init>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d001      	beq.n	8001a22 <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 8001a1e:	f000 f9d2 	bl	8001dc6 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001a22:	bf00      	nop
 8001a24:	bd80      	pop	{r7, pc}
 8001a26:	bf00      	nop
 8001a28:	20000788 	.word	0x20000788
 8001a2c:	40002800 	.word	0x40002800

08001a30 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 8001a30:	b480      	push	{r7}
 8001a32:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8001a34:	4b0c      	ldr	r3, [pc, #48]	; (8001a68 <MX_SDIO_SD_Init+0x38>)
 8001a36:	4a0d      	ldr	r2, [pc, #52]	; (8001a6c <MX_SDIO_SD_Init+0x3c>)
 8001a38:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8001a3a:	4b0b      	ldr	r3, [pc, #44]	; (8001a68 <MX_SDIO_SD_Init+0x38>)
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8001a40:	4b09      	ldr	r3, [pc, #36]	; (8001a68 <MX_SDIO_SD_Init+0x38>)
 8001a42:	2200      	movs	r2, #0
 8001a44:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8001a46:	4b08      	ldr	r3, [pc, #32]	; (8001a68 <MX_SDIO_SD_Init+0x38>)
 8001a48:	2200      	movs	r2, #0
 8001a4a:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8001a4c:	4b06      	ldr	r3, [pc, #24]	; (8001a68 <MX_SDIO_SD_Init+0x38>)
 8001a4e:	2200      	movs	r2, #0
 8001a50:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8001a52:	4b05      	ldr	r3, [pc, #20]	; (8001a68 <MX_SDIO_SD_Init+0x38>)
 8001a54:	2200      	movs	r2, #0
 8001a56:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 8001a58:	4b03      	ldr	r3, [pc, #12]	; (8001a68 <MX_SDIO_SD_Init+0x38>)
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8001a5e:	bf00      	nop
 8001a60:	46bd      	mov	sp, r7
 8001a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a66:	4770      	bx	lr
 8001a68:	20000814 	.word	0x20000814
 8001a6c:	40012c00 	.word	0x40012c00

08001a70 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001a74:	4b17      	ldr	r3, [pc, #92]	; (8001ad4 <MX_SPI2_Init+0x64>)
 8001a76:	4a18      	ldr	r2, [pc, #96]	; (8001ad8 <MX_SPI2_Init+0x68>)
 8001a78:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001a7a:	4b16      	ldr	r3, [pc, #88]	; (8001ad4 <MX_SPI2_Init+0x64>)
 8001a7c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001a80:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001a82:	4b14      	ldr	r3, [pc, #80]	; (8001ad4 <MX_SPI2_Init+0x64>)
 8001a84:	2200      	movs	r2, #0
 8001a86:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001a88:	4b12      	ldr	r3, [pc, #72]	; (8001ad4 <MX_SPI2_Init+0x64>)
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001a8e:	4b11      	ldr	r3, [pc, #68]	; (8001ad4 <MX_SPI2_Init+0x64>)
 8001a90:	2202      	movs	r2, #2
 8001a92:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001a94:	4b0f      	ldr	r3, [pc, #60]	; (8001ad4 <MX_SPI2_Init+0x64>)
 8001a96:	2201      	movs	r2, #1
 8001a98:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001a9a:	4b0e      	ldr	r3, [pc, #56]	; (8001ad4 <MX_SPI2_Init+0x64>)
 8001a9c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001aa0:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001aa2:	4b0c      	ldr	r3, [pc, #48]	; (8001ad4 <MX_SPI2_Init+0x64>)
 8001aa4:	2228      	movs	r2, #40	; 0x28
 8001aa6:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001aa8:	4b0a      	ldr	r3, [pc, #40]	; (8001ad4 <MX_SPI2_Init+0x64>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001aae:	4b09      	ldr	r3, [pc, #36]	; (8001ad4 <MX_SPI2_Init+0x64>)
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ab4:	4b07      	ldr	r3, [pc, #28]	; (8001ad4 <MX_SPI2_Init+0x64>)
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001aba:	4b06      	ldr	r3, [pc, #24]	; (8001ad4 <MX_SPI2_Init+0x64>)
 8001abc:	220a      	movs	r2, #10
 8001abe:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001ac0:	4804      	ldr	r0, [pc, #16]	; (8001ad4 <MX_SPI2_Init+0x64>)
 8001ac2:	f003 fef5 	bl	80058b0 <HAL_SPI_Init>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d001      	beq.n	8001ad0 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001acc:	f000 f97b 	bl	8001dc6 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001ad0:	bf00      	nop
 8001ad2:	bd80      	pop	{r7, pc}
 8001ad4:	20000224 	.word	0x20000224
 8001ad8:	40003800 	.word	0x40003800

08001adc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b08c      	sub	sp, #48	; 0x30
 8001ae0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001ae2:	f107 030c 	add.w	r3, r7, #12
 8001ae6:	2224      	movs	r2, #36	; 0x24
 8001ae8:	2100      	movs	r1, #0
 8001aea:	4618      	mov	r0, r3
 8001aec:	f005 ff5a 	bl	80079a4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001af0:	1d3b      	adds	r3, r7, #4
 8001af2:	2200      	movs	r2, #0
 8001af4:	601a      	str	r2, [r3, #0]
 8001af6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001af8:	4b21      	ldr	r3, [pc, #132]	; (8001b80 <MX_TIM2_Init+0xa4>)
 8001afa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001afe:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 6;
 8001b00:	4b1f      	ldr	r3, [pc, #124]	; (8001b80 <MX_TIM2_Init+0xa4>)
 8001b02:	2206      	movs	r2, #6
 8001b04:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b06:	4b1e      	ldr	r3, [pc, #120]	; (8001b80 <MX_TIM2_Init+0xa4>)
 8001b08:	2200      	movs	r2, #0
 8001b0a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001b0c:	4b1c      	ldr	r3, [pc, #112]	; (8001b80 <MX_TIM2_Init+0xa4>)
 8001b0e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001b12:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b14:	4b1a      	ldr	r3, [pc, #104]	; (8001b80 <MX_TIM2_Init+0xa4>)
 8001b16:	2200      	movs	r2, #0
 8001b18:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b1a:	4b19      	ldr	r3, [pc, #100]	; (8001b80 <MX_TIM2_Init+0xa4>)
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001b20:	2303      	movs	r3, #3
 8001b22:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001b24:	2300      	movs	r3, #0
 8001b26:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001b28:	2301      	movs	r3, #1
 8001b2a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8001b30:	230a      	movs	r3, #10
 8001b32:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001b34:	2300      	movs	r3, #0
 8001b36:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001b38:	2301      	movs	r3, #1
 8001b3a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 10;
 8001b40:	230a      	movs	r3, #10
 8001b42:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001b44:	f107 030c 	add.w	r3, r7, #12
 8001b48:	4619      	mov	r1, r3
 8001b4a:	480d      	ldr	r0, [pc, #52]	; (8001b80 <MX_TIM2_Init+0xa4>)
 8001b4c:	f004 fc53 	bl	80063f6 <HAL_TIM_Encoder_Init>
 8001b50:	4603      	mov	r3, r0
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d001      	beq.n	8001b5a <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001b56:	f000 f936 	bl	8001dc6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001b62:	1d3b      	adds	r3, r7, #4
 8001b64:	4619      	mov	r1, r3
 8001b66:	4806      	ldr	r0, [pc, #24]	; (8001b80 <MX_TIM2_Init+0xa4>)
 8001b68:	f004 ff04 	bl	8006974 <HAL_TIMEx_MasterConfigSynchronization>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d001      	beq.n	8001b76 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001b72:	f000 f928 	bl	8001dc6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001b76:	bf00      	nop
 8001b78:	3730      	adds	r7, #48	; 0x30
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	bf00      	nop
 8001b80:	200008a0 	.word	0x200008a0

08001b84 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b082      	sub	sp, #8
 8001b88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b8a:	463b      	mov	r3, r7
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	601a      	str	r2, [r3, #0]
 8001b90:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001b92:	4b15      	ldr	r3, [pc, #84]	; (8001be8 <MX_TIM6_Init+0x64>)
 8001b94:	4a15      	ldr	r2, [pc, #84]	; (8001bec <MX_TIM6_Init+0x68>)
 8001b96:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 48000;
 8001b98:	4b13      	ldr	r3, [pc, #76]	; (8001be8 <MX_TIM6_Init+0x64>)
 8001b9a:	f64b 3280 	movw	r2, #48000	; 0xbb80
 8001b9e:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ba0:	4b11      	ldr	r3, [pc, #68]	; (8001be8 <MX_TIM6_Init+0x64>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 500;
 8001ba6:	4b10      	ldr	r3, [pc, #64]	; (8001be8 <MX_TIM6_Init+0x64>)
 8001ba8:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001bac:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bae:	4b0e      	ldr	r3, [pc, #56]	; (8001be8 <MX_TIM6_Init+0x64>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001bb4:	480c      	ldr	r0, [pc, #48]	; (8001be8 <MX_TIM6_Init+0x64>)
 8001bb6:	f004 fbcf 	bl	8006358 <HAL_TIM_Base_Init>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d001      	beq.n	8001bc4 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8001bc0:	f000 f901 	bl	8001dc6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001bc4:	2320      	movs	r3, #32
 8001bc6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001bcc:	463b      	mov	r3, r7
 8001bce:	4619      	mov	r1, r3
 8001bd0:	4805      	ldr	r0, [pc, #20]	; (8001be8 <MX_TIM6_Init+0x64>)
 8001bd2:	f004 fecf 	bl	8006974 <HAL_TIMEx_MasterConfigSynchronization>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d001      	beq.n	8001be0 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8001bdc:	f000 f8f3 	bl	8001dc6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001be0:	bf00      	nop
 8001be2:	3708      	adds	r7, #8
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bd80      	pop	{r7, pc}
 8001be8:	200007b4 	.word	0x200007b4
 8001bec:	40001000 	.word	0x40001000

08001bf0 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b082      	sub	sp, #8
 8001bf4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	607b      	str	r3, [r7, #4]
 8001bfa:	4b0c      	ldr	r3, [pc, #48]	; (8001c2c <MX_DMA_Init+0x3c>)
 8001bfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bfe:	4a0b      	ldr	r2, [pc, #44]	; (8001c2c <MX_DMA_Init+0x3c>)
 8001c00:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001c04:	6313      	str	r3, [r2, #48]	; 0x30
 8001c06:	4b09      	ldr	r3, [pc, #36]	; (8001c2c <MX_DMA_Init+0x3c>)
 8001c08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c0a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c0e:	607b      	str	r3, [r7, #4]
 8001c10:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001c12:	2200      	movs	r2, #0
 8001c14:	2100      	movs	r1, #0
 8001c16:	2038      	movs	r0, #56	; 0x38
 8001c18:	f001 f925 	bl	8002e66 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001c1c:	2038      	movs	r0, #56	; 0x38
 8001c1e:	f001 f93e 	bl	8002e9e <HAL_NVIC_EnableIRQ>

}
 8001c22:	bf00      	nop
 8001c24:	3708      	adds	r7, #8
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}
 8001c2a:	bf00      	nop
 8001c2c:	40023800 	.word	0x40023800

08001c30 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b08a      	sub	sp, #40	; 0x28
 8001c34:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c36:	f107 0314 	add.w	r3, r7, #20
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	601a      	str	r2, [r3, #0]
 8001c3e:	605a      	str	r2, [r3, #4]
 8001c40:	609a      	str	r2, [r3, #8]
 8001c42:	60da      	str	r2, [r3, #12]
 8001c44:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c46:	2300      	movs	r3, #0
 8001c48:	613b      	str	r3, [r7, #16]
 8001c4a:	4b46      	ldr	r3, [pc, #280]	; (8001d64 <MX_GPIO_Init+0x134>)
 8001c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c4e:	4a45      	ldr	r2, [pc, #276]	; (8001d64 <MX_GPIO_Init+0x134>)
 8001c50:	f043 0304 	orr.w	r3, r3, #4
 8001c54:	6313      	str	r3, [r2, #48]	; 0x30
 8001c56:	4b43      	ldr	r3, [pc, #268]	; (8001d64 <MX_GPIO_Init+0x134>)
 8001c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c5a:	f003 0304 	and.w	r3, r3, #4
 8001c5e:	613b      	str	r3, [r7, #16]
 8001c60:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001c62:	2300      	movs	r3, #0
 8001c64:	60fb      	str	r3, [r7, #12]
 8001c66:	4b3f      	ldr	r3, [pc, #252]	; (8001d64 <MX_GPIO_Init+0x134>)
 8001c68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c6a:	4a3e      	ldr	r2, [pc, #248]	; (8001d64 <MX_GPIO_Init+0x134>)
 8001c6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001c70:	6313      	str	r3, [r2, #48]	; 0x30
 8001c72:	4b3c      	ldr	r3, [pc, #240]	; (8001d64 <MX_GPIO_Init+0x134>)
 8001c74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c7a:	60fb      	str	r3, [r7, #12]
 8001c7c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c7e:	2300      	movs	r3, #0
 8001c80:	60bb      	str	r3, [r7, #8]
 8001c82:	4b38      	ldr	r3, [pc, #224]	; (8001d64 <MX_GPIO_Init+0x134>)
 8001c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c86:	4a37      	ldr	r2, [pc, #220]	; (8001d64 <MX_GPIO_Init+0x134>)
 8001c88:	f043 0301 	orr.w	r3, r3, #1
 8001c8c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c8e:	4b35      	ldr	r3, [pc, #212]	; (8001d64 <MX_GPIO_Init+0x134>)
 8001c90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c92:	f003 0301 	and.w	r3, r3, #1
 8001c96:	60bb      	str	r3, [r7, #8]
 8001c98:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	607b      	str	r3, [r7, #4]
 8001c9e:	4b31      	ldr	r3, [pc, #196]	; (8001d64 <MX_GPIO_Init+0x134>)
 8001ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ca2:	4a30      	ldr	r2, [pc, #192]	; (8001d64 <MX_GPIO_Init+0x134>)
 8001ca4:	f043 0302 	orr.w	r3, r3, #2
 8001ca8:	6313      	str	r3, [r2, #48]	; 0x30
 8001caa:	4b2e      	ldr	r3, [pc, #184]	; (8001d64 <MX_GPIO_Init+0x134>)
 8001cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cae:	f003 0302 	and.w	r3, r3, #2
 8001cb2:	607b      	str	r3, [r7, #4]
 8001cb4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	603b      	str	r3, [r7, #0]
 8001cba:	4b2a      	ldr	r3, [pc, #168]	; (8001d64 <MX_GPIO_Init+0x134>)
 8001cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cbe:	4a29      	ldr	r2, [pc, #164]	; (8001d64 <MX_GPIO_Init+0x134>)
 8001cc0:	f043 0308 	orr.w	r3, r3, #8
 8001cc4:	6313      	str	r3, [r2, #48]	; 0x30
 8001cc6:	4b27      	ldr	r3, [pc, #156]	; (8001d64 <MX_GPIO_Init+0x134>)
 8001cc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cca:	f003 0308 	and.w	r3, r3, #8
 8001cce:	603b      	str	r3, [r7, #0]
 8001cd0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Accel_CS_GPIO_Port, Accel_CS_Pin, GPIO_PIN_RESET);
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	2110      	movs	r1, #16
 8001cd6:	4824      	ldr	r0, [pc, #144]	; (8001d68 <MX_GPIO_Init+0x138>)
 8001cd8:	f001 fe1c 	bl	8003914 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Gyro_CS_Pin|Magnet_CS_Pin|SPI_CS_FOC_Pin, GPIO_PIN_RESET);
 8001cdc:	2200      	movs	r2, #0
 8001cde:	f241 4104 	movw	r1, #5124	; 0x1404
 8001ce2:	4822      	ldr	r0, [pc, #136]	; (8001d6c <MX_GPIO_Init+0x13c>)
 8001ce4:	f001 fe16 	bl	8003914 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Accel_CS_Pin */
  GPIO_InitStruct.Pin = Accel_CS_Pin;
 8001ce8:	2310      	movs	r3, #16
 8001cea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cec:	2301      	movs	r3, #1
 8001cee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Accel_CS_GPIO_Port, &GPIO_InitStruct);
 8001cf8:	f107 0314 	add.w	r3, r7, #20
 8001cfc:	4619      	mov	r1, r3
 8001cfe:	481a      	ldr	r0, [pc, #104]	; (8001d68 <MX_GPIO_Init+0x138>)
 8001d00:	f001 fc56 	bl	80035b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : Gyro_CS_Pin Magnet_CS_Pin SPI_CS_FOC_Pin */
  GPIO_InitStruct.Pin = Gyro_CS_Pin|Magnet_CS_Pin|SPI_CS_FOC_Pin;
 8001d04:	f241 4304 	movw	r3, #5124	; 0x1404
 8001d08:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d0a:	2301      	movs	r3, #1
 8001d0c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d12:	2300      	movs	r3, #0
 8001d14:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d16:	f107 0314 	add.w	r3, r7, #20
 8001d1a:	4619      	mov	r1, r3
 8001d1c:	4813      	ldr	r0, [pc, #76]	; (8001d6c <MX_GPIO_Init+0x13c>)
 8001d1e:	f001 fc47 	bl	80035b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_Det_Pin */
  GPIO_InitStruct.Pin = SD_Det_Pin;
 8001d22:	2380      	movs	r3, #128	; 0x80
 8001d24:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d26:	2300      	movs	r3, #0
 8001d28:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SD_Det_GPIO_Port, &GPIO_InitStruct);
 8001d2e:	f107 0314 	add.w	r3, r7, #20
 8001d32:	4619      	mov	r1, r3
 8001d34:	480e      	ldr	r0, [pc, #56]	; (8001d70 <MX_GPIO_Init+0x140>)
 8001d36:	f001 fc3b 	bl	80035b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001d3a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001d3e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d40:	2302      	movs	r3, #2
 8001d42:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d44:	2300      	movs	r3, #0
 8001d46:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d50:	f107 0314 	add.w	r3, r7, #20
 8001d54:	4619      	mov	r1, r3
 8001d56:	4804      	ldr	r0, [pc, #16]	; (8001d68 <MX_GPIO_Init+0x138>)
 8001d58:	f001 fc2a 	bl	80035b0 <HAL_GPIO_Init>

}
 8001d5c:	bf00      	nop
 8001d5e:	3728      	adds	r7, #40	; 0x28
 8001d60:	46bd      	mov	sp, r7
 8001d62:	bd80      	pop	{r7, pc}
 8001d64:	40023800 	.word	0x40023800
 8001d68:	40020000 	.word	0x40020000
 8001d6c:	40020400 	.word	0x40020400
 8001d70:	40020800 	.word	0x40020800

08001d74 <__io_putchar>:

/* USER CODE BEGIN 4 */


int __io_putchar(int ch){
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b082      	sub	sp, #8
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
	ITM_SendChar(ch);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	4618      	mov	r0, r3
 8001d80:	f7ff fb64 	bl	800144c <ITM_SendChar>
	return ch;
 8001d84:	687b      	ldr	r3, [r7, #4]
}
 8001d86:	4618      	mov	r0, r3
 8001d88:	3708      	adds	r7, #8
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}

08001d8e <_write>:

int _write(int file, char *ptr, int len){
 8001d8e:	b580      	push	{r7, lr}
 8001d90:	b086      	sub	sp, #24
 8001d92:	af00      	add	r7, sp, #0
 8001d94:	60f8      	str	r0, [r7, #12]
 8001d96:	60b9      	str	r1, [r7, #8]
 8001d98:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for(DataIdx = 0; DataIdx < len; DataIdx++){
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	617b      	str	r3, [r7, #20]
 8001d9e:	e009      	b.n	8001db4 <_write+0x26>
		__io_putchar(*ptr++);
 8001da0:	68bb      	ldr	r3, [r7, #8]
 8001da2:	1c5a      	adds	r2, r3, #1
 8001da4:	60ba      	str	r2, [r7, #8]
 8001da6:	781b      	ldrb	r3, [r3, #0]
 8001da8:	4618      	mov	r0, r3
 8001daa:	f7ff ffe3 	bl	8001d74 <__io_putchar>
	for(DataIdx = 0; DataIdx < len; DataIdx++){
 8001dae:	697b      	ldr	r3, [r7, #20]
 8001db0:	3301      	adds	r3, #1
 8001db2:	617b      	str	r3, [r7, #20]
 8001db4:	697a      	ldr	r2, [r7, #20]
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	429a      	cmp	r2, r3
 8001dba:	dbf1      	blt.n	8001da0 <_write+0x12>
	}
	return len;
 8001dbc:	687b      	ldr	r3, [r7, #4]
}
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	3718      	adds	r7, #24
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	bd80      	pop	{r7, pc}

08001dc6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001dc6:	b480      	push	{r7}
 8001dc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001dca:	bf00      	nop
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd2:	4770      	bx	lr

08001dd4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	b083      	sub	sp, #12
 8001dd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dda:	2300      	movs	r3, #0
 8001ddc:	607b      	str	r3, [r7, #4]
 8001dde:	4b10      	ldr	r3, [pc, #64]	; (8001e20 <HAL_MspInit+0x4c>)
 8001de0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001de2:	4a0f      	ldr	r2, [pc, #60]	; (8001e20 <HAL_MspInit+0x4c>)
 8001de4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001de8:	6453      	str	r3, [r2, #68]	; 0x44
 8001dea:	4b0d      	ldr	r3, [pc, #52]	; (8001e20 <HAL_MspInit+0x4c>)
 8001dec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001df2:	607b      	str	r3, [r7, #4]
 8001df4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001df6:	2300      	movs	r3, #0
 8001df8:	603b      	str	r3, [r7, #0]
 8001dfa:	4b09      	ldr	r3, [pc, #36]	; (8001e20 <HAL_MspInit+0x4c>)
 8001dfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dfe:	4a08      	ldr	r2, [pc, #32]	; (8001e20 <HAL_MspInit+0x4c>)
 8001e00:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e04:	6413      	str	r3, [r2, #64]	; 0x40
 8001e06:	4b06      	ldr	r3, [pc, #24]	; (8001e20 <HAL_MspInit+0x4c>)
 8001e08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e0e:	603b      	str	r3, [r7, #0]
 8001e10:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e12:	bf00      	nop
 8001e14:	370c      	adds	r7, #12
 8001e16:	46bd      	mov	sp, r7
 8001e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1c:	4770      	bx	lr
 8001e1e:	bf00      	nop
 8001e20:	40023800 	.word	0x40023800

08001e24 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b08a      	sub	sp, #40	; 0x28
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e2c:	f107 0314 	add.w	r3, r7, #20
 8001e30:	2200      	movs	r2, #0
 8001e32:	601a      	str	r2, [r3, #0]
 8001e34:	605a      	str	r2, [r3, #4]
 8001e36:	609a      	str	r2, [r3, #8]
 8001e38:	60da      	str	r2, [r3, #12]
 8001e3a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	4a3c      	ldr	r2, [pc, #240]	; (8001f34 <HAL_ADC_MspInit+0x110>)
 8001e42:	4293      	cmp	r3, r2
 8001e44:	d171      	bne.n	8001f2a <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001e46:	2300      	movs	r3, #0
 8001e48:	613b      	str	r3, [r7, #16]
 8001e4a:	4b3b      	ldr	r3, [pc, #236]	; (8001f38 <HAL_ADC_MspInit+0x114>)
 8001e4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e4e:	4a3a      	ldr	r2, [pc, #232]	; (8001f38 <HAL_ADC_MspInit+0x114>)
 8001e50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e54:	6453      	str	r3, [r2, #68]	; 0x44
 8001e56:	4b38      	ldr	r3, [pc, #224]	; (8001f38 <HAL_ADC_MspInit+0x114>)
 8001e58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e5e:	613b      	str	r3, [r7, #16]
 8001e60:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e62:	2300      	movs	r3, #0
 8001e64:	60fb      	str	r3, [r7, #12]
 8001e66:	4b34      	ldr	r3, [pc, #208]	; (8001f38 <HAL_ADC_MspInit+0x114>)
 8001e68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e6a:	4a33      	ldr	r2, [pc, #204]	; (8001f38 <HAL_ADC_MspInit+0x114>)
 8001e6c:	f043 0304 	orr.w	r3, r3, #4
 8001e70:	6313      	str	r3, [r2, #48]	; 0x30
 8001e72:	4b31      	ldr	r3, [pc, #196]	; (8001f38 <HAL_ADC_MspInit+0x114>)
 8001e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e76:	f003 0304 	and.w	r3, r3, #4
 8001e7a:	60fb      	str	r3, [r7, #12]
 8001e7c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e7e:	2300      	movs	r3, #0
 8001e80:	60bb      	str	r3, [r7, #8]
 8001e82:	4b2d      	ldr	r3, [pc, #180]	; (8001f38 <HAL_ADC_MspInit+0x114>)
 8001e84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e86:	4a2c      	ldr	r2, [pc, #176]	; (8001f38 <HAL_ADC_MspInit+0x114>)
 8001e88:	f043 0302 	orr.w	r3, r3, #2
 8001e8c:	6313      	str	r3, [r2, #48]	; 0x30
 8001e8e:	4b2a      	ldr	r3, [pc, #168]	; (8001f38 <HAL_ADC_MspInit+0x114>)
 8001e90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e92:	f003 0302 	and.w	r3, r3, #2
 8001e96:	60bb      	str	r3, [r7, #8]
 8001e98:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration    
    PC2     ------> ADC1_IN12
    PC3     ------> ADC1_IN13
    PB0     ------> ADC1_IN8 
    */
    GPIO_InitStruct.Pin = brk_pedal_Pin|acc_pedal_Pin;
 8001e9a:	230c      	movs	r3, #12
 8001e9c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e9e:	2303      	movs	r3, #3
 8001ea0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ea6:	f107 0314 	add.w	r3, r7, #20
 8001eaa:	4619      	mov	r1, r3
 8001eac:	4823      	ldr	r0, [pc, #140]	; (8001f3c <HAL_ADC_MspInit+0x118>)
 8001eae:	f001 fb7f 	bl	80035b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001eb2:	2301      	movs	r3, #1
 8001eb4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001eb6:	2303      	movs	r3, #3
 8001eb8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ebe:	f107 0314 	add.w	r3, r7, #20
 8001ec2:	4619      	mov	r1, r3
 8001ec4:	481e      	ldr	r0, [pc, #120]	; (8001f40 <HAL_ADC_MspInit+0x11c>)
 8001ec6:	f001 fb73 	bl	80035b0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001eca:	4b1e      	ldr	r3, [pc, #120]	; (8001f44 <HAL_ADC_MspInit+0x120>)
 8001ecc:	4a1e      	ldr	r2, [pc, #120]	; (8001f48 <HAL_ADC_MspInit+0x124>)
 8001ece:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001ed0:	4b1c      	ldr	r3, [pc, #112]	; (8001f44 <HAL_ADC_MspInit+0x120>)
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001ed6:	4b1b      	ldr	r3, [pc, #108]	; (8001f44 <HAL_ADC_MspInit+0x120>)
 8001ed8:	2200      	movs	r2, #0
 8001eda:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001edc:	4b19      	ldr	r3, [pc, #100]	; (8001f44 <HAL_ADC_MspInit+0x120>)
 8001ede:	2200      	movs	r2, #0
 8001ee0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001ee2:	4b18      	ldr	r3, [pc, #96]	; (8001f44 <HAL_ADC_MspInit+0x120>)
 8001ee4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001ee8:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001eea:	4b16      	ldr	r3, [pc, #88]	; (8001f44 <HAL_ADC_MspInit+0x120>)
 8001eec:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001ef0:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001ef2:	4b14      	ldr	r3, [pc, #80]	; (8001f44 <HAL_ADC_MspInit+0x120>)
 8001ef4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001ef8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001efa:	4b12      	ldr	r3, [pc, #72]	; (8001f44 <HAL_ADC_MspInit+0x120>)
 8001efc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001f00:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001f02:	4b10      	ldr	r3, [pc, #64]	; (8001f44 <HAL_ADC_MspInit+0x120>)
 8001f04:	2200      	movs	r2, #0
 8001f06:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001f08:	4b0e      	ldr	r3, [pc, #56]	; (8001f44 <HAL_ADC_MspInit+0x120>)
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001f0e:	480d      	ldr	r0, [pc, #52]	; (8001f44 <HAL_ADC_MspInit+0x120>)
 8001f10:	f000 ffe0 	bl	8002ed4 <HAL_DMA_Init>
 8001f14:	4603      	mov	r3, r0
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d001      	beq.n	8001f1e <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 8001f1a:	f7ff ff54 	bl	8001dc6 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	4a08      	ldr	r2, [pc, #32]	; (8001f44 <HAL_ADC_MspInit+0x120>)
 8001f22:	639a      	str	r2, [r3, #56]	; 0x38
 8001f24:	4a07      	ldr	r2, [pc, #28]	; (8001f44 <HAL_ADC_MspInit+0x120>)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001f2a:	bf00      	nop
 8001f2c:	3728      	adds	r7, #40	; 0x28
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}
 8001f32:	bf00      	nop
 8001f34:	40012000 	.word	0x40012000
 8001f38:	40023800 	.word	0x40023800
 8001f3c:	40020800 	.word	0x40020800
 8001f40:	40020400 	.word	0x40020400
 8001f44:	20000728 	.word	0x20000728
 8001f48:	40026410 	.word	0x40026410

08001f4c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	b083      	sub	sp, #12
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	4a05      	ldr	r2, [pc, #20]	; (8001f70 <HAL_RTC_MspInit+0x24>)
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	d102      	bne.n	8001f64 <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001f5e:	4b05      	ldr	r3, [pc, #20]	; (8001f74 <HAL_RTC_MspInit+0x28>)
 8001f60:	2201      	movs	r2, #1
 8001f62:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8001f64:	bf00      	nop
 8001f66:	370c      	adds	r7, #12
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6e:	4770      	bx	lr
 8001f70:	40002800 	.word	0x40002800
 8001f74:	42470e3c 	.word	0x42470e3c

08001f78 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b08a      	sub	sp, #40	; 0x28
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f80:	f107 0314 	add.w	r3, r7, #20
 8001f84:	2200      	movs	r2, #0
 8001f86:	601a      	str	r2, [r3, #0]
 8001f88:	605a      	str	r2, [r3, #4]
 8001f8a:	609a      	str	r2, [r3, #8]
 8001f8c:	60da      	str	r2, [r3, #12]
 8001f8e:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	4a28      	ldr	r2, [pc, #160]	; (8002038 <HAL_SD_MspInit+0xc0>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d14a      	bne.n	8002030 <HAL_SD_MspInit+0xb8>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	613b      	str	r3, [r7, #16]
 8001f9e:	4b27      	ldr	r3, [pc, #156]	; (800203c <HAL_SD_MspInit+0xc4>)
 8001fa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fa2:	4a26      	ldr	r2, [pc, #152]	; (800203c <HAL_SD_MspInit+0xc4>)
 8001fa4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001fa8:	6453      	str	r3, [r2, #68]	; 0x44
 8001faa:	4b24      	ldr	r3, [pc, #144]	; (800203c <HAL_SD_MspInit+0xc4>)
 8001fac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fae:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001fb2:	613b      	str	r3, [r7, #16]
 8001fb4:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	60fb      	str	r3, [r7, #12]
 8001fba:	4b20      	ldr	r3, [pc, #128]	; (800203c <HAL_SD_MspInit+0xc4>)
 8001fbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fbe:	4a1f      	ldr	r2, [pc, #124]	; (800203c <HAL_SD_MspInit+0xc4>)
 8001fc0:	f043 0304 	orr.w	r3, r3, #4
 8001fc4:	6313      	str	r3, [r2, #48]	; 0x30
 8001fc6:	4b1d      	ldr	r3, [pc, #116]	; (800203c <HAL_SD_MspInit+0xc4>)
 8001fc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fca:	f003 0304 	and.w	r3, r3, #4
 8001fce:	60fb      	str	r3, [r7, #12]
 8001fd0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	60bb      	str	r3, [r7, #8]
 8001fd6:	4b19      	ldr	r3, [pc, #100]	; (800203c <HAL_SD_MspInit+0xc4>)
 8001fd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fda:	4a18      	ldr	r2, [pc, #96]	; (800203c <HAL_SD_MspInit+0xc4>)
 8001fdc:	f043 0308 	orr.w	r3, r3, #8
 8001fe0:	6313      	str	r3, [r2, #48]	; 0x30
 8001fe2:	4b16      	ldr	r3, [pc, #88]	; (800203c <HAL_SD_MspInit+0xc4>)
 8001fe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fe6:	f003 0308 	and.w	r3, r3, #8
 8001fea:	60bb      	str	r3, [r7, #8]
 8001fec:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 8001fee:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8001ff2:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ff4:	2302      	movs	r3, #2
 8001ff6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ffc:	2303      	movs	r3, #3
 8001ffe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8002000:	230c      	movs	r3, #12
 8002002:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002004:	f107 0314 	add.w	r3, r7, #20
 8002008:	4619      	mov	r1, r3
 800200a:	480d      	ldr	r0, [pc, #52]	; (8002040 <HAL_SD_MspInit+0xc8>)
 800200c:	f001 fad0 	bl	80035b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002010:	2304      	movs	r3, #4
 8002012:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002014:	2302      	movs	r3, #2
 8002016:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002018:	2300      	movs	r3, #0
 800201a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800201c:	2303      	movs	r3, #3
 800201e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8002020:	230c      	movs	r3, #12
 8002022:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002024:	f107 0314 	add.w	r3, r7, #20
 8002028:	4619      	mov	r1, r3
 800202a:	4806      	ldr	r0, [pc, #24]	; (8002044 <HAL_SD_MspInit+0xcc>)
 800202c:	f001 fac0 	bl	80035b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 8002030:	bf00      	nop
 8002032:	3728      	adds	r7, #40	; 0x28
 8002034:	46bd      	mov	sp, r7
 8002036:	bd80      	pop	{r7, pc}
 8002038:	40012c00 	.word	0x40012c00
 800203c:	40023800 	.word	0x40023800
 8002040:	40020800 	.word	0x40020800
 8002044:	40020c00 	.word	0x40020c00

08002048 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b08a      	sub	sp, #40	; 0x28
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002050:	f107 0314 	add.w	r3, r7, #20
 8002054:	2200      	movs	r2, #0
 8002056:	601a      	str	r2, [r3, #0]
 8002058:	605a      	str	r2, [r3, #4]
 800205a:	609a      	str	r2, [r3, #8]
 800205c:	60da      	str	r2, [r3, #12]
 800205e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4a19      	ldr	r2, [pc, #100]	; (80020cc <HAL_SPI_MspInit+0x84>)
 8002066:	4293      	cmp	r3, r2
 8002068:	d12c      	bne.n	80020c4 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800206a:	2300      	movs	r3, #0
 800206c:	613b      	str	r3, [r7, #16]
 800206e:	4b18      	ldr	r3, [pc, #96]	; (80020d0 <HAL_SPI_MspInit+0x88>)
 8002070:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002072:	4a17      	ldr	r2, [pc, #92]	; (80020d0 <HAL_SPI_MspInit+0x88>)
 8002074:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002078:	6413      	str	r3, [r2, #64]	; 0x40
 800207a:	4b15      	ldr	r3, [pc, #84]	; (80020d0 <HAL_SPI_MspInit+0x88>)
 800207c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800207e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002082:	613b      	str	r3, [r7, #16]
 8002084:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002086:	2300      	movs	r3, #0
 8002088:	60fb      	str	r3, [r7, #12]
 800208a:	4b11      	ldr	r3, [pc, #68]	; (80020d0 <HAL_SPI_MspInit+0x88>)
 800208c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800208e:	4a10      	ldr	r2, [pc, #64]	; (80020d0 <HAL_SPI_MspInit+0x88>)
 8002090:	f043 0302 	orr.w	r3, r3, #2
 8002094:	6313      	str	r3, [r2, #48]	; 0x30
 8002096:	4b0e      	ldr	r3, [pc, #56]	; (80020d0 <HAL_SPI_MspInit+0x88>)
 8002098:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800209a:	f003 0302 	and.w	r3, r3, #2
 800209e:	60fb      	str	r3, [r7, #12]
 80020a0:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration    
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80020a2:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80020a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020a8:	2302      	movs	r3, #2
 80020aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ac:	2300      	movs	r3, #0
 80020ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020b0:	2303      	movs	r3, #3
 80020b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80020b4:	2305      	movs	r3, #5
 80020b6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020b8:	f107 0314 	add.w	r3, r7, #20
 80020bc:	4619      	mov	r1, r3
 80020be:	4805      	ldr	r0, [pc, #20]	; (80020d4 <HAL_SPI_MspInit+0x8c>)
 80020c0:	f001 fa76 	bl	80035b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80020c4:	bf00      	nop
 80020c6:	3728      	adds	r7, #40	; 0x28
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bd80      	pop	{r7, pc}
 80020cc:	40003800 	.word	0x40003800
 80020d0:	40023800 	.word	0x40023800
 80020d4:	40020400 	.word	0x40020400

080020d8 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b08a      	sub	sp, #40	; 0x28
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020e0:	f107 0314 	add.w	r3, r7, #20
 80020e4:	2200      	movs	r2, #0
 80020e6:	601a      	str	r2, [r3, #0]
 80020e8:	605a      	str	r2, [r3, #4]
 80020ea:	609a      	str	r2, [r3, #8]
 80020ec:	60da      	str	r2, [r3, #12]
 80020ee:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80020f8:	d12b      	bne.n	8002152 <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80020fa:	2300      	movs	r3, #0
 80020fc:	613b      	str	r3, [r7, #16]
 80020fe:	4b17      	ldr	r3, [pc, #92]	; (800215c <HAL_TIM_Encoder_MspInit+0x84>)
 8002100:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002102:	4a16      	ldr	r2, [pc, #88]	; (800215c <HAL_TIM_Encoder_MspInit+0x84>)
 8002104:	f043 0301 	orr.w	r3, r3, #1
 8002108:	6413      	str	r3, [r2, #64]	; 0x40
 800210a:	4b14      	ldr	r3, [pc, #80]	; (800215c <HAL_TIM_Encoder_MspInit+0x84>)
 800210c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800210e:	f003 0301 	and.w	r3, r3, #1
 8002112:	613b      	str	r3, [r7, #16]
 8002114:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002116:	2300      	movs	r3, #0
 8002118:	60fb      	str	r3, [r7, #12]
 800211a:	4b10      	ldr	r3, [pc, #64]	; (800215c <HAL_TIM_Encoder_MspInit+0x84>)
 800211c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800211e:	4a0f      	ldr	r2, [pc, #60]	; (800215c <HAL_TIM_Encoder_MspInit+0x84>)
 8002120:	f043 0301 	orr.w	r3, r3, #1
 8002124:	6313      	str	r3, [r2, #48]	; 0x30
 8002126:	4b0d      	ldr	r3, [pc, #52]	; (800215c <HAL_TIM_Encoder_MspInit+0x84>)
 8002128:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800212a:	f003 0301 	and.w	r3, r3, #1
 800212e:	60fb      	str	r3, [r7, #12]
 8002130:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration    
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2 
    */
    GPIO_InitStruct.Pin = enc_a_Pin|enc_b_Pin;
 8002132:	2303      	movs	r3, #3
 8002134:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002136:	2302      	movs	r3, #2
 8002138:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800213a:	2300      	movs	r3, #0
 800213c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800213e:	2300      	movs	r3, #0
 8002140:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002142:	2301      	movs	r3, #1
 8002144:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002146:	f107 0314 	add.w	r3, r7, #20
 800214a:	4619      	mov	r1, r3
 800214c:	4804      	ldr	r0, [pc, #16]	; (8002160 <HAL_TIM_Encoder_MspInit+0x88>)
 800214e:	f001 fa2f 	bl	80035b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002152:	bf00      	nop
 8002154:	3728      	adds	r7, #40	; 0x28
 8002156:	46bd      	mov	sp, r7
 8002158:	bd80      	pop	{r7, pc}
 800215a:	bf00      	nop
 800215c:	40023800 	.word	0x40023800
 8002160:	40020000 	.word	0x40020000

08002164 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b084      	sub	sp, #16
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	4a0e      	ldr	r2, [pc, #56]	; (80021ac <HAL_TIM_Base_MspInit+0x48>)
 8002172:	4293      	cmp	r3, r2
 8002174:	d115      	bne.n	80021a2 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002176:	2300      	movs	r3, #0
 8002178:	60fb      	str	r3, [r7, #12]
 800217a:	4b0d      	ldr	r3, [pc, #52]	; (80021b0 <HAL_TIM_Base_MspInit+0x4c>)
 800217c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800217e:	4a0c      	ldr	r2, [pc, #48]	; (80021b0 <HAL_TIM_Base_MspInit+0x4c>)
 8002180:	f043 0310 	orr.w	r3, r3, #16
 8002184:	6413      	str	r3, [r2, #64]	; 0x40
 8002186:	4b0a      	ldr	r3, [pc, #40]	; (80021b0 <HAL_TIM_Base_MspInit+0x4c>)
 8002188:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800218a:	f003 0310 	and.w	r3, r3, #16
 800218e:	60fb      	str	r3, [r7, #12]
 8002190:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002192:	2200      	movs	r2, #0
 8002194:	2100      	movs	r1, #0
 8002196:	2036      	movs	r0, #54	; 0x36
 8002198:	f000 fe65 	bl	8002e66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800219c:	2036      	movs	r0, #54	; 0x36
 800219e:	f000 fe7e 	bl	8002e9e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 80021a2:	bf00      	nop
 80021a4:	3710      	adds	r7, #16
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bd80      	pop	{r7, pc}
 80021aa:	bf00      	nop
 80021ac:	40001000 	.word	0x40001000
 80021b0:	40023800 	.word	0x40023800

080021b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80021b4:	b480      	push	{r7}
 80021b6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80021b8:	bf00      	nop
 80021ba:	46bd      	mov	sp, r7
 80021bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c0:	4770      	bx	lr

080021c2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80021c2:	b480      	push	{r7}
 80021c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80021c6:	e7fe      	b.n	80021c6 <HardFault_Handler+0x4>

080021c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80021c8:	b480      	push	{r7}
 80021ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80021cc:	e7fe      	b.n	80021cc <MemManage_Handler+0x4>

080021ce <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80021ce:	b480      	push	{r7}
 80021d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021d2:	e7fe      	b.n	80021d2 <BusFault_Handler+0x4>

080021d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021d4:	b480      	push	{r7}
 80021d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021d8:	e7fe      	b.n	80021d8 <UsageFault_Handler+0x4>

080021da <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80021da:	b480      	push	{r7}
 80021dc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80021de:	bf00      	nop
 80021e0:	46bd      	mov	sp, r7
 80021e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e6:	4770      	bx	lr

080021e8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021e8:	b480      	push	{r7}
 80021ea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021ec:	bf00      	nop
 80021ee:	46bd      	mov	sp, r7
 80021f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f4:	4770      	bx	lr

080021f6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80021f6:	b480      	push	{r7}
 80021f8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80021fa:	bf00      	nop
 80021fc:	46bd      	mov	sp, r7
 80021fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002202:	4770      	bx	lr

08002204 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002208:	f000 f926 	bl	8002458 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800220c:	bf00      	nop
 800220e:	bd80      	pop	{r7, pc}

08002210 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002214:	4802      	ldr	r0, [pc, #8]	; (8002220 <TIM6_DAC_IRQHandler+0x10>)
 8002216:	f004 f9b7 	bl	8006588 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800221a:	bf00      	nop
 800221c:	bd80      	pop	{r7, pc}
 800221e:	bf00      	nop
 8002220:	200007b4 	.word	0x200007b4

08002224 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002228:	4802      	ldr	r0, [pc, #8]	; (8002234 <DMA2_Stream0_IRQHandler+0x10>)
 800222a:	f000 ff59 	bl	80030e0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800222e:	bf00      	nop
 8002230:	bd80      	pop	{r7, pc}
 8002232:	bf00      	nop
 8002234:	20000728 	.word	0x20000728

08002238 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b086      	sub	sp, #24
 800223c:	af00      	add	r7, sp, #0
 800223e:	60f8      	str	r0, [r7, #12]
 8002240:	60b9      	str	r1, [r7, #8]
 8002242:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002244:	2300      	movs	r3, #0
 8002246:	617b      	str	r3, [r7, #20]
 8002248:	e00a      	b.n	8002260 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800224a:	f3af 8000 	nop.w
 800224e:	4601      	mov	r1, r0
 8002250:	68bb      	ldr	r3, [r7, #8]
 8002252:	1c5a      	adds	r2, r3, #1
 8002254:	60ba      	str	r2, [r7, #8]
 8002256:	b2ca      	uxtb	r2, r1
 8002258:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800225a:	697b      	ldr	r3, [r7, #20]
 800225c:	3301      	adds	r3, #1
 800225e:	617b      	str	r3, [r7, #20]
 8002260:	697a      	ldr	r2, [r7, #20]
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	429a      	cmp	r2, r3
 8002266:	dbf0      	blt.n	800224a <_read+0x12>
	}

return len;
 8002268:	687b      	ldr	r3, [r7, #4]
}
 800226a:	4618      	mov	r0, r3
 800226c:	3718      	adds	r7, #24
 800226e:	46bd      	mov	sp, r7
 8002270:	bd80      	pop	{r7, pc}

08002272 <_close>:
	}
	return len;
}

int _close(int file)
{
 8002272:	b480      	push	{r7}
 8002274:	b083      	sub	sp, #12
 8002276:	af00      	add	r7, sp, #0
 8002278:	6078      	str	r0, [r7, #4]
	return -1;
 800227a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800227e:	4618      	mov	r0, r3
 8002280:	370c      	adds	r7, #12
 8002282:	46bd      	mov	sp, r7
 8002284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002288:	4770      	bx	lr

0800228a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800228a:	b480      	push	{r7}
 800228c:	b083      	sub	sp, #12
 800228e:	af00      	add	r7, sp, #0
 8002290:	6078      	str	r0, [r7, #4]
 8002292:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800229a:	605a      	str	r2, [r3, #4]
	return 0;
 800229c:	2300      	movs	r3, #0
}
 800229e:	4618      	mov	r0, r3
 80022a0:	370c      	adds	r7, #12
 80022a2:	46bd      	mov	sp, r7
 80022a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a8:	4770      	bx	lr

080022aa <_isatty>:

int _isatty(int file)
{
 80022aa:	b480      	push	{r7}
 80022ac:	b083      	sub	sp, #12
 80022ae:	af00      	add	r7, sp, #0
 80022b0:	6078      	str	r0, [r7, #4]
	return 1;
 80022b2:	2301      	movs	r3, #1
}
 80022b4:	4618      	mov	r0, r3
 80022b6:	370c      	adds	r7, #12
 80022b8:	46bd      	mov	sp, r7
 80022ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022be:	4770      	bx	lr

080022c0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80022c0:	b480      	push	{r7}
 80022c2:	b085      	sub	sp, #20
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	60f8      	str	r0, [r7, #12]
 80022c8:	60b9      	str	r1, [r7, #8]
 80022ca:	607a      	str	r2, [r7, #4]
	return 0;
 80022cc:	2300      	movs	r3, #0
}
 80022ce:	4618      	mov	r0, r3
 80022d0:	3714      	adds	r7, #20
 80022d2:	46bd      	mov	sp, r7
 80022d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d8:	4770      	bx	lr
	...

080022dc <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b084      	sub	sp, #16
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80022e4:	4b11      	ldr	r3, [pc, #68]	; (800232c <_sbrk+0x50>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d102      	bne.n	80022f2 <_sbrk+0x16>
		heap_end = &end;
 80022ec:	4b0f      	ldr	r3, [pc, #60]	; (800232c <_sbrk+0x50>)
 80022ee:	4a10      	ldr	r2, [pc, #64]	; (8002330 <_sbrk+0x54>)
 80022f0:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80022f2:	4b0e      	ldr	r3, [pc, #56]	; (800232c <_sbrk+0x50>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80022f8:	4b0c      	ldr	r3, [pc, #48]	; (800232c <_sbrk+0x50>)
 80022fa:	681a      	ldr	r2, [r3, #0]
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	4413      	add	r3, r2
 8002300:	466a      	mov	r2, sp
 8002302:	4293      	cmp	r3, r2
 8002304:	d907      	bls.n	8002316 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8002306:	f005 fb23 	bl	8007950 <__errno>
 800230a:	4602      	mov	r2, r0
 800230c:	230c      	movs	r3, #12
 800230e:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8002310:	f04f 33ff 	mov.w	r3, #4294967295
 8002314:	e006      	b.n	8002324 <_sbrk+0x48>
	}

	heap_end += incr;
 8002316:	4b05      	ldr	r3, [pc, #20]	; (800232c <_sbrk+0x50>)
 8002318:	681a      	ldr	r2, [r3, #0]
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	4413      	add	r3, r2
 800231e:	4a03      	ldr	r2, [pc, #12]	; (800232c <_sbrk+0x50>)
 8002320:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002322:	68fb      	ldr	r3, [r7, #12]
}
 8002324:	4618      	mov	r0, r3
 8002326:	3710      	adds	r7, #16
 8002328:	46bd      	mov	sp, r7
 800232a:	bd80      	pop	{r7, pc}
 800232c:	20000204 	.word	0x20000204
 8002330:	20000f88 	.word	0x20000f88

08002334 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002334:	b480      	push	{r7}
 8002336:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002338:	4b08      	ldr	r3, [pc, #32]	; (800235c <SystemInit+0x28>)
 800233a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800233e:	4a07      	ldr	r2, [pc, #28]	; (800235c <SystemInit+0x28>)
 8002340:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002344:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002348:	4b04      	ldr	r3, [pc, #16]	; (800235c <SystemInit+0x28>)
 800234a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800234e:	609a      	str	r2, [r3, #8]
#endif
}
 8002350:	bf00      	nop
 8002352:	46bd      	mov	sp, r7
 8002354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002358:	4770      	bx	lr
 800235a:	bf00      	nop
 800235c:	e000ed00 	.word	0xe000ed00

08002360 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002360:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002398 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002364:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002366:	e003      	b.n	8002370 <LoopCopyDataInit>

08002368 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002368:	4b0c      	ldr	r3, [pc, #48]	; (800239c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800236a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800236c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800236e:	3104      	adds	r1, #4

08002370 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002370:	480b      	ldr	r0, [pc, #44]	; (80023a0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002372:	4b0c      	ldr	r3, [pc, #48]	; (80023a4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002374:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002376:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002378:	d3f6      	bcc.n	8002368 <CopyDataInit>
  ldr  r2, =_sbss
 800237a:	4a0b      	ldr	r2, [pc, #44]	; (80023a8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800237c:	e002      	b.n	8002384 <LoopFillZerobss>

0800237e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800237e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002380:	f842 3b04 	str.w	r3, [r2], #4

08002384 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002384:	4b09      	ldr	r3, [pc, #36]	; (80023ac <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002386:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002388:	d3f9      	bcc.n	800237e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800238a:	f7ff ffd3 	bl	8002334 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800238e:	f005 fae5 	bl	800795c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002392:	f7ff f8d5 	bl	8001540 <main>
  bx  lr    
 8002396:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002398:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800239c:	0800a7d0 	.word	0x0800a7d0
  ldr  r0, =_sdata
 80023a0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80023a4:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 80023a8:	200001dc 	.word	0x200001dc
  ldr  r3, = _ebss
 80023ac:	20000f84 	.word	0x20000f84

080023b0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80023b0:	e7fe      	b.n	80023b0 <ADC_IRQHandler>
	...

080023b4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80023b8:	4b0e      	ldr	r3, [pc, #56]	; (80023f4 <HAL_Init+0x40>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	4a0d      	ldr	r2, [pc, #52]	; (80023f4 <HAL_Init+0x40>)
 80023be:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80023c2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80023c4:	4b0b      	ldr	r3, [pc, #44]	; (80023f4 <HAL_Init+0x40>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	4a0a      	ldr	r2, [pc, #40]	; (80023f4 <HAL_Init+0x40>)
 80023ca:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80023ce:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80023d0:	4b08      	ldr	r3, [pc, #32]	; (80023f4 <HAL_Init+0x40>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	4a07      	ldr	r2, [pc, #28]	; (80023f4 <HAL_Init+0x40>)
 80023d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023da:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023dc:	2003      	movs	r0, #3
 80023de:	f000 fd37 	bl	8002e50 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80023e2:	2000      	movs	r0, #0
 80023e4:	f000 f808 	bl	80023f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80023e8:	f7ff fcf4 	bl	8001dd4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80023ec:	2300      	movs	r3, #0
}
 80023ee:	4618      	mov	r0, r3
 80023f0:	bd80      	pop	{r7, pc}
 80023f2:	bf00      	nop
 80023f4:	40023c00 	.word	0x40023c00

080023f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b082      	sub	sp, #8
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002400:	4b12      	ldr	r3, [pc, #72]	; (800244c <HAL_InitTick+0x54>)
 8002402:	681a      	ldr	r2, [r3, #0]
 8002404:	4b12      	ldr	r3, [pc, #72]	; (8002450 <HAL_InitTick+0x58>)
 8002406:	781b      	ldrb	r3, [r3, #0]
 8002408:	4619      	mov	r1, r3
 800240a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800240e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002412:	fbb2 f3f3 	udiv	r3, r2, r3
 8002416:	4618      	mov	r0, r3
 8002418:	f000 fd4f 	bl	8002eba <HAL_SYSTICK_Config>
 800241c:	4603      	mov	r3, r0
 800241e:	2b00      	cmp	r3, #0
 8002420:	d001      	beq.n	8002426 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002422:	2301      	movs	r3, #1
 8002424:	e00e      	b.n	8002444 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	2b0f      	cmp	r3, #15
 800242a:	d80a      	bhi.n	8002442 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800242c:	2200      	movs	r2, #0
 800242e:	6879      	ldr	r1, [r7, #4]
 8002430:	f04f 30ff 	mov.w	r0, #4294967295
 8002434:	f000 fd17 	bl	8002e66 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002438:	4a06      	ldr	r2, [pc, #24]	; (8002454 <HAL_InitTick+0x5c>)
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800243e:	2300      	movs	r3, #0
 8002440:	e000      	b.n	8002444 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002442:	2301      	movs	r3, #1
}
 8002444:	4618      	mov	r0, r3
 8002446:	3708      	adds	r7, #8
 8002448:	46bd      	mov	sp, r7
 800244a:	bd80      	pop	{r7, pc}
 800244c:	20000000 	.word	0x20000000
 8002450:	20000008 	.word	0x20000008
 8002454:	20000004 	.word	0x20000004

08002458 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002458:	b480      	push	{r7}
 800245a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800245c:	4b06      	ldr	r3, [pc, #24]	; (8002478 <HAL_IncTick+0x20>)
 800245e:	781b      	ldrb	r3, [r3, #0]
 8002460:	461a      	mov	r2, r3
 8002462:	4b06      	ldr	r3, [pc, #24]	; (800247c <HAL_IncTick+0x24>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	4413      	add	r3, r2
 8002468:	4a04      	ldr	r2, [pc, #16]	; (800247c <HAL_IncTick+0x24>)
 800246a:	6013      	str	r3, [r2, #0]
}
 800246c:	bf00      	nop
 800246e:	46bd      	mov	sp, r7
 8002470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002474:	4770      	bx	lr
 8002476:	bf00      	nop
 8002478:	20000008 	.word	0x20000008
 800247c:	20000b14 	.word	0x20000b14

08002480 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002480:	b480      	push	{r7}
 8002482:	af00      	add	r7, sp, #0
  return uwTick;
 8002484:	4b03      	ldr	r3, [pc, #12]	; (8002494 <HAL_GetTick+0x14>)
 8002486:	681b      	ldr	r3, [r3, #0]
}
 8002488:	4618      	mov	r0, r3
 800248a:	46bd      	mov	sp, r7
 800248c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002490:	4770      	bx	lr
 8002492:	bf00      	nop
 8002494:	20000b14 	.word	0x20000b14

08002498 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b084      	sub	sp, #16
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80024a0:	f7ff ffee 	bl	8002480 <HAL_GetTick>
 80024a4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024b0:	d005      	beq.n	80024be <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80024b2:	4b09      	ldr	r3, [pc, #36]	; (80024d8 <HAL_Delay+0x40>)
 80024b4:	781b      	ldrb	r3, [r3, #0]
 80024b6:	461a      	mov	r2, r3
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	4413      	add	r3, r2
 80024bc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80024be:	bf00      	nop
 80024c0:	f7ff ffde 	bl	8002480 <HAL_GetTick>
 80024c4:	4602      	mov	r2, r0
 80024c6:	68bb      	ldr	r3, [r7, #8]
 80024c8:	1ad3      	subs	r3, r2, r3
 80024ca:	68fa      	ldr	r2, [r7, #12]
 80024cc:	429a      	cmp	r2, r3
 80024ce:	d8f7      	bhi.n	80024c0 <HAL_Delay+0x28>
  {
  }
}
 80024d0:	bf00      	nop
 80024d2:	3710      	adds	r7, #16
 80024d4:	46bd      	mov	sp, r7
 80024d6:	bd80      	pop	{r7, pc}
 80024d8:	20000008 	.word	0x20000008

080024dc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b084      	sub	sp, #16
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024e4:	2300      	movs	r3, #0
 80024e6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d101      	bne.n	80024f2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80024ee:	2301      	movs	r3, #1
 80024f0:	e033      	b.n	800255a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d109      	bne.n	800250e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80024fa:	6878      	ldr	r0, [r7, #4]
 80024fc:	f7ff fc92 	bl	8001e24 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	2200      	movs	r2, #0
 8002504:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	2200      	movs	r2, #0
 800250a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002512:	f003 0310 	and.w	r3, r3, #16
 8002516:	2b00      	cmp	r3, #0
 8002518:	d118      	bne.n	800254c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800251e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002522:	f023 0302 	bic.w	r3, r3, #2
 8002526:	f043 0202 	orr.w	r2, r3, #2
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800252e:	6878      	ldr	r0, [r7, #4]
 8002530:	f000 fa40 	bl	80029b4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2200      	movs	r2, #0
 8002538:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800253e:	f023 0303 	bic.w	r3, r3, #3
 8002542:	f043 0201 	orr.w	r2, r3, #1
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	641a      	str	r2, [r3, #64]	; 0x40
 800254a:	e001      	b.n	8002550 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800254c:	2301      	movs	r3, #1
 800254e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2200      	movs	r2, #0
 8002554:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002558:	7bfb      	ldrb	r3, [r7, #15]
}
 800255a:	4618      	mov	r0, r3
 800255c:	3710      	adds	r7, #16
 800255e:	46bd      	mov	sp, r7
 8002560:	bd80      	pop	{r7, pc}
	...

08002564 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b086      	sub	sp, #24
 8002568:	af00      	add	r7, sp, #0
 800256a:	60f8      	str	r0, [r7, #12]
 800256c:	60b9      	str	r1, [r7, #8]
 800256e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002570:	2300      	movs	r3, #0
 8002572:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800257a:	2b01      	cmp	r3, #1
 800257c:	d101      	bne.n	8002582 <HAL_ADC_Start_DMA+0x1e>
 800257e:	2302      	movs	r3, #2
 8002580:	e0cc      	b.n	800271c <HAL_ADC_Start_DMA+0x1b8>
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	2201      	movs	r2, #1
 8002586:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	689b      	ldr	r3, [r3, #8]
 8002590:	f003 0301 	and.w	r3, r3, #1
 8002594:	2b01      	cmp	r3, #1
 8002596:	d018      	beq.n	80025ca <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	689a      	ldr	r2, [r3, #8]
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f042 0201 	orr.w	r2, r2, #1
 80025a6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80025a8:	4b5e      	ldr	r3, [pc, #376]	; (8002724 <HAL_ADC_Start_DMA+0x1c0>)
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	4a5e      	ldr	r2, [pc, #376]	; (8002728 <HAL_ADC_Start_DMA+0x1c4>)
 80025ae:	fba2 2303 	umull	r2, r3, r2, r3
 80025b2:	0c9a      	lsrs	r2, r3, #18
 80025b4:	4613      	mov	r3, r2
 80025b6:	005b      	lsls	r3, r3, #1
 80025b8:	4413      	add	r3, r2
 80025ba:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80025bc:	e002      	b.n	80025c4 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80025be:	693b      	ldr	r3, [r7, #16]
 80025c0:	3b01      	subs	r3, #1
 80025c2:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80025c4:	693b      	ldr	r3, [r7, #16]
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d1f9      	bne.n	80025be <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	689b      	ldr	r3, [r3, #8]
 80025d0:	f003 0301 	and.w	r3, r3, #1
 80025d4:	2b01      	cmp	r3, #1
 80025d6:	f040 80a0 	bne.w	800271a <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025de:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80025e2:	f023 0301 	bic.w	r3, r3, #1
 80025e6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	685b      	ldr	r3, [r3, #4]
 80025f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d007      	beq.n	800260c <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002600:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002604:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002610:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002614:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002618:	d106      	bne.n	8002628 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800261e:	f023 0206 	bic.w	r2, r3, #6
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	645a      	str	r2, [r3, #68]	; 0x44
 8002626:	e002      	b.n	800262e <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	2200      	movs	r2, #0
 800262c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	2200      	movs	r2, #0
 8002632:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002636:	4b3d      	ldr	r3, [pc, #244]	; (800272c <HAL_ADC_Start_DMA+0x1c8>)
 8002638:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800263e:	4a3c      	ldr	r2, [pc, #240]	; (8002730 <HAL_ADC_Start_DMA+0x1cc>)
 8002640:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002646:	4a3b      	ldr	r2, [pc, #236]	; (8002734 <HAL_ADC_Start_DMA+0x1d0>)
 8002648:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800264e:	4a3a      	ldr	r2, [pc, #232]	; (8002738 <HAL_ADC_Start_DMA+0x1d4>)
 8002650:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800265a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	685a      	ldr	r2, [r3, #4]
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800266a:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	689a      	ldr	r2, [r3, #8]
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800267a:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	334c      	adds	r3, #76	; 0x4c
 8002686:	4619      	mov	r1, r3
 8002688:	68ba      	ldr	r2, [r7, #8]
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	f000 fcd0 	bl	8003030 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002690:	697b      	ldr	r3, [r7, #20]
 8002692:	685b      	ldr	r3, [r3, #4]
 8002694:	f003 031f 	and.w	r3, r3, #31
 8002698:	2b00      	cmp	r3, #0
 800269a:	d12a      	bne.n	80026f2 <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4a26      	ldr	r2, [pc, #152]	; (800273c <HAL_ADC_Start_DMA+0x1d8>)
 80026a2:	4293      	cmp	r3, r2
 80026a4:	d015      	beq.n	80026d2 <HAL_ADC_Start_DMA+0x16e>
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4a25      	ldr	r2, [pc, #148]	; (8002740 <HAL_ADC_Start_DMA+0x1dc>)
 80026ac:	4293      	cmp	r3, r2
 80026ae:	d105      	bne.n	80026bc <HAL_ADC_Start_DMA+0x158>
 80026b0:	4b1e      	ldr	r3, [pc, #120]	; (800272c <HAL_ADC_Start_DMA+0x1c8>)
 80026b2:	685b      	ldr	r3, [r3, #4]
 80026b4:	f003 031f 	and.w	r3, r3, #31
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d00a      	beq.n	80026d2 <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	4a20      	ldr	r2, [pc, #128]	; (8002744 <HAL_ADC_Start_DMA+0x1e0>)
 80026c2:	4293      	cmp	r3, r2
 80026c4:	d129      	bne.n	800271a <HAL_ADC_Start_DMA+0x1b6>
 80026c6:	4b19      	ldr	r3, [pc, #100]	; (800272c <HAL_ADC_Start_DMA+0x1c8>)
 80026c8:	685b      	ldr	r3, [r3, #4]
 80026ca:	f003 031f 	and.w	r3, r3, #31
 80026ce:	2b0f      	cmp	r3, #15
 80026d0:	d823      	bhi.n	800271a <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	689b      	ldr	r3, [r3, #8]
 80026d8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d11c      	bne.n	800271a <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	689a      	ldr	r2, [r3, #8]
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80026ee:	609a      	str	r2, [r3, #8]
 80026f0:	e013      	b.n	800271a <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	4a11      	ldr	r2, [pc, #68]	; (800273c <HAL_ADC_Start_DMA+0x1d8>)
 80026f8:	4293      	cmp	r3, r2
 80026fa:	d10e      	bne.n	800271a <HAL_ADC_Start_DMA+0x1b6>
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	689b      	ldr	r3, [r3, #8]
 8002702:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002706:	2b00      	cmp	r3, #0
 8002708:	d107      	bne.n	800271a <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	689a      	ldr	r2, [r3, #8]
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002718:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 800271a:	2300      	movs	r3, #0
}
 800271c:	4618      	mov	r0, r3
 800271e:	3718      	adds	r7, #24
 8002720:	46bd      	mov	sp, r7
 8002722:	bd80      	pop	{r7, pc}
 8002724:	20000000 	.word	0x20000000
 8002728:	431bde83 	.word	0x431bde83
 800272c:	40012300 	.word	0x40012300
 8002730:	08002bad 	.word	0x08002bad
 8002734:	08002c67 	.word	0x08002c67
 8002738:	08002c83 	.word	0x08002c83
 800273c:	40012000 	.word	0x40012000
 8002740:	40012100 	.word	0x40012100
 8002744:	40012200 	.word	0x40012200

08002748 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002748:	b480      	push	{r7}
 800274a:	b083      	sub	sp, #12
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002750:	bf00      	nop
 8002752:	370c      	adds	r7, #12
 8002754:	46bd      	mov	sp, r7
 8002756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275a:	4770      	bx	lr

0800275c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800275c:	b480      	push	{r7}
 800275e:	b083      	sub	sp, #12
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002764:	bf00      	nop
 8002766:	370c      	adds	r7, #12
 8002768:	46bd      	mov	sp, r7
 800276a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276e:	4770      	bx	lr

08002770 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002770:	b480      	push	{r7}
 8002772:	b085      	sub	sp, #20
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
 8002778:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800277a:	2300      	movs	r3, #0
 800277c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002784:	2b01      	cmp	r3, #1
 8002786:	d101      	bne.n	800278c <HAL_ADC_ConfigChannel+0x1c>
 8002788:	2302      	movs	r3, #2
 800278a:	e105      	b.n	8002998 <HAL_ADC_ConfigChannel+0x228>
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2201      	movs	r2, #1
 8002790:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	2b09      	cmp	r3, #9
 800279a:	d925      	bls.n	80027e8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	68d9      	ldr	r1, [r3, #12]
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	b29b      	uxth	r3, r3
 80027a8:	461a      	mov	r2, r3
 80027aa:	4613      	mov	r3, r2
 80027ac:	005b      	lsls	r3, r3, #1
 80027ae:	4413      	add	r3, r2
 80027b0:	3b1e      	subs	r3, #30
 80027b2:	2207      	movs	r2, #7
 80027b4:	fa02 f303 	lsl.w	r3, r2, r3
 80027b8:	43da      	mvns	r2, r3
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	400a      	ands	r2, r1
 80027c0:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	68d9      	ldr	r1, [r3, #12]
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	689a      	ldr	r2, [r3, #8]
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	b29b      	uxth	r3, r3
 80027d2:	4618      	mov	r0, r3
 80027d4:	4603      	mov	r3, r0
 80027d6:	005b      	lsls	r3, r3, #1
 80027d8:	4403      	add	r3, r0
 80027da:	3b1e      	subs	r3, #30
 80027dc:	409a      	lsls	r2, r3
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	430a      	orrs	r2, r1
 80027e4:	60da      	str	r2, [r3, #12]
 80027e6:	e022      	b.n	800282e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	6919      	ldr	r1, [r3, #16]
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	b29b      	uxth	r3, r3
 80027f4:	461a      	mov	r2, r3
 80027f6:	4613      	mov	r3, r2
 80027f8:	005b      	lsls	r3, r3, #1
 80027fa:	4413      	add	r3, r2
 80027fc:	2207      	movs	r2, #7
 80027fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002802:	43da      	mvns	r2, r3
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	400a      	ands	r2, r1
 800280a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	6919      	ldr	r1, [r3, #16]
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	689a      	ldr	r2, [r3, #8]
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	b29b      	uxth	r3, r3
 800281c:	4618      	mov	r0, r3
 800281e:	4603      	mov	r3, r0
 8002820:	005b      	lsls	r3, r3, #1
 8002822:	4403      	add	r3, r0
 8002824:	409a      	lsls	r2, r3
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	430a      	orrs	r2, r1
 800282c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800282e:	683b      	ldr	r3, [r7, #0]
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	2b06      	cmp	r3, #6
 8002834:	d824      	bhi.n	8002880 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	685a      	ldr	r2, [r3, #4]
 8002840:	4613      	mov	r3, r2
 8002842:	009b      	lsls	r3, r3, #2
 8002844:	4413      	add	r3, r2
 8002846:	3b05      	subs	r3, #5
 8002848:	221f      	movs	r2, #31
 800284a:	fa02 f303 	lsl.w	r3, r2, r3
 800284e:	43da      	mvns	r2, r3
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	400a      	ands	r2, r1
 8002856:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	b29b      	uxth	r3, r3
 8002864:	4618      	mov	r0, r3
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	685a      	ldr	r2, [r3, #4]
 800286a:	4613      	mov	r3, r2
 800286c:	009b      	lsls	r3, r3, #2
 800286e:	4413      	add	r3, r2
 8002870:	3b05      	subs	r3, #5
 8002872:	fa00 f203 	lsl.w	r2, r0, r3
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	430a      	orrs	r2, r1
 800287c:	635a      	str	r2, [r3, #52]	; 0x34
 800287e:	e04c      	b.n	800291a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	2b0c      	cmp	r3, #12
 8002886:	d824      	bhi.n	80028d2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	685a      	ldr	r2, [r3, #4]
 8002892:	4613      	mov	r3, r2
 8002894:	009b      	lsls	r3, r3, #2
 8002896:	4413      	add	r3, r2
 8002898:	3b23      	subs	r3, #35	; 0x23
 800289a:	221f      	movs	r2, #31
 800289c:	fa02 f303 	lsl.w	r3, r2, r3
 80028a0:	43da      	mvns	r2, r3
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	400a      	ands	r2, r1
 80028a8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	b29b      	uxth	r3, r3
 80028b6:	4618      	mov	r0, r3
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	685a      	ldr	r2, [r3, #4]
 80028bc:	4613      	mov	r3, r2
 80028be:	009b      	lsls	r3, r3, #2
 80028c0:	4413      	add	r3, r2
 80028c2:	3b23      	subs	r3, #35	; 0x23
 80028c4:	fa00 f203 	lsl.w	r2, r0, r3
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	430a      	orrs	r2, r1
 80028ce:	631a      	str	r2, [r3, #48]	; 0x30
 80028d0:	e023      	b.n	800291a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	685a      	ldr	r2, [r3, #4]
 80028dc:	4613      	mov	r3, r2
 80028de:	009b      	lsls	r3, r3, #2
 80028e0:	4413      	add	r3, r2
 80028e2:	3b41      	subs	r3, #65	; 0x41
 80028e4:	221f      	movs	r2, #31
 80028e6:	fa02 f303 	lsl.w	r3, r2, r3
 80028ea:	43da      	mvns	r2, r3
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	400a      	ands	r2, r1
 80028f2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	b29b      	uxth	r3, r3
 8002900:	4618      	mov	r0, r3
 8002902:	683b      	ldr	r3, [r7, #0]
 8002904:	685a      	ldr	r2, [r3, #4]
 8002906:	4613      	mov	r3, r2
 8002908:	009b      	lsls	r3, r3, #2
 800290a:	4413      	add	r3, r2
 800290c:	3b41      	subs	r3, #65	; 0x41
 800290e:	fa00 f203 	lsl.w	r2, r0, r3
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	430a      	orrs	r2, r1
 8002918:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800291a:	4b22      	ldr	r3, [pc, #136]	; (80029a4 <HAL_ADC_ConfigChannel+0x234>)
 800291c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	4a21      	ldr	r2, [pc, #132]	; (80029a8 <HAL_ADC_ConfigChannel+0x238>)
 8002924:	4293      	cmp	r3, r2
 8002926:	d109      	bne.n	800293c <HAL_ADC_ConfigChannel+0x1cc>
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	2b12      	cmp	r3, #18
 800292e:	d105      	bne.n	800293c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	685b      	ldr	r3, [r3, #4]
 8002934:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	4a19      	ldr	r2, [pc, #100]	; (80029a8 <HAL_ADC_ConfigChannel+0x238>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d123      	bne.n	800298e <HAL_ADC_ConfigChannel+0x21e>
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	2b10      	cmp	r3, #16
 800294c:	d003      	beq.n	8002956 <HAL_ADC_ConfigChannel+0x1e6>
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	2b11      	cmp	r3, #17
 8002954:	d11b      	bne.n	800298e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	685b      	ldr	r3, [r3, #4]
 800295a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8002962:	683b      	ldr	r3, [r7, #0]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	2b10      	cmp	r3, #16
 8002968:	d111      	bne.n	800298e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800296a:	4b10      	ldr	r3, [pc, #64]	; (80029ac <HAL_ADC_ConfigChannel+0x23c>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	4a10      	ldr	r2, [pc, #64]	; (80029b0 <HAL_ADC_ConfigChannel+0x240>)
 8002970:	fba2 2303 	umull	r2, r3, r2, r3
 8002974:	0c9a      	lsrs	r2, r3, #18
 8002976:	4613      	mov	r3, r2
 8002978:	009b      	lsls	r3, r3, #2
 800297a:	4413      	add	r3, r2
 800297c:	005b      	lsls	r3, r3, #1
 800297e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002980:	e002      	b.n	8002988 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002982:	68bb      	ldr	r3, [r7, #8]
 8002984:	3b01      	subs	r3, #1
 8002986:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002988:	68bb      	ldr	r3, [r7, #8]
 800298a:	2b00      	cmp	r3, #0
 800298c:	d1f9      	bne.n	8002982 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2200      	movs	r2, #0
 8002992:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002996:	2300      	movs	r3, #0
}
 8002998:	4618      	mov	r0, r3
 800299a:	3714      	adds	r7, #20
 800299c:	46bd      	mov	sp, r7
 800299e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a2:	4770      	bx	lr
 80029a4:	40012300 	.word	0x40012300
 80029a8:	40012000 	.word	0x40012000
 80029ac:	20000000 	.word	0x20000000
 80029b0:	431bde83 	.word	0x431bde83

080029b4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80029b4:	b480      	push	{r7}
 80029b6:	b085      	sub	sp, #20
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80029bc:	4b79      	ldr	r3, [pc, #484]	; (8002ba4 <ADC_Init+0x1f0>)
 80029be:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	685b      	ldr	r3, [r3, #4]
 80029c4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	685a      	ldr	r2, [r3, #4]
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	431a      	orrs	r2, r3
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	685a      	ldr	r2, [r3, #4]
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80029e8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	6859      	ldr	r1, [r3, #4]
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	691b      	ldr	r3, [r3, #16]
 80029f4:	021a      	lsls	r2, r3, #8
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	430a      	orrs	r2, r1
 80029fc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	685a      	ldr	r2, [r3, #4]
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002a0c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	6859      	ldr	r1, [r3, #4]
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	689a      	ldr	r2, [r3, #8]
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	430a      	orrs	r2, r1
 8002a1e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	689a      	ldr	r2, [r3, #8]
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002a2e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	6899      	ldr	r1, [r3, #8]
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	68da      	ldr	r2, [r3, #12]
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	430a      	orrs	r2, r1
 8002a40:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a46:	4a58      	ldr	r2, [pc, #352]	; (8002ba8 <ADC_Init+0x1f4>)
 8002a48:	4293      	cmp	r3, r2
 8002a4a:	d022      	beq.n	8002a92 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	689a      	ldr	r2, [r3, #8]
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002a5a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	6899      	ldr	r1, [r3, #8]
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	430a      	orrs	r2, r1
 8002a6c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	689a      	ldr	r2, [r3, #8]
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002a7c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	6899      	ldr	r1, [r3, #8]
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	430a      	orrs	r2, r1
 8002a8e:	609a      	str	r2, [r3, #8]
 8002a90:	e00f      	b.n	8002ab2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	689a      	ldr	r2, [r3, #8]
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002aa0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	689a      	ldr	r2, [r3, #8]
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002ab0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	689a      	ldr	r2, [r3, #8]
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f022 0202 	bic.w	r2, r2, #2
 8002ac0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	6899      	ldr	r1, [r3, #8]
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	7e1b      	ldrb	r3, [r3, #24]
 8002acc:	005a      	lsls	r2, r3, #1
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	430a      	orrs	r2, r1
 8002ad4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d01b      	beq.n	8002b18 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	685a      	ldr	r2, [r3, #4]
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002aee:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	685a      	ldr	r2, [r3, #4]
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002afe:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	6859      	ldr	r1, [r3, #4]
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b0a:	3b01      	subs	r3, #1
 8002b0c:	035a      	lsls	r2, r3, #13
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	430a      	orrs	r2, r1
 8002b14:	605a      	str	r2, [r3, #4]
 8002b16:	e007      	b.n	8002b28 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	685a      	ldr	r2, [r3, #4]
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002b26:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002b36:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	69db      	ldr	r3, [r3, #28]
 8002b42:	3b01      	subs	r3, #1
 8002b44:	051a      	lsls	r2, r3, #20
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	430a      	orrs	r2, r1
 8002b4c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	689a      	ldr	r2, [r3, #8]
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002b5c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	6899      	ldr	r1, [r3, #8]
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002b6a:	025a      	lsls	r2, r3, #9
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	430a      	orrs	r2, r1
 8002b72:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	689a      	ldr	r2, [r3, #8]
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002b82:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	6899      	ldr	r1, [r3, #8]
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	695b      	ldr	r3, [r3, #20]
 8002b8e:	029a      	lsls	r2, r3, #10
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	430a      	orrs	r2, r1
 8002b96:	609a      	str	r2, [r3, #8]
}
 8002b98:	bf00      	nop
 8002b9a:	3714      	adds	r7, #20
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba2:	4770      	bx	lr
 8002ba4:	40012300 	.word	0x40012300
 8002ba8:	0f000001 	.word	0x0f000001

08002bac <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b084      	sub	sp, #16
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bb8:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bbe:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d13c      	bne.n	8002c40 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bca:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	689b      	ldr	r3, [r3, #8]
 8002bd8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d12b      	bne.n	8002c38 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d127      	bne.n	8002c38 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bee:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d006      	beq.n	8002c04 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	689b      	ldr	r3, [r3, #8]
 8002bfc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d119      	bne.n	8002c38 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	685a      	ldr	r2, [r3, #4]
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f022 0220 	bic.w	r2, r2, #32
 8002c12:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c18:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c24:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d105      	bne.n	8002c38 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c30:	f043 0201 	orr.w	r2, r3, #1
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002c38:	68f8      	ldr	r0, [r7, #12]
 8002c3a:	f7fe fc2f 	bl	800149c <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002c3e:	e00e      	b.n	8002c5e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c44:	f003 0310 	and.w	r3, r3, #16
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d003      	beq.n	8002c54 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002c4c:	68f8      	ldr	r0, [r7, #12]
 8002c4e:	f7ff fd85 	bl	800275c <HAL_ADC_ErrorCallback>
}
 8002c52:	e004      	b.n	8002c5e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c5a:	6878      	ldr	r0, [r7, #4]
 8002c5c:	4798      	blx	r3
}
 8002c5e:	bf00      	nop
 8002c60:	3710      	adds	r7, #16
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bd80      	pop	{r7, pc}

08002c66 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002c66:	b580      	push	{r7, lr}
 8002c68:	b084      	sub	sp, #16
 8002c6a:	af00      	add	r7, sp, #0
 8002c6c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c72:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002c74:	68f8      	ldr	r0, [r7, #12]
 8002c76:	f7ff fd67 	bl	8002748 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002c7a:	bf00      	nop
 8002c7c:	3710      	adds	r7, #16
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	bd80      	pop	{r7, pc}

08002c82 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002c82:	b580      	push	{r7, lr}
 8002c84:	b084      	sub	sp, #16
 8002c86:	af00      	add	r7, sp, #0
 8002c88:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c8e:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	2240      	movs	r2, #64	; 0x40
 8002c94:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c9a:	f043 0204 	orr.w	r2, r3, #4
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002ca2:	68f8      	ldr	r0, [r7, #12]
 8002ca4:	f7ff fd5a 	bl	800275c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002ca8:	bf00      	nop
 8002caa:	3710      	adds	r7, #16
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bd80      	pop	{r7, pc}

08002cb0 <__NVIC_SetPriorityGrouping>:
{
 8002cb0:	b480      	push	{r7}
 8002cb2:	b085      	sub	sp, #20
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	f003 0307 	and.w	r3, r3, #7
 8002cbe:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002cc0:	4b0c      	ldr	r3, [pc, #48]	; (8002cf4 <__NVIC_SetPriorityGrouping+0x44>)
 8002cc2:	68db      	ldr	r3, [r3, #12]
 8002cc4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002cc6:	68ba      	ldr	r2, [r7, #8]
 8002cc8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002ccc:	4013      	ands	r3, r2
 8002cce:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002cd4:	68bb      	ldr	r3, [r7, #8]
 8002cd6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002cd8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002cdc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ce0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ce2:	4a04      	ldr	r2, [pc, #16]	; (8002cf4 <__NVIC_SetPriorityGrouping+0x44>)
 8002ce4:	68bb      	ldr	r3, [r7, #8]
 8002ce6:	60d3      	str	r3, [r2, #12]
}
 8002ce8:	bf00      	nop
 8002cea:	3714      	adds	r7, #20
 8002cec:	46bd      	mov	sp, r7
 8002cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf2:	4770      	bx	lr
 8002cf4:	e000ed00 	.word	0xe000ed00

08002cf8 <__NVIC_GetPriorityGrouping>:
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002cfc:	4b04      	ldr	r3, [pc, #16]	; (8002d10 <__NVIC_GetPriorityGrouping+0x18>)
 8002cfe:	68db      	ldr	r3, [r3, #12]
 8002d00:	0a1b      	lsrs	r3, r3, #8
 8002d02:	f003 0307 	and.w	r3, r3, #7
}
 8002d06:	4618      	mov	r0, r3
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0e:	4770      	bx	lr
 8002d10:	e000ed00 	.word	0xe000ed00

08002d14 <__NVIC_EnableIRQ>:
{
 8002d14:	b480      	push	{r7}
 8002d16:	b083      	sub	sp, #12
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	4603      	mov	r3, r0
 8002d1c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	db0b      	blt.n	8002d3e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d26:	79fb      	ldrb	r3, [r7, #7]
 8002d28:	f003 021f 	and.w	r2, r3, #31
 8002d2c:	4907      	ldr	r1, [pc, #28]	; (8002d4c <__NVIC_EnableIRQ+0x38>)
 8002d2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d32:	095b      	lsrs	r3, r3, #5
 8002d34:	2001      	movs	r0, #1
 8002d36:	fa00 f202 	lsl.w	r2, r0, r2
 8002d3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002d3e:	bf00      	nop
 8002d40:	370c      	adds	r7, #12
 8002d42:	46bd      	mov	sp, r7
 8002d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d48:	4770      	bx	lr
 8002d4a:	bf00      	nop
 8002d4c:	e000e100 	.word	0xe000e100

08002d50 <__NVIC_SetPriority>:
{
 8002d50:	b480      	push	{r7}
 8002d52:	b083      	sub	sp, #12
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	4603      	mov	r3, r0
 8002d58:	6039      	str	r1, [r7, #0]
 8002d5a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	db0a      	blt.n	8002d7a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	b2da      	uxtb	r2, r3
 8002d68:	490c      	ldr	r1, [pc, #48]	; (8002d9c <__NVIC_SetPriority+0x4c>)
 8002d6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d6e:	0112      	lsls	r2, r2, #4
 8002d70:	b2d2      	uxtb	r2, r2
 8002d72:	440b      	add	r3, r1
 8002d74:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002d78:	e00a      	b.n	8002d90 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d7a:	683b      	ldr	r3, [r7, #0]
 8002d7c:	b2da      	uxtb	r2, r3
 8002d7e:	4908      	ldr	r1, [pc, #32]	; (8002da0 <__NVIC_SetPriority+0x50>)
 8002d80:	79fb      	ldrb	r3, [r7, #7]
 8002d82:	f003 030f 	and.w	r3, r3, #15
 8002d86:	3b04      	subs	r3, #4
 8002d88:	0112      	lsls	r2, r2, #4
 8002d8a:	b2d2      	uxtb	r2, r2
 8002d8c:	440b      	add	r3, r1
 8002d8e:	761a      	strb	r2, [r3, #24]
}
 8002d90:	bf00      	nop
 8002d92:	370c      	adds	r7, #12
 8002d94:	46bd      	mov	sp, r7
 8002d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9a:	4770      	bx	lr
 8002d9c:	e000e100 	.word	0xe000e100
 8002da0:	e000ed00 	.word	0xe000ed00

08002da4 <NVIC_EncodePriority>:
{
 8002da4:	b480      	push	{r7}
 8002da6:	b089      	sub	sp, #36	; 0x24
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	60f8      	str	r0, [r7, #12]
 8002dac:	60b9      	str	r1, [r7, #8]
 8002dae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	f003 0307 	and.w	r3, r3, #7
 8002db6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002db8:	69fb      	ldr	r3, [r7, #28]
 8002dba:	f1c3 0307 	rsb	r3, r3, #7
 8002dbe:	2b04      	cmp	r3, #4
 8002dc0:	bf28      	it	cs
 8002dc2:	2304      	movcs	r3, #4
 8002dc4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002dc6:	69fb      	ldr	r3, [r7, #28]
 8002dc8:	3304      	adds	r3, #4
 8002dca:	2b06      	cmp	r3, #6
 8002dcc:	d902      	bls.n	8002dd4 <NVIC_EncodePriority+0x30>
 8002dce:	69fb      	ldr	r3, [r7, #28]
 8002dd0:	3b03      	subs	r3, #3
 8002dd2:	e000      	b.n	8002dd6 <NVIC_EncodePriority+0x32>
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002dd8:	f04f 32ff 	mov.w	r2, #4294967295
 8002ddc:	69bb      	ldr	r3, [r7, #24]
 8002dde:	fa02 f303 	lsl.w	r3, r2, r3
 8002de2:	43da      	mvns	r2, r3
 8002de4:	68bb      	ldr	r3, [r7, #8]
 8002de6:	401a      	ands	r2, r3
 8002de8:	697b      	ldr	r3, [r7, #20]
 8002dea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002dec:	f04f 31ff 	mov.w	r1, #4294967295
 8002df0:	697b      	ldr	r3, [r7, #20]
 8002df2:	fa01 f303 	lsl.w	r3, r1, r3
 8002df6:	43d9      	mvns	r1, r3
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002dfc:	4313      	orrs	r3, r2
}
 8002dfe:	4618      	mov	r0, r3
 8002e00:	3724      	adds	r7, #36	; 0x24
 8002e02:	46bd      	mov	sp, r7
 8002e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e08:	4770      	bx	lr
	...

08002e0c <SysTick_Config>:
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b082      	sub	sp, #8
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	3b01      	subs	r3, #1
 8002e18:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002e1c:	d301      	bcc.n	8002e22 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8002e1e:	2301      	movs	r3, #1
 8002e20:	e00f      	b.n	8002e42 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002e22:	4a0a      	ldr	r2, [pc, #40]	; (8002e4c <SysTick_Config+0x40>)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	3b01      	subs	r3, #1
 8002e28:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002e2a:	210f      	movs	r1, #15
 8002e2c:	f04f 30ff 	mov.w	r0, #4294967295
 8002e30:	f7ff ff8e 	bl	8002d50 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002e34:	4b05      	ldr	r3, [pc, #20]	; (8002e4c <SysTick_Config+0x40>)
 8002e36:	2200      	movs	r2, #0
 8002e38:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002e3a:	4b04      	ldr	r3, [pc, #16]	; (8002e4c <SysTick_Config+0x40>)
 8002e3c:	2207      	movs	r2, #7
 8002e3e:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8002e40:	2300      	movs	r3, #0
}
 8002e42:	4618      	mov	r0, r3
 8002e44:	3708      	adds	r7, #8
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bd80      	pop	{r7, pc}
 8002e4a:	bf00      	nop
 8002e4c:	e000e010 	.word	0xe000e010

08002e50 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b082      	sub	sp, #8
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e58:	6878      	ldr	r0, [r7, #4]
 8002e5a:	f7ff ff29 	bl	8002cb0 <__NVIC_SetPriorityGrouping>
}
 8002e5e:	bf00      	nop
 8002e60:	3708      	adds	r7, #8
 8002e62:	46bd      	mov	sp, r7
 8002e64:	bd80      	pop	{r7, pc}

08002e66 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002e66:	b580      	push	{r7, lr}
 8002e68:	b086      	sub	sp, #24
 8002e6a:	af00      	add	r7, sp, #0
 8002e6c:	4603      	mov	r3, r0
 8002e6e:	60b9      	str	r1, [r7, #8]
 8002e70:	607a      	str	r2, [r7, #4]
 8002e72:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002e74:	2300      	movs	r3, #0
 8002e76:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002e78:	f7ff ff3e 	bl	8002cf8 <__NVIC_GetPriorityGrouping>
 8002e7c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e7e:	687a      	ldr	r2, [r7, #4]
 8002e80:	68b9      	ldr	r1, [r7, #8]
 8002e82:	6978      	ldr	r0, [r7, #20]
 8002e84:	f7ff ff8e 	bl	8002da4 <NVIC_EncodePriority>
 8002e88:	4602      	mov	r2, r0
 8002e8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e8e:	4611      	mov	r1, r2
 8002e90:	4618      	mov	r0, r3
 8002e92:	f7ff ff5d 	bl	8002d50 <__NVIC_SetPriority>
}
 8002e96:	bf00      	nop
 8002e98:	3718      	adds	r7, #24
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	bd80      	pop	{r7, pc}

08002e9e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e9e:	b580      	push	{r7, lr}
 8002ea0:	b082      	sub	sp, #8
 8002ea2:	af00      	add	r7, sp, #0
 8002ea4:	4603      	mov	r3, r0
 8002ea6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ea8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002eac:	4618      	mov	r0, r3
 8002eae:	f7ff ff31 	bl	8002d14 <__NVIC_EnableIRQ>
}
 8002eb2:	bf00      	nop
 8002eb4:	3708      	adds	r7, #8
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	bd80      	pop	{r7, pc}

08002eba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002eba:	b580      	push	{r7, lr}
 8002ebc:	b082      	sub	sp, #8
 8002ebe:	af00      	add	r7, sp, #0
 8002ec0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002ec2:	6878      	ldr	r0, [r7, #4]
 8002ec4:	f7ff ffa2 	bl	8002e0c <SysTick_Config>
 8002ec8:	4603      	mov	r3, r0
}
 8002eca:	4618      	mov	r0, r3
 8002ecc:	3708      	adds	r7, #8
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	bd80      	pop	{r7, pc}
	...

08002ed4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b086      	sub	sp, #24
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002edc:	2300      	movs	r3, #0
 8002ede:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002ee0:	f7ff face 	bl	8002480 <HAL_GetTick>
 8002ee4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d101      	bne.n	8002ef0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002eec:	2301      	movs	r3, #1
 8002eee:	e099      	b.n	8003024 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2202      	movs	r2, #2
 8002efc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	681a      	ldr	r2, [r3, #0]
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f022 0201 	bic.w	r2, r2, #1
 8002f0e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f10:	e00f      	b.n	8002f32 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002f12:	f7ff fab5 	bl	8002480 <HAL_GetTick>
 8002f16:	4602      	mov	r2, r0
 8002f18:	693b      	ldr	r3, [r7, #16]
 8002f1a:	1ad3      	subs	r3, r2, r3
 8002f1c:	2b05      	cmp	r3, #5
 8002f1e:	d908      	bls.n	8002f32 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	2220      	movs	r2, #32
 8002f24:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	2203      	movs	r2, #3
 8002f2a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002f2e:	2303      	movs	r3, #3
 8002f30:	e078      	b.n	8003024 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f003 0301 	and.w	r3, r3, #1
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d1e8      	bne.n	8002f12 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002f48:	697a      	ldr	r2, [r7, #20]
 8002f4a:	4b38      	ldr	r3, [pc, #224]	; (800302c <HAL_DMA_Init+0x158>)
 8002f4c:	4013      	ands	r3, r2
 8002f4e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	685a      	ldr	r2, [r3, #4]
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	689b      	ldr	r3, [r3, #8]
 8002f58:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002f5e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	691b      	ldr	r3, [r3, #16]
 8002f64:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f6a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	699b      	ldr	r3, [r3, #24]
 8002f70:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f76:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6a1b      	ldr	r3, [r3, #32]
 8002f7c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002f7e:	697a      	ldr	r2, [r7, #20]
 8002f80:	4313      	orrs	r3, r2
 8002f82:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f88:	2b04      	cmp	r3, #4
 8002f8a:	d107      	bne.n	8002f9c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f94:	4313      	orrs	r3, r2
 8002f96:	697a      	ldr	r2, [r7, #20]
 8002f98:	4313      	orrs	r3, r2
 8002f9a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	697a      	ldr	r2, [r7, #20]
 8002fa2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	695b      	ldr	r3, [r3, #20]
 8002faa:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002fac:	697b      	ldr	r3, [r7, #20]
 8002fae:	f023 0307 	bic.w	r3, r3, #7
 8002fb2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fb8:	697a      	ldr	r2, [r7, #20]
 8002fba:	4313      	orrs	r3, r2
 8002fbc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fc2:	2b04      	cmp	r3, #4
 8002fc4:	d117      	bne.n	8002ff6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fca:	697a      	ldr	r2, [r7, #20]
 8002fcc:	4313      	orrs	r3, r2
 8002fce:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d00e      	beq.n	8002ff6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002fd8:	6878      	ldr	r0, [r7, #4]
 8002fda:	f000 fa6f 	bl	80034bc <DMA_CheckFifoParam>
 8002fde:	4603      	mov	r3, r0
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d008      	beq.n	8002ff6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2240      	movs	r2, #64	; 0x40
 8002fe8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	2201      	movs	r2, #1
 8002fee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	e016      	b.n	8003024 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	697a      	ldr	r2, [r7, #20]
 8002ffc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002ffe:	6878      	ldr	r0, [r7, #4]
 8003000:	f000 fa26 	bl	8003450 <DMA_CalcBaseAndBitshift>
 8003004:	4603      	mov	r3, r0
 8003006:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800300c:	223f      	movs	r2, #63	; 0x3f
 800300e:	409a      	lsls	r2, r3
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2200      	movs	r2, #0
 8003018:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	2201      	movs	r2, #1
 800301e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003022:	2300      	movs	r3, #0
}
 8003024:	4618      	mov	r0, r3
 8003026:	3718      	adds	r7, #24
 8003028:	46bd      	mov	sp, r7
 800302a:	bd80      	pop	{r7, pc}
 800302c:	f010803f 	.word	0xf010803f

08003030 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b086      	sub	sp, #24
 8003034:	af00      	add	r7, sp, #0
 8003036:	60f8      	str	r0, [r7, #12]
 8003038:	60b9      	str	r1, [r7, #8]
 800303a:	607a      	str	r2, [r7, #4]
 800303c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800303e:	2300      	movs	r3, #0
 8003040:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003046:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800304e:	2b01      	cmp	r3, #1
 8003050:	d101      	bne.n	8003056 <HAL_DMA_Start_IT+0x26>
 8003052:	2302      	movs	r3, #2
 8003054:	e040      	b.n	80030d8 <HAL_DMA_Start_IT+0xa8>
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	2201      	movs	r2, #1
 800305a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003064:	b2db      	uxtb	r3, r3
 8003066:	2b01      	cmp	r3, #1
 8003068:	d12f      	bne.n	80030ca <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	2202      	movs	r2, #2
 800306e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	2200      	movs	r2, #0
 8003076:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003078:	683b      	ldr	r3, [r7, #0]
 800307a:	687a      	ldr	r2, [r7, #4]
 800307c:	68b9      	ldr	r1, [r7, #8]
 800307e:	68f8      	ldr	r0, [r7, #12]
 8003080:	f000 f9b8 	bl	80033f4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003088:	223f      	movs	r2, #63	; 0x3f
 800308a:	409a      	lsls	r2, r3
 800308c:	693b      	ldr	r3, [r7, #16]
 800308e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	681a      	ldr	r2, [r3, #0]
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f042 0216 	orr.w	r2, r2, #22
 800309e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d007      	beq.n	80030b8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	681a      	ldr	r2, [r3, #0]
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f042 0208 	orr.w	r2, r2, #8
 80030b6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	681a      	ldr	r2, [r3, #0]
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f042 0201 	orr.w	r2, r2, #1
 80030c6:	601a      	str	r2, [r3, #0]
 80030c8:	e005      	b.n	80030d6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	2200      	movs	r2, #0
 80030ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80030d2:	2302      	movs	r3, #2
 80030d4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80030d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80030d8:	4618      	mov	r0, r3
 80030da:	3718      	adds	r7, #24
 80030dc:	46bd      	mov	sp, r7
 80030de:	bd80      	pop	{r7, pc}

080030e0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b086      	sub	sp, #24
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80030e8:	2300      	movs	r3, #0
 80030ea:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80030ec:	4b92      	ldr	r3, [pc, #584]	; (8003338 <HAL_DMA_IRQHandler+0x258>)
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4a92      	ldr	r2, [pc, #584]	; (800333c <HAL_DMA_IRQHandler+0x25c>)
 80030f2:	fba2 2303 	umull	r2, r3, r2, r3
 80030f6:	0a9b      	lsrs	r3, r3, #10
 80030f8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030fe:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003100:	693b      	ldr	r3, [r7, #16]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800310a:	2208      	movs	r2, #8
 800310c:	409a      	lsls	r2, r3
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	4013      	ands	r3, r2
 8003112:	2b00      	cmp	r3, #0
 8003114:	d01a      	beq.n	800314c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f003 0304 	and.w	r3, r3, #4
 8003120:	2b00      	cmp	r3, #0
 8003122:	d013      	beq.n	800314c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	681a      	ldr	r2, [r3, #0]
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f022 0204 	bic.w	r2, r2, #4
 8003132:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003138:	2208      	movs	r2, #8
 800313a:	409a      	lsls	r2, r3
 800313c:	693b      	ldr	r3, [r7, #16]
 800313e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003144:	f043 0201 	orr.w	r2, r3, #1
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003150:	2201      	movs	r2, #1
 8003152:	409a      	lsls	r2, r3
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	4013      	ands	r3, r2
 8003158:	2b00      	cmp	r3, #0
 800315a:	d012      	beq.n	8003182 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	695b      	ldr	r3, [r3, #20]
 8003162:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003166:	2b00      	cmp	r3, #0
 8003168:	d00b      	beq.n	8003182 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800316e:	2201      	movs	r2, #1
 8003170:	409a      	lsls	r2, r3
 8003172:	693b      	ldr	r3, [r7, #16]
 8003174:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800317a:	f043 0202 	orr.w	r2, r3, #2
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003186:	2204      	movs	r2, #4
 8003188:	409a      	lsls	r2, r3
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	4013      	ands	r3, r2
 800318e:	2b00      	cmp	r3, #0
 8003190:	d012      	beq.n	80031b8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f003 0302 	and.w	r3, r3, #2
 800319c:	2b00      	cmp	r3, #0
 800319e:	d00b      	beq.n	80031b8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031a4:	2204      	movs	r2, #4
 80031a6:	409a      	lsls	r2, r3
 80031a8:	693b      	ldr	r3, [r7, #16]
 80031aa:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031b0:	f043 0204 	orr.w	r2, r3, #4
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031bc:	2210      	movs	r2, #16
 80031be:	409a      	lsls	r2, r3
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	4013      	ands	r3, r2
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d043      	beq.n	8003250 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f003 0308 	and.w	r3, r3, #8
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d03c      	beq.n	8003250 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031da:	2210      	movs	r2, #16
 80031dc:	409a      	lsls	r2, r3
 80031de:	693b      	ldr	r3, [r7, #16]
 80031e0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d018      	beq.n	8003222 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d108      	bne.n	8003210 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003202:	2b00      	cmp	r3, #0
 8003204:	d024      	beq.n	8003250 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800320a:	6878      	ldr	r0, [r7, #4]
 800320c:	4798      	blx	r3
 800320e:	e01f      	b.n	8003250 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003214:	2b00      	cmp	r3, #0
 8003216:	d01b      	beq.n	8003250 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800321c:	6878      	ldr	r0, [r7, #4]
 800321e:	4798      	blx	r3
 8003220:	e016      	b.n	8003250 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800322c:	2b00      	cmp	r3, #0
 800322e:	d107      	bne.n	8003240 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	681a      	ldr	r2, [r3, #0]
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f022 0208 	bic.w	r2, r2, #8
 800323e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003244:	2b00      	cmp	r3, #0
 8003246:	d003      	beq.n	8003250 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800324c:	6878      	ldr	r0, [r7, #4]
 800324e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003254:	2220      	movs	r2, #32
 8003256:	409a      	lsls	r2, r3
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	4013      	ands	r3, r2
 800325c:	2b00      	cmp	r3, #0
 800325e:	f000 808e 	beq.w	800337e <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f003 0310 	and.w	r3, r3, #16
 800326c:	2b00      	cmp	r3, #0
 800326e:	f000 8086 	beq.w	800337e <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003276:	2220      	movs	r2, #32
 8003278:	409a      	lsls	r2, r3
 800327a:	693b      	ldr	r3, [r7, #16]
 800327c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003284:	b2db      	uxtb	r3, r3
 8003286:	2b05      	cmp	r3, #5
 8003288:	d136      	bne.n	80032f8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	681a      	ldr	r2, [r3, #0]
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f022 0216 	bic.w	r2, r2, #22
 8003298:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	695a      	ldr	r2, [r3, #20]
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80032a8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d103      	bne.n	80032ba <HAL_DMA_IRQHandler+0x1da>
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d007      	beq.n	80032ca <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	681a      	ldr	r2, [r3, #0]
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f022 0208 	bic.w	r2, r2, #8
 80032c8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032ce:	223f      	movs	r2, #63	; 0x3f
 80032d0:	409a      	lsls	r2, r3
 80032d2:	693b      	ldr	r3, [r7, #16]
 80032d4:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2200      	movs	r2, #0
 80032da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	2201      	movs	r2, #1
 80032e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d07d      	beq.n	80033ea <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80032f2:	6878      	ldr	r0, [r7, #4]
 80032f4:	4798      	blx	r3
        }
        return;
 80032f6:	e078      	b.n	80033ea <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003302:	2b00      	cmp	r3, #0
 8003304:	d01c      	beq.n	8003340 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003310:	2b00      	cmp	r3, #0
 8003312:	d108      	bne.n	8003326 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003318:	2b00      	cmp	r3, #0
 800331a:	d030      	beq.n	800337e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003320:	6878      	ldr	r0, [r7, #4]
 8003322:	4798      	blx	r3
 8003324:	e02b      	b.n	800337e <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800332a:	2b00      	cmp	r3, #0
 800332c:	d027      	beq.n	800337e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003332:	6878      	ldr	r0, [r7, #4]
 8003334:	4798      	blx	r3
 8003336:	e022      	b.n	800337e <HAL_DMA_IRQHandler+0x29e>
 8003338:	20000000 	.word	0x20000000
 800333c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800334a:	2b00      	cmp	r3, #0
 800334c:	d10f      	bne.n	800336e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	681a      	ldr	r2, [r3, #0]
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f022 0210 	bic.w	r2, r2, #16
 800335c:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	2200      	movs	r2, #0
 8003362:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	2201      	movs	r2, #1
 800336a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003372:	2b00      	cmp	r3, #0
 8003374:	d003      	beq.n	800337e <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800337a:	6878      	ldr	r0, [r7, #4]
 800337c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003382:	2b00      	cmp	r3, #0
 8003384:	d032      	beq.n	80033ec <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800338a:	f003 0301 	and.w	r3, r3, #1
 800338e:	2b00      	cmp	r3, #0
 8003390:	d022      	beq.n	80033d8 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	2205      	movs	r2, #5
 8003396:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	681a      	ldr	r2, [r3, #0]
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f022 0201 	bic.w	r2, r2, #1
 80033a8:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80033aa:	68bb      	ldr	r3, [r7, #8]
 80033ac:	3301      	adds	r3, #1
 80033ae:	60bb      	str	r3, [r7, #8]
 80033b0:	697a      	ldr	r2, [r7, #20]
 80033b2:	429a      	cmp	r2, r3
 80033b4:	d307      	bcc.n	80033c6 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f003 0301 	and.w	r3, r3, #1
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d1f2      	bne.n	80033aa <HAL_DMA_IRQHandler+0x2ca>
 80033c4:	e000      	b.n	80033c8 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80033c6:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	2200      	movs	r2, #0
 80033cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2201      	movs	r2, #1
 80033d4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d005      	beq.n	80033ec <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033e4:	6878      	ldr	r0, [r7, #4]
 80033e6:	4798      	blx	r3
 80033e8:	e000      	b.n	80033ec <HAL_DMA_IRQHandler+0x30c>
        return;
 80033ea:	bf00      	nop
    }
  }
}
 80033ec:	3718      	adds	r7, #24
 80033ee:	46bd      	mov	sp, r7
 80033f0:	bd80      	pop	{r7, pc}
 80033f2:	bf00      	nop

080033f4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80033f4:	b480      	push	{r7}
 80033f6:	b085      	sub	sp, #20
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	60f8      	str	r0, [r7, #12]
 80033fc:	60b9      	str	r1, [r7, #8]
 80033fe:	607a      	str	r2, [r7, #4]
 8003400:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	681a      	ldr	r2, [r3, #0]
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003410:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	683a      	ldr	r2, [r7, #0]
 8003418:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	689b      	ldr	r3, [r3, #8]
 800341e:	2b40      	cmp	r3, #64	; 0x40
 8003420:	d108      	bne.n	8003434 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	687a      	ldr	r2, [r7, #4]
 8003428:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	68ba      	ldr	r2, [r7, #8]
 8003430:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003432:	e007      	b.n	8003444 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	68ba      	ldr	r2, [r7, #8]
 800343a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	687a      	ldr	r2, [r7, #4]
 8003442:	60da      	str	r2, [r3, #12]
}
 8003444:	bf00      	nop
 8003446:	3714      	adds	r7, #20
 8003448:	46bd      	mov	sp, r7
 800344a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344e:	4770      	bx	lr

08003450 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003450:	b480      	push	{r7}
 8003452:	b085      	sub	sp, #20
 8003454:	af00      	add	r7, sp, #0
 8003456:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	b2db      	uxtb	r3, r3
 800345e:	3b10      	subs	r3, #16
 8003460:	4a14      	ldr	r2, [pc, #80]	; (80034b4 <DMA_CalcBaseAndBitshift+0x64>)
 8003462:	fba2 2303 	umull	r2, r3, r2, r3
 8003466:	091b      	lsrs	r3, r3, #4
 8003468:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800346a:	4a13      	ldr	r2, [pc, #76]	; (80034b8 <DMA_CalcBaseAndBitshift+0x68>)
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	4413      	add	r3, r2
 8003470:	781b      	ldrb	r3, [r3, #0]
 8003472:	461a      	mov	r2, r3
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	2b03      	cmp	r3, #3
 800347c:	d909      	bls.n	8003492 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003486:	f023 0303 	bic.w	r3, r3, #3
 800348a:	1d1a      	adds	r2, r3, #4
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	659a      	str	r2, [r3, #88]	; 0x58
 8003490:	e007      	b.n	80034a2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800349a:	f023 0303 	bic.w	r3, r3, #3
 800349e:	687a      	ldr	r2, [r7, #4]
 80034a0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80034a6:	4618      	mov	r0, r3
 80034a8:	3714      	adds	r7, #20
 80034aa:	46bd      	mov	sp, r7
 80034ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b0:	4770      	bx	lr
 80034b2:	bf00      	nop
 80034b4:	aaaaaaab 	.word	0xaaaaaaab
 80034b8:	0800a4e0 	.word	0x0800a4e0

080034bc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80034bc:	b480      	push	{r7}
 80034be:	b085      	sub	sp, #20
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80034c4:	2300      	movs	r3, #0
 80034c6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034cc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	699b      	ldr	r3, [r3, #24]
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d11f      	bne.n	8003516 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80034d6:	68bb      	ldr	r3, [r7, #8]
 80034d8:	2b03      	cmp	r3, #3
 80034da:	d855      	bhi.n	8003588 <DMA_CheckFifoParam+0xcc>
 80034dc:	a201      	add	r2, pc, #4	; (adr r2, 80034e4 <DMA_CheckFifoParam+0x28>)
 80034de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034e2:	bf00      	nop
 80034e4:	080034f5 	.word	0x080034f5
 80034e8:	08003507 	.word	0x08003507
 80034ec:	080034f5 	.word	0x080034f5
 80034f0:	08003589 	.word	0x08003589
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034f8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d045      	beq.n	800358c <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8003500:	2301      	movs	r3, #1
 8003502:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003504:	e042      	b.n	800358c <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800350a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800350e:	d13f      	bne.n	8003590 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8003510:	2301      	movs	r3, #1
 8003512:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003514:	e03c      	b.n	8003590 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	699b      	ldr	r3, [r3, #24]
 800351a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800351e:	d121      	bne.n	8003564 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003520:	68bb      	ldr	r3, [r7, #8]
 8003522:	2b03      	cmp	r3, #3
 8003524:	d836      	bhi.n	8003594 <DMA_CheckFifoParam+0xd8>
 8003526:	a201      	add	r2, pc, #4	; (adr r2, 800352c <DMA_CheckFifoParam+0x70>)
 8003528:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800352c:	0800353d 	.word	0x0800353d
 8003530:	08003543 	.word	0x08003543
 8003534:	0800353d 	.word	0x0800353d
 8003538:	08003555 	.word	0x08003555
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800353c:	2301      	movs	r3, #1
 800353e:	73fb      	strb	r3, [r7, #15]
      break;
 8003540:	e02f      	b.n	80035a2 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003546:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800354a:	2b00      	cmp	r3, #0
 800354c:	d024      	beq.n	8003598 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800354e:	2301      	movs	r3, #1
 8003550:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003552:	e021      	b.n	8003598 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003558:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800355c:	d11e      	bne.n	800359c <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800355e:	2301      	movs	r3, #1
 8003560:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003562:	e01b      	b.n	800359c <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003564:	68bb      	ldr	r3, [r7, #8]
 8003566:	2b02      	cmp	r3, #2
 8003568:	d902      	bls.n	8003570 <DMA_CheckFifoParam+0xb4>
 800356a:	2b03      	cmp	r3, #3
 800356c:	d003      	beq.n	8003576 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800356e:	e018      	b.n	80035a2 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8003570:	2301      	movs	r3, #1
 8003572:	73fb      	strb	r3, [r7, #15]
      break;
 8003574:	e015      	b.n	80035a2 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800357a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800357e:	2b00      	cmp	r3, #0
 8003580:	d00e      	beq.n	80035a0 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8003582:	2301      	movs	r3, #1
 8003584:	73fb      	strb	r3, [r7, #15]
      break;
 8003586:	e00b      	b.n	80035a0 <DMA_CheckFifoParam+0xe4>
      break;
 8003588:	bf00      	nop
 800358a:	e00a      	b.n	80035a2 <DMA_CheckFifoParam+0xe6>
      break;
 800358c:	bf00      	nop
 800358e:	e008      	b.n	80035a2 <DMA_CheckFifoParam+0xe6>
      break;
 8003590:	bf00      	nop
 8003592:	e006      	b.n	80035a2 <DMA_CheckFifoParam+0xe6>
      break;
 8003594:	bf00      	nop
 8003596:	e004      	b.n	80035a2 <DMA_CheckFifoParam+0xe6>
      break;
 8003598:	bf00      	nop
 800359a:	e002      	b.n	80035a2 <DMA_CheckFifoParam+0xe6>
      break;   
 800359c:	bf00      	nop
 800359e:	e000      	b.n	80035a2 <DMA_CheckFifoParam+0xe6>
      break;
 80035a0:	bf00      	nop
    }
  } 
  
  return status; 
 80035a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80035a4:	4618      	mov	r0, r3
 80035a6:	3714      	adds	r7, #20
 80035a8:	46bd      	mov	sp, r7
 80035aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ae:	4770      	bx	lr

080035b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80035b0:	b480      	push	{r7}
 80035b2:	b089      	sub	sp, #36	; 0x24
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
 80035b8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80035ba:	2300      	movs	r3, #0
 80035bc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80035be:	2300      	movs	r3, #0
 80035c0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80035c2:	2300      	movs	r3, #0
 80035c4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80035c6:	2300      	movs	r3, #0
 80035c8:	61fb      	str	r3, [r7, #28]
 80035ca:	e16b      	b.n	80038a4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80035cc:	2201      	movs	r2, #1
 80035ce:	69fb      	ldr	r3, [r7, #28]
 80035d0:	fa02 f303 	lsl.w	r3, r2, r3
 80035d4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	697a      	ldr	r2, [r7, #20]
 80035dc:	4013      	ands	r3, r2
 80035de:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80035e0:	693a      	ldr	r2, [r7, #16]
 80035e2:	697b      	ldr	r3, [r7, #20]
 80035e4:	429a      	cmp	r2, r3
 80035e6:	f040 815a 	bne.w	800389e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	2b01      	cmp	r3, #1
 80035f0:	d00b      	beq.n	800360a <HAL_GPIO_Init+0x5a>
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	685b      	ldr	r3, [r3, #4]
 80035f6:	2b02      	cmp	r3, #2
 80035f8:	d007      	beq.n	800360a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80035fa:	683b      	ldr	r3, [r7, #0]
 80035fc:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80035fe:	2b11      	cmp	r3, #17
 8003600:	d003      	beq.n	800360a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	685b      	ldr	r3, [r3, #4]
 8003606:	2b12      	cmp	r3, #18
 8003608:	d130      	bne.n	800366c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	689b      	ldr	r3, [r3, #8]
 800360e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003610:	69fb      	ldr	r3, [r7, #28]
 8003612:	005b      	lsls	r3, r3, #1
 8003614:	2203      	movs	r2, #3
 8003616:	fa02 f303 	lsl.w	r3, r2, r3
 800361a:	43db      	mvns	r3, r3
 800361c:	69ba      	ldr	r2, [r7, #24]
 800361e:	4013      	ands	r3, r2
 8003620:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	68da      	ldr	r2, [r3, #12]
 8003626:	69fb      	ldr	r3, [r7, #28]
 8003628:	005b      	lsls	r3, r3, #1
 800362a:	fa02 f303 	lsl.w	r3, r2, r3
 800362e:	69ba      	ldr	r2, [r7, #24]
 8003630:	4313      	orrs	r3, r2
 8003632:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	69ba      	ldr	r2, [r7, #24]
 8003638:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	685b      	ldr	r3, [r3, #4]
 800363e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003640:	2201      	movs	r2, #1
 8003642:	69fb      	ldr	r3, [r7, #28]
 8003644:	fa02 f303 	lsl.w	r3, r2, r3
 8003648:	43db      	mvns	r3, r3
 800364a:	69ba      	ldr	r2, [r7, #24]
 800364c:	4013      	ands	r3, r2
 800364e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	685b      	ldr	r3, [r3, #4]
 8003654:	091b      	lsrs	r3, r3, #4
 8003656:	f003 0201 	and.w	r2, r3, #1
 800365a:	69fb      	ldr	r3, [r7, #28]
 800365c:	fa02 f303 	lsl.w	r3, r2, r3
 8003660:	69ba      	ldr	r2, [r7, #24]
 8003662:	4313      	orrs	r3, r2
 8003664:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	69ba      	ldr	r2, [r7, #24]
 800366a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	68db      	ldr	r3, [r3, #12]
 8003670:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003672:	69fb      	ldr	r3, [r7, #28]
 8003674:	005b      	lsls	r3, r3, #1
 8003676:	2203      	movs	r2, #3
 8003678:	fa02 f303 	lsl.w	r3, r2, r3
 800367c:	43db      	mvns	r3, r3
 800367e:	69ba      	ldr	r2, [r7, #24]
 8003680:	4013      	ands	r3, r2
 8003682:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003684:	683b      	ldr	r3, [r7, #0]
 8003686:	689a      	ldr	r2, [r3, #8]
 8003688:	69fb      	ldr	r3, [r7, #28]
 800368a:	005b      	lsls	r3, r3, #1
 800368c:	fa02 f303 	lsl.w	r3, r2, r3
 8003690:	69ba      	ldr	r2, [r7, #24]
 8003692:	4313      	orrs	r3, r2
 8003694:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	69ba      	ldr	r2, [r7, #24]
 800369a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	685b      	ldr	r3, [r3, #4]
 80036a0:	2b02      	cmp	r3, #2
 80036a2:	d003      	beq.n	80036ac <HAL_GPIO_Init+0xfc>
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	685b      	ldr	r3, [r3, #4]
 80036a8:	2b12      	cmp	r3, #18
 80036aa:	d123      	bne.n	80036f4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80036ac:	69fb      	ldr	r3, [r7, #28]
 80036ae:	08da      	lsrs	r2, r3, #3
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	3208      	adds	r2, #8
 80036b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80036b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80036ba:	69fb      	ldr	r3, [r7, #28]
 80036bc:	f003 0307 	and.w	r3, r3, #7
 80036c0:	009b      	lsls	r3, r3, #2
 80036c2:	220f      	movs	r2, #15
 80036c4:	fa02 f303 	lsl.w	r3, r2, r3
 80036c8:	43db      	mvns	r3, r3
 80036ca:	69ba      	ldr	r2, [r7, #24]
 80036cc:	4013      	ands	r3, r2
 80036ce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	691a      	ldr	r2, [r3, #16]
 80036d4:	69fb      	ldr	r3, [r7, #28]
 80036d6:	f003 0307 	and.w	r3, r3, #7
 80036da:	009b      	lsls	r3, r3, #2
 80036dc:	fa02 f303 	lsl.w	r3, r2, r3
 80036e0:	69ba      	ldr	r2, [r7, #24]
 80036e2:	4313      	orrs	r3, r2
 80036e4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80036e6:	69fb      	ldr	r3, [r7, #28]
 80036e8:	08da      	lsrs	r2, r3, #3
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	3208      	adds	r2, #8
 80036ee:	69b9      	ldr	r1, [r7, #24]
 80036f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80036fa:	69fb      	ldr	r3, [r7, #28]
 80036fc:	005b      	lsls	r3, r3, #1
 80036fe:	2203      	movs	r2, #3
 8003700:	fa02 f303 	lsl.w	r3, r2, r3
 8003704:	43db      	mvns	r3, r3
 8003706:	69ba      	ldr	r2, [r7, #24]
 8003708:	4013      	ands	r3, r2
 800370a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	685b      	ldr	r3, [r3, #4]
 8003710:	f003 0203 	and.w	r2, r3, #3
 8003714:	69fb      	ldr	r3, [r7, #28]
 8003716:	005b      	lsls	r3, r3, #1
 8003718:	fa02 f303 	lsl.w	r3, r2, r3
 800371c:	69ba      	ldr	r2, [r7, #24]
 800371e:	4313      	orrs	r3, r2
 8003720:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	69ba      	ldr	r2, [r7, #24]
 8003726:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	685b      	ldr	r3, [r3, #4]
 800372c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003730:	2b00      	cmp	r3, #0
 8003732:	f000 80b4 	beq.w	800389e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003736:	2300      	movs	r3, #0
 8003738:	60fb      	str	r3, [r7, #12]
 800373a:	4b5f      	ldr	r3, [pc, #380]	; (80038b8 <HAL_GPIO_Init+0x308>)
 800373c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800373e:	4a5e      	ldr	r2, [pc, #376]	; (80038b8 <HAL_GPIO_Init+0x308>)
 8003740:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003744:	6453      	str	r3, [r2, #68]	; 0x44
 8003746:	4b5c      	ldr	r3, [pc, #368]	; (80038b8 <HAL_GPIO_Init+0x308>)
 8003748:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800374a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800374e:	60fb      	str	r3, [r7, #12]
 8003750:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003752:	4a5a      	ldr	r2, [pc, #360]	; (80038bc <HAL_GPIO_Init+0x30c>)
 8003754:	69fb      	ldr	r3, [r7, #28]
 8003756:	089b      	lsrs	r3, r3, #2
 8003758:	3302      	adds	r3, #2
 800375a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800375e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003760:	69fb      	ldr	r3, [r7, #28]
 8003762:	f003 0303 	and.w	r3, r3, #3
 8003766:	009b      	lsls	r3, r3, #2
 8003768:	220f      	movs	r2, #15
 800376a:	fa02 f303 	lsl.w	r3, r2, r3
 800376e:	43db      	mvns	r3, r3
 8003770:	69ba      	ldr	r2, [r7, #24]
 8003772:	4013      	ands	r3, r2
 8003774:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	4a51      	ldr	r2, [pc, #324]	; (80038c0 <HAL_GPIO_Init+0x310>)
 800377a:	4293      	cmp	r3, r2
 800377c:	d02b      	beq.n	80037d6 <HAL_GPIO_Init+0x226>
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	4a50      	ldr	r2, [pc, #320]	; (80038c4 <HAL_GPIO_Init+0x314>)
 8003782:	4293      	cmp	r3, r2
 8003784:	d025      	beq.n	80037d2 <HAL_GPIO_Init+0x222>
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	4a4f      	ldr	r2, [pc, #316]	; (80038c8 <HAL_GPIO_Init+0x318>)
 800378a:	4293      	cmp	r3, r2
 800378c:	d01f      	beq.n	80037ce <HAL_GPIO_Init+0x21e>
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	4a4e      	ldr	r2, [pc, #312]	; (80038cc <HAL_GPIO_Init+0x31c>)
 8003792:	4293      	cmp	r3, r2
 8003794:	d019      	beq.n	80037ca <HAL_GPIO_Init+0x21a>
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	4a4d      	ldr	r2, [pc, #308]	; (80038d0 <HAL_GPIO_Init+0x320>)
 800379a:	4293      	cmp	r3, r2
 800379c:	d013      	beq.n	80037c6 <HAL_GPIO_Init+0x216>
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	4a4c      	ldr	r2, [pc, #304]	; (80038d4 <HAL_GPIO_Init+0x324>)
 80037a2:	4293      	cmp	r3, r2
 80037a4:	d00d      	beq.n	80037c2 <HAL_GPIO_Init+0x212>
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	4a4b      	ldr	r2, [pc, #300]	; (80038d8 <HAL_GPIO_Init+0x328>)
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d007      	beq.n	80037be <HAL_GPIO_Init+0x20e>
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	4a4a      	ldr	r2, [pc, #296]	; (80038dc <HAL_GPIO_Init+0x32c>)
 80037b2:	4293      	cmp	r3, r2
 80037b4:	d101      	bne.n	80037ba <HAL_GPIO_Init+0x20a>
 80037b6:	2307      	movs	r3, #7
 80037b8:	e00e      	b.n	80037d8 <HAL_GPIO_Init+0x228>
 80037ba:	2308      	movs	r3, #8
 80037bc:	e00c      	b.n	80037d8 <HAL_GPIO_Init+0x228>
 80037be:	2306      	movs	r3, #6
 80037c0:	e00a      	b.n	80037d8 <HAL_GPIO_Init+0x228>
 80037c2:	2305      	movs	r3, #5
 80037c4:	e008      	b.n	80037d8 <HAL_GPIO_Init+0x228>
 80037c6:	2304      	movs	r3, #4
 80037c8:	e006      	b.n	80037d8 <HAL_GPIO_Init+0x228>
 80037ca:	2303      	movs	r3, #3
 80037cc:	e004      	b.n	80037d8 <HAL_GPIO_Init+0x228>
 80037ce:	2302      	movs	r3, #2
 80037d0:	e002      	b.n	80037d8 <HAL_GPIO_Init+0x228>
 80037d2:	2301      	movs	r3, #1
 80037d4:	e000      	b.n	80037d8 <HAL_GPIO_Init+0x228>
 80037d6:	2300      	movs	r3, #0
 80037d8:	69fa      	ldr	r2, [r7, #28]
 80037da:	f002 0203 	and.w	r2, r2, #3
 80037de:	0092      	lsls	r2, r2, #2
 80037e0:	4093      	lsls	r3, r2
 80037e2:	69ba      	ldr	r2, [r7, #24]
 80037e4:	4313      	orrs	r3, r2
 80037e6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80037e8:	4934      	ldr	r1, [pc, #208]	; (80038bc <HAL_GPIO_Init+0x30c>)
 80037ea:	69fb      	ldr	r3, [r7, #28]
 80037ec:	089b      	lsrs	r3, r3, #2
 80037ee:	3302      	adds	r3, #2
 80037f0:	69ba      	ldr	r2, [r7, #24]
 80037f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80037f6:	4b3a      	ldr	r3, [pc, #232]	; (80038e0 <HAL_GPIO_Init+0x330>)
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037fc:	693b      	ldr	r3, [r7, #16]
 80037fe:	43db      	mvns	r3, r3
 8003800:	69ba      	ldr	r2, [r7, #24]
 8003802:	4013      	ands	r3, r2
 8003804:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	685b      	ldr	r3, [r3, #4]
 800380a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800380e:	2b00      	cmp	r3, #0
 8003810:	d003      	beq.n	800381a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003812:	69ba      	ldr	r2, [r7, #24]
 8003814:	693b      	ldr	r3, [r7, #16]
 8003816:	4313      	orrs	r3, r2
 8003818:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800381a:	4a31      	ldr	r2, [pc, #196]	; (80038e0 <HAL_GPIO_Init+0x330>)
 800381c:	69bb      	ldr	r3, [r7, #24]
 800381e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003820:	4b2f      	ldr	r3, [pc, #188]	; (80038e0 <HAL_GPIO_Init+0x330>)
 8003822:	685b      	ldr	r3, [r3, #4]
 8003824:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003826:	693b      	ldr	r3, [r7, #16]
 8003828:	43db      	mvns	r3, r3
 800382a:	69ba      	ldr	r2, [r7, #24]
 800382c:	4013      	ands	r3, r2
 800382e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003830:	683b      	ldr	r3, [r7, #0]
 8003832:	685b      	ldr	r3, [r3, #4]
 8003834:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003838:	2b00      	cmp	r3, #0
 800383a:	d003      	beq.n	8003844 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800383c:	69ba      	ldr	r2, [r7, #24]
 800383e:	693b      	ldr	r3, [r7, #16]
 8003840:	4313      	orrs	r3, r2
 8003842:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003844:	4a26      	ldr	r2, [pc, #152]	; (80038e0 <HAL_GPIO_Init+0x330>)
 8003846:	69bb      	ldr	r3, [r7, #24]
 8003848:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800384a:	4b25      	ldr	r3, [pc, #148]	; (80038e0 <HAL_GPIO_Init+0x330>)
 800384c:	689b      	ldr	r3, [r3, #8]
 800384e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003850:	693b      	ldr	r3, [r7, #16]
 8003852:	43db      	mvns	r3, r3
 8003854:	69ba      	ldr	r2, [r7, #24]
 8003856:	4013      	ands	r3, r2
 8003858:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	685b      	ldr	r3, [r3, #4]
 800385e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003862:	2b00      	cmp	r3, #0
 8003864:	d003      	beq.n	800386e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003866:	69ba      	ldr	r2, [r7, #24]
 8003868:	693b      	ldr	r3, [r7, #16]
 800386a:	4313      	orrs	r3, r2
 800386c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800386e:	4a1c      	ldr	r2, [pc, #112]	; (80038e0 <HAL_GPIO_Init+0x330>)
 8003870:	69bb      	ldr	r3, [r7, #24]
 8003872:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003874:	4b1a      	ldr	r3, [pc, #104]	; (80038e0 <HAL_GPIO_Init+0x330>)
 8003876:	68db      	ldr	r3, [r3, #12]
 8003878:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800387a:	693b      	ldr	r3, [r7, #16]
 800387c:	43db      	mvns	r3, r3
 800387e:	69ba      	ldr	r2, [r7, #24]
 8003880:	4013      	ands	r3, r2
 8003882:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003884:	683b      	ldr	r3, [r7, #0]
 8003886:	685b      	ldr	r3, [r3, #4]
 8003888:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800388c:	2b00      	cmp	r3, #0
 800388e:	d003      	beq.n	8003898 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003890:	69ba      	ldr	r2, [r7, #24]
 8003892:	693b      	ldr	r3, [r7, #16]
 8003894:	4313      	orrs	r3, r2
 8003896:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003898:	4a11      	ldr	r2, [pc, #68]	; (80038e0 <HAL_GPIO_Init+0x330>)
 800389a:	69bb      	ldr	r3, [r7, #24]
 800389c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800389e:	69fb      	ldr	r3, [r7, #28]
 80038a0:	3301      	adds	r3, #1
 80038a2:	61fb      	str	r3, [r7, #28]
 80038a4:	69fb      	ldr	r3, [r7, #28]
 80038a6:	2b0f      	cmp	r3, #15
 80038a8:	f67f ae90 	bls.w	80035cc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80038ac:	bf00      	nop
 80038ae:	3724      	adds	r7, #36	; 0x24
 80038b0:	46bd      	mov	sp, r7
 80038b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b6:	4770      	bx	lr
 80038b8:	40023800 	.word	0x40023800
 80038bc:	40013800 	.word	0x40013800
 80038c0:	40020000 	.word	0x40020000
 80038c4:	40020400 	.word	0x40020400
 80038c8:	40020800 	.word	0x40020800
 80038cc:	40020c00 	.word	0x40020c00
 80038d0:	40021000 	.word	0x40021000
 80038d4:	40021400 	.word	0x40021400
 80038d8:	40021800 	.word	0x40021800
 80038dc:	40021c00 	.word	0x40021c00
 80038e0:	40013c00 	.word	0x40013c00

080038e4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80038e4:	b480      	push	{r7}
 80038e6:	b085      	sub	sp, #20
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
 80038ec:	460b      	mov	r3, r1
 80038ee:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	691a      	ldr	r2, [r3, #16]
 80038f4:	887b      	ldrh	r3, [r7, #2]
 80038f6:	4013      	ands	r3, r2
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d002      	beq.n	8003902 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80038fc:	2301      	movs	r3, #1
 80038fe:	73fb      	strb	r3, [r7, #15]
 8003900:	e001      	b.n	8003906 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003902:	2300      	movs	r3, #0
 8003904:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003906:	7bfb      	ldrb	r3, [r7, #15]
}
 8003908:	4618      	mov	r0, r3
 800390a:	3714      	adds	r7, #20
 800390c:	46bd      	mov	sp, r7
 800390e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003912:	4770      	bx	lr

08003914 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003914:	b480      	push	{r7}
 8003916:	b083      	sub	sp, #12
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
 800391c:	460b      	mov	r3, r1
 800391e:	807b      	strh	r3, [r7, #2]
 8003920:	4613      	mov	r3, r2
 8003922:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003924:	787b      	ldrb	r3, [r7, #1]
 8003926:	2b00      	cmp	r3, #0
 8003928:	d003      	beq.n	8003932 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800392a:	887a      	ldrh	r2, [r7, #2]
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003930:	e003      	b.n	800393a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003932:	887b      	ldrh	r3, [r7, #2]
 8003934:	041a      	lsls	r2, r3, #16
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	619a      	str	r2, [r3, #24]
}
 800393a:	bf00      	nop
 800393c:	370c      	adds	r7, #12
 800393e:	46bd      	mov	sp, r7
 8003940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003944:	4770      	bx	lr
	...

08003948 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003948:	b580      	push	{r7, lr}
 800394a:	b086      	sub	sp, #24
 800394c:	af00      	add	r7, sp, #0
 800394e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2b00      	cmp	r3, #0
 8003954:	d101      	bne.n	800395a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003956:	2301      	movs	r3, #1
 8003958:	e25b      	b.n	8003e12 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f003 0301 	and.w	r3, r3, #1
 8003962:	2b00      	cmp	r3, #0
 8003964:	d075      	beq.n	8003a52 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003966:	4ba3      	ldr	r3, [pc, #652]	; (8003bf4 <HAL_RCC_OscConfig+0x2ac>)
 8003968:	689b      	ldr	r3, [r3, #8]
 800396a:	f003 030c 	and.w	r3, r3, #12
 800396e:	2b04      	cmp	r3, #4
 8003970:	d00c      	beq.n	800398c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003972:	4ba0      	ldr	r3, [pc, #640]	; (8003bf4 <HAL_RCC_OscConfig+0x2ac>)
 8003974:	689b      	ldr	r3, [r3, #8]
 8003976:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800397a:	2b08      	cmp	r3, #8
 800397c:	d112      	bne.n	80039a4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800397e:	4b9d      	ldr	r3, [pc, #628]	; (8003bf4 <HAL_RCC_OscConfig+0x2ac>)
 8003980:	685b      	ldr	r3, [r3, #4]
 8003982:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003986:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800398a:	d10b      	bne.n	80039a4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800398c:	4b99      	ldr	r3, [pc, #612]	; (8003bf4 <HAL_RCC_OscConfig+0x2ac>)
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003994:	2b00      	cmp	r3, #0
 8003996:	d05b      	beq.n	8003a50 <HAL_RCC_OscConfig+0x108>
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	685b      	ldr	r3, [r3, #4]
 800399c:	2b00      	cmp	r3, #0
 800399e:	d157      	bne.n	8003a50 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80039a0:	2301      	movs	r3, #1
 80039a2:	e236      	b.n	8003e12 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	685b      	ldr	r3, [r3, #4]
 80039a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80039ac:	d106      	bne.n	80039bc <HAL_RCC_OscConfig+0x74>
 80039ae:	4b91      	ldr	r3, [pc, #580]	; (8003bf4 <HAL_RCC_OscConfig+0x2ac>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	4a90      	ldr	r2, [pc, #576]	; (8003bf4 <HAL_RCC_OscConfig+0x2ac>)
 80039b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039b8:	6013      	str	r3, [r2, #0]
 80039ba:	e01d      	b.n	80039f8 <HAL_RCC_OscConfig+0xb0>
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	685b      	ldr	r3, [r3, #4]
 80039c0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80039c4:	d10c      	bne.n	80039e0 <HAL_RCC_OscConfig+0x98>
 80039c6:	4b8b      	ldr	r3, [pc, #556]	; (8003bf4 <HAL_RCC_OscConfig+0x2ac>)
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	4a8a      	ldr	r2, [pc, #552]	; (8003bf4 <HAL_RCC_OscConfig+0x2ac>)
 80039cc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80039d0:	6013      	str	r3, [r2, #0]
 80039d2:	4b88      	ldr	r3, [pc, #544]	; (8003bf4 <HAL_RCC_OscConfig+0x2ac>)
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	4a87      	ldr	r2, [pc, #540]	; (8003bf4 <HAL_RCC_OscConfig+0x2ac>)
 80039d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039dc:	6013      	str	r3, [r2, #0]
 80039de:	e00b      	b.n	80039f8 <HAL_RCC_OscConfig+0xb0>
 80039e0:	4b84      	ldr	r3, [pc, #528]	; (8003bf4 <HAL_RCC_OscConfig+0x2ac>)
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	4a83      	ldr	r2, [pc, #524]	; (8003bf4 <HAL_RCC_OscConfig+0x2ac>)
 80039e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80039ea:	6013      	str	r3, [r2, #0]
 80039ec:	4b81      	ldr	r3, [pc, #516]	; (8003bf4 <HAL_RCC_OscConfig+0x2ac>)
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	4a80      	ldr	r2, [pc, #512]	; (8003bf4 <HAL_RCC_OscConfig+0x2ac>)
 80039f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80039f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	685b      	ldr	r3, [r3, #4]
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d013      	beq.n	8003a28 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a00:	f7fe fd3e 	bl	8002480 <HAL_GetTick>
 8003a04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a06:	e008      	b.n	8003a1a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003a08:	f7fe fd3a 	bl	8002480 <HAL_GetTick>
 8003a0c:	4602      	mov	r2, r0
 8003a0e:	693b      	ldr	r3, [r7, #16]
 8003a10:	1ad3      	subs	r3, r2, r3
 8003a12:	2b64      	cmp	r3, #100	; 0x64
 8003a14:	d901      	bls.n	8003a1a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003a16:	2303      	movs	r3, #3
 8003a18:	e1fb      	b.n	8003e12 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a1a:	4b76      	ldr	r3, [pc, #472]	; (8003bf4 <HAL_RCC_OscConfig+0x2ac>)
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d0f0      	beq.n	8003a08 <HAL_RCC_OscConfig+0xc0>
 8003a26:	e014      	b.n	8003a52 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a28:	f7fe fd2a 	bl	8002480 <HAL_GetTick>
 8003a2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a2e:	e008      	b.n	8003a42 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003a30:	f7fe fd26 	bl	8002480 <HAL_GetTick>
 8003a34:	4602      	mov	r2, r0
 8003a36:	693b      	ldr	r3, [r7, #16]
 8003a38:	1ad3      	subs	r3, r2, r3
 8003a3a:	2b64      	cmp	r3, #100	; 0x64
 8003a3c:	d901      	bls.n	8003a42 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003a3e:	2303      	movs	r3, #3
 8003a40:	e1e7      	b.n	8003e12 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a42:	4b6c      	ldr	r3, [pc, #432]	; (8003bf4 <HAL_RCC_OscConfig+0x2ac>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d1f0      	bne.n	8003a30 <HAL_RCC_OscConfig+0xe8>
 8003a4e:	e000      	b.n	8003a52 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a50:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f003 0302 	and.w	r3, r3, #2
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d063      	beq.n	8003b26 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003a5e:	4b65      	ldr	r3, [pc, #404]	; (8003bf4 <HAL_RCC_OscConfig+0x2ac>)
 8003a60:	689b      	ldr	r3, [r3, #8]
 8003a62:	f003 030c 	and.w	r3, r3, #12
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d00b      	beq.n	8003a82 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003a6a:	4b62      	ldr	r3, [pc, #392]	; (8003bf4 <HAL_RCC_OscConfig+0x2ac>)
 8003a6c:	689b      	ldr	r3, [r3, #8]
 8003a6e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003a72:	2b08      	cmp	r3, #8
 8003a74:	d11c      	bne.n	8003ab0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003a76:	4b5f      	ldr	r3, [pc, #380]	; (8003bf4 <HAL_RCC_OscConfig+0x2ac>)
 8003a78:	685b      	ldr	r3, [r3, #4]
 8003a7a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d116      	bne.n	8003ab0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a82:	4b5c      	ldr	r3, [pc, #368]	; (8003bf4 <HAL_RCC_OscConfig+0x2ac>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f003 0302 	and.w	r3, r3, #2
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d005      	beq.n	8003a9a <HAL_RCC_OscConfig+0x152>
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	68db      	ldr	r3, [r3, #12]
 8003a92:	2b01      	cmp	r3, #1
 8003a94:	d001      	beq.n	8003a9a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003a96:	2301      	movs	r3, #1
 8003a98:	e1bb      	b.n	8003e12 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a9a:	4b56      	ldr	r3, [pc, #344]	; (8003bf4 <HAL_RCC_OscConfig+0x2ac>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	691b      	ldr	r3, [r3, #16]
 8003aa6:	00db      	lsls	r3, r3, #3
 8003aa8:	4952      	ldr	r1, [pc, #328]	; (8003bf4 <HAL_RCC_OscConfig+0x2ac>)
 8003aaa:	4313      	orrs	r3, r2
 8003aac:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003aae:	e03a      	b.n	8003b26 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	68db      	ldr	r3, [r3, #12]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d020      	beq.n	8003afa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ab8:	4b4f      	ldr	r3, [pc, #316]	; (8003bf8 <HAL_RCC_OscConfig+0x2b0>)
 8003aba:	2201      	movs	r2, #1
 8003abc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003abe:	f7fe fcdf 	bl	8002480 <HAL_GetTick>
 8003ac2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ac4:	e008      	b.n	8003ad8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003ac6:	f7fe fcdb 	bl	8002480 <HAL_GetTick>
 8003aca:	4602      	mov	r2, r0
 8003acc:	693b      	ldr	r3, [r7, #16]
 8003ace:	1ad3      	subs	r3, r2, r3
 8003ad0:	2b02      	cmp	r3, #2
 8003ad2:	d901      	bls.n	8003ad8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003ad4:	2303      	movs	r3, #3
 8003ad6:	e19c      	b.n	8003e12 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ad8:	4b46      	ldr	r3, [pc, #280]	; (8003bf4 <HAL_RCC_OscConfig+0x2ac>)
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f003 0302 	and.w	r3, r3, #2
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d0f0      	beq.n	8003ac6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ae4:	4b43      	ldr	r3, [pc, #268]	; (8003bf4 <HAL_RCC_OscConfig+0x2ac>)
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	691b      	ldr	r3, [r3, #16]
 8003af0:	00db      	lsls	r3, r3, #3
 8003af2:	4940      	ldr	r1, [pc, #256]	; (8003bf4 <HAL_RCC_OscConfig+0x2ac>)
 8003af4:	4313      	orrs	r3, r2
 8003af6:	600b      	str	r3, [r1, #0]
 8003af8:	e015      	b.n	8003b26 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003afa:	4b3f      	ldr	r3, [pc, #252]	; (8003bf8 <HAL_RCC_OscConfig+0x2b0>)
 8003afc:	2200      	movs	r2, #0
 8003afe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b00:	f7fe fcbe 	bl	8002480 <HAL_GetTick>
 8003b04:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b06:	e008      	b.n	8003b1a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003b08:	f7fe fcba 	bl	8002480 <HAL_GetTick>
 8003b0c:	4602      	mov	r2, r0
 8003b0e:	693b      	ldr	r3, [r7, #16]
 8003b10:	1ad3      	subs	r3, r2, r3
 8003b12:	2b02      	cmp	r3, #2
 8003b14:	d901      	bls.n	8003b1a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003b16:	2303      	movs	r3, #3
 8003b18:	e17b      	b.n	8003e12 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b1a:	4b36      	ldr	r3, [pc, #216]	; (8003bf4 <HAL_RCC_OscConfig+0x2ac>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f003 0302 	and.w	r3, r3, #2
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d1f0      	bne.n	8003b08 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f003 0308 	and.w	r3, r3, #8
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d030      	beq.n	8003b94 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	695b      	ldr	r3, [r3, #20]
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d016      	beq.n	8003b68 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b3a:	4b30      	ldr	r3, [pc, #192]	; (8003bfc <HAL_RCC_OscConfig+0x2b4>)
 8003b3c:	2201      	movs	r2, #1
 8003b3e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b40:	f7fe fc9e 	bl	8002480 <HAL_GetTick>
 8003b44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b46:	e008      	b.n	8003b5a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003b48:	f7fe fc9a 	bl	8002480 <HAL_GetTick>
 8003b4c:	4602      	mov	r2, r0
 8003b4e:	693b      	ldr	r3, [r7, #16]
 8003b50:	1ad3      	subs	r3, r2, r3
 8003b52:	2b02      	cmp	r3, #2
 8003b54:	d901      	bls.n	8003b5a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003b56:	2303      	movs	r3, #3
 8003b58:	e15b      	b.n	8003e12 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b5a:	4b26      	ldr	r3, [pc, #152]	; (8003bf4 <HAL_RCC_OscConfig+0x2ac>)
 8003b5c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b5e:	f003 0302 	and.w	r3, r3, #2
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d0f0      	beq.n	8003b48 <HAL_RCC_OscConfig+0x200>
 8003b66:	e015      	b.n	8003b94 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b68:	4b24      	ldr	r3, [pc, #144]	; (8003bfc <HAL_RCC_OscConfig+0x2b4>)
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b6e:	f7fe fc87 	bl	8002480 <HAL_GetTick>
 8003b72:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b74:	e008      	b.n	8003b88 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003b76:	f7fe fc83 	bl	8002480 <HAL_GetTick>
 8003b7a:	4602      	mov	r2, r0
 8003b7c:	693b      	ldr	r3, [r7, #16]
 8003b7e:	1ad3      	subs	r3, r2, r3
 8003b80:	2b02      	cmp	r3, #2
 8003b82:	d901      	bls.n	8003b88 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003b84:	2303      	movs	r3, #3
 8003b86:	e144      	b.n	8003e12 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b88:	4b1a      	ldr	r3, [pc, #104]	; (8003bf4 <HAL_RCC_OscConfig+0x2ac>)
 8003b8a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b8c:	f003 0302 	and.w	r3, r3, #2
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d1f0      	bne.n	8003b76 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f003 0304 	and.w	r3, r3, #4
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	f000 80a0 	beq.w	8003ce2 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ba6:	4b13      	ldr	r3, [pc, #76]	; (8003bf4 <HAL_RCC_OscConfig+0x2ac>)
 8003ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003baa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d10f      	bne.n	8003bd2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	60bb      	str	r3, [r7, #8]
 8003bb6:	4b0f      	ldr	r3, [pc, #60]	; (8003bf4 <HAL_RCC_OscConfig+0x2ac>)
 8003bb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bba:	4a0e      	ldr	r2, [pc, #56]	; (8003bf4 <HAL_RCC_OscConfig+0x2ac>)
 8003bbc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003bc0:	6413      	str	r3, [r2, #64]	; 0x40
 8003bc2:	4b0c      	ldr	r3, [pc, #48]	; (8003bf4 <HAL_RCC_OscConfig+0x2ac>)
 8003bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bca:	60bb      	str	r3, [r7, #8]
 8003bcc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003bce:	2301      	movs	r3, #1
 8003bd0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bd2:	4b0b      	ldr	r3, [pc, #44]	; (8003c00 <HAL_RCC_OscConfig+0x2b8>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d121      	bne.n	8003c22 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003bde:	4b08      	ldr	r3, [pc, #32]	; (8003c00 <HAL_RCC_OscConfig+0x2b8>)
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	4a07      	ldr	r2, [pc, #28]	; (8003c00 <HAL_RCC_OscConfig+0x2b8>)
 8003be4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003be8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003bea:	f7fe fc49 	bl	8002480 <HAL_GetTick>
 8003bee:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bf0:	e011      	b.n	8003c16 <HAL_RCC_OscConfig+0x2ce>
 8003bf2:	bf00      	nop
 8003bf4:	40023800 	.word	0x40023800
 8003bf8:	42470000 	.word	0x42470000
 8003bfc:	42470e80 	.word	0x42470e80
 8003c00:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c04:	f7fe fc3c 	bl	8002480 <HAL_GetTick>
 8003c08:	4602      	mov	r2, r0
 8003c0a:	693b      	ldr	r3, [r7, #16]
 8003c0c:	1ad3      	subs	r3, r2, r3
 8003c0e:	2b02      	cmp	r3, #2
 8003c10:	d901      	bls.n	8003c16 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8003c12:	2303      	movs	r3, #3
 8003c14:	e0fd      	b.n	8003e12 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c16:	4b81      	ldr	r3, [pc, #516]	; (8003e1c <HAL_RCC_OscConfig+0x4d4>)
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d0f0      	beq.n	8003c04 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	689b      	ldr	r3, [r3, #8]
 8003c26:	2b01      	cmp	r3, #1
 8003c28:	d106      	bne.n	8003c38 <HAL_RCC_OscConfig+0x2f0>
 8003c2a:	4b7d      	ldr	r3, [pc, #500]	; (8003e20 <HAL_RCC_OscConfig+0x4d8>)
 8003c2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c2e:	4a7c      	ldr	r2, [pc, #496]	; (8003e20 <HAL_RCC_OscConfig+0x4d8>)
 8003c30:	f043 0301 	orr.w	r3, r3, #1
 8003c34:	6713      	str	r3, [r2, #112]	; 0x70
 8003c36:	e01c      	b.n	8003c72 <HAL_RCC_OscConfig+0x32a>
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	689b      	ldr	r3, [r3, #8]
 8003c3c:	2b05      	cmp	r3, #5
 8003c3e:	d10c      	bne.n	8003c5a <HAL_RCC_OscConfig+0x312>
 8003c40:	4b77      	ldr	r3, [pc, #476]	; (8003e20 <HAL_RCC_OscConfig+0x4d8>)
 8003c42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c44:	4a76      	ldr	r2, [pc, #472]	; (8003e20 <HAL_RCC_OscConfig+0x4d8>)
 8003c46:	f043 0304 	orr.w	r3, r3, #4
 8003c4a:	6713      	str	r3, [r2, #112]	; 0x70
 8003c4c:	4b74      	ldr	r3, [pc, #464]	; (8003e20 <HAL_RCC_OscConfig+0x4d8>)
 8003c4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c50:	4a73      	ldr	r2, [pc, #460]	; (8003e20 <HAL_RCC_OscConfig+0x4d8>)
 8003c52:	f043 0301 	orr.w	r3, r3, #1
 8003c56:	6713      	str	r3, [r2, #112]	; 0x70
 8003c58:	e00b      	b.n	8003c72 <HAL_RCC_OscConfig+0x32a>
 8003c5a:	4b71      	ldr	r3, [pc, #452]	; (8003e20 <HAL_RCC_OscConfig+0x4d8>)
 8003c5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c5e:	4a70      	ldr	r2, [pc, #448]	; (8003e20 <HAL_RCC_OscConfig+0x4d8>)
 8003c60:	f023 0301 	bic.w	r3, r3, #1
 8003c64:	6713      	str	r3, [r2, #112]	; 0x70
 8003c66:	4b6e      	ldr	r3, [pc, #440]	; (8003e20 <HAL_RCC_OscConfig+0x4d8>)
 8003c68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c6a:	4a6d      	ldr	r2, [pc, #436]	; (8003e20 <HAL_RCC_OscConfig+0x4d8>)
 8003c6c:	f023 0304 	bic.w	r3, r3, #4
 8003c70:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	689b      	ldr	r3, [r3, #8]
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d015      	beq.n	8003ca6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c7a:	f7fe fc01 	bl	8002480 <HAL_GetTick>
 8003c7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c80:	e00a      	b.n	8003c98 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003c82:	f7fe fbfd 	bl	8002480 <HAL_GetTick>
 8003c86:	4602      	mov	r2, r0
 8003c88:	693b      	ldr	r3, [r7, #16]
 8003c8a:	1ad3      	subs	r3, r2, r3
 8003c8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c90:	4293      	cmp	r3, r2
 8003c92:	d901      	bls.n	8003c98 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003c94:	2303      	movs	r3, #3
 8003c96:	e0bc      	b.n	8003e12 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c98:	4b61      	ldr	r3, [pc, #388]	; (8003e20 <HAL_RCC_OscConfig+0x4d8>)
 8003c9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c9c:	f003 0302 	and.w	r3, r3, #2
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d0ee      	beq.n	8003c82 <HAL_RCC_OscConfig+0x33a>
 8003ca4:	e014      	b.n	8003cd0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ca6:	f7fe fbeb 	bl	8002480 <HAL_GetTick>
 8003caa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003cac:	e00a      	b.n	8003cc4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003cae:	f7fe fbe7 	bl	8002480 <HAL_GetTick>
 8003cb2:	4602      	mov	r2, r0
 8003cb4:	693b      	ldr	r3, [r7, #16]
 8003cb6:	1ad3      	subs	r3, r2, r3
 8003cb8:	f241 3288 	movw	r2, #5000	; 0x1388
 8003cbc:	4293      	cmp	r3, r2
 8003cbe:	d901      	bls.n	8003cc4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003cc0:	2303      	movs	r3, #3
 8003cc2:	e0a6      	b.n	8003e12 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003cc4:	4b56      	ldr	r3, [pc, #344]	; (8003e20 <HAL_RCC_OscConfig+0x4d8>)
 8003cc6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cc8:	f003 0302 	and.w	r3, r3, #2
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d1ee      	bne.n	8003cae <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003cd0:	7dfb      	ldrb	r3, [r7, #23]
 8003cd2:	2b01      	cmp	r3, #1
 8003cd4:	d105      	bne.n	8003ce2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003cd6:	4b52      	ldr	r3, [pc, #328]	; (8003e20 <HAL_RCC_OscConfig+0x4d8>)
 8003cd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cda:	4a51      	ldr	r2, [pc, #324]	; (8003e20 <HAL_RCC_OscConfig+0x4d8>)
 8003cdc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ce0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	699b      	ldr	r3, [r3, #24]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	f000 8092 	beq.w	8003e10 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003cec:	4b4c      	ldr	r3, [pc, #304]	; (8003e20 <HAL_RCC_OscConfig+0x4d8>)
 8003cee:	689b      	ldr	r3, [r3, #8]
 8003cf0:	f003 030c 	and.w	r3, r3, #12
 8003cf4:	2b08      	cmp	r3, #8
 8003cf6:	d05c      	beq.n	8003db2 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	699b      	ldr	r3, [r3, #24]
 8003cfc:	2b02      	cmp	r3, #2
 8003cfe:	d141      	bne.n	8003d84 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d00:	4b48      	ldr	r3, [pc, #288]	; (8003e24 <HAL_RCC_OscConfig+0x4dc>)
 8003d02:	2200      	movs	r2, #0
 8003d04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d06:	f7fe fbbb 	bl	8002480 <HAL_GetTick>
 8003d0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d0c:	e008      	b.n	8003d20 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d0e:	f7fe fbb7 	bl	8002480 <HAL_GetTick>
 8003d12:	4602      	mov	r2, r0
 8003d14:	693b      	ldr	r3, [r7, #16]
 8003d16:	1ad3      	subs	r3, r2, r3
 8003d18:	2b02      	cmp	r3, #2
 8003d1a:	d901      	bls.n	8003d20 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003d1c:	2303      	movs	r3, #3
 8003d1e:	e078      	b.n	8003e12 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d20:	4b3f      	ldr	r3, [pc, #252]	; (8003e20 <HAL_RCC_OscConfig+0x4d8>)
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d1f0      	bne.n	8003d0e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	69da      	ldr	r2, [r3, #28]
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6a1b      	ldr	r3, [r3, #32]
 8003d34:	431a      	orrs	r2, r3
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d3a:	019b      	lsls	r3, r3, #6
 8003d3c:	431a      	orrs	r2, r3
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d42:	085b      	lsrs	r3, r3, #1
 8003d44:	3b01      	subs	r3, #1
 8003d46:	041b      	lsls	r3, r3, #16
 8003d48:	431a      	orrs	r2, r3
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d4e:	061b      	lsls	r3, r3, #24
 8003d50:	4933      	ldr	r1, [pc, #204]	; (8003e20 <HAL_RCC_OscConfig+0x4d8>)
 8003d52:	4313      	orrs	r3, r2
 8003d54:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003d56:	4b33      	ldr	r3, [pc, #204]	; (8003e24 <HAL_RCC_OscConfig+0x4dc>)
 8003d58:	2201      	movs	r2, #1
 8003d5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d5c:	f7fe fb90 	bl	8002480 <HAL_GetTick>
 8003d60:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d62:	e008      	b.n	8003d76 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d64:	f7fe fb8c 	bl	8002480 <HAL_GetTick>
 8003d68:	4602      	mov	r2, r0
 8003d6a:	693b      	ldr	r3, [r7, #16]
 8003d6c:	1ad3      	subs	r3, r2, r3
 8003d6e:	2b02      	cmp	r3, #2
 8003d70:	d901      	bls.n	8003d76 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8003d72:	2303      	movs	r3, #3
 8003d74:	e04d      	b.n	8003e12 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d76:	4b2a      	ldr	r3, [pc, #168]	; (8003e20 <HAL_RCC_OscConfig+0x4d8>)
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d0f0      	beq.n	8003d64 <HAL_RCC_OscConfig+0x41c>
 8003d82:	e045      	b.n	8003e10 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d84:	4b27      	ldr	r3, [pc, #156]	; (8003e24 <HAL_RCC_OscConfig+0x4dc>)
 8003d86:	2200      	movs	r2, #0
 8003d88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d8a:	f7fe fb79 	bl	8002480 <HAL_GetTick>
 8003d8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d90:	e008      	b.n	8003da4 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d92:	f7fe fb75 	bl	8002480 <HAL_GetTick>
 8003d96:	4602      	mov	r2, r0
 8003d98:	693b      	ldr	r3, [r7, #16]
 8003d9a:	1ad3      	subs	r3, r2, r3
 8003d9c:	2b02      	cmp	r3, #2
 8003d9e:	d901      	bls.n	8003da4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003da0:	2303      	movs	r3, #3
 8003da2:	e036      	b.n	8003e12 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003da4:	4b1e      	ldr	r3, [pc, #120]	; (8003e20 <HAL_RCC_OscConfig+0x4d8>)
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d1f0      	bne.n	8003d92 <HAL_RCC_OscConfig+0x44a>
 8003db0:	e02e      	b.n	8003e10 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	699b      	ldr	r3, [r3, #24]
 8003db6:	2b01      	cmp	r3, #1
 8003db8:	d101      	bne.n	8003dbe <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8003dba:	2301      	movs	r3, #1
 8003dbc:	e029      	b.n	8003e12 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003dbe:	4b18      	ldr	r3, [pc, #96]	; (8003e20 <HAL_RCC_OscConfig+0x4d8>)
 8003dc0:	689b      	ldr	r3, [r3, #8]
 8003dc2:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	69db      	ldr	r3, [r3, #28]
 8003dce:	429a      	cmp	r2, r3
 8003dd0:	d11c      	bne.n	8003e0c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ddc:	429a      	cmp	r2, r3
 8003dde:	d115      	bne.n	8003e0c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003de0:	68fa      	ldr	r2, [r7, #12]
 8003de2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003de6:	4013      	ands	r3, r2
 8003de8:	687a      	ldr	r2, [r7, #4]
 8003dea:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003dec:	4293      	cmp	r3, r2
 8003dee:	d10d      	bne.n	8003e0c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003dfa:	429a      	cmp	r2, r3
 8003dfc:	d106      	bne.n	8003e0c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003e08:	429a      	cmp	r2, r3
 8003e0a:	d001      	beq.n	8003e10 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8003e0c:	2301      	movs	r3, #1
 8003e0e:	e000      	b.n	8003e12 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8003e10:	2300      	movs	r3, #0
}
 8003e12:	4618      	mov	r0, r3
 8003e14:	3718      	adds	r7, #24
 8003e16:	46bd      	mov	sp, r7
 8003e18:	bd80      	pop	{r7, pc}
 8003e1a:	bf00      	nop
 8003e1c:	40007000 	.word	0x40007000
 8003e20:	40023800 	.word	0x40023800
 8003e24:	42470060 	.word	0x42470060

08003e28 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b084      	sub	sp, #16
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
 8003e30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d101      	bne.n	8003e3c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e38:	2301      	movs	r3, #1
 8003e3a:	e0cc      	b.n	8003fd6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003e3c:	4b68      	ldr	r3, [pc, #416]	; (8003fe0 <HAL_RCC_ClockConfig+0x1b8>)
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f003 030f 	and.w	r3, r3, #15
 8003e44:	683a      	ldr	r2, [r7, #0]
 8003e46:	429a      	cmp	r2, r3
 8003e48:	d90c      	bls.n	8003e64 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e4a:	4b65      	ldr	r3, [pc, #404]	; (8003fe0 <HAL_RCC_ClockConfig+0x1b8>)
 8003e4c:	683a      	ldr	r2, [r7, #0]
 8003e4e:	b2d2      	uxtb	r2, r2
 8003e50:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e52:	4b63      	ldr	r3, [pc, #396]	; (8003fe0 <HAL_RCC_ClockConfig+0x1b8>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f003 030f 	and.w	r3, r3, #15
 8003e5a:	683a      	ldr	r2, [r7, #0]
 8003e5c:	429a      	cmp	r2, r3
 8003e5e:	d001      	beq.n	8003e64 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003e60:	2301      	movs	r3, #1
 8003e62:	e0b8      	b.n	8003fd6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f003 0302 	and.w	r3, r3, #2
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d020      	beq.n	8003eb2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f003 0304 	and.w	r3, r3, #4
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d005      	beq.n	8003e88 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003e7c:	4b59      	ldr	r3, [pc, #356]	; (8003fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8003e7e:	689b      	ldr	r3, [r3, #8]
 8003e80:	4a58      	ldr	r2, [pc, #352]	; (8003fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8003e82:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003e86:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f003 0308 	and.w	r3, r3, #8
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d005      	beq.n	8003ea0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003e94:	4b53      	ldr	r3, [pc, #332]	; (8003fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8003e96:	689b      	ldr	r3, [r3, #8]
 8003e98:	4a52      	ldr	r2, [pc, #328]	; (8003fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8003e9a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003e9e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ea0:	4b50      	ldr	r3, [pc, #320]	; (8003fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8003ea2:	689b      	ldr	r3, [r3, #8]
 8003ea4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	689b      	ldr	r3, [r3, #8]
 8003eac:	494d      	ldr	r1, [pc, #308]	; (8003fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8003eae:	4313      	orrs	r3, r2
 8003eb0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f003 0301 	and.w	r3, r3, #1
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d044      	beq.n	8003f48 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	685b      	ldr	r3, [r3, #4]
 8003ec2:	2b01      	cmp	r3, #1
 8003ec4:	d107      	bne.n	8003ed6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ec6:	4b47      	ldr	r3, [pc, #284]	; (8003fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d119      	bne.n	8003f06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ed2:	2301      	movs	r3, #1
 8003ed4:	e07f      	b.n	8003fd6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	685b      	ldr	r3, [r3, #4]
 8003eda:	2b02      	cmp	r3, #2
 8003edc:	d003      	beq.n	8003ee6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003ee2:	2b03      	cmp	r3, #3
 8003ee4:	d107      	bne.n	8003ef6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ee6:	4b3f      	ldr	r3, [pc, #252]	; (8003fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d109      	bne.n	8003f06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ef2:	2301      	movs	r3, #1
 8003ef4:	e06f      	b.n	8003fd6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ef6:	4b3b      	ldr	r3, [pc, #236]	; (8003fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f003 0302 	and.w	r3, r3, #2
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d101      	bne.n	8003f06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f02:	2301      	movs	r3, #1
 8003f04:	e067      	b.n	8003fd6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003f06:	4b37      	ldr	r3, [pc, #220]	; (8003fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f08:	689b      	ldr	r3, [r3, #8]
 8003f0a:	f023 0203 	bic.w	r2, r3, #3
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	685b      	ldr	r3, [r3, #4]
 8003f12:	4934      	ldr	r1, [pc, #208]	; (8003fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f14:	4313      	orrs	r3, r2
 8003f16:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003f18:	f7fe fab2 	bl	8002480 <HAL_GetTick>
 8003f1c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f1e:	e00a      	b.n	8003f36 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f20:	f7fe faae 	bl	8002480 <HAL_GetTick>
 8003f24:	4602      	mov	r2, r0
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	1ad3      	subs	r3, r2, r3
 8003f2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f2e:	4293      	cmp	r3, r2
 8003f30:	d901      	bls.n	8003f36 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003f32:	2303      	movs	r3, #3
 8003f34:	e04f      	b.n	8003fd6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f36:	4b2b      	ldr	r3, [pc, #172]	; (8003fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f38:	689b      	ldr	r3, [r3, #8]
 8003f3a:	f003 020c 	and.w	r2, r3, #12
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	685b      	ldr	r3, [r3, #4]
 8003f42:	009b      	lsls	r3, r3, #2
 8003f44:	429a      	cmp	r2, r3
 8003f46:	d1eb      	bne.n	8003f20 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003f48:	4b25      	ldr	r3, [pc, #148]	; (8003fe0 <HAL_RCC_ClockConfig+0x1b8>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f003 030f 	and.w	r3, r3, #15
 8003f50:	683a      	ldr	r2, [r7, #0]
 8003f52:	429a      	cmp	r2, r3
 8003f54:	d20c      	bcs.n	8003f70 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f56:	4b22      	ldr	r3, [pc, #136]	; (8003fe0 <HAL_RCC_ClockConfig+0x1b8>)
 8003f58:	683a      	ldr	r2, [r7, #0]
 8003f5a:	b2d2      	uxtb	r2, r2
 8003f5c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f5e:	4b20      	ldr	r3, [pc, #128]	; (8003fe0 <HAL_RCC_ClockConfig+0x1b8>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f003 030f 	and.w	r3, r3, #15
 8003f66:	683a      	ldr	r2, [r7, #0]
 8003f68:	429a      	cmp	r2, r3
 8003f6a:	d001      	beq.n	8003f70 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003f6c:	2301      	movs	r3, #1
 8003f6e:	e032      	b.n	8003fd6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f003 0304 	and.w	r3, r3, #4
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d008      	beq.n	8003f8e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f7c:	4b19      	ldr	r3, [pc, #100]	; (8003fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f7e:	689b      	ldr	r3, [r3, #8]
 8003f80:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	68db      	ldr	r3, [r3, #12]
 8003f88:	4916      	ldr	r1, [pc, #88]	; (8003fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f8a:	4313      	orrs	r3, r2
 8003f8c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f003 0308 	and.w	r3, r3, #8
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d009      	beq.n	8003fae <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003f9a:	4b12      	ldr	r3, [pc, #72]	; (8003fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f9c:	689b      	ldr	r3, [r3, #8]
 8003f9e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	691b      	ldr	r3, [r3, #16]
 8003fa6:	00db      	lsls	r3, r3, #3
 8003fa8:	490e      	ldr	r1, [pc, #56]	; (8003fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8003faa:	4313      	orrs	r3, r2
 8003fac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003fae:	f000 f889 	bl	80040c4 <HAL_RCC_GetSysClockFreq>
 8003fb2:	4601      	mov	r1, r0
 8003fb4:	4b0b      	ldr	r3, [pc, #44]	; (8003fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8003fb6:	689b      	ldr	r3, [r3, #8]
 8003fb8:	091b      	lsrs	r3, r3, #4
 8003fba:	f003 030f 	and.w	r3, r3, #15
 8003fbe:	4a0a      	ldr	r2, [pc, #40]	; (8003fe8 <HAL_RCC_ClockConfig+0x1c0>)
 8003fc0:	5cd3      	ldrb	r3, [r2, r3]
 8003fc2:	fa21 f303 	lsr.w	r3, r1, r3
 8003fc6:	4a09      	ldr	r2, [pc, #36]	; (8003fec <HAL_RCC_ClockConfig+0x1c4>)
 8003fc8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003fca:	4b09      	ldr	r3, [pc, #36]	; (8003ff0 <HAL_RCC_ClockConfig+0x1c8>)
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	4618      	mov	r0, r3
 8003fd0:	f7fe fa12 	bl	80023f8 <HAL_InitTick>

  return HAL_OK;
 8003fd4:	2300      	movs	r3, #0
}
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	3710      	adds	r7, #16
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	bd80      	pop	{r7, pc}
 8003fde:	bf00      	nop
 8003fe0:	40023c00 	.word	0x40023c00
 8003fe4:	40023800 	.word	0x40023800
 8003fe8:	0800a4d0 	.word	0x0800a4d0
 8003fec:	20000000 	.word	0x20000000
 8003ff0:	20000004 	.word	0x20000004

08003ff4 <HAL_RCC_MCOConfig>:
  * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
  *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	b08c      	sub	sp, #48	; 0x30
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	60f8      	str	r0, [r7, #12]
 8003ffc:	60b9      	str	r1, [r7, #8]
 8003ffe:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if(RCC_MCOx == RCC_MCO1)
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	2b00      	cmp	r3, #0
 8004004:	d129      	bne.n	800405a <HAL_RCC_MCOConfig+0x66>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    __MCO1_CLK_ENABLE();
 8004006:	2300      	movs	r3, #0
 8004008:	61bb      	str	r3, [r7, #24]
 800400a:	4b2b      	ldr	r3, [pc, #172]	; (80040b8 <HAL_RCC_MCOConfig+0xc4>)
 800400c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800400e:	4a2a      	ldr	r2, [pc, #168]	; (80040b8 <HAL_RCC_MCOConfig+0xc4>)
 8004010:	f043 0301 	orr.w	r3, r3, #1
 8004014:	6313      	str	r3, [r2, #48]	; 0x30
 8004016:	4b28      	ldr	r3, [pc, #160]	; (80040b8 <HAL_RCC_MCOConfig+0xc4>)
 8004018:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800401a:	f003 0301 	and.w	r3, r3, #1
 800401e:	61bb      	str	r3, [r7, #24]
 8004020:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 8004022:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004026:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004028:	2302      	movs	r3, #2
 800402a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800402c:	2303      	movs	r3, #3
 800402e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004030:	2300      	movs	r3, #0
 8004032:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8004034:	2300      	movs	r3, #0
 8004036:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8004038:	f107 031c 	add.w	r3, r7, #28
 800403c:	4619      	mov	r1, r3
 800403e:	481f      	ldr	r0, [pc, #124]	; (80040bc <HAL_RCC_MCOConfig+0xc8>)
 8004040:	f7ff fab6 	bl	80035b0 <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 8004044:	4b1c      	ldr	r3, [pc, #112]	; (80040b8 <HAL_RCC_MCOConfig+0xc4>)
 8004046:	689b      	ldr	r3, [r3, #8]
 8004048:	f023 62ec 	bic.w	r2, r3, #123731968	; 0x7600000
 800404c:	68b9      	ldr	r1, [r7, #8]
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	430b      	orrs	r3, r1
 8004052:	4919      	ldr	r1, [pc, #100]	; (80040b8 <HAL_RCC_MCOConfig+0xc4>)
 8004054:	4313      	orrs	r3, r2
 8004056:	608b      	str	r3, [r1, #8]
#if defined(RCC_CFGR_MCO2EN)
    __HAL_RCC_MCO2_ENABLE();
#endif /* RCC_CFGR_MCO2EN */
  }
#endif /* RCC_CFGR_MCO2 */
}
 8004058:	e029      	b.n	80040ae <HAL_RCC_MCOConfig+0xba>
    __MCO2_CLK_ENABLE();
 800405a:	2300      	movs	r3, #0
 800405c:	617b      	str	r3, [r7, #20]
 800405e:	4b16      	ldr	r3, [pc, #88]	; (80040b8 <HAL_RCC_MCOConfig+0xc4>)
 8004060:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004062:	4a15      	ldr	r2, [pc, #84]	; (80040b8 <HAL_RCC_MCOConfig+0xc4>)
 8004064:	f043 0304 	orr.w	r3, r3, #4
 8004068:	6313      	str	r3, [r2, #48]	; 0x30
 800406a:	4b13      	ldr	r3, [pc, #76]	; (80040b8 <HAL_RCC_MCOConfig+0xc4>)
 800406c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800406e:	f003 0304 	and.w	r3, r3, #4
 8004072:	617b      	str	r3, [r7, #20]
 8004074:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 8004076:	f44f 7300 	mov.w	r3, #512	; 0x200
 800407a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800407c:	2302      	movs	r3, #2
 800407e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004080:	2303      	movs	r3, #3
 8004082:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004084:	2300      	movs	r3, #0
 8004086:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8004088:	2300      	movs	r3, #0
 800408a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 800408c:	f107 031c 	add.w	r3, r7, #28
 8004090:	4619      	mov	r1, r3
 8004092:	480b      	ldr	r0, [pc, #44]	; (80040c0 <HAL_RCC_MCOConfig+0xcc>)
 8004094:	f7ff fa8c 	bl	80035b0 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)));
 8004098:	4b07      	ldr	r3, [pc, #28]	; (80040b8 <HAL_RCC_MCOConfig+0xc4>)
 800409a:	689b      	ldr	r3, [r3, #8]
 800409c:	f023 4278 	bic.w	r2, r3, #4160749568	; 0xf8000000
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	00d9      	lsls	r1, r3, #3
 80040a4:	68bb      	ldr	r3, [r7, #8]
 80040a6:	430b      	orrs	r3, r1
 80040a8:	4903      	ldr	r1, [pc, #12]	; (80040b8 <HAL_RCC_MCOConfig+0xc4>)
 80040aa:	4313      	orrs	r3, r2
 80040ac:	608b      	str	r3, [r1, #8]
}
 80040ae:	bf00      	nop
 80040b0:	3730      	adds	r7, #48	; 0x30
 80040b2:	46bd      	mov	sp, r7
 80040b4:	bd80      	pop	{r7, pc}
 80040b6:	bf00      	nop
 80040b8:	40023800 	.word	0x40023800
 80040bc:	40020000 	.word	0x40020000
 80040c0:	40020800 	.word	0x40020800

080040c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80040c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80040c6:	b085      	sub	sp, #20
 80040c8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80040ca:	2300      	movs	r3, #0
 80040cc:	607b      	str	r3, [r7, #4]
 80040ce:	2300      	movs	r3, #0
 80040d0:	60fb      	str	r3, [r7, #12]
 80040d2:	2300      	movs	r3, #0
 80040d4:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80040d6:	2300      	movs	r3, #0
 80040d8:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80040da:	4b50      	ldr	r3, [pc, #320]	; (800421c <HAL_RCC_GetSysClockFreq+0x158>)
 80040dc:	689b      	ldr	r3, [r3, #8]
 80040de:	f003 030c 	and.w	r3, r3, #12
 80040e2:	2b04      	cmp	r3, #4
 80040e4:	d007      	beq.n	80040f6 <HAL_RCC_GetSysClockFreq+0x32>
 80040e6:	2b08      	cmp	r3, #8
 80040e8:	d008      	beq.n	80040fc <HAL_RCC_GetSysClockFreq+0x38>
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	f040 808d 	bne.w	800420a <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80040f0:	4b4b      	ldr	r3, [pc, #300]	; (8004220 <HAL_RCC_GetSysClockFreq+0x15c>)
 80040f2:	60bb      	str	r3, [r7, #8]
       break;
 80040f4:	e08c      	b.n	8004210 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80040f6:	4b4b      	ldr	r3, [pc, #300]	; (8004224 <HAL_RCC_GetSysClockFreq+0x160>)
 80040f8:	60bb      	str	r3, [r7, #8]
      break;
 80040fa:	e089      	b.n	8004210 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80040fc:	4b47      	ldr	r3, [pc, #284]	; (800421c <HAL_RCC_GetSysClockFreq+0x158>)
 80040fe:	685b      	ldr	r3, [r3, #4]
 8004100:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004104:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004106:	4b45      	ldr	r3, [pc, #276]	; (800421c <HAL_RCC_GetSysClockFreq+0x158>)
 8004108:	685b      	ldr	r3, [r3, #4]
 800410a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800410e:	2b00      	cmp	r3, #0
 8004110:	d023      	beq.n	800415a <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004112:	4b42      	ldr	r3, [pc, #264]	; (800421c <HAL_RCC_GetSysClockFreq+0x158>)
 8004114:	685b      	ldr	r3, [r3, #4]
 8004116:	099b      	lsrs	r3, r3, #6
 8004118:	f04f 0400 	mov.w	r4, #0
 800411c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004120:	f04f 0200 	mov.w	r2, #0
 8004124:	ea03 0501 	and.w	r5, r3, r1
 8004128:	ea04 0602 	and.w	r6, r4, r2
 800412c:	4a3d      	ldr	r2, [pc, #244]	; (8004224 <HAL_RCC_GetSysClockFreq+0x160>)
 800412e:	fb02 f106 	mul.w	r1, r2, r6
 8004132:	2200      	movs	r2, #0
 8004134:	fb02 f205 	mul.w	r2, r2, r5
 8004138:	440a      	add	r2, r1
 800413a:	493a      	ldr	r1, [pc, #232]	; (8004224 <HAL_RCC_GetSysClockFreq+0x160>)
 800413c:	fba5 0101 	umull	r0, r1, r5, r1
 8004140:	1853      	adds	r3, r2, r1
 8004142:	4619      	mov	r1, r3
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	f04f 0400 	mov.w	r4, #0
 800414a:	461a      	mov	r2, r3
 800414c:	4623      	mov	r3, r4
 800414e:	f7fc fd7b 	bl	8000c48 <__aeabi_uldivmod>
 8004152:	4603      	mov	r3, r0
 8004154:	460c      	mov	r4, r1
 8004156:	60fb      	str	r3, [r7, #12]
 8004158:	e049      	b.n	80041ee <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800415a:	4b30      	ldr	r3, [pc, #192]	; (800421c <HAL_RCC_GetSysClockFreq+0x158>)
 800415c:	685b      	ldr	r3, [r3, #4]
 800415e:	099b      	lsrs	r3, r3, #6
 8004160:	f04f 0400 	mov.w	r4, #0
 8004164:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004168:	f04f 0200 	mov.w	r2, #0
 800416c:	ea03 0501 	and.w	r5, r3, r1
 8004170:	ea04 0602 	and.w	r6, r4, r2
 8004174:	4629      	mov	r1, r5
 8004176:	4632      	mov	r2, r6
 8004178:	f04f 0300 	mov.w	r3, #0
 800417c:	f04f 0400 	mov.w	r4, #0
 8004180:	0154      	lsls	r4, r2, #5
 8004182:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004186:	014b      	lsls	r3, r1, #5
 8004188:	4619      	mov	r1, r3
 800418a:	4622      	mov	r2, r4
 800418c:	1b49      	subs	r1, r1, r5
 800418e:	eb62 0206 	sbc.w	r2, r2, r6
 8004192:	f04f 0300 	mov.w	r3, #0
 8004196:	f04f 0400 	mov.w	r4, #0
 800419a:	0194      	lsls	r4, r2, #6
 800419c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80041a0:	018b      	lsls	r3, r1, #6
 80041a2:	1a5b      	subs	r3, r3, r1
 80041a4:	eb64 0402 	sbc.w	r4, r4, r2
 80041a8:	f04f 0100 	mov.w	r1, #0
 80041ac:	f04f 0200 	mov.w	r2, #0
 80041b0:	00e2      	lsls	r2, r4, #3
 80041b2:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80041b6:	00d9      	lsls	r1, r3, #3
 80041b8:	460b      	mov	r3, r1
 80041ba:	4614      	mov	r4, r2
 80041bc:	195b      	adds	r3, r3, r5
 80041be:	eb44 0406 	adc.w	r4, r4, r6
 80041c2:	f04f 0100 	mov.w	r1, #0
 80041c6:	f04f 0200 	mov.w	r2, #0
 80041ca:	02a2      	lsls	r2, r4, #10
 80041cc:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80041d0:	0299      	lsls	r1, r3, #10
 80041d2:	460b      	mov	r3, r1
 80041d4:	4614      	mov	r4, r2
 80041d6:	4618      	mov	r0, r3
 80041d8:	4621      	mov	r1, r4
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	f04f 0400 	mov.w	r4, #0
 80041e0:	461a      	mov	r2, r3
 80041e2:	4623      	mov	r3, r4
 80041e4:	f7fc fd30 	bl	8000c48 <__aeabi_uldivmod>
 80041e8:	4603      	mov	r3, r0
 80041ea:	460c      	mov	r4, r1
 80041ec:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80041ee:	4b0b      	ldr	r3, [pc, #44]	; (800421c <HAL_RCC_GetSysClockFreq+0x158>)
 80041f0:	685b      	ldr	r3, [r3, #4]
 80041f2:	0c1b      	lsrs	r3, r3, #16
 80041f4:	f003 0303 	and.w	r3, r3, #3
 80041f8:	3301      	adds	r3, #1
 80041fa:	005b      	lsls	r3, r3, #1
 80041fc:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80041fe:	68fa      	ldr	r2, [r7, #12]
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	fbb2 f3f3 	udiv	r3, r2, r3
 8004206:	60bb      	str	r3, [r7, #8]
      break;
 8004208:	e002      	b.n	8004210 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800420a:	4b05      	ldr	r3, [pc, #20]	; (8004220 <HAL_RCC_GetSysClockFreq+0x15c>)
 800420c:	60bb      	str	r3, [r7, #8]
      break;
 800420e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004210:	68bb      	ldr	r3, [r7, #8]
}
 8004212:	4618      	mov	r0, r3
 8004214:	3714      	adds	r7, #20
 8004216:	46bd      	mov	sp, r7
 8004218:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800421a:	bf00      	nop
 800421c:	40023800 	.word	0x40023800
 8004220:	00f42400 	.word	0x00f42400
 8004224:	017d7840 	.word	0x017d7840

08004228 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004228:	b580      	push	{r7, lr}
 800422a:	b086      	sub	sp, #24
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004230:	2300      	movs	r3, #0
 8004232:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004234:	2300      	movs	r3, #0
 8004236:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f003 0301 	and.w	r3, r3, #1
 8004240:	2b00      	cmp	r3, #0
 8004242:	d105      	bne.n	8004250 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800424c:	2b00      	cmp	r3, #0
 800424e:	d035      	beq.n	80042bc <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004250:	4b62      	ldr	r3, [pc, #392]	; (80043dc <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004252:	2200      	movs	r2, #0
 8004254:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004256:	f7fe f913 	bl	8002480 <HAL_GetTick>
 800425a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800425c:	e008      	b.n	8004270 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800425e:	f7fe f90f 	bl	8002480 <HAL_GetTick>
 8004262:	4602      	mov	r2, r0
 8004264:	697b      	ldr	r3, [r7, #20]
 8004266:	1ad3      	subs	r3, r2, r3
 8004268:	2b02      	cmp	r3, #2
 800426a:	d901      	bls.n	8004270 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800426c:	2303      	movs	r3, #3
 800426e:	e0b0      	b.n	80043d2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004270:	4b5b      	ldr	r3, [pc, #364]	; (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004278:	2b00      	cmp	r3, #0
 800427a:	d1f0      	bne.n	800425e <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	685b      	ldr	r3, [r3, #4]
 8004280:	019a      	lsls	r2, r3, #6
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	689b      	ldr	r3, [r3, #8]
 8004286:	071b      	lsls	r3, r3, #28
 8004288:	4955      	ldr	r1, [pc, #340]	; (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800428a:	4313      	orrs	r3, r2
 800428c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004290:	4b52      	ldr	r3, [pc, #328]	; (80043dc <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004292:	2201      	movs	r2, #1
 8004294:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004296:	f7fe f8f3 	bl	8002480 <HAL_GetTick>
 800429a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800429c:	e008      	b.n	80042b0 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800429e:	f7fe f8ef 	bl	8002480 <HAL_GetTick>
 80042a2:	4602      	mov	r2, r0
 80042a4:	697b      	ldr	r3, [r7, #20]
 80042a6:	1ad3      	subs	r3, r2, r3
 80042a8:	2b02      	cmp	r3, #2
 80042aa:	d901      	bls.n	80042b0 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80042ac:	2303      	movs	r3, #3
 80042ae:	e090      	b.n	80043d2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80042b0:	4b4b      	ldr	r3, [pc, #300]	; (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d0f0      	beq.n	800429e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f003 0302 	and.w	r3, r3, #2
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	f000 8083 	beq.w	80043d0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80042ca:	2300      	movs	r3, #0
 80042cc:	60fb      	str	r3, [r7, #12]
 80042ce:	4b44      	ldr	r3, [pc, #272]	; (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80042d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042d2:	4a43      	ldr	r2, [pc, #268]	; (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80042d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80042d8:	6413      	str	r3, [r2, #64]	; 0x40
 80042da:	4b41      	ldr	r3, [pc, #260]	; (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80042dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042e2:	60fb      	str	r3, [r7, #12]
 80042e4:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80042e6:	4b3f      	ldr	r3, [pc, #252]	; (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	4a3e      	ldr	r2, [pc, #248]	; (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80042ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80042f0:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80042f2:	f7fe f8c5 	bl	8002480 <HAL_GetTick>
 80042f6:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80042f8:	e008      	b.n	800430c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80042fa:	f7fe f8c1 	bl	8002480 <HAL_GetTick>
 80042fe:	4602      	mov	r2, r0
 8004300:	697b      	ldr	r3, [r7, #20]
 8004302:	1ad3      	subs	r3, r2, r3
 8004304:	2b02      	cmp	r3, #2
 8004306:	d901      	bls.n	800430c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8004308:	2303      	movs	r3, #3
 800430a:	e062      	b.n	80043d2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800430c:	4b35      	ldr	r3, [pc, #212]	; (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004314:	2b00      	cmp	r3, #0
 8004316:	d0f0      	beq.n	80042fa <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004318:	4b31      	ldr	r3, [pc, #196]	; (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800431a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800431c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004320:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004322:	693b      	ldr	r3, [r7, #16]
 8004324:	2b00      	cmp	r3, #0
 8004326:	d02f      	beq.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	68db      	ldr	r3, [r3, #12]
 800432c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004330:	693a      	ldr	r2, [r7, #16]
 8004332:	429a      	cmp	r2, r3
 8004334:	d028      	beq.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004336:	4b2a      	ldr	r3, [pc, #168]	; (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004338:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800433a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800433e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004340:	4b29      	ldr	r3, [pc, #164]	; (80043e8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004342:	2201      	movs	r2, #1
 8004344:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004346:	4b28      	ldr	r3, [pc, #160]	; (80043e8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004348:	2200      	movs	r2, #0
 800434a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800434c:	4a24      	ldr	r2, [pc, #144]	; (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800434e:	693b      	ldr	r3, [r7, #16]
 8004350:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004352:	4b23      	ldr	r3, [pc, #140]	; (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004354:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004356:	f003 0301 	and.w	r3, r3, #1
 800435a:	2b01      	cmp	r3, #1
 800435c:	d114      	bne.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800435e:	f7fe f88f 	bl	8002480 <HAL_GetTick>
 8004362:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004364:	e00a      	b.n	800437c <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004366:	f7fe f88b 	bl	8002480 <HAL_GetTick>
 800436a:	4602      	mov	r2, r0
 800436c:	697b      	ldr	r3, [r7, #20]
 800436e:	1ad3      	subs	r3, r2, r3
 8004370:	f241 3288 	movw	r2, #5000	; 0x1388
 8004374:	4293      	cmp	r3, r2
 8004376:	d901      	bls.n	800437c <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8004378:	2303      	movs	r3, #3
 800437a:	e02a      	b.n	80043d2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800437c:	4b18      	ldr	r3, [pc, #96]	; (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800437e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004380:	f003 0302 	and.w	r3, r3, #2
 8004384:	2b00      	cmp	r3, #0
 8004386:	d0ee      	beq.n	8004366 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	68db      	ldr	r3, [r3, #12]
 800438c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004390:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004394:	d10d      	bne.n	80043b2 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8004396:	4b12      	ldr	r3, [pc, #72]	; (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004398:	689b      	ldr	r3, [r3, #8]
 800439a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	68db      	ldr	r3, [r3, #12]
 80043a2:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80043a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80043aa:	490d      	ldr	r1, [pc, #52]	; (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80043ac:	4313      	orrs	r3, r2
 80043ae:	608b      	str	r3, [r1, #8]
 80043b0:	e005      	b.n	80043be <HAL_RCCEx_PeriphCLKConfig+0x196>
 80043b2:	4b0b      	ldr	r3, [pc, #44]	; (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80043b4:	689b      	ldr	r3, [r3, #8]
 80043b6:	4a0a      	ldr	r2, [pc, #40]	; (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80043b8:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80043bc:	6093      	str	r3, [r2, #8]
 80043be:	4b08      	ldr	r3, [pc, #32]	; (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80043c0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	68db      	ldr	r3, [r3, #12]
 80043c6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80043ca:	4905      	ldr	r1, [pc, #20]	; (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80043cc:	4313      	orrs	r3, r2
 80043ce:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80043d0:	2300      	movs	r3, #0
}
 80043d2:	4618      	mov	r0, r3
 80043d4:	3718      	adds	r7, #24
 80043d6:	46bd      	mov	sp, r7
 80043d8:	bd80      	pop	{r7, pc}
 80043da:	bf00      	nop
 80043dc:	42470068 	.word	0x42470068
 80043e0:	40023800 	.word	0x40023800
 80043e4:	40007000 	.word	0x40007000
 80043e8:	42470e40 	.word	0x42470e40

080043ec <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	b082      	sub	sp, #8
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d101      	bne.n	80043fe <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 80043fa:	2301      	movs	r3, #1
 80043fc:	e083      	b.n	8004506 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	7f5b      	ldrb	r3, [r3, #29]
 8004402:	b2db      	uxtb	r3, r3
 8004404:	2b00      	cmp	r3, #0
 8004406:	d105      	bne.n	8004414 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2200      	movs	r2, #0
 800440c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800440e:	6878      	ldr	r0, [r7, #4]
 8004410:	f7fd fd9c 	bl	8001f4c <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2202      	movs	r2, #2
 8004418:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	22ca      	movs	r2, #202	; 0xca
 8004420:	625a      	str	r2, [r3, #36]	; 0x24
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	2253      	movs	r2, #83	; 0x53
 8004428:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800442a:	6878      	ldr	r0, [r7, #4]
 800442c:	f000 f897 	bl	800455e <RTC_EnterInitMode>
 8004430:	4603      	mov	r3, r0
 8004432:	2b00      	cmp	r3, #0
 8004434:	d008      	beq.n	8004448 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	22ff      	movs	r2, #255	; 0xff
 800443c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	2204      	movs	r2, #4
 8004442:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8004444:	2301      	movs	r3, #1
 8004446:	e05e      	b.n	8004506 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	689b      	ldr	r3, [r3, #8]
 800444e:	687a      	ldr	r2, [r7, #4]
 8004450:	6812      	ldr	r2, [r2, #0]
 8004452:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8004456:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800445a:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	6899      	ldr	r1, [r3, #8]
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	685a      	ldr	r2, [r3, #4]
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	691b      	ldr	r3, [r3, #16]
 800446a:	431a      	orrs	r2, r3
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	695b      	ldr	r3, [r3, #20]
 8004470:	431a      	orrs	r2, r3
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	430a      	orrs	r2, r1
 8004478:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	687a      	ldr	r2, [r7, #4]
 8004480:	68d2      	ldr	r2, [r2, #12]
 8004482:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	6919      	ldr	r1, [r3, #16]
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	689b      	ldr	r3, [r3, #8]
 800448e:	041a      	lsls	r2, r3, #16
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	430a      	orrs	r2, r1
 8004496:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	68da      	ldr	r2, [r3, #12]
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80044a6:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	689b      	ldr	r3, [r3, #8]
 80044ae:	f003 0320 	and.w	r3, r3, #32
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d10e      	bne.n	80044d4 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80044b6:	6878      	ldr	r0, [r7, #4]
 80044b8:	f000 f829 	bl	800450e <HAL_RTC_WaitForSynchro>
 80044bc:	4603      	mov	r3, r0
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d008      	beq.n	80044d4 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	22ff      	movs	r2, #255	; 0xff
 80044c8:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	2204      	movs	r2, #4
 80044ce:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 80044d0:	2301      	movs	r3, #1
 80044d2:	e018      	b.n	8004506 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80044e2:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	699a      	ldr	r2, [r3, #24]
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	430a      	orrs	r2, r1
 80044f4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	22ff      	movs	r2, #255	; 0xff
 80044fc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	2201      	movs	r2, #1
 8004502:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8004504:	2300      	movs	r3, #0
  }
}
 8004506:	4618      	mov	r0, r3
 8004508:	3708      	adds	r7, #8
 800450a:	46bd      	mov	sp, r7
 800450c:	bd80      	pop	{r7, pc}

0800450e <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800450e:	b580      	push	{r7, lr}
 8004510:	b084      	sub	sp, #16
 8004512:	af00      	add	r7, sp, #0
 8004514:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004516:	2300      	movs	r3, #0
 8004518:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	68da      	ldr	r2, [r3, #12]
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004528:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800452a:	f7fd ffa9 	bl	8002480 <HAL_GetTick>
 800452e:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8004530:	e009      	b.n	8004546 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8004532:	f7fd ffa5 	bl	8002480 <HAL_GetTick>
 8004536:	4602      	mov	r2, r0
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	1ad3      	subs	r3, r2, r3
 800453c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004540:	d901      	bls.n	8004546 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8004542:	2303      	movs	r3, #3
 8004544:	e007      	b.n	8004556 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	68db      	ldr	r3, [r3, #12]
 800454c:	f003 0320 	and.w	r3, r3, #32
 8004550:	2b00      	cmp	r3, #0
 8004552:	d0ee      	beq.n	8004532 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8004554:	2300      	movs	r3, #0
}
 8004556:	4618      	mov	r0, r3
 8004558:	3710      	adds	r7, #16
 800455a:	46bd      	mov	sp, r7
 800455c:	bd80      	pop	{r7, pc}

0800455e <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800455e:	b580      	push	{r7, lr}
 8004560:	b084      	sub	sp, #16
 8004562:	af00      	add	r7, sp, #0
 8004564:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004566:	2300      	movs	r3, #0
 8004568:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	68db      	ldr	r3, [r3, #12]
 8004570:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004574:	2b00      	cmp	r3, #0
 8004576:	d119      	bne.n	80045ac <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f04f 32ff 	mov.w	r2, #4294967295
 8004580:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004582:	f7fd ff7d 	bl	8002480 <HAL_GetTick>
 8004586:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8004588:	e009      	b.n	800459e <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800458a:	f7fd ff79 	bl	8002480 <HAL_GetTick>
 800458e:	4602      	mov	r2, r0
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	1ad3      	subs	r3, r2, r3
 8004594:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004598:	d901      	bls.n	800459e <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 800459a:	2303      	movs	r3, #3
 800459c:	e007      	b.n	80045ae <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	68db      	ldr	r3, [r3, #12]
 80045a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d0ee      	beq.n	800458a <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 80045ac:	2300      	movs	r3, #0
}
 80045ae:	4618      	mov	r0, r3
 80045b0:	3710      	adds	r7, #16
 80045b2:	46bd      	mov	sp, r7
 80045b4:	bd80      	pop	{r7, pc}

080045b6 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 80045b6:	b580      	push	{r7, lr}
 80045b8:	b082      	sub	sp, #8
 80045ba:	af00      	add	r7, sp, #0
 80045bc:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d101      	bne.n	80045c8 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 80045c4:	2301      	movs	r3, #1
 80045c6:	e022      	b.n	800460e <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80045ce:	b2db      	uxtb	r3, r3
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d105      	bne.n	80045e0 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2200      	movs	r2, #0
 80045d8:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 80045da:	6878      	ldr	r0, [r7, #4]
 80045dc:	f7fd fccc 	bl	8001f78 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2203      	movs	r2, #3
 80045e4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 80045e8:	6878      	ldr	r0, [r7, #4]
 80045ea:	f000 f815 	bl	8004618 <HAL_SD_InitCard>
 80045ee:	4603      	mov	r3, r0
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d001      	beq.n	80045f8 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 80045f4:	2301      	movs	r3, #1
 80045f6:	e00a      	b.n	800460e <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2200      	movs	r2, #0
 80045fc:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2200      	movs	r2, #0
 8004602:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2201      	movs	r2, #1
 8004608:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800460c:	2300      	movs	r3, #0
}
 800460e:	4618      	mov	r0, r3
 8004610:	3708      	adds	r7, #8
 8004612:	46bd      	mov	sp, r7
 8004614:	bd80      	pop	{r7, pc}
	...

08004618 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8004618:	b5b0      	push	{r4, r5, r7, lr}
 800461a:	b08e      	sub	sp, #56	; 0x38
 800461c:	af04      	add	r7, sp, #16
 800461e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8004620:	2300      	movs	r3, #0
 8004622:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8004624:	2300      	movs	r3, #0
 8004626:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8004628:	2300      	movs	r3, #0
 800462a:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 800462c:	2300      	movs	r3, #0
 800462e:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8004630:	2300      	movs	r3, #0
 8004632:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8004634:	2376      	movs	r3, #118	; 0x76
 8004636:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681d      	ldr	r5, [r3, #0]
 800463c:	466c      	mov	r4, sp
 800463e:	f107 0314 	add.w	r3, r7, #20
 8004642:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004646:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800464a:	f107 0308 	add.w	r3, r7, #8
 800464e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004650:	4628      	mov	r0, r5
 8004652:	f002 fa1f 	bl	8006a94 <SDIO_Init>
 8004656:	4603      	mov	r3, r0
 8004658:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 800465c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004660:	2b00      	cmp	r3, #0
 8004662:	d001      	beq.n	8004668 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8004664:	2301      	movs	r3, #1
 8004666:	e031      	b.n	80046cc <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8004668:	4b1a      	ldr	r3, [pc, #104]	; (80046d4 <HAL_SD_InitCard+0xbc>)
 800466a:	2200      	movs	r2, #0
 800466c:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	4618      	mov	r0, r3
 8004674:	f002 fa57 	bl	8006b26 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8004678:	4b16      	ldr	r3, [pc, #88]	; (80046d4 <HAL_SD_InitCard+0xbc>)
 800467a:	2201      	movs	r2, #1
 800467c:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800467e:	6878      	ldr	r0, [r7, #4]
 8004680:	f000 ff00 	bl	8005484 <SD_PowerON>
 8004684:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004686:	6a3b      	ldr	r3, [r7, #32]
 8004688:	2b00      	cmp	r3, #0
 800468a:	d00b      	beq.n	80046a4 <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2201      	movs	r2, #1
 8004690:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004698:	6a3b      	ldr	r3, [r7, #32]
 800469a:	431a      	orrs	r2, r3
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80046a0:	2301      	movs	r3, #1
 80046a2:	e013      	b.n	80046cc <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 80046a4:	6878      	ldr	r0, [r7, #4]
 80046a6:	f000 fe1f 	bl	80052e8 <SD_InitCard>
 80046aa:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80046ac:	6a3b      	ldr	r3, [r7, #32]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d00b      	beq.n	80046ca <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	2201      	movs	r2, #1
 80046b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80046be:	6a3b      	ldr	r3, [r7, #32]
 80046c0:	431a      	orrs	r2, r3
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80046c6:	2301      	movs	r3, #1
 80046c8:	e000      	b.n	80046cc <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 80046ca:	2300      	movs	r3, #0
}
 80046cc:	4618      	mov	r0, r3
 80046ce:	3728      	adds	r7, #40	; 0x28
 80046d0:	46bd      	mov	sp, r7
 80046d2:	bdb0      	pop	{r4, r5, r7, pc}
 80046d4:	422580a0 	.word	0x422580a0

080046d8 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 80046d8:	b580      	push	{r7, lr}
 80046da:	b092      	sub	sp, #72	; 0x48
 80046dc:	af00      	add	r7, sp, #0
 80046de:	60f8      	str	r0, [r7, #12]
 80046e0:	60b9      	str	r1, [r7, #8]
 80046e2:	607a      	str	r2, [r7, #4]
 80046e4:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80046e6:	f7fd fecb 	bl	8002480 <HAL_GetTick>
 80046ea:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 80046f0:	68bb      	ldr	r3, [r7, #8]
 80046f2:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 80046f4:	68bb      	ldr	r3, [r7, #8]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d107      	bne.n	800470a <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046fe:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8004706:	2301      	movs	r3, #1
 8004708:	e1d9      	b.n	8004abe <HAL_SD_ReadBlocks+0x3e6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004710:	b2db      	uxtb	r3, r3
 8004712:	2b01      	cmp	r3, #1
 8004714:	f040 81cc 	bne.w	8004ab0 <HAL_SD_ReadBlocks+0x3d8>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	2200      	movs	r2, #0
 800471c:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800471e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004720:	683b      	ldr	r3, [r7, #0]
 8004722:	441a      	add	r2, r3
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004728:	429a      	cmp	r2, r3
 800472a:	d907      	bls.n	800473c <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004730:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8004738:	2301      	movs	r3, #1
 800473a:	e1c0      	b.n	8004abe <HAL_SD_ReadBlocks+0x3e6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	2203      	movs	r2, #3
 8004740:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	2200      	movs	r2, #0
 800474a:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004750:	2b01      	cmp	r3, #1
 8004752:	d002      	beq.n	800475a <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 8004754:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004756:	025b      	lsls	r3, r3, #9
 8004758:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004762:	4618      	mov	r0, r3
 8004764:	f002 fa72 	bl	8006c4c <SDMMC_CmdBlockLength>
 8004768:	6478      	str	r0, [r7, #68]	; 0x44
    if(errorstate != HAL_SD_ERROR_NONE)
 800476a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800476c:	2b00      	cmp	r3, #0
 800476e:	d00f      	beq.n	8004790 <HAL_SD_ReadBlocks+0xb8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	4a9b      	ldr	r2, [pc, #620]	; (80049e4 <HAL_SD_ReadBlocks+0x30c>)
 8004776:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800477c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800477e:	431a      	orrs	r2, r3
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	2201      	movs	r2, #1
 8004788:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800478c:	2301      	movs	r3, #1
 800478e:	e196      	b.n	8004abe <HAL_SD_ReadBlocks+0x3e6>
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8004790:	f04f 33ff 	mov.w	r3, #4294967295
 8004794:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	025b      	lsls	r3, r3, #9
 800479a:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800479c:	2390      	movs	r3, #144	; 0x90
 800479e:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 80047a0:	2302      	movs	r3, #2
 80047a2:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80047a4:	2300      	movs	r3, #0
 80047a6:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 80047a8:	2301      	movs	r3, #1
 80047aa:	62bb      	str	r3, [r7, #40]	; 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f107 0214 	add.w	r2, r7, #20
 80047b4:	4611      	mov	r1, r2
 80047b6:	4618      	mov	r0, r3
 80047b8:	f002 fa1c 	bl	8006bf4 <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 80047bc:	683b      	ldr	r3, [r7, #0]
 80047be:	2b01      	cmp	r3, #1
 80047c0:	d90a      	bls.n	80047d8 <HAL_SD_ReadBlocks+0x100>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	2202      	movs	r2, #2
 80047c6:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80047ce:	4618      	mov	r0, r3
 80047d0:	f002 fa80 	bl	8006cd4 <SDMMC_CmdReadMultiBlock>
 80047d4:	6478      	str	r0, [r7, #68]	; 0x44
 80047d6:	e009      	b.n	80047ec <HAL_SD_ReadBlocks+0x114>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	2201      	movs	r2, #1
 80047dc:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80047e4:	4618      	mov	r0, r3
 80047e6:	f002 fa53 	bl	8006c90 <SDMMC_CmdReadSingleBlock>
 80047ea:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80047ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d012      	beq.n	8004818 <HAL_SD_ReadBlocks+0x140>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	4a7b      	ldr	r2, [pc, #492]	; (80049e4 <HAL_SD_ReadBlocks+0x30c>)
 80047f8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80047fe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004800:	431a      	orrs	r2, r3
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	2201      	movs	r2, #1
 800480a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	2200      	movs	r2, #0
 8004812:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8004814:	2301      	movs	r3, #1
 8004816:	e152      	b.n	8004abe <HAL_SD_ReadBlocks+0x3e6>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 8004818:	69bb      	ldr	r3, [r7, #24]
 800481a:	63fb      	str	r3, [r7, #60]	; 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 800481c:	e061      	b.n	80048e2 <HAL_SD_ReadBlocks+0x20a>
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004824:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004828:	2b00      	cmp	r3, #0
 800482a:	d03c      	beq.n	80048a6 <HAL_SD_ReadBlocks+0x1ce>
 800482c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800482e:	2b00      	cmp	r3, #0
 8004830:	d039      	beq.n	80048a6 <HAL_SD_ReadBlocks+0x1ce>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 8004832:	2300      	movs	r3, #0
 8004834:	643b      	str	r3, [r7, #64]	; 0x40
 8004836:	e033      	b.n	80048a0 <HAL_SD_ReadBlocks+0x1c8>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	4618      	mov	r0, r3
 800483e:	f002 f954 	bl	8006aea <SDIO_ReadFIFO>
 8004842:	62f8      	str	r0, [r7, #44]	; 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 8004844:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004846:	b2da      	uxtb	r2, r3
 8004848:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800484a:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800484c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800484e:	3301      	adds	r3, #1
 8004850:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8004852:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004854:	3b01      	subs	r3, #1
 8004856:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8004858:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800485a:	0a1b      	lsrs	r3, r3, #8
 800485c:	b2da      	uxtb	r2, r3
 800485e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004860:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8004862:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004864:	3301      	adds	r3, #1
 8004866:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8004868:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800486a:	3b01      	subs	r3, #1
 800486c:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 800486e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004870:	0c1b      	lsrs	r3, r3, #16
 8004872:	b2da      	uxtb	r2, r3
 8004874:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004876:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8004878:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800487a:	3301      	adds	r3, #1
 800487c:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800487e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004880:	3b01      	subs	r3, #1
 8004882:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8004884:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004886:	0e1b      	lsrs	r3, r3, #24
 8004888:	b2da      	uxtb	r2, r3
 800488a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800488c:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800488e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004890:	3301      	adds	r3, #1
 8004892:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8004894:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004896:	3b01      	subs	r3, #1
 8004898:	63fb      	str	r3, [r7, #60]	; 0x3c
        for(count = 0U; count < 8U; count++)
 800489a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800489c:	3301      	adds	r3, #1
 800489e:	643b      	str	r3, [r7, #64]	; 0x40
 80048a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80048a2:	2b07      	cmp	r3, #7
 80048a4:	d9c8      	bls.n	8004838 <HAL_SD_ReadBlocks+0x160>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80048a6:	f7fd fdeb 	bl	8002480 <HAL_GetTick>
 80048aa:	4602      	mov	r2, r0
 80048ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048ae:	1ad3      	subs	r3, r2, r3
 80048b0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80048b2:	429a      	cmp	r2, r3
 80048b4:	d902      	bls.n	80048bc <HAL_SD_ReadBlocks+0x1e4>
 80048b6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d112      	bne.n	80048e2 <HAL_SD_ReadBlocks+0x20a>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	4a48      	ldr	r2, [pc, #288]	; (80049e4 <HAL_SD_ReadBlocks+0x30c>)
 80048c2:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048c8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	2201      	movs	r2, #1
 80048d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	2200      	movs	r2, #0
 80048dc:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 80048de:	2303      	movs	r3, #3
 80048e0:	e0ed      	b.n	8004abe <HAL_SD_ReadBlocks+0x3e6>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80048e8:	f240 332a 	movw	r3, #810	; 0x32a
 80048ec:	4013      	ands	r3, r2
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d095      	beq.n	800481e <HAL_SD_ReadBlocks+0x146>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d022      	beq.n	8004946 <HAL_SD_ReadBlocks+0x26e>
 8004900:	683b      	ldr	r3, [r7, #0]
 8004902:	2b01      	cmp	r3, #1
 8004904:	d91f      	bls.n	8004946 <HAL_SD_ReadBlocks+0x26e>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800490a:	2b03      	cmp	r3, #3
 800490c:	d01b      	beq.n	8004946 <HAL_SD_ReadBlocks+0x26e>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	4618      	mov	r0, r3
 8004914:	f002 fa44 	bl	8006da0 <SDMMC_CmdStopTransfer>
 8004918:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 800491a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800491c:	2b00      	cmp	r3, #0
 800491e:	d012      	beq.n	8004946 <HAL_SD_ReadBlocks+0x26e>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	4a2f      	ldr	r2, [pc, #188]	; (80049e4 <HAL_SD_ReadBlocks+0x30c>)
 8004926:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800492c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800492e:	431a      	orrs	r2, r3
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	2201      	movs	r2, #1
 8004938:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	2200      	movs	r2, #0
 8004940:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 8004942:	2301      	movs	r3, #1
 8004944:	e0bb      	b.n	8004abe <HAL_SD_ReadBlocks+0x3e6>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800494c:	f003 0308 	and.w	r3, r3, #8
 8004950:	2b00      	cmp	r3, #0
 8004952:	d012      	beq.n	800497a <HAL_SD_ReadBlocks+0x2a2>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	4a22      	ldr	r2, [pc, #136]	; (80049e4 <HAL_SD_ReadBlocks+0x30c>)
 800495a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004960:	f043 0208 	orr.w	r2, r3, #8
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	2201      	movs	r2, #1
 800496c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	2200      	movs	r2, #0
 8004974:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8004976:	2301      	movs	r3, #1
 8004978:	e0a1      	b.n	8004abe <HAL_SD_ReadBlocks+0x3e6>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004980:	f003 0302 	and.w	r3, r3, #2
 8004984:	2b00      	cmp	r3, #0
 8004986:	d012      	beq.n	80049ae <HAL_SD_ReadBlocks+0x2d6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	4a15      	ldr	r2, [pc, #84]	; (80049e4 <HAL_SD_ReadBlocks+0x30c>)
 800498e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004994:	f043 0202 	orr.w	r2, r3, #2
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	2201      	movs	r2, #1
 80049a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	2200      	movs	r2, #0
 80049a8:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80049aa:	2301      	movs	r3, #1
 80049ac:	e087      	b.n	8004abe <HAL_SD_ReadBlocks+0x3e6>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049b4:	f003 0320 	and.w	r3, r3, #32
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d064      	beq.n	8004a86 <HAL_SD_ReadBlocks+0x3ae>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	4a08      	ldr	r2, [pc, #32]	; (80049e4 <HAL_SD_ReadBlocks+0x30c>)
 80049c2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049c8:	f043 0220 	orr.w	r2, r3, #32
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	2201      	movs	r2, #1
 80049d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	2200      	movs	r2, #0
 80049dc:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80049de:	2301      	movs	r3, #1
 80049e0:	e06d      	b.n	8004abe <HAL_SD_ReadBlocks+0x3e6>
 80049e2:	bf00      	nop
 80049e4:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	4618      	mov	r0, r3
 80049ee:	f002 f87c 	bl	8006aea <SDIO_ReadFIFO>
 80049f2:	62f8      	str	r0, [r7, #44]	; 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 80049f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049f6:	b2da      	uxtb	r2, r3
 80049f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80049fa:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 80049fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80049fe:	3301      	adds	r3, #1
 8004a00:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8004a02:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a04:	3b01      	subs	r3, #1
 8004a06:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8004a08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a0a:	0a1b      	lsrs	r3, r3, #8
 8004a0c:	b2da      	uxtb	r2, r3
 8004a0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a10:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8004a12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a14:	3301      	adds	r3, #1
 8004a16:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8004a18:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a1a:	3b01      	subs	r3, #1
 8004a1c:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8004a1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a20:	0c1b      	lsrs	r3, r3, #16
 8004a22:	b2da      	uxtb	r2, r3
 8004a24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a26:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8004a28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a2a:	3301      	adds	r3, #1
 8004a2c:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8004a2e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a30:	3b01      	subs	r3, #1
 8004a32:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8004a34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a36:	0e1b      	lsrs	r3, r3, #24
 8004a38:	b2da      	uxtb	r2, r3
 8004a3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a3c:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8004a3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a40:	3301      	adds	r3, #1
 8004a42:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8004a44:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a46:	3b01      	subs	r3, #1
 8004a48:	63fb      	str	r3, [r7, #60]	; 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8004a4a:	f7fd fd19 	bl	8002480 <HAL_GetTick>
 8004a4e:	4602      	mov	r2, r0
 8004a50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a52:	1ad3      	subs	r3, r2, r3
 8004a54:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8004a56:	429a      	cmp	r2, r3
 8004a58:	d902      	bls.n	8004a60 <HAL_SD_ReadBlocks+0x388>
 8004a5a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d112      	bne.n	8004a86 <HAL_SD_ReadBlocks+0x3ae>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	4a18      	ldr	r2, [pc, #96]	; (8004ac8 <HAL_SD_ReadBlocks+0x3f0>)
 8004a66:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a6c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	2201      	movs	r2, #1
 8004a78:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	2200      	movs	r2, #0
 8004a80:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 8004a82:	2301      	movs	r3, #1
 8004a84:	e01b      	b.n	8004abe <HAL_SD_ReadBlocks+0x3e6>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a8c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d002      	beq.n	8004a9a <HAL_SD_ReadBlocks+0x3c2>
 8004a94:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d1a6      	bne.n	80049e8 <HAL_SD_ReadBlocks+0x310>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f240 523a 	movw	r2, #1338	; 0x53a
 8004aa2:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	2201      	movs	r2, #1
 8004aa8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8004aac:	2300      	movs	r3, #0
 8004aae:	e006      	b.n	8004abe <HAL_SD_ReadBlocks+0x3e6>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ab4:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8004abc:	2301      	movs	r3, #1
  }
}
 8004abe:	4618      	mov	r0, r3
 8004ac0:	3748      	adds	r7, #72	; 0x48
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	bd80      	pop	{r7, pc}
 8004ac6:	bf00      	nop
 8004ac8:	004005ff 	.word	0x004005ff

08004acc <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8004acc:	b580      	push	{r7, lr}
 8004ace:	b092      	sub	sp, #72	; 0x48
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	60f8      	str	r0, [r7, #12]
 8004ad4:	60b9      	str	r1, [r7, #8]
 8004ad6:	607a      	str	r2, [r7, #4]
 8004ad8:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8004ada:	f7fd fcd1 	bl	8002480 <HAL_GetTick>
 8004ade:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8004ae4:	68bb      	ldr	r3, [r7, #8]
 8004ae6:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8004ae8:	68bb      	ldr	r3, [r7, #8]
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d107      	bne.n	8004afe <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004af2:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8004afa:	2301      	movs	r3, #1
 8004afc:	e184      	b.n	8004e08 <HAL_SD_WriteBlocks+0x33c>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004b04:	b2db      	uxtb	r3, r3
 8004b06:	2b01      	cmp	r3, #1
 8004b08:	f040 8177 	bne.w	8004dfa <HAL_SD_WriteBlocks+0x32e>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	2200      	movs	r2, #0
 8004b10:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8004b12:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004b14:	683b      	ldr	r3, [r7, #0]
 8004b16:	441a      	add	r2, r3
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b1c:	429a      	cmp	r2, r3
 8004b1e:	d907      	bls.n	8004b30 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b24:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8004b2c:	2301      	movs	r3, #1
 8004b2e:	e16b      	b.n	8004e08 <HAL_SD_WriteBlocks+0x33c>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	2203      	movs	r2, #3
 8004b34:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b44:	2b01      	cmp	r3, #1
 8004b46:	d002      	beq.n	8004b4e <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 8004b48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b4a:	025b      	lsls	r3, r3, #9
 8004b4c:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004b56:	4618      	mov	r0, r3
 8004b58:	f002 f878 	bl	8006c4c <SDMMC_CmdBlockLength>
 8004b5c:	6478      	str	r0, [r7, #68]	; 0x44
    if(errorstate != HAL_SD_ERROR_NONE)
 8004b5e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d00f      	beq.n	8004b84 <HAL_SD_WriteBlocks+0xb8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	4a9d      	ldr	r2, [pc, #628]	; (8004de0 <HAL_SD_WriteBlocks+0x314>)
 8004b6a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004b70:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004b72:	431a      	orrs	r2, r3
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	2201      	movs	r2, #1
 8004b7c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8004b80:	2301      	movs	r3, #1
 8004b82:	e141      	b.n	8004e08 <HAL_SD_WriteBlocks+0x33c>
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8004b84:	f04f 33ff 	mov.w	r3, #4294967295
 8004b88:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8004b8a:	683b      	ldr	r3, [r7, #0]
 8004b8c:	025b      	lsls	r3, r3, #9
 8004b8e:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8004b90:	2390      	movs	r3, #144	; 0x90
 8004b92:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8004b94:	2300      	movs	r3, #0
 8004b96:	627b      	str	r3, [r7, #36]	; 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8004b98:	2300      	movs	r3, #0
 8004b9a:	62bb      	str	r3, [r7, #40]	; 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 8004b9c:	2301      	movs	r3, #1
 8004b9e:	62fb      	str	r3, [r7, #44]	; 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f107 0218 	add.w	r2, r7, #24
 8004ba8:	4611      	mov	r1, r2
 8004baa:	4618      	mov	r0, r3
 8004bac:	f002 f822 	bl	8006bf4 <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8004bb0:	683b      	ldr	r3, [r7, #0]
 8004bb2:	2b01      	cmp	r3, #1
 8004bb4:	d90a      	bls.n	8004bcc <HAL_SD_WriteBlocks+0x100>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	2220      	movs	r2, #32
 8004bba:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004bc2:	4618      	mov	r0, r3
 8004bc4:	f002 f8ca 	bl	8006d5c <SDMMC_CmdWriteMultiBlock>
 8004bc8:	6478      	str	r0, [r7, #68]	; 0x44
 8004bca:	e009      	b.n	8004be0 <HAL_SD_WriteBlocks+0x114>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	2210      	movs	r2, #16
 8004bd0:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004bd8:	4618      	mov	r0, r3
 8004bda:	f002 f89d 	bl	8006d18 <SDMMC_CmdWriteSingleBlock>
 8004bde:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8004be0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d012      	beq.n	8004c0c <HAL_SD_WriteBlocks+0x140>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	4a7d      	ldr	r2, [pc, #500]	; (8004de0 <HAL_SD_WriteBlocks+0x314>)
 8004bec:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004bf2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004bf4:	431a      	orrs	r2, r3
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	2201      	movs	r2, #1
 8004bfe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	2200      	movs	r2, #0
 8004c06:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8004c08:	2301      	movs	r3, #1
 8004c0a:	e0fd      	b.n	8004e08 <HAL_SD_WriteBlocks+0x33c>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 8004c0c:	69fb      	ldr	r3, [r7, #28]
 8004c0e:	63fb      	str	r3, [r7, #60]	; 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8004c10:	e065      	b.n	8004cde <HAL_SD_WriteBlocks+0x212>
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c18:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d040      	beq.n	8004ca2 <HAL_SD_WriteBlocks+0x1d6>
 8004c20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d03d      	beq.n	8004ca2 <HAL_SD_WriteBlocks+0x1d6>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 8004c26:	2300      	movs	r3, #0
 8004c28:	643b      	str	r3, [r7, #64]	; 0x40
 8004c2a:	e037      	b.n	8004c9c <HAL_SD_WriteBlocks+0x1d0>
        {
          data = (uint32_t)(*tempbuff);
 8004c2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c2e:	781b      	ldrb	r3, [r3, #0]
 8004c30:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8004c32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c34:	3301      	adds	r3, #1
 8004c36:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8004c38:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c3a:	3b01      	subs	r3, #1
 8004c3c:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 8004c3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c40:	781b      	ldrb	r3, [r3, #0]
 8004c42:	021a      	lsls	r2, r3, #8
 8004c44:	697b      	ldr	r3, [r7, #20]
 8004c46:	4313      	orrs	r3, r2
 8004c48:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8004c4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c4c:	3301      	adds	r3, #1
 8004c4e:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8004c50:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c52:	3b01      	subs	r3, #1
 8004c54:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 8004c56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c58:	781b      	ldrb	r3, [r3, #0]
 8004c5a:	041a      	lsls	r2, r3, #16
 8004c5c:	697b      	ldr	r3, [r7, #20]
 8004c5e:	4313      	orrs	r3, r2
 8004c60:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8004c62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c64:	3301      	adds	r3, #1
 8004c66:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8004c68:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c6a:	3b01      	subs	r3, #1
 8004c6c:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 8004c6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c70:	781b      	ldrb	r3, [r3, #0]
 8004c72:	061a      	lsls	r2, r3, #24
 8004c74:	697b      	ldr	r3, [r7, #20]
 8004c76:	4313      	orrs	r3, r2
 8004c78:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8004c7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c7c:	3301      	adds	r3, #1
 8004c7e:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8004c80:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c82:	3b01      	subs	r3, #1
 8004c84:	63fb      	str	r3, [r7, #60]	; 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f107 0214 	add.w	r2, r7, #20
 8004c8e:	4611      	mov	r1, r2
 8004c90:	4618      	mov	r0, r3
 8004c92:	f001 ff37 	bl	8006b04 <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 8004c96:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004c98:	3301      	adds	r3, #1
 8004c9a:	643b      	str	r3, [r7, #64]	; 0x40
 8004c9c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004c9e:	2b07      	cmp	r3, #7
 8004ca0:	d9c4      	bls.n	8004c2c <HAL_SD_WriteBlocks+0x160>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8004ca2:	f7fd fbed 	bl	8002480 <HAL_GetTick>
 8004ca6:	4602      	mov	r2, r0
 8004ca8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004caa:	1ad3      	subs	r3, r2, r3
 8004cac:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8004cae:	429a      	cmp	r2, r3
 8004cb0:	d902      	bls.n	8004cb8 <HAL_SD_WriteBlocks+0x1ec>
 8004cb2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d112      	bne.n	8004cde <HAL_SD_WriteBlocks+0x212>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	4a48      	ldr	r2, [pc, #288]	; (8004de0 <HAL_SD_WriteBlocks+0x314>)
 8004cbe:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004cc4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004cc6:	431a      	orrs	r2, r3
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	2201      	movs	r2, #1
 8004cd0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	2200      	movs	r2, #0
 8004cd8:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 8004cda:	2303      	movs	r3, #3
 8004cdc:	e094      	b.n	8004e08 <HAL_SD_WriteBlocks+0x33c>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004ce4:	f240 331a 	movw	r3, #794	; 0x31a
 8004ce8:	4013      	ands	r3, r2
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d091      	beq.n	8004c12 <HAL_SD_WriteBlocks+0x146>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cf4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d022      	beq.n	8004d42 <HAL_SD_WriteBlocks+0x276>
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	2b01      	cmp	r3, #1
 8004d00:	d91f      	bls.n	8004d42 <HAL_SD_WriteBlocks+0x276>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d06:	2b03      	cmp	r3, #3
 8004d08:	d01b      	beq.n	8004d42 <HAL_SD_WriteBlocks+0x276>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	4618      	mov	r0, r3
 8004d10:	f002 f846 	bl	8006da0 <SDMMC_CmdStopTransfer>
 8004d14:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8004d16:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d012      	beq.n	8004d42 <HAL_SD_WriteBlocks+0x276>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	4a2f      	ldr	r2, [pc, #188]	; (8004de0 <HAL_SD_WriteBlocks+0x314>)
 8004d22:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004d28:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004d2a:	431a      	orrs	r2, r3
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	2201      	movs	r2, #1
 8004d34:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 8004d3e:	2301      	movs	r3, #1
 8004d40:	e062      	b.n	8004e08 <HAL_SD_WriteBlocks+0x33c>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d48:	f003 0308 	and.w	r3, r3, #8
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d012      	beq.n	8004d76 <HAL_SD_WriteBlocks+0x2aa>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	4a22      	ldr	r2, [pc, #136]	; (8004de0 <HAL_SD_WriteBlocks+0x314>)
 8004d56:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d5c:	f043 0208 	orr.w	r2, r3, #8
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	2201      	movs	r2, #1
 8004d68:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	2200      	movs	r2, #0
 8004d70:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8004d72:	2301      	movs	r3, #1
 8004d74:	e048      	b.n	8004e08 <HAL_SD_WriteBlocks+0x33c>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d7c:	f003 0302 	and.w	r3, r3, #2
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d012      	beq.n	8004daa <HAL_SD_WriteBlocks+0x2de>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	4a15      	ldr	r2, [pc, #84]	; (8004de0 <HAL_SD_WriteBlocks+0x314>)
 8004d8a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d90:	f043 0202 	orr.w	r2, r3, #2
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	2201      	movs	r2, #1
 8004d9c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	2200      	movs	r2, #0
 8004da4:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8004da6:	2301      	movs	r3, #1
 8004da8:	e02e      	b.n	8004e08 <HAL_SD_WriteBlocks+0x33c>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004db0:	f003 0310 	and.w	r3, r3, #16
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d015      	beq.n	8004de4 <HAL_SD_WriteBlocks+0x318>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	4a08      	ldr	r2, [pc, #32]	; (8004de0 <HAL_SD_WriteBlocks+0x314>)
 8004dbe:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dc4:	f043 0210 	orr.w	r2, r3, #16
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	2201      	movs	r2, #1
 8004dd0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	2200      	movs	r2, #0
 8004dd8:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8004dda:	2301      	movs	r3, #1
 8004ddc:	e014      	b.n	8004e08 <HAL_SD_WriteBlocks+0x33c>
 8004dde:	bf00      	nop
 8004de0:	004005ff 	.word	0x004005ff
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f240 523a 	movw	r2, #1338	; 0x53a
 8004dec:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	2201      	movs	r2, #1
 8004df2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8004df6:	2300      	movs	r3, #0
 8004df8:	e006      	b.n	8004e08 <HAL_SD_WriteBlocks+0x33c>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dfe:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8004e06:	2301      	movs	r3, #1
  }
}
 8004e08:	4618      	mov	r0, r3
 8004e0a:	3748      	adds	r7, #72	; 0x48
 8004e0c:	46bd      	mov	sp, r7
 8004e0e:	bd80      	pop	{r7, pc}

08004e10 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8004e10:	b480      	push	{r7}
 8004e12:	b083      	sub	sp, #12
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
 8004e18:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004e1e:	0f9b      	lsrs	r3, r3, #30
 8004e20:	b2da      	uxtb	r2, r3
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004e2a:	0e9b      	lsrs	r3, r3, #26
 8004e2c:	b2db      	uxtb	r3, r3
 8004e2e:	f003 030f 	and.w	r3, r3, #15
 8004e32:	b2da      	uxtb	r2, r3
 8004e34:	683b      	ldr	r3, [r7, #0]
 8004e36:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004e3c:	0e1b      	lsrs	r3, r3, #24
 8004e3e:	b2db      	uxtb	r3, r3
 8004e40:	f003 0303 	and.w	r3, r3, #3
 8004e44:	b2da      	uxtb	r2, r3
 8004e46:	683b      	ldr	r3, [r7, #0]
 8004e48:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004e4e:	0c1b      	lsrs	r3, r3, #16
 8004e50:	b2da      	uxtb	r2, r3
 8004e52:	683b      	ldr	r3, [r7, #0]
 8004e54:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004e5a:	0a1b      	lsrs	r3, r3, #8
 8004e5c:	b2da      	uxtb	r2, r3
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004e66:	b2da      	uxtb	r2, r3
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004e70:	0d1b      	lsrs	r3, r3, #20
 8004e72:	b29a      	uxth	r2, r3
 8004e74:	683b      	ldr	r3, [r7, #0]
 8004e76:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004e7c:	0c1b      	lsrs	r3, r3, #16
 8004e7e:	b2db      	uxtb	r3, r3
 8004e80:	f003 030f 	and.w	r3, r3, #15
 8004e84:	b2da      	uxtb	r2, r3
 8004e86:	683b      	ldr	r3, [r7, #0]
 8004e88:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004e8e:	0bdb      	lsrs	r3, r3, #15
 8004e90:	b2db      	uxtb	r3, r3
 8004e92:	f003 0301 	and.w	r3, r3, #1
 8004e96:	b2da      	uxtb	r2, r3
 8004e98:	683b      	ldr	r3, [r7, #0]
 8004e9a:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004ea0:	0b9b      	lsrs	r3, r3, #14
 8004ea2:	b2db      	uxtb	r3, r3
 8004ea4:	f003 0301 	and.w	r3, r3, #1
 8004ea8:	b2da      	uxtb	r2, r3
 8004eaa:	683b      	ldr	r3, [r7, #0]
 8004eac:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004eb2:	0b5b      	lsrs	r3, r3, #13
 8004eb4:	b2db      	uxtb	r3, r3
 8004eb6:	f003 0301 	and.w	r3, r3, #1
 8004eba:	b2da      	uxtb	r2, r3
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004ec4:	0b1b      	lsrs	r3, r3, #12
 8004ec6:	b2db      	uxtb	r3, r3
 8004ec8:	f003 0301 	and.w	r3, r3, #1
 8004ecc:	b2da      	uxtb	r2, r3
 8004ece:	683b      	ldr	r3, [r7, #0]
 8004ed0:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8004ed2:	683b      	ldr	r3, [r7, #0]
 8004ed4:	2200      	movs	r2, #0
 8004ed6:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d163      	bne.n	8004fa8 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004ee4:	009a      	lsls	r2, r3, #2
 8004ee6:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004eea:	4013      	ands	r3, r2
 8004eec:	687a      	ldr	r2, [r7, #4]
 8004eee:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8004ef0:	0f92      	lsrs	r2, r2, #30
 8004ef2:	431a      	orrs	r2, r3
 8004ef4:	683b      	ldr	r3, [r7, #0]
 8004ef6:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004efc:	0edb      	lsrs	r3, r3, #27
 8004efe:	b2db      	uxtb	r3, r3
 8004f00:	f003 0307 	and.w	r3, r3, #7
 8004f04:	b2da      	uxtb	r2, r3
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004f0e:	0e1b      	lsrs	r3, r3, #24
 8004f10:	b2db      	uxtb	r3, r3
 8004f12:	f003 0307 	and.w	r3, r3, #7
 8004f16:	b2da      	uxtb	r2, r3
 8004f18:	683b      	ldr	r3, [r7, #0]
 8004f1a:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004f20:	0d5b      	lsrs	r3, r3, #21
 8004f22:	b2db      	uxtb	r3, r3
 8004f24:	f003 0307 	and.w	r3, r3, #7
 8004f28:	b2da      	uxtb	r2, r3
 8004f2a:	683b      	ldr	r3, [r7, #0]
 8004f2c:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004f32:	0c9b      	lsrs	r3, r3, #18
 8004f34:	b2db      	uxtb	r3, r3
 8004f36:	f003 0307 	and.w	r3, r3, #7
 8004f3a:	b2da      	uxtb	r2, r3
 8004f3c:	683b      	ldr	r3, [r7, #0]
 8004f3e:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004f44:	0bdb      	lsrs	r3, r3, #15
 8004f46:	b2db      	uxtb	r3, r3
 8004f48:	f003 0307 	and.w	r3, r3, #7
 8004f4c:	b2da      	uxtb	r2, r3
 8004f4e:	683b      	ldr	r3, [r7, #0]
 8004f50:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8004f52:	683b      	ldr	r3, [r7, #0]
 8004f54:	691b      	ldr	r3, [r3, #16]
 8004f56:	1c5a      	adds	r2, r3, #1
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	7e1b      	ldrb	r3, [r3, #24]
 8004f60:	b2db      	uxtb	r3, r3
 8004f62:	f003 0307 	and.w	r3, r3, #7
 8004f66:	3302      	adds	r3, #2
 8004f68:	2201      	movs	r2, #1
 8004f6a:	fa02 f303 	lsl.w	r3, r2, r3
 8004f6e:	687a      	ldr	r2, [r7, #4]
 8004f70:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8004f72:	fb02 f203 	mul.w	r2, r2, r3
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8004f7a:	683b      	ldr	r3, [r7, #0]
 8004f7c:	7a1b      	ldrb	r3, [r3, #8]
 8004f7e:	b2db      	uxtb	r3, r3
 8004f80:	f003 030f 	and.w	r3, r3, #15
 8004f84:	2201      	movs	r2, #1
 8004f86:	409a      	lsls	r2, r3
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f90:	687a      	ldr	r2, [r7, #4]
 8004f92:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8004f94:	0a52      	lsrs	r2, r2, #9
 8004f96:	fb02 f203 	mul.w	r2, r2, r3
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004fa4:	661a      	str	r2, [r3, #96]	; 0x60
 8004fa6:	e031      	b.n	800500c <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fac:	2b01      	cmp	r3, #1
 8004fae:	d11d      	bne.n	8004fec <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004fb4:	041b      	lsls	r3, r3, #16
 8004fb6:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004fbe:	0c1b      	lsrs	r3, r3, #16
 8004fc0:	431a      	orrs	r2, r3
 8004fc2:	683b      	ldr	r3, [r7, #0]
 8004fc4:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8004fc6:	683b      	ldr	r3, [r7, #0]
 8004fc8:	691b      	ldr	r3, [r3, #16]
 8004fca:	3301      	adds	r3, #1
 8004fcc:	029a      	lsls	r2, r3, #10
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004fe0:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	661a      	str	r2, [r3, #96]	; 0x60
 8004fea:	e00f      	b.n	800500c <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	4a58      	ldr	r2, [pc, #352]	; (8005154 <HAL_SD_GetCardCSD+0x344>)
 8004ff2:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ff8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2201      	movs	r2, #1
 8005004:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8005008:	2301      	movs	r3, #1
 800500a:	e09d      	b.n	8005148 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005010:	0b9b      	lsrs	r3, r3, #14
 8005012:	b2db      	uxtb	r3, r3
 8005014:	f003 0301 	and.w	r3, r3, #1
 8005018:	b2da      	uxtb	r2, r3
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005022:	09db      	lsrs	r3, r3, #7
 8005024:	b2db      	uxtb	r3, r3
 8005026:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800502a:	b2da      	uxtb	r2, r3
 800502c:	683b      	ldr	r3, [r7, #0]
 800502e:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005034:	b2db      	uxtb	r3, r3
 8005036:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800503a:	b2da      	uxtb	r2, r3
 800503c:	683b      	ldr	r3, [r7, #0]
 800503e:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005044:	0fdb      	lsrs	r3, r3, #31
 8005046:	b2da      	uxtb	r2, r3
 8005048:	683b      	ldr	r3, [r7, #0]
 800504a:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005050:	0f5b      	lsrs	r3, r3, #29
 8005052:	b2db      	uxtb	r3, r3
 8005054:	f003 0303 	and.w	r3, r3, #3
 8005058:	b2da      	uxtb	r2, r3
 800505a:	683b      	ldr	r3, [r7, #0]
 800505c:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005062:	0e9b      	lsrs	r3, r3, #26
 8005064:	b2db      	uxtb	r3, r3
 8005066:	f003 0307 	and.w	r3, r3, #7
 800506a:	b2da      	uxtb	r2, r3
 800506c:	683b      	ldr	r3, [r7, #0]
 800506e:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005074:	0d9b      	lsrs	r3, r3, #22
 8005076:	b2db      	uxtb	r3, r3
 8005078:	f003 030f 	and.w	r3, r3, #15
 800507c:	b2da      	uxtb	r2, r3
 800507e:	683b      	ldr	r3, [r7, #0]
 8005080:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005086:	0d5b      	lsrs	r3, r3, #21
 8005088:	b2db      	uxtb	r3, r3
 800508a:	f003 0301 	and.w	r3, r3, #1
 800508e:	b2da      	uxtb	r2, r3
 8005090:	683b      	ldr	r3, [r7, #0]
 8005092:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8005096:	683b      	ldr	r3, [r7, #0]
 8005098:	2200      	movs	r2, #0
 800509a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050a2:	0c1b      	lsrs	r3, r3, #16
 80050a4:	b2db      	uxtb	r3, r3
 80050a6:	f003 0301 	and.w	r3, r3, #1
 80050aa:	b2da      	uxtb	r2, r3
 80050ac:	683b      	ldr	r3, [r7, #0]
 80050ae:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050b6:	0bdb      	lsrs	r3, r3, #15
 80050b8:	b2db      	uxtb	r3, r3
 80050ba:	f003 0301 	and.w	r3, r3, #1
 80050be:	b2da      	uxtb	r2, r3
 80050c0:	683b      	ldr	r3, [r7, #0]
 80050c2:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050ca:	0b9b      	lsrs	r3, r3, #14
 80050cc:	b2db      	uxtb	r3, r3
 80050ce:	f003 0301 	and.w	r3, r3, #1
 80050d2:	b2da      	uxtb	r2, r3
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050de:	0b5b      	lsrs	r3, r3, #13
 80050e0:	b2db      	uxtb	r3, r3
 80050e2:	f003 0301 	and.w	r3, r3, #1
 80050e6:	b2da      	uxtb	r2, r3
 80050e8:	683b      	ldr	r3, [r7, #0]
 80050ea:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050f2:	0b1b      	lsrs	r3, r3, #12
 80050f4:	b2db      	uxtb	r3, r3
 80050f6:	f003 0301 	and.w	r3, r3, #1
 80050fa:	b2da      	uxtb	r2, r3
 80050fc:	683b      	ldr	r3, [r7, #0]
 80050fe:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005106:	0a9b      	lsrs	r3, r3, #10
 8005108:	b2db      	uxtb	r3, r3
 800510a:	f003 0303 	and.w	r3, r3, #3
 800510e:	b2da      	uxtb	r2, r3
 8005110:	683b      	ldr	r3, [r7, #0]
 8005112:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800511a:	0a1b      	lsrs	r3, r3, #8
 800511c:	b2db      	uxtb	r3, r3
 800511e:	f003 0303 	and.w	r3, r3, #3
 8005122:	b2da      	uxtb	r2, r3
 8005124:	683b      	ldr	r3, [r7, #0]
 8005126:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800512e:	085b      	lsrs	r3, r3, #1
 8005130:	b2db      	uxtb	r3, r3
 8005132:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005136:	b2da      	uxtb	r2, r3
 8005138:	683b      	ldr	r3, [r7, #0]
 800513a:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	2201      	movs	r2, #1
 8005142:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8005146:	2300      	movs	r3, #0
}
 8005148:	4618      	mov	r0, r3
 800514a:	370c      	adds	r7, #12
 800514c:	46bd      	mov	sp, r7
 800514e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005152:	4770      	bx	lr
 8005154:	004005ff 	.word	0x004005ff

08005158 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8005158:	b480      	push	{r7}
 800515a:	b083      	sub	sp, #12
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
 8005160:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005166:	683b      	ldr	r3, [r7, #0]
 8005168:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800516e:	683b      	ldr	r3, [r7, #0]
 8005170:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005176:	683b      	ldr	r3, [r7, #0]
 8005178:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800517e:	683b      	ldr	r3, [r7, #0]
 8005180:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005186:	683b      	ldr	r3, [r7, #0]
 8005188:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005196:	683b      	ldr	r3, [r7, #0]
 8005198:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800519e:	683b      	ldr	r3, [r7, #0]
 80051a0:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 80051a2:	2300      	movs	r3, #0
}
 80051a4:	4618      	mov	r0, r3
 80051a6:	370c      	adds	r7, #12
 80051a8:	46bd      	mov	sp, r7
 80051aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ae:	4770      	bx	lr

080051b0 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 80051b0:	b5b0      	push	{r4, r5, r7, lr}
 80051b2:	b08e      	sub	sp, #56	; 0x38
 80051b4:	af04      	add	r7, sp, #16
 80051b6:	6078      	str	r0, [r7, #4]
 80051b8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	2203      	movs	r2, #3
 80051be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051c6:	2b03      	cmp	r3, #3
 80051c8:	d02e      	beq.n	8005228 <HAL_SD_ConfigWideBusOperation+0x78>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051d0:	d106      	bne.n	80051e0 <HAL_SD_ConfigWideBusOperation+0x30>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051d6:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	639a      	str	r2, [r3, #56]	; 0x38
 80051de:	e029      	b.n	8005234 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 80051e0:	683b      	ldr	r3, [r7, #0]
 80051e2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80051e6:	d10a      	bne.n	80051fe <HAL_SD_ConfigWideBusOperation+0x4e>
    {
      errorstate = SD_WideBus_Enable(hsd);
 80051e8:	6878      	ldr	r0, [r7, #4]
 80051ea:	f000 fa01 	bl	80055f0 <SD_WideBus_Enable>
 80051ee:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80051f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051f6:	431a      	orrs	r2, r3
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	639a      	str	r2, [r3, #56]	; 0x38
 80051fc:	e01a      	b.n	8005234 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	2b00      	cmp	r3, #0
 8005202:	d10a      	bne.n	800521a <HAL_SD_ConfigWideBusOperation+0x6a>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8005204:	6878      	ldr	r0, [r7, #4]
 8005206:	f000 fa3e 	bl	8005686 <SD_WideBus_Disable>
 800520a:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005212:	431a      	orrs	r2, r3
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	639a      	str	r2, [r3, #56]	; 0x38
 8005218:	e00c      	b.n	8005234 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800521e:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	639a      	str	r2, [r3, #56]	; 0x38
 8005226:	e005      	b.n	8005234 <HAL_SD_ConfigWideBusOperation+0x84>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800522c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005238:	2b00      	cmp	r3, #0
 800523a:	d009      	beq.n	8005250 <HAL_SD_ConfigWideBusOperation+0xa0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	4a18      	ldr	r2, [pc, #96]	; (80052a4 <HAL_SD_ConfigWideBusOperation+0xf4>)
 8005242:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2201      	movs	r2, #1
 8005248:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800524c:	2301      	movs	r3, #1
 800524e:	e024      	b.n	800529a <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	685b      	ldr	r3, [r3, #4]
 8005254:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	689b      	ldr	r3, [r3, #8]
 800525a:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	68db      	ldr	r3, [r3, #12]
 8005260:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	695b      	ldr	r3, [r3, #20]
 800526a:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	699b      	ldr	r3, [r3, #24]
 8005270:	623b      	str	r3, [r7, #32]
    (void)SDIO_Init(hsd->Instance, Init);
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681d      	ldr	r5, [r3, #0]
 8005276:	466c      	mov	r4, sp
 8005278:	f107 0318 	add.w	r3, r7, #24
 800527c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8005280:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8005284:	f107 030c 	add.w	r3, r7, #12
 8005288:	cb0e      	ldmia	r3, {r1, r2, r3}
 800528a:	4628      	mov	r0, r5
 800528c:	f001 fc02 	bl	8006a94 <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2201      	movs	r2, #1
 8005294:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8005298:	2300      	movs	r3, #0
}
 800529a:	4618      	mov	r0, r3
 800529c:	3728      	adds	r7, #40	; 0x28
 800529e:	46bd      	mov	sp, r7
 80052a0:	bdb0      	pop	{r4, r5, r7, pc}
 80052a2:	bf00      	nop
 80052a4:	004005ff 	.word	0x004005ff

080052a8 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 80052a8:	b580      	push	{r7, lr}
 80052aa:	b086      	sub	sp, #24
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 80052b0:	2300      	movs	r3, #0
 80052b2:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 80052b4:	f107 030c 	add.w	r3, r7, #12
 80052b8:	4619      	mov	r1, r3
 80052ba:	6878      	ldr	r0, [r7, #4]
 80052bc:	f000 f970 	bl	80055a0 <SD_SendStatus>
 80052c0:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80052c2:	697b      	ldr	r3, [r7, #20]
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d005      	beq.n	80052d4 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80052cc:	697b      	ldr	r3, [r7, #20]
 80052ce:	431a      	orrs	r2, r3
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	0a5b      	lsrs	r3, r3, #9
 80052d8:	f003 030f 	and.w	r3, r3, #15
 80052dc:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 80052de:	693b      	ldr	r3, [r7, #16]
}
 80052e0:	4618      	mov	r0, r3
 80052e2:	3718      	adds	r7, #24
 80052e4:	46bd      	mov	sp, r7
 80052e6:	bd80      	pop	{r7, pc}

080052e8 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 80052e8:	b5b0      	push	{r4, r5, r7, lr}
 80052ea:	b094      	sub	sp, #80	; 0x50
 80052ec:	af04      	add	r7, sp, #16
 80052ee:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 80052f0:	2301      	movs	r3, #1
 80052f2:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	4618      	mov	r0, r3
 80052fa:	f001 fc23 	bl	8006b44 <SDIO_GetPowerState>
 80052fe:	4603      	mov	r3, r0
 8005300:	2b00      	cmp	r3, #0
 8005302:	d102      	bne.n	800530a <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8005304:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8005308:	e0b7      	b.n	800547a <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800530e:	2b03      	cmp	r3, #3
 8005310:	d02f      	beq.n	8005372 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	4618      	mov	r0, r3
 8005318:	f001 fe4c 	bl	8006fb4 <SDMMC_CmdSendCID>
 800531c:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800531e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005320:	2b00      	cmp	r3, #0
 8005322:	d001      	beq.n	8005328 <SD_InitCard+0x40>
    {
      return errorstate;
 8005324:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005326:	e0a8      	b.n	800547a <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	2100      	movs	r1, #0
 800532e:	4618      	mov	r0, r3
 8005330:	f001 fc4d 	bl	8006bce <SDIO_GetResponse>
 8005334:	4602      	mov	r2, r0
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	2104      	movs	r1, #4
 8005340:	4618      	mov	r0, r3
 8005342:	f001 fc44 	bl	8006bce <SDIO_GetResponse>
 8005346:	4602      	mov	r2, r0
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	2108      	movs	r1, #8
 8005352:	4618      	mov	r0, r3
 8005354:	f001 fc3b 	bl	8006bce <SDIO_GetResponse>
 8005358:	4602      	mov	r2, r0
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	210c      	movs	r1, #12
 8005364:	4618      	mov	r0, r3
 8005366:	f001 fc32 	bl	8006bce <SDIO_GetResponse>
 800536a:	4602      	mov	r2, r0
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005376:	2b03      	cmp	r3, #3
 8005378:	d00d      	beq.n	8005396 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	f107 020e 	add.w	r2, r7, #14
 8005382:	4611      	mov	r1, r2
 8005384:	4618      	mov	r0, r3
 8005386:	f001 fe52 	bl	800702e <SDMMC_CmdSetRelAdd>
 800538a:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800538c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800538e:	2b00      	cmp	r3, #0
 8005390:	d001      	beq.n	8005396 <SD_InitCard+0xae>
    {
      return errorstate;
 8005392:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005394:	e071      	b.n	800547a <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800539a:	2b03      	cmp	r3, #3
 800539c:	d036      	beq.n	800540c <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800539e:	89fb      	ldrh	r3, [r7, #14]
 80053a0:	461a      	mov	r2, r3
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681a      	ldr	r2, [r3, #0]
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80053ae:	041b      	lsls	r3, r3, #16
 80053b0:	4619      	mov	r1, r3
 80053b2:	4610      	mov	r0, r2
 80053b4:	f001 fe1c 	bl	8006ff0 <SDMMC_CmdSendCSD>
 80053b8:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80053ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d001      	beq.n	80053c4 <SD_InitCard+0xdc>
    {
      return errorstate;
 80053c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80053c2:	e05a      	b.n	800547a <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	2100      	movs	r1, #0
 80053ca:	4618      	mov	r0, r3
 80053cc:	f001 fbff 	bl	8006bce <SDIO_GetResponse>
 80053d0:	4602      	mov	r2, r0
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	2104      	movs	r1, #4
 80053dc:	4618      	mov	r0, r3
 80053de:	f001 fbf6 	bl	8006bce <SDIO_GetResponse>
 80053e2:	4602      	mov	r2, r0
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	2108      	movs	r1, #8
 80053ee:	4618      	mov	r0, r3
 80053f0:	f001 fbed 	bl	8006bce <SDIO_GetResponse>
 80053f4:	4602      	mov	r2, r0
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	210c      	movs	r1, #12
 8005400:	4618      	mov	r0, r3
 8005402:	f001 fbe4 	bl	8006bce <SDIO_GetResponse>
 8005406:	4602      	mov	r2, r0
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	2104      	movs	r1, #4
 8005412:	4618      	mov	r0, r3
 8005414:	f001 fbdb 	bl	8006bce <SDIO_GetResponse>
 8005418:	4603      	mov	r3, r0
 800541a:	0d1a      	lsrs	r2, r3, #20
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8005420:	f107 0310 	add.w	r3, r7, #16
 8005424:	4619      	mov	r1, r3
 8005426:	6878      	ldr	r0, [r7, #4]
 8005428:	f7ff fcf2 	bl	8004e10 <HAL_SD_GetCardCSD>
 800542c:	4603      	mov	r3, r0
 800542e:	2b00      	cmp	r3, #0
 8005430:	d002      	beq.n	8005438 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005432:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8005436:	e020      	b.n	800547a <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	6819      	ldr	r1, [r3, #0]
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005440:	041b      	lsls	r3, r3, #16
 8005442:	f04f 0400 	mov.w	r4, #0
 8005446:	461a      	mov	r2, r3
 8005448:	4623      	mov	r3, r4
 800544a:	4608      	mov	r0, r1
 800544c:	f001 fcca 	bl	8006de4 <SDMMC_CmdSelDesel>
 8005450:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8005452:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005454:	2b00      	cmp	r3, #0
 8005456:	d001      	beq.n	800545c <SD_InitCard+0x174>
  {
    return errorstate;
 8005458:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800545a:	e00e      	b.n	800547a <SD_InitCard+0x192>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681d      	ldr	r5, [r3, #0]
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	466c      	mov	r4, sp
 8005464:	f103 0210 	add.w	r2, r3, #16
 8005468:	ca07      	ldmia	r2, {r0, r1, r2}
 800546a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800546e:	3304      	adds	r3, #4
 8005470:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005472:	4628      	mov	r0, r5
 8005474:	f001 fb0e 	bl	8006a94 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8005478:	2300      	movs	r3, #0
}
 800547a:	4618      	mov	r0, r3
 800547c:	3740      	adds	r7, #64	; 0x40
 800547e:	46bd      	mov	sp, r7
 8005480:	bdb0      	pop	{r4, r5, r7, pc}
	...

08005484 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8005484:	b580      	push	{r7, lr}
 8005486:	b086      	sub	sp, #24
 8005488:	af00      	add	r7, sp, #0
 800548a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800548c:	2300      	movs	r3, #0
 800548e:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8005490:	2300      	movs	r3, #0
 8005492:	617b      	str	r3, [r7, #20]
 8005494:	2300      	movs	r3, #0
 8005496:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	4618      	mov	r0, r3
 800549e:	f001 fcc4 	bl	8006e2a <SDMMC_CmdGoIdleState>
 80054a2:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d001      	beq.n	80054ae <SD_PowerON+0x2a>
  {
    return errorstate;
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	e072      	b.n	8005594 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	4618      	mov	r0, r3
 80054b4:	f001 fcd7 	bl	8006e66 <SDMMC_CmdOperCond>
 80054b8:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d00d      	beq.n	80054dc <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2200      	movs	r2, #0
 80054c4:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	4618      	mov	r0, r3
 80054cc:	f001 fcad 	bl	8006e2a <SDMMC_CmdGoIdleState>
 80054d0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d004      	beq.n	80054e2 <SD_PowerON+0x5e>
    {
      return errorstate;
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	e05b      	b.n	8005594 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	2201      	movs	r2, #1
 80054e0:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80054e6:	2b01      	cmp	r3, #1
 80054e8:	d137      	bne.n	800555a <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	2100      	movs	r1, #0
 80054f0:	4618      	mov	r0, r3
 80054f2:	f001 fcd7 	bl	8006ea4 <SDMMC_CmdAppCommand>
 80054f6:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d02d      	beq.n	800555a <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80054fe:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8005502:	e047      	b.n	8005594 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	2100      	movs	r1, #0
 800550a:	4618      	mov	r0, r3
 800550c:	f001 fcca 	bl	8006ea4 <SDMMC_CmdAppCommand>
 8005510:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	2b00      	cmp	r3, #0
 8005516:	d001      	beq.n	800551c <SD_PowerON+0x98>
    {
      return errorstate;
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	e03b      	b.n	8005594 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	491e      	ldr	r1, [pc, #120]	; (800559c <SD_PowerON+0x118>)
 8005522:	4618      	mov	r0, r3
 8005524:	f001 fce0 	bl	8006ee8 <SDMMC_CmdAppOperCommand>
 8005528:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	2b00      	cmp	r3, #0
 800552e:	d002      	beq.n	8005536 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005530:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8005534:	e02e      	b.n	8005594 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	2100      	movs	r1, #0
 800553c:	4618      	mov	r0, r3
 800553e:	f001 fb46 	bl	8006bce <SDIO_GetResponse>
 8005542:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8005544:	697b      	ldr	r3, [r7, #20]
 8005546:	0fdb      	lsrs	r3, r3, #31
 8005548:	2b01      	cmp	r3, #1
 800554a:	d101      	bne.n	8005550 <SD_PowerON+0xcc>
 800554c:	2301      	movs	r3, #1
 800554e:	e000      	b.n	8005552 <SD_PowerON+0xce>
 8005550:	2300      	movs	r3, #0
 8005552:	613b      	str	r3, [r7, #16]

    count++;
 8005554:	68bb      	ldr	r3, [r7, #8]
 8005556:	3301      	adds	r3, #1
 8005558:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800555a:	68bb      	ldr	r3, [r7, #8]
 800555c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8005560:	4293      	cmp	r3, r2
 8005562:	d802      	bhi.n	800556a <SD_PowerON+0xe6>
 8005564:	693b      	ldr	r3, [r7, #16]
 8005566:	2b00      	cmp	r3, #0
 8005568:	d0cc      	beq.n	8005504 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800556a:	68bb      	ldr	r3, [r7, #8]
 800556c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8005570:	4293      	cmp	r3, r2
 8005572:	d902      	bls.n	800557a <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8005574:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005578:	e00c      	b.n	8005594 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800557a:	697b      	ldr	r3, [r7, #20]
 800557c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005580:	2b00      	cmp	r3, #0
 8005582:	d003      	beq.n	800558c <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2201      	movs	r2, #1
 8005588:	645a      	str	r2, [r3, #68]	; 0x44
 800558a:	e002      	b.n	8005592 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2200      	movs	r2, #0
 8005590:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 8005592:	2300      	movs	r3, #0
}
 8005594:	4618      	mov	r0, r3
 8005596:	3718      	adds	r7, #24
 8005598:	46bd      	mov	sp, r7
 800559a:	bd80      	pop	{r7, pc}
 800559c:	c1100000 	.word	0xc1100000

080055a0 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 80055a0:	b580      	push	{r7, lr}
 80055a2:	b084      	sub	sp, #16
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	6078      	str	r0, [r7, #4]
 80055a8:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 80055aa:	683b      	ldr	r3, [r7, #0]
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d102      	bne.n	80055b6 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 80055b0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80055b4:	e018      	b.n	80055e8 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681a      	ldr	r2, [r3, #0]
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80055be:	041b      	lsls	r3, r3, #16
 80055c0:	4619      	mov	r1, r3
 80055c2:	4610      	mov	r0, r2
 80055c4:	f001 fd54 	bl	8007070 <SDMMC_CmdSendStatus>
 80055c8:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d001      	beq.n	80055d4 <SD_SendStatus+0x34>
  {
    return errorstate;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	e009      	b.n	80055e8 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	2100      	movs	r1, #0
 80055da:	4618      	mov	r0, r3
 80055dc:	f001 faf7 	bl	8006bce <SDIO_GetResponse>
 80055e0:	4602      	mov	r2, r0
 80055e2:	683b      	ldr	r3, [r7, #0]
 80055e4:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 80055e6:	2300      	movs	r3, #0
}
 80055e8:	4618      	mov	r0, r3
 80055ea:	3710      	adds	r7, #16
 80055ec:	46bd      	mov	sp, r7
 80055ee:	bd80      	pop	{r7, pc}

080055f0 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 80055f0:	b580      	push	{r7, lr}
 80055f2:	b086      	sub	sp, #24
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 80055f8:	2300      	movs	r3, #0
 80055fa:	60fb      	str	r3, [r7, #12]
 80055fc:	2300      	movs	r3, #0
 80055fe:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	2100      	movs	r1, #0
 8005606:	4618      	mov	r0, r3
 8005608:	f001 fae1 	bl	8006bce <SDIO_GetResponse>
 800560c:	4603      	mov	r3, r0
 800560e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005612:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005616:	d102      	bne.n	800561e <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8005618:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800561c:	e02f      	b.n	800567e <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800561e:	f107 030c 	add.w	r3, r7, #12
 8005622:	4619      	mov	r1, r3
 8005624:	6878      	ldr	r0, [r7, #4]
 8005626:	f000 f879 	bl	800571c <SD_FindSCR>
 800562a:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800562c:	697b      	ldr	r3, [r7, #20]
 800562e:	2b00      	cmp	r3, #0
 8005630:	d001      	beq.n	8005636 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8005632:	697b      	ldr	r3, [r7, #20]
 8005634:	e023      	b.n	800567e <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8005636:	693b      	ldr	r3, [r7, #16]
 8005638:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800563c:	2b00      	cmp	r3, #0
 800563e:	d01c      	beq.n	800567a <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681a      	ldr	r2, [r3, #0]
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005648:	041b      	lsls	r3, r3, #16
 800564a:	4619      	mov	r1, r3
 800564c:	4610      	mov	r0, r2
 800564e:	f001 fc29 	bl	8006ea4 <SDMMC_CmdAppCommand>
 8005652:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005654:	697b      	ldr	r3, [r7, #20]
 8005656:	2b00      	cmp	r3, #0
 8005658:	d001      	beq.n	800565e <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800565a:	697b      	ldr	r3, [r7, #20]
 800565c:	e00f      	b.n	800567e <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	2102      	movs	r1, #2
 8005664:	4618      	mov	r0, r3
 8005666:	f001 fc62 	bl	8006f2e <SDMMC_CmdBusWidth>
 800566a:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800566c:	697b      	ldr	r3, [r7, #20]
 800566e:	2b00      	cmp	r3, #0
 8005670:	d001      	beq.n	8005676 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8005672:	697b      	ldr	r3, [r7, #20]
 8005674:	e003      	b.n	800567e <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8005676:	2300      	movs	r3, #0
 8005678:	e001      	b.n	800567e <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800567a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800567e:	4618      	mov	r0, r3
 8005680:	3718      	adds	r7, #24
 8005682:	46bd      	mov	sp, r7
 8005684:	bd80      	pop	{r7, pc}

08005686 <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8005686:	b580      	push	{r7, lr}
 8005688:	b086      	sub	sp, #24
 800568a:	af00      	add	r7, sp, #0
 800568c:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800568e:	2300      	movs	r3, #0
 8005690:	60fb      	str	r3, [r7, #12]
 8005692:	2300      	movs	r3, #0
 8005694:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	2100      	movs	r1, #0
 800569c:	4618      	mov	r0, r3
 800569e:	f001 fa96 	bl	8006bce <SDIO_GetResponse>
 80056a2:	4603      	mov	r3, r0
 80056a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80056a8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80056ac:	d102      	bne.n	80056b4 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80056ae:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80056b2:	e02f      	b.n	8005714 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80056b4:	f107 030c 	add.w	r3, r7, #12
 80056b8:	4619      	mov	r1, r3
 80056ba:	6878      	ldr	r0, [r7, #4]
 80056bc:	f000 f82e 	bl	800571c <SD_FindSCR>
 80056c0:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80056c2:	697b      	ldr	r3, [r7, #20]
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d001      	beq.n	80056cc <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 80056c8:	697b      	ldr	r3, [r7, #20]
 80056ca:	e023      	b.n	8005714 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80056cc:	693b      	ldr	r3, [r7, #16]
 80056ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d01c      	beq.n	8005710 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681a      	ldr	r2, [r3, #0]
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80056de:	041b      	lsls	r3, r3, #16
 80056e0:	4619      	mov	r1, r3
 80056e2:	4610      	mov	r0, r2
 80056e4:	f001 fbde 	bl	8006ea4 <SDMMC_CmdAppCommand>
 80056e8:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80056ea:	697b      	ldr	r3, [r7, #20]
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d001      	beq.n	80056f4 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 80056f0:	697b      	ldr	r3, [r7, #20]
 80056f2:	e00f      	b.n	8005714 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	2100      	movs	r1, #0
 80056fa:	4618      	mov	r0, r3
 80056fc:	f001 fc17 	bl	8006f2e <SDMMC_CmdBusWidth>
 8005700:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005702:	697b      	ldr	r3, [r7, #20]
 8005704:	2b00      	cmp	r3, #0
 8005706:	d001      	beq.n	800570c <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8005708:	697b      	ldr	r3, [r7, #20]
 800570a:	e003      	b.n	8005714 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800570c:	2300      	movs	r3, #0
 800570e:	e001      	b.n	8005714 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8005710:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8005714:	4618      	mov	r0, r3
 8005716:	3718      	adds	r7, #24
 8005718:	46bd      	mov	sp, r7
 800571a:	bd80      	pop	{r7, pc}

0800571c <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800571c:	b590      	push	{r4, r7, lr}
 800571e:	b08f      	sub	sp, #60	; 0x3c
 8005720:	af00      	add	r7, sp, #0
 8005722:	6078      	str	r0, [r7, #4]
 8005724:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8005726:	f7fc feab 	bl	8002480 <HAL_GetTick>
 800572a:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 800572c:	2300      	movs	r3, #0
 800572e:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8005730:	2300      	movs	r3, #0
 8005732:	60bb      	str	r3, [r7, #8]
 8005734:	2300      	movs	r3, #0
 8005736:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8005738:	683b      	ldr	r3, [r7, #0]
 800573a:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	2108      	movs	r1, #8
 8005742:	4618      	mov	r0, r3
 8005744:	f001 fa82 	bl	8006c4c <SDMMC_CmdBlockLength>
 8005748:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800574a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800574c:	2b00      	cmp	r3, #0
 800574e:	d001      	beq.n	8005754 <SD_FindSCR+0x38>
  {
    return errorstate;
 8005750:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005752:	e0a9      	b.n	80058a8 <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681a      	ldr	r2, [r3, #0]
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800575c:	041b      	lsls	r3, r3, #16
 800575e:	4619      	mov	r1, r3
 8005760:	4610      	mov	r0, r2
 8005762:	f001 fb9f 	bl	8006ea4 <SDMMC_CmdAppCommand>
 8005766:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8005768:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800576a:	2b00      	cmp	r3, #0
 800576c:	d001      	beq.n	8005772 <SD_FindSCR+0x56>
  {
    return errorstate;
 800576e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005770:	e09a      	b.n	80058a8 <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8005772:	f04f 33ff 	mov.w	r3, #4294967295
 8005776:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8005778:	2308      	movs	r3, #8
 800577a:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 800577c:	2330      	movs	r3, #48	; 0x30
 800577e:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8005780:	2302      	movs	r3, #2
 8005782:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8005784:	2300      	movs	r3, #0
 8005786:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8005788:	2301      	movs	r3, #1
 800578a:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	f107 0210 	add.w	r2, r7, #16
 8005794:	4611      	mov	r1, r2
 8005796:	4618      	mov	r0, r3
 8005798:	f001 fa2c 	bl	8006bf4 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	4618      	mov	r0, r3
 80057a2:	f001 fbe6 	bl	8006f72 <SDMMC_CmdSendSCR>
 80057a6:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80057a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d022      	beq.n	80057f4 <SD_FindSCR+0xd8>
  {
    return errorstate;
 80057ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057b0:	e07a      	b.n	80058a8 <SD_FindSCR+0x18c>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80057b8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d00e      	beq.n	80057de <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	6819      	ldr	r1, [r3, #0]
 80057c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80057c6:	009b      	lsls	r3, r3, #2
 80057c8:	f107 0208 	add.w	r2, r7, #8
 80057cc:	18d4      	adds	r4, r2, r3
 80057ce:	4608      	mov	r0, r1
 80057d0:	f001 f98b 	bl	8006aea <SDIO_ReadFIFO>
 80057d4:	4603      	mov	r3, r0
 80057d6:	6023      	str	r3, [r4, #0]
      index++;
 80057d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80057da:	3301      	adds	r3, #1
 80057dc:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 80057de:	f7fc fe4f 	bl	8002480 <HAL_GetTick>
 80057e2:	4602      	mov	r2, r0
 80057e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057e6:	1ad3      	subs	r3, r2, r3
 80057e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057ec:	d102      	bne.n	80057f4 <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 80057ee:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80057f2:	e059      	b.n	80058a8 <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80057fa:	f240 432a 	movw	r3, #1066	; 0x42a
 80057fe:	4013      	ands	r3, r2
 8005800:	2b00      	cmp	r3, #0
 8005802:	d0d6      	beq.n	80057b2 <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800580a:	f003 0308 	and.w	r3, r3, #8
 800580e:	2b00      	cmp	r3, #0
 8005810:	d005      	beq.n	800581e <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	2208      	movs	r2, #8
 8005818:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800581a:	2308      	movs	r3, #8
 800581c:	e044      	b.n	80058a8 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005824:	f003 0302 	and.w	r3, r3, #2
 8005828:	2b00      	cmp	r3, #0
 800582a:	d005      	beq.n	8005838 <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	2202      	movs	r2, #2
 8005832:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8005834:	2302      	movs	r3, #2
 8005836:	e037      	b.n	80058a8 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800583e:	f003 0320 	and.w	r3, r3, #32
 8005842:	2b00      	cmp	r3, #0
 8005844:	d005      	beq.n	8005852 <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	2220      	movs	r2, #32
 800584c:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800584e:	2320      	movs	r3, #32
 8005850:	e02a      	b.n	80058a8 <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f240 523a 	movw	r2, #1338	; 0x53a
 800585a:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	061a      	lsls	r2, r3, #24
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	021b      	lsls	r3, r3, #8
 8005864:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005868:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	0a1b      	lsrs	r3, r3, #8
 800586e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8005872:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	0e1b      	lsrs	r3, r3, #24
 8005878:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800587a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800587c:	601a      	str	r2, [r3, #0]
    scr++;
 800587e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005880:	3304      	adds	r3, #4
 8005882:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8005884:	68bb      	ldr	r3, [r7, #8]
 8005886:	061a      	lsls	r2, r3, #24
 8005888:	68bb      	ldr	r3, [r7, #8]
 800588a:	021b      	lsls	r3, r3, #8
 800588c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005890:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8005892:	68bb      	ldr	r3, [r7, #8]
 8005894:	0a1b      	lsrs	r3, r3, #8
 8005896:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800589a:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800589c:	68bb      	ldr	r3, [r7, #8]
 800589e:	0e1b      	lsrs	r3, r3, #24
 80058a0:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80058a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058a4:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 80058a6:	2300      	movs	r3, #0
}
 80058a8:	4618      	mov	r0, r3
 80058aa:	373c      	adds	r7, #60	; 0x3c
 80058ac:	46bd      	mov	sp, r7
 80058ae:	bd90      	pop	{r4, r7, pc}

080058b0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80058b0:	b580      	push	{r7, lr}
 80058b2:	b082      	sub	sp, #8
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d101      	bne.n	80058c2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80058be:	2301      	movs	r3, #1
 80058c0:	e056      	b.n	8005970 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	2200      	movs	r2, #0
 80058c6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80058ce:	b2db      	uxtb	r3, r3
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d106      	bne.n	80058e2 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2200      	movs	r2, #0
 80058d8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80058dc:	6878      	ldr	r0, [r7, #4]
 80058de:	f7fc fbb3 	bl	8002048 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	2202      	movs	r2, #2
 80058e6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	681a      	ldr	r2, [r3, #0]
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80058f8:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	685a      	ldr	r2, [r3, #4]
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	689b      	ldr	r3, [r3, #8]
 8005902:	431a      	orrs	r2, r3
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	68db      	ldr	r3, [r3, #12]
 8005908:	431a      	orrs	r2, r3
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	691b      	ldr	r3, [r3, #16]
 800590e:	431a      	orrs	r2, r3
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	695b      	ldr	r3, [r3, #20]
 8005914:	431a      	orrs	r2, r3
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	699b      	ldr	r3, [r3, #24]
 800591a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800591e:	431a      	orrs	r2, r3
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	69db      	ldr	r3, [r3, #28]
 8005924:	431a      	orrs	r2, r3
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	6a1b      	ldr	r3, [r3, #32]
 800592a:	ea42 0103 	orr.w	r1, r2, r3
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	430a      	orrs	r2, r1
 8005938:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	699b      	ldr	r3, [r3, #24]
 800593e:	0c1b      	lsrs	r3, r3, #16
 8005940:	f003 0104 	and.w	r1, r3, #4
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	430a      	orrs	r2, r1
 800594e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	69da      	ldr	r2, [r3, #28]
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800595e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	2200      	movs	r2, #0
 8005964:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	2201      	movs	r2, #1
 800596a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800596e:	2300      	movs	r3, #0
}
 8005970:	4618      	mov	r0, r3
 8005972:	3708      	adds	r7, #8
 8005974:	46bd      	mov	sp, r7
 8005976:	bd80      	pop	{r7, pc}

08005978 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005978:	b580      	push	{r7, lr}
 800597a:	b088      	sub	sp, #32
 800597c:	af00      	add	r7, sp, #0
 800597e:	60f8      	str	r0, [r7, #12]
 8005980:	60b9      	str	r1, [r7, #8]
 8005982:	603b      	str	r3, [r7, #0]
 8005984:	4613      	mov	r3, r2
 8005986:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005988:	2300      	movs	r3, #0
 800598a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005992:	2b01      	cmp	r3, #1
 8005994:	d101      	bne.n	800599a <HAL_SPI_Transmit+0x22>
 8005996:	2302      	movs	r3, #2
 8005998:	e11e      	b.n	8005bd8 <HAL_SPI_Transmit+0x260>
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	2201      	movs	r2, #1
 800599e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80059a2:	f7fc fd6d 	bl	8002480 <HAL_GetTick>
 80059a6:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80059a8:	88fb      	ldrh	r3, [r7, #6]
 80059aa:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80059b2:	b2db      	uxtb	r3, r3
 80059b4:	2b01      	cmp	r3, #1
 80059b6:	d002      	beq.n	80059be <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80059b8:	2302      	movs	r3, #2
 80059ba:	77fb      	strb	r3, [r7, #31]
    goto error;
 80059bc:	e103      	b.n	8005bc6 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 80059be:	68bb      	ldr	r3, [r7, #8]
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d002      	beq.n	80059ca <HAL_SPI_Transmit+0x52>
 80059c4:	88fb      	ldrh	r3, [r7, #6]
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d102      	bne.n	80059d0 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80059ca:	2301      	movs	r3, #1
 80059cc:	77fb      	strb	r3, [r7, #31]
    goto error;
 80059ce:	e0fa      	b.n	8005bc6 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	2203      	movs	r2, #3
 80059d4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	2200      	movs	r2, #0
 80059dc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	68ba      	ldr	r2, [r7, #8]
 80059e2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	88fa      	ldrh	r2, [r7, #6]
 80059e8:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	88fa      	ldrh	r2, [r7, #6]
 80059ee:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	2200      	movs	r2, #0
 80059f4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	2200      	movs	r2, #0
 80059fa:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	2200      	movs	r2, #0
 8005a00:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	2200      	movs	r2, #0
 8005a06:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	689b      	ldr	r3, [r3, #8]
 8005a12:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005a16:	d107      	bne.n	8005a28 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	681a      	ldr	r2, [r3, #0]
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005a26:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a32:	2b40      	cmp	r3, #64	; 0x40
 8005a34:	d007      	beq.n	8005a46 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	681a      	ldr	r2, [r3, #0]
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005a44:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	68db      	ldr	r3, [r3, #12]
 8005a4a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005a4e:	d14b      	bne.n	8005ae8 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	685b      	ldr	r3, [r3, #4]
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d002      	beq.n	8005a5e <HAL_SPI_Transmit+0xe6>
 8005a58:	8afb      	ldrh	r3, [r7, #22]
 8005a5a:	2b01      	cmp	r3, #1
 8005a5c:	d13e      	bne.n	8005adc <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a62:	881a      	ldrh	r2, [r3, #0]
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a6e:	1c9a      	adds	r2, r3, #2
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005a78:	b29b      	uxth	r3, r3
 8005a7a:	3b01      	subs	r3, #1
 8005a7c:	b29a      	uxth	r2, r3
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005a82:	e02b      	b.n	8005adc <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	689b      	ldr	r3, [r3, #8]
 8005a8a:	f003 0302 	and.w	r3, r3, #2
 8005a8e:	2b02      	cmp	r3, #2
 8005a90:	d112      	bne.n	8005ab8 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a96:	881a      	ldrh	r2, [r3, #0]
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005aa2:	1c9a      	adds	r2, r3, #2
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005aac:	b29b      	uxth	r3, r3
 8005aae:	3b01      	subs	r3, #1
 8005ab0:	b29a      	uxth	r2, r3
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	86da      	strh	r2, [r3, #54]	; 0x36
 8005ab6:	e011      	b.n	8005adc <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005ab8:	f7fc fce2 	bl	8002480 <HAL_GetTick>
 8005abc:	4602      	mov	r2, r0
 8005abe:	69bb      	ldr	r3, [r7, #24]
 8005ac0:	1ad3      	subs	r3, r2, r3
 8005ac2:	683a      	ldr	r2, [r7, #0]
 8005ac4:	429a      	cmp	r2, r3
 8005ac6:	d803      	bhi.n	8005ad0 <HAL_SPI_Transmit+0x158>
 8005ac8:	683b      	ldr	r3, [r7, #0]
 8005aca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ace:	d102      	bne.n	8005ad6 <HAL_SPI_Transmit+0x15e>
 8005ad0:	683b      	ldr	r3, [r7, #0]
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d102      	bne.n	8005adc <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8005ad6:	2303      	movs	r3, #3
 8005ad8:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005ada:	e074      	b.n	8005bc6 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005ae0:	b29b      	uxth	r3, r3
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d1ce      	bne.n	8005a84 <HAL_SPI_Transmit+0x10c>
 8005ae6:	e04c      	b.n	8005b82 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	685b      	ldr	r3, [r3, #4]
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d002      	beq.n	8005af6 <HAL_SPI_Transmit+0x17e>
 8005af0:	8afb      	ldrh	r3, [r7, #22]
 8005af2:	2b01      	cmp	r3, #1
 8005af4:	d140      	bne.n	8005b78 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	330c      	adds	r3, #12
 8005b00:	7812      	ldrb	r2, [r2, #0]
 8005b02:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b08:	1c5a      	adds	r2, r3, #1
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005b12:	b29b      	uxth	r3, r3
 8005b14:	3b01      	subs	r3, #1
 8005b16:	b29a      	uxth	r2, r3
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005b1c:	e02c      	b.n	8005b78 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	689b      	ldr	r3, [r3, #8]
 8005b24:	f003 0302 	and.w	r3, r3, #2
 8005b28:	2b02      	cmp	r3, #2
 8005b2a:	d113      	bne.n	8005b54 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	330c      	adds	r3, #12
 8005b36:	7812      	ldrb	r2, [r2, #0]
 8005b38:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b3e:	1c5a      	adds	r2, r3, #1
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005b48:	b29b      	uxth	r3, r3
 8005b4a:	3b01      	subs	r3, #1
 8005b4c:	b29a      	uxth	r2, r3
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	86da      	strh	r2, [r3, #54]	; 0x36
 8005b52:	e011      	b.n	8005b78 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005b54:	f7fc fc94 	bl	8002480 <HAL_GetTick>
 8005b58:	4602      	mov	r2, r0
 8005b5a:	69bb      	ldr	r3, [r7, #24]
 8005b5c:	1ad3      	subs	r3, r2, r3
 8005b5e:	683a      	ldr	r2, [r7, #0]
 8005b60:	429a      	cmp	r2, r3
 8005b62:	d803      	bhi.n	8005b6c <HAL_SPI_Transmit+0x1f4>
 8005b64:	683b      	ldr	r3, [r7, #0]
 8005b66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b6a:	d102      	bne.n	8005b72 <HAL_SPI_Transmit+0x1fa>
 8005b6c:	683b      	ldr	r3, [r7, #0]
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d102      	bne.n	8005b78 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8005b72:	2303      	movs	r3, #3
 8005b74:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005b76:	e026      	b.n	8005bc6 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005b7c:	b29b      	uxth	r3, r3
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d1cd      	bne.n	8005b1e <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005b82:	69ba      	ldr	r2, [r7, #24]
 8005b84:	6839      	ldr	r1, [r7, #0]
 8005b86:	68f8      	ldr	r0, [r7, #12]
 8005b88:	f000 fba4 	bl	80062d4 <SPI_EndRxTxTransaction>
 8005b8c:	4603      	mov	r3, r0
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d002      	beq.n	8005b98 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	2220      	movs	r2, #32
 8005b96:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	689b      	ldr	r3, [r3, #8]
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d10a      	bne.n	8005bb6 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005ba0:	2300      	movs	r3, #0
 8005ba2:	613b      	str	r3, [r7, #16]
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	68db      	ldr	r3, [r3, #12]
 8005baa:	613b      	str	r3, [r7, #16]
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	689b      	ldr	r3, [r3, #8]
 8005bb2:	613b      	str	r3, [r7, #16]
 8005bb4:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d002      	beq.n	8005bc4 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8005bbe:	2301      	movs	r3, #1
 8005bc0:	77fb      	strb	r3, [r7, #31]
 8005bc2:	e000      	b.n	8005bc6 <HAL_SPI_Transmit+0x24e>
  }

error:
 8005bc4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	2201      	movs	r2, #1
 8005bca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005bd6:	7ffb      	ldrb	r3, [r7, #31]
}
 8005bd8:	4618      	mov	r0, r3
 8005bda:	3720      	adds	r7, #32
 8005bdc:	46bd      	mov	sp, r7
 8005bde:	bd80      	pop	{r7, pc}

08005be0 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005be0:	b580      	push	{r7, lr}
 8005be2:	b088      	sub	sp, #32
 8005be4:	af02      	add	r7, sp, #8
 8005be6:	60f8      	str	r0, [r7, #12]
 8005be8:	60b9      	str	r1, [r7, #8]
 8005bea:	603b      	str	r3, [r7, #0]
 8005bec:	4613      	mov	r3, r2
 8005bee:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005bf0:	2300      	movs	r3, #0
 8005bf2:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	685b      	ldr	r3, [r3, #4]
 8005bf8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005bfc:	d112      	bne.n	8005c24 <HAL_SPI_Receive+0x44>
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	689b      	ldr	r3, [r3, #8]
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d10e      	bne.n	8005c24 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	2204      	movs	r2, #4
 8005c0a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005c0e:	88fa      	ldrh	r2, [r7, #6]
 8005c10:	683b      	ldr	r3, [r7, #0]
 8005c12:	9300      	str	r3, [sp, #0]
 8005c14:	4613      	mov	r3, r2
 8005c16:	68ba      	ldr	r2, [r7, #8]
 8005c18:	68b9      	ldr	r1, [r7, #8]
 8005c1a:	68f8      	ldr	r0, [r7, #12]
 8005c1c:	f000 f8e9 	bl	8005df2 <HAL_SPI_TransmitReceive>
 8005c20:	4603      	mov	r3, r0
 8005c22:	e0e2      	b.n	8005dea <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005c2a:	2b01      	cmp	r3, #1
 8005c2c:	d101      	bne.n	8005c32 <HAL_SPI_Receive+0x52>
 8005c2e:	2302      	movs	r3, #2
 8005c30:	e0db      	b.n	8005dea <HAL_SPI_Receive+0x20a>
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	2201      	movs	r2, #1
 8005c36:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005c3a:	f7fc fc21 	bl	8002480 <HAL_GetTick>
 8005c3e:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005c46:	b2db      	uxtb	r3, r3
 8005c48:	2b01      	cmp	r3, #1
 8005c4a:	d002      	beq.n	8005c52 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8005c4c:	2302      	movs	r3, #2
 8005c4e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005c50:	e0c2      	b.n	8005dd8 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 8005c52:	68bb      	ldr	r3, [r7, #8]
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d002      	beq.n	8005c5e <HAL_SPI_Receive+0x7e>
 8005c58:	88fb      	ldrh	r3, [r7, #6]
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d102      	bne.n	8005c64 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8005c5e:	2301      	movs	r3, #1
 8005c60:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005c62:	e0b9      	b.n	8005dd8 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	2204      	movs	r2, #4
 8005c68:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	2200      	movs	r2, #0
 8005c70:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	68ba      	ldr	r2, [r7, #8]
 8005c76:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	88fa      	ldrh	r2, [r7, #6]
 8005c7c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	88fa      	ldrh	r2, [r7, #6]
 8005c82:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	2200      	movs	r2, #0
 8005c88:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	2200      	movs	r2, #0
 8005c8e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	2200      	movs	r2, #0
 8005c94:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	2200      	movs	r2, #0
 8005c9a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	2200      	movs	r2, #0
 8005ca0:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	689b      	ldr	r3, [r3, #8]
 8005ca6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005caa:	d107      	bne.n	8005cbc <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	681a      	ldr	r2, [r3, #0]
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005cba:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cc6:	2b40      	cmp	r3, #64	; 0x40
 8005cc8:	d007      	beq.n	8005cda <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	681a      	ldr	r2, [r3, #0]
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005cd8:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	68db      	ldr	r3, [r3, #12]
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d162      	bne.n	8005da8 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005ce2:	e02e      	b.n	8005d42 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	689b      	ldr	r3, [r3, #8]
 8005cea:	f003 0301 	and.w	r3, r3, #1
 8005cee:	2b01      	cmp	r3, #1
 8005cf0:	d115      	bne.n	8005d1e <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	f103 020c 	add.w	r2, r3, #12
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cfe:	7812      	ldrb	r2, [r2, #0]
 8005d00:	b2d2      	uxtb	r2, r2
 8005d02:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d08:	1c5a      	adds	r2, r3, #1
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d12:	b29b      	uxth	r3, r3
 8005d14:	3b01      	subs	r3, #1
 8005d16:	b29a      	uxth	r2, r3
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005d1c:	e011      	b.n	8005d42 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005d1e:	f7fc fbaf 	bl	8002480 <HAL_GetTick>
 8005d22:	4602      	mov	r2, r0
 8005d24:	693b      	ldr	r3, [r7, #16]
 8005d26:	1ad3      	subs	r3, r2, r3
 8005d28:	683a      	ldr	r2, [r7, #0]
 8005d2a:	429a      	cmp	r2, r3
 8005d2c:	d803      	bhi.n	8005d36 <HAL_SPI_Receive+0x156>
 8005d2e:	683b      	ldr	r3, [r7, #0]
 8005d30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d34:	d102      	bne.n	8005d3c <HAL_SPI_Receive+0x15c>
 8005d36:	683b      	ldr	r3, [r7, #0]
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d102      	bne.n	8005d42 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 8005d3c:	2303      	movs	r3, #3
 8005d3e:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005d40:	e04a      	b.n	8005dd8 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d46:	b29b      	uxth	r3, r3
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d1cb      	bne.n	8005ce4 <HAL_SPI_Receive+0x104>
 8005d4c:	e031      	b.n	8005db2 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	689b      	ldr	r3, [r3, #8]
 8005d54:	f003 0301 	and.w	r3, r3, #1
 8005d58:	2b01      	cmp	r3, #1
 8005d5a:	d113      	bne.n	8005d84 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	68da      	ldr	r2, [r3, #12]
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d66:	b292      	uxth	r2, r2
 8005d68:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d6e:	1c9a      	adds	r2, r3, #2
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d78:	b29b      	uxth	r3, r3
 8005d7a:	3b01      	subs	r3, #1
 8005d7c:	b29a      	uxth	r2, r3
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005d82:	e011      	b.n	8005da8 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005d84:	f7fc fb7c 	bl	8002480 <HAL_GetTick>
 8005d88:	4602      	mov	r2, r0
 8005d8a:	693b      	ldr	r3, [r7, #16]
 8005d8c:	1ad3      	subs	r3, r2, r3
 8005d8e:	683a      	ldr	r2, [r7, #0]
 8005d90:	429a      	cmp	r2, r3
 8005d92:	d803      	bhi.n	8005d9c <HAL_SPI_Receive+0x1bc>
 8005d94:	683b      	ldr	r3, [r7, #0]
 8005d96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d9a:	d102      	bne.n	8005da2 <HAL_SPI_Receive+0x1c2>
 8005d9c:	683b      	ldr	r3, [r7, #0]
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d102      	bne.n	8005da8 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 8005da2:	2303      	movs	r3, #3
 8005da4:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005da6:	e017      	b.n	8005dd8 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005dac:	b29b      	uxth	r3, r3
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d1cd      	bne.n	8005d4e <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005db2:	693a      	ldr	r2, [r7, #16]
 8005db4:	6839      	ldr	r1, [r7, #0]
 8005db6:	68f8      	ldr	r0, [r7, #12]
 8005db8:	f000 fa27 	bl	800620a <SPI_EndRxTransaction>
 8005dbc:	4603      	mov	r3, r0
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d002      	beq.n	8005dc8 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	2220      	movs	r2, #32
 8005dc6:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d002      	beq.n	8005dd6 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 8005dd0:	2301      	movs	r3, #1
 8005dd2:	75fb      	strb	r3, [r7, #23]
 8005dd4:	e000      	b.n	8005dd8 <HAL_SPI_Receive+0x1f8>
  }

error :
 8005dd6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	2201      	movs	r2, #1
 8005ddc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	2200      	movs	r2, #0
 8005de4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005de8:	7dfb      	ldrb	r3, [r7, #23]
}
 8005dea:	4618      	mov	r0, r3
 8005dec:	3718      	adds	r7, #24
 8005dee:	46bd      	mov	sp, r7
 8005df0:	bd80      	pop	{r7, pc}

08005df2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005df2:	b580      	push	{r7, lr}
 8005df4:	b08c      	sub	sp, #48	; 0x30
 8005df6:	af00      	add	r7, sp, #0
 8005df8:	60f8      	str	r0, [r7, #12]
 8005dfa:	60b9      	str	r1, [r7, #8]
 8005dfc:	607a      	str	r2, [r7, #4]
 8005dfe:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005e00:	2301      	movs	r3, #1
 8005e02:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005e04:	2300      	movs	r3, #0
 8005e06:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005e10:	2b01      	cmp	r3, #1
 8005e12:	d101      	bne.n	8005e18 <HAL_SPI_TransmitReceive+0x26>
 8005e14:	2302      	movs	r3, #2
 8005e16:	e18a      	b.n	800612e <HAL_SPI_TransmitReceive+0x33c>
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	2201      	movs	r2, #1
 8005e1c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005e20:	f7fc fb2e 	bl	8002480 <HAL_GetTick>
 8005e24:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005e2c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	685b      	ldr	r3, [r3, #4]
 8005e34:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005e36:	887b      	ldrh	r3, [r7, #2]
 8005e38:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005e3a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005e3e:	2b01      	cmp	r3, #1
 8005e40:	d00f      	beq.n	8005e62 <HAL_SPI_TransmitReceive+0x70>
 8005e42:	69fb      	ldr	r3, [r7, #28]
 8005e44:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005e48:	d107      	bne.n	8005e5a <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	689b      	ldr	r3, [r3, #8]
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d103      	bne.n	8005e5a <HAL_SPI_TransmitReceive+0x68>
 8005e52:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005e56:	2b04      	cmp	r3, #4
 8005e58:	d003      	beq.n	8005e62 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8005e5a:	2302      	movs	r3, #2
 8005e5c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005e60:	e15b      	b.n	800611a <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005e62:	68bb      	ldr	r3, [r7, #8]
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d005      	beq.n	8005e74 <HAL_SPI_TransmitReceive+0x82>
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d002      	beq.n	8005e74 <HAL_SPI_TransmitReceive+0x82>
 8005e6e:	887b      	ldrh	r3, [r7, #2]
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d103      	bne.n	8005e7c <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8005e74:	2301      	movs	r3, #1
 8005e76:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005e7a:	e14e      	b.n	800611a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005e82:	b2db      	uxtb	r3, r3
 8005e84:	2b04      	cmp	r3, #4
 8005e86:	d003      	beq.n	8005e90 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	2205      	movs	r2, #5
 8005e8c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	2200      	movs	r2, #0
 8005e94:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	687a      	ldr	r2, [r7, #4]
 8005e9a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	887a      	ldrh	r2, [r7, #2]
 8005ea0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	887a      	ldrh	r2, [r7, #2]
 8005ea6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	68ba      	ldr	r2, [r7, #8]
 8005eac:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	887a      	ldrh	r2, [r7, #2]
 8005eb2:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	887a      	ldrh	r2, [r7, #2]
 8005eb8:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	2200      	movs	r2, #0
 8005ebe:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	2200      	movs	r2, #0
 8005ec4:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ed0:	2b40      	cmp	r3, #64	; 0x40
 8005ed2:	d007      	beq.n	8005ee4 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	681a      	ldr	r2, [r3, #0]
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005ee2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	68db      	ldr	r3, [r3, #12]
 8005ee8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005eec:	d178      	bne.n	8005fe0 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	685b      	ldr	r3, [r3, #4]
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d002      	beq.n	8005efc <HAL_SPI_TransmitReceive+0x10a>
 8005ef6:	8b7b      	ldrh	r3, [r7, #26]
 8005ef8:	2b01      	cmp	r3, #1
 8005efa:	d166      	bne.n	8005fca <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f00:	881a      	ldrh	r2, [r3, #0]
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f0c:	1c9a      	adds	r2, r3, #2
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005f16:	b29b      	uxth	r3, r3
 8005f18:	3b01      	subs	r3, #1
 8005f1a:	b29a      	uxth	r2, r3
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005f20:	e053      	b.n	8005fca <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	689b      	ldr	r3, [r3, #8]
 8005f28:	f003 0302 	and.w	r3, r3, #2
 8005f2c:	2b02      	cmp	r3, #2
 8005f2e:	d11b      	bne.n	8005f68 <HAL_SPI_TransmitReceive+0x176>
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005f34:	b29b      	uxth	r3, r3
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d016      	beq.n	8005f68 <HAL_SPI_TransmitReceive+0x176>
 8005f3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f3c:	2b01      	cmp	r3, #1
 8005f3e:	d113      	bne.n	8005f68 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f44:	881a      	ldrh	r2, [r3, #0]
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f50:	1c9a      	adds	r2, r3, #2
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005f5a:	b29b      	uxth	r3, r3
 8005f5c:	3b01      	subs	r3, #1
 8005f5e:	b29a      	uxth	r2, r3
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005f64:	2300      	movs	r3, #0
 8005f66:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	689b      	ldr	r3, [r3, #8]
 8005f6e:	f003 0301 	and.w	r3, r3, #1
 8005f72:	2b01      	cmp	r3, #1
 8005f74:	d119      	bne.n	8005faa <HAL_SPI_TransmitReceive+0x1b8>
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f7a:	b29b      	uxth	r3, r3
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d014      	beq.n	8005faa <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	68da      	ldr	r2, [r3, #12]
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f8a:	b292      	uxth	r2, r2
 8005f8c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f92:	1c9a      	adds	r2, r3, #2
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f9c:	b29b      	uxth	r3, r3
 8005f9e:	3b01      	subs	r3, #1
 8005fa0:	b29a      	uxth	r2, r3
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005fa6:	2301      	movs	r3, #1
 8005fa8:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005faa:	f7fc fa69 	bl	8002480 <HAL_GetTick>
 8005fae:	4602      	mov	r2, r0
 8005fb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fb2:	1ad3      	subs	r3, r2, r3
 8005fb4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005fb6:	429a      	cmp	r2, r3
 8005fb8:	d807      	bhi.n	8005fca <HAL_SPI_TransmitReceive+0x1d8>
 8005fba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005fbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fc0:	d003      	beq.n	8005fca <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8005fc2:	2303      	movs	r3, #3
 8005fc4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005fc8:	e0a7      	b.n	800611a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005fce:	b29b      	uxth	r3, r3
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d1a6      	bne.n	8005f22 <HAL_SPI_TransmitReceive+0x130>
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005fd8:	b29b      	uxth	r3, r3
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d1a1      	bne.n	8005f22 <HAL_SPI_TransmitReceive+0x130>
 8005fde:	e07c      	b.n	80060da <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	685b      	ldr	r3, [r3, #4]
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d002      	beq.n	8005fee <HAL_SPI_TransmitReceive+0x1fc>
 8005fe8:	8b7b      	ldrh	r3, [r7, #26]
 8005fea:	2b01      	cmp	r3, #1
 8005fec:	d16b      	bne.n	80060c6 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	330c      	adds	r3, #12
 8005ff8:	7812      	ldrb	r2, [r2, #0]
 8005ffa:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006000:	1c5a      	adds	r2, r3, #1
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800600a:	b29b      	uxth	r3, r3
 800600c:	3b01      	subs	r3, #1
 800600e:	b29a      	uxth	r2, r3
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006014:	e057      	b.n	80060c6 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	689b      	ldr	r3, [r3, #8]
 800601c:	f003 0302 	and.w	r3, r3, #2
 8006020:	2b02      	cmp	r3, #2
 8006022:	d11c      	bne.n	800605e <HAL_SPI_TransmitReceive+0x26c>
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006028:	b29b      	uxth	r3, r3
 800602a:	2b00      	cmp	r3, #0
 800602c:	d017      	beq.n	800605e <HAL_SPI_TransmitReceive+0x26c>
 800602e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006030:	2b01      	cmp	r3, #1
 8006032:	d114      	bne.n	800605e <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	330c      	adds	r3, #12
 800603e:	7812      	ldrb	r2, [r2, #0]
 8006040:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006046:	1c5a      	adds	r2, r3, #1
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006050:	b29b      	uxth	r3, r3
 8006052:	3b01      	subs	r3, #1
 8006054:	b29a      	uxth	r2, r3
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800605a:	2300      	movs	r3, #0
 800605c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	689b      	ldr	r3, [r3, #8]
 8006064:	f003 0301 	and.w	r3, r3, #1
 8006068:	2b01      	cmp	r3, #1
 800606a:	d119      	bne.n	80060a0 <HAL_SPI_TransmitReceive+0x2ae>
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006070:	b29b      	uxth	r3, r3
 8006072:	2b00      	cmp	r3, #0
 8006074:	d014      	beq.n	80060a0 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	68da      	ldr	r2, [r3, #12]
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006080:	b2d2      	uxtb	r2, r2
 8006082:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006088:	1c5a      	adds	r2, r3, #1
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006092:	b29b      	uxth	r3, r3
 8006094:	3b01      	subs	r3, #1
 8006096:	b29a      	uxth	r2, r3
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800609c:	2301      	movs	r3, #1
 800609e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80060a0:	f7fc f9ee 	bl	8002480 <HAL_GetTick>
 80060a4:	4602      	mov	r2, r0
 80060a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060a8:	1ad3      	subs	r3, r2, r3
 80060aa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80060ac:	429a      	cmp	r2, r3
 80060ae:	d803      	bhi.n	80060b8 <HAL_SPI_TransmitReceive+0x2c6>
 80060b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060b6:	d102      	bne.n	80060be <HAL_SPI_TransmitReceive+0x2cc>
 80060b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d103      	bne.n	80060c6 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80060be:	2303      	movs	r3, #3
 80060c0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80060c4:	e029      	b.n	800611a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80060ca:	b29b      	uxth	r3, r3
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d1a2      	bne.n	8006016 <HAL_SPI_TransmitReceive+0x224>
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80060d4:	b29b      	uxth	r3, r3
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d19d      	bne.n	8006016 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80060da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80060dc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80060de:	68f8      	ldr	r0, [r7, #12]
 80060e0:	f000 f8f8 	bl	80062d4 <SPI_EndRxTxTransaction>
 80060e4:	4603      	mov	r3, r0
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d006      	beq.n	80060f8 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80060ea:	2301      	movs	r3, #1
 80060ec:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	2220      	movs	r2, #32
 80060f4:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80060f6:	e010      	b.n	800611a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	689b      	ldr	r3, [r3, #8]
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d10b      	bne.n	8006118 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006100:	2300      	movs	r3, #0
 8006102:	617b      	str	r3, [r7, #20]
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	68db      	ldr	r3, [r3, #12]
 800610a:	617b      	str	r3, [r7, #20]
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	689b      	ldr	r3, [r3, #8]
 8006112:	617b      	str	r3, [r7, #20]
 8006114:	697b      	ldr	r3, [r7, #20]
 8006116:	e000      	b.n	800611a <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8006118:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	2201      	movs	r2, #1
 800611e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	2200      	movs	r2, #0
 8006126:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800612a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800612e:	4618      	mov	r0, r3
 8006130:	3730      	adds	r7, #48	; 0x30
 8006132:	46bd      	mov	sp, r7
 8006134:	bd80      	pop	{r7, pc}

08006136 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006136:	b580      	push	{r7, lr}
 8006138:	b084      	sub	sp, #16
 800613a:	af00      	add	r7, sp, #0
 800613c:	60f8      	str	r0, [r7, #12]
 800613e:	60b9      	str	r1, [r7, #8]
 8006140:	603b      	str	r3, [r7, #0]
 8006142:	4613      	mov	r3, r2
 8006144:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006146:	e04c      	b.n	80061e2 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006148:	683b      	ldr	r3, [r7, #0]
 800614a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800614e:	d048      	beq.n	80061e2 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8006150:	f7fc f996 	bl	8002480 <HAL_GetTick>
 8006154:	4602      	mov	r2, r0
 8006156:	69bb      	ldr	r3, [r7, #24]
 8006158:	1ad3      	subs	r3, r2, r3
 800615a:	683a      	ldr	r2, [r7, #0]
 800615c:	429a      	cmp	r2, r3
 800615e:	d902      	bls.n	8006166 <SPI_WaitFlagStateUntilTimeout+0x30>
 8006160:	683b      	ldr	r3, [r7, #0]
 8006162:	2b00      	cmp	r3, #0
 8006164:	d13d      	bne.n	80061e2 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	685a      	ldr	r2, [r3, #4]
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006174:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	685b      	ldr	r3, [r3, #4]
 800617a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800617e:	d111      	bne.n	80061a4 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	689b      	ldr	r3, [r3, #8]
 8006184:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006188:	d004      	beq.n	8006194 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	689b      	ldr	r3, [r3, #8]
 800618e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006192:	d107      	bne.n	80061a4 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	681a      	ldr	r2, [r3, #0]
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80061a2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061a8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80061ac:	d10f      	bne.n	80061ce <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	681a      	ldr	r2, [r3, #0]
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80061bc:	601a      	str	r2, [r3, #0]
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	681a      	ldr	r2, [r3, #0]
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80061cc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	2201      	movs	r2, #1
 80061d2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	2200      	movs	r2, #0
 80061da:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80061de:	2303      	movs	r3, #3
 80061e0:	e00f      	b.n	8006202 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	689a      	ldr	r2, [r3, #8]
 80061e8:	68bb      	ldr	r3, [r7, #8]
 80061ea:	4013      	ands	r3, r2
 80061ec:	68ba      	ldr	r2, [r7, #8]
 80061ee:	429a      	cmp	r2, r3
 80061f0:	bf0c      	ite	eq
 80061f2:	2301      	moveq	r3, #1
 80061f4:	2300      	movne	r3, #0
 80061f6:	b2db      	uxtb	r3, r3
 80061f8:	461a      	mov	r2, r3
 80061fa:	79fb      	ldrb	r3, [r7, #7]
 80061fc:	429a      	cmp	r2, r3
 80061fe:	d1a3      	bne.n	8006148 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8006200:	2300      	movs	r3, #0
}
 8006202:	4618      	mov	r0, r3
 8006204:	3710      	adds	r7, #16
 8006206:	46bd      	mov	sp, r7
 8006208:	bd80      	pop	{r7, pc}

0800620a <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800620a:	b580      	push	{r7, lr}
 800620c:	b086      	sub	sp, #24
 800620e:	af02      	add	r7, sp, #8
 8006210:	60f8      	str	r0, [r7, #12]
 8006212:	60b9      	str	r1, [r7, #8]
 8006214:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	685b      	ldr	r3, [r3, #4]
 800621a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800621e:	d111      	bne.n	8006244 <SPI_EndRxTransaction+0x3a>
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	689b      	ldr	r3, [r3, #8]
 8006224:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006228:	d004      	beq.n	8006234 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	689b      	ldr	r3, [r3, #8]
 800622e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006232:	d107      	bne.n	8006244 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	681a      	ldr	r2, [r3, #0]
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006242:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	685b      	ldr	r3, [r3, #4]
 8006248:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800624c:	d12a      	bne.n	80062a4 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	689b      	ldr	r3, [r3, #8]
 8006252:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006256:	d012      	beq.n	800627e <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	9300      	str	r3, [sp, #0]
 800625c:	68bb      	ldr	r3, [r7, #8]
 800625e:	2200      	movs	r2, #0
 8006260:	2180      	movs	r1, #128	; 0x80
 8006262:	68f8      	ldr	r0, [r7, #12]
 8006264:	f7ff ff67 	bl	8006136 <SPI_WaitFlagStateUntilTimeout>
 8006268:	4603      	mov	r3, r0
 800626a:	2b00      	cmp	r3, #0
 800626c:	d02d      	beq.n	80062ca <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006272:	f043 0220 	orr.w	r2, r3, #32
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800627a:	2303      	movs	r3, #3
 800627c:	e026      	b.n	80062cc <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	9300      	str	r3, [sp, #0]
 8006282:	68bb      	ldr	r3, [r7, #8]
 8006284:	2200      	movs	r2, #0
 8006286:	2101      	movs	r1, #1
 8006288:	68f8      	ldr	r0, [r7, #12]
 800628a:	f7ff ff54 	bl	8006136 <SPI_WaitFlagStateUntilTimeout>
 800628e:	4603      	mov	r3, r0
 8006290:	2b00      	cmp	r3, #0
 8006292:	d01a      	beq.n	80062ca <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006298:	f043 0220 	orr.w	r2, r3, #32
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80062a0:	2303      	movs	r3, #3
 80062a2:	e013      	b.n	80062cc <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	9300      	str	r3, [sp, #0]
 80062a8:	68bb      	ldr	r3, [r7, #8]
 80062aa:	2200      	movs	r2, #0
 80062ac:	2101      	movs	r1, #1
 80062ae:	68f8      	ldr	r0, [r7, #12]
 80062b0:	f7ff ff41 	bl	8006136 <SPI_WaitFlagStateUntilTimeout>
 80062b4:	4603      	mov	r3, r0
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d007      	beq.n	80062ca <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062be:	f043 0220 	orr.w	r2, r3, #32
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80062c6:	2303      	movs	r3, #3
 80062c8:	e000      	b.n	80062cc <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80062ca:	2300      	movs	r3, #0
}
 80062cc:	4618      	mov	r0, r3
 80062ce:	3710      	adds	r7, #16
 80062d0:	46bd      	mov	sp, r7
 80062d2:	bd80      	pop	{r7, pc}

080062d4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80062d4:	b580      	push	{r7, lr}
 80062d6:	b088      	sub	sp, #32
 80062d8:	af02      	add	r7, sp, #8
 80062da:	60f8      	str	r0, [r7, #12]
 80062dc:	60b9      	str	r1, [r7, #8]
 80062de:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80062e0:	4b1b      	ldr	r3, [pc, #108]	; (8006350 <SPI_EndRxTxTransaction+0x7c>)
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	4a1b      	ldr	r2, [pc, #108]	; (8006354 <SPI_EndRxTxTransaction+0x80>)
 80062e6:	fba2 2303 	umull	r2, r3, r2, r3
 80062ea:	0d5b      	lsrs	r3, r3, #21
 80062ec:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80062f0:	fb02 f303 	mul.w	r3, r2, r3
 80062f4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	685b      	ldr	r3, [r3, #4]
 80062fa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80062fe:	d112      	bne.n	8006326 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	9300      	str	r3, [sp, #0]
 8006304:	68bb      	ldr	r3, [r7, #8]
 8006306:	2200      	movs	r2, #0
 8006308:	2180      	movs	r1, #128	; 0x80
 800630a:	68f8      	ldr	r0, [r7, #12]
 800630c:	f7ff ff13 	bl	8006136 <SPI_WaitFlagStateUntilTimeout>
 8006310:	4603      	mov	r3, r0
 8006312:	2b00      	cmp	r3, #0
 8006314:	d016      	beq.n	8006344 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800631a:	f043 0220 	orr.w	r2, r3, #32
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006322:	2303      	movs	r3, #3
 8006324:	e00f      	b.n	8006346 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006326:	697b      	ldr	r3, [r7, #20]
 8006328:	2b00      	cmp	r3, #0
 800632a:	d00a      	beq.n	8006342 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800632c:	697b      	ldr	r3, [r7, #20]
 800632e:	3b01      	subs	r3, #1
 8006330:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	689b      	ldr	r3, [r3, #8]
 8006338:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800633c:	2b80      	cmp	r3, #128	; 0x80
 800633e:	d0f2      	beq.n	8006326 <SPI_EndRxTxTransaction+0x52>
 8006340:	e000      	b.n	8006344 <SPI_EndRxTxTransaction+0x70>
        break;
 8006342:	bf00      	nop
  }

  return HAL_OK;
 8006344:	2300      	movs	r3, #0
}
 8006346:	4618      	mov	r0, r3
 8006348:	3718      	adds	r7, #24
 800634a:	46bd      	mov	sp, r7
 800634c:	bd80      	pop	{r7, pc}
 800634e:	bf00      	nop
 8006350:	20000000 	.word	0x20000000
 8006354:	165e9f81 	.word	0x165e9f81

08006358 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006358:	b580      	push	{r7, lr}
 800635a:	b082      	sub	sp, #8
 800635c:	af00      	add	r7, sp, #0
 800635e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	2b00      	cmp	r3, #0
 8006364:	d101      	bne.n	800636a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006366:	2301      	movs	r3, #1
 8006368:	e01d      	b.n	80063a6 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006370:	b2db      	uxtb	r3, r3
 8006372:	2b00      	cmp	r3, #0
 8006374:	d106      	bne.n	8006384 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	2200      	movs	r2, #0
 800637a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800637e:	6878      	ldr	r0, [r7, #4]
 8006380:	f7fb fef0 	bl	8002164 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	2202      	movs	r2, #2
 8006388:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681a      	ldr	r2, [r3, #0]
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	3304      	adds	r3, #4
 8006394:	4619      	mov	r1, r3
 8006396:	4610      	mov	r0, r2
 8006398:	f000 fa26 	bl	80067e8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2201      	movs	r2, #1
 80063a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80063a4:	2300      	movs	r3, #0
}
 80063a6:	4618      	mov	r0, r3
 80063a8:	3708      	adds	r7, #8
 80063aa:	46bd      	mov	sp, r7
 80063ac:	bd80      	pop	{r7, pc}

080063ae <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80063ae:	b480      	push	{r7}
 80063b0:	b085      	sub	sp, #20
 80063b2:	af00      	add	r7, sp, #0
 80063b4:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	68da      	ldr	r2, [r3, #12]
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f042 0201 	orr.w	r2, r2, #1
 80063c4:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	689b      	ldr	r3, [r3, #8]
 80063cc:	f003 0307 	and.w	r3, r3, #7
 80063d0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	2b06      	cmp	r3, #6
 80063d6:	d007      	beq.n	80063e8 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	681a      	ldr	r2, [r3, #0]
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	f042 0201 	orr.w	r2, r2, #1
 80063e6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80063e8:	2300      	movs	r3, #0
}
 80063ea:	4618      	mov	r0, r3
 80063ec:	3714      	adds	r7, #20
 80063ee:	46bd      	mov	sp, r7
 80063f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f4:	4770      	bx	lr

080063f6 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80063f6:	b580      	push	{r7, lr}
 80063f8:	b086      	sub	sp, #24
 80063fa:	af00      	add	r7, sp, #0
 80063fc:	6078      	str	r0, [r7, #4]
 80063fe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	2b00      	cmp	r3, #0
 8006404:	d101      	bne.n	800640a <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8006406:	2301      	movs	r3, #1
 8006408:	e083      	b.n	8006512 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006410:	b2db      	uxtb	r3, r3
 8006412:	2b00      	cmp	r3, #0
 8006414:	d106      	bne.n	8006424 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	2200      	movs	r2, #0
 800641a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800641e:	6878      	ldr	r0, [r7, #4]
 8006420:	f7fb fe5a 	bl	80020d8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	2202      	movs	r2, #2
 8006428:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	689b      	ldr	r3, [r3, #8]
 8006432:	687a      	ldr	r2, [r7, #4]
 8006434:	6812      	ldr	r2, [r2, #0]
 8006436:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800643a:	f023 0307 	bic.w	r3, r3, #7
 800643e:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681a      	ldr	r2, [r3, #0]
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	3304      	adds	r3, #4
 8006448:	4619      	mov	r1, r3
 800644a:	4610      	mov	r0, r2
 800644c:	f000 f9cc 	bl	80067e8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	689b      	ldr	r3, [r3, #8]
 8006456:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	699b      	ldr	r3, [r3, #24]
 800645e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	6a1b      	ldr	r3, [r3, #32]
 8006466:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8006468:	683b      	ldr	r3, [r7, #0]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	697a      	ldr	r2, [r7, #20]
 800646e:	4313      	orrs	r3, r2
 8006470:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006472:	693b      	ldr	r3, [r7, #16]
 8006474:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006478:	f023 0303 	bic.w	r3, r3, #3
 800647c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800647e:	683b      	ldr	r3, [r7, #0]
 8006480:	689a      	ldr	r2, [r3, #8]
 8006482:	683b      	ldr	r3, [r7, #0]
 8006484:	699b      	ldr	r3, [r3, #24]
 8006486:	021b      	lsls	r3, r3, #8
 8006488:	4313      	orrs	r3, r2
 800648a:	693a      	ldr	r2, [r7, #16]
 800648c:	4313      	orrs	r3, r2
 800648e:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006490:	693b      	ldr	r3, [r7, #16]
 8006492:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8006496:	f023 030c 	bic.w	r3, r3, #12
 800649a:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800649c:	693b      	ldr	r3, [r7, #16]
 800649e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80064a2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80064a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80064a8:	683b      	ldr	r3, [r7, #0]
 80064aa:	68da      	ldr	r2, [r3, #12]
 80064ac:	683b      	ldr	r3, [r7, #0]
 80064ae:	69db      	ldr	r3, [r3, #28]
 80064b0:	021b      	lsls	r3, r3, #8
 80064b2:	4313      	orrs	r3, r2
 80064b4:	693a      	ldr	r2, [r7, #16]
 80064b6:	4313      	orrs	r3, r2
 80064b8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80064ba:	683b      	ldr	r3, [r7, #0]
 80064bc:	691b      	ldr	r3, [r3, #16]
 80064be:	011a      	lsls	r2, r3, #4
 80064c0:	683b      	ldr	r3, [r7, #0]
 80064c2:	6a1b      	ldr	r3, [r3, #32]
 80064c4:	031b      	lsls	r3, r3, #12
 80064c6:	4313      	orrs	r3, r2
 80064c8:	693a      	ldr	r2, [r7, #16]
 80064ca:	4313      	orrs	r3, r2
 80064cc:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80064d4:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80064dc:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80064de:	683b      	ldr	r3, [r7, #0]
 80064e0:	685a      	ldr	r2, [r3, #4]
 80064e2:	683b      	ldr	r3, [r7, #0]
 80064e4:	695b      	ldr	r3, [r3, #20]
 80064e6:	011b      	lsls	r3, r3, #4
 80064e8:	4313      	orrs	r3, r2
 80064ea:	68fa      	ldr	r2, [r7, #12]
 80064ec:	4313      	orrs	r3, r2
 80064ee:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	697a      	ldr	r2, [r7, #20]
 80064f6:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	693a      	ldr	r2, [r7, #16]
 80064fe:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	68fa      	ldr	r2, [r7, #12]
 8006506:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2201      	movs	r2, #1
 800650c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006510:	2300      	movs	r3, #0
}
 8006512:	4618      	mov	r0, r3
 8006514:	3718      	adds	r7, #24
 8006516:	46bd      	mov	sp, r7
 8006518:	bd80      	pop	{r7, pc}

0800651a <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800651a:	b580      	push	{r7, lr}
 800651c:	b082      	sub	sp, #8
 800651e:	af00      	add	r7, sp, #0
 8006520:	6078      	str	r0, [r7, #4]
 8006522:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 8006524:	683b      	ldr	r3, [r7, #0]
 8006526:	2b00      	cmp	r3, #0
 8006528:	d002      	beq.n	8006530 <HAL_TIM_Encoder_Start+0x16>
 800652a:	2b04      	cmp	r3, #4
 800652c:	d008      	beq.n	8006540 <HAL_TIM_Encoder_Start+0x26>
 800652e:	e00f      	b.n	8006550 <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	2201      	movs	r2, #1
 8006536:	2100      	movs	r1, #0
 8006538:	4618      	mov	r0, r3
 800653a:	f000 f9f5 	bl	8006928 <TIM_CCxChannelCmd>
      break;
 800653e:	e016      	b.n	800656e <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	2201      	movs	r2, #1
 8006546:	2104      	movs	r1, #4
 8006548:	4618      	mov	r0, r3
 800654a:	f000 f9ed 	bl	8006928 <TIM_CCxChannelCmd>
      break;
 800654e:	e00e      	b.n	800656e <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	2201      	movs	r2, #1
 8006556:	2100      	movs	r1, #0
 8006558:	4618      	mov	r0, r3
 800655a:	f000 f9e5 	bl	8006928 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	2201      	movs	r2, #1
 8006564:	2104      	movs	r1, #4
 8006566:	4618      	mov	r0, r3
 8006568:	f000 f9de 	bl	8006928 <TIM_CCxChannelCmd>
      break;
 800656c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	681a      	ldr	r2, [r3, #0]
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	f042 0201 	orr.w	r2, r2, #1
 800657c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800657e:	2300      	movs	r3, #0
}
 8006580:	4618      	mov	r0, r3
 8006582:	3708      	adds	r7, #8
 8006584:	46bd      	mov	sp, r7
 8006586:	bd80      	pop	{r7, pc}

08006588 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006588:	b580      	push	{r7, lr}
 800658a:	b082      	sub	sp, #8
 800658c:	af00      	add	r7, sp, #0
 800658e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	691b      	ldr	r3, [r3, #16]
 8006596:	f003 0302 	and.w	r3, r3, #2
 800659a:	2b02      	cmp	r3, #2
 800659c:	d122      	bne.n	80065e4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	68db      	ldr	r3, [r3, #12]
 80065a4:	f003 0302 	and.w	r3, r3, #2
 80065a8:	2b02      	cmp	r3, #2
 80065aa:	d11b      	bne.n	80065e4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	f06f 0202 	mvn.w	r2, #2
 80065b4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	2201      	movs	r2, #1
 80065ba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	699b      	ldr	r3, [r3, #24]
 80065c2:	f003 0303 	and.w	r3, r3, #3
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d003      	beq.n	80065d2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80065ca:	6878      	ldr	r0, [r7, #4]
 80065cc:	f000 f8ee 	bl	80067ac <HAL_TIM_IC_CaptureCallback>
 80065d0:	e005      	b.n	80065de <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80065d2:	6878      	ldr	r0, [r7, #4]
 80065d4:	f000 f8e0 	bl	8006798 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80065d8:	6878      	ldr	r0, [r7, #4]
 80065da:	f000 f8f1 	bl	80067c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	2200      	movs	r2, #0
 80065e2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	691b      	ldr	r3, [r3, #16]
 80065ea:	f003 0304 	and.w	r3, r3, #4
 80065ee:	2b04      	cmp	r3, #4
 80065f0:	d122      	bne.n	8006638 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	68db      	ldr	r3, [r3, #12]
 80065f8:	f003 0304 	and.w	r3, r3, #4
 80065fc:	2b04      	cmp	r3, #4
 80065fe:	d11b      	bne.n	8006638 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	f06f 0204 	mvn.w	r2, #4
 8006608:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	2202      	movs	r2, #2
 800660e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	699b      	ldr	r3, [r3, #24]
 8006616:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800661a:	2b00      	cmp	r3, #0
 800661c:	d003      	beq.n	8006626 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800661e:	6878      	ldr	r0, [r7, #4]
 8006620:	f000 f8c4 	bl	80067ac <HAL_TIM_IC_CaptureCallback>
 8006624:	e005      	b.n	8006632 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006626:	6878      	ldr	r0, [r7, #4]
 8006628:	f000 f8b6 	bl	8006798 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800662c:	6878      	ldr	r0, [r7, #4]
 800662e:	f000 f8c7 	bl	80067c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	2200      	movs	r2, #0
 8006636:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	691b      	ldr	r3, [r3, #16]
 800663e:	f003 0308 	and.w	r3, r3, #8
 8006642:	2b08      	cmp	r3, #8
 8006644:	d122      	bne.n	800668c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	68db      	ldr	r3, [r3, #12]
 800664c:	f003 0308 	and.w	r3, r3, #8
 8006650:	2b08      	cmp	r3, #8
 8006652:	d11b      	bne.n	800668c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	f06f 0208 	mvn.w	r2, #8
 800665c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	2204      	movs	r2, #4
 8006662:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	69db      	ldr	r3, [r3, #28]
 800666a:	f003 0303 	and.w	r3, r3, #3
 800666e:	2b00      	cmp	r3, #0
 8006670:	d003      	beq.n	800667a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006672:	6878      	ldr	r0, [r7, #4]
 8006674:	f000 f89a 	bl	80067ac <HAL_TIM_IC_CaptureCallback>
 8006678:	e005      	b.n	8006686 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800667a:	6878      	ldr	r0, [r7, #4]
 800667c:	f000 f88c 	bl	8006798 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006680:	6878      	ldr	r0, [r7, #4]
 8006682:	f000 f89d 	bl	80067c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	2200      	movs	r2, #0
 800668a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	691b      	ldr	r3, [r3, #16]
 8006692:	f003 0310 	and.w	r3, r3, #16
 8006696:	2b10      	cmp	r3, #16
 8006698:	d122      	bne.n	80066e0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	68db      	ldr	r3, [r3, #12]
 80066a0:	f003 0310 	and.w	r3, r3, #16
 80066a4:	2b10      	cmp	r3, #16
 80066a6:	d11b      	bne.n	80066e0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	f06f 0210 	mvn.w	r2, #16
 80066b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	2208      	movs	r2, #8
 80066b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	69db      	ldr	r3, [r3, #28]
 80066be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d003      	beq.n	80066ce <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80066c6:	6878      	ldr	r0, [r7, #4]
 80066c8:	f000 f870 	bl	80067ac <HAL_TIM_IC_CaptureCallback>
 80066cc:	e005      	b.n	80066da <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80066ce:	6878      	ldr	r0, [r7, #4]
 80066d0:	f000 f862 	bl	8006798 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80066d4:	6878      	ldr	r0, [r7, #4]
 80066d6:	f000 f873 	bl	80067c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	2200      	movs	r2, #0
 80066de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	691b      	ldr	r3, [r3, #16]
 80066e6:	f003 0301 	and.w	r3, r3, #1
 80066ea:	2b01      	cmp	r3, #1
 80066ec:	d10e      	bne.n	800670c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	68db      	ldr	r3, [r3, #12]
 80066f4:	f003 0301 	and.w	r3, r3, #1
 80066f8:	2b01      	cmp	r3, #1
 80066fa:	d107      	bne.n	800670c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	f06f 0201 	mvn.w	r2, #1
 8006704:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006706:	6878      	ldr	r0, [r7, #4]
 8006708:	f7fa feee 	bl	80014e8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	691b      	ldr	r3, [r3, #16]
 8006712:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006716:	2b80      	cmp	r3, #128	; 0x80
 8006718:	d10e      	bne.n	8006738 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	68db      	ldr	r3, [r3, #12]
 8006720:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006724:	2b80      	cmp	r3, #128	; 0x80
 8006726:	d107      	bne.n	8006738 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006730:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006732:	6878      	ldr	r0, [r7, #4]
 8006734:	f000 f9a4 	bl	8006a80 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	691b      	ldr	r3, [r3, #16]
 800673e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006742:	2b40      	cmp	r3, #64	; 0x40
 8006744:	d10e      	bne.n	8006764 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	68db      	ldr	r3, [r3, #12]
 800674c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006750:	2b40      	cmp	r3, #64	; 0x40
 8006752:	d107      	bne.n	8006764 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800675c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800675e:	6878      	ldr	r0, [r7, #4]
 8006760:	f000 f838 	bl	80067d4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	691b      	ldr	r3, [r3, #16]
 800676a:	f003 0320 	and.w	r3, r3, #32
 800676e:	2b20      	cmp	r3, #32
 8006770:	d10e      	bne.n	8006790 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	68db      	ldr	r3, [r3, #12]
 8006778:	f003 0320 	and.w	r3, r3, #32
 800677c:	2b20      	cmp	r3, #32
 800677e:	d107      	bne.n	8006790 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	f06f 0220 	mvn.w	r2, #32
 8006788:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800678a:	6878      	ldr	r0, [r7, #4]
 800678c:	f000 f96e 	bl	8006a6c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006790:	bf00      	nop
 8006792:	3708      	adds	r7, #8
 8006794:	46bd      	mov	sp, r7
 8006796:	bd80      	pop	{r7, pc}

08006798 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006798:	b480      	push	{r7}
 800679a:	b083      	sub	sp, #12
 800679c:	af00      	add	r7, sp, #0
 800679e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80067a0:	bf00      	nop
 80067a2:	370c      	adds	r7, #12
 80067a4:	46bd      	mov	sp, r7
 80067a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067aa:	4770      	bx	lr

080067ac <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80067ac:	b480      	push	{r7}
 80067ae:	b083      	sub	sp, #12
 80067b0:	af00      	add	r7, sp, #0
 80067b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80067b4:	bf00      	nop
 80067b6:	370c      	adds	r7, #12
 80067b8:	46bd      	mov	sp, r7
 80067ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067be:	4770      	bx	lr

080067c0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80067c0:	b480      	push	{r7}
 80067c2:	b083      	sub	sp, #12
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80067c8:	bf00      	nop
 80067ca:	370c      	adds	r7, #12
 80067cc:	46bd      	mov	sp, r7
 80067ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d2:	4770      	bx	lr

080067d4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80067d4:	b480      	push	{r7}
 80067d6:	b083      	sub	sp, #12
 80067d8:	af00      	add	r7, sp, #0
 80067da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80067dc:	bf00      	nop
 80067de:	370c      	adds	r7, #12
 80067e0:	46bd      	mov	sp, r7
 80067e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e6:	4770      	bx	lr

080067e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80067e8:	b480      	push	{r7}
 80067ea:	b085      	sub	sp, #20
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	6078      	str	r0, [r7, #4]
 80067f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	4a40      	ldr	r2, [pc, #256]	; (80068fc <TIM_Base_SetConfig+0x114>)
 80067fc:	4293      	cmp	r3, r2
 80067fe:	d013      	beq.n	8006828 <TIM_Base_SetConfig+0x40>
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006806:	d00f      	beq.n	8006828 <TIM_Base_SetConfig+0x40>
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	4a3d      	ldr	r2, [pc, #244]	; (8006900 <TIM_Base_SetConfig+0x118>)
 800680c:	4293      	cmp	r3, r2
 800680e:	d00b      	beq.n	8006828 <TIM_Base_SetConfig+0x40>
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	4a3c      	ldr	r2, [pc, #240]	; (8006904 <TIM_Base_SetConfig+0x11c>)
 8006814:	4293      	cmp	r3, r2
 8006816:	d007      	beq.n	8006828 <TIM_Base_SetConfig+0x40>
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	4a3b      	ldr	r2, [pc, #236]	; (8006908 <TIM_Base_SetConfig+0x120>)
 800681c:	4293      	cmp	r3, r2
 800681e:	d003      	beq.n	8006828 <TIM_Base_SetConfig+0x40>
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	4a3a      	ldr	r2, [pc, #232]	; (800690c <TIM_Base_SetConfig+0x124>)
 8006824:	4293      	cmp	r3, r2
 8006826:	d108      	bne.n	800683a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800682e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006830:	683b      	ldr	r3, [r7, #0]
 8006832:	685b      	ldr	r3, [r3, #4]
 8006834:	68fa      	ldr	r2, [r7, #12]
 8006836:	4313      	orrs	r3, r2
 8006838:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	4a2f      	ldr	r2, [pc, #188]	; (80068fc <TIM_Base_SetConfig+0x114>)
 800683e:	4293      	cmp	r3, r2
 8006840:	d02b      	beq.n	800689a <TIM_Base_SetConfig+0xb2>
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006848:	d027      	beq.n	800689a <TIM_Base_SetConfig+0xb2>
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	4a2c      	ldr	r2, [pc, #176]	; (8006900 <TIM_Base_SetConfig+0x118>)
 800684e:	4293      	cmp	r3, r2
 8006850:	d023      	beq.n	800689a <TIM_Base_SetConfig+0xb2>
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	4a2b      	ldr	r2, [pc, #172]	; (8006904 <TIM_Base_SetConfig+0x11c>)
 8006856:	4293      	cmp	r3, r2
 8006858:	d01f      	beq.n	800689a <TIM_Base_SetConfig+0xb2>
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	4a2a      	ldr	r2, [pc, #168]	; (8006908 <TIM_Base_SetConfig+0x120>)
 800685e:	4293      	cmp	r3, r2
 8006860:	d01b      	beq.n	800689a <TIM_Base_SetConfig+0xb2>
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	4a29      	ldr	r2, [pc, #164]	; (800690c <TIM_Base_SetConfig+0x124>)
 8006866:	4293      	cmp	r3, r2
 8006868:	d017      	beq.n	800689a <TIM_Base_SetConfig+0xb2>
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	4a28      	ldr	r2, [pc, #160]	; (8006910 <TIM_Base_SetConfig+0x128>)
 800686e:	4293      	cmp	r3, r2
 8006870:	d013      	beq.n	800689a <TIM_Base_SetConfig+0xb2>
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	4a27      	ldr	r2, [pc, #156]	; (8006914 <TIM_Base_SetConfig+0x12c>)
 8006876:	4293      	cmp	r3, r2
 8006878:	d00f      	beq.n	800689a <TIM_Base_SetConfig+0xb2>
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	4a26      	ldr	r2, [pc, #152]	; (8006918 <TIM_Base_SetConfig+0x130>)
 800687e:	4293      	cmp	r3, r2
 8006880:	d00b      	beq.n	800689a <TIM_Base_SetConfig+0xb2>
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	4a25      	ldr	r2, [pc, #148]	; (800691c <TIM_Base_SetConfig+0x134>)
 8006886:	4293      	cmp	r3, r2
 8006888:	d007      	beq.n	800689a <TIM_Base_SetConfig+0xb2>
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	4a24      	ldr	r2, [pc, #144]	; (8006920 <TIM_Base_SetConfig+0x138>)
 800688e:	4293      	cmp	r3, r2
 8006890:	d003      	beq.n	800689a <TIM_Base_SetConfig+0xb2>
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	4a23      	ldr	r2, [pc, #140]	; (8006924 <TIM_Base_SetConfig+0x13c>)
 8006896:	4293      	cmp	r3, r2
 8006898:	d108      	bne.n	80068ac <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80068a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80068a2:	683b      	ldr	r3, [r7, #0]
 80068a4:	68db      	ldr	r3, [r3, #12]
 80068a6:	68fa      	ldr	r2, [r7, #12]
 80068a8:	4313      	orrs	r3, r2
 80068aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80068b2:	683b      	ldr	r3, [r7, #0]
 80068b4:	695b      	ldr	r3, [r3, #20]
 80068b6:	4313      	orrs	r3, r2
 80068b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	68fa      	ldr	r2, [r7, #12]
 80068be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80068c0:	683b      	ldr	r3, [r7, #0]
 80068c2:	689a      	ldr	r2, [r3, #8]
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80068c8:	683b      	ldr	r3, [r7, #0]
 80068ca:	681a      	ldr	r2, [r3, #0]
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	4a0a      	ldr	r2, [pc, #40]	; (80068fc <TIM_Base_SetConfig+0x114>)
 80068d4:	4293      	cmp	r3, r2
 80068d6:	d003      	beq.n	80068e0 <TIM_Base_SetConfig+0xf8>
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	4a0c      	ldr	r2, [pc, #48]	; (800690c <TIM_Base_SetConfig+0x124>)
 80068dc:	4293      	cmp	r3, r2
 80068de:	d103      	bne.n	80068e8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80068e0:	683b      	ldr	r3, [r7, #0]
 80068e2:	691a      	ldr	r2, [r3, #16]
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2201      	movs	r2, #1
 80068ec:	615a      	str	r2, [r3, #20]
}
 80068ee:	bf00      	nop
 80068f0:	3714      	adds	r7, #20
 80068f2:	46bd      	mov	sp, r7
 80068f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f8:	4770      	bx	lr
 80068fa:	bf00      	nop
 80068fc:	40010000 	.word	0x40010000
 8006900:	40000400 	.word	0x40000400
 8006904:	40000800 	.word	0x40000800
 8006908:	40000c00 	.word	0x40000c00
 800690c:	40010400 	.word	0x40010400
 8006910:	40014000 	.word	0x40014000
 8006914:	40014400 	.word	0x40014400
 8006918:	40014800 	.word	0x40014800
 800691c:	40001800 	.word	0x40001800
 8006920:	40001c00 	.word	0x40001c00
 8006924:	40002000 	.word	0x40002000

08006928 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006928:	b480      	push	{r7}
 800692a:	b087      	sub	sp, #28
 800692c:	af00      	add	r7, sp, #0
 800692e:	60f8      	str	r0, [r7, #12]
 8006930:	60b9      	str	r1, [r7, #8]
 8006932:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006934:	68bb      	ldr	r3, [r7, #8]
 8006936:	f003 031f 	and.w	r3, r3, #31
 800693a:	2201      	movs	r2, #1
 800693c:	fa02 f303 	lsl.w	r3, r2, r3
 8006940:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	6a1a      	ldr	r2, [r3, #32]
 8006946:	697b      	ldr	r3, [r7, #20]
 8006948:	43db      	mvns	r3, r3
 800694a:	401a      	ands	r2, r3
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	6a1a      	ldr	r2, [r3, #32]
 8006954:	68bb      	ldr	r3, [r7, #8]
 8006956:	f003 031f 	and.w	r3, r3, #31
 800695a:	6879      	ldr	r1, [r7, #4]
 800695c:	fa01 f303 	lsl.w	r3, r1, r3
 8006960:	431a      	orrs	r2, r3
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	621a      	str	r2, [r3, #32]
}
 8006966:	bf00      	nop
 8006968:	371c      	adds	r7, #28
 800696a:	46bd      	mov	sp, r7
 800696c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006970:	4770      	bx	lr
	...

08006974 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006974:	b480      	push	{r7}
 8006976:	b085      	sub	sp, #20
 8006978:	af00      	add	r7, sp, #0
 800697a:	6078      	str	r0, [r7, #4]
 800697c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006984:	2b01      	cmp	r3, #1
 8006986:	d101      	bne.n	800698c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006988:	2302      	movs	r3, #2
 800698a:	e05a      	b.n	8006a42 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	2201      	movs	r2, #1
 8006990:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	2202      	movs	r2, #2
 8006998:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	685b      	ldr	r3, [r3, #4]
 80069a2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	689b      	ldr	r3, [r3, #8]
 80069aa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80069b2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80069b4:	683b      	ldr	r3, [r7, #0]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	68fa      	ldr	r2, [r7, #12]
 80069ba:	4313      	orrs	r3, r2
 80069bc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	68fa      	ldr	r2, [r7, #12]
 80069c4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	4a21      	ldr	r2, [pc, #132]	; (8006a50 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80069cc:	4293      	cmp	r3, r2
 80069ce:	d022      	beq.n	8006a16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80069d8:	d01d      	beq.n	8006a16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	4a1d      	ldr	r2, [pc, #116]	; (8006a54 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80069e0:	4293      	cmp	r3, r2
 80069e2:	d018      	beq.n	8006a16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	4a1b      	ldr	r2, [pc, #108]	; (8006a58 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80069ea:	4293      	cmp	r3, r2
 80069ec:	d013      	beq.n	8006a16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	4a1a      	ldr	r2, [pc, #104]	; (8006a5c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80069f4:	4293      	cmp	r3, r2
 80069f6:	d00e      	beq.n	8006a16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	4a18      	ldr	r2, [pc, #96]	; (8006a60 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80069fe:	4293      	cmp	r3, r2
 8006a00:	d009      	beq.n	8006a16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	4a17      	ldr	r2, [pc, #92]	; (8006a64 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006a08:	4293      	cmp	r3, r2
 8006a0a:	d004      	beq.n	8006a16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	4a15      	ldr	r2, [pc, #84]	; (8006a68 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006a12:	4293      	cmp	r3, r2
 8006a14:	d10c      	bne.n	8006a30 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006a16:	68bb      	ldr	r3, [r7, #8]
 8006a18:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006a1c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006a1e:	683b      	ldr	r3, [r7, #0]
 8006a20:	685b      	ldr	r3, [r3, #4]
 8006a22:	68ba      	ldr	r2, [r7, #8]
 8006a24:	4313      	orrs	r3, r2
 8006a26:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	68ba      	ldr	r2, [r7, #8]
 8006a2e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2201      	movs	r2, #1
 8006a34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	2200      	movs	r2, #0
 8006a3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006a40:	2300      	movs	r3, #0
}
 8006a42:	4618      	mov	r0, r3
 8006a44:	3714      	adds	r7, #20
 8006a46:	46bd      	mov	sp, r7
 8006a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a4c:	4770      	bx	lr
 8006a4e:	bf00      	nop
 8006a50:	40010000 	.word	0x40010000
 8006a54:	40000400 	.word	0x40000400
 8006a58:	40000800 	.word	0x40000800
 8006a5c:	40000c00 	.word	0x40000c00
 8006a60:	40010400 	.word	0x40010400
 8006a64:	40014000 	.word	0x40014000
 8006a68:	40001800 	.word	0x40001800

08006a6c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006a6c:	b480      	push	{r7}
 8006a6e:	b083      	sub	sp, #12
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006a74:	bf00      	nop
 8006a76:	370c      	adds	r7, #12
 8006a78:	46bd      	mov	sp, r7
 8006a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a7e:	4770      	bx	lr

08006a80 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006a80:	b480      	push	{r7}
 8006a82:	b083      	sub	sp, #12
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006a88:	bf00      	nop
 8006a8a:	370c      	adds	r7, #12
 8006a8c:	46bd      	mov	sp, r7
 8006a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a92:	4770      	bx	lr

08006a94 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8006a94:	b084      	sub	sp, #16
 8006a96:	b480      	push	{r7}
 8006a98:	b085      	sub	sp, #20
 8006a9a:	af00      	add	r7, sp, #0
 8006a9c:	6078      	str	r0, [r7, #4]
 8006a9e:	f107 001c 	add.w	r0, r7, #28
 8006aa2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8006aa6:	2300      	movs	r3, #0
 8006aa8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8006aaa:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8006aac:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8006aae:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8006ab0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 8006ab2:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8006ab4:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 8006ab6:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8006ab8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 8006aba:	431a      	orrs	r2, r3
             Init.ClockDiv
 8006abc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 8006abe:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8006ac0:	68fa      	ldr	r2, [r7, #12]
 8006ac2:	4313      	orrs	r3, r2
 8006ac4:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	685b      	ldr	r3, [r3, #4]
 8006aca:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 8006ace:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8006ad2:	68fa      	ldr	r2, [r7, #12]
 8006ad4:	431a      	orrs	r2, r3
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8006ada:	2300      	movs	r3, #0
}
 8006adc:	4618      	mov	r0, r3
 8006ade:	3714      	adds	r7, #20
 8006ae0:	46bd      	mov	sp, r7
 8006ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae6:	b004      	add	sp, #16
 8006ae8:	4770      	bx	lr

08006aea <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 8006aea:	b480      	push	{r7}
 8006aec:	b083      	sub	sp, #12
 8006aee:	af00      	add	r7, sp, #0
 8006af0:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8006af8:	4618      	mov	r0, r3
 8006afa:	370c      	adds	r7, #12
 8006afc:	46bd      	mov	sp, r7
 8006afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b02:	4770      	bx	lr

08006b04 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8006b04:	b480      	push	{r7}
 8006b06:	b083      	sub	sp, #12
 8006b08:	af00      	add	r7, sp, #0
 8006b0a:	6078      	str	r0, [r7, #4]
 8006b0c:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 8006b0e:	683b      	ldr	r3, [r7, #0]
 8006b10:	681a      	ldr	r2, [r3, #0]
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006b18:	2300      	movs	r3, #0
}
 8006b1a:	4618      	mov	r0, r3
 8006b1c:	370c      	adds	r7, #12
 8006b1e:	46bd      	mov	sp, r7
 8006b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b24:	4770      	bx	lr

08006b26 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 8006b26:	b580      	push	{r7, lr}
 8006b28:	b082      	sub	sp, #8
 8006b2a:	af00      	add	r7, sp, #0
 8006b2c:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	2203      	movs	r2, #3
 8006b32:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 8006b34:	2002      	movs	r0, #2
 8006b36:	f7fb fcaf 	bl	8002498 <HAL_Delay>
  
  return HAL_OK;
 8006b3a:	2300      	movs	r3, #0
}
 8006b3c:	4618      	mov	r0, r3
 8006b3e:	3708      	adds	r7, #8
 8006b40:	46bd      	mov	sp, r7
 8006b42:	bd80      	pop	{r7, pc}

08006b44 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 8006b44:	b480      	push	{r7}
 8006b46:	b083      	sub	sp, #12
 8006b48:	af00      	add	r7, sp, #0
 8006b4a:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	f003 0303 	and.w	r3, r3, #3
}
 8006b54:	4618      	mov	r0, r3
 8006b56:	370c      	adds	r7, #12
 8006b58:	46bd      	mov	sp, r7
 8006b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b5e:	4770      	bx	lr

08006b60 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 8006b60:	b480      	push	{r7}
 8006b62:	b085      	sub	sp, #20
 8006b64:	af00      	add	r7, sp, #0
 8006b66:	6078      	str	r0, [r7, #4]
 8006b68:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8006b6a:	2300      	movs	r3, #0
 8006b6c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8006b6e:	683b      	ldr	r3, [r7, #0]
 8006b70:	681a      	ldr	r2, [r3, #0]
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8006b76:	683b      	ldr	r3, [r7, #0]
 8006b78:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8006b7a:	683b      	ldr	r3, [r7, #0]
 8006b7c:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8006b7e:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8006b80:	683b      	ldr	r3, [r7, #0]
 8006b82:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8006b84:	431a      	orrs	r2, r3
                       Command->CPSM);
 8006b86:	683b      	ldr	r3, [r7, #0]
 8006b88:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8006b8a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8006b8c:	68fa      	ldr	r2, [r7, #12]
 8006b8e:	4313      	orrs	r3, r2
 8006b90:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	68db      	ldr	r3, [r3, #12]
 8006b96:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8006b9a:	f023 030f 	bic.w	r3, r3, #15
 8006b9e:	68fa      	ldr	r2, [r7, #12]
 8006ba0:	431a      	orrs	r2, r3
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8006ba6:	2300      	movs	r3, #0
}
 8006ba8:	4618      	mov	r0, r3
 8006baa:	3714      	adds	r7, #20
 8006bac:	46bd      	mov	sp, r7
 8006bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb2:	4770      	bx	lr

08006bb4 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 8006bb4:	b480      	push	{r7}
 8006bb6:	b083      	sub	sp, #12
 8006bb8:	af00      	add	r7, sp, #0
 8006bba:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	691b      	ldr	r3, [r3, #16]
 8006bc0:	b2db      	uxtb	r3, r3
}
 8006bc2:	4618      	mov	r0, r3
 8006bc4:	370c      	adds	r7, #12
 8006bc6:	46bd      	mov	sp, r7
 8006bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bcc:	4770      	bx	lr

08006bce <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8006bce:	b480      	push	{r7}
 8006bd0:	b085      	sub	sp, #20
 8006bd2:	af00      	add	r7, sp, #0
 8006bd4:	6078      	str	r0, [r7, #4]
 8006bd6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	3314      	adds	r3, #20
 8006bdc:	461a      	mov	r2, r3
 8006bde:	683b      	ldr	r3, [r7, #0]
 8006be0:	4413      	add	r3, r2
 8006be2:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	681b      	ldr	r3, [r3, #0]
}  
 8006be8:	4618      	mov	r0, r3
 8006bea:	3714      	adds	r7, #20
 8006bec:	46bd      	mov	sp, r7
 8006bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf2:	4770      	bx	lr

08006bf4 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 8006bf4:	b480      	push	{r7}
 8006bf6:	b085      	sub	sp, #20
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	6078      	str	r0, [r7, #4]
 8006bfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8006bfe:	2300      	movs	r3, #0
 8006c00:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8006c02:	683b      	ldr	r3, [r7, #0]
 8006c04:	681a      	ldr	r2, [r3, #0]
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 8006c0a:	683b      	ldr	r3, [r7, #0]
 8006c0c:	685a      	ldr	r2, [r3, #4]
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8006c12:	683b      	ldr	r3, [r7, #0]
 8006c14:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8006c16:	683b      	ldr	r3, [r7, #0]
 8006c18:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8006c1a:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8006c1c:	683b      	ldr	r3, [r7, #0]
 8006c1e:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8006c20:	431a      	orrs	r2, r3
                       Data->DPSM);
 8006c22:	683b      	ldr	r3, [r7, #0]
 8006c24:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8006c26:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8006c28:	68fa      	ldr	r2, [r7, #12]
 8006c2a:	4313      	orrs	r3, r2
 8006c2c:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c32:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	431a      	orrs	r2, r3
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8006c3e:	2300      	movs	r3, #0

}
 8006c40:	4618      	mov	r0, r3
 8006c42:	3714      	adds	r7, #20
 8006c44:	46bd      	mov	sp, r7
 8006c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c4a:	4770      	bx	lr

08006c4c <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8006c4c:	b580      	push	{r7, lr}
 8006c4e:	b088      	sub	sp, #32
 8006c50:	af00      	add	r7, sp, #0
 8006c52:	6078      	str	r0, [r7, #4]
 8006c54:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8006c56:	683b      	ldr	r3, [r7, #0]
 8006c58:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8006c5a:	2310      	movs	r3, #16
 8006c5c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006c5e:	2340      	movs	r3, #64	; 0x40
 8006c60:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006c62:	2300      	movs	r3, #0
 8006c64:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006c66:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006c6a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006c6c:	f107 0308 	add.w	r3, r7, #8
 8006c70:	4619      	mov	r1, r3
 8006c72:	6878      	ldr	r0, [r7, #4]
 8006c74:	f7ff ff74 	bl	8006b60 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8006c78:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c7c:	2110      	movs	r1, #16
 8006c7e:	6878      	ldr	r0, [r7, #4]
 8006c80:	f000 fa40 	bl	8007104 <SDMMC_GetCmdResp1>
 8006c84:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006c86:	69fb      	ldr	r3, [r7, #28]
}
 8006c88:	4618      	mov	r0, r3
 8006c8a:	3720      	adds	r7, #32
 8006c8c:	46bd      	mov	sp, r7
 8006c8e:	bd80      	pop	{r7, pc}

08006c90 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8006c90:	b580      	push	{r7, lr}
 8006c92:	b088      	sub	sp, #32
 8006c94:	af00      	add	r7, sp, #0
 8006c96:	6078      	str	r0, [r7, #4]
 8006c98:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8006c9a:	683b      	ldr	r3, [r7, #0]
 8006c9c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8006c9e:	2311      	movs	r3, #17
 8006ca0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006ca2:	2340      	movs	r3, #64	; 0x40
 8006ca4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006ca6:	2300      	movs	r3, #0
 8006ca8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006caa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006cae:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006cb0:	f107 0308 	add.w	r3, r7, #8
 8006cb4:	4619      	mov	r1, r3
 8006cb6:	6878      	ldr	r0, [r7, #4]
 8006cb8:	f7ff ff52 	bl	8006b60 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8006cbc:	f241 3288 	movw	r2, #5000	; 0x1388
 8006cc0:	2111      	movs	r1, #17
 8006cc2:	6878      	ldr	r0, [r7, #4]
 8006cc4:	f000 fa1e 	bl	8007104 <SDMMC_GetCmdResp1>
 8006cc8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006cca:	69fb      	ldr	r3, [r7, #28]
}
 8006ccc:	4618      	mov	r0, r3
 8006cce:	3720      	adds	r7, #32
 8006cd0:	46bd      	mov	sp, r7
 8006cd2:	bd80      	pop	{r7, pc}

08006cd4 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8006cd4:	b580      	push	{r7, lr}
 8006cd6:	b088      	sub	sp, #32
 8006cd8:	af00      	add	r7, sp, #0
 8006cda:	6078      	str	r0, [r7, #4]
 8006cdc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8006cde:	683b      	ldr	r3, [r7, #0]
 8006ce0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8006ce2:	2312      	movs	r3, #18
 8006ce4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006ce6:	2340      	movs	r3, #64	; 0x40
 8006ce8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006cea:	2300      	movs	r3, #0
 8006cec:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006cee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006cf2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006cf4:	f107 0308 	add.w	r3, r7, #8
 8006cf8:	4619      	mov	r1, r3
 8006cfa:	6878      	ldr	r0, [r7, #4]
 8006cfc:	f7ff ff30 	bl	8006b60 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8006d00:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d04:	2112      	movs	r1, #18
 8006d06:	6878      	ldr	r0, [r7, #4]
 8006d08:	f000 f9fc 	bl	8007104 <SDMMC_GetCmdResp1>
 8006d0c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006d0e:	69fb      	ldr	r3, [r7, #28]
}
 8006d10:	4618      	mov	r0, r3
 8006d12:	3720      	adds	r7, #32
 8006d14:	46bd      	mov	sp, r7
 8006d16:	bd80      	pop	{r7, pc}

08006d18 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8006d18:	b580      	push	{r7, lr}
 8006d1a:	b088      	sub	sp, #32
 8006d1c:	af00      	add	r7, sp, #0
 8006d1e:	6078      	str	r0, [r7, #4]
 8006d20:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8006d22:	683b      	ldr	r3, [r7, #0]
 8006d24:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8006d26:	2318      	movs	r3, #24
 8006d28:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006d2a:	2340      	movs	r3, #64	; 0x40
 8006d2c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006d2e:	2300      	movs	r3, #0
 8006d30:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006d32:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006d36:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006d38:	f107 0308 	add.w	r3, r7, #8
 8006d3c:	4619      	mov	r1, r3
 8006d3e:	6878      	ldr	r0, [r7, #4]
 8006d40:	f7ff ff0e 	bl	8006b60 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8006d44:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d48:	2118      	movs	r1, #24
 8006d4a:	6878      	ldr	r0, [r7, #4]
 8006d4c:	f000 f9da 	bl	8007104 <SDMMC_GetCmdResp1>
 8006d50:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006d52:	69fb      	ldr	r3, [r7, #28]
}
 8006d54:	4618      	mov	r0, r3
 8006d56:	3720      	adds	r7, #32
 8006d58:	46bd      	mov	sp, r7
 8006d5a:	bd80      	pop	{r7, pc}

08006d5c <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8006d5c:	b580      	push	{r7, lr}
 8006d5e:	b088      	sub	sp, #32
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	6078      	str	r0, [r7, #4]
 8006d64:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8006d66:	683b      	ldr	r3, [r7, #0]
 8006d68:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8006d6a:	2319      	movs	r3, #25
 8006d6c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006d6e:	2340      	movs	r3, #64	; 0x40
 8006d70:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006d72:	2300      	movs	r3, #0
 8006d74:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006d76:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006d7a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006d7c:	f107 0308 	add.w	r3, r7, #8
 8006d80:	4619      	mov	r1, r3
 8006d82:	6878      	ldr	r0, [r7, #4]
 8006d84:	f7ff feec 	bl	8006b60 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8006d88:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d8c:	2119      	movs	r1, #25
 8006d8e:	6878      	ldr	r0, [r7, #4]
 8006d90:	f000 f9b8 	bl	8007104 <SDMMC_GetCmdResp1>
 8006d94:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006d96:	69fb      	ldr	r3, [r7, #28]
}
 8006d98:	4618      	mov	r0, r3
 8006d9a:	3720      	adds	r7, #32
 8006d9c:	46bd      	mov	sp, r7
 8006d9e:	bd80      	pop	{r7, pc}

08006da0 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 8006da0:	b580      	push	{r7, lr}
 8006da2:	b088      	sub	sp, #32
 8006da4:	af00      	add	r7, sp, #0
 8006da6:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8006da8:	2300      	movs	r3, #0
 8006daa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8006dac:	230c      	movs	r3, #12
 8006dae:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006db0:	2340      	movs	r3, #64	; 0x40
 8006db2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006db4:	2300      	movs	r3, #0
 8006db6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006db8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006dbc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006dbe:	f107 0308 	add.w	r3, r7, #8
 8006dc2:	4619      	mov	r1, r3
 8006dc4:	6878      	ldr	r0, [r7, #4]
 8006dc6:	f7ff fecb 	bl	8006b60 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 8006dca:	4a05      	ldr	r2, [pc, #20]	; (8006de0 <SDMMC_CmdStopTransfer+0x40>)
 8006dcc:	210c      	movs	r1, #12
 8006dce:	6878      	ldr	r0, [r7, #4]
 8006dd0:	f000 f998 	bl	8007104 <SDMMC_GetCmdResp1>
 8006dd4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006dd6:	69fb      	ldr	r3, [r7, #28]
}
 8006dd8:	4618      	mov	r0, r3
 8006dda:	3720      	adds	r7, #32
 8006ddc:	46bd      	mov	sp, r7
 8006dde:	bd80      	pop	{r7, pc}
 8006de0:	05f5e100 	.word	0x05f5e100

08006de4 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8006de4:	b580      	push	{r7, lr}
 8006de6:	b08a      	sub	sp, #40	; 0x28
 8006de8:	af00      	add	r7, sp, #0
 8006dea:	60f8      	str	r0, [r7, #12]
 8006dec:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8006df0:	683b      	ldr	r3, [r7, #0]
 8006df2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8006df4:	2307      	movs	r3, #7
 8006df6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006df8:	2340      	movs	r3, #64	; 0x40
 8006dfa:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006dfc:	2300      	movs	r3, #0
 8006dfe:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006e00:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006e04:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006e06:	f107 0310 	add.w	r3, r7, #16
 8006e0a:	4619      	mov	r1, r3
 8006e0c:	68f8      	ldr	r0, [r7, #12]
 8006e0e:	f7ff fea7 	bl	8006b60 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8006e12:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e16:	2107      	movs	r1, #7
 8006e18:	68f8      	ldr	r0, [r7, #12]
 8006e1a:	f000 f973 	bl	8007104 <SDMMC_GetCmdResp1>
 8006e1e:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8006e20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006e22:	4618      	mov	r0, r3
 8006e24:	3728      	adds	r7, #40	; 0x28
 8006e26:	46bd      	mov	sp, r7
 8006e28:	bd80      	pop	{r7, pc}

08006e2a <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8006e2a:	b580      	push	{r7, lr}
 8006e2c:	b088      	sub	sp, #32
 8006e2e:	af00      	add	r7, sp, #0
 8006e30:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8006e32:	2300      	movs	r3, #0
 8006e34:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8006e36:	2300      	movs	r3, #0
 8006e38:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 8006e3a:	2300      	movs	r3, #0
 8006e3c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006e3e:	2300      	movs	r3, #0
 8006e40:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006e42:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006e46:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006e48:	f107 0308 	add.w	r3, r7, #8
 8006e4c:	4619      	mov	r1, r3
 8006e4e:	6878      	ldr	r0, [r7, #4]
 8006e50:	f7ff fe86 	bl	8006b60 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8006e54:	6878      	ldr	r0, [r7, #4]
 8006e56:	f000 f92d 	bl	80070b4 <SDMMC_GetCmdError>
 8006e5a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006e5c:	69fb      	ldr	r3, [r7, #28]
}
 8006e5e:	4618      	mov	r0, r3
 8006e60:	3720      	adds	r7, #32
 8006e62:	46bd      	mov	sp, r7
 8006e64:	bd80      	pop	{r7, pc}

08006e66 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 8006e66:	b580      	push	{r7, lr}
 8006e68:	b088      	sub	sp, #32
 8006e6a:	af00      	add	r7, sp, #0
 8006e6c:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8006e6e:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8006e72:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8006e74:	2308      	movs	r3, #8
 8006e76:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006e78:	2340      	movs	r3, #64	; 0x40
 8006e7a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006e7c:	2300      	movs	r3, #0
 8006e7e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006e80:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006e84:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006e86:	f107 0308 	add.w	r3, r7, #8
 8006e8a:	4619      	mov	r1, r3
 8006e8c:	6878      	ldr	r0, [r7, #4]
 8006e8e:	f7ff fe67 	bl	8006b60 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 8006e92:	6878      	ldr	r0, [r7, #4]
 8006e94:	f000 fb16 	bl	80074c4 <SDMMC_GetCmdResp7>
 8006e98:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006e9a:	69fb      	ldr	r3, [r7, #28]
}
 8006e9c:	4618      	mov	r0, r3
 8006e9e:	3720      	adds	r7, #32
 8006ea0:	46bd      	mov	sp, r7
 8006ea2:	bd80      	pop	{r7, pc}

08006ea4 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8006ea4:	b580      	push	{r7, lr}
 8006ea6:	b088      	sub	sp, #32
 8006ea8:	af00      	add	r7, sp, #0
 8006eaa:	6078      	str	r0, [r7, #4]
 8006eac:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8006eae:	683b      	ldr	r3, [r7, #0]
 8006eb0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8006eb2:	2337      	movs	r3, #55	; 0x37
 8006eb4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006eb6:	2340      	movs	r3, #64	; 0x40
 8006eb8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006eba:	2300      	movs	r3, #0
 8006ebc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006ebe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006ec2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006ec4:	f107 0308 	add.w	r3, r7, #8
 8006ec8:	4619      	mov	r1, r3
 8006eca:	6878      	ldr	r0, [r7, #4]
 8006ecc:	f7ff fe48 	bl	8006b60 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8006ed0:	f241 3288 	movw	r2, #5000	; 0x1388
 8006ed4:	2137      	movs	r1, #55	; 0x37
 8006ed6:	6878      	ldr	r0, [r7, #4]
 8006ed8:	f000 f914 	bl	8007104 <SDMMC_GetCmdResp1>
 8006edc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006ede:	69fb      	ldr	r3, [r7, #28]
}
 8006ee0:	4618      	mov	r0, r3
 8006ee2:	3720      	adds	r7, #32
 8006ee4:	46bd      	mov	sp, r7
 8006ee6:	bd80      	pop	{r7, pc}

08006ee8 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8006ee8:	b580      	push	{r7, lr}
 8006eea:	b088      	sub	sp, #32
 8006eec:	af00      	add	r7, sp, #0
 8006eee:	6078      	str	r0, [r7, #4]
 8006ef0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8006ef2:	683b      	ldr	r3, [r7, #0]
 8006ef4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006ef8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006efc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8006efe:	2329      	movs	r3, #41	; 0x29
 8006f00:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006f02:	2340      	movs	r3, #64	; 0x40
 8006f04:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006f06:	2300      	movs	r3, #0
 8006f08:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006f0a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006f0e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006f10:	f107 0308 	add.w	r3, r7, #8
 8006f14:	4619      	mov	r1, r3
 8006f16:	6878      	ldr	r0, [r7, #4]
 8006f18:	f7ff fe22 	bl	8006b60 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8006f1c:	6878      	ldr	r0, [r7, #4]
 8006f1e:	f000 fa23 	bl	8007368 <SDMMC_GetCmdResp3>
 8006f22:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006f24:	69fb      	ldr	r3, [r7, #28]
}
 8006f26:	4618      	mov	r0, r3
 8006f28:	3720      	adds	r7, #32
 8006f2a:	46bd      	mov	sp, r7
 8006f2c:	bd80      	pop	{r7, pc}

08006f2e <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 8006f2e:	b580      	push	{r7, lr}
 8006f30:	b088      	sub	sp, #32
 8006f32:	af00      	add	r7, sp, #0
 8006f34:	6078      	str	r0, [r7, #4]
 8006f36:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8006f38:	683b      	ldr	r3, [r7, #0]
 8006f3a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8006f3c:	2306      	movs	r3, #6
 8006f3e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006f40:	2340      	movs	r3, #64	; 0x40
 8006f42:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006f44:	2300      	movs	r3, #0
 8006f46:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006f48:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006f4c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006f4e:	f107 0308 	add.w	r3, r7, #8
 8006f52:	4619      	mov	r1, r3
 8006f54:	6878      	ldr	r0, [r7, #4]
 8006f56:	f7ff fe03 	bl	8006b60 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 8006f5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8006f5e:	2106      	movs	r1, #6
 8006f60:	6878      	ldr	r0, [r7, #4]
 8006f62:	f000 f8cf 	bl	8007104 <SDMMC_GetCmdResp1>
 8006f66:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006f68:	69fb      	ldr	r3, [r7, #28]
}
 8006f6a:	4618      	mov	r0, r3
 8006f6c:	3720      	adds	r7, #32
 8006f6e:	46bd      	mov	sp, r7
 8006f70:	bd80      	pop	{r7, pc}

08006f72 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 8006f72:	b580      	push	{r7, lr}
 8006f74:	b088      	sub	sp, #32
 8006f76:	af00      	add	r7, sp, #0
 8006f78:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8006f7a:	2300      	movs	r3, #0
 8006f7c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8006f7e:	2333      	movs	r3, #51	; 0x33
 8006f80:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006f82:	2340      	movs	r3, #64	; 0x40
 8006f84:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006f86:	2300      	movs	r3, #0
 8006f88:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006f8a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006f8e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006f90:	f107 0308 	add.w	r3, r7, #8
 8006f94:	4619      	mov	r1, r3
 8006f96:	6878      	ldr	r0, [r7, #4]
 8006f98:	f7ff fde2 	bl	8006b60 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 8006f9c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006fa0:	2133      	movs	r1, #51	; 0x33
 8006fa2:	6878      	ldr	r0, [r7, #4]
 8006fa4:	f000 f8ae 	bl	8007104 <SDMMC_GetCmdResp1>
 8006fa8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006faa:	69fb      	ldr	r3, [r7, #28]
}
 8006fac:	4618      	mov	r0, r3
 8006fae:	3720      	adds	r7, #32
 8006fb0:	46bd      	mov	sp, r7
 8006fb2:	bd80      	pop	{r7, pc}

08006fb4 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 8006fb4:	b580      	push	{r7, lr}
 8006fb6:	b088      	sub	sp, #32
 8006fb8:	af00      	add	r7, sp, #0
 8006fba:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8006fbc:	2300      	movs	r3, #0
 8006fbe:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8006fc0:	2302      	movs	r3, #2
 8006fc2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8006fc4:	23c0      	movs	r3, #192	; 0xc0
 8006fc6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006fc8:	2300      	movs	r3, #0
 8006fca:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006fcc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006fd0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006fd2:	f107 0308 	add.w	r3, r7, #8
 8006fd6:	4619      	mov	r1, r3
 8006fd8:	6878      	ldr	r0, [r7, #4]
 8006fda:	f7ff fdc1 	bl	8006b60 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8006fde:	6878      	ldr	r0, [r7, #4]
 8006fe0:	f000 f97c 	bl	80072dc <SDMMC_GetCmdResp2>
 8006fe4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006fe6:	69fb      	ldr	r3, [r7, #28]
}
 8006fe8:	4618      	mov	r0, r3
 8006fea:	3720      	adds	r7, #32
 8006fec:	46bd      	mov	sp, r7
 8006fee:	bd80      	pop	{r7, pc}

08006ff0 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8006ff0:	b580      	push	{r7, lr}
 8006ff2:	b088      	sub	sp, #32
 8006ff4:	af00      	add	r7, sp, #0
 8006ff6:	6078      	str	r0, [r7, #4]
 8006ff8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8006ffa:	683b      	ldr	r3, [r7, #0]
 8006ffc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8006ffe:	2309      	movs	r3, #9
 8007000:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8007002:	23c0      	movs	r3, #192	; 0xc0
 8007004:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007006:	2300      	movs	r3, #0
 8007008:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800700a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800700e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007010:	f107 0308 	add.w	r3, r7, #8
 8007014:	4619      	mov	r1, r3
 8007016:	6878      	ldr	r0, [r7, #4]
 8007018:	f7ff fda2 	bl	8006b60 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800701c:	6878      	ldr	r0, [r7, #4]
 800701e:	f000 f95d 	bl	80072dc <SDMMC_GetCmdResp2>
 8007022:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007024:	69fb      	ldr	r3, [r7, #28]
}
 8007026:	4618      	mov	r0, r3
 8007028:	3720      	adds	r7, #32
 800702a:	46bd      	mov	sp, r7
 800702c:	bd80      	pop	{r7, pc}

0800702e <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800702e:	b580      	push	{r7, lr}
 8007030:	b088      	sub	sp, #32
 8007032:	af00      	add	r7, sp, #0
 8007034:	6078      	str	r0, [r7, #4]
 8007036:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8007038:	2300      	movs	r3, #0
 800703a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800703c:	2303      	movs	r3, #3
 800703e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007040:	2340      	movs	r3, #64	; 0x40
 8007042:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007044:	2300      	movs	r3, #0
 8007046:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007048:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800704c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800704e:	f107 0308 	add.w	r3, r7, #8
 8007052:	4619      	mov	r1, r3
 8007054:	6878      	ldr	r0, [r7, #4]
 8007056:	f7ff fd83 	bl	8006b60 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800705a:	683a      	ldr	r2, [r7, #0]
 800705c:	2103      	movs	r1, #3
 800705e:	6878      	ldr	r0, [r7, #4]
 8007060:	f000 f9bc 	bl	80073dc <SDMMC_GetCmdResp6>
 8007064:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007066:	69fb      	ldr	r3, [r7, #28]
}
 8007068:	4618      	mov	r0, r3
 800706a:	3720      	adds	r7, #32
 800706c:	46bd      	mov	sp, r7
 800706e:	bd80      	pop	{r7, pc}

08007070 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8007070:	b580      	push	{r7, lr}
 8007072:	b088      	sub	sp, #32
 8007074:	af00      	add	r7, sp, #0
 8007076:	6078      	str	r0, [r7, #4]
 8007078:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800707a:	683b      	ldr	r3, [r7, #0]
 800707c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800707e:	230d      	movs	r3, #13
 8007080:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007082:	2340      	movs	r3, #64	; 0x40
 8007084:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007086:	2300      	movs	r3, #0
 8007088:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800708a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800708e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007090:	f107 0308 	add.w	r3, r7, #8
 8007094:	4619      	mov	r1, r3
 8007096:	6878      	ldr	r0, [r7, #4]
 8007098:	f7ff fd62 	bl	8006b60 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800709c:	f241 3288 	movw	r2, #5000	; 0x1388
 80070a0:	210d      	movs	r1, #13
 80070a2:	6878      	ldr	r0, [r7, #4]
 80070a4:	f000 f82e 	bl	8007104 <SDMMC_GetCmdResp1>
 80070a8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80070aa:	69fb      	ldr	r3, [r7, #28]
}
 80070ac:	4618      	mov	r0, r3
 80070ae:	3720      	adds	r7, #32
 80070b0:	46bd      	mov	sp, r7
 80070b2:	bd80      	pop	{r7, pc}

080070b4 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 80070b4:	b490      	push	{r4, r7}
 80070b6:	b082      	sub	sp, #8
 80070b8:	af00      	add	r7, sp, #0
 80070ba:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80070bc:	4b0f      	ldr	r3, [pc, #60]	; (80070fc <SDMMC_GetCmdError+0x48>)
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	4a0f      	ldr	r2, [pc, #60]	; (8007100 <SDMMC_GetCmdError+0x4c>)
 80070c2:	fba2 2303 	umull	r2, r3, r2, r3
 80070c6:	0a5b      	lsrs	r3, r3, #9
 80070c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80070cc:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 80070d0:	4623      	mov	r3, r4
 80070d2:	1e5c      	subs	r4, r3, #1
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d102      	bne.n	80070de <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 80070d8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80070dc:	e009      	b.n	80070f2 <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80070e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d0f2      	beq.n	80070d0 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	22c5      	movs	r2, #197	; 0xc5
 80070ee:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 80070f0:	2300      	movs	r3, #0
}
 80070f2:	4618      	mov	r0, r3
 80070f4:	3708      	adds	r7, #8
 80070f6:	46bd      	mov	sp, r7
 80070f8:	bc90      	pop	{r4, r7}
 80070fa:	4770      	bx	lr
 80070fc:	20000000 	.word	0x20000000
 8007100:	10624dd3 	.word	0x10624dd3

08007104 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8007104:	b590      	push	{r4, r7, lr}
 8007106:	b087      	sub	sp, #28
 8007108:	af00      	add	r7, sp, #0
 800710a:	60f8      	str	r0, [r7, #12]
 800710c:	460b      	mov	r3, r1
 800710e:	607a      	str	r2, [r7, #4]
 8007110:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8007112:	4b6f      	ldr	r3, [pc, #444]	; (80072d0 <SDMMC_GetCmdResp1+0x1cc>)
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	4a6f      	ldr	r2, [pc, #444]	; (80072d4 <SDMMC_GetCmdResp1+0x1d0>)
 8007118:	fba2 2303 	umull	r2, r3, r2, r3
 800711c:	0a5b      	lsrs	r3, r3, #9
 800711e:	687a      	ldr	r2, [r7, #4]
 8007120:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8007124:	4623      	mov	r3, r4
 8007126:	1e5c      	subs	r4, r3, #1
 8007128:	2b00      	cmp	r3, #0
 800712a:	d102      	bne.n	8007132 <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800712c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007130:	e0c9      	b.n	80072c6 <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007136:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007138:	697b      	ldr	r3, [r7, #20]
 800713a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800713e:	2b00      	cmp	r3, #0
 8007140:	d0f0      	beq.n	8007124 <SDMMC_GetCmdResp1+0x20>
 8007142:	697b      	ldr	r3, [r7, #20]
 8007144:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007148:	2b00      	cmp	r3, #0
 800714a:	d1eb      	bne.n	8007124 <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007150:	f003 0304 	and.w	r3, r3, #4
 8007154:	2b00      	cmp	r3, #0
 8007156:	d004      	beq.n	8007162 <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	2204      	movs	r2, #4
 800715c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800715e:	2304      	movs	r3, #4
 8007160:	e0b1      	b.n	80072c6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007166:	f003 0301 	and.w	r3, r3, #1
 800716a:	2b00      	cmp	r3, #0
 800716c:	d004      	beq.n	8007178 <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	2201      	movs	r2, #1
 8007172:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007174:	2301      	movs	r3, #1
 8007176:	e0a6      	b.n	80072c6 <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	22c5      	movs	r2, #197	; 0xc5
 800717c:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800717e:	68f8      	ldr	r0, [r7, #12]
 8007180:	f7ff fd18 	bl	8006bb4 <SDIO_GetCommandResponse>
 8007184:	4603      	mov	r3, r0
 8007186:	461a      	mov	r2, r3
 8007188:	7afb      	ldrb	r3, [r7, #11]
 800718a:	4293      	cmp	r3, r2
 800718c:	d001      	beq.n	8007192 <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800718e:	2301      	movs	r3, #1
 8007190:	e099      	b.n	80072c6 <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8007192:	2100      	movs	r1, #0
 8007194:	68f8      	ldr	r0, [r7, #12]
 8007196:	f7ff fd1a 	bl	8006bce <SDIO_GetResponse>
 800719a:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800719c:	693a      	ldr	r2, [r7, #16]
 800719e:	4b4e      	ldr	r3, [pc, #312]	; (80072d8 <SDMMC_GetCmdResp1+0x1d4>)
 80071a0:	4013      	ands	r3, r2
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d101      	bne.n	80071aa <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 80071a6:	2300      	movs	r3, #0
 80071a8:	e08d      	b.n	80072c6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 80071aa:	693b      	ldr	r3, [r7, #16]
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	da02      	bge.n	80071b6 <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 80071b0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80071b4:	e087      	b.n	80072c6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 80071b6:	693b      	ldr	r3, [r7, #16]
 80071b8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d001      	beq.n	80071c4 <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 80071c0:	2340      	movs	r3, #64	; 0x40
 80071c2:	e080      	b.n	80072c6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 80071c4:	693b      	ldr	r3, [r7, #16]
 80071c6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d001      	beq.n	80071d2 <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 80071ce:	2380      	movs	r3, #128	; 0x80
 80071d0:	e079      	b.n	80072c6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 80071d2:	693b      	ldr	r3, [r7, #16]
 80071d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d002      	beq.n	80071e2 <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 80071dc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80071e0:	e071      	b.n	80072c6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 80071e2:	693b      	ldr	r3, [r7, #16]
 80071e4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d002      	beq.n	80071f2 <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 80071ec:	f44f 7300 	mov.w	r3, #512	; 0x200
 80071f0:	e069      	b.n	80072c6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 80071f2:	693b      	ldr	r3, [r7, #16]
 80071f4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d002      	beq.n	8007202 <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 80071fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007200:	e061      	b.n	80072c6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8007202:	693b      	ldr	r3, [r7, #16]
 8007204:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007208:	2b00      	cmp	r3, #0
 800720a:	d002      	beq.n	8007212 <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800720c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007210:	e059      	b.n	80072c6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8007212:	693b      	ldr	r3, [r7, #16]
 8007214:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007218:	2b00      	cmp	r3, #0
 800721a:	d002      	beq.n	8007222 <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800721c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007220:	e051      	b.n	80072c6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8007222:	693b      	ldr	r3, [r7, #16]
 8007224:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007228:	2b00      	cmp	r3, #0
 800722a:	d002      	beq.n	8007232 <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800722c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007230:	e049      	b.n	80072c6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8007232:	693b      	ldr	r3, [r7, #16]
 8007234:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007238:	2b00      	cmp	r3, #0
 800723a:	d002      	beq.n	8007242 <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800723c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8007240:	e041      	b.n	80072c6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8007242:	693b      	ldr	r3, [r7, #16]
 8007244:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007248:	2b00      	cmp	r3, #0
 800724a:	d002      	beq.n	8007252 <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 800724c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007250:	e039      	b.n	80072c6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8007252:	693b      	ldr	r3, [r7, #16]
 8007254:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007258:	2b00      	cmp	r3, #0
 800725a:	d002      	beq.n	8007262 <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800725c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007260:	e031      	b.n	80072c6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8007262:	693b      	ldr	r3, [r7, #16]
 8007264:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007268:	2b00      	cmp	r3, #0
 800726a:	d002      	beq.n	8007272 <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800726c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007270:	e029      	b.n	80072c6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8007272:	693b      	ldr	r3, [r7, #16]
 8007274:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007278:	2b00      	cmp	r3, #0
 800727a:	d002      	beq.n	8007282 <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800727c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007280:	e021      	b.n	80072c6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8007282:	693b      	ldr	r3, [r7, #16]
 8007284:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007288:	2b00      	cmp	r3, #0
 800728a:	d002      	beq.n	8007292 <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800728c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007290:	e019      	b.n	80072c6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8007292:	693b      	ldr	r3, [r7, #16]
 8007294:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007298:	2b00      	cmp	r3, #0
 800729a:	d002      	beq.n	80072a2 <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800729c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80072a0:	e011      	b.n	80072c6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 80072a2:	693b      	ldr	r3, [r7, #16]
 80072a4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d002      	beq.n	80072b2 <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 80072ac:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80072b0:	e009      	b.n	80072c6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 80072b2:	693b      	ldr	r3, [r7, #16]
 80072b4:	f003 0308 	and.w	r3, r3, #8
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d002      	beq.n	80072c2 <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 80072bc:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 80072c0:	e001      	b.n	80072c6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80072c2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 80072c6:	4618      	mov	r0, r3
 80072c8:	371c      	adds	r7, #28
 80072ca:	46bd      	mov	sp, r7
 80072cc:	bd90      	pop	{r4, r7, pc}
 80072ce:	bf00      	nop
 80072d0:	20000000 	.word	0x20000000
 80072d4:	10624dd3 	.word	0x10624dd3
 80072d8:	fdffe008 	.word	0xfdffe008

080072dc <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 80072dc:	b490      	push	{r4, r7}
 80072de:	b084      	sub	sp, #16
 80072e0:	af00      	add	r7, sp, #0
 80072e2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80072e4:	4b1e      	ldr	r3, [pc, #120]	; (8007360 <SDMMC_GetCmdResp2+0x84>)
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	4a1e      	ldr	r2, [pc, #120]	; (8007364 <SDMMC_GetCmdResp2+0x88>)
 80072ea:	fba2 2303 	umull	r2, r3, r2, r3
 80072ee:	0a5b      	lsrs	r3, r3, #9
 80072f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80072f4:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 80072f8:	4623      	mov	r3, r4
 80072fa:	1e5c      	subs	r4, r3, #1
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d102      	bne.n	8007306 <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007300:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007304:	e026      	b.n	8007354 <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800730a:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007312:	2b00      	cmp	r3, #0
 8007314:	d0f0      	beq.n	80072f8 <SDMMC_GetCmdResp2+0x1c>
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800731c:	2b00      	cmp	r3, #0
 800731e:	d1eb      	bne.n	80072f8 <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007324:	f003 0304 	and.w	r3, r3, #4
 8007328:	2b00      	cmp	r3, #0
 800732a:	d004      	beq.n	8007336 <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	2204      	movs	r2, #4
 8007330:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007332:	2304      	movs	r3, #4
 8007334:	e00e      	b.n	8007354 <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800733a:	f003 0301 	and.w	r3, r3, #1
 800733e:	2b00      	cmp	r3, #0
 8007340:	d004      	beq.n	800734c <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	2201      	movs	r2, #1
 8007346:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007348:	2301      	movs	r3, #1
 800734a:	e003      	b.n	8007354 <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	22c5      	movs	r2, #197	; 0xc5
 8007350:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8007352:	2300      	movs	r3, #0
}
 8007354:	4618      	mov	r0, r3
 8007356:	3710      	adds	r7, #16
 8007358:	46bd      	mov	sp, r7
 800735a:	bc90      	pop	{r4, r7}
 800735c:	4770      	bx	lr
 800735e:	bf00      	nop
 8007360:	20000000 	.word	0x20000000
 8007364:	10624dd3 	.word	0x10624dd3

08007368 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8007368:	b490      	push	{r4, r7}
 800736a:	b084      	sub	sp, #16
 800736c:	af00      	add	r7, sp, #0
 800736e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007370:	4b18      	ldr	r3, [pc, #96]	; (80073d4 <SDMMC_GetCmdResp3+0x6c>)
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	4a18      	ldr	r2, [pc, #96]	; (80073d8 <SDMMC_GetCmdResp3+0x70>)
 8007376:	fba2 2303 	umull	r2, r3, r2, r3
 800737a:	0a5b      	lsrs	r3, r3, #9
 800737c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007380:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8007384:	4623      	mov	r3, r4
 8007386:	1e5c      	subs	r4, r3, #1
 8007388:	2b00      	cmp	r3, #0
 800738a:	d102      	bne.n	8007392 <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800738c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007390:	e01b      	b.n	80073ca <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007396:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d0f0      	beq.n	8007384 <SDMMC_GetCmdResp3+0x1c>
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d1eb      	bne.n	8007384 <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80073b0:	f003 0304 	and.w	r3, r3, #4
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d004      	beq.n	80073c2 <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	2204      	movs	r2, #4
 80073bc:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80073be:	2304      	movs	r3, #4
 80073c0:	e003      	b.n	80073ca <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	22c5      	movs	r2, #197	; 0xc5
 80073c6:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 80073c8:	2300      	movs	r3, #0
}
 80073ca:	4618      	mov	r0, r3
 80073cc:	3710      	adds	r7, #16
 80073ce:	46bd      	mov	sp, r7
 80073d0:	bc90      	pop	{r4, r7}
 80073d2:	4770      	bx	lr
 80073d4:	20000000 	.word	0x20000000
 80073d8:	10624dd3 	.word	0x10624dd3

080073dc <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 80073dc:	b590      	push	{r4, r7, lr}
 80073de:	b087      	sub	sp, #28
 80073e0:	af00      	add	r7, sp, #0
 80073e2:	60f8      	str	r0, [r7, #12]
 80073e4:	460b      	mov	r3, r1
 80073e6:	607a      	str	r2, [r7, #4]
 80073e8:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80073ea:	4b34      	ldr	r3, [pc, #208]	; (80074bc <SDMMC_GetCmdResp6+0xe0>)
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	4a34      	ldr	r2, [pc, #208]	; (80074c0 <SDMMC_GetCmdResp6+0xe4>)
 80073f0:	fba2 2303 	umull	r2, r3, r2, r3
 80073f4:	0a5b      	lsrs	r3, r3, #9
 80073f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80073fa:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 80073fe:	4623      	mov	r3, r4
 8007400:	1e5c      	subs	r4, r3, #1
 8007402:	2b00      	cmp	r3, #0
 8007404:	d102      	bne.n	800740c <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007406:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800740a:	e052      	b.n	80074b2 <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007410:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007412:	697b      	ldr	r3, [r7, #20]
 8007414:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007418:	2b00      	cmp	r3, #0
 800741a:	d0f0      	beq.n	80073fe <SDMMC_GetCmdResp6+0x22>
 800741c:	697b      	ldr	r3, [r7, #20]
 800741e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007422:	2b00      	cmp	r3, #0
 8007424:	d1eb      	bne.n	80073fe <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800742a:	f003 0304 	and.w	r3, r3, #4
 800742e:	2b00      	cmp	r3, #0
 8007430:	d004      	beq.n	800743c <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	2204      	movs	r2, #4
 8007436:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007438:	2304      	movs	r3, #4
 800743a:	e03a      	b.n	80074b2 <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007440:	f003 0301 	and.w	r3, r3, #1
 8007444:	2b00      	cmp	r3, #0
 8007446:	d004      	beq.n	8007452 <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	2201      	movs	r2, #1
 800744c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800744e:	2301      	movs	r3, #1
 8007450:	e02f      	b.n	80074b2 <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8007452:	68f8      	ldr	r0, [r7, #12]
 8007454:	f7ff fbae 	bl	8006bb4 <SDIO_GetCommandResponse>
 8007458:	4603      	mov	r3, r0
 800745a:	461a      	mov	r2, r3
 800745c:	7afb      	ldrb	r3, [r7, #11]
 800745e:	4293      	cmp	r3, r2
 8007460:	d001      	beq.n	8007466 <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007462:	2301      	movs	r3, #1
 8007464:	e025      	b.n	80074b2 <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	22c5      	movs	r2, #197	; 0xc5
 800746a:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800746c:	2100      	movs	r1, #0
 800746e:	68f8      	ldr	r0, [r7, #12]
 8007470:	f7ff fbad 	bl	8006bce <SDIO_GetResponse>
 8007474:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8007476:	693b      	ldr	r3, [r7, #16]
 8007478:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800747c:	2b00      	cmp	r3, #0
 800747e:	d106      	bne.n	800748e <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8007480:	693b      	ldr	r3, [r7, #16]
 8007482:	0c1b      	lsrs	r3, r3, #16
 8007484:	b29a      	uxth	r2, r3
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800748a:	2300      	movs	r3, #0
 800748c:	e011      	b.n	80074b2 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800748e:	693b      	ldr	r3, [r7, #16]
 8007490:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007494:	2b00      	cmp	r3, #0
 8007496:	d002      	beq.n	800749e <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8007498:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800749c:	e009      	b.n	80074b2 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800749e:	693b      	ldr	r3, [r7, #16]
 80074a0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d002      	beq.n	80074ae <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80074a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80074ac:	e001      	b.n	80074b2 <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80074ae:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 80074b2:	4618      	mov	r0, r3
 80074b4:	371c      	adds	r7, #28
 80074b6:	46bd      	mov	sp, r7
 80074b8:	bd90      	pop	{r4, r7, pc}
 80074ba:	bf00      	nop
 80074bc:	20000000 	.word	0x20000000
 80074c0:	10624dd3 	.word	0x10624dd3

080074c4 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 80074c4:	b490      	push	{r4, r7}
 80074c6:	b084      	sub	sp, #16
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80074cc:	4b21      	ldr	r3, [pc, #132]	; (8007554 <SDMMC_GetCmdResp7+0x90>)
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	4a21      	ldr	r2, [pc, #132]	; (8007558 <SDMMC_GetCmdResp7+0x94>)
 80074d2:	fba2 2303 	umull	r2, r3, r2, r3
 80074d6:	0a5b      	lsrs	r3, r3, #9
 80074d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80074dc:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 80074e0:	4623      	mov	r3, r4
 80074e2:	1e5c      	subs	r4, r3, #1
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d102      	bne.n	80074ee <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 80074e8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80074ec:	e02c      	b.n	8007548 <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80074f2:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d0f0      	beq.n	80074e0 <SDMMC_GetCmdResp7+0x1c>
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007504:	2b00      	cmp	r3, #0
 8007506:	d1eb      	bne.n	80074e0 <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800750c:	f003 0304 	and.w	r3, r3, #4
 8007510:	2b00      	cmp	r3, #0
 8007512:	d004      	beq.n	800751e <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	2204      	movs	r2, #4
 8007518:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800751a:	2304      	movs	r3, #4
 800751c:	e014      	b.n	8007548 <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007522:	f003 0301 	and.w	r3, r3, #1
 8007526:	2b00      	cmp	r3, #0
 8007528:	d004      	beq.n	8007534 <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	2201      	movs	r2, #1
 800752e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007530:	2301      	movs	r3, #1
 8007532:	e009      	b.n	8007548 <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007538:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800753c:	2b00      	cmp	r3, #0
 800753e:	d002      	beq.n	8007546 <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	2240      	movs	r2, #64	; 0x40
 8007544:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8007546:	2300      	movs	r3, #0
  
}
 8007548:	4618      	mov	r0, r3
 800754a:	3710      	adds	r7, #16
 800754c:	46bd      	mov	sp, r7
 800754e:	bc90      	pop	{r4, r7}
 8007550:	4770      	bx	lr
 8007552:	bf00      	nop
 8007554:	20000000 	.word	0x20000000
 8007558:	10624dd3 	.word	0x10624dd3

0800755c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */    

void MX_FATFS_Init(void) 
{
 800755c:	b580      	push	{r7, lr}
 800755e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8007560:	4904      	ldr	r1, [pc, #16]	; (8007574 <MX_FATFS_Init+0x18>)
 8007562:	4805      	ldr	r0, [pc, #20]	; (8007578 <MX_FATFS_Init+0x1c>)
 8007564:	f000 f9e4 	bl	8007930 <FATFS_LinkDriver>
 8007568:	4603      	mov	r3, r0
 800756a:	461a      	mov	r2, r3
 800756c:	4b03      	ldr	r3, [pc, #12]	; (800757c <MX_FATFS_Init+0x20>)
 800756e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */     
  /* USER CODE END Init */
}
 8007570:	bf00      	nop
 8007572:	bd80      	pop	{r7, pc}
 8007574:	20000b1c 	.word	0x20000b1c
 8007578:	0800a4e8 	.word	0x0800a4e8
 800757c:	20000b18 	.word	0x20000b18

08007580 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
uint8_t BSP_SD_Init(void)
{
 8007580:	b580      	push	{r7, lr}
 8007582:	b082      	sub	sp, #8
 8007584:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8007586:	2300      	movs	r3, #0
 8007588:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800758a:	f000 f879 	bl	8007680 <BSP_SD_IsDetected>
 800758e:	4603      	mov	r3, r0
 8007590:	2b01      	cmp	r3, #1
 8007592:	d001      	beq.n	8007598 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 8007594:	2301      	movs	r3, #1
 8007596:	e012      	b.n	80075be <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 8007598:	480b      	ldr	r0, [pc, #44]	; (80075c8 <BSP_SD_Init+0x48>)
 800759a:	f7fd f80c 	bl	80045b6 <HAL_SD_Init>
 800759e:	4603      	mov	r3, r0
 80075a0:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 80075a2:	79fb      	ldrb	r3, [r7, #7]
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d109      	bne.n	80075bc <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 80075a8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80075ac:	4806      	ldr	r0, [pc, #24]	; (80075c8 <BSP_SD_Init+0x48>)
 80075ae:	f7fd fdff 	bl	80051b0 <HAL_SD_ConfigWideBusOperation>
 80075b2:	4603      	mov	r3, r0
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d001      	beq.n	80075bc <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 80075b8:	2301      	movs	r3, #1
 80075ba:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 80075bc:	79fb      	ldrb	r3, [r7, #7]
}
 80075be:	4618      	mov	r0, r3
 80075c0:	3708      	adds	r7, #8
 80075c2:	46bd      	mov	sp, r7
 80075c4:	bd80      	pop	{r7, pc}
 80075c6:	bf00      	nop
 80075c8:	20000814 	.word	0x20000814

080075cc <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read 
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 80075cc:	b580      	push	{r7, lr}
 80075ce:	b088      	sub	sp, #32
 80075d0:	af02      	add	r7, sp, #8
 80075d2:	60f8      	str	r0, [r7, #12]
 80075d4:	60b9      	str	r1, [r7, #8]
 80075d6:	607a      	str	r2, [r7, #4]
 80075d8:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 80075da:	2300      	movs	r3, #0
 80075dc:	75fb      	strb	r3, [r7, #23]
  
  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 80075de:	683b      	ldr	r3, [r7, #0]
 80075e0:	9300      	str	r3, [sp, #0]
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	68ba      	ldr	r2, [r7, #8]
 80075e6:	68f9      	ldr	r1, [r7, #12]
 80075e8:	4806      	ldr	r0, [pc, #24]	; (8007604 <BSP_SD_ReadBlocks+0x38>)
 80075ea:	f7fd f875 	bl	80046d8 <HAL_SD_ReadBlocks>
 80075ee:	4603      	mov	r3, r0
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d001      	beq.n	80075f8 <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 80075f4:	2301      	movs	r3, #1
 80075f6:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;  
 80075f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80075fa:	4618      	mov	r0, r3
 80075fc:	3718      	adds	r7, #24
 80075fe:	46bd      	mov	sp, r7
 8007600:	bd80      	pop	{r7, pc}
 8007602:	bf00      	nop
 8007604:	20000814 	.word	0x20000814

08007608 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8007608:	b580      	push	{r7, lr}
 800760a:	b088      	sub	sp, #32
 800760c:	af02      	add	r7, sp, #8
 800760e:	60f8      	str	r0, [r7, #12]
 8007610:	60b9      	str	r1, [r7, #8]
 8007612:	607a      	str	r2, [r7, #4]
 8007614:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 8007616:	2300      	movs	r3, #0
 8007618:	75fb      	strb	r3, [r7, #23]
  
  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK) 
 800761a:	683b      	ldr	r3, [r7, #0]
 800761c:	9300      	str	r3, [sp, #0]
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	68ba      	ldr	r2, [r7, #8]
 8007622:	68f9      	ldr	r1, [r7, #12]
 8007624:	4806      	ldr	r0, [pc, #24]	; (8007640 <BSP_SD_WriteBlocks+0x38>)
 8007626:	f7fd fa51 	bl	8004acc <HAL_SD_WriteBlocks>
 800762a:	4603      	mov	r3, r0
 800762c:	2b00      	cmp	r3, #0
 800762e:	d001      	beq.n	8007634 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 8007630:	2301      	movs	r3, #1
 8007632:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;  
 8007634:	7dfb      	ldrb	r3, [r7, #23]
}
 8007636:	4618      	mov	r0, r3
 8007638:	3718      	adds	r7, #24
 800763a:	46bd      	mov	sp, r7
 800763c:	bd80      	pop	{r7, pc}
 800763e:	bf00      	nop
 8007640:	20000814 	.word	0x20000814

08007644 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
uint8_t BSP_SD_GetCardState(void)
{
 8007644:	b580      	push	{r7, lr}
 8007646:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8007648:	4805      	ldr	r0, [pc, #20]	; (8007660 <BSP_SD_GetCardState+0x1c>)
 800764a:	f7fd fe2d 	bl	80052a8 <HAL_SD_GetCardState>
 800764e:	4603      	mov	r3, r0
 8007650:	2b04      	cmp	r3, #4
 8007652:	bf14      	ite	ne
 8007654:	2301      	movne	r3, #1
 8007656:	2300      	moveq	r3, #0
 8007658:	b2db      	uxtb	r3, r3
}
 800765a:	4618      	mov	r0, r3
 800765c:	bd80      	pop	{r7, pc}
 800765e:	bf00      	nop
 8007660:	20000814 	.word	0x20000814

08007664 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None 
  */
void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8007664:	b580      	push	{r7, lr}
 8007666:	b082      	sub	sp, #8
 8007668:	af00      	add	r7, sp, #0
 800766a:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800766c:	6879      	ldr	r1, [r7, #4]
 800766e:	4803      	ldr	r0, [pc, #12]	; (800767c <BSP_SD_GetCardInfo+0x18>)
 8007670:	f7fd fd72 	bl	8005158 <HAL_SD_GetCardInfo>
}
 8007674:	bf00      	nop
 8007676:	3708      	adds	r7, #8
 8007678:	46bd      	mov	sp, r7
 800767a:	bd80      	pop	{r7, pc}
 800767c:	20000814 	.word	0x20000814

08007680 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
uint8_t BSP_SD_IsDetected(void)
{
 8007680:	b580      	push	{r7, lr}
 8007682:	b082      	sub	sp, #8
 8007684:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8007686:	2301      	movs	r3, #1
 8007688:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0) 
 800768a:	f000 f80b 	bl	80076a4 <BSP_PlatformIsDetected>
 800768e:	4603      	mov	r3, r0
 8007690:	2b00      	cmp	r3, #0
 8007692:	d101      	bne.n	8007698 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 8007694:	2300      	movs	r3, #0
 8007696:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8007698:	79fb      	ldrb	r3, [r7, #7]
 800769a:	b2db      	uxtb	r3, r3
}
 800769c:	4618      	mov	r0, r3
 800769e:	3708      	adds	r7, #8
 80076a0:	46bd      	mov	sp, r7
 80076a2:	bd80      	pop	{r7, pc}

080076a4 <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 80076a4:	b580      	push	{r7, lr}
 80076a6:	b082      	sub	sp, #8
 80076a8:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 80076aa:	2301      	movs	r3, #1
 80076ac:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 80076ae:	2180      	movs	r1, #128	; 0x80
 80076b0:	4806      	ldr	r0, [pc, #24]	; (80076cc <BSP_PlatformIsDetected+0x28>)
 80076b2:	f7fc f917 	bl	80038e4 <HAL_GPIO_ReadPin>
 80076b6:	4603      	mov	r3, r0
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d001      	beq.n	80076c0 <BSP_PlatformIsDetected+0x1c>
    {
        status = SD_NOT_PRESENT;
 80076bc:	2300      	movs	r3, #0
 80076be:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */ 
    return status;
 80076c0:	79fb      	ldrb	r3, [r7, #7]
}  
 80076c2:	4618      	mov	r0, r3
 80076c4:	3708      	adds	r7, #8
 80076c6:	46bd      	mov	sp, r7
 80076c8:	bd80      	pop	{r7, pc}
 80076ca:	bf00      	nop
 80076cc:	40020800 	.word	0x40020800

080076d0 <SD_CheckStatus>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static DSTATUS SD_CheckStatus(BYTE lun)
{
 80076d0:	b580      	push	{r7, lr}
 80076d2:	b082      	sub	sp, #8
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	4603      	mov	r3, r0
 80076d8:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 80076da:	4b0b      	ldr	r3, [pc, #44]	; (8007708 <SD_CheckStatus+0x38>)
 80076dc:	2201      	movs	r2, #1
 80076de:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 80076e0:	f7ff ffb0 	bl	8007644 <BSP_SD_GetCardState>
 80076e4:	4603      	mov	r3, r0
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d107      	bne.n	80076fa <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 80076ea:	4b07      	ldr	r3, [pc, #28]	; (8007708 <SD_CheckStatus+0x38>)
 80076ec:	781b      	ldrb	r3, [r3, #0]
 80076ee:	b2db      	uxtb	r3, r3
 80076f0:	f023 0301 	bic.w	r3, r3, #1
 80076f4:	b2da      	uxtb	r2, r3
 80076f6:	4b04      	ldr	r3, [pc, #16]	; (8007708 <SD_CheckStatus+0x38>)
 80076f8:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 80076fa:	4b03      	ldr	r3, [pc, #12]	; (8007708 <SD_CheckStatus+0x38>)
 80076fc:	781b      	ldrb	r3, [r3, #0]
 80076fe:	b2db      	uxtb	r3, r3
}
 8007700:	4618      	mov	r0, r3
 8007702:	3708      	adds	r7, #8
 8007704:	46bd      	mov	sp, r7
 8007706:	bd80      	pop	{r7, pc}
 8007708:	20000009 	.word	0x20000009

0800770c <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800770c:	b580      	push	{r7, lr}
 800770e:	b082      	sub	sp, #8
 8007710:	af00      	add	r7, sp, #0
 8007712:	4603      	mov	r3, r0
 8007714:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;  
 8007716:	4b0b      	ldr	r3, [pc, #44]	; (8007744 <SD_initialize+0x38>)
 8007718:	2201      	movs	r2, #1
 800771a:	701a      	strb	r2, [r3, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800771c:	f7ff ff30 	bl	8007580 <BSP_SD_Init>
 8007720:	4603      	mov	r3, r0
 8007722:	2b00      	cmp	r3, #0
 8007724:	d107      	bne.n	8007736 <SD_initialize+0x2a>
  {
    Stat = SD_CheckStatus(lun);
 8007726:	79fb      	ldrb	r3, [r7, #7]
 8007728:	4618      	mov	r0, r3
 800772a:	f7ff ffd1 	bl	80076d0 <SD_CheckStatus>
 800772e:	4603      	mov	r3, r0
 8007730:	461a      	mov	r2, r3
 8007732:	4b04      	ldr	r3, [pc, #16]	; (8007744 <SD_initialize+0x38>)
 8007734:	701a      	strb	r2, [r3, #0]
  }

#else
  Stat = SD_CheckStatus(lun);
#endif
  return Stat;
 8007736:	4b03      	ldr	r3, [pc, #12]	; (8007744 <SD_initialize+0x38>)
 8007738:	781b      	ldrb	r3, [r3, #0]
 800773a:	b2db      	uxtb	r3, r3
}
 800773c:	4618      	mov	r0, r3
 800773e:	3708      	adds	r7, #8
 8007740:	46bd      	mov	sp, r7
 8007742:	bd80      	pop	{r7, pc}
 8007744:	20000009 	.word	0x20000009

08007748 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8007748:	b580      	push	{r7, lr}
 800774a:	b082      	sub	sp, #8
 800774c:	af00      	add	r7, sp, #0
 800774e:	4603      	mov	r3, r0
 8007750:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 8007752:	79fb      	ldrb	r3, [r7, #7]
 8007754:	4618      	mov	r0, r3
 8007756:	f7ff ffbb 	bl	80076d0 <SD_CheckStatus>
 800775a:	4603      	mov	r3, r0
}
 800775c:	4618      	mov	r0, r3
 800775e:	3708      	adds	r7, #8
 8007760:	46bd      	mov	sp, r7
 8007762:	bd80      	pop	{r7, pc}

08007764 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
              
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8007764:	b580      	push	{r7, lr}
 8007766:	b086      	sub	sp, #24
 8007768:	af00      	add	r7, sp, #0
 800776a:	60b9      	str	r1, [r7, #8]
 800776c:	607a      	str	r2, [r7, #4]
 800776e:	603b      	str	r3, [r7, #0]
 8007770:	4603      	mov	r3, r0
 8007772:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8007774:	2301      	movs	r3, #1
 8007776:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 8007778:	f04f 33ff 	mov.w	r3, #4294967295
 800777c:	683a      	ldr	r2, [r7, #0]
 800777e:	6879      	ldr	r1, [r7, #4]
 8007780:	68b8      	ldr	r0, [r7, #8]
 8007782:	f7ff ff23 	bl	80075cc <BSP_SD_ReadBlocks>
 8007786:	4603      	mov	r3, r0
 8007788:	2b00      	cmp	r3, #0
 800778a:	d107      	bne.n	800779c <SD_read+0x38>
                       (uint32_t) (sector),
                       count, SD_TIMEOUT) == MSD_OK)
  {
    /* wait until the read operation is finished */
    while(BSP_SD_GetCardState()!= MSD_OK)
 800778c:	bf00      	nop
 800778e:	f7ff ff59 	bl	8007644 <BSP_SD_GetCardState>
 8007792:	4603      	mov	r3, r0
 8007794:	2b00      	cmp	r3, #0
 8007796:	d1fa      	bne.n	800778e <SD_read+0x2a>
    {
    }
    res = RES_OK;
 8007798:	2300      	movs	r3, #0
 800779a:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 800779c:	7dfb      	ldrb	r3, [r7, #23]
}
 800779e:	4618      	mov	r0, r3
 80077a0:	3718      	adds	r7, #24
 80077a2:	46bd      	mov	sp, r7
 80077a4:	bd80      	pop	{r7, pc}

080077a6 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
              
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 80077a6:	b580      	push	{r7, lr}
 80077a8:	b086      	sub	sp, #24
 80077aa:	af00      	add	r7, sp, #0
 80077ac:	60b9      	str	r1, [r7, #8]
 80077ae:	607a      	str	r2, [r7, #4]
 80077b0:	603b      	str	r3, [r7, #0]
 80077b2:	4603      	mov	r3, r0
 80077b4:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 80077b6:	2301      	movs	r3, #1
 80077b8:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 80077ba:	f04f 33ff 	mov.w	r3, #4294967295
 80077be:	683a      	ldr	r2, [r7, #0]
 80077c0:	6879      	ldr	r1, [r7, #4]
 80077c2:	68b8      	ldr	r0, [r7, #8]
 80077c4:	f7ff ff20 	bl	8007608 <BSP_SD_WriteBlocks>
 80077c8:	4603      	mov	r3, r0
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d107      	bne.n	80077de <SD_write+0x38>
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 80077ce:	bf00      	nop
 80077d0:	f7ff ff38 	bl	8007644 <BSP_SD_GetCardState>
 80077d4:	4603      	mov	r3, r0
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d1fa      	bne.n	80077d0 <SD_write+0x2a>
    {
    }
    res = RES_OK;
 80077da:	2300      	movs	r3, #0
 80077dc:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 80077de:	7dfb      	ldrb	r3, [r7, #23]
}
 80077e0:	4618      	mov	r0, r3
 80077e2:	3718      	adds	r7, #24
 80077e4:	46bd      	mov	sp, r7
 80077e6:	bd80      	pop	{r7, pc}

080077e8 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 80077e8:	b580      	push	{r7, lr}
 80077ea:	b08c      	sub	sp, #48	; 0x30
 80077ec:	af00      	add	r7, sp, #0
 80077ee:	4603      	mov	r3, r0
 80077f0:	603a      	str	r2, [r7, #0]
 80077f2:	71fb      	strb	r3, [r7, #7]
 80077f4:	460b      	mov	r3, r1
 80077f6:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 80077f8:	2301      	movs	r3, #1
 80077fa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 80077fe:	4b25      	ldr	r3, [pc, #148]	; (8007894 <SD_ioctl+0xac>)
 8007800:	781b      	ldrb	r3, [r3, #0]
 8007802:	b2db      	uxtb	r3, r3
 8007804:	f003 0301 	and.w	r3, r3, #1
 8007808:	2b00      	cmp	r3, #0
 800780a:	d001      	beq.n	8007810 <SD_ioctl+0x28>
 800780c:	2303      	movs	r3, #3
 800780e:	e03c      	b.n	800788a <SD_ioctl+0xa2>

  switch (cmd)
 8007810:	79bb      	ldrb	r3, [r7, #6]
 8007812:	2b03      	cmp	r3, #3
 8007814:	d834      	bhi.n	8007880 <SD_ioctl+0x98>
 8007816:	a201      	add	r2, pc, #4	; (adr r2, 800781c <SD_ioctl+0x34>)
 8007818:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800781c:	0800782d 	.word	0x0800782d
 8007820:	08007835 	.word	0x08007835
 8007824:	0800784d 	.word	0x0800784d
 8007828:	08007867 	.word	0x08007867
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800782c:	2300      	movs	r3, #0
 800782e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8007832:	e028      	b.n	8007886 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8007834:	f107 030c 	add.w	r3, r7, #12
 8007838:	4618      	mov	r0, r3
 800783a:	f7ff ff13 	bl	8007664 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800783e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007840:	683b      	ldr	r3, [r7, #0]
 8007842:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8007844:	2300      	movs	r3, #0
 8007846:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800784a:	e01c      	b.n	8007886 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800784c:	f107 030c 	add.w	r3, r7, #12
 8007850:	4618      	mov	r0, r3
 8007852:	f7ff ff07 	bl	8007664 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8007856:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007858:	b29a      	uxth	r2, r3
 800785a:	683b      	ldr	r3, [r7, #0]
 800785c:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800785e:	2300      	movs	r3, #0
 8007860:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8007864:	e00f      	b.n	8007886 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8007866:	f107 030c 	add.w	r3, r7, #12
 800786a:	4618      	mov	r0, r3
 800786c:	f7ff fefa 	bl	8007664 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8007870:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007872:	0a5a      	lsrs	r2, r3, #9
 8007874:	683b      	ldr	r3, [r7, #0]
 8007876:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8007878:	2300      	movs	r3, #0
 800787a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800787e:	e002      	b.n	8007886 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8007880:	2304      	movs	r3, #4
 8007882:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 8007886:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800788a:	4618      	mov	r0, r3
 800788c:	3730      	adds	r7, #48	; 0x30
 800788e:	46bd      	mov	sp, r7
 8007890:	bd80      	pop	{r7, pc}
 8007892:	bf00      	nop
 8007894:	20000009 	.word	0x20000009

08007898 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8007898:	b480      	push	{r7}
 800789a:	b087      	sub	sp, #28
 800789c:	af00      	add	r7, sp, #0
 800789e:	60f8      	str	r0, [r7, #12]
 80078a0:	60b9      	str	r1, [r7, #8]
 80078a2:	4613      	mov	r3, r2
 80078a4:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80078a6:	2301      	movs	r3, #1
 80078a8:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80078aa:	2300      	movs	r3, #0
 80078ac:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80078ae:	4b1f      	ldr	r3, [pc, #124]	; (800792c <FATFS_LinkDriverEx+0x94>)
 80078b0:	7a5b      	ldrb	r3, [r3, #9]
 80078b2:	b2db      	uxtb	r3, r3
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d131      	bne.n	800791c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80078b8:	4b1c      	ldr	r3, [pc, #112]	; (800792c <FATFS_LinkDriverEx+0x94>)
 80078ba:	7a5b      	ldrb	r3, [r3, #9]
 80078bc:	b2db      	uxtb	r3, r3
 80078be:	461a      	mov	r2, r3
 80078c0:	4b1a      	ldr	r3, [pc, #104]	; (800792c <FATFS_LinkDriverEx+0x94>)
 80078c2:	2100      	movs	r1, #0
 80078c4:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80078c6:	4b19      	ldr	r3, [pc, #100]	; (800792c <FATFS_LinkDriverEx+0x94>)
 80078c8:	7a5b      	ldrb	r3, [r3, #9]
 80078ca:	b2db      	uxtb	r3, r3
 80078cc:	4a17      	ldr	r2, [pc, #92]	; (800792c <FATFS_LinkDriverEx+0x94>)
 80078ce:	009b      	lsls	r3, r3, #2
 80078d0:	4413      	add	r3, r2
 80078d2:	68fa      	ldr	r2, [r7, #12]
 80078d4:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80078d6:	4b15      	ldr	r3, [pc, #84]	; (800792c <FATFS_LinkDriverEx+0x94>)
 80078d8:	7a5b      	ldrb	r3, [r3, #9]
 80078da:	b2db      	uxtb	r3, r3
 80078dc:	461a      	mov	r2, r3
 80078de:	4b13      	ldr	r3, [pc, #76]	; (800792c <FATFS_LinkDriverEx+0x94>)
 80078e0:	4413      	add	r3, r2
 80078e2:	79fa      	ldrb	r2, [r7, #7]
 80078e4:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80078e6:	4b11      	ldr	r3, [pc, #68]	; (800792c <FATFS_LinkDriverEx+0x94>)
 80078e8:	7a5b      	ldrb	r3, [r3, #9]
 80078ea:	b2db      	uxtb	r3, r3
 80078ec:	1c5a      	adds	r2, r3, #1
 80078ee:	b2d1      	uxtb	r1, r2
 80078f0:	4a0e      	ldr	r2, [pc, #56]	; (800792c <FATFS_LinkDriverEx+0x94>)
 80078f2:	7251      	strb	r1, [r2, #9]
 80078f4:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80078f6:	7dbb      	ldrb	r3, [r7, #22]
 80078f8:	3330      	adds	r3, #48	; 0x30
 80078fa:	b2da      	uxtb	r2, r3
 80078fc:	68bb      	ldr	r3, [r7, #8]
 80078fe:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8007900:	68bb      	ldr	r3, [r7, #8]
 8007902:	3301      	adds	r3, #1
 8007904:	223a      	movs	r2, #58	; 0x3a
 8007906:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8007908:	68bb      	ldr	r3, [r7, #8]
 800790a:	3302      	adds	r3, #2
 800790c:	222f      	movs	r2, #47	; 0x2f
 800790e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8007910:	68bb      	ldr	r3, [r7, #8]
 8007912:	3303      	adds	r3, #3
 8007914:	2200      	movs	r2, #0
 8007916:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8007918:	2300      	movs	r3, #0
 800791a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800791c:	7dfb      	ldrb	r3, [r7, #23]
}
 800791e:	4618      	mov	r0, r3
 8007920:	371c      	adds	r7, #28
 8007922:	46bd      	mov	sp, r7
 8007924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007928:	4770      	bx	lr
 800792a:	bf00      	nop
 800792c:	20000208 	.word	0x20000208

08007930 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8007930:	b580      	push	{r7, lr}
 8007932:	b082      	sub	sp, #8
 8007934:	af00      	add	r7, sp, #0
 8007936:	6078      	str	r0, [r7, #4]
 8007938:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800793a:	2200      	movs	r2, #0
 800793c:	6839      	ldr	r1, [r7, #0]
 800793e:	6878      	ldr	r0, [r7, #4]
 8007940:	f7ff ffaa 	bl	8007898 <FATFS_LinkDriverEx>
 8007944:	4603      	mov	r3, r0
}
 8007946:	4618      	mov	r0, r3
 8007948:	3708      	adds	r7, #8
 800794a:	46bd      	mov	sp, r7
 800794c:	bd80      	pop	{r7, pc}
	...

08007950 <__errno>:
 8007950:	4b01      	ldr	r3, [pc, #4]	; (8007958 <__errno+0x8>)
 8007952:	6818      	ldr	r0, [r3, #0]
 8007954:	4770      	bx	lr
 8007956:	bf00      	nop
 8007958:	2000000c 	.word	0x2000000c

0800795c <__libc_init_array>:
 800795c:	b570      	push	{r4, r5, r6, lr}
 800795e:	4e0d      	ldr	r6, [pc, #52]	; (8007994 <__libc_init_array+0x38>)
 8007960:	4c0d      	ldr	r4, [pc, #52]	; (8007998 <__libc_init_array+0x3c>)
 8007962:	1ba4      	subs	r4, r4, r6
 8007964:	10a4      	asrs	r4, r4, #2
 8007966:	2500      	movs	r5, #0
 8007968:	42a5      	cmp	r5, r4
 800796a:	d109      	bne.n	8007980 <__libc_init_array+0x24>
 800796c:	4e0b      	ldr	r6, [pc, #44]	; (800799c <__libc_init_array+0x40>)
 800796e:	4c0c      	ldr	r4, [pc, #48]	; (80079a0 <__libc_init_array+0x44>)
 8007970:	f002 fd66 	bl	800a440 <_init>
 8007974:	1ba4      	subs	r4, r4, r6
 8007976:	10a4      	asrs	r4, r4, #2
 8007978:	2500      	movs	r5, #0
 800797a:	42a5      	cmp	r5, r4
 800797c:	d105      	bne.n	800798a <__libc_init_array+0x2e>
 800797e:	bd70      	pop	{r4, r5, r6, pc}
 8007980:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007984:	4798      	blx	r3
 8007986:	3501      	adds	r5, #1
 8007988:	e7ee      	b.n	8007968 <__libc_init_array+0xc>
 800798a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800798e:	4798      	blx	r3
 8007990:	3501      	adds	r5, #1
 8007992:	e7f2      	b.n	800797a <__libc_init_array+0x1e>
 8007994:	0800a7c8 	.word	0x0800a7c8
 8007998:	0800a7c8 	.word	0x0800a7c8
 800799c:	0800a7c8 	.word	0x0800a7c8
 80079a0:	0800a7cc 	.word	0x0800a7cc

080079a4 <memset>:
 80079a4:	4402      	add	r2, r0
 80079a6:	4603      	mov	r3, r0
 80079a8:	4293      	cmp	r3, r2
 80079aa:	d100      	bne.n	80079ae <memset+0xa>
 80079ac:	4770      	bx	lr
 80079ae:	f803 1b01 	strb.w	r1, [r3], #1
 80079b2:	e7f9      	b.n	80079a8 <memset+0x4>

080079b4 <__cvt>:
 80079b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80079b8:	ec55 4b10 	vmov	r4, r5, d0
 80079bc:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80079be:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80079c2:	2d00      	cmp	r5, #0
 80079c4:	460e      	mov	r6, r1
 80079c6:	4691      	mov	r9, r2
 80079c8:	4619      	mov	r1, r3
 80079ca:	bfb8      	it	lt
 80079cc:	4622      	movlt	r2, r4
 80079ce:	462b      	mov	r3, r5
 80079d0:	f027 0720 	bic.w	r7, r7, #32
 80079d4:	bfbb      	ittet	lt
 80079d6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80079da:	461d      	movlt	r5, r3
 80079dc:	2300      	movge	r3, #0
 80079de:	232d      	movlt	r3, #45	; 0x2d
 80079e0:	bfb8      	it	lt
 80079e2:	4614      	movlt	r4, r2
 80079e4:	2f46      	cmp	r7, #70	; 0x46
 80079e6:	700b      	strb	r3, [r1, #0]
 80079e8:	d004      	beq.n	80079f4 <__cvt+0x40>
 80079ea:	2f45      	cmp	r7, #69	; 0x45
 80079ec:	d100      	bne.n	80079f0 <__cvt+0x3c>
 80079ee:	3601      	adds	r6, #1
 80079f0:	2102      	movs	r1, #2
 80079f2:	e000      	b.n	80079f6 <__cvt+0x42>
 80079f4:	2103      	movs	r1, #3
 80079f6:	ab03      	add	r3, sp, #12
 80079f8:	9301      	str	r3, [sp, #4]
 80079fa:	ab02      	add	r3, sp, #8
 80079fc:	9300      	str	r3, [sp, #0]
 80079fe:	4632      	mov	r2, r6
 8007a00:	4653      	mov	r3, sl
 8007a02:	ec45 4b10 	vmov	d0, r4, r5
 8007a06:	f000 fe1b 	bl	8008640 <_dtoa_r>
 8007a0a:	2f47      	cmp	r7, #71	; 0x47
 8007a0c:	4680      	mov	r8, r0
 8007a0e:	d102      	bne.n	8007a16 <__cvt+0x62>
 8007a10:	f019 0f01 	tst.w	r9, #1
 8007a14:	d026      	beq.n	8007a64 <__cvt+0xb0>
 8007a16:	2f46      	cmp	r7, #70	; 0x46
 8007a18:	eb08 0906 	add.w	r9, r8, r6
 8007a1c:	d111      	bne.n	8007a42 <__cvt+0x8e>
 8007a1e:	f898 3000 	ldrb.w	r3, [r8]
 8007a22:	2b30      	cmp	r3, #48	; 0x30
 8007a24:	d10a      	bne.n	8007a3c <__cvt+0x88>
 8007a26:	2200      	movs	r2, #0
 8007a28:	2300      	movs	r3, #0
 8007a2a:	4620      	mov	r0, r4
 8007a2c:	4629      	mov	r1, r5
 8007a2e:	f7f9 f84b 	bl	8000ac8 <__aeabi_dcmpeq>
 8007a32:	b918      	cbnz	r0, 8007a3c <__cvt+0x88>
 8007a34:	f1c6 0601 	rsb	r6, r6, #1
 8007a38:	f8ca 6000 	str.w	r6, [sl]
 8007a3c:	f8da 3000 	ldr.w	r3, [sl]
 8007a40:	4499      	add	r9, r3
 8007a42:	2200      	movs	r2, #0
 8007a44:	2300      	movs	r3, #0
 8007a46:	4620      	mov	r0, r4
 8007a48:	4629      	mov	r1, r5
 8007a4a:	f7f9 f83d 	bl	8000ac8 <__aeabi_dcmpeq>
 8007a4e:	b938      	cbnz	r0, 8007a60 <__cvt+0xac>
 8007a50:	2230      	movs	r2, #48	; 0x30
 8007a52:	9b03      	ldr	r3, [sp, #12]
 8007a54:	454b      	cmp	r3, r9
 8007a56:	d205      	bcs.n	8007a64 <__cvt+0xb0>
 8007a58:	1c59      	adds	r1, r3, #1
 8007a5a:	9103      	str	r1, [sp, #12]
 8007a5c:	701a      	strb	r2, [r3, #0]
 8007a5e:	e7f8      	b.n	8007a52 <__cvt+0x9e>
 8007a60:	f8cd 900c 	str.w	r9, [sp, #12]
 8007a64:	9b03      	ldr	r3, [sp, #12]
 8007a66:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007a68:	eba3 0308 	sub.w	r3, r3, r8
 8007a6c:	4640      	mov	r0, r8
 8007a6e:	6013      	str	r3, [r2, #0]
 8007a70:	b004      	add	sp, #16
 8007a72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08007a76 <__exponent>:
 8007a76:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007a78:	2900      	cmp	r1, #0
 8007a7a:	4604      	mov	r4, r0
 8007a7c:	bfba      	itte	lt
 8007a7e:	4249      	neglt	r1, r1
 8007a80:	232d      	movlt	r3, #45	; 0x2d
 8007a82:	232b      	movge	r3, #43	; 0x2b
 8007a84:	2909      	cmp	r1, #9
 8007a86:	f804 2b02 	strb.w	r2, [r4], #2
 8007a8a:	7043      	strb	r3, [r0, #1]
 8007a8c:	dd20      	ble.n	8007ad0 <__exponent+0x5a>
 8007a8e:	f10d 0307 	add.w	r3, sp, #7
 8007a92:	461f      	mov	r7, r3
 8007a94:	260a      	movs	r6, #10
 8007a96:	fb91 f5f6 	sdiv	r5, r1, r6
 8007a9a:	fb06 1115 	mls	r1, r6, r5, r1
 8007a9e:	3130      	adds	r1, #48	; 0x30
 8007aa0:	2d09      	cmp	r5, #9
 8007aa2:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007aa6:	f103 32ff 	add.w	r2, r3, #4294967295
 8007aaa:	4629      	mov	r1, r5
 8007aac:	dc09      	bgt.n	8007ac2 <__exponent+0x4c>
 8007aae:	3130      	adds	r1, #48	; 0x30
 8007ab0:	3b02      	subs	r3, #2
 8007ab2:	f802 1c01 	strb.w	r1, [r2, #-1]
 8007ab6:	42bb      	cmp	r3, r7
 8007ab8:	4622      	mov	r2, r4
 8007aba:	d304      	bcc.n	8007ac6 <__exponent+0x50>
 8007abc:	1a10      	subs	r0, r2, r0
 8007abe:	b003      	add	sp, #12
 8007ac0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007ac2:	4613      	mov	r3, r2
 8007ac4:	e7e7      	b.n	8007a96 <__exponent+0x20>
 8007ac6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007aca:	f804 2b01 	strb.w	r2, [r4], #1
 8007ace:	e7f2      	b.n	8007ab6 <__exponent+0x40>
 8007ad0:	2330      	movs	r3, #48	; 0x30
 8007ad2:	4419      	add	r1, r3
 8007ad4:	7083      	strb	r3, [r0, #2]
 8007ad6:	1d02      	adds	r2, r0, #4
 8007ad8:	70c1      	strb	r1, [r0, #3]
 8007ada:	e7ef      	b.n	8007abc <__exponent+0x46>

08007adc <_printf_float>:
 8007adc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ae0:	b08d      	sub	sp, #52	; 0x34
 8007ae2:	460c      	mov	r4, r1
 8007ae4:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8007ae8:	4616      	mov	r6, r2
 8007aea:	461f      	mov	r7, r3
 8007aec:	4605      	mov	r5, r0
 8007aee:	f001 fcd9 	bl	80094a4 <_localeconv_r>
 8007af2:	6803      	ldr	r3, [r0, #0]
 8007af4:	9304      	str	r3, [sp, #16]
 8007af6:	4618      	mov	r0, r3
 8007af8:	f7f8 fb6a 	bl	80001d0 <strlen>
 8007afc:	2300      	movs	r3, #0
 8007afe:	930a      	str	r3, [sp, #40]	; 0x28
 8007b00:	f8d8 3000 	ldr.w	r3, [r8]
 8007b04:	9005      	str	r0, [sp, #20]
 8007b06:	3307      	adds	r3, #7
 8007b08:	f023 0307 	bic.w	r3, r3, #7
 8007b0c:	f103 0208 	add.w	r2, r3, #8
 8007b10:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007b14:	f8d4 b000 	ldr.w	fp, [r4]
 8007b18:	f8c8 2000 	str.w	r2, [r8]
 8007b1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b20:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007b24:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8007b28:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007b2c:	9307      	str	r3, [sp, #28]
 8007b2e:	f8cd 8018 	str.w	r8, [sp, #24]
 8007b32:	f04f 32ff 	mov.w	r2, #4294967295
 8007b36:	4ba7      	ldr	r3, [pc, #668]	; (8007dd4 <_printf_float+0x2f8>)
 8007b38:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007b3c:	f7f8 fff6 	bl	8000b2c <__aeabi_dcmpun>
 8007b40:	bb70      	cbnz	r0, 8007ba0 <_printf_float+0xc4>
 8007b42:	f04f 32ff 	mov.w	r2, #4294967295
 8007b46:	4ba3      	ldr	r3, [pc, #652]	; (8007dd4 <_printf_float+0x2f8>)
 8007b48:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007b4c:	f7f8 ffd0 	bl	8000af0 <__aeabi_dcmple>
 8007b50:	bb30      	cbnz	r0, 8007ba0 <_printf_float+0xc4>
 8007b52:	2200      	movs	r2, #0
 8007b54:	2300      	movs	r3, #0
 8007b56:	4640      	mov	r0, r8
 8007b58:	4649      	mov	r1, r9
 8007b5a:	f7f8 ffbf 	bl	8000adc <__aeabi_dcmplt>
 8007b5e:	b110      	cbz	r0, 8007b66 <_printf_float+0x8a>
 8007b60:	232d      	movs	r3, #45	; 0x2d
 8007b62:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007b66:	4a9c      	ldr	r2, [pc, #624]	; (8007dd8 <_printf_float+0x2fc>)
 8007b68:	4b9c      	ldr	r3, [pc, #624]	; (8007ddc <_printf_float+0x300>)
 8007b6a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8007b6e:	bf8c      	ite	hi
 8007b70:	4690      	movhi	r8, r2
 8007b72:	4698      	movls	r8, r3
 8007b74:	2303      	movs	r3, #3
 8007b76:	f02b 0204 	bic.w	r2, fp, #4
 8007b7a:	6123      	str	r3, [r4, #16]
 8007b7c:	6022      	str	r2, [r4, #0]
 8007b7e:	f04f 0900 	mov.w	r9, #0
 8007b82:	9700      	str	r7, [sp, #0]
 8007b84:	4633      	mov	r3, r6
 8007b86:	aa0b      	add	r2, sp, #44	; 0x2c
 8007b88:	4621      	mov	r1, r4
 8007b8a:	4628      	mov	r0, r5
 8007b8c:	f000 f9e6 	bl	8007f5c <_printf_common>
 8007b90:	3001      	adds	r0, #1
 8007b92:	f040 808d 	bne.w	8007cb0 <_printf_float+0x1d4>
 8007b96:	f04f 30ff 	mov.w	r0, #4294967295
 8007b9a:	b00d      	add	sp, #52	; 0x34
 8007b9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ba0:	4642      	mov	r2, r8
 8007ba2:	464b      	mov	r3, r9
 8007ba4:	4640      	mov	r0, r8
 8007ba6:	4649      	mov	r1, r9
 8007ba8:	f7f8 ffc0 	bl	8000b2c <__aeabi_dcmpun>
 8007bac:	b110      	cbz	r0, 8007bb4 <_printf_float+0xd8>
 8007bae:	4a8c      	ldr	r2, [pc, #560]	; (8007de0 <_printf_float+0x304>)
 8007bb0:	4b8c      	ldr	r3, [pc, #560]	; (8007de4 <_printf_float+0x308>)
 8007bb2:	e7da      	b.n	8007b6a <_printf_float+0x8e>
 8007bb4:	6861      	ldr	r1, [r4, #4]
 8007bb6:	1c4b      	adds	r3, r1, #1
 8007bb8:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8007bbc:	a80a      	add	r0, sp, #40	; 0x28
 8007bbe:	d13e      	bne.n	8007c3e <_printf_float+0x162>
 8007bc0:	2306      	movs	r3, #6
 8007bc2:	6063      	str	r3, [r4, #4]
 8007bc4:	2300      	movs	r3, #0
 8007bc6:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8007bca:	ab09      	add	r3, sp, #36	; 0x24
 8007bcc:	9300      	str	r3, [sp, #0]
 8007bce:	ec49 8b10 	vmov	d0, r8, r9
 8007bd2:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007bd6:	6022      	str	r2, [r4, #0]
 8007bd8:	f8cd a004 	str.w	sl, [sp, #4]
 8007bdc:	6861      	ldr	r1, [r4, #4]
 8007bde:	4628      	mov	r0, r5
 8007be0:	f7ff fee8 	bl	80079b4 <__cvt>
 8007be4:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8007be8:	2b47      	cmp	r3, #71	; 0x47
 8007bea:	4680      	mov	r8, r0
 8007bec:	d109      	bne.n	8007c02 <_printf_float+0x126>
 8007bee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007bf0:	1cd8      	adds	r0, r3, #3
 8007bf2:	db02      	blt.n	8007bfa <_printf_float+0x11e>
 8007bf4:	6862      	ldr	r2, [r4, #4]
 8007bf6:	4293      	cmp	r3, r2
 8007bf8:	dd47      	ble.n	8007c8a <_printf_float+0x1ae>
 8007bfa:	f1aa 0a02 	sub.w	sl, sl, #2
 8007bfe:	fa5f fa8a 	uxtb.w	sl, sl
 8007c02:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8007c06:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007c08:	d824      	bhi.n	8007c54 <_printf_float+0x178>
 8007c0a:	3901      	subs	r1, #1
 8007c0c:	4652      	mov	r2, sl
 8007c0e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007c12:	9109      	str	r1, [sp, #36]	; 0x24
 8007c14:	f7ff ff2f 	bl	8007a76 <__exponent>
 8007c18:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007c1a:	1813      	adds	r3, r2, r0
 8007c1c:	2a01      	cmp	r2, #1
 8007c1e:	4681      	mov	r9, r0
 8007c20:	6123      	str	r3, [r4, #16]
 8007c22:	dc02      	bgt.n	8007c2a <_printf_float+0x14e>
 8007c24:	6822      	ldr	r2, [r4, #0]
 8007c26:	07d1      	lsls	r1, r2, #31
 8007c28:	d501      	bpl.n	8007c2e <_printf_float+0x152>
 8007c2a:	3301      	adds	r3, #1
 8007c2c:	6123      	str	r3, [r4, #16]
 8007c2e:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d0a5      	beq.n	8007b82 <_printf_float+0xa6>
 8007c36:	232d      	movs	r3, #45	; 0x2d
 8007c38:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007c3c:	e7a1      	b.n	8007b82 <_printf_float+0xa6>
 8007c3e:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8007c42:	f000 8177 	beq.w	8007f34 <_printf_float+0x458>
 8007c46:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8007c4a:	d1bb      	bne.n	8007bc4 <_printf_float+0xe8>
 8007c4c:	2900      	cmp	r1, #0
 8007c4e:	d1b9      	bne.n	8007bc4 <_printf_float+0xe8>
 8007c50:	2301      	movs	r3, #1
 8007c52:	e7b6      	b.n	8007bc2 <_printf_float+0xe6>
 8007c54:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8007c58:	d119      	bne.n	8007c8e <_printf_float+0x1b2>
 8007c5a:	2900      	cmp	r1, #0
 8007c5c:	6863      	ldr	r3, [r4, #4]
 8007c5e:	dd0c      	ble.n	8007c7a <_printf_float+0x19e>
 8007c60:	6121      	str	r1, [r4, #16]
 8007c62:	b913      	cbnz	r3, 8007c6a <_printf_float+0x18e>
 8007c64:	6822      	ldr	r2, [r4, #0]
 8007c66:	07d2      	lsls	r2, r2, #31
 8007c68:	d502      	bpl.n	8007c70 <_printf_float+0x194>
 8007c6a:	3301      	adds	r3, #1
 8007c6c:	440b      	add	r3, r1
 8007c6e:	6123      	str	r3, [r4, #16]
 8007c70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c72:	65a3      	str	r3, [r4, #88]	; 0x58
 8007c74:	f04f 0900 	mov.w	r9, #0
 8007c78:	e7d9      	b.n	8007c2e <_printf_float+0x152>
 8007c7a:	b913      	cbnz	r3, 8007c82 <_printf_float+0x1a6>
 8007c7c:	6822      	ldr	r2, [r4, #0]
 8007c7e:	07d0      	lsls	r0, r2, #31
 8007c80:	d501      	bpl.n	8007c86 <_printf_float+0x1aa>
 8007c82:	3302      	adds	r3, #2
 8007c84:	e7f3      	b.n	8007c6e <_printf_float+0x192>
 8007c86:	2301      	movs	r3, #1
 8007c88:	e7f1      	b.n	8007c6e <_printf_float+0x192>
 8007c8a:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8007c8e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8007c92:	4293      	cmp	r3, r2
 8007c94:	db05      	blt.n	8007ca2 <_printf_float+0x1c6>
 8007c96:	6822      	ldr	r2, [r4, #0]
 8007c98:	6123      	str	r3, [r4, #16]
 8007c9a:	07d1      	lsls	r1, r2, #31
 8007c9c:	d5e8      	bpl.n	8007c70 <_printf_float+0x194>
 8007c9e:	3301      	adds	r3, #1
 8007ca0:	e7e5      	b.n	8007c6e <_printf_float+0x192>
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	bfd4      	ite	le
 8007ca6:	f1c3 0302 	rsble	r3, r3, #2
 8007caa:	2301      	movgt	r3, #1
 8007cac:	4413      	add	r3, r2
 8007cae:	e7de      	b.n	8007c6e <_printf_float+0x192>
 8007cb0:	6823      	ldr	r3, [r4, #0]
 8007cb2:	055a      	lsls	r2, r3, #21
 8007cb4:	d407      	bmi.n	8007cc6 <_printf_float+0x1ea>
 8007cb6:	6923      	ldr	r3, [r4, #16]
 8007cb8:	4642      	mov	r2, r8
 8007cba:	4631      	mov	r1, r6
 8007cbc:	4628      	mov	r0, r5
 8007cbe:	47b8      	blx	r7
 8007cc0:	3001      	adds	r0, #1
 8007cc2:	d12b      	bne.n	8007d1c <_printf_float+0x240>
 8007cc4:	e767      	b.n	8007b96 <_printf_float+0xba>
 8007cc6:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8007cca:	f240 80dc 	bls.w	8007e86 <_printf_float+0x3aa>
 8007cce:	2200      	movs	r2, #0
 8007cd0:	2300      	movs	r3, #0
 8007cd2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007cd6:	f7f8 fef7 	bl	8000ac8 <__aeabi_dcmpeq>
 8007cda:	2800      	cmp	r0, #0
 8007cdc:	d033      	beq.n	8007d46 <_printf_float+0x26a>
 8007cde:	2301      	movs	r3, #1
 8007ce0:	4a41      	ldr	r2, [pc, #260]	; (8007de8 <_printf_float+0x30c>)
 8007ce2:	4631      	mov	r1, r6
 8007ce4:	4628      	mov	r0, r5
 8007ce6:	47b8      	blx	r7
 8007ce8:	3001      	adds	r0, #1
 8007cea:	f43f af54 	beq.w	8007b96 <_printf_float+0xba>
 8007cee:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007cf2:	429a      	cmp	r2, r3
 8007cf4:	db02      	blt.n	8007cfc <_printf_float+0x220>
 8007cf6:	6823      	ldr	r3, [r4, #0]
 8007cf8:	07d8      	lsls	r0, r3, #31
 8007cfa:	d50f      	bpl.n	8007d1c <_printf_float+0x240>
 8007cfc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007d00:	4631      	mov	r1, r6
 8007d02:	4628      	mov	r0, r5
 8007d04:	47b8      	blx	r7
 8007d06:	3001      	adds	r0, #1
 8007d08:	f43f af45 	beq.w	8007b96 <_printf_float+0xba>
 8007d0c:	f04f 0800 	mov.w	r8, #0
 8007d10:	f104 091a 	add.w	r9, r4, #26
 8007d14:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d16:	3b01      	subs	r3, #1
 8007d18:	4543      	cmp	r3, r8
 8007d1a:	dc09      	bgt.n	8007d30 <_printf_float+0x254>
 8007d1c:	6823      	ldr	r3, [r4, #0]
 8007d1e:	079b      	lsls	r3, r3, #30
 8007d20:	f100 8103 	bmi.w	8007f2a <_printf_float+0x44e>
 8007d24:	68e0      	ldr	r0, [r4, #12]
 8007d26:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007d28:	4298      	cmp	r0, r3
 8007d2a:	bfb8      	it	lt
 8007d2c:	4618      	movlt	r0, r3
 8007d2e:	e734      	b.n	8007b9a <_printf_float+0xbe>
 8007d30:	2301      	movs	r3, #1
 8007d32:	464a      	mov	r2, r9
 8007d34:	4631      	mov	r1, r6
 8007d36:	4628      	mov	r0, r5
 8007d38:	47b8      	blx	r7
 8007d3a:	3001      	adds	r0, #1
 8007d3c:	f43f af2b 	beq.w	8007b96 <_printf_float+0xba>
 8007d40:	f108 0801 	add.w	r8, r8, #1
 8007d44:	e7e6      	b.n	8007d14 <_printf_float+0x238>
 8007d46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	dc2b      	bgt.n	8007da4 <_printf_float+0x2c8>
 8007d4c:	2301      	movs	r3, #1
 8007d4e:	4a26      	ldr	r2, [pc, #152]	; (8007de8 <_printf_float+0x30c>)
 8007d50:	4631      	mov	r1, r6
 8007d52:	4628      	mov	r0, r5
 8007d54:	47b8      	blx	r7
 8007d56:	3001      	adds	r0, #1
 8007d58:	f43f af1d 	beq.w	8007b96 <_printf_float+0xba>
 8007d5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d5e:	b923      	cbnz	r3, 8007d6a <_printf_float+0x28e>
 8007d60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d62:	b913      	cbnz	r3, 8007d6a <_printf_float+0x28e>
 8007d64:	6823      	ldr	r3, [r4, #0]
 8007d66:	07d9      	lsls	r1, r3, #31
 8007d68:	d5d8      	bpl.n	8007d1c <_printf_float+0x240>
 8007d6a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007d6e:	4631      	mov	r1, r6
 8007d70:	4628      	mov	r0, r5
 8007d72:	47b8      	blx	r7
 8007d74:	3001      	adds	r0, #1
 8007d76:	f43f af0e 	beq.w	8007b96 <_printf_float+0xba>
 8007d7a:	f04f 0900 	mov.w	r9, #0
 8007d7e:	f104 0a1a 	add.w	sl, r4, #26
 8007d82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d84:	425b      	negs	r3, r3
 8007d86:	454b      	cmp	r3, r9
 8007d88:	dc01      	bgt.n	8007d8e <_printf_float+0x2b2>
 8007d8a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d8c:	e794      	b.n	8007cb8 <_printf_float+0x1dc>
 8007d8e:	2301      	movs	r3, #1
 8007d90:	4652      	mov	r2, sl
 8007d92:	4631      	mov	r1, r6
 8007d94:	4628      	mov	r0, r5
 8007d96:	47b8      	blx	r7
 8007d98:	3001      	adds	r0, #1
 8007d9a:	f43f aefc 	beq.w	8007b96 <_printf_float+0xba>
 8007d9e:	f109 0901 	add.w	r9, r9, #1
 8007da2:	e7ee      	b.n	8007d82 <_printf_float+0x2a6>
 8007da4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007da6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007da8:	429a      	cmp	r2, r3
 8007daa:	bfa8      	it	ge
 8007dac:	461a      	movge	r2, r3
 8007dae:	2a00      	cmp	r2, #0
 8007db0:	4691      	mov	r9, r2
 8007db2:	dd07      	ble.n	8007dc4 <_printf_float+0x2e8>
 8007db4:	4613      	mov	r3, r2
 8007db6:	4631      	mov	r1, r6
 8007db8:	4642      	mov	r2, r8
 8007dba:	4628      	mov	r0, r5
 8007dbc:	47b8      	blx	r7
 8007dbe:	3001      	adds	r0, #1
 8007dc0:	f43f aee9 	beq.w	8007b96 <_printf_float+0xba>
 8007dc4:	f104 031a 	add.w	r3, r4, #26
 8007dc8:	f04f 0b00 	mov.w	fp, #0
 8007dcc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007dd0:	9306      	str	r3, [sp, #24]
 8007dd2:	e015      	b.n	8007e00 <_printf_float+0x324>
 8007dd4:	7fefffff 	.word	0x7fefffff
 8007dd8:	0800a504 	.word	0x0800a504
 8007ddc:	0800a500 	.word	0x0800a500
 8007de0:	0800a50c 	.word	0x0800a50c
 8007de4:	0800a508 	.word	0x0800a508
 8007de8:	0800a510 	.word	0x0800a510
 8007dec:	2301      	movs	r3, #1
 8007dee:	9a06      	ldr	r2, [sp, #24]
 8007df0:	4631      	mov	r1, r6
 8007df2:	4628      	mov	r0, r5
 8007df4:	47b8      	blx	r7
 8007df6:	3001      	adds	r0, #1
 8007df8:	f43f aecd 	beq.w	8007b96 <_printf_float+0xba>
 8007dfc:	f10b 0b01 	add.w	fp, fp, #1
 8007e00:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8007e04:	ebaa 0309 	sub.w	r3, sl, r9
 8007e08:	455b      	cmp	r3, fp
 8007e0a:	dcef      	bgt.n	8007dec <_printf_float+0x310>
 8007e0c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007e10:	429a      	cmp	r2, r3
 8007e12:	44d0      	add	r8, sl
 8007e14:	db15      	blt.n	8007e42 <_printf_float+0x366>
 8007e16:	6823      	ldr	r3, [r4, #0]
 8007e18:	07da      	lsls	r2, r3, #31
 8007e1a:	d412      	bmi.n	8007e42 <_printf_float+0x366>
 8007e1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e1e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007e20:	eba3 020a 	sub.w	r2, r3, sl
 8007e24:	eba3 0a01 	sub.w	sl, r3, r1
 8007e28:	4592      	cmp	sl, r2
 8007e2a:	bfa8      	it	ge
 8007e2c:	4692      	movge	sl, r2
 8007e2e:	f1ba 0f00 	cmp.w	sl, #0
 8007e32:	dc0e      	bgt.n	8007e52 <_printf_float+0x376>
 8007e34:	f04f 0800 	mov.w	r8, #0
 8007e38:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007e3c:	f104 091a 	add.w	r9, r4, #26
 8007e40:	e019      	b.n	8007e76 <_printf_float+0x39a>
 8007e42:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007e46:	4631      	mov	r1, r6
 8007e48:	4628      	mov	r0, r5
 8007e4a:	47b8      	blx	r7
 8007e4c:	3001      	adds	r0, #1
 8007e4e:	d1e5      	bne.n	8007e1c <_printf_float+0x340>
 8007e50:	e6a1      	b.n	8007b96 <_printf_float+0xba>
 8007e52:	4653      	mov	r3, sl
 8007e54:	4642      	mov	r2, r8
 8007e56:	4631      	mov	r1, r6
 8007e58:	4628      	mov	r0, r5
 8007e5a:	47b8      	blx	r7
 8007e5c:	3001      	adds	r0, #1
 8007e5e:	d1e9      	bne.n	8007e34 <_printf_float+0x358>
 8007e60:	e699      	b.n	8007b96 <_printf_float+0xba>
 8007e62:	2301      	movs	r3, #1
 8007e64:	464a      	mov	r2, r9
 8007e66:	4631      	mov	r1, r6
 8007e68:	4628      	mov	r0, r5
 8007e6a:	47b8      	blx	r7
 8007e6c:	3001      	adds	r0, #1
 8007e6e:	f43f ae92 	beq.w	8007b96 <_printf_float+0xba>
 8007e72:	f108 0801 	add.w	r8, r8, #1
 8007e76:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007e7a:	1a9b      	subs	r3, r3, r2
 8007e7c:	eba3 030a 	sub.w	r3, r3, sl
 8007e80:	4543      	cmp	r3, r8
 8007e82:	dcee      	bgt.n	8007e62 <_printf_float+0x386>
 8007e84:	e74a      	b.n	8007d1c <_printf_float+0x240>
 8007e86:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007e88:	2a01      	cmp	r2, #1
 8007e8a:	dc01      	bgt.n	8007e90 <_printf_float+0x3b4>
 8007e8c:	07db      	lsls	r3, r3, #31
 8007e8e:	d53a      	bpl.n	8007f06 <_printf_float+0x42a>
 8007e90:	2301      	movs	r3, #1
 8007e92:	4642      	mov	r2, r8
 8007e94:	4631      	mov	r1, r6
 8007e96:	4628      	mov	r0, r5
 8007e98:	47b8      	blx	r7
 8007e9a:	3001      	adds	r0, #1
 8007e9c:	f43f ae7b 	beq.w	8007b96 <_printf_float+0xba>
 8007ea0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007ea4:	4631      	mov	r1, r6
 8007ea6:	4628      	mov	r0, r5
 8007ea8:	47b8      	blx	r7
 8007eaa:	3001      	adds	r0, #1
 8007eac:	f108 0801 	add.w	r8, r8, #1
 8007eb0:	f43f ae71 	beq.w	8007b96 <_printf_float+0xba>
 8007eb4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007eb6:	2200      	movs	r2, #0
 8007eb8:	f103 3aff 	add.w	sl, r3, #4294967295
 8007ebc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007ec0:	2300      	movs	r3, #0
 8007ec2:	f7f8 fe01 	bl	8000ac8 <__aeabi_dcmpeq>
 8007ec6:	b9c8      	cbnz	r0, 8007efc <_printf_float+0x420>
 8007ec8:	4653      	mov	r3, sl
 8007eca:	4642      	mov	r2, r8
 8007ecc:	4631      	mov	r1, r6
 8007ece:	4628      	mov	r0, r5
 8007ed0:	47b8      	blx	r7
 8007ed2:	3001      	adds	r0, #1
 8007ed4:	d10e      	bne.n	8007ef4 <_printf_float+0x418>
 8007ed6:	e65e      	b.n	8007b96 <_printf_float+0xba>
 8007ed8:	2301      	movs	r3, #1
 8007eda:	4652      	mov	r2, sl
 8007edc:	4631      	mov	r1, r6
 8007ede:	4628      	mov	r0, r5
 8007ee0:	47b8      	blx	r7
 8007ee2:	3001      	adds	r0, #1
 8007ee4:	f43f ae57 	beq.w	8007b96 <_printf_float+0xba>
 8007ee8:	f108 0801 	add.w	r8, r8, #1
 8007eec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007eee:	3b01      	subs	r3, #1
 8007ef0:	4543      	cmp	r3, r8
 8007ef2:	dcf1      	bgt.n	8007ed8 <_printf_float+0x3fc>
 8007ef4:	464b      	mov	r3, r9
 8007ef6:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007efa:	e6de      	b.n	8007cba <_printf_float+0x1de>
 8007efc:	f04f 0800 	mov.w	r8, #0
 8007f00:	f104 0a1a 	add.w	sl, r4, #26
 8007f04:	e7f2      	b.n	8007eec <_printf_float+0x410>
 8007f06:	2301      	movs	r3, #1
 8007f08:	e7df      	b.n	8007eca <_printf_float+0x3ee>
 8007f0a:	2301      	movs	r3, #1
 8007f0c:	464a      	mov	r2, r9
 8007f0e:	4631      	mov	r1, r6
 8007f10:	4628      	mov	r0, r5
 8007f12:	47b8      	blx	r7
 8007f14:	3001      	adds	r0, #1
 8007f16:	f43f ae3e 	beq.w	8007b96 <_printf_float+0xba>
 8007f1a:	f108 0801 	add.w	r8, r8, #1
 8007f1e:	68e3      	ldr	r3, [r4, #12]
 8007f20:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007f22:	1a9b      	subs	r3, r3, r2
 8007f24:	4543      	cmp	r3, r8
 8007f26:	dcf0      	bgt.n	8007f0a <_printf_float+0x42e>
 8007f28:	e6fc      	b.n	8007d24 <_printf_float+0x248>
 8007f2a:	f04f 0800 	mov.w	r8, #0
 8007f2e:	f104 0919 	add.w	r9, r4, #25
 8007f32:	e7f4      	b.n	8007f1e <_printf_float+0x442>
 8007f34:	2900      	cmp	r1, #0
 8007f36:	f43f ae8b 	beq.w	8007c50 <_printf_float+0x174>
 8007f3a:	2300      	movs	r3, #0
 8007f3c:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8007f40:	ab09      	add	r3, sp, #36	; 0x24
 8007f42:	9300      	str	r3, [sp, #0]
 8007f44:	ec49 8b10 	vmov	d0, r8, r9
 8007f48:	6022      	str	r2, [r4, #0]
 8007f4a:	f8cd a004 	str.w	sl, [sp, #4]
 8007f4e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007f52:	4628      	mov	r0, r5
 8007f54:	f7ff fd2e 	bl	80079b4 <__cvt>
 8007f58:	4680      	mov	r8, r0
 8007f5a:	e648      	b.n	8007bee <_printf_float+0x112>

08007f5c <_printf_common>:
 8007f5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f60:	4691      	mov	r9, r2
 8007f62:	461f      	mov	r7, r3
 8007f64:	688a      	ldr	r2, [r1, #8]
 8007f66:	690b      	ldr	r3, [r1, #16]
 8007f68:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007f6c:	4293      	cmp	r3, r2
 8007f6e:	bfb8      	it	lt
 8007f70:	4613      	movlt	r3, r2
 8007f72:	f8c9 3000 	str.w	r3, [r9]
 8007f76:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007f7a:	4606      	mov	r6, r0
 8007f7c:	460c      	mov	r4, r1
 8007f7e:	b112      	cbz	r2, 8007f86 <_printf_common+0x2a>
 8007f80:	3301      	adds	r3, #1
 8007f82:	f8c9 3000 	str.w	r3, [r9]
 8007f86:	6823      	ldr	r3, [r4, #0]
 8007f88:	0699      	lsls	r1, r3, #26
 8007f8a:	bf42      	ittt	mi
 8007f8c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8007f90:	3302      	addmi	r3, #2
 8007f92:	f8c9 3000 	strmi.w	r3, [r9]
 8007f96:	6825      	ldr	r5, [r4, #0]
 8007f98:	f015 0506 	ands.w	r5, r5, #6
 8007f9c:	d107      	bne.n	8007fae <_printf_common+0x52>
 8007f9e:	f104 0a19 	add.w	sl, r4, #25
 8007fa2:	68e3      	ldr	r3, [r4, #12]
 8007fa4:	f8d9 2000 	ldr.w	r2, [r9]
 8007fa8:	1a9b      	subs	r3, r3, r2
 8007faa:	42ab      	cmp	r3, r5
 8007fac:	dc28      	bgt.n	8008000 <_printf_common+0xa4>
 8007fae:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8007fb2:	6822      	ldr	r2, [r4, #0]
 8007fb4:	3300      	adds	r3, #0
 8007fb6:	bf18      	it	ne
 8007fb8:	2301      	movne	r3, #1
 8007fba:	0692      	lsls	r2, r2, #26
 8007fbc:	d42d      	bmi.n	800801a <_printf_common+0xbe>
 8007fbe:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007fc2:	4639      	mov	r1, r7
 8007fc4:	4630      	mov	r0, r6
 8007fc6:	47c0      	blx	r8
 8007fc8:	3001      	adds	r0, #1
 8007fca:	d020      	beq.n	800800e <_printf_common+0xb2>
 8007fcc:	6823      	ldr	r3, [r4, #0]
 8007fce:	68e5      	ldr	r5, [r4, #12]
 8007fd0:	f8d9 2000 	ldr.w	r2, [r9]
 8007fd4:	f003 0306 	and.w	r3, r3, #6
 8007fd8:	2b04      	cmp	r3, #4
 8007fda:	bf08      	it	eq
 8007fdc:	1aad      	subeq	r5, r5, r2
 8007fde:	68a3      	ldr	r3, [r4, #8]
 8007fe0:	6922      	ldr	r2, [r4, #16]
 8007fe2:	bf0c      	ite	eq
 8007fe4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007fe8:	2500      	movne	r5, #0
 8007fea:	4293      	cmp	r3, r2
 8007fec:	bfc4      	itt	gt
 8007fee:	1a9b      	subgt	r3, r3, r2
 8007ff0:	18ed      	addgt	r5, r5, r3
 8007ff2:	f04f 0900 	mov.w	r9, #0
 8007ff6:	341a      	adds	r4, #26
 8007ff8:	454d      	cmp	r5, r9
 8007ffa:	d11a      	bne.n	8008032 <_printf_common+0xd6>
 8007ffc:	2000      	movs	r0, #0
 8007ffe:	e008      	b.n	8008012 <_printf_common+0xb6>
 8008000:	2301      	movs	r3, #1
 8008002:	4652      	mov	r2, sl
 8008004:	4639      	mov	r1, r7
 8008006:	4630      	mov	r0, r6
 8008008:	47c0      	blx	r8
 800800a:	3001      	adds	r0, #1
 800800c:	d103      	bne.n	8008016 <_printf_common+0xba>
 800800e:	f04f 30ff 	mov.w	r0, #4294967295
 8008012:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008016:	3501      	adds	r5, #1
 8008018:	e7c3      	b.n	8007fa2 <_printf_common+0x46>
 800801a:	18e1      	adds	r1, r4, r3
 800801c:	1c5a      	adds	r2, r3, #1
 800801e:	2030      	movs	r0, #48	; 0x30
 8008020:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008024:	4422      	add	r2, r4
 8008026:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800802a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800802e:	3302      	adds	r3, #2
 8008030:	e7c5      	b.n	8007fbe <_printf_common+0x62>
 8008032:	2301      	movs	r3, #1
 8008034:	4622      	mov	r2, r4
 8008036:	4639      	mov	r1, r7
 8008038:	4630      	mov	r0, r6
 800803a:	47c0      	blx	r8
 800803c:	3001      	adds	r0, #1
 800803e:	d0e6      	beq.n	800800e <_printf_common+0xb2>
 8008040:	f109 0901 	add.w	r9, r9, #1
 8008044:	e7d8      	b.n	8007ff8 <_printf_common+0x9c>
	...

08008048 <_printf_i>:
 8008048:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800804c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8008050:	460c      	mov	r4, r1
 8008052:	7e09      	ldrb	r1, [r1, #24]
 8008054:	b085      	sub	sp, #20
 8008056:	296e      	cmp	r1, #110	; 0x6e
 8008058:	4617      	mov	r7, r2
 800805a:	4606      	mov	r6, r0
 800805c:	4698      	mov	r8, r3
 800805e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008060:	f000 80b3 	beq.w	80081ca <_printf_i+0x182>
 8008064:	d822      	bhi.n	80080ac <_printf_i+0x64>
 8008066:	2963      	cmp	r1, #99	; 0x63
 8008068:	d036      	beq.n	80080d8 <_printf_i+0x90>
 800806a:	d80a      	bhi.n	8008082 <_printf_i+0x3a>
 800806c:	2900      	cmp	r1, #0
 800806e:	f000 80b9 	beq.w	80081e4 <_printf_i+0x19c>
 8008072:	2958      	cmp	r1, #88	; 0x58
 8008074:	f000 8083 	beq.w	800817e <_printf_i+0x136>
 8008078:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800807c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8008080:	e032      	b.n	80080e8 <_printf_i+0xa0>
 8008082:	2964      	cmp	r1, #100	; 0x64
 8008084:	d001      	beq.n	800808a <_printf_i+0x42>
 8008086:	2969      	cmp	r1, #105	; 0x69
 8008088:	d1f6      	bne.n	8008078 <_printf_i+0x30>
 800808a:	6820      	ldr	r0, [r4, #0]
 800808c:	6813      	ldr	r3, [r2, #0]
 800808e:	0605      	lsls	r5, r0, #24
 8008090:	f103 0104 	add.w	r1, r3, #4
 8008094:	d52a      	bpl.n	80080ec <_printf_i+0xa4>
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	6011      	str	r1, [r2, #0]
 800809a:	2b00      	cmp	r3, #0
 800809c:	da03      	bge.n	80080a6 <_printf_i+0x5e>
 800809e:	222d      	movs	r2, #45	; 0x2d
 80080a0:	425b      	negs	r3, r3
 80080a2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80080a6:	486f      	ldr	r0, [pc, #444]	; (8008264 <_printf_i+0x21c>)
 80080a8:	220a      	movs	r2, #10
 80080aa:	e039      	b.n	8008120 <_printf_i+0xd8>
 80080ac:	2973      	cmp	r1, #115	; 0x73
 80080ae:	f000 809d 	beq.w	80081ec <_printf_i+0x1a4>
 80080b2:	d808      	bhi.n	80080c6 <_printf_i+0x7e>
 80080b4:	296f      	cmp	r1, #111	; 0x6f
 80080b6:	d020      	beq.n	80080fa <_printf_i+0xb2>
 80080b8:	2970      	cmp	r1, #112	; 0x70
 80080ba:	d1dd      	bne.n	8008078 <_printf_i+0x30>
 80080bc:	6823      	ldr	r3, [r4, #0]
 80080be:	f043 0320 	orr.w	r3, r3, #32
 80080c2:	6023      	str	r3, [r4, #0]
 80080c4:	e003      	b.n	80080ce <_printf_i+0x86>
 80080c6:	2975      	cmp	r1, #117	; 0x75
 80080c8:	d017      	beq.n	80080fa <_printf_i+0xb2>
 80080ca:	2978      	cmp	r1, #120	; 0x78
 80080cc:	d1d4      	bne.n	8008078 <_printf_i+0x30>
 80080ce:	2378      	movs	r3, #120	; 0x78
 80080d0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80080d4:	4864      	ldr	r0, [pc, #400]	; (8008268 <_printf_i+0x220>)
 80080d6:	e055      	b.n	8008184 <_printf_i+0x13c>
 80080d8:	6813      	ldr	r3, [r2, #0]
 80080da:	1d19      	adds	r1, r3, #4
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	6011      	str	r1, [r2, #0]
 80080e0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80080e4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80080e8:	2301      	movs	r3, #1
 80080ea:	e08c      	b.n	8008206 <_printf_i+0x1be>
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	6011      	str	r1, [r2, #0]
 80080f0:	f010 0f40 	tst.w	r0, #64	; 0x40
 80080f4:	bf18      	it	ne
 80080f6:	b21b      	sxthne	r3, r3
 80080f8:	e7cf      	b.n	800809a <_printf_i+0x52>
 80080fa:	6813      	ldr	r3, [r2, #0]
 80080fc:	6825      	ldr	r5, [r4, #0]
 80080fe:	1d18      	adds	r0, r3, #4
 8008100:	6010      	str	r0, [r2, #0]
 8008102:	0628      	lsls	r0, r5, #24
 8008104:	d501      	bpl.n	800810a <_printf_i+0xc2>
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	e002      	b.n	8008110 <_printf_i+0xc8>
 800810a:	0668      	lsls	r0, r5, #25
 800810c:	d5fb      	bpl.n	8008106 <_printf_i+0xbe>
 800810e:	881b      	ldrh	r3, [r3, #0]
 8008110:	4854      	ldr	r0, [pc, #336]	; (8008264 <_printf_i+0x21c>)
 8008112:	296f      	cmp	r1, #111	; 0x6f
 8008114:	bf14      	ite	ne
 8008116:	220a      	movne	r2, #10
 8008118:	2208      	moveq	r2, #8
 800811a:	2100      	movs	r1, #0
 800811c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008120:	6865      	ldr	r5, [r4, #4]
 8008122:	60a5      	str	r5, [r4, #8]
 8008124:	2d00      	cmp	r5, #0
 8008126:	f2c0 8095 	blt.w	8008254 <_printf_i+0x20c>
 800812a:	6821      	ldr	r1, [r4, #0]
 800812c:	f021 0104 	bic.w	r1, r1, #4
 8008130:	6021      	str	r1, [r4, #0]
 8008132:	2b00      	cmp	r3, #0
 8008134:	d13d      	bne.n	80081b2 <_printf_i+0x16a>
 8008136:	2d00      	cmp	r5, #0
 8008138:	f040 808e 	bne.w	8008258 <_printf_i+0x210>
 800813c:	4665      	mov	r5, ip
 800813e:	2a08      	cmp	r2, #8
 8008140:	d10b      	bne.n	800815a <_printf_i+0x112>
 8008142:	6823      	ldr	r3, [r4, #0]
 8008144:	07db      	lsls	r3, r3, #31
 8008146:	d508      	bpl.n	800815a <_printf_i+0x112>
 8008148:	6923      	ldr	r3, [r4, #16]
 800814a:	6862      	ldr	r2, [r4, #4]
 800814c:	429a      	cmp	r2, r3
 800814e:	bfde      	ittt	le
 8008150:	2330      	movle	r3, #48	; 0x30
 8008152:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008156:	f105 35ff 	addle.w	r5, r5, #4294967295
 800815a:	ebac 0305 	sub.w	r3, ip, r5
 800815e:	6123      	str	r3, [r4, #16]
 8008160:	f8cd 8000 	str.w	r8, [sp]
 8008164:	463b      	mov	r3, r7
 8008166:	aa03      	add	r2, sp, #12
 8008168:	4621      	mov	r1, r4
 800816a:	4630      	mov	r0, r6
 800816c:	f7ff fef6 	bl	8007f5c <_printf_common>
 8008170:	3001      	adds	r0, #1
 8008172:	d14d      	bne.n	8008210 <_printf_i+0x1c8>
 8008174:	f04f 30ff 	mov.w	r0, #4294967295
 8008178:	b005      	add	sp, #20
 800817a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800817e:	4839      	ldr	r0, [pc, #228]	; (8008264 <_printf_i+0x21c>)
 8008180:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8008184:	6813      	ldr	r3, [r2, #0]
 8008186:	6821      	ldr	r1, [r4, #0]
 8008188:	1d1d      	adds	r5, r3, #4
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	6015      	str	r5, [r2, #0]
 800818e:	060a      	lsls	r2, r1, #24
 8008190:	d50b      	bpl.n	80081aa <_printf_i+0x162>
 8008192:	07ca      	lsls	r2, r1, #31
 8008194:	bf44      	itt	mi
 8008196:	f041 0120 	orrmi.w	r1, r1, #32
 800819a:	6021      	strmi	r1, [r4, #0]
 800819c:	b91b      	cbnz	r3, 80081a6 <_printf_i+0x15e>
 800819e:	6822      	ldr	r2, [r4, #0]
 80081a0:	f022 0220 	bic.w	r2, r2, #32
 80081a4:	6022      	str	r2, [r4, #0]
 80081a6:	2210      	movs	r2, #16
 80081a8:	e7b7      	b.n	800811a <_printf_i+0xd2>
 80081aa:	064d      	lsls	r5, r1, #25
 80081ac:	bf48      	it	mi
 80081ae:	b29b      	uxthmi	r3, r3
 80081b0:	e7ef      	b.n	8008192 <_printf_i+0x14a>
 80081b2:	4665      	mov	r5, ip
 80081b4:	fbb3 f1f2 	udiv	r1, r3, r2
 80081b8:	fb02 3311 	mls	r3, r2, r1, r3
 80081bc:	5cc3      	ldrb	r3, [r0, r3]
 80081be:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80081c2:	460b      	mov	r3, r1
 80081c4:	2900      	cmp	r1, #0
 80081c6:	d1f5      	bne.n	80081b4 <_printf_i+0x16c>
 80081c8:	e7b9      	b.n	800813e <_printf_i+0xf6>
 80081ca:	6813      	ldr	r3, [r2, #0]
 80081cc:	6825      	ldr	r5, [r4, #0]
 80081ce:	6961      	ldr	r1, [r4, #20]
 80081d0:	1d18      	adds	r0, r3, #4
 80081d2:	6010      	str	r0, [r2, #0]
 80081d4:	0628      	lsls	r0, r5, #24
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	d501      	bpl.n	80081de <_printf_i+0x196>
 80081da:	6019      	str	r1, [r3, #0]
 80081dc:	e002      	b.n	80081e4 <_printf_i+0x19c>
 80081de:	066a      	lsls	r2, r5, #25
 80081e0:	d5fb      	bpl.n	80081da <_printf_i+0x192>
 80081e2:	8019      	strh	r1, [r3, #0]
 80081e4:	2300      	movs	r3, #0
 80081e6:	6123      	str	r3, [r4, #16]
 80081e8:	4665      	mov	r5, ip
 80081ea:	e7b9      	b.n	8008160 <_printf_i+0x118>
 80081ec:	6813      	ldr	r3, [r2, #0]
 80081ee:	1d19      	adds	r1, r3, #4
 80081f0:	6011      	str	r1, [r2, #0]
 80081f2:	681d      	ldr	r5, [r3, #0]
 80081f4:	6862      	ldr	r2, [r4, #4]
 80081f6:	2100      	movs	r1, #0
 80081f8:	4628      	mov	r0, r5
 80081fa:	f7f7 fff1 	bl	80001e0 <memchr>
 80081fe:	b108      	cbz	r0, 8008204 <_printf_i+0x1bc>
 8008200:	1b40      	subs	r0, r0, r5
 8008202:	6060      	str	r0, [r4, #4]
 8008204:	6863      	ldr	r3, [r4, #4]
 8008206:	6123      	str	r3, [r4, #16]
 8008208:	2300      	movs	r3, #0
 800820a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800820e:	e7a7      	b.n	8008160 <_printf_i+0x118>
 8008210:	6923      	ldr	r3, [r4, #16]
 8008212:	462a      	mov	r2, r5
 8008214:	4639      	mov	r1, r7
 8008216:	4630      	mov	r0, r6
 8008218:	47c0      	blx	r8
 800821a:	3001      	adds	r0, #1
 800821c:	d0aa      	beq.n	8008174 <_printf_i+0x12c>
 800821e:	6823      	ldr	r3, [r4, #0]
 8008220:	079b      	lsls	r3, r3, #30
 8008222:	d413      	bmi.n	800824c <_printf_i+0x204>
 8008224:	68e0      	ldr	r0, [r4, #12]
 8008226:	9b03      	ldr	r3, [sp, #12]
 8008228:	4298      	cmp	r0, r3
 800822a:	bfb8      	it	lt
 800822c:	4618      	movlt	r0, r3
 800822e:	e7a3      	b.n	8008178 <_printf_i+0x130>
 8008230:	2301      	movs	r3, #1
 8008232:	464a      	mov	r2, r9
 8008234:	4639      	mov	r1, r7
 8008236:	4630      	mov	r0, r6
 8008238:	47c0      	blx	r8
 800823a:	3001      	adds	r0, #1
 800823c:	d09a      	beq.n	8008174 <_printf_i+0x12c>
 800823e:	3501      	adds	r5, #1
 8008240:	68e3      	ldr	r3, [r4, #12]
 8008242:	9a03      	ldr	r2, [sp, #12]
 8008244:	1a9b      	subs	r3, r3, r2
 8008246:	42ab      	cmp	r3, r5
 8008248:	dcf2      	bgt.n	8008230 <_printf_i+0x1e8>
 800824a:	e7eb      	b.n	8008224 <_printf_i+0x1dc>
 800824c:	2500      	movs	r5, #0
 800824e:	f104 0919 	add.w	r9, r4, #25
 8008252:	e7f5      	b.n	8008240 <_printf_i+0x1f8>
 8008254:	2b00      	cmp	r3, #0
 8008256:	d1ac      	bne.n	80081b2 <_printf_i+0x16a>
 8008258:	7803      	ldrb	r3, [r0, #0]
 800825a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800825e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008262:	e76c      	b.n	800813e <_printf_i+0xf6>
 8008264:	0800a512 	.word	0x0800a512
 8008268:	0800a523 	.word	0x0800a523

0800826c <iprintf>:
 800826c:	b40f      	push	{r0, r1, r2, r3}
 800826e:	4b0a      	ldr	r3, [pc, #40]	; (8008298 <iprintf+0x2c>)
 8008270:	b513      	push	{r0, r1, r4, lr}
 8008272:	681c      	ldr	r4, [r3, #0]
 8008274:	b124      	cbz	r4, 8008280 <iprintf+0x14>
 8008276:	69a3      	ldr	r3, [r4, #24]
 8008278:	b913      	cbnz	r3, 8008280 <iprintf+0x14>
 800827a:	4620      	mov	r0, r4
 800827c:	f001 f888 	bl	8009390 <__sinit>
 8008280:	ab05      	add	r3, sp, #20
 8008282:	9a04      	ldr	r2, [sp, #16]
 8008284:	68a1      	ldr	r1, [r4, #8]
 8008286:	9301      	str	r3, [sp, #4]
 8008288:	4620      	mov	r0, r4
 800828a:	f001 fe9d 	bl	8009fc8 <_vfiprintf_r>
 800828e:	b002      	add	sp, #8
 8008290:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008294:	b004      	add	sp, #16
 8008296:	4770      	bx	lr
 8008298:	2000000c 	.word	0x2000000c

0800829c <_puts_r>:
 800829c:	b570      	push	{r4, r5, r6, lr}
 800829e:	460e      	mov	r6, r1
 80082a0:	4605      	mov	r5, r0
 80082a2:	b118      	cbz	r0, 80082ac <_puts_r+0x10>
 80082a4:	6983      	ldr	r3, [r0, #24]
 80082a6:	b90b      	cbnz	r3, 80082ac <_puts_r+0x10>
 80082a8:	f001 f872 	bl	8009390 <__sinit>
 80082ac:	69ab      	ldr	r3, [r5, #24]
 80082ae:	68ac      	ldr	r4, [r5, #8]
 80082b0:	b913      	cbnz	r3, 80082b8 <_puts_r+0x1c>
 80082b2:	4628      	mov	r0, r5
 80082b4:	f001 f86c 	bl	8009390 <__sinit>
 80082b8:	4b23      	ldr	r3, [pc, #140]	; (8008348 <_puts_r+0xac>)
 80082ba:	429c      	cmp	r4, r3
 80082bc:	d117      	bne.n	80082ee <_puts_r+0x52>
 80082be:	686c      	ldr	r4, [r5, #4]
 80082c0:	89a3      	ldrh	r3, [r4, #12]
 80082c2:	071b      	lsls	r3, r3, #28
 80082c4:	d51d      	bpl.n	8008302 <_puts_r+0x66>
 80082c6:	6923      	ldr	r3, [r4, #16]
 80082c8:	b1db      	cbz	r3, 8008302 <_puts_r+0x66>
 80082ca:	3e01      	subs	r6, #1
 80082cc:	68a3      	ldr	r3, [r4, #8]
 80082ce:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80082d2:	3b01      	subs	r3, #1
 80082d4:	60a3      	str	r3, [r4, #8]
 80082d6:	b9e9      	cbnz	r1, 8008314 <_puts_r+0x78>
 80082d8:	2b00      	cmp	r3, #0
 80082da:	da2e      	bge.n	800833a <_puts_r+0x9e>
 80082dc:	4622      	mov	r2, r4
 80082de:	210a      	movs	r1, #10
 80082e0:	4628      	mov	r0, r5
 80082e2:	f000 f85f 	bl	80083a4 <__swbuf_r>
 80082e6:	3001      	adds	r0, #1
 80082e8:	d011      	beq.n	800830e <_puts_r+0x72>
 80082ea:	200a      	movs	r0, #10
 80082ec:	e011      	b.n	8008312 <_puts_r+0x76>
 80082ee:	4b17      	ldr	r3, [pc, #92]	; (800834c <_puts_r+0xb0>)
 80082f0:	429c      	cmp	r4, r3
 80082f2:	d101      	bne.n	80082f8 <_puts_r+0x5c>
 80082f4:	68ac      	ldr	r4, [r5, #8]
 80082f6:	e7e3      	b.n	80082c0 <_puts_r+0x24>
 80082f8:	4b15      	ldr	r3, [pc, #84]	; (8008350 <_puts_r+0xb4>)
 80082fa:	429c      	cmp	r4, r3
 80082fc:	bf08      	it	eq
 80082fe:	68ec      	ldreq	r4, [r5, #12]
 8008300:	e7de      	b.n	80082c0 <_puts_r+0x24>
 8008302:	4621      	mov	r1, r4
 8008304:	4628      	mov	r0, r5
 8008306:	f000 f89f 	bl	8008448 <__swsetup_r>
 800830a:	2800      	cmp	r0, #0
 800830c:	d0dd      	beq.n	80082ca <_puts_r+0x2e>
 800830e:	f04f 30ff 	mov.w	r0, #4294967295
 8008312:	bd70      	pop	{r4, r5, r6, pc}
 8008314:	2b00      	cmp	r3, #0
 8008316:	da04      	bge.n	8008322 <_puts_r+0x86>
 8008318:	69a2      	ldr	r2, [r4, #24]
 800831a:	429a      	cmp	r2, r3
 800831c:	dc06      	bgt.n	800832c <_puts_r+0x90>
 800831e:	290a      	cmp	r1, #10
 8008320:	d004      	beq.n	800832c <_puts_r+0x90>
 8008322:	6823      	ldr	r3, [r4, #0]
 8008324:	1c5a      	adds	r2, r3, #1
 8008326:	6022      	str	r2, [r4, #0]
 8008328:	7019      	strb	r1, [r3, #0]
 800832a:	e7cf      	b.n	80082cc <_puts_r+0x30>
 800832c:	4622      	mov	r2, r4
 800832e:	4628      	mov	r0, r5
 8008330:	f000 f838 	bl	80083a4 <__swbuf_r>
 8008334:	3001      	adds	r0, #1
 8008336:	d1c9      	bne.n	80082cc <_puts_r+0x30>
 8008338:	e7e9      	b.n	800830e <_puts_r+0x72>
 800833a:	6823      	ldr	r3, [r4, #0]
 800833c:	200a      	movs	r0, #10
 800833e:	1c5a      	adds	r2, r3, #1
 8008340:	6022      	str	r2, [r4, #0]
 8008342:	7018      	strb	r0, [r3, #0]
 8008344:	e7e5      	b.n	8008312 <_puts_r+0x76>
 8008346:	bf00      	nop
 8008348:	0800a564 	.word	0x0800a564
 800834c:	0800a584 	.word	0x0800a584
 8008350:	0800a544 	.word	0x0800a544

08008354 <puts>:
 8008354:	4b02      	ldr	r3, [pc, #8]	; (8008360 <puts+0xc>)
 8008356:	4601      	mov	r1, r0
 8008358:	6818      	ldr	r0, [r3, #0]
 800835a:	f7ff bf9f 	b.w	800829c <_puts_r>
 800835e:	bf00      	nop
 8008360:	2000000c 	.word	0x2000000c

08008364 <siprintf>:
 8008364:	b40e      	push	{r1, r2, r3}
 8008366:	b500      	push	{lr}
 8008368:	b09c      	sub	sp, #112	; 0x70
 800836a:	ab1d      	add	r3, sp, #116	; 0x74
 800836c:	9002      	str	r0, [sp, #8]
 800836e:	9006      	str	r0, [sp, #24]
 8008370:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008374:	4809      	ldr	r0, [pc, #36]	; (800839c <siprintf+0x38>)
 8008376:	9107      	str	r1, [sp, #28]
 8008378:	9104      	str	r1, [sp, #16]
 800837a:	4909      	ldr	r1, [pc, #36]	; (80083a0 <siprintf+0x3c>)
 800837c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008380:	9105      	str	r1, [sp, #20]
 8008382:	6800      	ldr	r0, [r0, #0]
 8008384:	9301      	str	r3, [sp, #4]
 8008386:	a902      	add	r1, sp, #8
 8008388:	f001 fcfc 	bl	8009d84 <_svfiprintf_r>
 800838c:	9b02      	ldr	r3, [sp, #8]
 800838e:	2200      	movs	r2, #0
 8008390:	701a      	strb	r2, [r3, #0]
 8008392:	b01c      	add	sp, #112	; 0x70
 8008394:	f85d eb04 	ldr.w	lr, [sp], #4
 8008398:	b003      	add	sp, #12
 800839a:	4770      	bx	lr
 800839c:	2000000c 	.word	0x2000000c
 80083a0:	ffff0208 	.word	0xffff0208

080083a4 <__swbuf_r>:
 80083a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083a6:	460e      	mov	r6, r1
 80083a8:	4614      	mov	r4, r2
 80083aa:	4605      	mov	r5, r0
 80083ac:	b118      	cbz	r0, 80083b6 <__swbuf_r+0x12>
 80083ae:	6983      	ldr	r3, [r0, #24]
 80083b0:	b90b      	cbnz	r3, 80083b6 <__swbuf_r+0x12>
 80083b2:	f000 ffed 	bl	8009390 <__sinit>
 80083b6:	4b21      	ldr	r3, [pc, #132]	; (800843c <__swbuf_r+0x98>)
 80083b8:	429c      	cmp	r4, r3
 80083ba:	d12a      	bne.n	8008412 <__swbuf_r+0x6e>
 80083bc:	686c      	ldr	r4, [r5, #4]
 80083be:	69a3      	ldr	r3, [r4, #24]
 80083c0:	60a3      	str	r3, [r4, #8]
 80083c2:	89a3      	ldrh	r3, [r4, #12]
 80083c4:	071a      	lsls	r2, r3, #28
 80083c6:	d52e      	bpl.n	8008426 <__swbuf_r+0x82>
 80083c8:	6923      	ldr	r3, [r4, #16]
 80083ca:	b363      	cbz	r3, 8008426 <__swbuf_r+0x82>
 80083cc:	6923      	ldr	r3, [r4, #16]
 80083ce:	6820      	ldr	r0, [r4, #0]
 80083d0:	1ac0      	subs	r0, r0, r3
 80083d2:	6963      	ldr	r3, [r4, #20]
 80083d4:	b2f6      	uxtb	r6, r6
 80083d6:	4283      	cmp	r3, r0
 80083d8:	4637      	mov	r7, r6
 80083da:	dc04      	bgt.n	80083e6 <__swbuf_r+0x42>
 80083dc:	4621      	mov	r1, r4
 80083de:	4628      	mov	r0, r5
 80083e0:	f000 ff6c 	bl	80092bc <_fflush_r>
 80083e4:	bb28      	cbnz	r0, 8008432 <__swbuf_r+0x8e>
 80083e6:	68a3      	ldr	r3, [r4, #8]
 80083e8:	3b01      	subs	r3, #1
 80083ea:	60a3      	str	r3, [r4, #8]
 80083ec:	6823      	ldr	r3, [r4, #0]
 80083ee:	1c5a      	adds	r2, r3, #1
 80083f0:	6022      	str	r2, [r4, #0]
 80083f2:	701e      	strb	r6, [r3, #0]
 80083f4:	6963      	ldr	r3, [r4, #20]
 80083f6:	3001      	adds	r0, #1
 80083f8:	4283      	cmp	r3, r0
 80083fa:	d004      	beq.n	8008406 <__swbuf_r+0x62>
 80083fc:	89a3      	ldrh	r3, [r4, #12]
 80083fe:	07db      	lsls	r3, r3, #31
 8008400:	d519      	bpl.n	8008436 <__swbuf_r+0x92>
 8008402:	2e0a      	cmp	r6, #10
 8008404:	d117      	bne.n	8008436 <__swbuf_r+0x92>
 8008406:	4621      	mov	r1, r4
 8008408:	4628      	mov	r0, r5
 800840a:	f000 ff57 	bl	80092bc <_fflush_r>
 800840e:	b190      	cbz	r0, 8008436 <__swbuf_r+0x92>
 8008410:	e00f      	b.n	8008432 <__swbuf_r+0x8e>
 8008412:	4b0b      	ldr	r3, [pc, #44]	; (8008440 <__swbuf_r+0x9c>)
 8008414:	429c      	cmp	r4, r3
 8008416:	d101      	bne.n	800841c <__swbuf_r+0x78>
 8008418:	68ac      	ldr	r4, [r5, #8]
 800841a:	e7d0      	b.n	80083be <__swbuf_r+0x1a>
 800841c:	4b09      	ldr	r3, [pc, #36]	; (8008444 <__swbuf_r+0xa0>)
 800841e:	429c      	cmp	r4, r3
 8008420:	bf08      	it	eq
 8008422:	68ec      	ldreq	r4, [r5, #12]
 8008424:	e7cb      	b.n	80083be <__swbuf_r+0x1a>
 8008426:	4621      	mov	r1, r4
 8008428:	4628      	mov	r0, r5
 800842a:	f000 f80d 	bl	8008448 <__swsetup_r>
 800842e:	2800      	cmp	r0, #0
 8008430:	d0cc      	beq.n	80083cc <__swbuf_r+0x28>
 8008432:	f04f 37ff 	mov.w	r7, #4294967295
 8008436:	4638      	mov	r0, r7
 8008438:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800843a:	bf00      	nop
 800843c:	0800a564 	.word	0x0800a564
 8008440:	0800a584 	.word	0x0800a584
 8008444:	0800a544 	.word	0x0800a544

08008448 <__swsetup_r>:
 8008448:	4b32      	ldr	r3, [pc, #200]	; (8008514 <__swsetup_r+0xcc>)
 800844a:	b570      	push	{r4, r5, r6, lr}
 800844c:	681d      	ldr	r5, [r3, #0]
 800844e:	4606      	mov	r6, r0
 8008450:	460c      	mov	r4, r1
 8008452:	b125      	cbz	r5, 800845e <__swsetup_r+0x16>
 8008454:	69ab      	ldr	r3, [r5, #24]
 8008456:	b913      	cbnz	r3, 800845e <__swsetup_r+0x16>
 8008458:	4628      	mov	r0, r5
 800845a:	f000 ff99 	bl	8009390 <__sinit>
 800845e:	4b2e      	ldr	r3, [pc, #184]	; (8008518 <__swsetup_r+0xd0>)
 8008460:	429c      	cmp	r4, r3
 8008462:	d10f      	bne.n	8008484 <__swsetup_r+0x3c>
 8008464:	686c      	ldr	r4, [r5, #4]
 8008466:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800846a:	b29a      	uxth	r2, r3
 800846c:	0715      	lsls	r5, r2, #28
 800846e:	d42c      	bmi.n	80084ca <__swsetup_r+0x82>
 8008470:	06d0      	lsls	r0, r2, #27
 8008472:	d411      	bmi.n	8008498 <__swsetup_r+0x50>
 8008474:	2209      	movs	r2, #9
 8008476:	6032      	str	r2, [r6, #0]
 8008478:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800847c:	81a3      	strh	r3, [r4, #12]
 800847e:	f04f 30ff 	mov.w	r0, #4294967295
 8008482:	e03e      	b.n	8008502 <__swsetup_r+0xba>
 8008484:	4b25      	ldr	r3, [pc, #148]	; (800851c <__swsetup_r+0xd4>)
 8008486:	429c      	cmp	r4, r3
 8008488:	d101      	bne.n	800848e <__swsetup_r+0x46>
 800848a:	68ac      	ldr	r4, [r5, #8]
 800848c:	e7eb      	b.n	8008466 <__swsetup_r+0x1e>
 800848e:	4b24      	ldr	r3, [pc, #144]	; (8008520 <__swsetup_r+0xd8>)
 8008490:	429c      	cmp	r4, r3
 8008492:	bf08      	it	eq
 8008494:	68ec      	ldreq	r4, [r5, #12]
 8008496:	e7e6      	b.n	8008466 <__swsetup_r+0x1e>
 8008498:	0751      	lsls	r1, r2, #29
 800849a:	d512      	bpl.n	80084c2 <__swsetup_r+0x7a>
 800849c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800849e:	b141      	cbz	r1, 80084b2 <__swsetup_r+0x6a>
 80084a0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80084a4:	4299      	cmp	r1, r3
 80084a6:	d002      	beq.n	80084ae <__swsetup_r+0x66>
 80084a8:	4630      	mov	r0, r6
 80084aa:	f001 fb69 	bl	8009b80 <_free_r>
 80084ae:	2300      	movs	r3, #0
 80084b0:	6363      	str	r3, [r4, #52]	; 0x34
 80084b2:	89a3      	ldrh	r3, [r4, #12]
 80084b4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80084b8:	81a3      	strh	r3, [r4, #12]
 80084ba:	2300      	movs	r3, #0
 80084bc:	6063      	str	r3, [r4, #4]
 80084be:	6923      	ldr	r3, [r4, #16]
 80084c0:	6023      	str	r3, [r4, #0]
 80084c2:	89a3      	ldrh	r3, [r4, #12]
 80084c4:	f043 0308 	orr.w	r3, r3, #8
 80084c8:	81a3      	strh	r3, [r4, #12]
 80084ca:	6923      	ldr	r3, [r4, #16]
 80084cc:	b94b      	cbnz	r3, 80084e2 <__swsetup_r+0x9a>
 80084ce:	89a3      	ldrh	r3, [r4, #12]
 80084d0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80084d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80084d8:	d003      	beq.n	80084e2 <__swsetup_r+0x9a>
 80084da:	4621      	mov	r1, r4
 80084dc:	4630      	mov	r0, r6
 80084de:	f001 f813 	bl	8009508 <__smakebuf_r>
 80084e2:	89a2      	ldrh	r2, [r4, #12]
 80084e4:	f012 0301 	ands.w	r3, r2, #1
 80084e8:	d00c      	beq.n	8008504 <__swsetup_r+0xbc>
 80084ea:	2300      	movs	r3, #0
 80084ec:	60a3      	str	r3, [r4, #8]
 80084ee:	6963      	ldr	r3, [r4, #20]
 80084f0:	425b      	negs	r3, r3
 80084f2:	61a3      	str	r3, [r4, #24]
 80084f4:	6923      	ldr	r3, [r4, #16]
 80084f6:	b953      	cbnz	r3, 800850e <__swsetup_r+0xc6>
 80084f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80084fc:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8008500:	d1ba      	bne.n	8008478 <__swsetup_r+0x30>
 8008502:	bd70      	pop	{r4, r5, r6, pc}
 8008504:	0792      	lsls	r2, r2, #30
 8008506:	bf58      	it	pl
 8008508:	6963      	ldrpl	r3, [r4, #20]
 800850a:	60a3      	str	r3, [r4, #8]
 800850c:	e7f2      	b.n	80084f4 <__swsetup_r+0xac>
 800850e:	2000      	movs	r0, #0
 8008510:	e7f7      	b.n	8008502 <__swsetup_r+0xba>
 8008512:	bf00      	nop
 8008514:	2000000c 	.word	0x2000000c
 8008518:	0800a564 	.word	0x0800a564
 800851c:	0800a584 	.word	0x0800a584
 8008520:	0800a544 	.word	0x0800a544

08008524 <quorem>:
 8008524:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008528:	6903      	ldr	r3, [r0, #16]
 800852a:	690c      	ldr	r4, [r1, #16]
 800852c:	42a3      	cmp	r3, r4
 800852e:	4680      	mov	r8, r0
 8008530:	f2c0 8082 	blt.w	8008638 <quorem+0x114>
 8008534:	3c01      	subs	r4, #1
 8008536:	f101 0714 	add.w	r7, r1, #20
 800853a:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800853e:	f100 0614 	add.w	r6, r0, #20
 8008542:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8008546:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800854a:	eb06 030c 	add.w	r3, r6, ip
 800854e:	3501      	adds	r5, #1
 8008550:	eb07 090c 	add.w	r9, r7, ip
 8008554:	9301      	str	r3, [sp, #4]
 8008556:	fbb0 f5f5 	udiv	r5, r0, r5
 800855a:	b395      	cbz	r5, 80085c2 <quorem+0x9e>
 800855c:	f04f 0a00 	mov.w	sl, #0
 8008560:	4638      	mov	r0, r7
 8008562:	46b6      	mov	lr, r6
 8008564:	46d3      	mov	fp, sl
 8008566:	f850 2b04 	ldr.w	r2, [r0], #4
 800856a:	b293      	uxth	r3, r2
 800856c:	fb05 a303 	mla	r3, r5, r3, sl
 8008570:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008574:	b29b      	uxth	r3, r3
 8008576:	ebab 0303 	sub.w	r3, fp, r3
 800857a:	0c12      	lsrs	r2, r2, #16
 800857c:	f8de b000 	ldr.w	fp, [lr]
 8008580:	fb05 a202 	mla	r2, r5, r2, sl
 8008584:	fa13 f38b 	uxtah	r3, r3, fp
 8008588:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800858c:	fa1f fb82 	uxth.w	fp, r2
 8008590:	f8de 2000 	ldr.w	r2, [lr]
 8008594:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8008598:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800859c:	b29b      	uxth	r3, r3
 800859e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80085a2:	4581      	cmp	r9, r0
 80085a4:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80085a8:	f84e 3b04 	str.w	r3, [lr], #4
 80085ac:	d2db      	bcs.n	8008566 <quorem+0x42>
 80085ae:	f856 300c 	ldr.w	r3, [r6, ip]
 80085b2:	b933      	cbnz	r3, 80085c2 <quorem+0x9e>
 80085b4:	9b01      	ldr	r3, [sp, #4]
 80085b6:	3b04      	subs	r3, #4
 80085b8:	429e      	cmp	r6, r3
 80085ba:	461a      	mov	r2, r3
 80085bc:	d330      	bcc.n	8008620 <quorem+0xfc>
 80085be:	f8c8 4010 	str.w	r4, [r8, #16]
 80085c2:	4640      	mov	r0, r8
 80085c4:	f001 fa08 	bl	80099d8 <__mcmp>
 80085c8:	2800      	cmp	r0, #0
 80085ca:	db25      	blt.n	8008618 <quorem+0xf4>
 80085cc:	3501      	adds	r5, #1
 80085ce:	4630      	mov	r0, r6
 80085d0:	f04f 0c00 	mov.w	ip, #0
 80085d4:	f857 2b04 	ldr.w	r2, [r7], #4
 80085d8:	f8d0 e000 	ldr.w	lr, [r0]
 80085dc:	b293      	uxth	r3, r2
 80085de:	ebac 0303 	sub.w	r3, ip, r3
 80085e2:	0c12      	lsrs	r2, r2, #16
 80085e4:	fa13 f38e 	uxtah	r3, r3, lr
 80085e8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80085ec:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80085f0:	b29b      	uxth	r3, r3
 80085f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80085f6:	45b9      	cmp	r9, r7
 80085f8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80085fc:	f840 3b04 	str.w	r3, [r0], #4
 8008600:	d2e8      	bcs.n	80085d4 <quorem+0xb0>
 8008602:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8008606:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800860a:	b92a      	cbnz	r2, 8008618 <quorem+0xf4>
 800860c:	3b04      	subs	r3, #4
 800860e:	429e      	cmp	r6, r3
 8008610:	461a      	mov	r2, r3
 8008612:	d30b      	bcc.n	800862c <quorem+0x108>
 8008614:	f8c8 4010 	str.w	r4, [r8, #16]
 8008618:	4628      	mov	r0, r5
 800861a:	b003      	add	sp, #12
 800861c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008620:	6812      	ldr	r2, [r2, #0]
 8008622:	3b04      	subs	r3, #4
 8008624:	2a00      	cmp	r2, #0
 8008626:	d1ca      	bne.n	80085be <quorem+0x9a>
 8008628:	3c01      	subs	r4, #1
 800862a:	e7c5      	b.n	80085b8 <quorem+0x94>
 800862c:	6812      	ldr	r2, [r2, #0]
 800862e:	3b04      	subs	r3, #4
 8008630:	2a00      	cmp	r2, #0
 8008632:	d1ef      	bne.n	8008614 <quorem+0xf0>
 8008634:	3c01      	subs	r4, #1
 8008636:	e7ea      	b.n	800860e <quorem+0xea>
 8008638:	2000      	movs	r0, #0
 800863a:	e7ee      	b.n	800861a <quorem+0xf6>
 800863c:	0000      	movs	r0, r0
	...

08008640 <_dtoa_r>:
 8008640:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008644:	ec57 6b10 	vmov	r6, r7, d0
 8008648:	b097      	sub	sp, #92	; 0x5c
 800864a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800864c:	9106      	str	r1, [sp, #24]
 800864e:	4604      	mov	r4, r0
 8008650:	920b      	str	r2, [sp, #44]	; 0x2c
 8008652:	9312      	str	r3, [sp, #72]	; 0x48
 8008654:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008658:	e9cd 6700 	strd	r6, r7, [sp]
 800865c:	b93d      	cbnz	r5, 800866e <_dtoa_r+0x2e>
 800865e:	2010      	movs	r0, #16
 8008660:	f000 ff92 	bl	8009588 <malloc>
 8008664:	6260      	str	r0, [r4, #36]	; 0x24
 8008666:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800866a:	6005      	str	r5, [r0, #0]
 800866c:	60c5      	str	r5, [r0, #12]
 800866e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008670:	6819      	ldr	r1, [r3, #0]
 8008672:	b151      	cbz	r1, 800868a <_dtoa_r+0x4a>
 8008674:	685a      	ldr	r2, [r3, #4]
 8008676:	604a      	str	r2, [r1, #4]
 8008678:	2301      	movs	r3, #1
 800867a:	4093      	lsls	r3, r2
 800867c:	608b      	str	r3, [r1, #8]
 800867e:	4620      	mov	r0, r4
 8008680:	f000 ffc9 	bl	8009616 <_Bfree>
 8008684:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008686:	2200      	movs	r2, #0
 8008688:	601a      	str	r2, [r3, #0]
 800868a:	1e3b      	subs	r3, r7, #0
 800868c:	bfbb      	ittet	lt
 800868e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008692:	9301      	strlt	r3, [sp, #4]
 8008694:	2300      	movge	r3, #0
 8008696:	2201      	movlt	r2, #1
 8008698:	bfac      	ite	ge
 800869a:	f8c8 3000 	strge.w	r3, [r8]
 800869e:	f8c8 2000 	strlt.w	r2, [r8]
 80086a2:	4baf      	ldr	r3, [pc, #700]	; (8008960 <_dtoa_r+0x320>)
 80086a4:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80086a8:	ea33 0308 	bics.w	r3, r3, r8
 80086ac:	d114      	bne.n	80086d8 <_dtoa_r+0x98>
 80086ae:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80086b0:	f242 730f 	movw	r3, #9999	; 0x270f
 80086b4:	6013      	str	r3, [r2, #0]
 80086b6:	9b00      	ldr	r3, [sp, #0]
 80086b8:	b923      	cbnz	r3, 80086c4 <_dtoa_r+0x84>
 80086ba:	f3c8 0013 	ubfx	r0, r8, #0, #20
 80086be:	2800      	cmp	r0, #0
 80086c0:	f000 8542 	beq.w	8009148 <_dtoa_r+0xb08>
 80086c4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80086c6:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8008974 <_dtoa_r+0x334>
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	f000 8544 	beq.w	8009158 <_dtoa_r+0xb18>
 80086d0:	f10b 0303 	add.w	r3, fp, #3
 80086d4:	f000 bd3e 	b.w	8009154 <_dtoa_r+0xb14>
 80086d8:	e9dd 6700 	ldrd	r6, r7, [sp]
 80086dc:	2200      	movs	r2, #0
 80086de:	2300      	movs	r3, #0
 80086e0:	4630      	mov	r0, r6
 80086e2:	4639      	mov	r1, r7
 80086e4:	f7f8 f9f0 	bl	8000ac8 <__aeabi_dcmpeq>
 80086e8:	4681      	mov	r9, r0
 80086ea:	b168      	cbz	r0, 8008708 <_dtoa_r+0xc8>
 80086ec:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80086ee:	2301      	movs	r3, #1
 80086f0:	6013      	str	r3, [r2, #0]
 80086f2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	f000 8524 	beq.w	8009142 <_dtoa_r+0xb02>
 80086fa:	4b9a      	ldr	r3, [pc, #616]	; (8008964 <_dtoa_r+0x324>)
 80086fc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80086fe:	f103 3bff 	add.w	fp, r3, #4294967295
 8008702:	6013      	str	r3, [r2, #0]
 8008704:	f000 bd28 	b.w	8009158 <_dtoa_r+0xb18>
 8008708:	aa14      	add	r2, sp, #80	; 0x50
 800870a:	a915      	add	r1, sp, #84	; 0x54
 800870c:	ec47 6b10 	vmov	d0, r6, r7
 8008710:	4620      	mov	r0, r4
 8008712:	f001 f9d8 	bl	8009ac6 <__d2b>
 8008716:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800871a:	9004      	str	r0, [sp, #16]
 800871c:	2d00      	cmp	r5, #0
 800871e:	d07c      	beq.n	800881a <_dtoa_r+0x1da>
 8008720:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008724:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8008728:	46b2      	mov	sl, r6
 800872a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800872e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008732:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8008736:	2200      	movs	r2, #0
 8008738:	4b8b      	ldr	r3, [pc, #556]	; (8008968 <_dtoa_r+0x328>)
 800873a:	4650      	mov	r0, sl
 800873c:	4659      	mov	r1, fp
 800873e:	f7f7 fda3 	bl	8000288 <__aeabi_dsub>
 8008742:	a381      	add	r3, pc, #516	; (adr r3, 8008948 <_dtoa_r+0x308>)
 8008744:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008748:	f7f7 ff56 	bl	80005f8 <__aeabi_dmul>
 800874c:	a380      	add	r3, pc, #512	; (adr r3, 8008950 <_dtoa_r+0x310>)
 800874e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008752:	f7f7 fd9b 	bl	800028c <__adddf3>
 8008756:	4606      	mov	r6, r0
 8008758:	4628      	mov	r0, r5
 800875a:	460f      	mov	r7, r1
 800875c:	f7f7 fee2 	bl	8000524 <__aeabi_i2d>
 8008760:	a37d      	add	r3, pc, #500	; (adr r3, 8008958 <_dtoa_r+0x318>)
 8008762:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008766:	f7f7 ff47 	bl	80005f8 <__aeabi_dmul>
 800876a:	4602      	mov	r2, r0
 800876c:	460b      	mov	r3, r1
 800876e:	4630      	mov	r0, r6
 8008770:	4639      	mov	r1, r7
 8008772:	f7f7 fd8b 	bl	800028c <__adddf3>
 8008776:	4606      	mov	r6, r0
 8008778:	460f      	mov	r7, r1
 800877a:	f7f8 f9ed 	bl	8000b58 <__aeabi_d2iz>
 800877e:	2200      	movs	r2, #0
 8008780:	4682      	mov	sl, r0
 8008782:	2300      	movs	r3, #0
 8008784:	4630      	mov	r0, r6
 8008786:	4639      	mov	r1, r7
 8008788:	f7f8 f9a8 	bl	8000adc <__aeabi_dcmplt>
 800878c:	b148      	cbz	r0, 80087a2 <_dtoa_r+0x162>
 800878e:	4650      	mov	r0, sl
 8008790:	f7f7 fec8 	bl	8000524 <__aeabi_i2d>
 8008794:	4632      	mov	r2, r6
 8008796:	463b      	mov	r3, r7
 8008798:	f7f8 f996 	bl	8000ac8 <__aeabi_dcmpeq>
 800879c:	b908      	cbnz	r0, 80087a2 <_dtoa_r+0x162>
 800879e:	f10a 3aff 	add.w	sl, sl, #4294967295
 80087a2:	f1ba 0f16 	cmp.w	sl, #22
 80087a6:	d859      	bhi.n	800885c <_dtoa_r+0x21c>
 80087a8:	4970      	ldr	r1, [pc, #448]	; (800896c <_dtoa_r+0x32c>)
 80087aa:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80087ae:	e9dd 2300 	ldrd	r2, r3, [sp]
 80087b2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80087b6:	f7f8 f9af 	bl	8000b18 <__aeabi_dcmpgt>
 80087ba:	2800      	cmp	r0, #0
 80087bc:	d050      	beq.n	8008860 <_dtoa_r+0x220>
 80087be:	f10a 3aff 	add.w	sl, sl, #4294967295
 80087c2:	2300      	movs	r3, #0
 80087c4:	930f      	str	r3, [sp, #60]	; 0x3c
 80087c6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80087c8:	1b5d      	subs	r5, r3, r5
 80087ca:	f1b5 0801 	subs.w	r8, r5, #1
 80087ce:	bf49      	itett	mi
 80087d0:	f1c5 0301 	rsbmi	r3, r5, #1
 80087d4:	2300      	movpl	r3, #0
 80087d6:	9305      	strmi	r3, [sp, #20]
 80087d8:	f04f 0800 	movmi.w	r8, #0
 80087dc:	bf58      	it	pl
 80087de:	9305      	strpl	r3, [sp, #20]
 80087e0:	f1ba 0f00 	cmp.w	sl, #0
 80087e4:	db3e      	blt.n	8008864 <_dtoa_r+0x224>
 80087e6:	2300      	movs	r3, #0
 80087e8:	44d0      	add	r8, sl
 80087ea:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80087ee:	9307      	str	r3, [sp, #28]
 80087f0:	9b06      	ldr	r3, [sp, #24]
 80087f2:	2b09      	cmp	r3, #9
 80087f4:	f200 8090 	bhi.w	8008918 <_dtoa_r+0x2d8>
 80087f8:	2b05      	cmp	r3, #5
 80087fa:	bfc4      	itt	gt
 80087fc:	3b04      	subgt	r3, #4
 80087fe:	9306      	strgt	r3, [sp, #24]
 8008800:	9b06      	ldr	r3, [sp, #24]
 8008802:	f1a3 0302 	sub.w	r3, r3, #2
 8008806:	bfcc      	ite	gt
 8008808:	2500      	movgt	r5, #0
 800880a:	2501      	movle	r5, #1
 800880c:	2b03      	cmp	r3, #3
 800880e:	f200 808f 	bhi.w	8008930 <_dtoa_r+0x2f0>
 8008812:	e8df f003 	tbb	[pc, r3]
 8008816:	7f7d      	.short	0x7f7d
 8008818:	7131      	.short	0x7131
 800881a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800881e:	441d      	add	r5, r3
 8008820:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8008824:	2820      	cmp	r0, #32
 8008826:	dd13      	ble.n	8008850 <_dtoa_r+0x210>
 8008828:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800882c:	9b00      	ldr	r3, [sp, #0]
 800882e:	fa08 f800 	lsl.w	r8, r8, r0
 8008832:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8008836:	fa23 f000 	lsr.w	r0, r3, r0
 800883a:	ea48 0000 	orr.w	r0, r8, r0
 800883e:	f7f7 fe61 	bl	8000504 <__aeabi_ui2d>
 8008842:	2301      	movs	r3, #1
 8008844:	4682      	mov	sl, r0
 8008846:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800884a:	3d01      	subs	r5, #1
 800884c:	9313      	str	r3, [sp, #76]	; 0x4c
 800884e:	e772      	b.n	8008736 <_dtoa_r+0xf6>
 8008850:	9b00      	ldr	r3, [sp, #0]
 8008852:	f1c0 0020 	rsb	r0, r0, #32
 8008856:	fa03 f000 	lsl.w	r0, r3, r0
 800885a:	e7f0      	b.n	800883e <_dtoa_r+0x1fe>
 800885c:	2301      	movs	r3, #1
 800885e:	e7b1      	b.n	80087c4 <_dtoa_r+0x184>
 8008860:	900f      	str	r0, [sp, #60]	; 0x3c
 8008862:	e7b0      	b.n	80087c6 <_dtoa_r+0x186>
 8008864:	9b05      	ldr	r3, [sp, #20]
 8008866:	eba3 030a 	sub.w	r3, r3, sl
 800886a:	9305      	str	r3, [sp, #20]
 800886c:	f1ca 0300 	rsb	r3, sl, #0
 8008870:	9307      	str	r3, [sp, #28]
 8008872:	2300      	movs	r3, #0
 8008874:	930e      	str	r3, [sp, #56]	; 0x38
 8008876:	e7bb      	b.n	80087f0 <_dtoa_r+0x1b0>
 8008878:	2301      	movs	r3, #1
 800887a:	930a      	str	r3, [sp, #40]	; 0x28
 800887c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800887e:	2b00      	cmp	r3, #0
 8008880:	dd59      	ble.n	8008936 <_dtoa_r+0x2f6>
 8008882:	9302      	str	r3, [sp, #8]
 8008884:	4699      	mov	r9, r3
 8008886:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008888:	2200      	movs	r2, #0
 800888a:	6072      	str	r2, [r6, #4]
 800888c:	2204      	movs	r2, #4
 800888e:	f102 0014 	add.w	r0, r2, #20
 8008892:	4298      	cmp	r0, r3
 8008894:	6871      	ldr	r1, [r6, #4]
 8008896:	d953      	bls.n	8008940 <_dtoa_r+0x300>
 8008898:	4620      	mov	r0, r4
 800889a:	f000 fe88 	bl	80095ae <_Balloc>
 800889e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80088a0:	6030      	str	r0, [r6, #0]
 80088a2:	f1b9 0f0e 	cmp.w	r9, #14
 80088a6:	f8d3 b000 	ldr.w	fp, [r3]
 80088aa:	f200 80e6 	bhi.w	8008a7a <_dtoa_r+0x43a>
 80088ae:	2d00      	cmp	r5, #0
 80088b0:	f000 80e3 	beq.w	8008a7a <_dtoa_r+0x43a>
 80088b4:	ed9d 7b00 	vldr	d7, [sp]
 80088b8:	f1ba 0f00 	cmp.w	sl, #0
 80088bc:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 80088c0:	dd74      	ble.n	80089ac <_dtoa_r+0x36c>
 80088c2:	4a2a      	ldr	r2, [pc, #168]	; (800896c <_dtoa_r+0x32c>)
 80088c4:	f00a 030f 	and.w	r3, sl, #15
 80088c8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80088cc:	ed93 7b00 	vldr	d7, [r3]
 80088d0:	ea4f 162a 	mov.w	r6, sl, asr #4
 80088d4:	06f0      	lsls	r0, r6, #27
 80088d6:	ed8d 7b08 	vstr	d7, [sp, #32]
 80088da:	d565      	bpl.n	80089a8 <_dtoa_r+0x368>
 80088dc:	4b24      	ldr	r3, [pc, #144]	; (8008970 <_dtoa_r+0x330>)
 80088de:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80088e2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80088e6:	f7f7 ffb1 	bl	800084c <__aeabi_ddiv>
 80088ea:	e9cd 0100 	strd	r0, r1, [sp]
 80088ee:	f006 060f 	and.w	r6, r6, #15
 80088f2:	2503      	movs	r5, #3
 80088f4:	4f1e      	ldr	r7, [pc, #120]	; (8008970 <_dtoa_r+0x330>)
 80088f6:	e04c      	b.n	8008992 <_dtoa_r+0x352>
 80088f8:	2301      	movs	r3, #1
 80088fa:	930a      	str	r3, [sp, #40]	; 0x28
 80088fc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80088fe:	4453      	add	r3, sl
 8008900:	f103 0901 	add.w	r9, r3, #1
 8008904:	9302      	str	r3, [sp, #8]
 8008906:	464b      	mov	r3, r9
 8008908:	2b01      	cmp	r3, #1
 800890a:	bfb8      	it	lt
 800890c:	2301      	movlt	r3, #1
 800890e:	e7ba      	b.n	8008886 <_dtoa_r+0x246>
 8008910:	2300      	movs	r3, #0
 8008912:	e7b2      	b.n	800887a <_dtoa_r+0x23a>
 8008914:	2300      	movs	r3, #0
 8008916:	e7f0      	b.n	80088fa <_dtoa_r+0x2ba>
 8008918:	2501      	movs	r5, #1
 800891a:	2300      	movs	r3, #0
 800891c:	9306      	str	r3, [sp, #24]
 800891e:	950a      	str	r5, [sp, #40]	; 0x28
 8008920:	f04f 33ff 	mov.w	r3, #4294967295
 8008924:	9302      	str	r3, [sp, #8]
 8008926:	4699      	mov	r9, r3
 8008928:	2200      	movs	r2, #0
 800892a:	2312      	movs	r3, #18
 800892c:	920b      	str	r2, [sp, #44]	; 0x2c
 800892e:	e7aa      	b.n	8008886 <_dtoa_r+0x246>
 8008930:	2301      	movs	r3, #1
 8008932:	930a      	str	r3, [sp, #40]	; 0x28
 8008934:	e7f4      	b.n	8008920 <_dtoa_r+0x2e0>
 8008936:	2301      	movs	r3, #1
 8008938:	9302      	str	r3, [sp, #8]
 800893a:	4699      	mov	r9, r3
 800893c:	461a      	mov	r2, r3
 800893e:	e7f5      	b.n	800892c <_dtoa_r+0x2ec>
 8008940:	3101      	adds	r1, #1
 8008942:	6071      	str	r1, [r6, #4]
 8008944:	0052      	lsls	r2, r2, #1
 8008946:	e7a2      	b.n	800888e <_dtoa_r+0x24e>
 8008948:	636f4361 	.word	0x636f4361
 800894c:	3fd287a7 	.word	0x3fd287a7
 8008950:	8b60c8b3 	.word	0x8b60c8b3
 8008954:	3fc68a28 	.word	0x3fc68a28
 8008958:	509f79fb 	.word	0x509f79fb
 800895c:	3fd34413 	.word	0x3fd34413
 8008960:	7ff00000 	.word	0x7ff00000
 8008964:	0800a511 	.word	0x0800a511
 8008968:	3ff80000 	.word	0x3ff80000
 800896c:	0800a5d0 	.word	0x0800a5d0
 8008970:	0800a5a8 	.word	0x0800a5a8
 8008974:	0800a53d 	.word	0x0800a53d
 8008978:	07f1      	lsls	r1, r6, #31
 800897a:	d508      	bpl.n	800898e <_dtoa_r+0x34e>
 800897c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008980:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008984:	f7f7 fe38 	bl	80005f8 <__aeabi_dmul>
 8008988:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800898c:	3501      	adds	r5, #1
 800898e:	1076      	asrs	r6, r6, #1
 8008990:	3708      	adds	r7, #8
 8008992:	2e00      	cmp	r6, #0
 8008994:	d1f0      	bne.n	8008978 <_dtoa_r+0x338>
 8008996:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800899a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800899e:	f7f7 ff55 	bl	800084c <__aeabi_ddiv>
 80089a2:	e9cd 0100 	strd	r0, r1, [sp]
 80089a6:	e01a      	b.n	80089de <_dtoa_r+0x39e>
 80089a8:	2502      	movs	r5, #2
 80089aa:	e7a3      	b.n	80088f4 <_dtoa_r+0x2b4>
 80089ac:	f000 80a0 	beq.w	8008af0 <_dtoa_r+0x4b0>
 80089b0:	f1ca 0600 	rsb	r6, sl, #0
 80089b4:	4b9f      	ldr	r3, [pc, #636]	; (8008c34 <_dtoa_r+0x5f4>)
 80089b6:	4fa0      	ldr	r7, [pc, #640]	; (8008c38 <_dtoa_r+0x5f8>)
 80089b8:	f006 020f 	and.w	r2, r6, #15
 80089bc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80089c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089c4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80089c8:	f7f7 fe16 	bl	80005f8 <__aeabi_dmul>
 80089cc:	e9cd 0100 	strd	r0, r1, [sp]
 80089d0:	1136      	asrs	r6, r6, #4
 80089d2:	2300      	movs	r3, #0
 80089d4:	2502      	movs	r5, #2
 80089d6:	2e00      	cmp	r6, #0
 80089d8:	d17f      	bne.n	8008ada <_dtoa_r+0x49a>
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d1e1      	bne.n	80089a2 <_dtoa_r+0x362>
 80089de:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	f000 8087 	beq.w	8008af4 <_dtoa_r+0x4b4>
 80089e6:	e9dd 6700 	ldrd	r6, r7, [sp]
 80089ea:	2200      	movs	r2, #0
 80089ec:	4b93      	ldr	r3, [pc, #588]	; (8008c3c <_dtoa_r+0x5fc>)
 80089ee:	4630      	mov	r0, r6
 80089f0:	4639      	mov	r1, r7
 80089f2:	f7f8 f873 	bl	8000adc <__aeabi_dcmplt>
 80089f6:	2800      	cmp	r0, #0
 80089f8:	d07c      	beq.n	8008af4 <_dtoa_r+0x4b4>
 80089fa:	f1b9 0f00 	cmp.w	r9, #0
 80089fe:	d079      	beq.n	8008af4 <_dtoa_r+0x4b4>
 8008a00:	9b02      	ldr	r3, [sp, #8]
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	dd35      	ble.n	8008a72 <_dtoa_r+0x432>
 8008a06:	f10a 33ff 	add.w	r3, sl, #4294967295
 8008a0a:	9308      	str	r3, [sp, #32]
 8008a0c:	4639      	mov	r1, r7
 8008a0e:	2200      	movs	r2, #0
 8008a10:	4b8b      	ldr	r3, [pc, #556]	; (8008c40 <_dtoa_r+0x600>)
 8008a12:	4630      	mov	r0, r6
 8008a14:	f7f7 fdf0 	bl	80005f8 <__aeabi_dmul>
 8008a18:	e9cd 0100 	strd	r0, r1, [sp]
 8008a1c:	9f02      	ldr	r7, [sp, #8]
 8008a1e:	3501      	adds	r5, #1
 8008a20:	4628      	mov	r0, r5
 8008a22:	f7f7 fd7f 	bl	8000524 <__aeabi_i2d>
 8008a26:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008a2a:	f7f7 fde5 	bl	80005f8 <__aeabi_dmul>
 8008a2e:	2200      	movs	r2, #0
 8008a30:	4b84      	ldr	r3, [pc, #528]	; (8008c44 <_dtoa_r+0x604>)
 8008a32:	f7f7 fc2b 	bl	800028c <__adddf3>
 8008a36:	4605      	mov	r5, r0
 8008a38:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8008a3c:	2f00      	cmp	r7, #0
 8008a3e:	d15d      	bne.n	8008afc <_dtoa_r+0x4bc>
 8008a40:	2200      	movs	r2, #0
 8008a42:	4b81      	ldr	r3, [pc, #516]	; (8008c48 <_dtoa_r+0x608>)
 8008a44:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008a48:	f7f7 fc1e 	bl	8000288 <__aeabi_dsub>
 8008a4c:	462a      	mov	r2, r5
 8008a4e:	4633      	mov	r3, r6
 8008a50:	e9cd 0100 	strd	r0, r1, [sp]
 8008a54:	f7f8 f860 	bl	8000b18 <__aeabi_dcmpgt>
 8008a58:	2800      	cmp	r0, #0
 8008a5a:	f040 8288 	bne.w	8008f6e <_dtoa_r+0x92e>
 8008a5e:	462a      	mov	r2, r5
 8008a60:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8008a64:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008a68:	f7f8 f838 	bl	8000adc <__aeabi_dcmplt>
 8008a6c:	2800      	cmp	r0, #0
 8008a6e:	f040 827c 	bne.w	8008f6a <_dtoa_r+0x92a>
 8008a72:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008a76:	e9cd 2300 	strd	r2, r3, [sp]
 8008a7a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	f2c0 8150 	blt.w	8008d22 <_dtoa_r+0x6e2>
 8008a82:	f1ba 0f0e 	cmp.w	sl, #14
 8008a86:	f300 814c 	bgt.w	8008d22 <_dtoa_r+0x6e2>
 8008a8a:	4b6a      	ldr	r3, [pc, #424]	; (8008c34 <_dtoa_r+0x5f4>)
 8008a8c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008a90:	ed93 7b00 	vldr	d7, [r3]
 8008a94:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008a9c:	f280 80d8 	bge.w	8008c50 <_dtoa_r+0x610>
 8008aa0:	f1b9 0f00 	cmp.w	r9, #0
 8008aa4:	f300 80d4 	bgt.w	8008c50 <_dtoa_r+0x610>
 8008aa8:	f040 825e 	bne.w	8008f68 <_dtoa_r+0x928>
 8008aac:	2200      	movs	r2, #0
 8008aae:	4b66      	ldr	r3, [pc, #408]	; (8008c48 <_dtoa_r+0x608>)
 8008ab0:	ec51 0b17 	vmov	r0, r1, d7
 8008ab4:	f7f7 fda0 	bl	80005f8 <__aeabi_dmul>
 8008ab8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008abc:	f7f8 f822 	bl	8000b04 <__aeabi_dcmpge>
 8008ac0:	464f      	mov	r7, r9
 8008ac2:	464e      	mov	r6, r9
 8008ac4:	2800      	cmp	r0, #0
 8008ac6:	f040 8234 	bne.w	8008f32 <_dtoa_r+0x8f2>
 8008aca:	2331      	movs	r3, #49	; 0x31
 8008acc:	f10b 0501 	add.w	r5, fp, #1
 8008ad0:	f88b 3000 	strb.w	r3, [fp]
 8008ad4:	f10a 0a01 	add.w	sl, sl, #1
 8008ad8:	e22f      	b.n	8008f3a <_dtoa_r+0x8fa>
 8008ada:	07f2      	lsls	r2, r6, #31
 8008adc:	d505      	bpl.n	8008aea <_dtoa_r+0x4aa>
 8008ade:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008ae2:	f7f7 fd89 	bl	80005f8 <__aeabi_dmul>
 8008ae6:	3501      	adds	r5, #1
 8008ae8:	2301      	movs	r3, #1
 8008aea:	1076      	asrs	r6, r6, #1
 8008aec:	3708      	adds	r7, #8
 8008aee:	e772      	b.n	80089d6 <_dtoa_r+0x396>
 8008af0:	2502      	movs	r5, #2
 8008af2:	e774      	b.n	80089de <_dtoa_r+0x39e>
 8008af4:	f8cd a020 	str.w	sl, [sp, #32]
 8008af8:	464f      	mov	r7, r9
 8008afa:	e791      	b.n	8008a20 <_dtoa_r+0x3e0>
 8008afc:	4b4d      	ldr	r3, [pc, #308]	; (8008c34 <_dtoa_r+0x5f4>)
 8008afe:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008b02:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8008b06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d047      	beq.n	8008b9c <_dtoa_r+0x55c>
 8008b0c:	4602      	mov	r2, r0
 8008b0e:	460b      	mov	r3, r1
 8008b10:	2000      	movs	r0, #0
 8008b12:	494e      	ldr	r1, [pc, #312]	; (8008c4c <_dtoa_r+0x60c>)
 8008b14:	f7f7 fe9a 	bl	800084c <__aeabi_ddiv>
 8008b18:	462a      	mov	r2, r5
 8008b1a:	4633      	mov	r3, r6
 8008b1c:	f7f7 fbb4 	bl	8000288 <__aeabi_dsub>
 8008b20:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8008b24:	465d      	mov	r5, fp
 8008b26:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008b2a:	f7f8 f815 	bl	8000b58 <__aeabi_d2iz>
 8008b2e:	4606      	mov	r6, r0
 8008b30:	f7f7 fcf8 	bl	8000524 <__aeabi_i2d>
 8008b34:	4602      	mov	r2, r0
 8008b36:	460b      	mov	r3, r1
 8008b38:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008b3c:	f7f7 fba4 	bl	8000288 <__aeabi_dsub>
 8008b40:	3630      	adds	r6, #48	; 0x30
 8008b42:	f805 6b01 	strb.w	r6, [r5], #1
 8008b46:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008b4a:	e9cd 0100 	strd	r0, r1, [sp]
 8008b4e:	f7f7 ffc5 	bl	8000adc <__aeabi_dcmplt>
 8008b52:	2800      	cmp	r0, #0
 8008b54:	d163      	bne.n	8008c1e <_dtoa_r+0x5de>
 8008b56:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008b5a:	2000      	movs	r0, #0
 8008b5c:	4937      	ldr	r1, [pc, #220]	; (8008c3c <_dtoa_r+0x5fc>)
 8008b5e:	f7f7 fb93 	bl	8000288 <__aeabi_dsub>
 8008b62:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008b66:	f7f7 ffb9 	bl	8000adc <__aeabi_dcmplt>
 8008b6a:	2800      	cmp	r0, #0
 8008b6c:	f040 80b7 	bne.w	8008cde <_dtoa_r+0x69e>
 8008b70:	eba5 030b 	sub.w	r3, r5, fp
 8008b74:	429f      	cmp	r7, r3
 8008b76:	f77f af7c 	ble.w	8008a72 <_dtoa_r+0x432>
 8008b7a:	2200      	movs	r2, #0
 8008b7c:	4b30      	ldr	r3, [pc, #192]	; (8008c40 <_dtoa_r+0x600>)
 8008b7e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008b82:	f7f7 fd39 	bl	80005f8 <__aeabi_dmul>
 8008b86:	2200      	movs	r2, #0
 8008b88:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8008b8c:	4b2c      	ldr	r3, [pc, #176]	; (8008c40 <_dtoa_r+0x600>)
 8008b8e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008b92:	f7f7 fd31 	bl	80005f8 <__aeabi_dmul>
 8008b96:	e9cd 0100 	strd	r0, r1, [sp]
 8008b9a:	e7c4      	b.n	8008b26 <_dtoa_r+0x4e6>
 8008b9c:	462a      	mov	r2, r5
 8008b9e:	4633      	mov	r3, r6
 8008ba0:	f7f7 fd2a 	bl	80005f8 <__aeabi_dmul>
 8008ba4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8008ba8:	eb0b 0507 	add.w	r5, fp, r7
 8008bac:	465e      	mov	r6, fp
 8008bae:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008bb2:	f7f7 ffd1 	bl	8000b58 <__aeabi_d2iz>
 8008bb6:	4607      	mov	r7, r0
 8008bb8:	f7f7 fcb4 	bl	8000524 <__aeabi_i2d>
 8008bbc:	3730      	adds	r7, #48	; 0x30
 8008bbe:	4602      	mov	r2, r0
 8008bc0:	460b      	mov	r3, r1
 8008bc2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008bc6:	f7f7 fb5f 	bl	8000288 <__aeabi_dsub>
 8008bca:	f806 7b01 	strb.w	r7, [r6], #1
 8008bce:	42ae      	cmp	r6, r5
 8008bd0:	e9cd 0100 	strd	r0, r1, [sp]
 8008bd4:	f04f 0200 	mov.w	r2, #0
 8008bd8:	d126      	bne.n	8008c28 <_dtoa_r+0x5e8>
 8008bda:	4b1c      	ldr	r3, [pc, #112]	; (8008c4c <_dtoa_r+0x60c>)
 8008bdc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008be0:	f7f7 fb54 	bl	800028c <__adddf3>
 8008be4:	4602      	mov	r2, r0
 8008be6:	460b      	mov	r3, r1
 8008be8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008bec:	f7f7 ff94 	bl	8000b18 <__aeabi_dcmpgt>
 8008bf0:	2800      	cmp	r0, #0
 8008bf2:	d174      	bne.n	8008cde <_dtoa_r+0x69e>
 8008bf4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008bf8:	2000      	movs	r0, #0
 8008bfa:	4914      	ldr	r1, [pc, #80]	; (8008c4c <_dtoa_r+0x60c>)
 8008bfc:	f7f7 fb44 	bl	8000288 <__aeabi_dsub>
 8008c00:	4602      	mov	r2, r0
 8008c02:	460b      	mov	r3, r1
 8008c04:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008c08:	f7f7 ff68 	bl	8000adc <__aeabi_dcmplt>
 8008c0c:	2800      	cmp	r0, #0
 8008c0e:	f43f af30 	beq.w	8008a72 <_dtoa_r+0x432>
 8008c12:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008c16:	2b30      	cmp	r3, #48	; 0x30
 8008c18:	f105 32ff 	add.w	r2, r5, #4294967295
 8008c1c:	d002      	beq.n	8008c24 <_dtoa_r+0x5e4>
 8008c1e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8008c22:	e04a      	b.n	8008cba <_dtoa_r+0x67a>
 8008c24:	4615      	mov	r5, r2
 8008c26:	e7f4      	b.n	8008c12 <_dtoa_r+0x5d2>
 8008c28:	4b05      	ldr	r3, [pc, #20]	; (8008c40 <_dtoa_r+0x600>)
 8008c2a:	f7f7 fce5 	bl	80005f8 <__aeabi_dmul>
 8008c2e:	e9cd 0100 	strd	r0, r1, [sp]
 8008c32:	e7bc      	b.n	8008bae <_dtoa_r+0x56e>
 8008c34:	0800a5d0 	.word	0x0800a5d0
 8008c38:	0800a5a8 	.word	0x0800a5a8
 8008c3c:	3ff00000 	.word	0x3ff00000
 8008c40:	40240000 	.word	0x40240000
 8008c44:	401c0000 	.word	0x401c0000
 8008c48:	40140000 	.word	0x40140000
 8008c4c:	3fe00000 	.word	0x3fe00000
 8008c50:	e9dd 6700 	ldrd	r6, r7, [sp]
 8008c54:	465d      	mov	r5, fp
 8008c56:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008c5a:	4630      	mov	r0, r6
 8008c5c:	4639      	mov	r1, r7
 8008c5e:	f7f7 fdf5 	bl	800084c <__aeabi_ddiv>
 8008c62:	f7f7 ff79 	bl	8000b58 <__aeabi_d2iz>
 8008c66:	4680      	mov	r8, r0
 8008c68:	f7f7 fc5c 	bl	8000524 <__aeabi_i2d>
 8008c6c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008c70:	f7f7 fcc2 	bl	80005f8 <__aeabi_dmul>
 8008c74:	4602      	mov	r2, r0
 8008c76:	460b      	mov	r3, r1
 8008c78:	4630      	mov	r0, r6
 8008c7a:	4639      	mov	r1, r7
 8008c7c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8008c80:	f7f7 fb02 	bl	8000288 <__aeabi_dsub>
 8008c84:	f805 6b01 	strb.w	r6, [r5], #1
 8008c88:	eba5 060b 	sub.w	r6, r5, fp
 8008c8c:	45b1      	cmp	r9, r6
 8008c8e:	4602      	mov	r2, r0
 8008c90:	460b      	mov	r3, r1
 8008c92:	d139      	bne.n	8008d08 <_dtoa_r+0x6c8>
 8008c94:	f7f7 fafa 	bl	800028c <__adddf3>
 8008c98:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008c9c:	4606      	mov	r6, r0
 8008c9e:	460f      	mov	r7, r1
 8008ca0:	f7f7 ff3a 	bl	8000b18 <__aeabi_dcmpgt>
 8008ca4:	b9c8      	cbnz	r0, 8008cda <_dtoa_r+0x69a>
 8008ca6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008caa:	4630      	mov	r0, r6
 8008cac:	4639      	mov	r1, r7
 8008cae:	f7f7 ff0b 	bl	8000ac8 <__aeabi_dcmpeq>
 8008cb2:	b110      	cbz	r0, 8008cba <_dtoa_r+0x67a>
 8008cb4:	f018 0f01 	tst.w	r8, #1
 8008cb8:	d10f      	bne.n	8008cda <_dtoa_r+0x69a>
 8008cba:	9904      	ldr	r1, [sp, #16]
 8008cbc:	4620      	mov	r0, r4
 8008cbe:	f000 fcaa 	bl	8009616 <_Bfree>
 8008cc2:	2300      	movs	r3, #0
 8008cc4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008cc6:	702b      	strb	r3, [r5, #0]
 8008cc8:	f10a 0301 	add.w	r3, sl, #1
 8008ccc:	6013      	str	r3, [r2, #0]
 8008cce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	f000 8241 	beq.w	8009158 <_dtoa_r+0xb18>
 8008cd6:	601d      	str	r5, [r3, #0]
 8008cd8:	e23e      	b.n	8009158 <_dtoa_r+0xb18>
 8008cda:	f8cd a020 	str.w	sl, [sp, #32]
 8008cde:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008ce2:	2a39      	cmp	r2, #57	; 0x39
 8008ce4:	f105 33ff 	add.w	r3, r5, #4294967295
 8008ce8:	d108      	bne.n	8008cfc <_dtoa_r+0x6bc>
 8008cea:	459b      	cmp	fp, r3
 8008cec:	d10a      	bne.n	8008d04 <_dtoa_r+0x6c4>
 8008cee:	9b08      	ldr	r3, [sp, #32]
 8008cf0:	3301      	adds	r3, #1
 8008cf2:	9308      	str	r3, [sp, #32]
 8008cf4:	2330      	movs	r3, #48	; 0x30
 8008cf6:	f88b 3000 	strb.w	r3, [fp]
 8008cfa:	465b      	mov	r3, fp
 8008cfc:	781a      	ldrb	r2, [r3, #0]
 8008cfe:	3201      	adds	r2, #1
 8008d00:	701a      	strb	r2, [r3, #0]
 8008d02:	e78c      	b.n	8008c1e <_dtoa_r+0x5de>
 8008d04:	461d      	mov	r5, r3
 8008d06:	e7ea      	b.n	8008cde <_dtoa_r+0x69e>
 8008d08:	2200      	movs	r2, #0
 8008d0a:	4b9b      	ldr	r3, [pc, #620]	; (8008f78 <_dtoa_r+0x938>)
 8008d0c:	f7f7 fc74 	bl	80005f8 <__aeabi_dmul>
 8008d10:	2200      	movs	r2, #0
 8008d12:	2300      	movs	r3, #0
 8008d14:	4606      	mov	r6, r0
 8008d16:	460f      	mov	r7, r1
 8008d18:	f7f7 fed6 	bl	8000ac8 <__aeabi_dcmpeq>
 8008d1c:	2800      	cmp	r0, #0
 8008d1e:	d09a      	beq.n	8008c56 <_dtoa_r+0x616>
 8008d20:	e7cb      	b.n	8008cba <_dtoa_r+0x67a>
 8008d22:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008d24:	2a00      	cmp	r2, #0
 8008d26:	f000 808b 	beq.w	8008e40 <_dtoa_r+0x800>
 8008d2a:	9a06      	ldr	r2, [sp, #24]
 8008d2c:	2a01      	cmp	r2, #1
 8008d2e:	dc6e      	bgt.n	8008e0e <_dtoa_r+0x7ce>
 8008d30:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008d32:	2a00      	cmp	r2, #0
 8008d34:	d067      	beq.n	8008e06 <_dtoa_r+0x7c6>
 8008d36:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008d3a:	9f07      	ldr	r7, [sp, #28]
 8008d3c:	9d05      	ldr	r5, [sp, #20]
 8008d3e:	9a05      	ldr	r2, [sp, #20]
 8008d40:	2101      	movs	r1, #1
 8008d42:	441a      	add	r2, r3
 8008d44:	4620      	mov	r0, r4
 8008d46:	9205      	str	r2, [sp, #20]
 8008d48:	4498      	add	r8, r3
 8008d4a:	f000 fd04 	bl	8009756 <__i2b>
 8008d4e:	4606      	mov	r6, r0
 8008d50:	2d00      	cmp	r5, #0
 8008d52:	dd0c      	ble.n	8008d6e <_dtoa_r+0x72e>
 8008d54:	f1b8 0f00 	cmp.w	r8, #0
 8008d58:	dd09      	ble.n	8008d6e <_dtoa_r+0x72e>
 8008d5a:	4545      	cmp	r5, r8
 8008d5c:	9a05      	ldr	r2, [sp, #20]
 8008d5e:	462b      	mov	r3, r5
 8008d60:	bfa8      	it	ge
 8008d62:	4643      	movge	r3, r8
 8008d64:	1ad2      	subs	r2, r2, r3
 8008d66:	9205      	str	r2, [sp, #20]
 8008d68:	1aed      	subs	r5, r5, r3
 8008d6a:	eba8 0803 	sub.w	r8, r8, r3
 8008d6e:	9b07      	ldr	r3, [sp, #28]
 8008d70:	b1eb      	cbz	r3, 8008dae <_dtoa_r+0x76e>
 8008d72:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d067      	beq.n	8008e48 <_dtoa_r+0x808>
 8008d78:	b18f      	cbz	r7, 8008d9e <_dtoa_r+0x75e>
 8008d7a:	4631      	mov	r1, r6
 8008d7c:	463a      	mov	r2, r7
 8008d7e:	4620      	mov	r0, r4
 8008d80:	f000 fd88 	bl	8009894 <__pow5mult>
 8008d84:	9a04      	ldr	r2, [sp, #16]
 8008d86:	4601      	mov	r1, r0
 8008d88:	4606      	mov	r6, r0
 8008d8a:	4620      	mov	r0, r4
 8008d8c:	f000 fcec 	bl	8009768 <__multiply>
 8008d90:	9904      	ldr	r1, [sp, #16]
 8008d92:	9008      	str	r0, [sp, #32]
 8008d94:	4620      	mov	r0, r4
 8008d96:	f000 fc3e 	bl	8009616 <_Bfree>
 8008d9a:	9b08      	ldr	r3, [sp, #32]
 8008d9c:	9304      	str	r3, [sp, #16]
 8008d9e:	9b07      	ldr	r3, [sp, #28]
 8008da0:	1bda      	subs	r2, r3, r7
 8008da2:	d004      	beq.n	8008dae <_dtoa_r+0x76e>
 8008da4:	9904      	ldr	r1, [sp, #16]
 8008da6:	4620      	mov	r0, r4
 8008da8:	f000 fd74 	bl	8009894 <__pow5mult>
 8008dac:	9004      	str	r0, [sp, #16]
 8008dae:	2101      	movs	r1, #1
 8008db0:	4620      	mov	r0, r4
 8008db2:	f000 fcd0 	bl	8009756 <__i2b>
 8008db6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008db8:	4607      	mov	r7, r0
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	f000 81d0 	beq.w	8009160 <_dtoa_r+0xb20>
 8008dc0:	461a      	mov	r2, r3
 8008dc2:	4601      	mov	r1, r0
 8008dc4:	4620      	mov	r0, r4
 8008dc6:	f000 fd65 	bl	8009894 <__pow5mult>
 8008dca:	9b06      	ldr	r3, [sp, #24]
 8008dcc:	2b01      	cmp	r3, #1
 8008dce:	4607      	mov	r7, r0
 8008dd0:	dc40      	bgt.n	8008e54 <_dtoa_r+0x814>
 8008dd2:	9b00      	ldr	r3, [sp, #0]
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d139      	bne.n	8008e4c <_dtoa_r+0x80c>
 8008dd8:	9b01      	ldr	r3, [sp, #4]
 8008dda:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d136      	bne.n	8008e50 <_dtoa_r+0x810>
 8008de2:	9b01      	ldr	r3, [sp, #4]
 8008de4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008de8:	0d1b      	lsrs	r3, r3, #20
 8008dea:	051b      	lsls	r3, r3, #20
 8008dec:	b12b      	cbz	r3, 8008dfa <_dtoa_r+0x7ba>
 8008dee:	9b05      	ldr	r3, [sp, #20]
 8008df0:	3301      	adds	r3, #1
 8008df2:	9305      	str	r3, [sp, #20]
 8008df4:	f108 0801 	add.w	r8, r8, #1
 8008df8:	2301      	movs	r3, #1
 8008dfa:	9307      	str	r3, [sp, #28]
 8008dfc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d12a      	bne.n	8008e58 <_dtoa_r+0x818>
 8008e02:	2001      	movs	r0, #1
 8008e04:	e030      	b.n	8008e68 <_dtoa_r+0x828>
 8008e06:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008e08:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008e0c:	e795      	b.n	8008d3a <_dtoa_r+0x6fa>
 8008e0e:	9b07      	ldr	r3, [sp, #28]
 8008e10:	f109 37ff 	add.w	r7, r9, #4294967295
 8008e14:	42bb      	cmp	r3, r7
 8008e16:	bfbf      	itttt	lt
 8008e18:	9b07      	ldrlt	r3, [sp, #28]
 8008e1a:	9707      	strlt	r7, [sp, #28]
 8008e1c:	1afa      	sublt	r2, r7, r3
 8008e1e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8008e20:	bfbb      	ittet	lt
 8008e22:	189b      	addlt	r3, r3, r2
 8008e24:	930e      	strlt	r3, [sp, #56]	; 0x38
 8008e26:	1bdf      	subge	r7, r3, r7
 8008e28:	2700      	movlt	r7, #0
 8008e2a:	f1b9 0f00 	cmp.w	r9, #0
 8008e2e:	bfb5      	itete	lt
 8008e30:	9b05      	ldrlt	r3, [sp, #20]
 8008e32:	9d05      	ldrge	r5, [sp, #20]
 8008e34:	eba3 0509 	sublt.w	r5, r3, r9
 8008e38:	464b      	movge	r3, r9
 8008e3a:	bfb8      	it	lt
 8008e3c:	2300      	movlt	r3, #0
 8008e3e:	e77e      	b.n	8008d3e <_dtoa_r+0x6fe>
 8008e40:	9f07      	ldr	r7, [sp, #28]
 8008e42:	9d05      	ldr	r5, [sp, #20]
 8008e44:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8008e46:	e783      	b.n	8008d50 <_dtoa_r+0x710>
 8008e48:	9a07      	ldr	r2, [sp, #28]
 8008e4a:	e7ab      	b.n	8008da4 <_dtoa_r+0x764>
 8008e4c:	2300      	movs	r3, #0
 8008e4e:	e7d4      	b.n	8008dfa <_dtoa_r+0x7ba>
 8008e50:	9b00      	ldr	r3, [sp, #0]
 8008e52:	e7d2      	b.n	8008dfa <_dtoa_r+0x7ba>
 8008e54:	2300      	movs	r3, #0
 8008e56:	9307      	str	r3, [sp, #28]
 8008e58:	693b      	ldr	r3, [r7, #16]
 8008e5a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8008e5e:	6918      	ldr	r0, [r3, #16]
 8008e60:	f000 fc2b 	bl	80096ba <__hi0bits>
 8008e64:	f1c0 0020 	rsb	r0, r0, #32
 8008e68:	4440      	add	r0, r8
 8008e6a:	f010 001f 	ands.w	r0, r0, #31
 8008e6e:	d047      	beq.n	8008f00 <_dtoa_r+0x8c0>
 8008e70:	f1c0 0320 	rsb	r3, r0, #32
 8008e74:	2b04      	cmp	r3, #4
 8008e76:	dd3b      	ble.n	8008ef0 <_dtoa_r+0x8b0>
 8008e78:	9b05      	ldr	r3, [sp, #20]
 8008e7a:	f1c0 001c 	rsb	r0, r0, #28
 8008e7e:	4403      	add	r3, r0
 8008e80:	9305      	str	r3, [sp, #20]
 8008e82:	4405      	add	r5, r0
 8008e84:	4480      	add	r8, r0
 8008e86:	9b05      	ldr	r3, [sp, #20]
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	dd05      	ble.n	8008e98 <_dtoa_r+0x858>
 8008e8c:	461a      	mov	r2, r3
 8008e8e:	9904      	ldr	r1, [sp, #16]
 8008e90:	4620      	mov	r0, r4
 8008e92:	f000 fd4d 	bl	8009930 <__lshift>
 8008e96:	9004      	str	r0, [sp, #16]
 8008e98:	f1b8 0f00 	cmp.w	r8, #0
 8008e9c:	dd05      	ble.n	8008eaa <_dtoa_r+0x86a>
 8008e9e:	4639      	mov	r1, r7
 8008ea0:	4642      	mov	r2, r8
 8008ea2:	4620      	mov	r0, r4
 8008ea4:	f000 fd44 	bl	8009930 <__lshift>
 8008ea8:	4607      	mov	r7, r0
 8008eaa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008eac:	b353      	cbz	r3, 8008f04 <_dtoa_r+0x8c4>
 8008eae:	4639      	mov	r1, r7
 8008eb0:	9804      	ldr	r0, [sp, #16]
 8008eb2:	f000 fd91 	bl	80099d8 <__mcmp>
 8008eb6:	2800      	cmp	r0, #0
 8008eb8:	da24      	bge.n	8008f04 <_dtoa_r+0x8c4>
 8008eba:	2300      	movs	r3, #0
 8008ebc:	220a      	movs	r2, #10
 8008ebe:	9904      	ldr	r1, [sp, #16]
 8008ec0:	4620      	mov	r0, r4
 8008ec2:	f000 fbbf 	bl	8009644 <__multadd>
 8008ec6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ec8:	9004      	str	r0, [sp, #16]
 8008eca:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	f000 814d 	beq.w	800916e <_dtoa_r+0xb2e>
 8008ed4:	2300      	movs	r3, #0
 8008ed6:	4631      	mov	r1, r6
 8008ed8:	220a      	movs	r2, #10
 8008eda:	4620      	mov	r0, r4
 8008edc:	f000 fbb2 	bl	8009644 <__multadd>
 8008ee0:	9b02      	ldr	r3, [sp, #8]
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	4606      	mov	r6, r0
 8008ee6:	dc4f      	bgt.n	8008f88 <_dtoa_r+0x948>
 8008ee8:	9b06      	ldr	r3, [sp, #24]
 8008eea:	2b02      	cmp	r3, #2
 8008eec:	dd4c      	ble.n	8008f88 <_dtoa_r+0x948>
 8008eee:	e011      	b.n	8008f14 <_dtoa_r+0x8d4>
 8008ef0:	d0c9      	beq.n	8008e86 <_dtoa_r+0x846>
 8008ef2:	9a05      	ldr	r2, [sp, #20]
 8008ef4:	331c      	adds	r3, #28
 8008ef6:	441a      	add	r2, r3
 8008ef8:	9205      	str	r2, [sp, #20]
 8008efa:	441d      	add	r5, r3
 8008efc:	4498      	add	r8, r3
 8008efe:	e7c2      	b.n	8008e86 <_dtoa_r+0x846>
 8008f00:	4603      	mov	r3, r0
 8008f02:	e7f6      	b.n	8008ef2 <_dtoa_r+0x8b2>
 8008f04:	f1b9 0f00 	cmp.w	r9, #0
 8008f08:	dc38      	bgt.n	8008f7c <_dtoa_r+0x93c>
 8008f0a:	9b06      	ldr	r3, [sp, #24]
 8008f0c:	2b02      	cmp	r3, #2
 8008f0e:	dd35      	ble.n	8008f7c <_dtoa_r+0x93c>
 8008f10:	f8cd 9008 	str.w	r9, [sp, #8]
 8008f14:	9b02      	ldr	r3, [sp, #8]
 8008f16:	b963      	cbnz	r3, 8008f32 <_dtoa_r+0x8f2>
 8008f18:	4639      	mov	r1, r7
 8008f1a:	2205      	movs	r2, #5
 8008f1c:	4620      	mov	r0, r4
 8008f1e:	f000 fb91 	bl	8009644 <__multadd>
 8008f22:	4601      	mov	r1, r0
 8008f24:	4607      	mov	r7, r0
 8008f26:	9804      	ldr	r0, [sp, #16]
 8008f28:	f000 fd56 	bl	80099d8 <__mcmp>
 8008f2c:	2800      	cmp	r0, #0
 8008f2e:	f73f adcc 	bgt.w	8008aca <_dtoa_r+0x48a>
 8008f32:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008f34:	465d      	mov	r5, fp
 8008f36:	ea6f 0a03 	mvn.w	sl, r3
 8008f3a:	f04f 0900 	mov.w	r9, #0
 8008f3e:	4639      	mov	r1, r7
 8008f40:	4620      	mov	r0, r4
 8008f42:	f000 fb68 	bl	8009616 <_Bfree>
 8008f46:	2e00      	cmp	r6, #0
 8008f48:	f43f aeb7 	beq.w	8008cba <_dtoa_r+0x67a>
 8008f4c:	f1b9 0f00 	cmp.w	r9, #0
 8008f50:	d005      	beq.n	8008f5e <_dtoa_r+0x91e>
 8008f52:	45b1      	cmp	r9, r6
 8008f54:	d003      	beq.n	8008f5e <_dtoa_r+0x91e>
 8008f56:	4649      	mov	r1, r9
 8008f58:	4620      	mov	r0, r4
 8008f5a:	f000 fb5c 	bl	8009616 <_Bfree>
 8008f5e:	4631      	mov	r1, r6
 8008f60:	4620      	mov	r0, r4
 8008f62:	f000 fb58 	bl	8009616 <_Bfree>
 8008f66:	e6a8      	b.n	8008cba <_dtoa_r+0x67a>
 8008f68:	2700      	movs	r7, #0
 8008f6a:	463e      	mov	r6, r7
 8008f6c:	e7e1      	b.n	8008f32 <_dtoa_r+0x8f2>
 8008f6e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8008f72:	463e      	mov	r6, r7
 8008f74:	e5a9      	b.n	8008aca <_dtoa_r+0x48a>
 8008f76:	bf00      	nop
 8008f78:	40240000 	.word	0x40240000
 8008f7c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f7e:	f8cd 9008 	str.w	r9, [sp, #8]
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	f000 80fa 	beq.w	800917c <_dtoa_r+0xb3c>
 8008f88:	2d00      	cmp	r5, #0
 8008f8a:	dd05      	ble.n	8008f98 <_dtoa_r+0x958>
 8008f8c:	4631      	mov	r1, r6
 8008f8e:	462a      	mov	r2, r5
 8008f90:	4620      	mov	r0, r4
 8008f92:	f000 fccd 	bl	8009930 <__lshift>
 8008f96:	4606      	mov	r6, r0
 8008f98:	9b07      	ldr	r3, [sp, #28]
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	d04c      	beq.n	8009038 <_dtoa_r+0x9f8>
 8008f9e:	6871      	ldr	r1, [r6, #4]
 8008fa0:	4620      	mov	r0, r4
 8008fa2:	f000 fb04 	bl	80095ae <_Balloc>
 8008fa6:	6932      	ldr	r2, [r6, #16]
 8008fa8:	3202      	adds	r2, #2
 8008faa:	4605      	mov	r5, r0
 8008fac:	0092      	lsls	r2, r2, #2
 8008fae:	f106 010c 	add.w	r1, r6, #12
 8008fb2:	300c      	adds	r0, #12
 8008fb4:	f000 faf0 	bl	8009598 <memcpy>
 8008fb8:	2201      	movs	r2, #1
 8008fba:	4629      	mov	r1, r5
 8008fbc:	4620      	mov	r0, r4
 8008fbe:	f000 fcb7 	bl	8009930 <__lshift>
 8008fc2:	9b00      	ldr	r3, [sp, #0]
 8008fc4:	f8cd b014 	str.w	fp, [sp, #20]
 8008fc8:	f003 0301 	and.w	r3, r3, #1
 8008fcc:	46b1      	mov	r9, r6
 8008fce:	9307      	str	r3, [sp, #28]
 8008fd0:	4606      	mov	r6, r0
 8008fd2:	4639      	mov	r1, r7
 8008fd4:	9804      	ldr	r0, [sp, #16]
 8008fd6:	f7ff faa5 	bl	8008524 <quorem>
 8008fda:	4649      	mov	r1, r9
 8008fdc:	4605      	mov	r5, r0
 8008fde:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8008fe2:	9804      	ldr	r0, [sp, #16]
 8008fe4:	f000 fcf8 	bl	80099d8 <__mcmp>
 8008fe8:	4632      	mov	r2, r6
 8008fea:	9000      	str	r0, [sp, #0]
 8008fec:	4639      	mov	r1, r7
 8008fee:	4620      	mov	r0, r4
 8008ff0:	f000 fd0c 	bl	8009a0c <__mdiff>
 8008ff4:	68c3      	ldr	r3, [r0, #12]
 8008ff6:	4602      	mov	r2, r0
 8008ff8:	bb03      	cbnz	r3, 800903c <_dtoa_r+0x9fc>
 8008ffa:	4601      	mov	r1, r0
 8008ffc:	9008      	str	r0, [sp, #32]
 8008ffe:	9804      	ldr	r0, [sp, #16]
 8009000:	f000 fcea 	bl	80099d8 <__mcmp>
 8009004:	9a08      	ldr	r2, [sp, #32]
 8009006:	4603      	mov	r3, r0
 8009008:	4611      	mov	r1, r2
 800900a:	4620      	mov	r0, r4
 800900c:	9308      	str	r3, [sp, #32]
 800900e:	f000 fb02 	bl	8009616 <_Bfree>
 8009012:	9b08      	ldr	r3, [sp, #32]
 8009014:	b9a3      	cbnz	r3, 8009040 <_dtoa_r+0xa00>
 8009016:	9a06      	ldr	r2, [sp, #24]
 8009018:	b992      	cbnz	r2, 8009040 <_dtoa_r+0xa00>
 800901a:	9a07      	ldr	r2, [sp, #28]
 800901c:	b982      	cbnz	r2, 8009040 <_dtoa_r+0xa00>
 800901e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8009022:	d029      	beq.n	8009078 <_dtoa_r+0xa38>
 8009024:	9b00      	ldr	r3, [sp, #0]
 8009026:	2b00      	cmp	r3, #0
 8009028:	dd01      	ble.n	800902e <_dtoa_r+0x9ee>
 800902a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800902e:	9b05      	ldr	r3, [sp, #20]
 8009030:	1c5d      	adds	r5, r3, #1
 8009032:	f883 8000 	strb.w	r8, [r3]
 8009036:	e782      	b.n	8008f3e <_dtoa_r+0x8fe>
 8009038:	4630      	mov	r0, r6
 800903a:	e7c2      	b.n	8008fc2 <_dtoa_r+0x982>
 800903c:	2301      	movs	r3, #1
 800903e:	e7e3      	b.n	8009008 <_dtoa_r+0x9c8>
 8009040:	9a00      	ldr	r2, [sp, #0]
 8009042:	2a00      	cmp	r2, #0
 8009044:	db04      	blt.n	8009050 <_dtoa_r+0xa10>
 8009046:	d125      	bne.n	8009094 <_dtoa_r+0xa54>
 8009048:	9a06      	ldr	r2, [sp, #24]
 800904a:	bb1a      	cbnz	r2, 8009094 <_dtoa_r+0xa54>
 800904c:	9a07      	ldr	r2, [sp, #28]
 800904e:	bb0a      	cbnz	r2, 8009094 <_dtoa_r+0xa54>
 8009050:	2b00      	cmp	r3, #0
 8009052:	ddec      	ble.n	800902e <_dtoa_r+0x9ee>
 8009054:	2201      	movs	r2, #1
 8009056:	9904      	ldr	r1, [sp, #16]
 8009058:	4620      	mov	r0, r4
 800905a:	f000 fc69 	bl	8009930 <__lshift>
 800905e:	4639      	mov	r1, r7
 8009060:	9004      	str	r0, [sp, #16]
 8009062:	f000 fcb9 	bl	80099d8 <__mcmp>
 8009066:	2800      	cmp	r0, #0
 8009068:	dc03      	bgt.n	8009072 <_dtoa_r+0xa32>
 800906a:	d1e0      	bne.n	800902e <_dtoa_r+0x9ee>
 800906c:	f018 0f01 	tst.w	r8, #1
 8009070:	d0dd      	beq.n	800902e <_dtoa_r+0x9ee>
 8009072:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8009076:	d1d8      	bne.n	800902a <_dtoa_r+0x9ea>
 8009078:	9b05      	ldr	r3, [sp, #20]
 800907a:	9a05      	ldr	r2, [sp, #20]
 800907c:	1c5d      	adds	r5, r3, #1
 800907e:	2339      	movs	r3, #57	; 0x39
 8009080:	7013      	strb	r3, [r2, #0]
 8009082:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009086:	2b39      	cmp	r3, #57	; 0x39
 8009088:	f105 32ff 	add.w	r2, r5, #4294967295
 800908c:	d04f      	beq.n	800912e <_dtoa_r+0xaee>
 800908e:	3301      	adds	r3, #1
 8009090:	7013      	strb	r3, [r2, #0]
 8009092:	e754      	b.n	8008f3e <_dtoa_r+0x8fe>
 8009094:	9a05      	ldr	r2, [sp, #20]
 8009096:	2b00      	cmp	r3, #0
 8009098:	f102 0501 	add.w	r5, r2, #1
 800909c:	dd06      	ble.n	80090ac <_dtoa_r+0xa6c>
 800909e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80090a2:	d0e9      	beq.n	8009078 <_dtoa_r+0xa38>
 80090a4:	f108 0801 	add.w	r8, r8, #1
 80090a8:	9b05      	ldr	r3, [sp, #20]
 80090aa:	e7c2      	b.n	8009032 <_dtoa_r+0x9f2>
 80090ac:	9a02      	ldr	r2, [sp, #8]
 80090ae:	f805 8c01 	strb.w	r8, [r5, #-1]
 80090b2:	eba5 030b 	sub.w	r3, r5, fp
 80090b6:	4293      	cmp	r3, r2
 80090b8:	d021      	beq.n	80090fe <_dtoa_r+0xabe>
 80090ba:	2300      	movs	r3, #0
 80090bc:	220a      	movs	r2, #10
 80090be:	9904      	ldr	r1, [sp, #16]
 80090c0:	4620      	mov	r0, r4
 80090c2:	f000 fabf 	bl	8009644 <__multadd>
 80090c6:	45b1      	cmp	r9, r6
 80090c8:	9004      	str	r0, [sp, #16]
 80090ca:	f04f 0300 	mov.w	r3, #0
 80090ce:	f04f 020a 	mov.w	r2, #10
 80090d2:	4649      	mov	r1, r9
 80090d4:	4620      	mov	r0, r4
 80090d6:	d105      	bne.n	80090e4 <_dtoa_r+0xaa4>
 80090d8:	f000 fab4 	bl	8009644 <__multadd>
 80090dc:	4681      	mov	r9, r0
 80090de:	4606      	mov	r6, r0
 80090e0:	9505      	str	r5, [sp, #20]
 80090e2:	e776      	b.n	8008fd2 <_dtoa_r+0x992>
 80090e4:	f000 faae 	bl	8009644 <__multadd>
 80090e8:	4631      	mov	r1, r6
 80090ea:	4681      	mov	r9, r0
 80090ec:	2300      	movs	r3, #0
 80090ee:	220a      	movs	r2, #10
 80090f0:	4620      	mov	r0, r4
 80090f2:	f000 faa7 	bl	8009644 <__multadd>
 80090f6:	4606      	mov	r6, r0
 80090f8:	e7f2      	b.n	80090e0 <_dtoa_r+0xaa0>
 80090fa:	f04f 0900 	mov.w	r9, #0
 80090fe:	2201      	movs	r2, #1
 8009100:	9904      	ldr	r1, [sp, #16]
 8009102:	4620      	mov	r0, r4
 8009104:	f000 fc14 	bl	8009930 <__lshift>
 8009108:	4639      	mov	r1, r7
 800910a:	9004      	str	r0, [sp, #16]
 800910c:	f000 fc64 	bl	80099d8 <__mcmp>
 8009110:	2800      	cmp	r0, #0
 8009112:	dcb6      	bgt.n	8009082 <_dtoa_r+0xa42>
 8009114:	d102      	bne.n	800911c <_dtoa_r+0xadc>
 8009116:	f018 0f01 	tst.w	r8, #1
 800911a:	d1b2      	bne.n	8009082 <_dtoa_r+0xa42>
 800911c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009120:	2b30      	cmp	r3, #48	; 0x30
 8009122:	f105 32ff 	add.w	r2, r5, #4294967295
 8009126:	f47f af0a 	bne.w	8008f3e <_dtoa_r+0x8fe>
 800912a:	4615      	mov	r5, r2
 800912c:	e7f6      	b.n	800911c <_dtoa_r+0xadc>
 800912e:	4593      	cmp	fp, r2
 8009130:	d105      	bne.n	800913e <_dtoa_r+0xafe>
 8009132:	2331      	movs	r3, #49	; 0x31
 8009134:	f10a 0a01 	add.w	sl, sl, #1
 8009138:	f88b 3000 	strb.w	r3, [fp]
 800913c:	e6ff      	b.n	8008f3e <_dtoa_r+0x8fe>
 800913e:	4615      	mov	r5, r2
 8009140:	e79f      	b.n	8009082 <_dtoa_r+0xa42>
 8009142:	f8df b064 	ldr.w	fp, [pc, #100]	; 80091a8 <_dtoa_r+0xb68>
 8009146:	e007      	b.n	8009158 <_dtoa_r+0xb18>
 8009148:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800914a:	f8df b060 	ldr.w	fp, [pc, #96]	; 80091ac <_dtoa_r+0xb6c>
 800914e:	b11b      	cbz	r3, 8009158 <_dtoa_r+0xb18>
 8009150:	f10b 0308 	add.w	r3, fp, #8
 8009154:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009156:	6013      	str	r3, [r2, #0]
 8009158:	4658      	mov	r0, fp
 800915a:	b017      	add	sp, #92	; 0x5c
 800915c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009160:	9b06      	ldr	r3, [sp, #24]
 8009162:	2b01      	cmp	r3, #1
 8009164:	f77f ae35 	ble.w	8008dd2 <_dtoa_r+0x792>
 8009168:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800916a:	9307      	str	r3, [sp, #28]
 800916c:	e649      	b.n	8008e02 <_dtoa_r+0x7c2>
 800916e:	9b02      	ldr	r3, [sp, #8]
 8009170:	2b00      	cmp	r3, #0
 8009172:	dc03      	bgt.n	800917c <_dtoa_r+0xb3c>
 8009174:	9b06      	ldr	r3, [sp, #24]
 8009176:	2b02      	cmp	r3, #2
 8009178:	f73f aecc 	bgt.w	8008f14 <_dtoa_r+0x8d4>
 800917c:	465d      	mov	r5, fp
 800917e:	4639      	mov	r1, r7
 8009180:	9804      	ldr	r0, [sp, #16]
 8009182:	f7ff f9cf 	bl	8008524 <quorem>
 8009186:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800918a:	f805 8b01 	strb.w	r8, [r5], #1
 800918e:	9a02      	ldr	r2, [sp, #8]
 8009190:	eba5 030b 	sub.w	r3, r5, fp
 8009194:	429a      	cmp	r2, r3
 8009196:	ddb0      	ble.n	80090fa <_dtoa_r+0xaba>
 8009198:	2300      	movs	r3, #0
 800919a:	220a      	movs	r2, #10
 800919c:	9904      	ldr	r1, [sp, #16]
 800919e:	4620      	mov	r0, r4
 80091a0:	f000 fa50 	bl	8009644 <__multadd>
 80091a4:	9004      	str	r0, [sp, #16]
 80091a6:	e7ea      	b.n	800917e <_dtoa_r+0xb3e>
 80091a8:	0800a510 	.word	0x0800a510
 80091ac:	0800a534 	.word	0x0800a534

080091b0 <__sflush_r>:
 80091b0:	898a      	ldrh	r2, [r1, #12]
 80091b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80091b6:	4605      	mov	r5, r0
 80091b8:	0710      	lsls	r0, r2, #28
 80091ba:	460c      	mov	r4, r1
 80091bc:	d458      	bmi.n	8009270 <__sflush_r+0xc0>
 80091be:	684b      	ldr	r3, [r1, #4]
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	dc05      	bgt.n	80091d0 <__sflush_r+0x20>
 80091c4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	dc02      	bgt.n	80091d0 <__sflush_r+0x20>
 80091ca:	2000      	movs	r0, #0
 80091cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80091d0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80091d2:	2e00      	cmp	r6, #0
 80091d4:	d0f9      	beq.n	80091ca <__sflush_r+0x1a>
 80091d6:	2300      	movs	r3, #0
 80091d8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80091dc:	682f      	ldr	r7, [r5, #0]
 80091de:	6a21      	ldr	r1, [r4, #32]
 80091e0:	602b      	str	r3, [r5, #0]
 80091e2:	d032      	beq.n	800924a <__sflush_r+0x9a>
 80091e4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80091e6:	89a3      	ldrh	r3, [r4, #12]
 80091e8:	075a      	lsls	r2, r3, #29
 80091ea:	d505      	bpl.n	80091f8 <__sflush_r+0x48>
 80091ec:	6863      	ldr	r3, [r4, #4]
 80091ee:	1ac0      	subs	r0, r0, r3
 80091f0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80091f2:	b10b      	cbz	r3, 80091f8 <__sflush_r+0x48>
 80091f4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80091f6:	1ac0      	subs	r0, r0, r3
 80091f8:	2300      	movs	r3, #0
 80091fa:	4602      	mov	r2, r0
 80091fc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80091fe:	6a21      	ldr	r1, [r4, #32]
 8009200:	4628      	mov	r0, r5
 8009202:	47b0      	blx	r6
 8009204:	1c43      	adds	r3, r0, #1
 8009206:	89a3      	ldrh	r3, [r4, #12]
 8009208:	d106      	bne.n	8009218 <__sflush_r+0x68>
 800920a:	6829      	ldr	r1, [r5, #0]
 800920c:	291d      	cmp	r1, #29
 800920e:	d848      	bhi.n	80092a2 <__sflush_r+0xf2>
 8009210:	4a29      	ldr	r2, [pc, #164]	; (80092b8 <__sflush_r+0x108>)
 8009212:	40ca      	lsrs	r2, r1
 8009214:	07d6      	lsls	r6, r2, #31
 8009216:	d544      	bpl.n	80092a2 <__sflush_r+0xf2>
 8009218:	2200      	movs	r2, #0
 800921a:	6062      	str	r2, [r4, #4]
 800921c:	04d9      	lsls	r1, r3, #19
 800921e:	6922      	ldr	r2, [r4, #16]
 8009220:	6022      	str	r2, [r4, #0]
 8009222:	d504      	bpl.n	800922e <__sflush_r+0x7e>
 8009224:	1c42      	adds	r2, r0, #1
 8009226:	d101      	bne.n	800922c <__sflush_r+0x7c>
 8009228:	682b      	ldr	r3, [r5, #0]
 800922a:	b903      	cbnz	r3, 800922e <__sflush_r+0x7e>
 800922c:	6560      	str	r0, [r4, #84]	; 0x54
 800922e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009230:	602f      	str	r7, [r5, #0]
 8009232:	2900      	cmp	r1, #0
 8009234:	d0c9      	beq.n	80091ca <__sflush_r+0x1a>
 8009236:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800923a:	4299      	cmp	r1, r3
 800923c:	d002      	beq.n	8009244 <__sflush_r+0x94>
 800923e:	4628      	mov	r0, r5
 8009240:	f000 fc9e 	bl	8009b80 <_free_r>
 8009244:	2000      	movs	r0, #0
 8009246:	6360      	str	r0, [r4, #52]	; 0x34
 8009248:	e7c0      	b.n	80091cc <__sflush_r+0x1c>
 800924a:	2301      	movs	r3, #1
 800924c:	4628      	mov	r0, r5
 800924e:	47b0      	blx	r6
 8009250:	1c41      	adds	r1, r0, #1
 8009252:	d1c8      	bne.n	80091e6 <__sflush_r+0x36>
 8009254:	682b      	ldr	r3, [r5, #0]
 8009256:	2b00      	cmp	r3, #0
 8009258:	d0c5      	beq.n	80091e6 <__sflush_r+0x36>
 800925a:	2b1d      	cmp	r3, #29
 800925c:	d001      	beq.n	8009262 <__sflush_r+0xb2>
 800925e:	2b16      	cmp	r3, #22
 8009260:	d101      	bne.n	8009266 <__sflush_r+0xb6>
 8009262:	602f      	str	r7, [r5, #0]
 8009264:	e7b1      	b.n	80091ca <__sflush_r+0x1a>
 8009266:	89a3      	ldrh	r3, [r4, #12]
 8009268:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800926c:	81a3      	strh	r3, [r4, #12]
 800926e:	e7ad      	b.n	80091cc <__sflush_r+0x1c>
 8009270:	690f      	ldr	r7, [r1, #16]
 8009272:	2f00      	cmp	r7, #0
 8009274:	d0a9      	beq.n	80091ca <__sflush_r+0x1a>
 8009276:	0793      	lsls	r3, r2, #30
 8009278:	680e      	ldr	r6, [r1, #0]
 800927a:	bf08      	it	eq
 800927c:	694b      	ldreq	r3, [r1, #20]
 800927e:	600f      	str	r7, [r1, #0]
 8009280:	bf18      	it	ne
 8009282:	2300      	movne	r3, #0
 8009284:	eba6 0807 	sub.w	r8, r6, r7
 8009288:	608b      	str	r3, [r1, #8]
 800928a:	f1b8 0f00 	cmp.w	r8, #0
 800928e:	dd9c      	ble.n	80091ca <__sflush_r+0x1a>
 8009290:	4643      	mov	r3, r8
 8009292:	463a      	mov	r2, r7
 8009294:	6a21      	ldr	r1, [r4, #32]
 8009296:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009298:	4628      	mov	r0, r5
 800929a:	47b0      	blx	r6
 800929c:	2800      	cmp	r0, #0
 800929e:	dc06      	bgt.n	80092ae <__sflush_r+0xfe>
 80092a0:	89a3      	ldrh	r3, [r4, #12]
 80092a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80092a6:	81a3      	strh	r3, [r4, #12]
 80092a8:	f04f 30ff 	mov.w	r0, #4294967295
 80092ac:	e78e      	b.n	80091cc <__sflush_r+0x1c>
 80092ae:	4407      	add	r7, r0
 80092b0:	eba8 0800 	sub.w	r8, r8, r0
 80092b4:	e7e9      	b.n	800928a <__sflush_r+0xda>
 80092b6:	bf00      	nop
 80092b8:	20400001 	.word	0x20400001

080092bc <_fflush_r>:
 80092bc:	b538      	push	{r3, r4, r5, lr}
 80092be:	690b      	ldr	r3, [r1, #16]
 80092c0:	4605      	mov	r5, r0
 80092c2:	460c      	mov	r4, r1
 80092c4:	b1db      	cbz	r3, 80092fe <_fflush_r+0x42>
 80092c6:	b118      	cbz	r0, 80092d0 <_fflush_r+0x14>
 80092c8:	6983      	ldr	r3, [r0, #24]
 80092ca:	b90b      	cbnz	r3, 80092d0 <_fflush_r+0x14>
 80092cc:	f000 f860 	bl	8009390 <__sinit>
 80092d0:	4b0c      	ldr	r3, [pc, #48]	; (8009304 <_fflush_r+0x48>)
 80092d2:	429c      	cmp	r4, r3
 80092d4:	d109      	bne.n	80092ea <_fflush_r+0x2e>
 80092d6:	686c      	ldr	r4, [r5, #4]
 80092d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80092dc:	b17b      	cbz	r3, 80092fe <_fflush_r+0x42>
 80092de:	4621      	mov	r1, r4
 80092e0:	4628      	mov	r0, r5
 80092e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80092e6:	f7ff bf63 	b.w	80091b0 <__sflush_r>
 80092ea:	4b07      	ldr	r3, [pc, #28]	; (8009308 <_fflush_r+0x4c>)
 80092ec:	429c      	cmp	r4, r3
 80092ee:	d101      	bne.n	80092f4 <_fflush_r+0x38>
 80092f0:	68ac      	ldr	r4, [r5, #8]
 80092f2:	e7f1      	b.n	80092d8 <_fflush_r+0x1c>
 80092f4:	4b05      	ldr	r3, [pc, #20]	; (800930c <_fflush_r+0x50>)
 80092f6:	429c      	cmp	r4, r3
 80092f8:	bf08      	it	eq
 80092fa:	68ec      	ldreq	r4, [r5, #12]
 80092fc:	e7ec      	b.n	80092d8 <_fflush_r+0x1c>
 80092fe:	2000      	movs	r0, #0
 8009300:	bd38      	pop	{r3, r4, r5, pc}
 8009302:	bf00      	nop
 8009304:	0800a564 	.word	0x0800a564
 8009308:	0800a584 	.word	0x0800a584
 800930c:	0800a544 	.word	0x0800a544

08009310 <std>:
 8009310:	2300      	movs	r3, #0
 8009312:	b510      	push	{r4, lr}
 8009314:	4604      	mov	r4, r0
 8009316:	e9c0 3300 	strd	r3, r3, [r0]
 800931a:	6083      	str	r3, [r0, #8]
 800931c:	8181      	strh	r1, [r0, #12]
 800931e:	6643      	str	r3, [r0, #100]	; 0x64
 8009320:	81c2      	strh	r2, [r0, #14]
 8009322:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009326:	6183      	str	r3, [r0, #24]
 8009328:	4619      	mov	r1, r3
 800932a:	2208      	movs	r2, #8
 800932c:	305c      	adds	r0, #92	; 0x5c
 800932e:	f7fe fb39 	bl	80079a4 <memset>
 8009332:	4b05      	ldr	r3, [pc, #20]	; (8009348 <std+0x38>)
 8009334:	6263      	str	r3, [r4, #36]	; 0x24
 8009336:	4b05      	ldr	r3, [pc, #20]	; (800934c <std+0x3c>)
 8009338:	62a3      	str	r3, [r4, #40]	; 0x28
 800933a:	4b05      	ldr	r3, [pc, #20]	; (8009350 <std+0x40>)
 800933c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800933e:	4b05      	ldr	r3, [pc, #20]	; (8009354 <std+0x44>)
 8009340:	6224      	str	r4, [r4, #32]
 8009342:	6323      	str	r3, [r4, #48]	; 0x30
 8009344:	bd10      	pop	{r4, pc}
 8009346:	bf00      	nop
 8009348:	0800a215 	.word	0x0800a215
 800934c:	0800a237 	.word	0x0800a237
 8009350:	0800a26f 	.word	0x0800a26f
 8009354:	0800a293 	.word	0x0800a293

08009358 <_cleanup_r>:
 8009358:	4901      	ldr	r1, [pc, #4]	; (8009360 <_cleanup_r+0x8>)
 800935a:	f000 b885 	b.w	8009468 <_fwalk_reent>
 800935e:	bf00      	nop
 8009360:	080092bd 	.word	0x080092bd

08009364 <__sfmoreglue>:
 8009364:	b570      	push	{r4, r5, r6, lr}
 8009366:	1e4a      	subs	r2, r1, #1
 8009368:	2568      	movs	r5, #104	; 0x68
 800936a:	4355      	muls	r5, r2
 800936c:	460e      	mov	r6, r1
 800936e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009372:	f000 fc53 	bl	8009c1c <_malloc_r>
 8009376:	4604      	mov	r4, r0
 8009378:	b140      	cbz	r0, 800938c <__sfmoreglue+0x28>
 800937a:	2100      	movs	r1, #0
 800937c:	e9c0 1600 	strd	r1, r6, [r0]
 8009380:	300c      	adds	r0, #12
 8009382:	60a0      	str	r0, [r4, #8]
 8009384:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009388:	f7fe fb0c 	bl	80079a4 <memset>
 800938c:	4620      	mov	r0, r4
 800938e:	bd70      	pop	{r4, r5, r6, pc}

08009390 <__sinit>:
 8009390:	6983      	ldr	r3, [r0, #24]
 8009392:	b510      	push	{r4, lr}
 8009394:	4604      	mov	r4, r0
 8009396:	bb33      	cbnz	r3, 80093e6 <__sinit+0x56>
 8009398:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800939c:	6503      	str	r3, [r0, #80]	; 0x50
 800939e:	4b12      	ldr	r3, [pc, #72]	; (80093e8 <__sinit+0x58>)
 80093a0:	4a12      	ldr	r2, [pc, #72]	; (80093ec <__sinit+0x5c>)
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	6282      	str	r2, [r0, #40]	; 0x28
 80093a6:	4298      	cmp	r0, r3
 80093a8:	bf04      	itt	eq
 80093aa:	2301      	moveq	r3, #1
 80093ac:	6183      	streq	r3, [r0, #24]
 80093ae:	f000 f81f 	bl	80093f0 <__sfp>
 80093b2:	6060      	str	r0, [r4, #4]
 80093b4:	4620      	mov	r0, r4
 80093b6:	f000 f81b 	bl	80093f0 <__sfp>
 80093ba:	60a0      	str	r0, [r4, #8]
 80093bc:	4620      	mov	r0, r4
 80093be:	f000 f817 	bl	80093f0 <__sfp>
 80093c2:	2200      	movs	r2, #0
 80093c4:	60e0      	str	r0, [r4, #12]
 80093c6:	2104      	movs	r1, #4
 80093c8:	6860      	ldr	r0, [r4, #4]
 80093ca:	f7ff ffa1 	bl	8009310 <std>
 80093ce:	2201      	movs	r2, #1
 80093d0:	2109      	movs	r1, #9
 80093d2:	68a0      	ldr	r0, [r4, #8]
 80093d4:	f7ff ff9c 	bl	8009310 <std>
 80093d8:	2202      	movs	r2, #2
 80093da:	2112      	movs	r1, #18
 80093dc:	68e0      	ldr	r0, [r4, #12]
 80093de:	f7ff ff97 	bl	8009310 <std>
 80093e2:	2301      	movs	r3, #1
 80093e4:	61a3      	str	r3, [r4, #24]
 80093e6:	bd10      	pop	{r4, pc}
 80093e8:	0800a4fc 	.word	0x0800a4fc
 80093ec:	08009359 	.word	0x08009359

080093f0 <__sfp>:
 80093f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093f2:	4b1b      	ldr	r3, [pc, #108]	; (8009460 <__sfp+0x70>)
 80093f4:	681e      	ldr	r6, [r3, #0]
 80093f6:	69b3      	ldr	r3, [r6, #24]
 80093f8:	4607      	mov	r7, r0
 80093fa:	b913      	cbnz	r3, 8009402 <__sfp+0x12>
 80093fc:	4630      	mov	r0, r6
 80093fe:	f7ff ffc7 	bl	8009390 <__sinit>
 8009402:	3648      	adds	r6, #72	; 0x48
 8009404:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009408:	3b01      	subs	r3, #1
 800940a:	d503      	bpl.n	8009414 <__sfp+0x24>
 800940c:	6833      	ldr	r3, [r6, #0]
 800940e:	b133      	cbz	r3, 800941e <__sfp+0x2e>
 8009410:	6836      	ldr	r6, [r6, #0]
 8009412:	e7f7      	b.n	8009404 <__sfp+0x14>
 8009414:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009418:	b16d      	cbz	r5, 8009436 <__sfp+0x46>
 800941a:	3468      	adds	r4, #104	; 0x68
 800941c:	e7f4      	b.n	8009408 <__sfp+0x18>
 800941e:	2104      	movs	r1, #4
 8009420:	4638      	mov	r0, r7
 8009422:	f7ff ff9f 	bl	8009364 <__sfmoreglue>
 8009426:	6030      	str	r0, [r6, #0]
 8009428:	2800      	cmp	r0, #0
 800942a:	d1f1      	bne.n	8009410 <__sfp+0x20>
 800942c:	230c      	movs	r3, #12
 800942e:	603b      	str	r3, [r7, #0]
 8009430:	4604      	mov	r4, r0
 8009432:	4620      	mov	r0, r4
 8009434:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009436:	4b0b      	ldr	r3, [pc, #44]	; (8009464 <__sfp+0x74>)
 8009438:	6665      	str	r5, [r4, #100]	; 0x64
 800943a:	e9c4 5500 	strd	r5, r5, [r4]
 800943e:	60a5      	str	r5, [r4, #8]
 8009440:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8009444:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8009448:	2208      	movs	r2, #8
 800944a:	4629      	mov	r1, r5
 800944c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009450:	f7fe faa8 	bl	80079a4 <memset>
 8009454:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009458:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800945c:	e7e9      	b.n	8009432 <__sfp+0x42>
 800945e:	bf00      	nop
 8009460:	0800a4fc 	.word	0x0800a4fc
 8009464:	ffff0001 	.word	0xffff0001

08009468 <_fwalk_reent>:
 8009468:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800946c:	4680      	mov	r8, r0
 800946e:	4689      	mov	r9, r1
 8009470:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009474:	2600      	movs	r6, #0
 8009476:	b914      	cbnz	r4, 800947e <_fwalk_reent+0x16>
 8009478:	4630      	mov	r0, r6
 800947a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800947e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8009482:	3f01      	subs	r7, #1
 8009484:	d501      	bpl.n	800948a <_fwalk_reent+0x22>
 8009486:	6824      	ldr	r4, [r4, #0]
 8009488:	e7f5      	b.n	8009476 <_fwalk_reent+0xe>
 800948a:	89ab      	ldrh	r3, [r5, #12]
 800948c:	2b01      	cmp	r3, #1
 800948e:	d907      	bls.n	80094a0 <_fwalk_reent+0x38>
 8009490:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009494:	3301      	adds	r3, #1
 8009496:	d003      	beq.n	80094a0 <_fwalk_reent+0x38>
 8009498:	4629      	mov	r1, r5
 800949a:	4640      	mov	r0, r8
 800949c:	47c8      	blx	r9
 800949e:	4306      	orrs	r6, r0
 80094a0:	3568      	adds	r5, #104	; 0x68
 80094a2:	e7ee      	b.n	8009482 <_fwalk_reent+0x1a>

080094a4 <_localeconv_r>:
 80094a4:	4b04      	ldr	r3, [pc, #16]	; (80094b8 <_localeconv_r+0x14>)
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	6a18      	ldr	r0, [r3, #32]
 80094aa:	4b04      	ldr	r3, [pc, #16]	; (80094bc <_localeconv_r+0x18>)
 80094ac:	2800      	cmp	r0, #0
 80094ae:	bf08      	it	eq
 80094b0:	4618      	moveq	r0, r3
 80094b2:	30f0      	adds	r0, #240	; 0xf0
 80094b4:	4770      	bx	lr
 80094b6:	bf00      	nop
 80094b8:	2000000c 	.word	0x2000000c
 80094bc:	20000070 	.word	0x20000070

080094c0 <__swhatbuf_r>:
 80094c0:	b570      	push	{r4, r5, r6, lr}
 80094c2:	460e      	mov	r6, r1
 80094c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80094c8:	2900      	cmp	r1, #0
 80094ca:	b096      	sub	sp, #88	; 0x58
 80094cc:	4614      	mov	r4, r2
 80094ce:	461d      	mov	r5, r3
 80094d0:	da07      	bge.n	80094e2 <__swhatbuf_r+0x22>
 80094d2:	2300      	movs	r3, #0
 80094d4:	602b      	str	r3, [r5, #0]
 80094d6:	89b3      	ldrh	r3, [r6, #12]
 80094d8:	061a      	lsls	r2, r3, #24
 80094da:	d410      	bmi.n	80094fe <__swhatbuf_r+0x3e>
 80094dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80094e0:	e00e      	b.n	8009500 <__swhatbuf_r+0x40>
 80094e2:	466a      	mov	r2, sp
 80094e4:	f000 fefc 	bl	800a2e0 <_fstat_r>
 80094e8:	2800      	cmp	r0, #0
 80094ea:	dbf2      	blt.n	80094d2 <__swhatbuf_r+0x12>
 80094ec:	9a01      	ldr	r2, [sp, #4]
 80094ee:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80094f2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80094f6:	425a      	negs	r2, r3
 80094f8:	415a      	adcs	r2, r3
 80094fa:	602a      	str	r2, [r5, #0]
 80094fc:	e7ee      	b.n	80094dc <__swhatbuf_r+0x1c>
 80094fe:	2340      	movs	r3, #64	; 0x40
 8009500:	2000      	movs	r0, #0
 8009502:	6023      	str	r3, [r4, #0]
 8009504:	b016      	add	sp, #88	; 0x58
 8009506:	bd70      	pop	{r4, r5, r6, pc}

08009508 <__smakebuf_r>:
 8009508:	898b      	ldrh	r3, [r1, #12]
 800950a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800950c:	079d      	lsls	r5, r3, #30
 800950e:	4606      	mov	r6, r0
 8009510:	460c      	mov	r4, r1
 8009512:	d507      	bpl.n	8009524 <__smakebuf_r+0x1c>
 8009514:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009518:	6023      	str	r3, [r4, #0]
 800951a:	6123      	str	r3, [r4, #16]
 800951c:	2301      	movs	r3, #1
 800951e:	6163      	str	r3, [r4, #20]
 8009520:	b002      	add	sp, #8
 8009522:	bd70      	pop	{r4, r5, r6, pc}
 8009524:	ab01      	add	r3, sp, #4
 8009526:	466a      	mov	r2, sp
 8009528:	f7ff ffca 	bl	80094c0 <__swhatbuf_r>
 800952c:	9900      	ldr	r1, [sp, #0]
 800952e:	4605      	mov	r5, r0
 8009530:	4630      	mov	r0, r6
 8009532:	f000 fb73 	bl	8009c1c <_malloc_r>
 8009536:	b948      	cbnz	r0, 800954c <__smakebuf_r+0x44>
 8009538:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800953c:	059a      	lsls	r2, r3, #22
 800953e:	d4ef      	bmi.n	8009520 <__smakebuf_r+0x18>
 8009540:	f023 0303 	bic.w	r3, r3, #3
 8009544:	f043 0302 	orr.w	r3, r3, #2
 8009548:	81a3      	strh	r3, [r4, #12]
 800954a:	e7e3      	b.n	8009514 <__smakebuf_r+0xc>
 800954c:	4b0d      	ldr	r3, [pc, #52]	; (8009584 <__smakebuf_r+0x7c>)
 800954e:	62b3      	str	r3, [r6, #40]	; 0x28
 8009550:	89a3      	ldrh	r3, [r4, #12]
 8009552:	6020      	str	r0, [r4, #0]
 8009554:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009558:	81a3      	strh	r3, [r4, #12]
 800955a:	9b00      	ldr	r3, [sp, #0]
 800955c:	6163      	str	r3, [r4, #20]
 800955e:	9b01      	ldr	r3, [sp, #4]
 8009560:	6120      	str	r0, [r4, #16]
 8009562:	b15b      	cbz	r3, 800957c <__smakebuf_r+0x74>
 8009564:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009568:	4630      	mov	r0, r6
 800956a:	f000 fecb 	bl	800a304 <_isatty_r>
 800956e:	b128      	cbz	r0, 800957c <__smakebuf_r+0x74>
 8009570:	89a3      	ldrh	r3, [r4, #12]
 8009572:	f023 0303 	bic.w	r3, r3, #3
 8009576:	f043 0301 	orr.w	r3, r3, #1
 800957a:	81a3      	strh	r3, [r4, #12]
 800957c:	89a3      	ldrh	r3, [r4, #12]
 800957e:	431d      	orrs	r5, r3
 8009580:	81a5      	strh	r5, [r4, #12]
 8009582:	e7cd      	b.n	8009520 <__smakebuf_r+0x18>
 8009584:	08009359 	.word	0x08009359

08009588 <malloc>:
 8009588:	4b02      	ldr	r3, [pc, #8]	; (8009594 <malloc+0xc>)
 800958a:	4601      	mov	r1, r0
 800958c:	6818      	ldr	r0, [r3, #0]
 800958e:	f000 bb45 	b.w	8009c1c <_malloc_r>
 8009592:	bf00      	nop
 8009594:	2000000c 	.word	0x2000000c

08009598 <memcpy>:
 8009598:	b510      	push	{r4, lr}
 800959a:	1e43      	subs	r3, r0, #1
 800959c:	440a      	add	r2, r1
 800959e:	4291      	cmp	r1, r2
 80095a0:	d100      	bne.n	80095a4 <memcpy+0xc>
 80095a2:	bd10      	pop	{r4, pc}
 80095a4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80095a8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80095ac:	e7f7      	b.n	800959e <memcpy+0x6>

080095ae <_Balloc>:
 80095ae:	b570      	push	{r4, r5, r6, lr}
 80095b0:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80095b2:	4604      	mov	r4, r0
 80095b4:	460e      	mov	r6, r1
 80095b6:	b93d      	cbnz	r5, 80095c8 <_Balloc+0x1a>
 80095b8:	2010      	movs	r0, #16
 80095ba:	f7ff ffe5 	bl	8009588 <malloc>
 80095be:	6260      	str	r0, [r4, #36]	; 0x24
 80095c0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80095c4:	6005      	str	r5, [r0, #0]
 80095c6:	60c5      	str	r5, [r0, #12]
 80095c8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80095ca:	68eb      	ldr	r3, [r5, #12]
 80095cc:	b183      	cbz	r3, 80095f0 <_Balloc+0x42>
 80095ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80095d0:	68db      	ldr	r3, [r3, #12]
 80095d2:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80095d6:	b9b8      	cbnz	r0, 8009608 <_Balloc+0x5a>
 80095d8:	2101      	movs	r1, #1
 80095da:	fa01 f506 	lsl.w	r5, r1, r6
 80095de:	1d6a      	adds	r2, r5, #5
 80095e0:	0092      	lsls	r2, r2, #2
 80095e2:	4620      	mov	r0, r4
 80095e4:	f000 fabe 	bl	8009b64 <_calloc_r>
 80095e8:	b160      	cbz	r0, 8009604 <_Balloc+0x56>
 80095ea:	e9c0 6501 	strd	r6, r5, [r0, #4]
 80095ee:	e00e      	b.n	800960e <_Balloc+0x60>
 80095f0:	2221      	movs	r2, #33	; 0x21
 80095f2:	2104      	movs	r1, #4
 80095f4:	4620      	mov	r0, r4
 80095f6:	f000 fab5 	bl	8009b64 <_calloc_r>
 80095fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80095fc:	60e8      	str	r0, [r5, #12]
 80095fe:	68db      	ldr	r3, [r3, #12]
 8009600:	2b00      	cmp	r3, #0
 8009602:	d1e4      	bne.n	80095ce <_Balloc+0x20>
 8009604:	2000      	movs	r0, #0
 8009606:	bd70      	pop	{r4, r5, r6, pc}
 8009608:	6802      	ldr	r2, [r0, #0]
 800960a:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800960e:	2300      	movs	r3, #0
 8009610:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009614:	e7f7      	b.n	8009606 <_Balloc+0x58>

08009616 <_Bfree>:
 8009616:	b570      	push	{r4, r5, r6, lr}
 8009618:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800961a:	4606      	mov	r6, r0
 800961c:	460d      	mov	r5, r1
 800961e:	b93c      	cbnz	r4, 8009630 <_Bfree+0x1a>
 8009620:	2010      	movs	r0, #16
 8009622:	f7ff ffb1 	bl	8009588 <malloc>
 8009626:	6270      	str	r0, [r6, #36]	; 0x24
 8009628:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800962c:	6004      	str	r4, [r0, #0]
 800962e:	60c4      	str	r4, [r0, #12]
 8009630:	b13d      	cbz	r5, 8009642 <_Bfree+0x2c>
 8009632:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8009634:	686a      	ldr	r2, [r5, #4]
 8009636:	68db      	ldr	r3, [r3, #12]
 8009638:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800963c:	6029      	str	r1, [r5, #0]
 800963e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8009642:	bd70      	pop	{r4, r5, r6, pc}

08009644 <__multadd>:
 8009644:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009648:	690d      	ldr	r5, [r1, #16]
 800964a:	461f      	mov	r7, r3
 800964c:	4606      	mov	r6, r0
 800964e:	460c      	mov	r4, r1
 8009650:	f101 0c14 	add.w	ip, r1, #20
 8009654:	2300      	movs	r3, #0
 8009656:	f8dc 0000 	ldr.w	r0, [ip]
 800965a:	b281      	uxth	r1, r0
 800965c:	fb02 7101 	mla	r1, r2, r1, r7
 8009660:	0c0f      	lsrs	r7, r1, #16
 8009662:	0c00      	lsrs	r0, r0, #16
 8009664:	fb02 7000 	mla	r0, r2, r0, r7
 8009668:	b289      	uxth	r1, r1
 800966a:	3301      	adds	r3, #1
 800966c:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8009670:	429d      	cmp	r5, r3
 8009672:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8009676:	f84c 1b04 	str.w	r1, [ip], #4
 800967a:	dcec      	bgt.n	8009656 <__multadd+0x12>
 800967c:	b1d7      	cbz	r7, 80096b4 <__multadd+0x70>
 800967e:	68a3      	ldr	r3, [r4, #8]
 8009680:	42ab      	cmp	r3, r5
 8009682:	dc12      	bgt.n	80096aa <__multadd+0x66>
 8009684:	6861      	ldr	r1, [r4, #4]
 8009686:	4630      	mov	r0, r6
 8009688:	3101      	adds	r1, #1
 800968a:	f7ff ff90 	bl	80095ae <_Balloc>
 800968e:	6922      	ldr	r2, [r4, #16]
 8009690:	3202      	adds	r2, #2
 8009692:	f104 010c 	add.w	r1, r4, #12
 8009696:	4680      	mov	r8, r0
 8009698:	0092      	lsls	r2, r2, #2
 800969a:	300c      	adds	r0, #12
 800969c:	f7ff ff7c 	bl	8009598 <memcpy>
 80096a0:	4621      	mov	r1, r4
 80096a2:	4630      	mov	r0, r6
 80096a4:	f7ff ffb7 	bl	8009616 <_Bfree>
 80096a8:	4644      	mov	r4, r8
 80096aa:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80096ae:	3501      	adds	r5, #1
 80096b0:	615f      	str	r7, [r3, #20]
 80096b2:	6125      	str	r5, [r4, #16]
 80096b4:	4620      	mov	r0, r4
 80096b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080096ba <__hi0bits>:
 80096ba:	0c02      	lsrs	r2, r0, #16
 80096bc:	0412      	lsls	r2, r2, #16
 80096be:	4603      	mov	r3, r0
 80096c0:	b9b2      	cbnz	r2, 80096f0 <__hi0bits+0x36>
 80096c2:	0403      	lsls	r3, r0, #16
 80096c4:	2010      	movs	r0, #16
 80096c6:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80096ca:	bf04      	itt	eq
 80096cc:	021b      	lsleq	r3, r3, #8
 80096ce:	3008      	addeq	r0, #8
 80096d0:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80096d4:	bf04      	itt	eq
 80096d6:	011b      	lsleq	r3, r3, #4
 80096d8:	3004      	addeq	r0, #4
 80096da:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80096de:	bf04      	itt	eq
 80096e0:	009b      	lsleq	r3, r3, #2
 80096e2:	3002      	addeq	r0, #2
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	db06      	blt.n	80096f6 <__hi0bits+0x3c>
 80096e8:	005b      	lsls	r3, r3, #1
 80096ea:	d503      	bpl.n	80096f4 <__hi0bits+0x3a>
 80096ec:	3001      	adds	r0, #1
 80096ee:	4770      	bx	lr
 80096f0:	2000      	movs	r0, #0
 80096f2:	e7e8      	b.n	80096c6 <__hi0bits+0xc>
 80096f4:	2020      	movs	r0, #32
 80096f6:	4770      	bx	lr

080096f8 <__lo0bits>:
 80096f8:	6803      	ldr	r3, [r0, #0]
 80096fa:	f013 0207 	ands.w	r2, r3, #7
 80096fe:	4601      	mov	r1, r0
 8009700:	d00b      	beq.n	800971a <__lo0bits+0x22>
 8009702:	07da      	lsls	r2, r3, #31
 8009704:	d423      	bmi.n	800974e <__lo0bits+0x56>
 8009706:	0798      	lsls	r0, r3, #30
 8009708:	bf49      	itett	mi
 800970a:	085b      	lsrmi	r3, r3, #1
 800970c:	089b      	lsrpl	r3, r3, #2
 800970e:	2001      	movmi	r0, #1
 8009710:	600b      	strmi	r3, [r1, #0]
 8009712:	bf5c      	itt	pl
 8009714:	600b      	strpl	r3, [r1, #0]
 8009716:	2002      	movpl	r0, #2
 8009718:	4770      	bx	lr
 800971a:	b298      	uxth	r0, r3
 800971c:	b9a8      	cbnz	r0, 800974a <__lo0bits+0x52>
 800971e:	0c1b      	lsrs	r3, r3, #16
 8009720:	2010      	movs	r0, #16
 8009722:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009726:	bf04      	itt	eq
 8009728:	0a1b      	lsreq	r3, r3, #8
 800972a:	3008      	addeq	r0, #8
 800972c:	071a      	lsls	r2, r3, #28
 800972e:	bf04      	itt	eq
 8009730:	091b      	lsreq	r3, r3, #4
 8009732:	3004      	addeq	r0, #4
 8009734:	079a      	lsls	r2, r3, #30
 8009736:	bf04      	itt	eq
 8009738:	089b      	lsreq	r3, r3, #2
 800973a:	3002      	addeq	r0, #2
 800973c:	07da      	lsls	r2, r3, #31
 800973e:	d402      	bmi.n	8009746 <__lo0bits+0x4e>
 8009740:	085b      	lsrs	r3, r3, #1
 8009742:	d006      	beq.n	8009752 <__lo0bits+0x5a>
 8009744:	3001      	adds	r0, #1
 8009746:	600b      	str	r3, [r1, #0]
 8009748:	4770      	bx	lr
 800974a:	4610      	mov	r0, r2
 800974c:	e7e9      	b.n	8009722 <__lo0bits+0x2a>
 800974e:	2000      	movs	r0, #0
 8009750:	4770      	bx	lr
 8009752:	2020      	movs	r0, #32
 8009754:	4770      	bx	lr

08009756 <__i2b>:
 8009756:	b510      	push	{r4, lr}
 8009758:	460c      	mov	r4, r1
 800975a:	2101      	movs	r1, #1
 800975c:	f7ff ff27 	bl	80095ae <_Balloc>
 8009760:	2201      	movs	r2, #1
 8009762:	6144      	str	r4, [r0, #20]
 8009764:	6102      	str	r2, [r0, #16]
 8009766:	bd10      	pop	{r4, pc}

08009768 <__multiply>:
 8009768:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800976c:	4614      	mov	r4, r2
 800976e:	690a      	ldr	r2, [r1, #16]
 8009770:	6923      	ldr	r3, [r4, #16]
 8009772:	429a      	cmp	r2, r3
 8009774:	bfb8      	it	lt
 8009776:	460b      	movlt	r3, r1
 8009778:	4688      	mov	r8, r1
 800977a:	bfbc      	itt	lt
 800977c:	46a0      	movlt	r8, r4
 800977e:	461c      	movlt	r4, r3
 8009780:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009784:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8009788:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800978c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009790:	eb07 0609 	add.w	r6, r7, r9
 8009794:	42b3      	cmp	r3, r6
 8009796:	bfb8      	it	lt
 8009798:	3101      	addlt	r1, #1
 800979a:	f7ff ff08 	bl	80095ae <_Balloc>
 800979e:	f100 0514 	add.w	r5, r0, #20
 80097a2:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80097a6:	462b      	mov	r3, r5
 80097a8:	2200      	movs	r2, #0
 80097aa:	4573      	cmp	r3, lr
 80097ac:	d316      	bcc.n	80097dc <__multiply+0x74>
 80097ae:	f104 0214 	add.w	r2, r4, #20
 80097b2:	f108 0114 	add.w	r1, r8, #20
 80097b6:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80097ba:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80097be:	9300      	str	r3, [sp, #0]
 80097c0:	9b00      	ldr	r3, [sp, #0]
 80097c2:	9201      	str	r2, [sp, #4]
 80097c4:	4293      	cmp	r3, r2
 80097c6:	d80c      	bhi.n	80097e2 <__multiply+0x7a>
 80097c8:	2e00      	cmp	r6, #0
 80097ca:	dd03      	ble.n	80097d4 <__multiply+0x6c>
 80097cc:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	d05d      	beq.n	8009890 <__multiply+0x128>
 80097d4:	6106      	str	r6, [r0, #16]
 80097d6:	b003      	add	sp, #12
 80097d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097dc:	f843 2b04 	str.w	r2, [r3], #4
 80097e0:	e7e3      	b.n	80097aa <__multiply+0x42>
 80097e2:	f8b2 b000 	ldrh.w	fp, [r2]
 80097e6:	f1bb 0f00 	cmp.w	fp, #0
 80097ea:	d023      	beq.n	8009834 <__multiply+0xcc>
 80097ec:	4689      	mov	r9, r1
 80097ee:	46ac      	mov	ip, r5
 80097f0:	f04f 0800 	mov.w	r8, #0
 80097f4:	f859 4b04 	ldr.w	r4, [r9], #4
 80097f8:	f8dc a000 	ldr.w	sl, [ip]
 80097fc:	b2a3      	uxth	r3, r4
 80097fe:	fa1f fa8a 	uxth.w	sl, sl
 8009802:	fb0b a303 	mla	r3, fp, r3, sl
 8009806:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800980a:	f8dc 4000 	ldr.w	r4, [ip]
 800980e:	4443      	add	r3, r8
 8009810:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8009814:	fb0b 840a 	mla	r4, fp, sl, r8
 8009818:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800981c:	46e2      	mov	sl, ip
 800981e:	b29b      	uxth	r3, r3
 8009820:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8009824:	454f      	cmp	r7, r9
 8009826:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800982a:	f84a 3b04 	str.w	r3, [sl], #4
 800982e:	d82b      	bhi.n	8009888 <__multiply+0x120>
 8009830:	f8cc 8004 	str.w	r8, [ip, #4]
 8009834:	9b01      	ldr	r3, [sp, #4]
 8009836:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800983a:	3204      	adds	r2, #4
 800983c:	f1ba 0f00 	cmp.w	sl, #0
 8009840:	d020      	beq.n	8009884 <__multiply+0x11c>
 8009842:	682b      	ldr	r3, [r5, #0]
 8009844:	4689      	mov	r9, r1
 8009846:	46a8      	mov	r8, r5
 8009848:	f04f 0b00 	mov.w	fp, #0
 800984c:	f8b9 c000 	ldrh.w	ip, [r9]
 8009850:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8009854:	fb0a 440c 	mla	r4, sl, ip, r4
 8009858:	445c      	add	r4, fp
 800985a:	46c4      	mov	ip, r8
 800985c:	b29b      	uxth	r3, r3
 800985e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8009862:	f84c 3b04 	str.w	r3, [ip], #4
 8009866:	f859 3b04 	ldr.w	r3, [r9], #4
 800986a:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800986e:	0c1b      	lsrs	r3, r3, #16
 8009870:	fb0a b303 	mla	r3, sl, r3, fp
 8009874:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8009878:	454f      	cmp	r7, r9
 800987a:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800987e:	d805      	bhi.n	800988c <__multiply+0x124>
 8009880:	f8c8 3004 	str.w	r3, [r8, #4]
 8009884:	3504      	adds	r5, #4
 8009886:	e79b      	b.n	80097c0 <__multiply+0x58>
 8009888:	46d4      	mov	ip, sl
 800988a:	e7b3      	b.n	80097f4 <__multiply+0x8c>
 800988c:	46e0      	mov	r8, ip
 800988e:	e7dd      	b.n	800984c <__multiply+0xe4>
 8009890:	3e01      	subs	r6, #1
 8009892:	e799      	b.n	80097c8 <__multiply+0x60>

08009894 <__pow5mult>:
 8009894:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009898:	4615      	mov	r5, r2
 800989a:	f012 0203 	ands.w	r2, r2, #3
 800989e:	4606      	mov	r6, r0
 80098a0:	460f      	mov	r7, r1
 80098a2:	d007      	beq.n	80098b4 <__pow5mult+0x20>
 80098a4:	3a01      	subs	r2, #1
 80098a6:	4c21      	ldr	r4, [pc, #132]	; (800992c <__pow5mult+0x98>)
 80098a8:	2300      	movs	r3, #0
 80098aa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80098ae:	f7ff fec9 	bl	8009644 <__multadd>
 80098b2:	4607      	mov	r7, r0
 80098b4:	10ad      	asrs	r5, r5, #2
 80098b6:	d035      	beq.n	8009924 <__pow5mult+0x90>
 80098b8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80098ba:	b93c      	cbnz	r4, 80098cc <__pow5mult+0x38>
 80098bc:	2010      	movs	r0, #16
 80098be:	f7ff fe63 	bl	8009588 <malloc>
 80098c2:	6270      	str	r0, [r6, #36]	; 0x24
 80098c4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80098c8:	6004      	str	r4, [r0, #0]
 80098ca:	60c4      	str	r4, [r0, #12]
 80098cc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80098d0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80098d4:	b94c      	cbnz	r4, 80098ea <__pow5mult+0x56>
 80098d6:	f240 2171 	movw	r1, #625	; 0x271
 80098da:	4630      	mov	r0, r6
 80098dc:	f7ff ff3b 	bl	8009756 <__i2b>
 80098e0:	2300      	movs	r3, #0
 80098e2:	f8c8 0008 	str.w	r0, [r8, #8]
 80098e6:	4604      	mov	r4, r0
 80098e8:	6003      	str	r3, [r0, #0]
 80098ea:	f04f 0800 	mov.w	r8, #0
 80098ee:	07eb      	lsls	r3, r5, #31
 80098f0:	d50a      	bpl.n	8009908 <__pow5mult+0x74>
 80098f2:	4639      	mov	r1, r7
 80098f4:	4622      	mov	r2, r4
 80098f6:	4630      	mov	r0, r6
 80098f8:	f7ff ff36 	bl	8009768 <__multiply>
 80098fc:	4639      	mov	r1, r7
 80098fe:	4681      	mov	r9, r0
 8009900:	4630      	mov	r0, r6
 8009902:	f7ff fe88 	bl	8009616 <_Bfree>
 8009906:	464f      	mov	r7, r9
 8009908:	106d      	asrs	r5, r5, #1
 800990a:	d00b      	beq.n	8009924 <__pow5mult+0x90>
 800990c:	6820      	ldr	r0, [r4, #0]
 800990e:	b938      	cbnz	r0, 8009920 <__pow5mult+0x8c>
 8009910:	4622      	mov	r2, r4
 8009912:	4621      	mov	r1, r4
 8009914:	4630      	mov	r0, r6
 8009916:	f7ff ff27 	bl	8009768 <__multiply>
 800991a:	6020      	str	r0, [r4, #0]
 800991c:	f8c0 8000 	str.w	r8, [r0]
 8009920:	4604      	mov	r4, r0
 8009922:	e7e4      	b.n	80098ee <__pow5mult+0x5a>
 8009924:	4638      	mov	r0, r7
 8009926:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800992a:	bf00      	nop
 800992c:	0800a698 	.word	0x0800a698

08009930 <__lshift>:
 8009930:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009934:	460c      	mov	r4, r1
 8009936:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800993a:	6923      	ldr	r3, [r4, #16]
 800993c:	6849      	ldr	r1, [r1, #4]
 800993e:	eb0a 0903 	add.w	r9, sl, r3
 8009942:	68a3      	ldr	r3, [r4, #8]
 8009944:	4607      	mov	r7, r0
 8009946:	4616      	mov	r6, r2
 8009948:	f109 0501 	add.w	r5, r9, #1
 800994c:	42ab      	cmp	r3, r5
 800994e:	db32      	blt.n	80099b6 <__lshift+0x86>
 8009950:	4638      	mov	r0, r7
 8009952:	f7ff fe2c 	bl	80095ae <_Balloc>
 8009956:	2300      	movs	r3, #0
 8009958:	4680      	mov	r8, r0
 800995a:	f100 0114 	add.w	r1, r0, #20
 800995e:	461a      	mov	r2, r3
 8009960:	4553      	cmp	r3, sl
 8009962:	db2b      	blt.n	80099bc <__lshift+0x8c>
 8009964:	6920      	ldr	r0, [r4, #16]
 8009966:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800996a:	f104 0314 	add.w	r3, r4, #20
 800996e:	f016 021f 	ands.w	r2, r6, #31
 8009972:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009976:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800997a:	d025      	beq.n	80099c8 <__lshift+0x98>
 800997c:	f1c2 0e20 	rsb	lr, r2, #32
 8009980:	2000      	movs	r0, #0
 8009982:	681e      	ldr	r6, [r3, #0]
 8009984:	468a      	mov	sl, r1
 8009986:	4096      	lsls	r6, r2
 8009988:	4330      	orrs	r0, r6
 800998a:	f84a 0b04 	str.w	r0, [sl], #4
 800998e:	f853 0b04 	ldr.w	r0, [r3], #4
 8009992:	459c      	cmp	ip, r3
 8009994:	fa20 f00e 	lsr.w	r0, r0, lr
 8009998:	d814      	bhi.n	80099c4 <__lshift+0x94>
 800999a:	6048      	str	r0, [r1, #4]
 800999c:	b108      	cbz	r0, 80099a2 <__lshift+0x72>
 800999e:	f109 0502 	add.w	r5, r9, #2
 80099a2:	3d01      	subs	r5, #1
 80099a4:	4638      	mov	r0, r7
 80099a6:	f8c8 5010 	str.w	r5, [r8, #16]
 80099aa:	4621      	mov	r1, r4
 80099ac:	f7ff fe33 	bl	8009616 <_Bfree>
 80099b0:	4640      	mov	r0, r8
 80099b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80099b6:	3101      	adds	r1, #1
 80099b8:	005b      	lsls	r3, r3, #1
 80099ba:	e7c7      	b.n	800994c <__lshift+0x1c>
 80099bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80099c0:	3301      	adds	r3, #1
 80099c2:	e7cd      	b.n	8009960 <__lshift+0x30>
 80099c4:	4651      	mov	r1, sl
 80099c6:	e7dc      	b.n	8009982 <__lshift+0x52>
 80099c8:	3904      	subs	r1, #4
 80099ca:	f853 2b04 	ldr.w	r2, [r3], #4
 80099ce:	f841 2f04 	str.w	r2, [r1, #4]!
 80099d2:	459c      	cmp	ip, r3
 80099d4:	d8f9      	bhi.n	80099ca <__lshift+0x9a>
 80099d6:	e7e4      	b.n	80099a2 <__lshift+0x72>

080099d8 <__mcmp>:
 80099d8:	6903      	ldr	r3, [r0, #16]
 80099da:	690a      	ldr	r2, [r1, #16]
 80099dc:	1a9b      	subs	r3, r3, r2
 80099de:	b530      	push	{r4, r5, lr}
 80099e0:	d10c      	bne.n	80099fc <__mcmp+0x24>
 80099e2:	0092      	lsls	r2, r2, #2
 80099e4:	3014      	adds	r0, #20
 80099e6:	3114      	adds	r1, #20
 80099e8:	1884      	adds	r4, r0, r2
 80099ea:	4411      	add	r1, r2
 80099ec:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80099f0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80099f4:	4295      	cmp	r5, r2
 80099f6:	d003      	beq.n	8009a00 <__mcmp+0x28>
 80099f8:	d305      	bcc.n	8009a06 <__mcmp+0x2e>
 80099fa:	2301      	movs	r3, #1
 80099fc:	4618      	mov	r0, r3
 80099fe:	bd30      	pop	{r4, r5, pc}
 8009a00:	42a0      	cmp	r0, r4
 8009a02:	d3f3      	bcc.n	80099ec <__mcmp+0x14>
 8009a04:	e7fa      	b.n	80099fc <__mcmp+0x24>
 8009a06:	f04f 33ff 	mov.w	r3, #4294967295
 8009a0a:	e7f7      	b.n	80099fc <__mcmp+0x24>

08009a0c <__mdiff>:
 8009a0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a10:	460d      	mov	r5, r1
 8009a12:	4607      	mov	r7, r0
 8009a14:	4611      	mov	r1, r2
 8009a16:	4628      	mov	r0, r5
 8009a18:	4614      	mov	r4, r2
 8009a1a:	f7ff ffdd 	bl	80099d8 <__mcmp>
 8009a1e:	1e06      	subs	r6, r0, #0
 8009a20:	d108      	bne.n	8009a34 <__mdiff+0x28>
 8009a22:	4631      	mov	r1, r6
 8009a24:	4638      	mov	r0, r7
 8009a26:	f7ff fdc2 	bl	80095ae <_Balloc>
 8009a2a:	2301      	movs	r3, #1
 8009a2c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8009a30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a34:	bfa4      	itt	ge
 8009a36:	4623      	movge	r3, r4
 8009a38:	462c      	movge	r4, r5
 8009a3a:	4638      	mov	r0, r7
 8009a3c:	6861      	ldr	r1, [r4, #4]
 8009a3e:	bfa6      	itte	ge
 8009a40:	461d      	movge	r5, r3
 8009a42:	2600      	movge	r6, #0
 8009a44:	2601      	movlt	r6, #1
 8009a46:	f7ff fdb2 	bl	80095ae <_Balloc>
 8009a4a:	692b      	ldr	r3, [r5, #16]
 8009a4c:	60c6      	str	r6, [r0, #12]
 8009a4e:	6926      	ldr	r6, [r4, #16]
 8009a50:	f105 0914 	add.w	r9, r5, #20
 8009a54:	f104 0214 	add.w	r2, r4, #20
 8009a58:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8009a5c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8009a60:	f100 0514 	add.w	r5, r0, #20
 8009a64:	f04f 0e00 	mov.w	lr, #0
 8009a68:	f852 ab04 	ldr.w	sl, [r2], #4
 8009a6c:	f859 4b04 	ldr.w	r4, [r9], #4
 8009a70:	fa1e f18a 	uxtah	r1, lr, sl
 8009a74:	b2a3      	uxth	r3, r4
 8009a76:	1ac9      	subs	r1, r1, r3
 8009a78:	0c23      	lsrs	r3, r4, #16
 8009a7a:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8009a7e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8009a82:	b289      	uxth	r1, r1
 8009a84:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8009a88:	45c8      	cmp	r8, r9
 8009a8a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8009a8e:	4694      	mov	ip, r2
 8009a90:	f845 3b04 	str.w	r3, [r5], #4
 8009a94:	d8e8      	bhi.n	8009a68 <__mdiff+0x5c>
 8009a96:	45bc      	cmp	ip, r7
 8009a98:	d304      	bcc.n	8009aa4 <__mdiff+0x98>
 8009a9a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8009a9e:	b183      	cbz	r3, 8009ac2 <__mdiff+0xb6>
 8009aa0:	6106      	str	r6, [r0, #16]
 8009aa2:	e7c5      	b.n	8009a30 <__mdiff+0x24>
 8009aa4:	f85c 1b04 	ldr.w	r1, [ip], #4
 8009aa8:	fa1e f381 	uxtah	r3, lr, r1
 8009aac:	141a      	asrs	r2, r3, #16
 8009aae:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009ab2:	b29b      	uxth	r3, r3
 8009ab4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009ab8:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8009abc:	f845 3b04 	str.w	r3, [r5], #4
 8009ac0:	e7e9      	b.n	8009a96 <__mdiff+0x8a>
 8009ac2:	3e01      	subs	r6, #1
 8009ac4:	e7e9      	b.n	8009a9a <__mdiff+0x8e>

08009ac6 <__d2b>:
 8009ac6:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009aca:	460e      	mov	r6, r1
 8009acc:	2101      	movs	r1, #1
 8009ace:	ec59 8b10 	vmov	r8, r9, d0
 8009ad2:	4615      	mov	r5, r2
 8009ad4:	f7ff fd6b 	bl	80095ae <_Balloc>
 8009ad8:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8009adc:	4607      	mov	r7, r0
 8009ade:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009ae2:	bb34      	cbnz	r4, 8009b32 <__d2b+0x6c>
 8009ae4:	9301      	str	r3, [sp, #4]
 8009ae6:	f1b8 0300 	subs.w	r3, r8, #0
 8009aea:	d027      	beq.n	8009b3c <__d2b+0x76>
 8009aec:	a802      	add	r0, sp, #8
 8009aee:	f840 3d08 	str.w	r3, [r0, #-8]!
 8009af2:	f7ff fe01 	bl	80096f8 <__lo0bits>
 8009af6:	9900      	ldr	r1, [sp, #0]
 8009af8:	b1f0      	cbz	r0, 8009b38 <__d2b+0x72>
 8009afa:	9a01      	ldr	r2, [sp, #4]
 8009afc:	f1c0 0320 	rsb	r3, r0, #32
 8009b00:	fa02 f303 	lsl.w	r3, r2, r3
 8009b04:	430b      	orrs	r3, r1
 8009b06:	40c2      	lsrs	r2, r0
 8009b08:	617b      	str	r3, [r7, #20]
 8009b0a:	9201      	str	r2, [sp, #4]
 8009b0c:	9b01      	ldr	r3, [sp, #4]
 8009b0e:	61bb      	str	r3, [r7, #24]
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	bf14      	ite	ne
 8009b14:	2102      	movne	r1, #2
 8009b16:	2101      	moveq	r1, #1
 8009b18:	6139      	str	r1, [r7, #16]
 8009b1a:	b1c4      	cbz	r4, 8009b4e <__d2b+0x88>
 8009b1c:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8009b20:	4404      	add	r4, r0
 8009b22:	6034      	str	r4, [r6, #0]
 8009b24:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009b28:	6028      	str	r0, [r5, #0]
 8009b2a:	4638      	mov	r0, r7
 8009b2c:	b003      	add	sp, #12
 8009b2e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009b32:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009b36:	e7d5      	b.n	8009ae4 <__d2b+0x1e>
 8009b38:	6179      	str	r1, [r7, #20]
 8009b3a:	e7e7      	b.n	8009b0c <__d2b+0x46>
 8009b3c:	a801      	add	r0, sp, #4
 8009b3e:	f7ff fddb 	bl	80096f8 <__lo0bits>
 8009b42:	9b01      	ldr	r3, [sp, #4]
 8009b44:	617b      	str	r3, [r7, #20]
 8009b46:	2101      	movs	r1, #1
 8009b48:	6139      	str	r1, [r7, #16]
 8009b4a:	3020      	adds	r0, #32
 8009b4c:	e7e5      	b.n	8009b1a <__d2b+0x54>
 8009b4e:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8009b52:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009b56:	6030      	str	r0, [r6, #0]
 8009b58:	6918      	ldr	r0, [r3, #16]
 8009b5a:	f7ff fdae 	bl	80096ba <__hi0bits>
 8009b5e:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8009b62:	e7e1      	b.n	8009b28 <__d2b+0x62>

08009b64 <_calloc_r>:
 8009b64:	b538      	push	{r3, r4, r5, lr}
 8009b66:	fb02 f401 	mul.w	r4, r2, r1
 8009b6a:	4621      	mov	r1, r4
 8009b6c:	f000 f856 	bl	8009c1c <_malloc_r>
 8009b70:	4605      	mov	r5, r0
 8009b72:	b118      	cbz	r0, 8009b7c <_calloc_r+0x18>
 8009b74:	4622      	mov	r2, r4
 8009b76:	2100      	movs	r1, #0
 8009b78:	f7fd ff14 	bl	80079a4 <memset>
 8009b7c:	4628      	mov	r0, r5
 8009b7e:	bd38      	pop	{r3, r4, r5, pc}

08009b80 <_free_r>:
 8009b80:	b538      	push	{r3, r4, r5, lr}
 8009b82:	4605      	mov	r5, r0
 8009b84:	2900      	cmp	r1, #0
 8009b86:	d045      	beq.n	8009c14 <_free_r+0x94>
 8009b88:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009b8c:	1f0c      	subs	r4, r1, #4
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	bfb8      	it	lt
 8009b92:	18e4      	addlt	r4, r4, r3
 8009b94:	f000 fc03 	bl	800a39e <__malloc_lock>
 8009b98:	4a1f      	ldr	r2, [pc, #124]	; (8009c18 <_free_r+0x98>)
 8009b9a:	6813      	ldr	r3, [r2, #0]
 8009b9c:	4610      	mov	r0, r2
 8009b9e:	b933      	cbnz	r3, 8009bae <_free_r+0x2e>
 8009ba0:	6063      	str	r3, [r4, #4]
 8009ba2:	6014      	str	r4, [r2, #0]
 8009ba4:	4628      	mov	r0, r5
 8009ba6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009baa:	f000 bbf9 	b.w	800a3a0 <__malloc_unlock>
 8009bae:	42a3      	cmp	r3, r4
 8009bb0:	d90c      	bls.n	8009bcc <_free_r+0x4c>
 8009bb2:	6821      	ldr	r1, [r4, #0]
 8009bb4:	1862      	adds	r2, r4, r1
 8009bb6:	4293      	cmp	r3, r2
 8009bb8:	bf04      	itt	eq
 8009bba:	681a      	ldreq	r2, [r3, #0]
 8009bbc:	685b      	ldreq	r3, [r3, #4]
 8009bbe:	6063      	str	r3, [r4, #4]
 8009bc0:	bf04      	itt	eq
 8009bc2:	1852      	addeq	r2, r2, r1
 8009bc4:	6022      	streq	r2, [r4, #0]
 8009bc6:	6004      	str	r4, [r0, #0]
 8009bc8:	e7ec      	b.n	8009ba4 <_free_r+0x24>
 8009bca:	4613      	mov	r3, r2
 8009bcc:	685a      	ldr	r2, [r3, #4]
 8009bce:	b10a      	cbz	r2, 8009bd4 <_free_r+0x54>
 8009bd0:	42a2      	cmp	r2, r4
 8009bd2:	d9fa      	bls.n	8009bca <_free_r+0x4a>
 8009bd4:	6819      	ldr	r1, [r3, #0]
 8009bd6:	1858      	adds	r0, r3, r1
 8009bd8:	42a0      	cmp	r0, r4
 8009bda:	d10b      	bne.n	8009bf4 <_free_r+0x74>
 8009bdc:	6820      	ldr	r0, [r4, #0]
 8009bde:	4401      	add	r1, r0
 8009be0:	1858      	adds	r0, r3, r1
 8009be2:	4282      	cmp	r2, r0
 8009be4:	6019      	str	r1, [r3, #0]
 8009be6:	d1dd      	bne.n	8009ba4 <_free_r+0x24>
 8009be8:	6810      	ldr	r0, [r2, #0]
 8009bea:	6852      	ldr	r2, [r2, #4]
 8009bec:	605a      	str	r2, [r3, #4]
 8009bee:	4401      	add	r1, r0
 8009bf0:	6019      	str	r1, [r3, #0]
 8009bf2:	e7d7      	b.n	8009ba4 <_free_r+0x24>
 8009bf4:	d902      	bls.n	8009bfc <_free_r+0x7c>
 8009bf6:	230c      	movs	r3, #12
 8009bf8:	602b      	str	r3, [r5, #0]
 8009bfa:	e7d3      	b.n	8009ba4 <_free_r+0x24>
 8009bfc:	6820      	ldr	r0, [r4, #0]
 8009bfe:	1821      	adds	r1, r4, r0
 8009c00:	428a      	cmp	r2, r1
 8009c02:	bf04      	itt	eq
 8009c04:	6811      	ldreq	r1, [r2, #0]
 8009c06:	6852      	ldreq	r2, [r2, #4]
 8009c08:	6062      	str	r2, [r4, #4]
 8009c0a:	bf04      	itt	eq
 8009c0c:	1809      	addeq	r1, r1, r0
 8009c0e:	6021      	streq	r1, [r4, #0]
 8009c10:	605c      	str	r4, [r3, #4]
 8009c12:	e7c7      	b.n	8009ba4 <_free_r+0x24>
 8009c14:	bd38      	pop	{r3, r4, r5, pc}
 8009c16:	bf00      	nop
 8009c18:	20000214 	.word	0x20000214

08009c1c <_malloc_r>:
 8009c1c:	b570      	push	{r4, r5, r6, lr}
 8009c1e:	1ccd      	adds	r5, r1, #3
 8009c20:	f025 0503 	bic.w	r5, r5, #3
 8009c24:	3508      	adds	r5, #8
 8009c26:	2d0c      	cmp	r5, #12
 8009c28:	bf38      	it	cc
 8009c2a:	250c      	movcc	r5, #12
 8009c2c:	2d00      	cmp	r5, #0
 8009c2e:	4606      	mov	r6, r0
 8009c30:	db01      	blt.n	8009c36 <_malloc_r+0x1a>
 8009c32:	42a9      	cmp	r1, r5
 8009c34:	d903      	bls.n	8009c3e <_malloc_r+0x22>
 8009c36:	230c      	movs	r3, #12
 8009c38:	6033      	str	r3, [r6, #0]
 8009c3a:	2000      	movs	r0, #0
 8009c3c:	bd70      	pop	{r4, r5, r6, pc}
 8009c3e:	f000 fbae 	bl	800a39e <__malloc_lock>
 8009c42:	4a21      	ldr	r2, [pc, #132]	; (8009cc8 <_malloc_r+0xac>)
 8009c44:	6814      	ldr	r4, [r2, #0]
 8009c46:	4621      	mov	r1, r4
 8009c48:	b991      	cbnz	r1, 8009c70 <_malloc_r+0x54>
 8009c4a:	4c20      	ldr	r4, [pc, #128]	; (8009ccc <_malloc_r+0xb0>)
 8009c4c:	6823      	ldr	r3, [r4, #0]
 8009c4e:	b91b      	cbnz	r3, 8009c58 <_malloc_r+0x3c>
 8009c50:	4630      	mov	r0, r6
 8009c52:	f000 facf 	bl	800a1f4 <_sbrk_r>
 8009c56:	6020      	str	r0, [r4, #0]
 8009c58:	4629      	mov	r1, r5
 8009c5a:	4630      	mov	r0, r6
 8009c5c:	f000 faca 	bl	800a1f4 <_sbrk_r>
 8009c60:	1c43      	adds	r3, r0, #1
 8009c62:	d124      	bne.n	8009cae <_malloc_r+0x92>
 8009c64:	230c      	movs	r3, #12
 8009c66:	6033      	str	r3, [r6, #0]
 8009c68:	4630      	mov	r0, r6
 8009c6a:	f000 fb99 	bl	800a3a0 <__malloc_unlock>
 8009c6e:	e7e4      	b.n	8009c3a <_malloc_r+0x1e>
 8009c70:	680b      	ldr	r3, [r1, #0]
 8009c72:	1b5b      	subs	r3, r3, r5
 8009c74:	d418      	bmi.n	8009ca8 <_malloc_r+0x8c>
 8009c76:	2b0b      	cmp	r3, #11
 8009c78:	d90f      	bls.n	8009c9a <_malloc_r+0x7e>
 8009c7a:	600b      	str	r3, [r1, #0]
 8009c7c:	50cd      	str	r5, [r1, r3]
 8009c7e:	18cc      	adds	r4, r1, r3
 8009c80:	4630      	mov	r0, r6
 8009c82:	f000 fb8d 	bl	800a3a0 <__malloc_unlock>
 8009c86:	f104 000b 	add.w	r0, r4, #11
 8009c8a:	1d23      	adds	r3, r4, #4
 8009c8c:	f020 0007 	bic.w	r0, r0, #7
 8009c90:	1ac3      	subs	r3, r0, r3
 8009c92:	d0d3      	beq.n	8009c3c <_malloc_r+0x20>
 8009c94:	425a      	negs	r2, r3
 8009c96:	50e2      	str	r2, [r4, r3]
 8009c98:	e7d0      	b.n	8009c3c <_malloc_r+0x20>
 8009c9a:	428c      	cmp	r4, r1
 8009c9c:	684b      	ldr	r3, [r1, #4]
 8009c9e:	bf16      	itet	ne
 8009ca0:	6063      	strne	r3, [r4, #4]
 8009ca2:	6013      	streq	r3, [r2, #0]
 8009ca4:	460c      	movne	r4, r1
 8009ca6:	e7eb      	b.n	8009c80 <_malloc_r+0x64>
 8009ca8:	460c      	mov	r4, r1
 8009caa:	6849      	ldr	r1, [r1, #4]
 8009cac:	e7cc      	b.n	8009c48 <_malloc_r+0x2c>
 8009cae:	1cc4      	adds	r4, r0, #3
 8009cb0:	f024 0403 	bic.w	r4, r4, #3
 8009cb4:	42a0      	cmp	r0, r4
 8009cb6:	d005      	beq.n	8009cc4 <_malloc_r+0xa8>
 8009cb8:	1a21      	subs	r1, r4, r0
 8009cba:	4630      	mov	r0, r6
 8009cbc:	f000 fa9a 	bl	800a1f4 <_sbrk_r>
 8009cc0:	3001      	adds	r0, #1
 8009cc2:	d0cf      	beq.n	8009c64 <_malloc_r+0x48>
 8009cc4:	6025      	str	r5, [r4, #0]
 8009cc6:	e7db      	b.n	8009c80 <_malloc_r+0x64>
 8009cc8:	20000214 	.word	0x20000214
 8009ccc:	20000218 	.word	0x20000218

08009cd0 <__ssputs_r>:
 8009cd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009cd4:	688e      	ldr	r6, [r1, #8]
 8009cd6:	429e      	cmp	r6, r3
 8009cd8:	4682      	mov	sl, r0
 8009cda:	460c      	mov	r4, r1
 8009cdc:	4690      	mov	r8, r2
 8009cde:	4699      	mov	r9, r3
 8009ce0:	d837      	bhi.n	8009d52 <__ssputs_r+0x82>
 8009ce2:	898a      	ldrh	r2, [r1, #12]
 8009ce4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009ce8:	d031      	beq.n	8009d4e <__ssputs_r+0x7e>
 8009cea:	6825      	ldr	r5, [r4, #0]
 8009cec:	6909      	ldr	r1, [r1, #16]
 8009cee:	1a6f      	subs	r7, r5, r1
 8009cf0:	6965      	ldr	r5, [r4, #20]
 8009cf2:	2302      	movs	r3, #2
 8009cf4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009cf8:	fb95 f5f3 	sdiv	r5, r5, r3
 8009cfc:	f109 0301 	add.w	r3, r9, #1
 8009d00:	443b      	add	r3, r7
 8009d02:	429d      	cmp	r5, r3
 8009d04:	bf38      	it	cc
 8009d06:	461d      	movcc	r5, r3
 8009d08:	0553      	lsls	r3, r2, #21
 8009d0a:	d530      	bpl.n	8009d6e <__ssputs_r+0x9e>
 8009d0c:	4629      	mov	r1, r5
 8009d0e:	f7ff ff85 	bl	8009c1c <_malloc_r>
 8009d12:	4606      	mov	r6, r0
 8009d14:	b950      	cbnz	r0, 8009d2c <__ssputs_r+0x5c>
 8009d16:	230c      	movs	r3, #12
 8009d18:	f8ca 3000 	str.w	r3, [sl]
 8009d1c:	89a3      	ldrh	r3, [r4, #12]
 8009d1e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009d22:	81a3      	strh	r3, [r4, #12]
 8009d24:	f04f 30ff 	mov.w	r0, #4294967295
 8009d28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d2c:	463a      	mov	r2, r7
 8009d2e:	6921      	ldr	r1, [r4, #16]
 8009d30:	f7ff fc32 	bl	8009598 <memcpy>
 8009d34:	89a3      	ldrh	r3, [r4, #12]
 8009d36:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009d3a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009d3e:	81a3      	strh	r3, [r4, #12]
 8009d40:	6126      	str	r6, [r4, #16]
 8009d42:	6165      	str	r5, [r4, #20]
 8009d44:	443e      	add	r6, r7
 8009d46:	1bed      	subs	r5, r5, r7
 8009d48:	6026      	str	r6, [r4, #0]
 8009d4a:	60a5      	str	r5, [r4, #8]
 8009d4c:	464e      	mov	r6, r9
 8009d4e:	454e      	cmp	r6, r9
 8009d50:	d900      	bls.n	8009d54 <__ssputs_r+0x84>
 8009d52:	464e      	mov	r6, r9
 8009d54:	4632      	mov	r2, r6
 8009d56:	4641      	mov	r1, r8
 8009d58:	6820      	ldr	r0, [r4, #0]
 8009d5a:	f000 fb07 	bl	800a36c <memmove>
 8009d5e:	68a3      	ldr	r3, [r4, #8]
 8009d60:	1b9b      	subs	r3, r3, r6
 8009d62:	60a3      	str	r3, [r4, #8]
 8009d64:	6823      	ldr	r3, [r4, #0]
 8009d66:	441e      	add	r6, r3
 8009d68:	6026      	str	r6, [r4, #0]
 8009d6a:	2000      	movs	r0, #0
 8009d6c:	e7dc      	b.n	8009d28 <__ssputs_r+0x58>
 8009d6e:	462a      	mov	r2, r5
 8009d70:	f000 fb17 	bl	800a3a2 <_realloc_r>
 8009d74:	4606      	mov	r6, r0
 8009d76:	2800      	cmp	r0, #0
 8009d78:	d1e2      	bne.n	8009d40 <__ssputs_r+0x70>
 8009d7a:	6921      	ldr	r1, [r4, #16]
 8009d7c:	4650      	mov	r0, sl
 8009d7e:	f7ff feff 	bl	8009b80 <_free_r>
 8009d82:	e7c8      	b.n	8009d16 <__ssputs_r+0x46>

08009d84 <_svfiprintf_r>:
 8009d84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d88:	461d      	mov	r5, r3
 8009d8a:	898b      	ldrh	r3, [r1, #12]
 8009d8c:	061f      	lsls	r7, r3, #24
 8009d8e:	b09d      	sub	sp, #116	; 0x74
 8009d90:	4680      	mov	r8, r0
 8009d92:	460c      	mov	r4, r1
 8009d94:	4616      	mov	r6, r2
 8009d96:	d50f      	bpl.n	8009db8 <_svfiprintf_r+0x34>
 8009d98:	690b      	ldr	r3, [r1, #16]
 8009d9a:	b96b      	cbnz	r3, 8009db8 <_svfiprintf_r+0x34>
 8009d9c:	2140      	movs	r1, #64	; 0x40
 8009d9e:	f7ff ff3d 	bl	8009c1c <_malloc_r>
 8009da2:	6020      	str	r0, [r4, #0]
 8009da4:	6120      	str	r0, [r4, #16]
 8009da6:	b928      	cbnz	r0, 8009db4 <_svfiprintf_r+0x30>
 8009da8:	230c      	movs	r3, #12
 8009daa:	f8c8 3000 	str.w	r3, [r8]
 8009dae:	f04f 30ff 	mov.w	r0, #4294967295
 8009db2:	e0c8      	b.n	8009f46 <_svfiprintf_r+0x1c2>
 8009db4:	2340      	movs	r3, #64	; 0x40
 8009db6:	6163      	str	r3, [r4, #20]
 8009db8:	2300      	movs	r3, #0
 8009dba:	9309      	str	r3, [sp, #36]	; 0x24
 8009dbc:	2320      	movs	r3, #32
 8009dbe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009dc2:	2330      	movs	r3, #48	; 0x30
 8009dc4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009dc8:	9503      	str	r5, [sp, #12]
 8009dca:	f04f 0b01 	mov.w	fp, #1
 8009dce:	4637      	mov	r7, r6
 8009dd0:	463d      	mov	r5, r7
 8009dd2:	f815 3b01 	ldrb.w	r3, [r5], #1
 8009dd6:	b10b      	cbz	r3, 8009ddc <_svfiprintf_r+0x58>
 8009dd8:	2b25      	cmp	r3, #37	; 0x25
 8009dda:	d13e      	bne.n	8009e5a <_svfiprintf_r+0xd6>
 8009ddc:	ebb7 0a06 	subs.w	sl, r7, r6
 8009de0:	d00b      	beq.n	8009dfa <_svfiprintf_r+0x76>
 8009de2:	4653      	mov	r3, sl
 8009de4:	4632      	mov	r2, r6
 8009de6:	4621      	mov	r1, r4
 8009de8:	4640      	mov	r0, r8
 8009dea:	f7ff ff71 	bl	8009cd0 <__ssputs_r>
 8009dee:	3001      	adds	r0, #1
 8009df0:	f000 80a4 	beq.w	8009f3c <_svfiprintf_r+0x1b8>
 8009df4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009df6:	4453      	add	r3, sl
 8009df8:	9309      	str	r3, [sp, #36]	; 0x24
 8009dfa:	783b      	ldrb	r3, [r7, #0]
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	f000 809d 	beq.w	8009f3c <_svfiprintf_r+0x1b8>
 8009e02:	2300      	movs	r3, #0
 8009e04:	f04f 32ff 	mov.w	r2, #4294967295
 8009e08:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009e0c:	9304      	str	r3, [sp, #16]
 8009e0e:	9307      	str	r3, [sp, #28]
 8009e10:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009e14:	931a      	str	r3, [sp, #104]	; 0x68
 8009e16:	462f      	mov	r7, r5
 8009e18:	2205      	movs	r2, #5
 8009e1a:	f817 1b01 	ldrb.w	r1, [r7], #1
 8009e1e:	4850      	ldr	r0, [pc, #320]	; (8009f60 <_svfiprintf_r+0x1dc>)
 8009e20:	f7f6 f9de 	bl	80001e0 <memchr>
 8009e24:	9b04      	ldr	r3, [sp, #16]
 8009e26:	b9d0      	cbnz	r0, 8009e5e <_svfiprintf_r+0xda>
 8009e28:	06d9      	lsls	r1, r3, #27
 8009e2a:	bf44      	itt	mi
 8009e2c:	2220      	movmi	r2, #32
 8009e2e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009e32:	071a      	lsls	r2, r3, #28
 8009e34:	bf44      	itt	mi
 8009e36:	222b      	movmi	r2, #43	; 0x2b
 8009e38:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009e3c:	782a      	ldrb	r2, [r5, #0]
 8009e3e:	2a2a      	cmp	r2, #42	; 0x2a
 8009e40:	d015      	beq.n	8009e6e <_svfiprintf_r+0xea>
 8009e42:	9a07      	ldr	r2, [sp, #28]
 8009e44:	462f      	mov	r7, r5
 8009e46:	2000      	movs	r0, #0
 8009e48:	250a      	movs	r5, #10
 8009e4a:	4639      	mov	r1, r7
 8009e4c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009e50:	3b30      	subs	r3, #48	; 0x30
 8009e52:	2b09      	cmp	r3, #9
 8009e54:	d94d      	bls.n	8009ef2 <_svfiprintf_r+0x16e>
 8009e56:	b1b8      	cbz	r0, 8009e88 <_svfiprintf_r+0x104>
 8009e58:	e00f      	b.n	8009e7a <_svfiprintf_r+0xf6>
 8009e5a:	462f      	mov	r7, r5
 8009e5c:	e7b8      	b.n	8009dd0 <_svfiprintf_r+0x4c>
 8009e5e:	4a40      	ldr	r2, [pc, #256]	; (8009f60 <_svfiprintf_r+0x1dc>)
 8009e60:	1a80      	subs	r0, r0, r2
 8009e62:	fa0b f000 	lsl.w	r0, fp, r0
 8009e66:	4318      	orrs	r0, r3
 8009e68:	9004      	str	r0, [sp, #16]
 8009e6a:	463d      	mov	r5, r7
 8009e6c:	e7d3      	b.n	8009e16 <_svfiprintf_r+0x92>
 8009e6e:	9a03      	ldr	r2, [sp, #12]
 8009e70:	1d11      	adds	r1, r2, #4
 8009e72:	6812      	ldr	r2, [r2, #0]
 8009e74:	9103      	str	r1, [sp, #12]
 8009e76:	2a00      	cmp	r2, #0
 8009e78:	db01      	blt.n	8009e7e <_svfiprintf_r+0xfa>
 8009e7a:	9207      	str	r2, [sp, #28]
 8009e7c:	e004      	b.n	8009e88 <_svfiprintf_r+0x104>
 8009e7e:	4252      	negs	r2, r2
 8009e80:	f043 0302 	orr.w	r3, r3, #2
 8009e84:	9207      	str	r2, [sp, #28]
 8009e86:	9304      	str	r3, [sp, #16]
 8009e88:	783b      	ldrb	r3, [r7, #0]
 8009e8a:	2b2e      	cmp	r3, #46	; 0x2e
 8009e8c:	d10c      	bne.n	8009ea8 <_svfiprintf_r+0x124>
 8009e8e:	787b      	ldrb	r3, [r7, #1]
 8009e90:	2b2a      	cmp	r3, #42	; 0x2a
 8009e92:	d133      	bne.n	8009efc <_svfiprintf_r+0x178>
 8009e94:	9b03      	ldr	r3, [sp, #12]
 8009e96:	1d1a      	adds	r2, r3, #4
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	9203      	str	r2, [sp, #12]
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	bfb8      	it	lt
 8009ea0:	f04f 33ff 	movlt.w	r3, #4294967295
 8009ea4:	3702      	adds	r7, #2
 8009ea6:	9305      	str	r3, [sp, #20]
 8009ea8:	4d2e      	ldr	r5, [pc, #184]	; (8009f64 <_svfiprintf_r+0x1e0>)
 8009eaa:	7839      	ldrb	r1, [r7, #0]
 8009eac:	2203      	movs	r2, #3
 8009eae:	4628      	mov	r0, r5
 8009eb0:	f7f6 f996 	bl	80001e0 <memchr>
 8009eb4:	b138      	cbz	r0, 8009ec6 <_svfiprintf_r+0x142>
 8009eb6:	2340      	movs	r3, #64	; 0x40
 8009eb8:	1b40      	subs	r0, r0, r5
 8009eba:	fa03 f000 	lsl.w	r0, r3, r0
 8009ebe:	9b04      	ldr	r3, [sp, #16]
 8009ec0:	4303      	orrs	r3, r0
 8009ec2:	3701      	adds	r7, #1
 8009ec4:	9304      	str	r3, [sp, #16]
 8009ec6:	7839      	ldrb	r1, [r7, #0]
 8009ec8:	4827      	ldr	r0, [pc, #156]	; (8009f68 <_svfiprintf_r+0x1e4>)
 8009eca:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009ece:	2206      	movs	r2, #6
 8009ed0:	1c7e      	adds	r6, r7, #1
 8009ed2:	f7f6 f985 	bl	80001e0 <memchr>
 8009ed6:	2800      	cmp	r0, #0
 8009ed8:	d038      	beq.n	8009f4c <_svfiprintf_r+0x1c8>
 8009eda:	4b24      	ldr	r3, [pc, #144]	; (8009f6c <_svfiprintf_r+0x1e8>)
 8009edc:	bb13      	cbnz	r3, 8009f24 <_svfiprintf_r+0x1a0>
 8009ede:	9b03      	ldr	r3, [sp, #12]
 8009ee0:	3307      	adds	r3, #7
 8009ee2:	f023 0307 	bic.w	r3, r3, #7
 8009ee6:	3308      	adds	r3, #8
 8009ee8:	9303      	str	r3, [sp, #12]
 8009eea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009eec:	444b      	add	r3, r9
 8009eee:	9309      	str	r3, [sp, #36]	; 0x24
 8009ef0:	e76d      	b.n	8009dce <_svfiprintf_r+0x4a>
 8009ef2:	fb05 3202 	mla	r2, r5, r2, r3
 8009ef6:	2001      	movs	r0, #1
 8009ef8:	460f      	mov	r7, r1
 8009efa:	e7a6      	b.n	8009e4a <_svfiprintf_r+0xc6>
 8009efc:	2300      	movs	r3, #0
 8009efe:	3701      	adds	r7, #1
 8009f00:	9305      	str	r3, [sp, #20]
 8009f02:	4619      	mov	r1, r3
 8009f04:	250a      	movs	r5, #10
 8009f06:	4638      	mov	r0, r7
 8009f08:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009f0c:	3a30      	subs	r2, #48	; 0x30
 8009f0e:	2a09      	cmp	r2, #9
 8009f10:	d903      	bls.n	8009f1a <_svfiprintf_r+0x196>
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d0c8      	beq.n	8009ea8 <_svfiprintf_r+0x124>
 8009f16:	9105      	str	r1, [sp, #20]
 8009f18:	e7c6      	b.n	8009ea8 <_svfiprintf_r+0x124>
 8009f1a:	fb05 2101 	mla	r1, r5, r1, r2
 8009f1e:	2301      	movs	r3, #1
 8009f20:	4607      	mov	r7, r0
 8009f22:	e7f0      	b.n	8009f06 <_svfiprintf_r+0x182>
 8009f24:	ab03      	add	r3, sp, #12
 8009f26:	9300      	str	r3, [sp, #0]
 8009f28:	4622      	mov	r2, r4
 8009f2a:	4b11      	ldr	r3, [pc, #68]	; (8009f70 <_svfiprintf_r+0x1ec>)
 8009f2c:	a904      	add	r1, sp, #16
 8009f2e:	4640      	mov	r0, r8
 8009f30:	f7fd fdd4 	bl	8007adc <_printf_float>
 8009f34:	f1b0 3fff 	cmp.w	r0, #4294967295
 8009f38:	4681      	mov	r9, r0
 8009f3a:	d1d6      	bne.n	8009eea <_svfiprintf_r+0x166>
 8009f3c:	89a3      	ldrh	r3, [r4, #12]
 8009f3e:	065b      	lsls	r3, r3, #25
 8009f40:	f53f af35 	bmi.w	8009dae <_svfiprintf_r+0x2a>
 8009f44:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009f46:	b01d      	add	sp, #116	; 0x74
 8009f48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f4c:	ab03      	add	r3, sp, #12
 8009f4e:	9300      	str	r3, [sp, #0]
 8009f50:	4622      	mov	r2, r4
 8009f52:	4b07      	ldr	r3, [pc, #28]	; (8009f70 <_svfiprintf_r+0x1ec>)
 8009f54:	a904      	add	r1, sp, #16
 8009f56:	4640      	mov	r0, r8
 8009f58:	f7fe f876 	bl	8008048 <_printf_i>
 8009f5c:	e7ea      	b.n	8009f34 <_svfiprintf_r+0x1b0>
 8009f5e:	bf00      	nop
 8009f60:	0800a6a4 	.word	0x0800a6a4
 8009f64:	0800a6aa 	.word	0x0800a6aa
 8009f68:	0800a6ae 	.word	0x0800a6ae
 8009f6c:	08007add 	.word	0x08007add
 8009f70:	08009cd1 	.word	0x08009cd1

08009f74 <__sfputc_r>:
 8009f74:	6893      	ldr	r3, [r2, #8]
 8009f76:	3b01      	subs	r3, #1
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	b410      	push	{r4}
 8009f7c:	6093      	str	r3, [r2, #8]
 8009f7e:	da08      	bge.n	8009f92 <__sfputc_r+0x1e>
 8009f80:	6994      	ldr	r4, [r2, #24]
 8009f82:	42a3      	cmp	r3, r4
 8009f84:	db01      	blt.n	8009f8a <__sfputc_r+0x16>
 8009f86:	290a      	cmp	r1, #10
 8009f88:	d103      	bne.n	8009f92 <__sfputc_r+0x1e>
 8009f8a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009f8e:	f7fe ba09 	b.w	80083a4 <__swbuf_r>
 8009f92:	6813      	ldr	r3, [r2, #0]
 8009f94:	1c58      	adds	r0, r3, #1
 8009f96:	6010      	str	r0, [r2, #0]
 8009f98:	7019      	strb	r1, [r3, #0]
 8009f9a:	4608      	mov	r0, r1
 8009f9c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009fa0:	4770      	bx	lr

08009fa2 <__sfputs_r>:
 8009fa2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fa4:	4606      	mov	r6, r0
 8009fa6:	460f      	mov	r7, r1
 8009fa8:	4614      	mov	r4, r2
 8009faa:	18d5      	adds	r5, r2, r3
 8009fac:	42ac      	cmp	r4, r5
 8009fae:	d101      	bne.n	8009fb4 <__sfputs_r+0x12>
 8009fb0:	2000      	movs	r0, #0
 8009fb2:	e007      	b.n	8009fc4 <__sfputs_r+0x22>
 8009fb4:	463a      	mov	r2, r7
 8009fb6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009fba:	4630      	mov	r0, r6
 8009fbc:	f7ff ffda 	bl	8009f74 <__sfputc_r>
 8009fc0:	1c43      	adds	r3, r0, #1
 8009fc2:	d1f3      	bne.n	8009fac <__sfputs_r+0xa>
 8009fc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009fc8 <_vfiprintf_r>:
 8009fc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fcc:	460c      	mov	r4, r1
 8009fce:	b09d      	sub	sp, #116	; 0x74
 8009fd0:	4617      	mov	r7, r2
 8009fd2:	461d      	mov	r5, r3
 8009fd4:	4606      	mov	r6, r0
 8009fd6:	b118      	cbz	r0, 8009fe0 <_vfiprintf_r+0x18>
 8009fd8:	6983      	ldr	r3, [r0, #24]
 8009fda:	b90b      	cbnz	r3, 8009fe0 <_vfiprintf_r+0x18>
 8009fdc:	f7ff f9d8 	bl	8009390 <__sinit>
 8009fe0:	4b7c      	ldr	r3, [pc, #496]	; (800a1d4 <_vfiprintf_r+0x20c>)
 8009fe2:	429c      	cmp	r4, r3
 8009fe4:	d158      	bne.n	800a098 <_vfiprintf_r+0xd0>
 8009fe6:	6874      	ldr	r4, [r6, #4]
 8009fe8:	89a3      	ldrh	r3, [r4, #12]
 8009fea:	0718      	lsls	r0, r3, #28
 8009fec:	d55e      	bpl.n	800a0ac <_vfiprintf_r+0xe4>
 8009fee:	6923      	ldr	r3, [r4, #16]
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	d05b      	beq.n	800a0ac <_vfiprintf_r+0xe4>
 8009ff4:	2300      	movs	r3, #0
 8009ff6:	9309      	str	r3, [sp, #36]	; 0x24
 8009ff8:	2320      	movs	r3, #32
 8009ffa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009ffe:	2330      	movs	r3, #48	; 0x30
 800a000:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a004:	9503      	str	r5, [sp, #12]
 800a006:	f04f 0b01 	mov.w	fp, #1
 800a00a:	46b8      	mov	r8, r7
 800a00c:	4645      	mov	r5, r8
 800a00e:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a012:	b10b      	cbz	r3, 800a018 <_vfiprintf_r+0x50>
 800a014:	2b25      	cmp	r3, #37	; 0x25
 800a016:	d154      	bne.n	800a0c2 <_vfiprintf_r+0xfa>
 800a018:	ebb8 0a07 	subs.w	sl, r8, r7
 800a01c:	d00b      	beq.n	800a036 <_vfiprintf_r+0x6e>
 800a01e:	4653      	mov	r3, sl
 800a020:	463a      	mov	r2, r7
 800a022:	4621      	mov	r1, r4
 800a024:	4630      	mov	r0, r6
 800a026:	f7ff ffbc 	bl	8009fa2 <__sfputs_r>
 800a02a:	3001      	adds	r0, #1
 800a02c:	f000 80c2 	beq.w	800a1b4 <_vfiprintf_r+0x1ec>
 800a030:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a032:	4453      	add	r3, sl
 800a034:	9309      	str	r3, [sp, #36]	; 0x24
 800a036:	f898 3000 	ldrb.w	r3, [r8]
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	f000 80ba 	beq.w	800a1b4 <_vfiprintf_r+0x1ec>
 800a040:	2300      	movs	r3, #0
 800a042:	f04f 32ff 	mov.w	r2, #4294967295
 800a046:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a04a:	9304      	str	r3, [sp, #16]
 800a04c:	9307      	str	r3, [sp, #28]
 800a04e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a052:	931a      	str	r3, [sp, #104]	; 0x68
 800a054:	46a8      	mov	r8, r5
 800a056:	2205      	movs	r2, #5
 800a058:	f818 1b01 	ldrb.w	r1, [r8], #1
 800a05c:	485e      	ldr	r0, [pc, #376]	; (800a1d8 <_vfiprintf_r+0x210>)
 800a05e:	f7f6 f8bf 	bl	80001e0 <memchr>
 800a062:	9b04      	ldr	r3, [sp, #16]
 800a064:	bb78      	cbnz	r0, 800a0c6 <_vfiprintf_r+0xfe>
 800a066:	06d9      	lsls	r1, r3, #27
 800a068:	bf44      	itt	mi
 800a06a:	2220      	movmi	r2, #32
 800a06c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a070:	071a      	lsls	r2, r3, #28
 800a072:	bf44      	itt	mi
 800a074:	222b      	movmi	r2, #43	; 0x2b
 800a076:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a07a:	782a      	ldrb	r2, [r5, #0]
 800a07c:	2a2a      	cmp	r2, #42	; 0x2a
 800a07e:	d02a      	beq.n	800a0d6 <_vfiprintf_r+0x10e>
 800a080:	9a07      	ldr	r2, [sp, #28]
 800a082:	46a8      	mov	r8, r5
 800a084:	2000      	movs	r0, #0
 800a086:	250a      	movs	r5, #10
 800a088:	4641      	mov	r1, r8
 800a08a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a08e:	3b30      	subs	r3, #48	; 0x30
 800a090:	2b09      	cmp	r3, #9
 800a092:	d969      	bls.n	800a168 <_vfiprintf_r+0x1a0>
 800a094:	b360      	cbz	r0, 800a0f0 <_vfiprintf_r+0x128>
 800a096:	e024      	b.n	800a0e2 <_vfiprintf_r+0x11a>
 800a098:	4b50      	ldr	r3, [pc, #320]	; (800a1dc <_vfiprintf_r+0x214>)
 800a09a:	429c      	cmp	r4, r3
 800a09c:	d101      	bne.n	800a0a2 <_vfiprintf_r+0xda>
 800a09e:	68b4      	ldr	r4, [r6, #8]
 800a0a0:	e7a2      	b.n	8009fe8 <_vfiprintf_r+0x20>
 800a0a2:	4b4f      	ldr	r3, [pc, #316]	; (800a1e0 <_vfiprintf_r+0x218>)
 800a0a4:	429c      	cmp	r4, r3
 800a0a6:	bf08      	it	eq
 800a0a8:	68f4      	ldreq	r4, [r6, #12]
 800a0aa:	e79d      	b.n	8009fe8 <_vfiprintf_r+0x20>
 800a0ac:	4621      	mov	r1, r4
 800a0ae:	4630      	mov	r0, r6
 800a0b0:	f7fe f9ca 	bl	8008448 <__swsetup_r>
 800a0b4:	2800      	cmp	r0, #0
 800a0b6:	d09d      	beq.n	8009ff4 <_vfiprintf_r+0x2c>
 800a0b8:	f04f 30ff 	mov.w	r0, #4294967295
 800a0bc:	b01d      	add	sp, #116	; 0x74
 800a0be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0c2:	46a8      	mov	r8, r5
 800a0c4:	e7a2      	b.n	800a00c <_vfiprintf_r+0x44>
 800a0c6:	4a44      	ldr	r2, [pc, #272]	; (800a1d8 <_vfiprintf_r+0x210>)
 800a0c8:	1a80      	subs	r0, r0, r2
 800a0ca:	fa0b f000 	lsl.w	r0, fp, r0
 800a0ce:	4318      	orrs	r0, r3
 800a0d0:	9004      	str	r0, [sp, #16]
 800a0d2:	4645      	mov	r5, r8
 800a0d4:	e7be      	b.n	800a054 <_vfiprintf_r+0x8c>
 800a0d6:	9a03      	ldr	r2, [sp, #12]
 800a0d8:	1d11      	adds	r1, r2, #4
 800a0da:	6812      	ldr	r2, [r2, #0]
 800a0dc:	9103      	str	r1, [sp, #12]
 800a0de:	2a00      	cmp	r2, #0
 800a0e0:	db01      	blt.n	800a0e6 <_vfiprintf_r+0x11e>
 800a0e2:	9207      	str	r2, [sp, #28]
 800a0e4:	e004      	b.n	800a0f0 <_vfiprintf_r+0x128>
 800a0e6:	4252      	negs	r2, r2
 800a0e8:	f043 0302 	orr.w	r3, r3, #2
 800a0ec:	9207      	str	r2, [sp, #28]
 800a0ee:	9304      	str	r3, [sp, #16]
 800a0f0:	f898 3000 	ldrb.w	r3, [r8]
 800a0f4:	2b2e      	cmp	r3, #46	; 0x2e
 800a0f6:	d10e      	bne.n	800a116 <_vfiprintf_r+0x14e>
 800a0f8:	f898 3001 	ldrb.w	r3, [r8, #1]
 800a0fc:	2b2a      	cmp	r3, #42	; 0x2a
 800a0fe:	d138      	bne.n	800a172 <_vfiprintf_r+0x1aa>
 800a100:	9b03      	ldr	r3, [sp, #12]
 800a102:	1d1a      	adds	r2, r3, #4
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	9203      	str	r2, [sp, #12]
 800a108:	2b00      	cmp	r3, #0
 800a10a:	bfb8      	it	lt
 800a10c:	f04f 33ff 	movlt.w	r3, #4294967295
 800a110:	f108 0802 	add.w	r8, r8, #2
 800a114:	9305      	str	r3, [sp, #20]
 800a116:	4d33      	ldr	r5, [pc, #204]	; (800a1e4 <_vfiprintf_r+0x21c>)
 800a118:	f898 1000 	ldrb.w	r1, [r8]
 800a11c:	2203      	movs	r2, #3
 800a11e:	4628      	mov	r0, r5
 800a120:	f7f6 f85e 	bl	80001e0 <memchr>
 800a124:	b140      	cbz	r0, 800a138 <_vfiprintf_r+0x170>
 800a126:	2340      	movs	r3, #64	; 0x40
 800a128:	1b40      	subs	r0, r0, r5
 800a12a:	fa03 f000 	lsl.w	r0, r3, r0
 800a12e:	9b04      	ldr	r3, [sp, #16]
 800a130:	4303      	orrs	r3, r0
 800a132:	f108 0801 	add.w	r8, r8, #1
 800a136:	9304      	str	r3, [sp, #16]
 800a138:	f898 1000 	ldrb.w	r1, [r8]
 800a13c:	482a      	ldr	r0, [pc, #168]	; (800a1e8 <_vfiprintf_r+0x220>)
 800a13e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a142:	2206      	movs	r2, #6
 800a144:	f108 0701 	add.w	r7, r8, #1
 800a148:	f7f6 f84a 	bl	80001e0 <memchr>
 800a14c:	2800      	cmp	r0, #0
 800a14e:	d037      	beq.n	800a1c0 <_vfiprintf_r+0x1f8>
 800a150:	4b26      	ldr	r3, [pc, #152]	; (800a1ec <_vfiprintf_r+0x224>)
 800a152:	bb1b      	cbnz	r3, 800a19c <_vfiprintf_r+0x1d4>
 800a154:	9b03      	ldr	r3, [sp, #12]
 800a156:	3307      	adds	r3, #7
 800a158:	f023 0307 	bic.w	r3, r3, #7
 800a15c:	3308      	adds	r3, #8
 800a15e:	9303      	str	r3, [sp, #12]
 800a160:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a162:	444b      	add	r3, r9
 800a164:	9309      	str	r3, [sp, #36]	; 0x24
 800a166:	e750      	b.n	800a00a <_vfiprintf_r+0x42>
 800a168:	fb05 3202 	mla	r2, r5, r2, r3
 800a16c:	2001      	movs	r0, #1
 800a16e:	4688      	mov	r8, r1
 800a170:	e78a      	b.n	800a088 <_vfiprintf_r+0xc0>
 800a172:	2300      	movs	r3, #0
 800a174:	f108 0801 	add.w	r8, r8, #1
 800a178:	9305      	str	r3, [sp, #20]
 800a17a:	4619      	mov	r1, r3
 800a17c:	250a      	movs	r5, #10
 800a17e:	4640      	mov	r0, r8
 800a180:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a184:	3a30      	subs	r2, #48	; 0x30
 800a186:	2a09      	cmp	r2, #9
 800a188:	d903      	bls.n	800a192 <_vfiprintf_r+0x1ca>
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	d0c3      	beq.n	800a116 <_vfiprintf_r+0x14e>
 800a18e:	9105      	str	r1, [sp, #20]
 800a190:	e7c1      	b.n	800a116 <_vfiprintf_r+0x14e>
 800a192:	fb05 2101 	mla	r1, r5, r1, r2
 800a196:	2301      	movs	r3, #1
 800a198:	4680      	mov	r8, r0
 800a19a:	e7f0      	b.n	800a17e <_vfiprintf_r+0x1b6>
 800a19c:	ab03      	add	r3, sp, #12
 800a19e:	9300      	str	r3, [sp, #0]
 800a1a0:	4622      	mov	r2, r4
 800a1a2:	4b13      	ldr	r3, [pc, #76]	; (800a1f0 <_vfiprintf_r+0x228>)
 800a1a4:	a904      	add	r1, sp, #16
 800a1a6:	4630      	mov	r0, r6
 800a1a8:	f7fd fc98 	bl	8007adc <_printf_float>
 800a1ac:	f1b0 3fff 	cmp.w	r0, #4294967295
 800a1b0:	4681      	mov	r9, r0
 800a1b2:	d1d5      	bne.n	800a160 <_vfiprintf_r+0x198>
 800a1b4:	89a3      	ldrh	r3, [r4, #12]
 800a1b6:	065b      	lsls	r3, r3, #25
 800a1b8:	f53f af7e 	bmi.w	800a0b8 <_vfiprintf_r+0xf0>
 800a1bc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a1be:	e77d      	b.n	800a0bc <_vfiprintf_r+0xf4>
 800a1c0:	ab03      	add	r3, sp, #12
 800a1c2:	9300      	str	r3, [sp, #0]
 800a1c4:	4622      	mov	r2, r4
 800a1c6:	4b0a      	ldr	r3, [pc, #40]	; (800a1f0 <_vfiprintf_r+0x228>)
 800a1c8:	a904      	add	r1, sp, #16
 800a1ca:	4630      	mov	r0, r6
 800a1cc:	f7fd ff3c 	bl	8008048 <_printf_i>
 800a1d0:	e7ec      	b.n	800a1ac <_vfiprintf_r+0x1e4>
 800a1d2:	bf00      	nop
 800a1d4:	0800a564 	.word	0x0800a564
 800a1d8:	0800a6a4 	.word	0x0800a6a4
 800a1dc:	0800a584 	.word	0x0800a584
 800a1e0:	0800a544 	.word	0x0800a544
 800a1e4:	0800a6aa 	.word	0x0800a6aa
 800a1e8:	0800a6ae 	.word	0x0800a6ae
 800a1ec:	08007add 	.word	0x08007add
 800a1f0:	08009fa3 	.word	0x08009fa3

0800a1f4 <_sbrk_r>:
 800a1f4:	b538      	push	{r3, r4, r5, lr}
 800a1f6:	4c06      	ldr	r4, [pc, #24]	; (800a210 <_sbrk_r+0x1c>)
 800a1f8:	2300      	movs	r3, #0
 800a1fa:	4605      	mov	r5, r0
 800a1fc:	4608      	mov	r0, r1
 800a1fe:	6023      	str	r3, [r4, #0]
 800a200:	f7f8 f86c 	bl	80022dc <_sbrk>
 800a204:	1c43      	adds	r3, r0, #1
 800a206:	d102      	bne.n	800a20e <_sbrk_r+0x1a>
 800a208:	6823      	ldr	r3, [r4, #0]
 800a20a:	b103      	cbz	r3, 800a20e <_sbrk_r+0x1a>
 800a20c:	602b      	str	r3, [r5, #0]
 800a20e:	bd38      	pop	{r3, r4, r5, pc}
 800a210:	20000f80 	.word	0x20000f80

0800a214 <__sread>:
 800a214:	b510      	push	{r4, lr}
 800a216:	460c      	mov	r4, r1
 800a218:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a21c:	f000 f8e8 	bl	800a3f0 <_read_r>
 800a220:	2800      	cmp	r0, #0
 800a222:	bfab      	itete	ge
 800a224:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a226:	89a3      	ldrhlt	r3, [r4, #12]
 800a228:	181b      	addge	r3, r3, r0
 800a22a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a22e:	bfac      	ite	ge
 800a230:	6563      	strge	r3, [r4, #84]	; 0x54
 800a232:	81a3      	strhlt	r3, [r4, #12]
 800a234:	bd10      	pop	{r4, pc}

0800a236 <__swrite>:
 800a236:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a23a:	461f      	mov	r7, r3
 800a23c:	898b      	ldrh	r3, [r1, #12]
 800a23e:	05db      	lsls	r3, r3, #23
 800a240:	4605      	mov	r5, r0
 800a242:	460c      	mov	r4, r1
 800a244:	4616      	mov	r6, r2
 800a246:	d505      	bpl.n	800a254 <__swrite+0x1e>
 800a248:	2302      	movs	r3, #2
 800a24a:	2200      	movs	r2, #0
 800a24c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a250:	f000 f868 	bl	800a324 <_lseek_r>
 800a254:	89a3      	ldrh	r3, [r4, #12]
 800a256:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a25a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a25e:	81a3      	strh	r3, [r4, #12]
 800a260:	4632      	mov	r2, r6
 800a262:	463b      	mov	r3, r7
 800a264:	4628      	mov	r0, r5
 800a266:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a26a:	f000 b817 	b.w	800a29c <_write_r>

0800a26e <__sseek>:
 800a26e:	b510      	push	{r4, lr}
 800a270:	460c      	mov	r4, r1
 800a272:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a276:	f000 f855 	bl	800a324 <_lseek_r>
 800a27a:	1c43      	adds	r3, r0, #1
 800a27c:	89a3      	ldrh	r3, [r4, #12]
 800a27e:	bf15      	itete	ne
 800a280:	6560      	strne	r0, [r4, #84]	; 0x54
 800a282:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a286:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a28a:	81a3      	strheq	r3, [r4, #12]
 800a28c:	bf18      	it	ne
 800a28e:	81a3      	strhne	r3, [r4, #12]
 800a290:	bd10      	pop	{r4, pc}

0800a292 <__sclose>:
 800a292:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a296:	f000 b813 	b.w	800a2c0 <_close_r>
	...

0800a29c <_write_r>:
 800a29c:	b538      	push	{r3, r4, r5, lr}
 800a29e:	4c07      	ldr	r4, [pc, #28]	; (800a2bc <_write_r+0x20>)
 800a2a0:	4605      	mov	r5, r0
 800a2a2:	4608      	mov	r0, r1
 800a2a4:	4611      	mov	r1, r2
 800a2a6:	2200      	movs	r2, #0
 800a2a8:	6022      	str	r2, [r4, #0]
 800a2aa:	461a      	mov	r2, r3
 800a2ac:	f7f7 fd6f 	bl	8001d8e <_write>
 800a2b0:	1c43      	adds	r3, r0, #1
 800a2b2:	d102      	bne.n	800a2ba <_write_r+0x1e>
 800a2b4:	6823      	ldr	r3, [r4, #0]
 800a2b6:	b103      	cbz	r3, 800a2ba <_write_r+0x1e>
 800a2b8:	602b      	str	r3, [r5, #0]
 800a2ba:	bd38      	pop	{r3, r4, r5, pc}
 800a2bc:	20000f80 	.word	0x20000f80

0800a2c0 <_close_r>:
 800a2c0:	b538      	push	{r3, r4, r5, lr}
 800a2c2:	4c06      	ldr	r4, [pc, #24]	; (800a2dc <_close_r+0x1c>)
 800a2c4:	2300      	movs	r3, #0
 800a2c6:	4605      	mov	r5, r0
 800a2c8:	4608      	mov	r0, r1
 800a2ca:	6023      	str	r3, [r4, #0]
 800a2cc:	f7f7 ffd1 	bl	8002272 <_close>
 800a2d0:	1c43      	adds	r3, r0, #1
 800a2d2:	d102      	bne.n	800a2da <_close_r+0x1a>
 800a2d4:	6823      	ldr	r3, [r4, #0]
 800a2d6:	b103      	cbz	r3, 800a2da <_close_r+0x1a>
 800a2d8:	602b      	str	r3, [r5, #0]
 800a2da:	bd38      	pop	{r3, r4, r5, pc}
 800a2dc:	20000f80 	.word	0x20000f80

0800a2e0 <_fstat_r>:
 800a2e0:	b538      	push	{r3, r4, r5, lr}
 800a2e2:	4c07      	ldr	r4, [pc, #28]	; (800a300 <_fstat_r+0x20>)
 800a2e4:	2300      	movs	r3, #0
 800a2e6:	4605      	mov	r5, r0
 800a2e8:	4608      	mov	r0, r1
 800a2ea:	4611      	mov	r1, r2
 800a2ec:	6023      	str	r3, [r4, #0]
 800a2ee:	f7f7 ffcc 	bl	800228a <_fstat>
 800a2f2:	1c43      	adds	r3, r0, #1
 800a2f4:	d102      	bne.n	800a2fc <_fstat_r+0x1c>
 800a2f6:	6823      	ldr	r3, [r4, #0]
 800a2f8:	b103      	cbz	r3, 800a2fc <_fstat_r+0x1c>
 800a2fa:	602b      	str	r3, [r5, #0]
 800a2fc:	bd38      	pop	{r3, r4, r5, pc}
 800a2fe:	bf00      	nop
 800a300:	20000f80 	.word	0x20000f80

0800a304 <_isatty_r>:
 800a304:	b538      	push	{r3, r4, r5, lr}
 800a306:	4c06      	ldr	r4, [pc, #24]	; (800a320 <_isatty_r+0x1c>)
 800a308:	2300      	movs	r3, #0
 800a30a:	4605      	mov	r5, r0
 800a30c:	4608      	mov	r0, r1
 800a30e:	6023      	str	r3, [r4, #0]
 800a310:	f7f7 ffcb 	bl	80022aa <_isatty>
 800a314:	1c43      	adds	r3, r0, #1
 800a316:	d102      	bne.n	800a31e <_isatty_r+0x1a>
 800a318:	6823      	ldr	r3, [r4, #0]
 800a31a:	b103      	cbz	r3, 800a31e <_isatty_r+0x1a>
 800a31c:	602b      	str	r3, [r5, #0]
 800a31e:	bd38      	pop	{r3, r4, r5, pc}
 800a320:	20000f80 	.word	0x20000f80

0800a324 <_lseek_r>:
 800a324:	b538      	push	{r3, r4, r5, lr}
 800a326:	4c07      	ldr	r4, [pc, #28]	; (800a344 <_lseek_r+0x20>)
 800a328:	4605      	mov	r5, r0
 800a32a:	4608      	mov	r0, r1
 800a32c:	4611      	mov	r1, r2
 800a32e:	2200      	movs	r2, #0
 800a330:	6022      	str	r2, [r4, #0]
 800a332:	461a      	mov	r2, r3
 800a334:	f7f7 ffc4 	bl	80022c0 <_lseek>
 800a338:	1c43      	adds	r3, r0, #1
 800a33a:	d102      	bne.n	800a342 <_lseek_r+0x1e>
 800a33c:	6823      	ldr	r3, [r4, #0]
 800a33e:	b103      	cbz	r3, 800a342 <_lseek_r+0x1e>
 800a340:	602b      	str	r3, [r5, #0]
 800a342:	bd38      	pop	{r3, r4, r5, pc}
 800a344:	20000f80 	.word	0x20000f80

0800a348 <__ascii_mbtowc>:
 800a348:	b082      	sub	sp, #8
 800a34a:	b901      	cbnz	r1, 800a34e <__ascii_mbtowc+0x6>
 800a34c:	a901      	add	r1, sp, #4
 800a34e:	b142      	cbz	r2, 800a362 <__ascii_mbtowc+0x1a>
 800a350:	b14b      	cbz	r3, 800a366 <__ascii_mbtowc+0x1e>
 800a352:	7813      	ldrb	r3, [r2, #0]
 800a354:	600b      	str	r3, [r1, #0]
 800a356:	7812      	ldrb	r2, [r2, #0]
 800a358:	1c10      	adds	r0, r2, #0
 800a35a:	bf18      	it	ne
 800a35c:	2001      	movne	r0, #1
 800a35e:	b002      	add	sp, #8
 800a360:	4770      	bx	lr
 800a362:	4610      	mov	r0, r2
 800a364:	e7fb      	b.n	800a35e <__ascii_mbtowc+0x16>
 800a366:	f06f 0001 	mvn.w	r0, #1
 800a36a:	e7f8      	b.n	800a35e <__ascii_mbtowc+0x16>

0800a36c <memmove>:
 800a36c:	4288      	cmp	r0, r1
 800a36e:	b510      	push	{r4, lr}
 800a370:	eb01 0302 	add.w	r3, r1, r2
 800a374:	d807      	bhi.n	800a386 <memmove+0x1a>
 800a376:	1e42      	subs	r2, r0, #1
 800a378:	4299      	cmp	r1, r3
 800a37a:	d00a      	beq.n	800a392 <memmove+0x26>
 800a37c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a380:	f802 4f01 	strb.w	r4, [r2, #1]!
 800a384:	e7f8      	b.n	800a378 <memmove+0xc>
 800a386:	4283      	cmp	r3, r0
 800a388:	d9f5      	bls.n	800a376 <memmove+0xa>
 800a38a:	1881      	adds	r1, r0, r2
 800a38c:	1ad2      	subs	r2, r2, r3
 800a38e:	42d3      	cmn	r3, r2
 800a390:	d100      	bne.n	800a394 <memmove+0x28>
 800a392:	bd10      	pop	{r4, pc}
 800a394:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a398:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800a39c:	e7f7      	b.n	800a38e <memmove+0x22>

0800a39e <__malloc_lock>:
 800a39e:	4770      	bx	lr

0800a3a0 <__malloc_unlock>:
 800a3a0:	4770      	bx	lr

0800a3a2 <_realloc_r>:
 800a3a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a3a4:	4607      	mov	r7, r0
 800a3a6:	4614      	mov	r4, r2
 800a3a8:	460e      	mov	r6, r1
 800a3aa:	b921      	cbnz	r1, 800a3b6 <_realloc_r+0x14>
 800a3ac:	4611      	mov	r1, r2
 800a3ae:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a3b2:	f7ff bc33 	b.w	8009c1c <_malloc_r>
 800a3b6:	b922      	cbnz	r2, 800a3c2 <_realloc_r+0x20>
 800a3b8:	f7ff fbe2 	bl	8009b80 <_free_r>
 800a3bc:	4625      	mov	r5, r4
 800a3be:	4628      	mov	r0, r5
 800a3c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a3c2:	f000 f834 	bl	800a42e <_malloc_usable_size_r>
 800a3c6:	42a0      	cmp	r0, r4
 800a3c8:	d20f      	bcs.n	800a3ea <_realloc_r+0x48>
 800a3ca:	4621      	mov	r1, r4
 800a3cc:	4638      	mov	r0, r7
 800a3ce:	f7ff fc25 	bl	8009c1c <_malloc_r>
 800a3d2:	4605      	mov	r5, r0
 800a3d4:	2800      	cmp	r0, #0
 800a3d6:	d0f2      	beq.n	800a3be <_realloc_r+0x1c>
 800a3d8:	4631      	mov	r1, r6
 800a3da:	4622      	mov	r2, r4
 800a3dc:	f7ff f8dc 	bl	8009598 <memcpy>
 800a3e0:	4631      	mov	r1, r6
 800a3e2:	4638      	mov	r0, r7
 800a3e4:	f7ff fbcc 	bl	8009b80 <_free_r>
 800a3e8:	e7e9      	b.n	800a3be <_realloc_r+0x1c>
 800a3ea:	4635      	mov	r5, r6
 800a3ec:	e7e7      	b.n	800a3be <_realloc_r+0x1c>
	...

0800a3f0 <_read_r>:
 800a3f0:	b538      	push	{r3, r4, r5, lr}
 800a3f2:	4c07      	ldr	r4, [pc, #28]	; (800a410 <_read_r+0x20>)
 800a3f4:	4605      	mov	r5, r0
 800a3f6:	4608      	mov	r0, r1
 800a3f8:	4611      	mov	r1, r2
 800a3fa:	2200      	movs	r2, #0
 800a3fc:	6022      	str	r2, [r4, #0]
 800a3fe:	461a      	mov	r2, r3
 800a400:	f7f7 ff1a 	bl	8002238 <_read>
 800a404:	1c43      	adds	r3, r0, #1
 800a406:	d102      	bne.n	800a40e <_read_r+0x1e>
 800a408:	6823      	ldr	r3, [r4, #0]
 800a40a:	b103      	cbz	r3, 800a40e <_read_r+0x1e>
 800a40c:	602b      	str	r3, [r5, #0]
 800a40e:	bd38      	pop	{r3, r4, r5, pc}
 800a410:	20000f80 	.word	0x20000f80

0800a414 <__ascii_wctomb>:
 800a414:	b149      	cbz	r1, 800a42a <__ascii_wctomb+0x16>
 800a416:	2aff      	cmp	r2, #255	; 0xff
 800a418:	bf85      	ittet	hi
 800a41a:	238a      	movhi	r3, #138	; 0x8a
 800a41c:	6003      	strhi	r3, [r0, #0]
 800a41e:	700a      	strbls	r2, [r1, #0]
 800a420:	f04f 30ff 	movhi.w	r0, #4294967295
 800a424:	bf98      	it	ls
 800a426:	2001      	movls	r0, #1
 800a428:	4770      	bx	lr
 800a42a:	4608      	mov	r0, r1
 800a42c:	4770      	bx	lr

0800a42e <_malloc_usable_size_r>:
 800a42e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a432:	1f18      	subs	r0, r3, #4
 800a434:	2b00      	cmp	r3, #0
 800a436:	bfbc      	itt	lt
 800a438:	580b      	ldrlt	r3, [r1, r0]
 800a43a:	18c0      	addlt	r0, r0, r3
 800a43c:	4770      	bx	lr
	...

0800a440 <_init>:
 800a440:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a442:	bf00      	nop
 800a444:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a446:	bc08      	pop	{r3}
 800a448:	469e      	mov	lr, r3
 800a44a:	4770      	bx	lr

0800a44c <_fini>:
 800a44c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a44e:	bf00      	nop
 800a450:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a452:	bc08      	pop	{r3}
 800a454:	469e      	mov	lr, r3
 800a456:	4770      	bx	lr
