(define/component main
  ((port valid 1) (port clk 1))
  ((port ready 1))
  ([new-std const0 (std_const 16 0)]
   [new-std const1 (std_const 16 1)]
   [new-std const2 (std_const 16 2)]
   [new-std const3 (std_const 16 1)]
   [new-std const4 (std_const 16 2)]
   [new-std const5 (std_const 16 4)]
   [new-std gt0 (std_gt 16)]
   [new-std x0 (std_reg 16 0)]
   [-> (@ const0 out) (@ x0 in)]
   [-> (@ const1 out) (@ x0 in)]
   [-> (@ const2 out) (@ x0 in)]
   [-> (@ const3 out) (@ gt0 right)]
   [-> (@ const4 out) (@ x0 in)]
   [-> (@ const5 out) (@ x0 in)]
   [-> (@ x0 out) (@ gt0 left)]
   [-> (@ this clk) (@ x0 clk)])
  (seq
   (enable x0 const0)
   (enable x0 const1)
   (enable x0 const2)
   (if (@ gt0 out) (gt0 x0 const3)
    (enable x0 const4)
    (enable x0 const5))))
