
reading lef ...

units:       1000
#layers:     13
#macros:     437
#vias:       25
#viarulegen: 25

reading def ...
defIn read 10000 components
defIn read 20000 components

design:      user_project_wrapper
die area:    ( 0 0 ) ( 600000 600000 )
trackPts:    12
defvias:     4
#components: 28034
#terminals:  614
#snets:      2
#nets:       1049

reading guide ...

#guides:     5846
Warning: met2 does not have viaDef align with layer direction, generating new viaDef via2_FR...
Warning: met4 does not have viaDef align with layer direction, generating new viaDef via4_FR...
done initConstraintLayerIdx
List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: via2_FR
  Layer via3
    default via: M3M4_PR_M
  Layer via4
    default via: via4_FR
Writing reference output def...

libcell analysis ...

instance analysis ...
  complete 10000 instances
  complete 20000 instances
#unique instances = 60

init region query ...
  complete 10000 insts
  complete 20000 insts
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

FR_MASTERSLICE shape region query size = 0
FR_VIA shape region query size = 0
li1 shape region query size = 175117
mcon shape region query size = 543416
met1 shape region query size = 58776
via shape region query size = 3408
met2 shape region query size = 2311
via2 shape region query size = 3408
met3 shape region query size = 1709
via3 shape region query size = 3408
met4 shape region query size = 892
via4 shape region query size = 32
met5 shape region query size = 42


start pin access
  complete 100 pins
  complete 143 pins
  complete 54 unique inst patterns
  complete 703 groups
Expt1 runtime (pin-level access point gen): 1.84779
Expt2 runtime (design-level access pattern gen): 0.216008
#scanned instances     = 28034
#unique  instances     = 60
#stdCellGenAp          = 1025
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 698
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1955
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0

complete pin access
cpu time = 00:00:00, elapsed time = 00:00:02, memory = 60.74 (MB), peak = 72.49 (MB)

post process guides ...
GCELLGRID X -1 DO 86 STEP 6900 ;
GCELLGRID Y -1 DO 86 STEP 6900 ;
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

building cmap ... 

init guide query ...
  complete FR_MASTERSLICE (guide)
  complete FR_VIA (guide)
  complete li1 (guide)
  complete mcon (guide)
  complete met1 (guide)
  complete via (guide)
  complete met2 (guide)
  complete via2 (guide)
  complete met3 (guide)
  complete via3 (guide)
  complete met4 (guide)
  complete via4 (guide)
  complete met5 (guide)

FR_MASTERSLICE guide region query size = 0
FR_VIA guide region query size = 0
li1 guide region query size = 1891
mcon guide region query size = 0
met1 guide region query size = 1943
via guide region query size = 0
met2 guide region query size = 1290
via2 guide region query size = 0
met3 guide region query size = 57
via3 guide region query size = 0
met4 guide region query size = 3
via4 guide region query size = 0
met5 guide region query size = 0

init gr pin query ...


start track assignment
Done with 3184 vertical wires in 2 frboxes and 2000 horizontal wires in 2 frboxes.
Done with 494 vertical wires in 2 frboxes and 1014 horizontal wires in 2 frboxes.

complete track assignment
cpu time = 00:00:02, elapsed time = 00:00:04, memory = 61.68 (MB), peak = 162.36 (MB)

post processing ...

start routing data preparation
initVia2ViaMinLen_minSpc li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minSpc met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minSpc met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minSpc met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minSpc met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minSpc met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minimumcut li1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minimumcut met1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minimumcut met2 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minimumcut met3 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minimumcut met4 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut met5 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLenNew_minSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_minimumcut li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minimumcut met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minimumcut met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minimumcut met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minimumcut met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minimumcut met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_cutSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_cutSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_cutSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_cutSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_cutSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_cutSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 0, 0)
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 61.68 (MB), peak = 162.36 (MB)

start detail routing ...
start 0th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:02, memory = 116.75 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:07, memory = 136.59 (MB)
    completing 30% with 1175 violations
    elapsed time = 00:00:19, memory = 88.61 (MB)
    completing 40% with 1175 violations
    elapsed time = 00:00:22, memory = 127.75 (MB)
    completing 50% with 1175 violations
    elapsed time = 00:00:24, memory = 128.87 (MB)
    completing 60% with 1177 violations
    elapsed time = 00:00:27, memory = 132.09 (MB)
    completing 70% with 1177 violations
    elapsed time = 00:00:33, memory = 150.91 (MB)
    completing 80% with 1520 violations
    elapsed time = 00:00:49, memory = 109.77 (MB)
    completing 90% with 1520 violations
    elapsed time = 00:00:52, memory = 127.38 (MB)
    completing 100% with 1271 violations
    elapsed time = 00:00:56, memory = 75.96 (MB)
  number of violations = 1429
cpu time = 00:00:28, elapsed time = 00:00:58, memory = 423.90 (MB), peak = 425.23 (MB)
total wire length = 68649 um
total wire length on LAYER li1 = 16 um
total wire length on LAYER met1 = 24941 um
total wire length on LAYER met2 = 38480 um
total wire length on LAYER met3 = 5038 um
total wire length on LAYER met4 = 172 um
total wire length on LAYER met5 = 0 um
total number of vias = 5548
up-via summary (total 5548):

-----------------------
 FR_MASTERSLICE       0
            li1    1985
           met1    3126
           met2     415
           met3      22
           met4       0
-----------------------
                   5548


start 1st optimization iteration ...
    completing 10% with 1429 violations
    elapsed time = 00:00:02, memory = 446.45 (MB)
    completing 20% with 1429 violations
    elapsed time = 00:00:07, memory = 460.18 (MB)
    completing 30% with 1190 violations
    elapsed time = 00:00:12, memory = 418.37 (MB)
    completing 40% with 1190 violations
    elapsed time = 00:00:15, memory = 464.76 (MB)
    completing 50% with 1190 violations
    elapsed time = 00:00:18, memory = 470.06 (MB)
    completing 60% with 1057 violations
    elapsed time = 00:00:22, memory = 458.37 (MB)
    completing 70% with 1057 violations
    elapsed time = 00:00:28, memory = 467.13 (MB)
    completing 80% with 902 violations
    elapsed time = 00:00:32, memory = 452.07 (MB)
    completing 90% with 902 violations
    elapsed time = 00:00:35, memory = 476.79 (MB)
    completing 100% with 850 violations
    elapsed time = 00:00:42, memory = 415.59 (MB)
  number of violations = 850
cpu time = 00:00:21, elapsed time = 00:00:43, memory = 415.59 (MB), peak = 482.56 (MB)
total wire length = 68328 um
total wire length on LAYER li1 = 16 um
total wire length on LAYER met1 = 24707 um
total wire length on LAYER met2 = 38349 um
total wire length on LAYER met3 = 5089 um
total wire length on LAYER met4 = 165 um
total wire length on LAYER met5 = 0 um
total number of vias = 5578
up-via summary (total 5578):

-----------------------
 FR_MASTERSLICE       0
            li1    1992
           met1    3135
           met2     421
           met3      30
           met4       0
-----------------------
                   5578


start 2nd optimization iteration ...
    completing 10% with 850 violations
    elapsed time = 00:00:00, memory = 432.75 (MB)
    completing 20% with 850 violations
    elapsed time = 00:00:02, memory = 450.14 (MB)
    completing 30% with 858 violations
    elapsed time = 00:00:03, memory = 420.12 (MB)
    completing 40% with 858 violations
    elapsed time = 00:00:06, memory = 475.55 (MB)
    completing 50% with 858 violations
    elapsed time = 00:00:11, memory = 486.98 (MB)
    completing 60% with 937 violations
    elapsed time = 00:00:22, memory = 455.26 (MB)
    completing 70% with 937 violations
    elapsed time = 00:00:24, memory = 459.45 (MB)
    completing 80% with 939 violations
    elapsed time = 00:00:25, memory = 435.93 (MB)
    completing 90% with 939 violations
    elapsed time = 00:00:29, memory = 473.61 (MB)
    completing 100% with 994 violations
    elapsed time = 00:00:40, memory = 423.34 (MB)
  number of violations = 994
cpu time = 00:00:20, elapsed time = 00:00:41, memory = 423.34 (MB), peak = 488.53 (MB)
total wire length = 68248 um
total wire length on LAYER li1 = 18 um
total wire length on LAYER met1 = 24842 um
total wire length on LAYER met2 = 38243 um
total wire length on LAYER met3 = 4963 um
total wire length on LAYER met4 = 180 um
total wire length on LAYER met5 = 0 um
total number of vias = 5520
up-via summary (total 5520):

-----------------------
 FR_MASTERSLICE       0
            li1    1995
           met1    3056
           met2     444
           met3      25
           met4       0
-----------------------
                   5520


start 3rd optimization iteration ...
    completing 10% with 994 violations
    elapsed time = 00:00:05, memory = 466.25 (MB)
    completing 20% with 994 violations
    elapsed time = 00:00:09, memory = 475.16 (MB)
    completing 30% with 699 violations
    elapsed time = 00:00:11, memory = 434.77 (MB)
    completing 40% with 699 violations
    elapsed time = 00:00:15, memory = 462.38 (MB)
    completing 50% with 699 violations
    elapsed time = 00:00:17, memory = 460.84 (MB)
    completing 60% with 576 violations
    elapsed time = 00:00:21, memory = 472.96 (MB)
    completing 70% with 576 violations
    elapsed time = 00:00:29, memory = 487.80 (MB)
    completing 80% with 344 violations
    elapsed time = 00:00:37, memory = 453.36 (MB)
    completing 90% with 344 violations
    elapsed time = 00:00:42, memory = 474.56 (MB)
    completing 100% with 203 violations
    elapsed time = 00:00:45, memory = 458.76 (MB)
  number of violations = 203
cpu time = 00:00:23, elapsed time = 00:00:45, memory = 458.76 (MB), peak = 491.52 (MB)
total wire length = 68150 um
total wire length on LAYER li1 = 13 um
total wire length on LAYER met1 = 22949 um
total wire length on LAYER met2 = 37819 um
total wire length on LAYER met3 = 6875 um
total wire length on LAYER met4 = 491 um
total wire length on LAYER met5 = 0 um
total number of vias = 5789
up-via summary (total 5789):

-----------------------
 FR_MASTERSLICE       0
            li1    1987
           met1    3121
           met2     616
           met3      65
           met4       0
-----------------------
                   5789


start 4th optimization iteration ...
    completing 10% with 203 violations
    elapsed time = 00:00:02, memory = 452.66 (MB)
    completing 20% with 203 violations
    elapsed time = 00:00:05, memory = 456.99 (MB)
    completing 30% with 173 violations
    elapsed time = 00:00:06, memory = 430.97 (MB)
    completing 40% with 173 violations
    elapsed time = 00:00:09, memory = 459.97 (MB)
    completing 50% with 173 violations
    elapsed time = 00:00:10, memory = 462.57 (MB)
    completing 60% with 160 violations
    elapsed time = 00:00:12, memory = 459.29 (MB)
    completing 70% with 160 violations
    elapsed time = 00:00:15, memory = 470.76 (MB)
    completing 80% with 101 violations
    elapsed time = 00:00:19, memory = 436.14 (MB)
    completing 90% with 101 violations
    elapsed time = 00:00:21, memory = 474.95 (MB)
    completing 100% with 46 violations
    elapsed time = 00:00:22, memory = 415.65 (MB)
  number of violations = 46
cpu time = 00:00:11, elapsed time = 00:00:22, memory = 415.65 (MB), peak = 491.52 (MB)
total wire length = 68151 um
total wire length on LAYER li1 = 13 um
total wire length on LAYER met1 = 22994 um
total wire length on LAYER met2 = 37775 um
total wire length on LAYER met3 = 6885 um
total wire length on LAYER met4 = 482 um
total wire length on LAYER met5 = 0 um
total number of vias = 5882
up-via summary (total 5882):

-----------------------
 FR_MASTERSLICE       0
            li1    1987
           met1    3219
           met2     615
           met3      61
           met4       0
-----------------------
                   5882


start 5th optimization iteration ...
    completing 10% with 46 violations
    elapsed time = 00:00:00, memory = 446.25 (MB)
    completing 20% with 46 violations
    elapsed time = 00:00:02, memory = 456.91 (MB)
    completing 30% with 29 violations
    elapsed time = 00:00:03, memory = 434.21 (MB)
    completing 40% with 29 violations
    elapsed time = 00:00:04, memory = 449.86 (MB)
    completing 50% with 29 violations
    elapsed time = 00:00:05, memory = 450.59 (MB)
    completing 60% with 28 violations
    elapsed time = 00:00:06, memory = 437.72 (MB)
    completing 70% with 28 violations
    elapsed time = 00:00:07, memory = 443.35 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:07, memory = 439.50 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:09, memory = 438.61 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:09, memory = 439.22 (MB)
  number of violations = 0
cpu time = 00:00:05, elapsed time = 00:00:10, memory = 439.22 (MB), peak = 491.52 (MB)
total wire length = 68159 um
total wire length on LAYER li1 = 14 um
total wire length on LAYER met1 = 23001 um
total wire length on LAYER met2 = 37771 um
total wire length on LAYER met3 = 6886 um
total wire length on LAYER met4 = 485 um
total wire length on LAYER met5 = 0 um
total number of vias = 5903
up-via summary (total 5903):

-----------------------
 FR_MASTERSLICE       0
            li1    1989
           met1    3238
           met2     613
           met3      63
           met4       0
-----------------------
                   5903


start 17th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 439.39 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:01, memory = 440.29 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:02, memory = 436.41 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:03, memory = 439.93 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:04, memory = 441.06 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:04, memory = 438.58 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:05, memory = 438.32 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:06, memory = 439.62 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:07, memory = 439.44 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:08, memory = 438.78 (MB)
  number of violations = 0
cpu time = 00:00:04, elapsed time = 00:00:08, memory = 438.78 (MB), peak = 491.52 (MB)
total wire length = 68159 um
total wire length on LAYER li1 = 14 um
total wire length on LAYER met1 = 23001 um
total wire length on LAYER met2 = 37771 um
total wire length on LAYER met3 = 6886 um
total wire length on LAYER met4 = 485 um
total wire length on LAYER met5 = 0 um
total number of vias = 5903
up-via summary (total 5903):

-----------------------
 FR_MASTERSLICE       0
            li1    1989
           met1    3238
           met2     613
           met3      63
           met4       0
-----------------------
                   5903


start 25th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 435.96 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:01, memory = 435.70 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:02, memory = 433.73 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:03, memory = 432.66 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:04, memory = 435.71 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:05, memory = 435.95 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:06, memory = 434.43 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:07, memory = 432.89 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:08, memory = 435.83 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:08, memory = 434.26 (MB)
  number of violations = 0
cpu time = 00:00:04, elapsed time = 00:00:08, memory = 434.26 (MB), peak = 491.52 (MB)
total wire length = 68159 um
total wire length on LAYER li1 = 14 um
total wire length on LAYER met1 = 23001 um
total wire length on LAYER met2 = 37771 um
total wire length on LAYER met3 = 6886 um
total wire length on LAYER met4 = 485 um
total wire length on LAYER met5 = 0 um
total number of vias = 5903
up-via summary (total 5903):

-----------------------
 FR_MASTERSLICE       0
            li1    1989
           met1    3238
           met2     613
           met3      63
           met4       0
-----------------------
                   5903


start 33rd optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 433.50 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:01, memory = 432.95 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:02, memory = 433.77 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:04, memory = 434.15 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:05, memory = 433.46 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:06, memory = 433.61 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:07, memory = 433.50 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:08, memory = 433.35 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:09, memory = 433.87 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:10, memory = 433.57 (MB)
  number of violations = 0
cpu time = 00:00:05, elapsed time = 00:00:10, memory = 433.57 (MB), peak = 491.52 (MB)
total wire length = 68159 um
total wire length on LAYER li1 = 14 um
total wire length on LAYER met1 = 23001 um
total wire length on LAYER met2 = 37771 um
total wire length on LAYER met3 = 6886 um
total wire length on LAYER met4 = 485 um
total wire length on LAYER met5 = 0 um
total number of vias = 5903
up-via summary (total 5903):

-----------------------
 FR_MASTERSLICE       0
            li1    1989
           met1    3238
           met2     613
           met3      63
           met4       0
-----------------------
                   5903


start 41st optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 432.76 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:02, memory = 433.66 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:03, memory = 433.51 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:04, memory = 433.56 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:05, memory = 433.50 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:06, memory = 433.47 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:07, memory = 433.50 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:08, memory = 432.21 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:09, memory = 433.96 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:10, memory = 432.62 (MB)
  number of violations = 0
cpu time = 00:00:05, elapsed time = 00:00:10, memory = 432.62 (MB), peak = 491.52 (MB)
total wire length = 68159 um
total wire length on LAYER li1 = 14 um
total wire length on LAYER met1 = 23001 um
total wire length on LAYER met2 = 37771 um
total wire length on LAYER met3 = 6886 um
total wire length on LAYER met4 = 485 um
total wire length on LAYER met5 = 0 um
total number of vias = 5903
up-via summary (total 5903):

-----------------------
 FR_MASTERSLICE       0
            li1    1989
           met1    3238
           met2     613
           met3      63
           met4       0
-----------------------
                   5903


start 49th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:01, memory = 432.56 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:01, memory = 433.20 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:02, memory = 432.21 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:04, memory = 433.51 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:05, memory = 433.16 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:06, memory = 433.50 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:07, memory = 433.47 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:08, memory = 432.93 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:09, memory = 433.56 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:10, memory = 433.59 (MB)
  number of violations = 0
cpu time = 00:00:05, elapsed time = 00:00:10, memory = 433.59 (MB), peak = 491.52 (MB)
total wire length = 68159 um
total wire length on LAYER li1 = 14 um
total wire length on LAYER met1 = 23001 um
total wire length on LAYER met2 = 37771 um
total wire length on LAYER met3 = 6886 um
total wire length on LAYER met4 = 485 um
total wire length on LAYER met5 = 0 um
total number of vias = 5903
up-via summary (total 5903):

-----------------------
 FR_MASTERSLICE       0
            li1    1989
           met1    3238
           met2     613
           met3      63
           met4       0
-----------------------
                   5903


start 57th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:01, memory = 433.80 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:02, memory = 433.65 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:02, memory = 433.68 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:04, memory = 432.17 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:05, memory = 433.20 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:06, memory = 433.47 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:07, memory = 432.95 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:08, memory = 432.34 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:09, memory = 432.91 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:10, memory = 433.73 (MB)
  number of violations = 0
cpu time = 00:00:05, elapsed time = 00:00:10, memory = 433.73 (MB), peak = 491.52 (MB)
total wire length = 68159 um
total wire length on LAYER li1 = 14 um
total wire length on LAYER met1 = 23001 um
total wire length on LAYER met2 = 37771 um
total wire length on LAYER met3 = 6886 um
total wire length on LAYER met4 = 485 um
total wire length on LAYER met5 = 0 um
total number of vias = 5903
up-via summary (total 5903):

-----------------------
 FR_MASTERSLICE       0
            li1    1989
           met1    3238
           met2     613
           met3      63
           met4       0
-----------------------
                   5903


complete detail routing
total wire length = 68159 um
total wire length on LAYER li1 = 14 um
total wire length on LAYER met1 = 23001 um
total wire length on LAYER met2 = 37771 um
total wire length on LAYER met3 = 6886 um
total wire length on LAYER met4 = 485 um
total wire length on LAYER met5 = 0 um
total number of vias = 5903
up-via summary (total 5903):

-----------------------
 FR_MASTERSLICE       0
            li1    1989
           met1    3238
           met2     613
           met3      63
           met4       0
-----------------------
                   5903

cpu time = 00:02:20, elapsed time = 00:04:39, memory = 433.73 (MB), peak = 491.52 (MB)

post processing ...

Runtime taken (hrt): 288.812
