$date
	Fri May 30 17:09:54 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module parity_gen_tb $end
$var wire 1 ! z $end
$var reg 1 " clk $end
$var reg 1 # x $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # x $end
$var parameter 32 $ even $end
$var parameter 32 % odd $end
$var reg 1 & even_odd $end
$var reg 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1 %
b0 $
$end
#0
$dumpvars
x&
0#
0"
x!
$end
#5
0!
0&
1"
#10
0"
1#
#15
1!
1&
1"
#20
0"
#25
0!
0&
1"
#30
0"
#35
1!
1&
1"
#40
0"
0#
#45
1"
#50
0"
1#
#55
0!
0&
1"
#60
0"
#65
1!
1&
1"
#70
0"
#75
0!
0&
1"
#80
0"
