# Desing for FPGA of a UART module

The purpose of the project is the design for FPGA of a Universal Asynchronous Receiver Transmitter that allows the serial transmission/reception data of 8 bits at 9600 bauds. 
For this purpose, it is required the design in VHDL of a transmitter and receiver module. The functionality of the UART must be validated by means of the corresponding functional 
simulation, designing the appropriate test bench.

# Main files (to take a look at)

"UART.vhd": Logic of the project

"Prueba_transmisor.vhd": Test bench of the project 

## Starting ğŸš€

_To get started you will need to download ISE DS 14.7, whose link can be found in Prerequisites._

See **Deployment** to know how to deploy the project.

### Pre-requisites ğŸ“‹

_Download and install ISE DS 14.7_

## Running the tests âš™ï¸

_The functionality of the UART must be validated by means of a test bench. You can find it in the file "Prueba_transmisor.vhd"_

## Deploy ğŸ“¦

_Download the project and open it in ISE DS 14.7 by clicking "File" > "Open Project"_

## build with ğŸ› ï¸

* [ISE DS 14.7](https://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/design-tools.html) - software use for development

## Authors âœ’ï¸

* **David PÃ¡rraga** - *Development* - [davidParraga](https://github.com/davidParraga)

## License ğŸ“„

These files are not licensed

---
âŒ¨ï¸ with â¤ï¸ by [davidParraga](https://github.com/davidParraga)
