// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _resample_HH_
#define _resample_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "CNN_mux_1532_18_2_1.h"

namespace ap_rtl {

struct resample : public sc_module {
    // Port declarations 133
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<6> > square_image_0_V_address0;
    sc_out< sc_logic > square_image_0_V_ce0;
    sc_in< sc_lv<18> > square_image_0_V_q0;
    sc_out< sc_lv<6> > square_image_0_V_address1;
    sc_out< sc_logic > square_image_0_V_ce1;
    sc_in< sc_lv<18> > square_image_0_V_q1;
    sc_out< sc_lv<6> > square_image_1_V_address0;
    sc_out< sc_logic > square_image_1_V_ce0;
    sc_in< sc_lv<18> > square_image_1_V_q0;
    sc_out< sc_lv<6> > square_image_1_V_address1;
    sc_out< sc_logic > square_image_1_V_ce1;
    sc_in< sc_lv<18> > square_image_1_V_q1;
    sc_out< sc_lv<6> > square_image_2_V_address0;
    sc_out< sc_logic > square_image_2_V_ce0;
    sc_in< sc_lv<18> > square_image_2_V_q0;
    sc_out< sc_lv<6> > square_image_2_V_address1;
    sc_out< sc_logic > square_image_2_V_ce1;
    sc_in< sc_lv<18> > square_image_2_V_q1;
    sc_out< sc_lv<6> > square_image_3_V_address0;
    sc_out< sc_logic > square_image_3_V_ce0;
    sc_in< sc_lv<18> > square_image_3_V_q0;
    sc_out< sc_lv<6> > square_image_3_V_address1;
    sc_out< sc_logic > square_image_3_V_ce1;
    sc_in< sc_lv<18> > square_image_3_V_q1;
    sc_out< sc_lv<6> > square_image_4_V_address0;
    sc_out< sc_logic > square_image_4_V_ce0;
    sc_in< sc_lv<18> > square_image_4_V_q0;
    sc_out< sc_lv<6> > square_image_4_V_address1;
    sc_out< sc_logic > square_image_4_V_ce1;
    sc_in< sc_lv<18> > square_image_4_V_q1;
    sc_out< sc_lv<6> > square_image_5_V_address0;
    sc_out< sc_logic > square_image_5_V_ce0;
    sc_in< sc_lv<18> > square_image_5_V_q0;
    sc_out< sc_lv<6> > square_image_5_V_address1;
    sc_out< sc_logic > square_image_5_V_ce1;
    sc_in< sc_lv<18> > square_image_5_V_q1;
    sc_out< sc_lv<6> > square_image_6_V_address0;
    sc_out< sc_logic > square_image_6_V_ce0;
    sc_in< sc_lv<18> > square_image_6_V_q0;
    sc_out< sc_lv<6> > square_image_6_V_address1;
    sc_out< sc_logic > square_image_6_V_ce1;
    sc_in< sc_lv<18> > square_image_6_V_q1;
    sc_out< sc_lv<6> > square_image_7_V_address0;
    sc_out< sc_logic > square_image_7_V_ce0;
    sc_in< sc_lv<18> > square_image_7_V_q0;
    sc_out< sc_lv<6> > square_image_7_V_address1;
    sc_out< sc_logic > square_image_7_V_ce1;
    sc_in< sc_lv<18> > square_image_7_V_q1;
    sc_out< sc_lv<6> > square_image_8_V_address0;
    sc_out< sc_logic > square_image_8_V_ce0;
    sc_in< sc_lv<18> > square_image_8_V_q0;
    sc_out< sc_lv<6> > square_image_8_V_address1;
    sc_out< sc_logic > square_image_8_V_ce1;
    sc_in< sc_lv<18> > square_image_8_V_q1;
    sc_out< sc_lv<6> > square_image_9_V_address0;
    sc_out< sc_logic > square_image_9_V_ce0;
    sc_in< sc_lv<18> > square_image_9_V_q0;
    sc_out< sc_lv<6> > square_image_9_V_address1;
    sc_out< sc_logic > square_image_9_V_ce1;
    sc_in< sc_lv<18> > square_image_9_V_q1;
    sc_out< sc_lv<6> > square_image_10_V_address0;
    sc_out< sc_logic > square_image_10_V_ce0;
    sc_in< sc_lv<18> > square_image_10_V_q0;
    sc_out< sc_lv<6> > square_image_10_V_address1;
    sc_out< sc_logic > square_image_10_V_ce1;
    sc_in< sc_lv<18> > square_image_10_V_q1;
    sc_out< sc_lv<6> > square_image_11_V_address0;
    sc_out< sc_logic > square_image_11_V_ce0;
    sc_in< sc_lv<18> > square_image_11_V_q0;
    sc_out< sc_lv<6> > square_image_11_V_address1;
    sc_out< sc_logic > square_image_11_V_ce1;
    sc_in< sc_lv<18> > square_image_11_V_q1;
    sc_out< sc_lv<6> > square_image_12_V_address0;
    sc_out< sc_logic > square_image_12_V_ce0;
    sc_in< sc_lv<18> > square_image_12_V_q0;
    sc_out< sc_lv<6> > square_image_12_V_address1;
    sc_out< sc_logic > square_image_12_V_ce1;
    sc_in< sc_lv<18> > square_image_12_V_q1;
    sc_out< sc_lv<6> > square_image_13_V_address0;
    sc_out< sc_logic > square_image_13_V_ce0;
    sc_in< sc_lv<18> > square_image_13_V_q0;
    sc_out< sc_lv<6> > square_image_13_V_address1;
    sc_out< sc_logic > square_image_13_V_ce1;
    sc_in< sc_lv<18> > square_image_13_V_q1;
    sc_out< sc_lv<6> > square_image_14_V_address0;
    sc_out< sc_logic > square_image_14_V_ce0;
    sc_in< sc_lv<18> > square_image_14_V_q0;
    sc_out< sc_lv<6> > square_image_14_V_address1;
    sc_out< sc_logic > square_image_14_V_ce1;
    sc_in< sc_lv<18> > square_image_14_V_q1;
    sc_out< sc_lv<10> > resampled_0_0_V_address0;
    sc_out< sc_logic > resampled_0_0_V_ce0;
    sc_out< sc_logic > resampled_0_0_V_we0;
    sc_out< sc_lv<18> > resampled_0_0_V_d0;
    sc_out< sc_lv<10> > resampled_0_1_V_address0;
    sc_out< sc_logic > resampled_0_1_V_ce0;
    sc_out< sc_logic > resampled_0_1_V_we0;
    sc_out< sc_lv<18> > resampled_0_1_V_d0;
    sc_out< sc_lv<10> > resampled_0_2_V_address0;
    sc_out< sc_logic > resampled_0_2_V_ce0;
    sc_out< sc_logic > resampled_0_2_V_we0;
    sc_out< sc_lv<18> > resampled_0_2_V_d0;
    sc_out< sc_lv<10> > resampled_0_3_V_address0;
    sc_out< sc_logic > resampled_0_3_V_ce0;
    sc_out< sc_logic > resampled_0_3_V_we0;
    sc_out< sc_lv<18> > resampled_0_3_V_d0;
    sc_out< sc_lv<10> > resampled_0_4_V_address0;
    sc_out< sc_logic > resampled_0_4_V_ce0;
    sc_out< sc_logic > resampled_0_4_V_we0;
    sc_out< sc_lv<18> > resampled_0_4_V_d0;
    sc_out< sc_lv<10> > resampled_1_0_V_address0;
    sc_out< sc_logic > resampled_1_0_V_ce0;
    sc_out< sc_logic > resampled_1_0_V_we0;
    sc_out< sc_lv<18> > resampled_1_0_V_d0;
    sc_out< sc_lv<10> > resampled_1_1_V_address0;
    sc_out< sc_logic > resampled_1_1_V_ce0;
    sc_out< sc_logic > resampled_1_1_V_we0;
    sc_out< sc_lv<18> > resampled_1_1_V_d0;
    sc_out< sc_lv<10> > resampled_1_2_V_address0;
    sc_out< sc_logic > resampled_1_2_V_ce0;
    sc_out< sc_logic > resampled_1_2_V_we0;
    sc_out< sc_lv<18> > resampled_1_2_V_d0;
    sc_out< sc_lv<10> > resampled_1_3_V_address0;
    sc_out< sc_logic > resampled_1_3_V_ce0;
    sc_out< sc_logic > resampled_1_3_V_we0;
    sc_out< sc_lv<18> > resampled_1_3_V_d0;


    // Module declarations
    resample(sc_module_name name);
    SC_HAS_PROCESS(resample);

    ~resample();

    sc_trace_file* mVcdFile;

    CNN_mux_1532_18_2_1<1,2,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,32,18>* CNN_mux_1532_18_2_1_U52;
    CNN_mux_1532_18_2_1<1,2,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,32,18>* CNN_mux_1532_18_2_1_U53;
    CNN_mux_1532_18_2_1<1,2,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,32,18>* CNN_mux_1532_18_2_1_U54;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<6> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_2768;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > tmp_17_reg_1099;
    sc_signal< sc_lv<10> > l_s_reg_1113;
    sc_signal< sc_lv<5> > j_reg_1127;
    sc_signal< sc_lv<10> > l_reg_1141;
    sc_signal< sc_lv<5> > i_reg_1155;
    sc_signal< sc_lv<18> > square_image_V_load_s_reg_1169;
    sc_signal< sc_lv<18> > square_image_V_load_1_reg_1204;
    sc_signal< sc_lv<10> > indvar_flatten_reg_1239;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_lv<5> > j_mid2_fu_1471_p3;
    sc_signal< sc_lv<5> > j_mid2_reg_1829;
    sc_signal< sc_lv<10> > l_1_mid2_fu_1479_p3;
    sc_signal< sc_lv<10> > l_1_mid2_reg_1835;
    sc_signal< sc_lv<5> > i_mid2_fu_1487_p3;
    sc_signal< sc_lv<5> > i_mid2_reg_1841;
    sc_signal< sc_lv<10> > l_mid2_fu_1495_p3;
    sc_signal< sc_lv<10> > l_mid2_reg_1848;
    sc_signal< sc_lv<4> > arrayNo_reg_1853;
    sc_signal< sc_lv<1> > tmp_fu_1513_p1;
    sc_signal< sc_lv<1> > tmp_reg_1857;
    sc_signal< sc_lv<5> > j_2_fu_1517_p2;
    sc_signal< sc_lv<5> > j_2_reg_1863;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<6> > square_image_1_V_ad_5_reg_1875;
    sc_signal< sc_lv<6> > square_image_2_V_ad_5_reg_1881;
    sc_signal< sc_lv<6> > square_image_3_V_ad_5_reg_1887;
    sc_signal< sc_lv<6> > square_image_4_V_ad_5_reg_1893;
    sc_signal< sc_lv<6> > square_image_5_V_ad_5_reg_1899;
    sc_signal< sc_lv<6> > square_image_6_V_ad_5_reg_1905;
    sc_signal< sc_lv<6> > square_image_7_V_ad_5_reg_1911;
    sc_signal< sc_lv<6> > square_image_8_V_ad_5_reg_1917;
    sc_signal< sc_lv<6> > square_image_9_V_ad_5_reg_1923;
    sc_signal< sc_lv<6> > square_image_10_V_a_5_reg_1929;
    sc_signal< sc_lv<6> > square_image_11_V_a_5_reg_1935;
    sc_signal< sc_lv<6> > square_image_12_V_a_5_reg_1941;
    sc_signal< sc_lv<6> > square_image_13_V_a_5_reg_1947;
    sc_signal< sc_lv<6> > square_image_14_V_a_5_reg_1953;
    sc_signal< sc_lv<6> > square_image_1_V_ad_reg_1963;
    sc_signal< sc_lv<6> > square_image_2_V_ad_reg_1969;
    sc_signal< sc_lv<6> > square_image_3_V_ad_reg_1975;
    sc_signal< sc_lv<6> > square_image_4_V_ad_reg_1981;
    sc_signal< sc_lv<6> > square_image_5_V_ad_reg_1987;
    sc_signal< sc_lv<6> > square_image_6_V_ad_reg_1993;
    sc_signal< sc_lv<6> > square_image_7_V_ad_reg_1999;
    sc_signal< sc_lv<6> > square_image_8_V_ad_reg_2005;
    sc_signal< sc_lv<6> > square_image_9_V_ad_reg_2011;
    sc_signal< sc_lv<6> > square_image_10_V_a_reg_2017;
    sc_signal< sc_lv<6> > square_image_11_V_a_reg_2023;
    sc_signal< sc_lv<6> > square_image_12_V_a_reg_2029;
    sc_signal< sc_lv<6> > square_image_13_V_a_reg_2035;
    sc_signal< sc_lv<6> > square_image_14_V_a_reg_2041;
    sc_signal< sc_lv<6> > tmp_22_fu_1595_p2;
    sc_signal< sc_lv<6> > tmp_22_reg_2046;
    sc_signal< sc_lv<64> > tmp_25_cast_fu_1614_p1;
    sc_signal< sc_lv<64> > tmp_25_cast_reg_2051;
    sc_signal< sc_lv<64> > tmp_26_cast_fu_1625_p1;
    sc_signal< sc_lv<64> > tmp_26_cast_reg_2069;
    sc_signal< sc_lv<6> > tmp_25_fu_1630_p2;
    sc_signal< sc_lv<6> > tmp_25_reg_2087;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage2_iter1;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<6> > square_image_1_V_ad_1_reg_2247;
    sc_signal< sc_lv<6> > square_image_2_V_ad_1_reg_2253;
    sc_signal< sc_lv<6> > square_image_3_V_ad_1_reg_2259;
    sc_signal< sc_lv<6> > square_image_4_V_ad_1_reg_2265;
    sc_signal< sc_lv<6> > square_image_5_V_ad_1_reg_2271;
    sc_signal< sc_lv<6> > square_image_6_V_ad_1_reg_2277;
    sc_signal< sc_lv<6> > square_image_7_V_ad_1_reg_2283;
    sc_signal< sc_lv<6> > square_image_8_V_ad_1_reg_2289;
    sc_signal< sc_lv<6> > square_image_9_V_ad_1_reg_2295;
    sc_signal< sc_lv<6> > square_image_10_V_a_1_reg_2301;
    sc_signal< sc_lv<6> > square_image_11_V_a_1_reg_2307;
    sc_signal< sc_lv<6> > square_image_12_V_a_1_reg_2313;
    sc_signal< sc_lv<6> > square_image_13_V_a_1_reg_2319;
    sc_signal< sc_lv<6> > square_image_14_V_a_1_reg_2325;
    sc_signal< sc_lv<64> > tmp_27_cast_fu_1654_p1;
    sc_signal< sc_lv<64> > tmp_27_cast_reg_2335;
    sc_signal< sc_lv<18> > square_image_14_V_l_reg_2423;
    sc_signal< sc_lv<18> > square_image_14_V_l_1_reg_2428;
    sc_signal< sc_lv<4> > arrayNo2_reg_2433;
    sc_signal< sc_lv<32> > arrayNo1_cast_fu_1688_p1;
    sc_signal< sc_lv<32> > arrayNo1_cast_reg_2507;
    sc_signal< sc_lv<18> > square_image_14_V_l_2_reg_2654;
    sc_signal< sc_lv<64> > tmp_11_fu_1728_p1;
    sc_signal< sc_lv<64> > tmp_11_reg_2664;
    sc_signal< sc_lv<10> > indvar_flatten_next_fu_1735_p2;
    sc_signal< sc_lv<10> > indvar_flatten_next_reg_2673;
    sc_signal< sc_lv<10> > tmp_12_fu_1811_p2;
    sc_signal< sc_lv<10> > tmp_12_reg_2758;
    sc_signal< sc_lv<1> > tmp_s_fu_1816_p2;
    sc_signal< sc_lv<1> > tmp_s_reg_2763;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_1821_p2;
    sc_signal< sc_logic > rewind_ap_ready;
    sc_signal< sc_logic > rewind_ap_ready_reg;
    sc_signal< sc_logic > rewind_enable;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0_reg;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< sc_lv<1> > ap_phi_mux_tmp_17_phi_fu_1103_p6;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<10> > ap_phi_mux_l_s_phi_fu_1117_p6;
    sc_signal< sc_lv<5> > ap_phi_mux_j_phi_fu_1131_p6;
    sc_signal< sc_lv<10> > ap_phi_mux_l_phi_fu_1145_p6;
    sc_signal< sc_lv<5> > ap_phi_mux_i_phi_fu_1159_p6;
    sc_signal< sc_lv<18> > ap_phi_reg_pp0_iter0_square_image_V_load_s_reg_1169;
    sc_signal< sc_lv<18> > ap_phi_reg_pp0_iter0_square_image_V_load_1_reg_1204;
    sc_signal< sc_lv<18> > ap_phi_reg_pp0_iter0_square_image_V_load_2_reg_1253;
    sc_signal< sc_lv<18> > ap_phi_reg_pp0_iter0_square_image_V_load_3_reg_1287;
    sc_signal< sc_lv<18> > ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1287;
    sc_signal< sc_lv<18> > ap_phi_reg_pp0_iter0_square_image_V_load_4_reg_1321;
    sc_signal< sc_lv<18> > ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1321;
    sc_signal< sc_lv<18> > ap_phi_reg_pp0_iter0_square_image_V_load_5_reg_1355;
    sc_signal< sc_lv<18> > ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1355;
    sc_signal< sc_lv<64> > tmp_21_cast_fu_1539_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > tmp_22_cast_fu_1567_p1;
    sc_signal< sc_lv<64> > tmp_23_cast_fu_1636_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<18> > grp_fu_1692_p17;
    sc_signal< sc_lv<18> > grp_fu_1741_p17;
    sc_signal< sc_lv<18> > grp_fu_1776_p17;
    sc_signal< sc_lv<10> > l_3_dup_fu_1465_p2;
    sc_signal< sc_lv<5> > i_2_fu_1459_p2;
    sc_signal< sc_lv<6> > tmp_cast_fu_1526_p3;
    sc_signal< sc_lv<6> > tmp_17_cast_fu_1523_p1;
    sc_signal< sc_lv<6> > tmp_20_fu_1533_p2;
    sc_signal< sc_lv<6> > tmp_19_0_1_cast_fu_1558_p1;
    sc_signal< sc_lv<6> > tmp_21_fu_1561_p2;
    sc_signal< sc_lv<5> > tmp_18_0_2_fu_1586_p2;
    sc_signal< sc_lv<6> > tmp_19_0_2_cast_fu_1591_p1;
    sc_signal< sc_lv<6> > tmp_24_cast_fu_1601_p3;
    sc_signal< sc_lv<6> > tmp_23_fu_1608_p2;
    sc_signal< sc_lv<6> > tmp_24_fu_1619_p2;
    sc_signal< sc_lv<5> > tmp_14_2_fu_1658_p2;
    sc_signal< sc_lv<5> > tmp_14_1_fu_1673_p2;
    sc_signal< sc_lv<4> > arrayNo1_fu_1678_p4;
    sc_signal< sc_lv<32> > grp_fu_1692_p16;
    sc_signal< sc_logic > grp_fu_1692_ce;
    sc_signal< sc_logic > grp_fu_1741_ce;
    sc_signal< sc_logic > grp_fu_1776_ce;
    sc_signal< sc_lv<6> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_idle_pp0_0to0;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_801;
    sc_signal< bool > ap_condition_483;
    sc_signal< bool > ap_condition_423;
    sc_signal< bool > ap_condition_284;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<6> ap_ST_fsm_state1;
    static const sc_lv<6> ap_ST_fsm_pp0_stage0;
    static const sc_lv<6> ap_ST_fsm_pp0_stage1;
    static const sc_lv<6> ap_ST_fsm_pp0_stage2;
    static const sc_lv<6> ap_ST_fsm_pp0_stage3;
    static const sc_lv<6> ap_ST_fsm_pp0_stage4;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<4> ap_const_lv4_C;
    static const sc_lv<4> ap_const_lv4_B;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_7;
    static const sc_lv<4> ap_const_lv4_6;
    static const sc_lv<4> ap_const_lv4_5;
    static const sc_lv<4> ap_const_lv4_4;
    static const sc_lv<4> ap_const_lv4_3;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_D;
    static const sc_lv<4> ap_const_lv4_E;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<10> ap_const_lv10_1C;
    static const sc_lv<6> ap_const_lv6_1E;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<5> ap_const_lv5_1C;
    static const sc_lv<10> ap_const_lv10_30F;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_state1();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage4_iter0();
    void thread_ap_block_state7_pp0_stage0_iter1();
    void thread_ap_block_state8_pp0_stage1_iter1();
    void thread_ap_block_state9_pp0_stage2_iter1();
    void thread_ap_condition_284();
    void thread_ap_condition_423();
    void thread_ap_condition_483();
    void thread_ap_condition_801();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to0();
    void thread_ap_phi_mux_i_phi_fu_1159_p6();
    void thread_ap_phi_mux_j_phi_fu_1131_p6();
    void thread_ap_phi_mux_l_phi_fu_1145_p6();
    void thread_ap_phi_mux_l_s_phi_fu_1117_p6();
    void thread_ap_phi_mux_tmp_17_phi_fu_1103_p6();
    void thread_ap_phi_reg_pp0_iter0_square_image_V_load_4_reg_1321();
    void thread_ap_phi_reg_pp0_iter0_square_image_V_load_5_reg_1355();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_arrayNo1_cast_fu_1688_p1();
    void thread_arrayNo1_fu_1678_p4();
    void thread_exitcond_flatten_fu_1821_p2();
    void thread_grp_fu_1692_ce();
    void thread_grp_fu_1692_p16();
    void thread_grp_fu_1741_ce();
    void thread_grp_fu_1776_ce();
    void thread_i_2_fu_1459_p2();
    void thread_i_mid2_fu_1487_p3();
    void thread_indvar_flatten_next_fu_1735_p2();
    void thread_internal_ap_ready();
    void thread_j_2_fu_1517_p2();
    void thread_j_mid2_fu_1471_p3();
    void thread_l_1_mid2_fu_1479_p3();
    void thread_l_3_dup_fu_1465_p2();
    void thread_l_mid2_fu_1495_p3();
    void thread_resampled_0_0_V_address0();
    void thread_resampled_0_0_V_ce0();
    void thread_resampled_0_0_V_d0();
    void thread_resampled_0_0_V_we0();
    void thread_resampled_0_1_V_address0();
    void thread_resampled_0_1_V_ce0();
    void thread_resampled_0_1_V_d0();
    void thread_resampled_0_1_V_we0();
    void thread_resampled_0_2_V_address0();
    void thread_resampled_0_2_V_ce0();
    void thread_resampled_0_2_V_d0();
    void thread_resampled_0_2_V_we0();
    void thread_resampled_0_3_V_address0();
    void thread_resampled_0_3_V_ce0();
    void thread_resampled_0_3_V_d0();
    void thread_resampled_0_3_V_we0();
    void thread_resampled_0_4_V_address0();
    void thread_resampled_0_4_V_ce0();
    void thread_resampled_0_4_V_d0();
    void thread_resampled_0_4_V_we0();
    void thread_resampled_1_0_V_address0();
    void thread_resampled_1_0_V_ce0();
    void thread_resampled_1_0_V_d0();
    void thread_resampled_1_0_V_we0();
    void thread_resampled_1_1_V_address0();
    void thread_resampled_1_1_V_ce0();
    void thread_resampled_1_1_V_d0();
    void thread_resampled_1_1_V_we0();
    void thread_resampled_1_2_V_address0();
    void thread_resampled_1_2_V_ce0();
    void thread_resampled_1_2_V_d0();
    void thread_resampled_1_2_V_we0();
    void thread_resampled_1_3_V_address0();
    void thread_resampled_1_3_V_ce0();
    void thread_resampled_1_3_V_d0();
    void thread_resampled_1_3_V_we0();
    void thread_rewind_ap_ready();
    void thread_rewind_enable();
    void thread_square_image_0_V_address0();
    void thread_square_image_0_V_address1();
    void thread_square_image_0_V_ce0();
    void thread_square_image_0_V_ce1();
    void thread_square_image_10_V_address0();
    void thread_square_image_10_V_address1();
    void thread_square_image_10_V_ce0();
    void thread_square_image_10_V_ce1();
    void thread_square_image_11_V_address0();
    void thread_square_image_11_V_address1();
    void thread_square_image_11_V_ce0();
    void thread_square_image_11_V_ce1();
    void thread_square_image_12_V_address0();
    void thread_square_image_12_V_address1();
    void thread_square_image_12_V_ce0();
    void thread_square_image_12_V_ce1();
    void thread_square_image_13_V_address0();
    void thread_square_image_13_V_address1();
    void thread_square_image_13_V_ce0();
    void thread_square_image_13_V_ce1();
    void thread_square_image_14_V_address0();
    void thread_square_image_14_V_address1();
    void thread_square_image_14_V_ce0();
    void thread_square_image_14_V_ce1();
    void thread_square_image_1_V_address0();
    void thread_square_image_1_V_address1();
    void thread_square_image_1_V_ce0();
    void thread_square_image_1_V_ce1();
    void thread_square_image_2_V_address0();
    void thread_square_image_2_V_address1();
    void thread_square_image_2_V_ce0();
    void thread_square_image_2_V_ce1();
    void thread_square_image_3_V_address0();
    void thread_square_image_3_V_address1();
    void thread_square_image_3_V_ce0();
    void thread_square_image_3_V_ce1();
    void thread_square_image_4_V_address0();
    void thread_square_image_4_V_address1();
    void thread_square_image_4_V_ce0();
    void thread_square_image_4_V_ce1();
    void thread_square_image_5_V_address0();
    void thread_square_image_5_V_address1();
    void thread_square_image_5_V_ce0();
    void thread_square_image_5_V_ce1();
    void thread_square_image_6_V_address0();
    void thread_square_image_6_V_address1();
    void thread_square_image_6_V_ce0();
    void thread_square_image_6_V_ce1();
    void thread_square_image_7_V_address0();
    void thread_square_image_7_V_address1();
    void thread_square_image_7_V_ce0();
    void thread_square_image_7_V_ce1();
    void thread_square_image_8_V_address0();
    void thread_square_image_8_V_address1();
    void thread_square_image_8_V_ce0();
    void thread_square_image_8_V_ce1();
    void thread_square_image_9_V_address0();
    void thread_square_image_9_V_address1();
    void thread_square_image_9_V_ce0();
    void thread_square_image_9_V_ce1();
    void thread_tmp_11_fu_1728_p1();
    void thread_tmp_12_fu_1811_p2();
    void thread_tmp_14_1_fu_1673_p2();
    void thread_tmp_14_2_fu_1658_p2();
    void thread_tmp_17_cast_fu_1523_p1();
    void thread_tmp_18_0_2_fu_1586_p2();
    void thread_tmp_19_0_1_cast_fu_1558_p1();
    void thread_tmp_19_0_2_cast_fu_1591_p1();
    void thread_tmp_20_fu_1533_p2();
    void thread_tmp_21_cast_fu_1539_p1();
    void thread_tmp_21_fu_1561_p2();
    void thread_tmp_22_cast_fu_1567_p1();
    void thread_tmp_22_fu_1595_p2();
    void thread_tmp_23_cast_fu_1636_p1();
    void thread_tmp_23_fu_1608_p2();
    void thread_tmp_24_cast_fu_1601_p3();
    void thread_tmp_24_fu_1619_p2();
    void thread_tmp_25_cast_fu_1614_p1();
    void thread_tmp_25_fu_1630_p2();
    void thread_tmp_26_cast_fu_1625_p1();
    void thread_tmp_27_cast_fu_1654_p1();
    void thread_tmp_cast_fu_1526_p3();
    void thread_tmp_fu_1513_p1();
    void thread_tmp_s_fu_1816_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
