library verilog;
use verilog.vl_types.all;
entity BE is
    port(
        BEOp            : in     vl_logic_vector(2 downto 0);
        A1_0            : in     vl_logic_vector(1 downto 0);
        BE_o            : out    vl_logic_vector(3 downto 0);
        Sign_o          : out    vl_logic
    );
end BE;
