<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="2214pt" height="680pt"
 viewBox="0.00 0.00 2214.00 680.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 676)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-676 2210,-676 2210,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 2186,-8 2186,-8 2192,-8 2198,-14 2198,-20 2198,-20 2198,-652 2198,-652 2198,-658 2192,-664 2186,-664 2186,-664 20,-664 20,-664 14,-664 8,-658 8,-652 8,-652 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="1103" y="-648.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="1103" y="-633.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:536870912&#10;memories=system.mem_ctrls.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 2178,-16 2178,-16 2184,-16 2190,-22 2190,-28 2190,-28 2190,-606 2190,-606 2190,-612 2184,-618 2178,-618 2178,-618 28,-618 28,-618 22,-618 16,-612 16,-606 16,-606 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="1103" y="-602.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="1103" y="-587.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_cpu0</title>
<g id="a_clust4"><a xlink:title="branchPred=Null&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;cpu_id=0&#10;decoder=system.cpu0.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=system.cpu0.interrupts&#10;isa=system.cpu0.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu0.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu0.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu0.tracer&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M1213,-24C1213,-24 2078,-24 2078,-24 2084,-24 2090,-30 2090,-36 2090,-36 2090,-378 2090,-378 2090,-384 2084,-390 2078,-390 2078,-390 1213,-390 1213,-390 1207,-390 1201,-384 1201,-378 1201,-378 1201,-36 1201,-36 1201,-30 1207,-24 1213,-24"/>
<text text-anchor="middle" x="1645.5" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">cpu0 </text>
<text text-anchor="middle" x="1645.5" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TimingSimpleCPU</text>
</a>
</g>
</g>
<g id="clust5" class="cluster">
<title>cluster_system_cpu0_mmu</title>
<g id="a_clust5"><a xlink:title="dtb=system.cpu0.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu0.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M1736,-146C1736,-146 2070,-146 2070,-146 2076,-146 2082,-152 2082,-158 2082,-158 2082,-332 2082,-332 2082,-338 2076,-344 2070,-344 2070,-344 1736,-344 1736,-344 1730,-344 1724,-338 1724,-332 1724,-332 1724,-158 1724,-158 1724,-152 1730,-146 1736,-146"/>
<text text-anchor="middle" x="1903" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1903" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_system_cpu0_mmu_itb</title>
<g id="a_clust6"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu0.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1744,-154C1744,-154 1887,-154 1887,-154 1893,-154 1899,-160 1899,-166 1899,-166 1899,-286 1899,-286 1899,-292 1893,-298 1887,-298 1887,-298 1744,-298 1744,-298 1738,-298 1732,-292 1732,-286 1732,-286 1732,-166 1732,-166 1732,-160 1738,-154 1744,-154"/>
<text text-anchor="middle" x="1815.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1815.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_system_cpu0_mmu_itb_walker</title>
<g id="a_clust7"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu0.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1752,-162C1752,-162 1879,-162 1879,-162 1885,-162 1891,-168 1891,-174 1891,-174 1891,-240 1891,-240 1891,-246 1885,-252 1879,-252 1879,-252 1752,-252 1752,-252 1746,-252 1740,-246 1740,-240 1740,-240 1740,-174 1740,-174 1740,-168 1746,-162 1752,-162"/>
<text text-anchor="middle" x="1815.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1815.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_system_cpu0_mmu_dtb</title>
<g id="a_clust9"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu0.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1919,-154C1919,-154 2062,-154 2062,-154 2068,-154 2074,-160 2074,-166 2074,-166 2074,-286 2074,-286 2074,-292 2068,-298 2062,-298 2062,-298 1919,-298 1919,-298 1913,-298 1907,-292 1907,-286 1907,-286 1907,-166 1907,-166 1907,-160 1913,-154 1919,-154"/>
<text text-anchor="middle" x="1990.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1990.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_system_cpu0_mmu_dtb_walker</title>
<g id="a_clust10"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu0.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1927,-162C1927,-162 2054,-162 2054,-162 2060,-162 2066,-168 2066,-174 2066,-174 2066,-240 2066,-240 2066,-246 2060,-252 2054,-252 2054,-252 1927,-252 1927,-252 1921,-252 1915,-246 1915,-240 1915,-240 1915,-174 1915,-174 1915,-168 1921,-162 1927,-162"/>
<text text-anchor="middle" x="1990.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1990.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust17" class="cluster">
<title>cluster_system_cpu0_icache</title>
<g id="a_clust17"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=16384&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M1415,-32C1415,-32 1577,-32 1577,-32 1583,-32 1589,-38 1589,-44 1589,-44 1589,-110 1589,-110 1589,-116 1583,-122 1577,-122 1577,-122 1415,-122 1415,-122 1409,-122 1403,-116 1403,-110 1403,-110 1403,-44 1403,-44 1403,-38 1409,-32 1415,-32"/>
<text text-anchor="middle" x="1496" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="1496" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust23" class="cluster">
<title>cluster_system_cpu0_dcache</title>
<g id="a_clust23"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1221,-32C1221,-32 1383,-32 1383,-32 1389,-32 1395,-38 1395,-44 1395,-44 1395,-110 1395,-110 1395,-116 1389,-122 1383,-122 1383,-122 1221,-122 1221,-122 1215,-122 1209,-116 1209,-110 1209,-110 1209,-44 1209,-44 1209,-38 1215,-32 1221,-32"/>
<text text-anchor="middle" x="1302" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="1302" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust29" class="cluster">
<title>cluster_system_cpu0_itb_walker_cache</title>
<g id="a_clust29"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu0.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1617,-32C1617,-32 1779,-32 1779,-32 1785,-32 1791,-38 1791,-44 1791,-44 1791,-110 1791,-110 1791,-116 1785,-122 1779,-122 1779,-122 1617,-122 1617,-122 1611,-122 1605,-116 1605,-110 1605,-110 1605,-44 1605,-44 1605,-38 1611,-32 1617,-32"/>
<text text-anchor="middle" x="1698" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="1698" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust35" class="cluster">
<title>cluster_system_cpu0_dtb_walker_cache</title>
<g id="a_clust35"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu0.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1815,-32C1815,-32 1977,-32 1977,-32 1983,-32 1989,-38 1989,-44 1989,-44 1989,-110 1989,-110 1989,-116 1983,-122 1977,-122 1977,-122 1815,-122 1815,-122 1809,-122 1803,-116 1803,-110 1803,-110 1803,-44 1803,-44 1803,-38 1809,-32 1815,-32"/>
<text text-anchor="middle" x="1896" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="1896" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust41" class="cluster">
<title>cluster_system_cpu0_interrupts</title>
<g id="a_clust41"><a xlink:title="clk_domain=system.cpu0.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M1427,-162C1427,-162 1704,-162 1704,-162 1710,-162 1716,-168 1716,-174 1716,-174 1716,-240 1716,-240 1716,-246 1710,-252 1704,-252 1704,-252 1427,-252 1427,-252 1421,-252 1415,-246 1415,-240 1415,-240 1415,-174 1415,-174 1415,-168 1421,-162 1427,-162"/>
<text text-anchor="middle" x="1565.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="1565.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust43" class="cluster">
<title>cluster_system_cpu1</title>
<g id="a_clust43"><a xlink:title="branchPred=Null&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;cpu_id=1&#10;decoder=system.cpu1.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=system.cpu1.interrupts&#10;isa=system.cpu1.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu1.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu1.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu1.tracer&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M36,-24C36,-24 901,-24 901,-24 907,-24 913,-30 913,-36 913,-36 913,-378 913,-378 913,-384 907,-390 901,-390 901,-390 36,-390 36,-390 30,-390 24,-384 24,-378 24,-378 24,-36 24,-36 24,-30 30,-24 36,-24"/>
<text text-anchor="middle" x="468.5" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">cpu1 </text>
<text text-anchor="middle" x="468.5" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TimingSimpleCPU</text>
</a>
</g>
</g>
<g id="clust44" class="cluster">
<title>cluster_system_cpu1_mmu</title>
<g id="a_clust44"><a xlink:title="dtb=system.cpu1.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu1.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M559,-146C559,-146 893,-146 893,-146 899,-146 905,-152 905,-158 905,-158 905,-332 905,-332 905,-338 899,-344 893,-344 893,-344 559,-344 559,-344 553,-344 547,-338 547,-332 547,-332 547,-158 547,-158 547,-152 553,-146 559,-146"/>
<text text-anchor="middle" x="726" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="726" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust45" class="cluster">
<title>cluster_system_cpu1_mmu_itb</title>
<g id="a_clust45"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu1.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M567,-154C567,-154 710,-154 710,-154 716,-154 722,-160 722,-166 722,-166 722,-286 722,-286 722,-292 716,-298 710,-298 710,-298 567,-298 567,-298 561,-298 555,-292 555,-286 555,-286 555,-166 555,-166 555,-160 561,-154 567,-154"/>
<text text-anchor="middle" x="638.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="638.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust46" class="cluster">
<title>cluster_system_cpu1_mmu_itb_walker</title>
<g id="a_clust46"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu1.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M575,-162C575,-162 702,-162 702,-162 708,-162 714,-168 714,-174 714,-174 714,-240 714,-240 714,-246 708,-252 702,-252 702,-252 575,-252 575,-252 569,-252 563,-246 563,-240 563,-240 563,-174 563,-174 563,-168 569,-162 575,-162"/>
<text text-anchor="middle" x="638.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="638.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust48" class="cluster">
<title>cluster_system_cpu1_mmu_dtb</title>
<g id="a_clust48"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu1.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M742,-154C742,-154 885,-154 885,-154 891,-154 897,-160 897,-166 897,-166 897,-286 897,-286 897,-292 891,-298 885,-298 885,-298 742,-298 742,-298 736,-298 730,-292 730,-286 730,-286 730,-166 730,-166 730,-160 736,-154 742,-154"/>
<text text-anchor="middle" x="813.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="813.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust49" class="cluster">
<title>cluster_system_cpu1_mmu_dtb_walker</title>
<g id="a_clust49"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu1.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M750,-162C750,-162 877,-162 877,-162 883,-162 889,-168 889,-174 889,-174 889,-240 889,-240 889,-246 883,-252 877,-252 877,-252 750,-252 750,-252 744,-252 738,-246 738,-240 738,-240 738,-174 738,-174 738,-168 744,-162 750,-162"/>
<text text-anchor="middle" x="813.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="813.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust55" class="cluster">
<title>cluster_system_cpu1_icache</title>
<g id="a_clust55"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=16384&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M292,-32C292,-32 454,-32 454,-32 460,-32 466,-38 466,-44 466,-44 466,-110 466,-110 466,-116 460,-122 454,-122 454,-122 292,-122 292,-122 286,-122 280,-116 280,-110 280,-110 280,-44 280,-44 280,-38 286,-32 292,-32"/>
<text text-anchor="middle" x="373" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="373" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust61" class="cluster">
<title>cluster_system_cpu1_dcache</title>
<g id="a_clust61"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M72,-32C72,-32 234,-32 234,-32 240,-32 246,-38 246,-44 246,-44 246,-110 246,-110 246,-116 240,-122 234,-122 234,-122 72,-122 72,-122 66,-122 60,-116 60,-110 60,-110 60,-44 60,-44 60,-38 66,-32 72,-32"/>
<text text-anchor="middle" x="153" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="153" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust67" class="cluster">
<title>cluster_system_cpu1_itb_walker_cache</title>
<g id="a_clust67"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu1.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M537,-32C537,-32 699,-32 699,-32 705,-32 711,-38 711,-44 711,-44 711,-110 711,-110 711,-116 705,-122 699,-122 699,-122 537,-122 537,-122 531,-122 525,-116 525,-110 525,-110 525,-44 525,-44 525,-38 531,-32 537,-32"/>
<text text-anchor="middle" x="618" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="618" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust73" class="cluster">
<title>cluster_system_cpu1_dtb_walker_cache</title>
<g id="a_clust73"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu1.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M731,-32C731,-32 893,-32 893,-32 899,-32 905,-38 905,-44 905,-44 905,-110 905,-110 905,-116 899,-122 893,-122 893,-122 731,-122 731,-122 725,-122 719,-116 719,-110 719,-110 719,-44 719,-44 719,-38 725,-32 731,-32"/>
<text text-anchor="middle" x="812" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="812" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust79" class="cluster">
<title>cluster_system_cpu1_interrupts</title>
<g id="a_clust79"><a xlink:title="clk_domain=system.cpu1.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M250,-162C250,-162 527,-162 527,-162 533,-162 539,-168 539,-174 539,-174 539,-240 539,-240 539,-246 533,-252 527,-252 527,-252 250,-252 250,-252 244,-252 238,-246 238,-240 238,-240 238,-174 238,-174 238,-168 244,-162 250,-162"/>
<text text-anchor="middle" x="388.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="388.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust85" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust85"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M1065,-398C1065,-398 1301,-398 1301,-398 1307,-398 1313,-404 1313,-410 1313,-410 1313,-476 1313,-476 1313,-482 1307,-488 1301,-488 1301,-488 1065,-488 1065,-488 1059,-488 1053,-482 1053,-476 1053,-476 1053,-410 1053,-410 1053,-404 1059,-398 1065,-398"/>
<text text-anchor="middle" x="1183" y="-472.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="1183" y="-457.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust88" class="cluster">
<title>cluster_system_l2</title>
<g id="a_clust88"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=system.l2.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.l2.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=2097152&#10;system=system&#10;tag_latency=20&#10;tags=system.l2.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M964,-32C964,-32 1126,-32 1126,-32 1132,-32 1138,-38 1138,-44 1138,-44 1138,-110 1138,-110 1138,-116 1132,-122 1126,-122 1126,-122 964,-122 964,-122 958,-122 952,-116 952,-110 952,-110 952,-44 952,-44 952,-38 958,-32 964,-32"/>
<text text-anchor="middle" x="1045" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="1045" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust94" class="cluster">
<title>cluster_system_tol2bus</title>
<g id="a_clust94"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.tol2bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.tol2bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M945,-162C945,-162 1181,-162 1181,-162 1187,-162 1193,-168 1193,-174 1193,-174 1193,-240 1193,-240 1193,-246 1187,-252 1181,-252 1181,-252 945,-252 945,-252 939,-252 933,-246 933,-240 933,-240 933,-174 933,-174 933,-168 939,-162 945,-162"/>
<text text-anchor="middle" x="1063" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="1063" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust97" class="cluster">
<title>cluster_system_mem_ctrls</title>
<g id="a_clust97"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;disable_sanity_check=false&#10;dram=system.mem_ctrls.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M2110,-162C2110,-162 2170,-162 2170,-162 2176,-162 2182,-168 2182,-174 2182,-174 2182,-240 2182,-240 2182,-246 2176,-252 2170,-252 2170,-252 2110,-252 2110,-252 2104,-252 2098,-246 2098,-240 2098,-240 2098,-174 2098,-174 2098,-168 2104,-162 2110,-162"/>
<text text-anchor="middle" x="2140" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="2140" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M1284.5,-572C1284.5,-572 1217.5,-572 1217.5,-572 1211.5,-572 1205.5,-566 1205.5,-560 1205.5,-560 1205.5,-548 1205.5,-548 1205.5,-542 1211.5,-536 1217.5,-536 1217.5,-536 1284.5,-536 1284.5,-536 1290.5,-536 1296.5,-542 1296.5,-548 1296.5,-548 1296.5,-560 1296.5,-560 1296.5,-566 1290.5,-572 1284.5,-572"/>
<text text-anchor="middle" x="1251" y="-550.3" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node32" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1293,-442C1293,-442 1209,-442 1209,-442 1203,-442 1197,-436 1197,-430 1197,-430 1197,-418 1197,-418 1197,-412 1203,-406 1209,-406 1209,-406 1293,-406 1293,-406 1299,-406 1305,-412 1305,-418 1305,-418 1305,-430 1305,-430 1305,-436 1299,-442 1293,-442"/>
<text text-anchor="middle" x="1251" y="-420.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M1251,-535.74C1251,-514.36 1251,-477.69 1251,-452.44"/>
<polygon fill="black" stroke="black" points="1254.5,-452.4 1251,-442.4 1247.5,-452.4 1254.5,-452.4"/>
</g>
<!-- system_cpu0_icache_port -->
<g id="node2" class="node">
<title>system_cpu0_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1393,-206C1393,-206 1331,-206 1331,-206 1325,-206 1319,-200 1319,-194 1319,-194 1319,-182 1319,-182 1319,-176 1325,-170 1331,-170 1331,-170 1393,-170 1393,-170 1399,-170 1405,-176 1405,-182 1405,-182 1405,-194 1405,-194 1405,-200 1399,-206 1393,-206"/>
<text text-anchor="middle" x="1362" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu0_icache_cpu_side -->
<g id="node6" class="node">
<title>system_cpu0_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1568.5,-76C1568.5,-76 1521.5,-76 1521.5,-76 1515.5,-76 1509.5,-70 1509.5,-64 1509.5,-64 1509.5,-52 1509.5,-52 1509.5,-46 1515.5,-40 1521.5,-40 1521.5,-40 1568.5,-40 1568.5,-40 1574.5,-40 1580.5,-46 1580.5,-52 1580.5,-52 1580.5,-64 1580.5,-64 1580.5,-70 1574.5,-76 1568.5,-76"/>
<text text-anchor="middle" x="1545" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side</title>
<path fill="none" stroke="black" d="M1378.8,-169.79C1387.69,-161.54 1399.19,-152.15 1411,-146 1447.34,-127.08 1466.35,-145.37 1500,-122 1513.41,-112.68 1524.23,-98.02 1531.9,-85.18"/>
<polygon fill="black" stroke="black" points="1535.06,-86.69 1536.91,-76.26 1528.96,-83.26 1535.06,-86.69"/>
</g>
<!-- system_cpu0_dcache_port -->
<g id="node3" class="node">
<title>system_cpu0_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1288.5,-206C1288.5,-206 1221.5,-206 1221.5,-206 1215.5,-206 1209.5,-200 1209.5,-194 1209.5,-194 1209.5,-182 1209.5,-182 1209.5,-176 1215.5,-170 1221.5,-170 1221.5,-170 1288.5,-170 1288.5,-170 1294.5,-170 1300.5,-176 1300.5,-182 1300.5,-182 1300.5,-194 1300.5,-194 1300.5,-200 1294.5,-206 1288.5,-206"/>
<text text-anchor="middle" x="1255" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu0_dcache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu0_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1374.5,-76C1374.5,-76 1327.5,-76 1327.5,-76 1321.5,-76 1315.5,-70 1315.5,-64 1315.5,-64 1315.5,-52 1315.5,-52 1315.5,-46 1321.5,-40 1327.5,-40 1327.5,-40 1374.5,-40 1374.5,-40 1380.5,-40 1386.5,-46 1386.5,-52 1386.5,-52 1386.5,-64 1386.5,-64 1386.5,-70 1380.5,-76 1374.5,-76"/>
<text text-anchor="middle" x="1351" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M1268.85,-169.78C1279.23,-156.78 1293.71,-138.42 1306,-122 1315.12,-109.83 1324.97,-96.11 1333.12,-84.58"/>
<polygon fill="black" stroke="black" points="1336.08,-86.45 1338.98,-76.26 1330.36,-82.42 1336.08,-86.45"/>
</g>
<!-- system_cpu0_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>system_cpu0_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1790,-206C1790,-206 1760,-206 1760,-206 1754,-206 1748,-200 1748,-194 1748,-194 1748,-182 1748,-182 1748,-176 1754,-170 1760,-170 1760,-170 1790,-170 1790,-170 1796,-170 1802,-176 1802,-182 1802,-182 1802,-194 1802,-194 1802,-200 1796,-206 1790,-206"/>
<text text-anchor="middle" x="1775" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_itb_walker_cache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1770.5,-76C1770.5,-76 1723.5,-76 1723.5,-76 1717.5,-76 1711.5,-70 1711.5,-64 1711.5,-64 1711.5,-52 1711.5,-52 1711.5,-46 1717.5,-40 1723.5,-40 1723.5,-40 1770.5,-40 1770.5,-40 1776.5,-40 1782.5,-46 1782.5,-52 1782.5,-52 1782.5,-64 1782.5,-64 1782.5,-70 1776.5,-76 1770.5,-76"/>
<text text-anchor="middle" x="1747" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side -->
<g id="edge4" class="edge">
<title>system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1771.22,-169.74C1766.55,-148.36 1758.53,-111.69 1753,-86.44"/>
<polygon fill="black" stroke="black" points="1756.36,-85.42 1750.81,-76.4 1749.52,-86.91 1756.36,-85.42"/>
</g>
<!-- system_cpu0_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>system_cpu0_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1965,-206C1965,-206 1935,-206 1935,-206 1929,-206 1923,-200 1923,-194 1923,-194 1923,-182 1923,-182 1923,-176 1929,-170 1935,-170 1935,-170 1965,-170 1965,-170 1971,-170 1977,-176 1977,-182 1977,-182 1977,-194 1977,-194 1977,-200 1971,-206 1965,-206"/>
<text text-anchor="middle" x="1950" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_dtb_walker_cache_cpu_side -->
<g id="node12" class="node">
<title>system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1968.5,-76C1968.5,-76 1921.5,-76 1921.5,-76 1915.5,-76 1909.5,-70 1909.5,-64 1909.5,-64 1909.5,-52 1909.5,-52 1909.5,-46 1915.5,-40 1921.5,-40 1921.5,-40 1968.5,-40 1968.5,-40 1974.5,-40 1980.5,-46 1980.5,-52 1980.5,-52 1980.5,-64 1980.5,-64 1980.5,-70 1974.5,-76 1968.5,-76"/>
<text text-anchor="middle" x="1945" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side -->
<g id="edge5" class="edge">
<title>system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1949.33,-169.74C1948.49,-148.36 1947.06,-111.69 1946.07,-86.44"/>
<polygon fill="black" stroke="black" points="1949.57,-86.25 1945.68,-76.4 1942.57,-86.53 1949.57,-86.25"/>
</g>
<!-- system_cpu0_icache_mem_side -->
<g id="node7" class="node">
<title>system_cpu0_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1479,-76C1479,-76 1423,-76 1423,-76 1417,-76 1411,-70 1411,-64 1411,-64 1411,-52 1411,-52 1411,-46 1417,-40 1423,-40 1423,-40 1479,-40 1479,-40 1485,-40 1491,-46 1491,-52 1491,-52 1491,-64 1491,-64 1491,-70 1485,-76 1479,-76"/>
<text text-anchor="middle" x="1451" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dcache_mem_side -->
<g id="node9" class="node">
<title>system_cpu0_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1285,-76C1285,-76 1229,-76 1229,-76 1223,-76 1217,-70 1217,-64 1217,-64 1217,-52 1217,-52 1217,-46 1223,-40 1229,-40 1229,-40 1285,-40 1285,-40 1291,-40 1297,-46 1297,-52 1297,-52 1297,-64 1297,-64 1297,-70 1291,-76 1285,-76"/>
<text text-anchor="middle" x="1257" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_itb_walker_cache_mem_side -->
<g id="node11" class="node">
<title>system_cpu0_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1681,-76C1681,-76 1625,-76 1625,-76 1619,-76 1613,-70 1613,-64 1613,-64 1613,-52 1613,-52 1613,-46 1619,-40 1625,-40 1625,-40 1681,-40 1681,-40 1687,-40 1693,-46 1693,-52 1693,-52 1693,-64 1693,-64 1693,-70 1687,-76 1681,-76"/>
<text text-anchor="middle" x="1653" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dtb_walker_cache_mem_side -->
<g id="node13" class="node">
<title>system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1879,-76C1879,-76 1823,-76 1823,-76 1817,-76 1811,-70 1811,-64 1811,-64 1811,-52 1811,-52 1811,-46 1817,-40 1823,-40 1823,-40 1879,-40 1879,-40 1885,-40 1891,-46 1891,-52 1891,-52 1891,-64 1891,-64 1891,-70 1885,-76 1879,-76"/>
<text text-anchor="middle" x="1851" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_interrupts_int_requestor -->
<g id="node14" class="node">
<title>system_cpu0_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M1695.5,-206C1695.5,-206 1624.5,-206 1624.5,-206 1618.5,-206 1612.5,-200 1612.5,-194 1612.5,-194 1612.5,-182 1612.5,-182 1612.5,-176 1618.5,-170 1624.5,-170 1624.5,-170 1695.5,-170 1695.5,-170 1701.5,-170 1707.5,-176 1707.5,-182 1707.5,-182 1707.5,-194 1707.5,-194 1707.5,-200 1701.5,-206 1695.5,-206"/>
<text text-anchor="middle" x="1660" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu0_interrupts_int_responder -->
<g id="node15" class="node">
<title>system_cpu0_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M1582.5,-206C1582.5,-206 1507.5,-206 1507.5,-206 1501.5,-206 1495.5,-200 1495.5,-194 1495.5,-194 1495.5,-182 1495.5,-182 1495.5,-176 1501.5,-170 1507.5,-170 1507.5,-170 1582.5,-170 1582.5,-170 1588.5,-170 1594.5,-176 1594.5,-182 1594.5,-182 1594.5,-194 1594.5,-194 1594.5,-200 1588.5,-206 1582.5,-206"/>
<text text-anchor="middle" x="1545" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu0_interrupts_pio -->
<g id="node16" class="node">
<title>system_cpu0_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M1465,-206C1465,-206 1435,-206 1435,-206 1429,-206 1423,-200 1423,-194 1423,-194 1423,-182 1423,-182 1423,-176 1429,-170 1435,-170 1435,-170 1465,-170 1465,-170 1471,-170 1477,-176 1477,-182 1477,-182 1477,-194 1477,-194 1477,-200 1471,-206 1465,-206"/>
<text text-anchor="middle" x="1450" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu1_icache_port -->
<g id="node17" class="node">
<title>system_cpu1_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M216,-206C216,-206 154,-206 154,-206 148,-206 142,-200 142,-194 142,-194 142,-182 142,-182 142,-176 148,-170 154,-170 154,-170 216,-170 216,-170 222,-170 228,-176 228,-182 228,-182 228,-194 228,-194 228,-200 222,-206 216,-206"/>
<text text-anchor="middle" x="185" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu1_icache_cpu_side -->
<g id="node21" class="node">
<title>system_cpu1_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M347.5,-76C347.5,-76 300.5,-76 300.5,-76 294.5,-76 288.5,-70 288.5,-64 288.5,-64 288.5,-52 288.5,-52 288.5,-46 294.5,-40 300.5,-40 300.5,-40 347.5,-40 347.5,-40 353.5,-40 359.5,-46 359.5,-52 359.5,-52 359.5,-64 359.5,-64 359.5,-70 353.5,-76 347.5,-76"/>
<text text-anchor="middle" x="324" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side -->
<g id="edge6" class="edge">
<title>system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side</title>
<path fill="none" stroke="black" d="M203.75,-169.74C227.89,-147.5 270.01,-108.72 297.44,-83.46"/>
<polygon fill="black" stroke="black" points="300.12,-85.75 305.11,-76.4 295.38,-80.6 300.12,-85.75"/>
</g>
<!-- system_cpu1_dcache_port -->
<g id="node18" class="node">
<title>system_cpu1_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M111.5,-206C111.5,-206 44.5,-206 44.5,-206 38.5,-206 32.5,-200 32.5,-194 32.5,-194 32.5,-182 32.5,-182 32.5,-176 38.5,-170 44.5,-170 44.5,-170 111.5,-170 111.5,-170 117.5,-170 123.5,-176 123.5,-182 123.5,-182 123.5,-194 123.5,-194 123.5,-200 117.5,-206 111.5,-206"/>
<text text-anchor="middle" x="78" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu1_dcache_cpu_side -->
<g id="node23" class="node">
<title>system_cpu1_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M127.5,-76C127.5,-76 80.5,-76 80.5,-76 74.5,-76 68.5,-70 68.5,-64 68.5,-64 68.5,-52 68.5,-52 68.5,-46 74.5,-40 80.5,-40 80.5,-40 127.5,-40 127.5,-40 133.5,-40 139.5,-46 139.5,-52 139.5,-52 139.5,-64 139.5,-64 139.5,-70 133.5,-76 127.5,-76"/>
<text text-anchor="middle" x="104" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side -->
<g id="edge7" class="edge">
<title>system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M81.51,-169.74C85.85,-148.36 93.3,-111.69 98.43,-86.44"/>
<polygon fill="black" stroke="black" points="101.91,-86.89 100.47,-76.4 95.05,-85.5 101.91,-86.89"/>
</g>
<!-- system_cpu1_mmu_itb_walker_port -->
<g id="node19" class="node">
<title>system_cpu1_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M613,-206C613,-206 583,-206 583,-206 577,-206 571,-200 571,-194 571,-194 571,-182 571,-182 571,-176 577,-170 583,-170 583,-170 613,-170 613,-170 619,-170 625,-176 625,-182 625,-182 625,-194 625,-194 625,-200 619,-206 613,-206"/>
<text text-anchor="middle" x="598" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_itb_walker_cache_cpu_side -->
<g id="node25" class="node">
<title>system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M592.5,-76C592.5,-76 545.5,-76 545.5,-76 539.5,-76 533.5,-70 533.5,-64 533.5,-64 533.5,-52 533.5,-52 533.5,-46 539.5,-40 545.5,-40 545.5,-40 592.5,-40 592.5,-40 598.5,-40 604.5,-46 604.5,-52 604.5,-52 604.5,-64 604.5,-64 604.5,-70 598.5,-76 592.5,-76"/>
<text text-anchor="middle" x="569" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side -->
<g id="edge8" class="edge">
<title>system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M594.09,-169.74C589.25,-148.36 580.94,-111.69 575.22,-86.44"/>
<polygon fill="black" stroke="black" points="578.56,-85.38 572.94,-76.4 571.74,-86.92 578.56,-85.38"/>
</g>
<!-- system_cpu1_mmu_dtb_walker_port -->
<g id="node20" class="node">
<title>system_cpu1_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M788,-206C788,-206 758,-206 758,-206 752,-206 746,-200 746,-194 746,-194 746,-182 746,-182 746,-176 752,-170 758,-170 758,-170 788,-170 788,-170 794,-170 800,-176 800,-182 800,-182 800,-194 800,-194 800,-200 794,-206 788,-206"/>
<text text-anchor="middle" x="773" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_dtb_walker_cache_cpu_side -->
<g id="node27" class="node">
<title>system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M786.5,-76C786.5,-76 739.5,-76 739.5,-76 733.5,-76 727.5,-70 727.5,-64 727.5,-64 727.5,-52 727.5,-52 727.5,-46 733.5,-40 739.5,-40 739.5,-40 786.5,-40 786.5,-40 792.5,-40 798.5,-46 798.5,-52 798.5,-52 798.5,-64 798.5,-64 798.5,-70 792.5,-76 786.5,-76"/>
<text text-anchor="middle" x="763" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side -->
<g id="edge9" class="edge">
<title>system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M771.65,-169.74C769.98,-148.36 767.12,-111.69 765.14,-86.44"/>
<polygon fill="black" stroke="black" points="768.63,-86.09 764.36,-76.4 761.65,-86.64 768.63,-86.09"/>
</g>
<!-- system_cpu1_icache_mem_side -->
<g id="node22" class="node">
<title>system_cpu1_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M446,-76C446,-76 390,-76 390,-76 384,-76 378,-70 378,-64 378,-64 378,-52 378,-52 378,-46 384,-40 390,-40 390,-40 446,-40 446,-40 452,-40 458,-46 458,-52 458,-52 458,-64 458,-64 458,-70 452,-76 446,-76"/>
<text text-anchor="middle" x="418" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dcache_mem_side -->
<g id="node24" class="node">
<title>system_cpu1_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M226,-76C226,-76 170,-76 170,-76 164,-76 158,-70 158,-64 158,-64 158,-52 158,-52 158,-46 164,-40 170,-40 170,-40 226,-40 226,-40 232,-40 238,-46 238,-52 238,-52 238,-64 238,-64 238,-70 232,-76 226,-76"/>
<text text-anchor="middle" x="198" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_itb_walker_cache_mem_side -->
<g id="node26" class="node">
<title>system_cpu1_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M691,-76C691,-76 635,-76 635,-76 629,-76 623,-70 623,-64 623,-64 623,-52 623,-52 623,-46 629,-40 635,-40 635,-40 691,-40 691,-40 697,-40 703,-46 703,-52 703,-52 703,-64 703,-64 703,-70 697,-76 691,-76"/>
<text text-anchor="middle" x="663" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dtb_walker_cache_mem_side -->
<g id="node28" class="node">
<title>system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M885,-76C885,-76 829,-76 829,-76 823,-76 817,-70 817,-64 817,-64 817,-52 817,-52 817,-46 823,-40 829,-40 829,-40 885,-40 885,-40 891,-40 897,-46 897,-52 897,-52 897,-64 897,-64 897,-70 891,-76 885,-76"/>
<text text-anchor="middle" x="857" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_interrupts_int_requestor -->
<g id="node29" class="node">
<title>system_cpu1_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M518.5,-206C518.5,-206 447.5,-206 447.5,-206 441.5,-206 435.5,-200 435.5,-194 435.5,-194 435.5,-182 435.5,-182 435.5,-176 441.5,-170 447.5,-170 447.5,-170 518.5,-170 518.5,-170 524.5,-170 530.5,-176 530.5,-182 530.5,-182 530.5,-194 530.5,-194 530.5,-200 524.5,-206 518.5,-206"/>
<text text-anchor="middle" x="483" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu1_interrupts_int_responder -->
<g id="node30" class="node">
<title>system_cpu1_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M405.5,-206C405.5,-206 330.5,-206 330.5,-206 324.5,-206 318.5,-200 318.5,-194 318.5,-194 318.5,-182 318.5,-182 318.5,-176 324.5,-170 330.5,-170 330.5,-170 405.5,-170 405.5,-170 411.5,-170 417.5,-176 417.5,-182 417.5,-182 417.5,-194 417.5,-194 417.5,-200 411.5,-206 405.5,-206"/>
<text text-anchor="middle" x="368" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu1_interrupts_pio -->
<g id="node31" class="node">
<title>system_cpu1_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M288,-206C288,-206 258,-206 258,-206 252,-206 246,-200 246,-194 246,-194 246,-182 246,-182 246,-176 252,-170 258,-170 258,-170 288,-170 288,-170 294,-170 300,-176 300,-182 300,-182 300,-194 300,-194 300,-200 294,-206 288,-206"/>
<text text-anchor="middle" x="273" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu0_interrupts_int_requestor -->
<g id="edge11" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu0_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M1315.35,-420.89C1411.15,-417.17 1582.38,-408.07 1604,-390 1660.01,-343.19 1662.54,-245.54 1661.08,-206.09"/>
<polygon fill="black" stroke="black" points="1315.05,-417.4 1305.19,-421.28 1315.31,-424.39 1315.05,-417.4"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu1_interrupts_int_requestor -->
<g id="edge12" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu1_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M1204.61,-402.42C1199.1,-400.63 1193.48,-399.08 1188,-398 1170.86,-394.61 573.31,-400.02 559,-390 497.27,-346.77 485.64,-246.61 483.48,-206.29"/>
<polygon fill="black" stroke="black" points="1203.78,-405.84 1214.37,-405.88 1206.11,-399.24 1203.78,-405.84"/>
</g>
<!-- system_l2_mem_side -->
<g id="node35" class="node">
<title>system_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1028,-76C1028,-76 972,-76 972,-76 966,-76 960,-70 960,-64 960,-64 960,-52 960,-52 960,-46 966,-40 972,-40 972,-40 1028,-40 1028,-40 1034,-40 1040,-46 1040,-52 1040,-52 1040,-64 1040,-64 1040,-70 1034,-76 1028,-76"/>
<text text-anchor="middle" x="1000" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side -->
<g id="edge10" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side</title>
<path fill="none" stroke="black" d="M1204.59,-402.52C1199.08,-400.71 1193.47,-399.13 1188,-398 1173.9,-395.08 939.02,-400.34 929,-390 891.26,-351.07 910.8,-197.08 929,-146 939.01,-117.9 962.42,-92.31 979.63,-76.27"/>
<polygon fill="black" stroke="black" points="1203.75,-405.94 1214.35,-405.99 1206.1,-399.34 1203.75,-405.94"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node33" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1167,-442C1167,-442 1073,-442 1073,-442 1067,-442 1061,-436 1061,-430 1061,-430 1061,-418 1061,-418 1061,-412 1067,-406 1073,-406 1073,-406 1167,-406 1167,-406 1173,-406 1179,-412 1179,-418 1179,-418 1179,-430 1179,-430 1179,-436 1173,-442 1167,-442"/>
<text text-anchor="middle" x="1120" y="-420.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_int_responder -->
<g id="edge14" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M1159.65,-405.97C1168.8,-402.74 1178.61,-399.8 1188,-398 1204.26,-394.88 1472.88,-400.1 1486,-390 1539.78,-348.6 1546.5,-260.75 1546.2,-216.17"/>
<polygon fill="black" stroke="black" points="1549.7,-216.01 1546,-206.08 1542.7,-216.14 1549.7,-216.01"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_pio -->
<g id="edge13" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_pio</title>
<path fill="none" stroke="black" d="M1160.03,-405.9C1169.07,-402.71 1178.74,-399.81 1188,-398 1200.6,-395.53 1409.4,-398.53 1419,-390 1468.14,-346.36 1462.21,-259.9 1455.31,-215.98"/>
<polygon fill="black" stroke="black" points="1458.75,-215.3 1453.62,-206.03 1451.85,-216.47 1458.75,-215.3"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_int_responder -->
<g id="edge16" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M1060.71,-422.03C897.45,-419.13 451.72,-409.44 427,-390 373.79,-348.15 366.77,-260.88 366.9,-216.38"/>
<polygon fill="black" stroke="black" points="370.4,-216.34 367.05,-206.29 363.4,-216.24 370.4,-216.34"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_pio -->
<g id="edge15" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_pio</title>
<path fill="none" stroke="black" d="M1060.87,-422.59C878.98,-421.08 338.27,-414.53 310,-390 260.11,-346.71 263.21,-260.1 268.62,-216.06"/>
<polygon fill="black" stroke="black" points="272.1,-216.46 269.97,-206.08 265.16,-215.52 272.1,-216.46"/>
</g>
<!-- system_mem_ctrls_port -->
<g id="node38" class="node">
<title>system_mem_ctrls_port</title>
<path fill="#94918b" stroke="#000000" d="M2148,-206C2148,-206 2118,-206 2118,-206 2112,-206 2106,-200 2106,-194 2106,-194 2106,-182 2106,-182 2106,-176 2112,-170 2118,-170 2118,-170 2148,-170 2148,-170 2154,-170 2160,-176 2160,-182 2160,-182 2160,-194 2160,-194 2160,-200 2154,-206 2148,-206"/>
<text text-anchor="middle" x="2133" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port -->
<g id="edge17" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M1159.27,-405.98C1168.52,-402.7 1178.47,-399.74 1188,-398 1212.1,-393.6 2050.32,-404.59 2070,-390 2124.82,-349.35 2133.19,-261.16 2133.71,-216.34"/>
<polygon fill="black" stroke="black" points="2137.21,-216.18 2133.69,-206.18 2130.21,-216.19 2137.21,-216.18"/>
</g>
<!-- system_l2_cpu_side -->
<g id="node34" class="node">
<title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1117.5,-76C1117.5,-76 1070.5,-76 1070.5,-76 1064.5,-76 1058.5,-70 1058.5,-64 1058.5,-64 1058.5,-52 1058.5,-52 1058.5,-46 1064.5,-40 1070.5,-40 1070.5,-40 1117.5,-40 1117.5,-40 1123.5,-40 1129.5,-46 1129.5,-52 1129.5,-52 1129.5,-64 1129.5,-64 1129.5,-70 1123.5,-76 1117.5,-76"/>
<text text-anchor="middle" x="1094" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_cpu_side_ports -->
<g id="node36" class="node">
<title>system_tol2bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1037,-206C1037,-206 953,-206 953,-206 947,-206 941,-200 941,-194 941,-194 941,-182 941,-182 941,-176 947,-170 953,-170 953,-170 1037,-170 1037,-170 1043,-170 1049,-176 1049,-182 1049,-182 1049,-194 1049,-194 1049,-200 1043,-206 1037,-206"/>
<text text-anchor="middle" x="995" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side -->
<g id="edge18" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side</title>
<path fill="none" stroke="black" d="M1023.62,-164C1033.89,-156.98 1045.92,-150.05 1058,-146 1130.02,-121.84 1331.46,-156.78 1399,-122 1418.42,-112 1433.29,-91.23 1442.06,-76.27"/>
<polygon fill="black" stroke="black" points="1021.54,-161.18 1015.46,-169.85 1025.62,-166.87 1021.54,-161.18"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side -->
<g id="edge19" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side</title>
<path fill="none" stroke="black" d="M1025.98,-164.22C1035.86,-157.68 1047.07,-150.98 1058,-146 1093.33,-129.9 1106.08,-136.75 1142,-122 1173.38,-109.11 1207.19,-89.88 1229.97,-76.06"/>
<polygon fill="black" stroke="black" points="1023.97,-161.35 1017.68,-169.87 1027.91,-167.13 1023.97,-161.35"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side -->
<g id="edge20" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M1023.32,-163.99C1033.63,-156.9 1045.77,-149.93 1058,-146 1171.3,-109.6 1484.69,-171.32 1593,-122 1614.31,-112.3 1631.81,-91.25 1642.3,-76.15"/>
<polygon fill="black" stroke="black" points="1021.18,-161.22 1015.13,-169.91 1025.28,-166.89 1021.18,-161.22"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side -->
<g id="edge21" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M1023.29,-163.9C1033.6,-156.81 1045.75,-149.85 1058,-146 1136.16,-121.42 1720.81,-156.78 1795,-122 1815.54,-112.37 1831.73,-91.31 1841.32,-76.19"/>
<polygon fill="black" stroke="black" points="1021.15,-161.14 1015.1,-169.84 1025.26,-166.8 1021.15,-161.14"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side -->
<g id="edge22" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side</title>
<path fill="none" stroke="black" d="M951.03,-165.77C933.4,-158.2 912.63,-150.46 893,-146 731.44,-109.31 678.95,-172.02 521,-122 490.03,-112.19 458.8,-91.16 438.98,-76.1"/>
<polygon fill="black" stroke="black" points="949.92,-169.1 960.48,-169.93 952.74,-162.7 949.92,-169.1"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side -->
<g id="edge23" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side</title>
<path fill="none" stroke="black" d="M951.51,-165.69C933.79,-158.03 912.84,-150.24 893,-146 758.82,-117.32 404.46,-170.23 276,-122 250.74,-112.52 227.47,-91.42 213.05,-76.25"/>
<polygon fill="black" stroke="black" points="950.44,-169.04 961,-169.91 953.28,-162.65 950.44,-169.04"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side -->
<g id="edge24" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M949.58,-165.93C932.21,-158.63 912,-151.01 893,-146 815.82,-125.62 784.77,-160.79 715,-122 696.04,-111.46 681.17,-91.01 672.27,-76.27"/>
<polygon fill="black" stroke="black" points="948.35,-169.21 958.92,-169.94 951.11,-162.78 948.35,-169.21"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side -->
<g id="edge25" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M968.8,-162.7C941.62,-137.49 899.8,-98.7 875.76,-76.4"/>
<polygon fill="black" stroke="black" points="966.68,-165.5 976.39,-169.74 971.44,-160.37 966.68,-165.5"/>
</g>
<!-- system_tol2bus_mem_side_ports -->
<g id="node37" class="node">
<title>system_tol2bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1173,-206C1173,-206 1079,-206 1079,-206 1073,-206 1067,-200 1067,-194 1067,-194 1067,-182 1067,-182 1067,-176 1073,-170 1079,-170 1079,-170 1173,-170 1173,-170 1179,-170 1185,-176 1185,-182 1185,-182 1185,-194 1185,-194 1185,-200 1179,-206 1173,-206"/>
<text text-anchor="middle" x="1126" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side -->
<g id="edge26" class="edge">
<title>system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="black" d="M1121.68,-169.74C1116.32,-148.27 1107.09,-111.36 1100.78,-86.1"/>
<polygon fill="black" stroke="black" points="1104.17,-85.25 1098.35,-76.4 1097.38,-86.95 1104.17,-85.25"/>
</g>
</g>
</svg>
