// Seed: 3596865960
module module_0 (
    output tri id_0,
    output supply1 id_1,
    output supply0 id_2,
    input wor id_3,
    output tri1 id_4,
    input tri id_5,
    input wand id_6,
    input supply1 id_7
);
endmodule
module module_1 (
    input tri0 id_0,
    output tri1 id_1,
    output tri1 id_2,
    input uwire id_3,
    input supply1 id_4,
    input wand id_5,
    input wor id_6,
    input supply0 id_7,
    output wand id_8,
    output wand id_9,
    input tri0 id_10,
    input wand id_11,
    output wire id_12,
    input uwire id_13,
    output wand id_14,
    input wand id_15
    , id_18,
    input tri1 id_16
);
  wire id_19;
  and (id_9, id_11, id_10, id_16, id_4, id_15, id_19, id_3, id_18, id_6, id_0, id_13, id_7, id_5);
  module_0(
      id_2, id_2, id_12, id_5, id_1, id_3, id_4, id_11
  );
endmodule
